
STM32F411CEU6_USB_Macro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013258  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  080133f8  080133f8  000143f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013bb0  08013bb0  000150a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013bb0  08013bb0  00014bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013bb8  08013bb8  000150a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013bb8  08013bb8  00014bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013bbc  08013bbc  00014bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  08013bc0  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a254  200000a4  08013c64  000150a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a2f8  08013c64  000152f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000150a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c52f  00000000  00000000  000150d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006764  00000000  00000000  00041603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002030  00000000  00000000  00047d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a2b  00000000  00000000  00049d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020ec8  00000000  00000000  0004b7c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000292f0  00000000  00000000  0006c68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bec23  00000000  00000000  0009597b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015459e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009058  00000000  00000000  001545e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0015d63c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a4 	.word	0x200000a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080133e0 	.word	0x080133e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	080133e0 	.word	0x080133e0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tud_hid_set_report_cb>:
#include <main.h>
#include <tusb.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	4603      	mov	r3, r0
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	460b      	mov	r3, r1
 80005ca:	71bb      	strb	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	4603      	mov	r3, r0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	460b      	mov	r3, r1
 80005ea:	71bb      	strb	r3, [r7, #6]
 80005ec:	4613      	mov	r3, r2
 80005ee:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
	(void) file;
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	b29a      	uxth	r2, r3
 8000610:	f04f 33ff 	mov.w	r3, #4294967295
 8000614:	68b9      	ldr	r1, [r7, #8]
 8000616:	4804      	ldr	r0, [pc, #16]	@ (8000628 <_write+0x28>)
 8000618:	f006 fd46 	bl	80070a8 <HAL_UART_Transmit>
	return len;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000424 	.word	0x20000424

0800062c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	if (usb_ready) {
 8000634:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d004      	beq.n	8000648 <HAL_TIM_OC_DelayElapsedCallback+0x1c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800063e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000642:	4804      	ldr	r0, [pc, #16]	@ (8000654 <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 8000644:	f003 f89d 	bl	8003782 <HAL_GPIO_TogglePin>
	}
}
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000001 	.word	0x20000001
 8000654:	40020800 	.word	0x40020800

08000658 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	80fb      	strh	r3, [r7, #6]
	if (__HAL_TIM_GET_COUNTER(&htim9) < BTN_DEBUN) {
 8000662:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x38>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000668:	2b13      	cmp	r3, #19
 800066a:	d90b      	bls.n	8000684 <HAL_GPIO_EXTI_Callback+0x2c>
		return;
	}
	__HAL_TIM_SET_COUNTER(&htim9, 0);
 800066c:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x38>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2200      	movs	r2, #0
 8000672:	625a      	str	r2, [r3, #36]	@ 0x24

	if (GPIO_Pin == ROTARY_KEY_Pin) {
 8000674:	88fb      	ldrh	r3, [r7, #6]
 8000676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800067a:	d104      	bne.n	8000686 <HAL_GPIO_EXTI_Callback+0x2e>
		btn_clicked = true;
 800067c:	4b05      	ldr	r3, [pc, #20]	@ (8000694 <HAL_GPIO_EXTI_Callback+0x3c>)
 800067e:	2201      	movs	r2, #1
 8000680:	701a      	strb	r2, [r3, #0]
		return;
 8000682:	e000      	b.n	8000686 <HAL_GPIO_EXTI_Callback+0x2e>
		return;
 8000684:	bf00      	nop
	}
}
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	2000034c 	.word	0x2000034c
 8000694:	200009b0 	.word	0x200009b0

08000698 <mod_change_watchdog>:

void mod_change_watchdog() {
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	if (!usb_ready) {
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <mod_change_watchdog+0x90>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	f083 0301 	eor.w	r3, r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d03c      	beq.n	8000726 <mod_change_watchdog+0x8e>

		switch(g_s_state){
 80006ac:	4b1f      	ldr	r3, [pc, #124]	@ (800072c <mod_change_watchdog+0x94>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d002      	beq.n	80006ba <mod_change_watchdog+0x22>
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d004      	beq.n	80006c2 <mod_change_watchdog+0x2a>
 80006b8:	e007      	b.n	80006ca <mod_change_watchdog+0x32>
		case UI_STATE_LINUX_MODE:
			g_usb_mode = USB_MODE_MSC_VENDOR;
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <mod_change_watchdog+0x98>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
			break;
 80006c0:	e007      	b.n	80006d2 <mod_change_watchdog+0x3a>
		case UI_STATE_EMERGENCY_MODE:
			g_usb_mode = USB_MODE_CDC;
 80006c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <mod_change_watchdog+0x98>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
			break;
 80006c8:	e003      	b.n	80006d2 <mod_change_watchdog+0x3a>
		default:
			usb_ready = true;
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <mod_change_watchdog+0x90>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
			return;
 80006d0:	e029      	b.n	8000726 <mod_change_watchdog+0x8e>
//			__HAL_TIM_SET_AUTORELOAD(&htim10, WINDOW_ARR);
//			g_usb_mode = USB_MODE_HID_MSC;
//			break;
		}

		tud_disconnect();
 80006d2:	f00c ff13 	bl	800d4fc <tud_disconnect>
		HAL_Delay(500);
 80006d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006da:	f002 f971 	bl	80029c0 <HAL_Delay>
		tud_connect();
 80006de:	f00c ff19 	bl	800d514 <tud_connect>

		switch(g_s_state){
 80006e2:	4b12      	ldr	r3, [pc, #72]	@ (800072c <mod_change_watchdog+0x94>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d002      	beq.n	80006f0 <mod_change_watchdog+0x58>
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	d00a      	beq.n	8000704 <mod_change_watchdog+0x6c>
 80006ee:	e013      	b.n	8000718 <mod_change_watchdog+0x80>
		case UI_STATE_LINUX_MODE:
			__HAL_TIM_SET_AUTORELOAD(&htim10, LINUX_ARR);
 80006f0:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <mod_change_watchdog+0x9c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <mod_change_watchdog+0x9c>)
 80006fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000700:	60da      	str	r2, [r3, #12]
			break;
 8000702:	e00d      	b.n	8000720 <mod_change_watchdog+0x88>
		case UI_STATE_EMERGENCY_MODE:
			__HAL_TIM_SET_AUTORELOAD(&htim10, EMERG_ARR);
 8000704:	4b0b      	ldr	r3, [pc, #44]	@ (8000734 <mod_change_watchdog+0x9c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800070c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800070e:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <mod_change_watchdog+0x9c>)
 8000710:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000714:	60da      	str	r2, [r3, #12]
			break;
 8000716:	e003      	b.n	8000720 <mod_change_watchdog+0x88>
		default:
			usb_ready = true;
 8000718:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <mod_change_watchdog+0x90>)
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
			return;
 800071e:	e002      	b.n	8000726 <mod_change_watchdog+0x8e>
//			__HAL_TIM_SET_AUTORELOAD(&htim10, WINDOW_ARR);
//			g_usb_mode = USB_MODE_HID_MSC;
//			break;
		}

		usb_ready = true;
 8000720:	4b01      	ldr	r3, [pc, #4]	@ (8000728 <mod_change_watchdog+0x90>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
	}
}
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000001 	.word	0x20000001
 800072c:	200017d8 	.word	0x200017d8
 8000730:	20000000 	.word	0x20000000
 8000734:	20000394 	.word	0x20000394

08000738 <cdc_task>:

uint8_t recv_buf[BUF_SIZE] = { 0 };
uint8_t recv_val[BUF_SIZE] = { 0 };
volatile uint16_t uart_h = 0;

void cdc_task(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 800073e:	2000      	movs	r0, #0
 8000740:	f009 f850 	bl	80097e4 <tud_cdc_n_connected>
 8000744:	4603      	mov	r3, r0
	// 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
	if (tud_cdc_connected()) {
 8000746:	2b00      	cmp	r3, #0
 8000748:	d018      	beq.n	800077c <cdc_task+0x44>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 800074a:	2000      	movs	r0, #0
 800074c:	f009 f890 	bl	8009870 <tud_cdc_n_available>
 8000750:	4603      	mov	r3, r0
		// 3. 읽을 데이터가 있는지 확인
		if (tud_cdc_available()) {
 8000752:	2b00      	cmp	r3, #0
 8000754:	d012      	beq.n	800077c <cdc_task+0x44>
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <cdc_task+0x4c>)
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800075e:	607b      	str	r3, [r7, #4]
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	68b9      	ldr	r1, [r7, #8]
 8000764:	2000      	movs	r0, #0
 8000766:	f009 f8cb 	bl	8009900 <tud_cdc_n_read>
 800076a:	4603      	mov	r3, r0
			// 데이터 읽기
			uint32_t count = tud_cdc_read(msg_dma, sizeof(msg_dma));
 800076c:	60fb      	str	r3, [r7, #12]

			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) msg_dma, count);
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	b29b      	uxth	r3, r3
 8000772:	461a      	mov	r2, r3
 8000774:	4903      	ldr	r1, [pc, #12]	@ (8000784 <cdc_task+0x4c>)
 8000776:	4804      	ldr	r0, [pc, #16]	@ (8000788 <cdc_task+0x50>)
 8000778:	f006 fd22 	bl	80071c0 <HAL_UART_Transmit_DMA>
		}
	}
}
 800077c:	bf00      	nop
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	200009b4 	.word	0x200009b4
 8000788:	20000424 	.word	0x20000424

0800078c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	460b      	mov	r3, r1
 8000796:	807b      	strh	r3, [r7, #2]
	// Size는 buf 0부터 현재까지 수신된 데이터의 개수
	if (!is_halfed && (Size == BUF_SIZE / 2)) {
 8000798:	4b3a      	ldr	r3, [pc, #232]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf8>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d107      	bne.n	80007b2 <HAL_UARTEx_RxEventCallback+0x26>
 80007a2:	887b      	ldrh	r3, [r7, #2]
 80007a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007a8:	d103      	bne.n	80007b2 <HAL_UARTEx_RxEventCallback+0x26>
		is_halfed = 1;
 80007aa:	4b36      	ldr	r3, [pc, #216]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf8>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	701a      	strb	r2, [r3, #0]
		return;
 80007b0:	e064      	b.n	800087c <HAL_UARTEx_RxEventCallback+0xf0>
	}

	if (!is_fulled && (Size == BUF_SIZE)) {
 80007b2:	4b35      	ldr	r3, [pc, #212]	@ (8000888 <HAL_UARTEx_RxEventCallback+0xfc>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d107      	bne.n	80007cc <HAL_UARTEx_RxEventCallback+0x40>
 80007bc:	887b      	ldrh	r3, [r7, #2]
 80007be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007c2:	d103      	bne.n	80007cc <HAL_UARTEx_RxEventCallback+0x40>
		is_fulled = 1;
 80007c4:	4b30      	ldr	r3, [pc, #192]	@ (8000888 <HAL_UARTEx_RxEventCallback+0xfc>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	701a      	strb	r2, [r3, #0]
		return;
 80007ca:	e057      	b.n	800087c <HAL_UARTEx_RxEventCallback+0xf0>
	}

	is_halfed = 0;
 80007cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf8>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	701a      	strb	r2, [r3, #0]
	is_fulled = 0;
 80007d2:	4b2d      	ldr	r3, [pc, #180]	@ (8000888 <HAL_UARTEx_RxEventCallback+0xfc>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]

	memset(recv_val, 0, BUF_SIZE);
 80007d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007dc:	2100      	movs	r1, #0
 80007de:	482b      	ldr	r0, [pc, #172]	@ (800088c <HAL_UARTEx_RxEventCallback+0x100>)
 80007e0:	f012 f86e 	bl	80128c0 <memset>
	uint16_t tmp = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	82fb      	strh	r3, [r7, #22]

//	printf("1: %d-%d %s\n", Size, uart_h, recv_val);

	if (Size < uart_h) { // ring buffer overwrite
 80007e8:	4b29      	ldr	r3, [pc, #164]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 80007ea:	881b      	ldrh	r3, [r3, #0]
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	887a      	ldrh	r2, [r7, #2]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d22a      	bcs.n	800084a <HAL_UARTEx_RxEventCallback+0xbe>
		while (uart_h < BUF_SIZE) {
 80007f4:	e00f      	b.n	8000816 <HAL_UARTEx_RxEventCallback+0x8a>
			recv_val[tmp++] = recv_buf[uart_h++];
 80007f6:	4b26      	ldr	r3, [pc, #152]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 80007f8:	881b      	ldrh	r3, [r3, #0]
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	1c5a      	adds	r2, r3, #1
 80007fe:	b291      	uxth	r1, r2
 8000800:	4a23      	ldr	r2, [pc, #140]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 8000802:	8011      	strh	r1, [r2, #0]
 8000804:	4619      	mov	r1, r3
 8000806:	8afb      	ldrh	r3, [r7, #22]
 8000808:	1c5a      	adds	r2, r3, #1
 800080a:	82fa      	strh	r2, [r7, #22]
 800080c:	461a      	mov	r2, r3
 800080e:	4b21      	ldr	r3, [pc, #132]	@ (8000894 <HAL_UARTEx_RxEventCallback+0x108>)
 8000810:	5c59      	ldrb	r1, [r3, r1]
 8000812:	4b1e      	ldr	r3, [pc, #120]	@ (800088c <HAL_UARTEx_RxEventCallback+0x100>)
 8000814:	5499      	strb	r1, [r3, r2]
		while (uart_h < BUF_SIZE) {
 8000816:	4b1e      	ldr	r3, [pc, #120]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	b29b      	uxth	r3, r3
 800081c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000820:	d3e9      	bcc.n	80007f6 <HAL_UARTEx_RxEventCallback+0x6a>
		}
		uart_h = 0;
 8000822:	4b1b      	ldr	r3, [pc, #108]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 8000824:	2200      	movs	r2, #0
 8000826:	801a      	strh	r2, [r3, #0]
	}

	while (uart_h < Size) {
 8000828:	e00f      	b.n	800084a <HAL_UARTEx_RxEventCallback+0xbe>
		recv_val[tmp++] = recv_buf[uart_h++];
 800082a:	4b19      	ldr	r3, [pc, #100]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	b29b      	uxth	r3, r3
 8000830:	1c5a      	adds	r2, r3, #1
 8000832:	b291      	uxth	r1, r2
 8000834:	4a16      	ldr	r2, [pc, #88]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 8000836:	8011      	strh	r1, [r2, #0]
 8000838:	4619      	mov	r1, r3
 800083a:	8afb      	ldrh	r3, [r7, #22]
 800083c:	1c5a      	adds	r2, r3, #1
 800083e:	82fa      	strh	r2, [r7, #22]
 8000840:	461a      	mov	r2, r3
 8000842:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <HAL_UARTEx_RxEventCallback+0x108>)
 8000844:	5c59      	ldrb	r1, [r3, r1]
 8000846:	4b11      	ldr	r3, [pc, #68]	@ (800088c <HAL_UARTEx_RxEventCallback+0x100>)
 8000848:	5499      	strb	r1, [r3, r2]
	while (uart_h < Size) {
 800084a:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <HAL_UARTEx_RxEventCallback+0x104>)
 800084c:	881b      	ldrh	r3, [r3, #0]
 800084e:	b29b      	uxth	r3, r3
 8000850:	887a      	ldrh	r2, [r7, #2]
 8000852:	429a      	cmp	r2, r3
 8000854:	d8e9      	bhi.n	800082a <HAL_UARTEx_RxEventCallback+0x9e>
	}
	recv_val[tmp] = '\0';
 8000856:	8afb      	ldrh	r3, [r7, #22]
 8000858:	4a0c      	ldr	r2, [pc, #48]	@ (800088c <HAL_UARTEx_RxEventCallback+0x100>)
 800085a:	2100      	movs	r1, #0
 800085c:	54d1      	strb	r1, [r2, r3]

//	printf("2: %d-%d %s\n", Size, uart_h, recv_val);

	if (g_usb_mode == USB_MODE_CDC) {
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <HAL_UARTEx_RxEventCallback+0x10c>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2b00      	cmp	r3, #0
 8000866:	d109      	bne.n	800087c <HAL_UARTEx_RxEventCallback+0xf0>
 8000868:	4b08      	ldr	r3, [pc, #32]	@ (800088c <HAL_UARTEx_RxEventCallback+0x100>)
 800086a:	613b      	str	r3, [r7, #16]
 800086c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000870:	60fb      	str	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	6939      	ldr	r1, [r7, #16]
 8000876:	2000      	movs	r0, #0
 8000878:	f009 f866 	bl	8009948 <tud_cdc_n_write>
		tud_cdc_write(recv_val, sizeof(recv_val));
	}
}
 800087c:	3718      	adds	r7, #24
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000bb5 	.word	0x20000bb5
 8000888:	20000bb4 	.word	0x20000bb4
 800088c:	20000fb8 	.word	0x20000fb8
 8000890:	200013b8 	.word	0x200013b8
 8000894:	20000bb8 	.word	0x20000bb8
 8000898:	20000000 	.word	0x20000000

0800089c <Encoder_GetStep>:

static int Encoder_GetStep(void) {
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
	static int32_t last = 0;
	static int32_t accum = 0;
	const int DET = 2;   // ✅ 한 딸깍당 이동이 맞게 1/2/4로 튜닝
 80008a2:	2302      	movs	r3, #2
 80008a4:	60fb      	str	r3, [r7, #12]

	int32_t cnt = (int32_t) __HAL_TIM_GET_COUNTER(&htim2);
 80008a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000910 <Encoder_GetStep+0x74>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ac:	60bb      	str	r3, [r7, #8]
	int32_t delta = cnt - last;
 80008ae:	4b19      	ldr	r3, [pc, #100]	@ (8000914 <Encoder_GetStep+0x78>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	68ba      	ldr	r2, [r7, #8]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	607b      	str	r3, [r7, #4]
	last = cnt;
 80008b8:	4a16      	ldr	r2, [pc, #88]	@ (8000914 <Encoder_GetStep+0x78>)
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	6013      	str	r3, [r2, #0]

	if (delta == 0)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d101      	bne.n	80008c8 <Encoder_GetStep+0x2c>
		return 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	e01c      	b.n	8000902 <Encoder_GetStep+0x66>

	accum -= delta;
 80008c8:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <Encoder_GetStep+0x7c>)
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	1ad3      	subs	r3, r2, r3
 80008d0:	4a11      	ldr	r2, [pc, #68]	@ (8000918 <Encoder_GetStep+0x7c>)
 80008d2:	6013      	str	r3, [r2, #0]

	if (accum >= DET) {
 80008d4:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <Encoder_GetStep+0x7c>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	429a      	cmp	r2, r3
 80008dc:	dc04      	bgt.n	80008e8 <Encoder_GetStep+0x4c>
		accum = 0;
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <Encoder_GetStep+0x7c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
		return +1;
 80008e4:	2301      	movs	r3, #1
 80008e6:	e00c      	b.n	8000902 <Encoder_GetStep+0x66>
	}
	if (accum <= -DET) {
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	425a      	negs	r2, r3
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <Encoder_GetStep+0x7c>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	db05      	blt.n	8000900 <Encoder_GetStep+0x64>
		accum = 0;
 80008f4:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <Encoder_GetStep+0x7c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
		return -1;
 80008fa:	f04f 33ff 	mov.w	r3, #4294967295
 80008fe:	e000      	b.n	8000902 <Encoder_GetStep+0x66>
	}
	return 0;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	3714      	adds	r7, #20
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	200002bc 	.word	0x200002bc
 8000914:	200013bc 	.word	0x200013bc
 8000918:	200013c0 	.word	0x200013c0

0800091c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000922:	f001 ffdb 	bl	80028dc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000926:	f000 f885 	bl	8000a34 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800092a:	f000 fb75 	bl	8001018 <MX_GPIO_Init>
	MX_DMA_Init();
 800092e:	f000 fb2d 	bl	8000f8c <MX_DMA_Init>
	MX_SDIO_SD_Init();
 8000932:	f000 f8e7 	bl	8000b04 <MX_SDIO_SD_Init>
	MX_TIM11_Init();
 8000936:	f000 fa87 	bl	8000e48 <MX_TIM11_Init>
	MX_USART2_UART_Init();
 800093a:	f000 facf 	bl	8000edc <MX_USART2_UART_Init>
	MX_SPI1_Init();
 800093e:	f000 f911 	bl	8000b64 <MX_SPI1_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000942:	f000 faf5 	bl	8000f30 <MX_USB_OTG_FS_PCD_Init>
	MX_TIM10_Init();
 8000946:	f000 fa33 	bl	8000db0 <MX_TIM10_Init>
	MX_TIM2_Init();
 800094a:	f000 f941 	bl	8000bd0 <MX_TIM2_Init>
	MX_TIM9_Init();
 800094e:	f000 f9eb 	bl	8000d28 <MX_TIM9_Init>
	MX_TIM5_Init();
 8000952:	f000 f991 	bl	8000c78 <MX_TIM5_Init>
	/* USER CODE BEGIN 2 */
	SD_Init();
 8000956:	f000 fef9 	bl	800174c <SD_Init>
#ifndef WITHOUT_TUD
	tusb_init();
 800095a:	2100      	movs	r1, #0
 800095c:	2000      	movs	r0, #0
 800095e:	f010 ff2d 	bl	80117bc <tusb_rhport_init>
#endif // WITHOUT_TUD
	HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8000962:	2100      	movs	r1, #0
 8000964:	4829      	ldr	r0, [pc, #164]	@ (8000a0c <main+0xf0>)
 8000966:	f005 fc3f 	bl	80061e8 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim9, TIM_CHANNEL_1);
 800096a:	2100      	movs	r1, #0
 800096c:	4828      	ldr	r0, [pc, #160]	@ (8000a10 <main+0xf4>)
 800096e:	f005 fc3b 	bl	80061e8 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim11, TIM_CHANNEL_1);
 8000972:	2100      	movs	r1, #0
 8000974:	4827      	ldr	r0, [pc, #156]	@ (8000a14 <main+0xf8>)
 8000976:	f005 fc37 	bl	80061e8 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start_IT(&htim10, TIM_CHANNEL_1);
 800097a:	2100      	movs	r1, #0
 800097c:	4826      	ldr	r0, [pc, #152]	@ (8000a18 <main+0xfc>)
 800097e:	f005 fce3 	bl	8006348 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000982:	213c      	movs	r1, #60	@ 0x3c
 8000984:	4825      	ldr	r0, [pc, #148]	@ (8000a1c <main+0x100>)
 8000986:	f005 fe83 	bl	8006690 <HAL_TIM_Encoder_Start>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, recv_buf, BUF_SIZE);
 800098a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800098e:	4924      	ldr	r1, [pc, #144]	@ (8000a20 <main+0x104>)
 8000990:	4824      	ldr	r0, [pc, #144]	@ (8000a24 <main+0x108>)
 8000992:	f006 fc91 	bl	80072b8 <HAL_UARTEx_ReceiveToIdle_DMA>

	__HAL_TIM_SET_AUTORELOAD(&htim10, LINUX_ARR);
 8000996:	4b20      	ldr	r3, [pc, #128]	@ (8000a18 <main+0xfc>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800099e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <main+0xfc>)
 80009a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009a6:	60da      	str	r2, [r3, #12]

	OLED_Init(&hspi1);
 80009a8:	481f      	ldr	r0, [pc, #124]	@ (8000a28 <main+0x10c>)
 80009aa:	f000 fd17 	bl	80013dc <OLED_Init>
	UI_Init();
 80009ae:	f001 fce3 	bl	8002378 <UI_Init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80009b2:	2100      	movs	r1, #0
 80009b4:	f04f 30ff 	mov.w	r0, #4294967295
 80009b8:	f00c ff1a 	bl	800d7f0 <tud_task_ext>
}
 80009bc:	bf00      	nop
	/* USER CODE BEGIN WHILE */
	while (1) {
#ifndef WITHOUT_TUD
		tud_task();
#endif // WITHOUT_TUD
		mod_change_watchdog();
 80009be:	f7ff fe6b 	bl	8000698 <mod_change_watchdog>
//		printf("encoder: %ld\n", __HAL_TIM_GET_COUNTER(&htim2));

		if (__HAL_TIM_GET_COUNTER(&htim5) > 20) {
 80009c2:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <main+0xf0>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009c8:	2b14      	cmp	r3, #20
 80009ca:	d910      	bls.n	80009ee <main+0xd2>
			int step = Encoder_GetStep();
 80009cc:	f7ff ff66 	bl	800089c <Encoder_GetStep>
 80009d0:	6078      	str	r0, [r7, #4]
			UI_Process(step, btn_clicked);
 80009d2:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <main+0x110>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	4619      	mov	r1, r3
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f001 fcdc 	bl	8002398 <UI_Process>
			btn_clicked = false;
 80009e0:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <main+0x110>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim5, 0);
 80009e6:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <main+0xf0>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2200      	movs	r2, #0
 80009ec:	625a      	str	r2, [r3, #36]	@ 0x24
		}

		switch (g_s_state) {
 80009ee:	4b10      	ldr	r3, [pc, #64]	@ (8000a30 <main+0x114>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d005      	beq.n	8000a02 <main+0xe6>
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	dcdb      	bgt.n	80009b2 <main+0x96>
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d004      	beq.n	8000a08 <main+0xec>
 80009fe:	2b01      	cmp	r3, #1
		case UI_STATE_EMERGENCY_MODE:
			cdc_task();
			break;
		case UI_STATE_LINUX_MODE:
			break;
 8000a00:	e003      	b.n	8000a0a <main+0xee>
			cdc_task();
 8000a02:	f7ff fe99 	bl	8000738 <cdc_task>
			break;
 8000a06:	e000      	b.n	8000a0a <main+0xee>
//		case USB_MODE_HID_MSC:
////			hid_task();
//			break;
		case UI_STATE_ROOT_MENU:
			break;
 8000a08:	bf00      	nop
		tud_task();
 8000a0a:	e7d2      	b.n	80009b2 <main+0x96>
 8000a0c:	20000304 	.word	0x20000304
 8000a10:	2000034c 	.word	0x2000034c
 8000a14:	200003dc 	.word	0x200003dc
 8000a18:	20000394 	.word	0x20000394
 8000a1c:	200002bc 	.word	0x200002bc
 8000a20:	20000bb8 	.word	0x20000bb8
 8000a24:	20000424 	.word	0x20000424
 8000a28:	20000204 	.word	0x20000204
 8000a2c:	200009b0 	.word	0x200009b0
 8000a30:	200017d8 	.word	0x200017d8

08000a34 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b094      	sub	sp, #80	@ 0x50
 8000a38:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a3a:	f107 0320 	add.w	r3, r7, #32
 8000a3e:	2230      	movs	r2, #48	@ 0x30
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f011 ff3c 	bl	80128c0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	4b27      	ldr	r3, [pc, #156]	@ (8000afc <SystemClock_Config+0xc8>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a60:	4a26      	ldr	r2, [pc, #152]	@ (8000afc <SystemClock_Config+0xc8>)
 8000a62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a66:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a68:	4b24      	ldr	r3, [pc, #144]	@ (8000afc <SystemClock_Config+0xc8>)
 8000a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a74:	2300      	movs	r3, #0
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <SystemClock_Config+0xcc>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a20      	ldr	r2, [pc, #128]	@ (8000b00 <SystemClock_Config+0xcc>)
 8000a7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a82:	6013      	str	r3, [r2, #0]
 8000a84:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <SystemClock_Config+0xcc>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a90:	2301      	movs	r3, #1
 8000a92:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a98:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a9e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 15;
 8000aa4:	230f      	movs	r3, #15
 8000aa6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 144;
 8000aa8:	2390      	movs	r3, #144	@ 0x90
 8000aaa:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000aac:	2304      	movs	r3, #4
 8000aae:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8000ab0:	2305      	movs	r3, #5
 8000ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ab4:	f107 0320 	add.w	r3, r7, #32
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f002 ffa5 	bl	8003a08 <HAL_RCC_OscConfig>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <SystemClock_Config+0x94>
		Error_Handler();
 8000ac4:	f000 fb4a 	bl	800115c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ac8:	230f      	movs	r3, #15
 8000aca:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000acc:	2302      	movs	r3, #2
 8000ace:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000ade:	f107 030c 	add.w	r3, r7, #12
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f003 fa07 	bl	8003ef8 <HAL_RCC_ClockConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0xc0>
		Error_Handler();
 8000af0:	f000 fb34 	bl	800115c <Error_Handler>
	}
}
 8000af4:	bf00      	nop
 8000af6:	3750      	adds	r7, #80	@ 0x50
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40007000 	.word	0x40007000

08000b04 <MX_SDIO_SD_Init>:
/**
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b0a:	4a15      	ldr	r2, [pc, #84]	@ (8000b60 <MX_SDIO_SD_Init+0x5c>)
 8000b0c:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b0e:	4b13      	ldr	r3, [pc, #76]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b14:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b1a:	4b10      	ldr	r3, [pc, #64]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b20:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b26:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 20;
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b2e:	2214      	movs	r2, #20
 8000b30:	619a      	str	r2, [r3, #24]
	if (HAL_SD_Init(&hsd) != HAL_OK) {
 8000b32:	480a      	ldr	r0, [pc, #40]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b34:	f003 fbc0 	bl	80042b8 <HAL_SD_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_SDIO_SD_Init+0x3e>
		Error_Handler();
 8000b3e:	f000 fb0d 	bl	800115c <Error_Handler>
	}
	if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) {
 8000b42:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b46:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <MX_SDIO_SD_Init+0x58>)
 8000b48:	f004 f986 	bl	8004e58 <HAL_SD_ConfigWideBusOperation>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_SDIO_SD_Init+0x52>
		Error_Handler();
 8000b52:	f000 fb03 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200000c0 	.word	0x200000c0
 8000b60:	40012c00 	.word	0x40012c00

08000b64 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000b68:	4b17      	ldr	r3, [pc, #92]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b6a:	4a18      	ldr	r2, [pc, #96]	@ (8000bcc <MX_SPI1_Init+0x68>)
 8000b6c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b6e:	4b16      	ldr	r3, [pc, #88]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b74:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b76:	4b14      	ldr	r3, [pc, #80]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b7c:	4b12      	ldr	r3, [pc, #72]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b82:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b88:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b94:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000b96:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b98:	2218      	movs	r2, #24
 8000b9a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ba2:	4b09      	ldr	r3, [pc, #36]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ba8:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000bb0:	220a      	movs	r2, #10
 8000bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000bb4:	4804      	ldr	r0, [pc, #16]	@ (8000bc8 <MX_SPI1_Init+0x64>)
 8000bb6:	f004 feb1 	bl	800591c <HAL_SPI_Init>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000bc0:	f000 facc 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000204 	.word	0x20000204
 8000bcc:	40013000 	.word	0x40013000

08000bd0 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08c      	sub	sp, #48	@ 0x30
 8000bd4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8000bd6:	f107 030c 	add.w	r3, r7, #12
 8000bda:	2224      	movs	r2, #36	@ 0x24
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4618      	mov	r0, r3
 8000be0:	f011 fe6e 	bl	80128c0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000be4:	1d3b      	adds	r3, r7, #4
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000bec:	4b21      	ldr	r3, [pc, #132]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000bee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bf2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000c00:	4b1c      	ldr	r3, [pc, #112]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000c02:	f04f 32ff 	mov.w	r2, #4294967295
 8000c06:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c08:	4b1a      	ldr	r3, [pc, #104]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c0e:	4b19      	ldr	r3, [pc, #100]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 10;
 8000c24:	230a      	movs	r3, #10
 8000c26:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c30:	2300      	movs	r3, #0
 8000c32:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 10;
 8000c34:	230a      	movs	r3, #10
 8000c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	480d      	ldr	r0, [pc, #52]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000c40:	f005 fc80 	bl	8006544 <HAL_TIM_Encoder_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_TIM2_Init+0x7e>
		Error_Handler();
 8000c4a:	f000 fa87 	bl	800115c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4806      	ldr	r0, [pc, #24]	@ (8000c74 <MX_TIM2_Init+0xa4>)
 8000c5c:	f006 f952 	bl	8006f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8000c66:	f000 fa79 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	3730      	adds	r7, #48	@ 0x30
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200002bc 	.word	0x200002bc

08000c78 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08a      	sub	sp, #40	@ 0x28
 8000c7c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c7e:	f107 0320 	add.w	r3, r7, #32
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]
 8000c92:	60da      	str	r2, [r3, #12]
 8000c94:	611a      	str	r2, [r3, #16]
 8000c96:	615a      	str	r2, [r3, #20]
 8000c98:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8000c9a:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000c9c:	4a21      	ldr	r2, [pc, #132]	@ (8000d24 <MX_TIM5_Init+0xac>)
 8000c9e:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 60000 - 1;
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000ca2:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000ca6:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8000cae:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cb4:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cbc:	4b18      	ldr	r3, [pc, #96]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim5) != HAL_OK) {
 8000cc2:	4817      	ldr	r0, [pc, #92]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000cc4:	f005 fa41 	bl	800614a <HAL_TIM_OC_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM5_Init+0x5a>
		Error_Handler();
 8000cce:	f000 fa45 	bl	800115c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8000cda:	f107 0320 	add.w	r3, r7, #32
 8000cde:	4619      	mov	r1, r3
 8000ce0:	480f      	ldr	r0, [pc, #60]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000ce2:	f006 f90f 	bl	8006f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM5_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8000cec:	f000 fa36 	bl	800115c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	2200      	movs	r2, #0
 8000d04:	4619      	mov	r1, r3
 8000d06:	4806      	ldr	r0, [pc, #24]	@ (8000d20 <MX_TIM5_Init+0xa8>)
 8000d08:	f005 fe40 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM5_Init+0x9e>
		Error_Handler();
 8000d12:	f000 fa23 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	3728      	adds	r7, #40	@ 0x28
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000304 	.word	0x20000304
 8000d24:	40000c00 	.word	0x40000c00

08000d28 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
 8000d3c:	615a      	str	r2, [r3, #20]
 8000d3e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 8000d40:	4b19      	ldr	r3, [pc, #100]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d42:	4a1a      	ldr	r2, [pc, #104]	@ (8000dac <MX_TIM9_Init+0x84>)
 8000d44:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 60000 - 1;
 8000d46:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d48:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000d4c:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d4e:	4b16      	ldr	r3, [pc, #88]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 65535;
 8000d54:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d5a:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim9) != HAL_OK) {
 8000d68:	480f      	ldr	r0, [pc, #60]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d6a:	f005 f9ee 	bl	800614a <HAL_TIM_OC_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM9_Init+0x50>
		Error_Handler();
 8000d74:	f000 f9f2 	bl	800115c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4806      	ldr	r0, [pc, #24]	@ (8000da8 <MX_TIM9_Init+0x80>)
 8000d90:	f005 fdfc 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_TIM9_Init+0x76>
		Error_Handler();
 8000d9a:	f000 f9df 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */

}
 8000d9e:	bf00      	nop
 8000da0:	3720      	adds	r7, #32
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	2000034c 	.word	0x2000034c
 8000dac:	40014000 	.word	0x40014000

08000db0 <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b088      	sub	sp, #32
 8000db4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
 8000dc4:	615a      	str	r2, [r3, #20]
 8000dc6:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 8000dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000dca:	4a1e      	ldr	r2, [pc, #120]	@ (8000e44 <MX_TIM10_Init+0x94>)
 8000dcc:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 6000 - 1;
 8000dce:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000dd0:	f241 726f 	movw	r2, #5999	@ 0x176f
 8000dd4:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 10000;
 8000ddc:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000dde:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000de2:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de4:	4b16      	ldr	r3, [pc, #88]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dea:	4b15      	ldr	r3, [pc, #84]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8000df0:	4813      	ldr	r0, [pc, #76]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000df2:	f005 f95b 	bl	80060ac <HAL_TIM_Base_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_TIM10_Init+0x50>
		Error_Handler();
 8000dfc:	f000 f9ae 	bl	800115c <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim10) != HAL_OK) {
 8000e00:	480f      	ldr	r0, [pc, #60]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000e02:	f005 f9a2 	bl	800614a <HAL_TIM_OC_Init>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_TIM10_Init+0x60>
		Error_Handler();
 8000e0c:	f000 f9a6 	bl	800115c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e10:	2300      	movs	r3, #0
 8000e12:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1)
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	2200      	movs	r2, #0
 8000e24:	4619      	mov	r1, r3
 8000e26:	4806      	ldr	r0, [pc, #24]	@ (8000e40 <MX_TIM10_Init+0x90>)
 8000e28:	f005 fdb0 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM10_Init+0x86>
			!= HAL_OK) {
		Error_Handler();
 8000e32:	f000 f993 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */

}
 8000e36:	bf00      	nop
 8000e38:	3720      	adds	r7, #32
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000394 	.word	0x20000394
 8000e44:	40014400 	.word	0x40014400

08000e48 <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
 8000e5c:	615a      	str	r2, [r3, #20]
 8000e5e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8000e60:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e62:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed8 <MX_TIM11_Init+0x90>)
 8000e64:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 60 - 1;
 8000e66:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e68:	223b      	movs	r2, #59	@ 0x3b
 8000e6a:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e6c:	4b19      	ldr	r3, [pc, #100]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 65535;
 8000e72:	4b18      	ldr	r3, [pc, #96]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e78:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e7a:	4b16      	ldr	r3, [pc, #88]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e80:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8000e86:	4813      	ldr	r0, [pc, #76]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e88:	f005 f910 	bl	80060ac <HAL_TIM_Base_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_TIM11_Init+0x4e>
		Error_Handler();
 8000e92:	f000 f963 	bl	800115c <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim11) != HAL_OK) {
 8000e96:	480f      	ldr	r0, [pc, #60]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000e98:	f005 f957 	bl	800614a <HAL_TIM_OC_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_TIM11_Init+0x5e>
		Error_Handler();
 8000ea2:	f000 f95b 	bl	800115c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	2200      	movs	r2, #0
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4805      	ldr	r0, [pc, #20]	@ (8000ed4 <MX_TIM11_Init+0x8c>)
 8000ebe:	f005 fd65 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM11_Init+0x84>
			!= HAL_OK) {
		Error_Handler();
 8000ec8:	f000 f948 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8000ecc:	bf00      	nop
 8000ece:	3720      	adds	r7, #32
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	200003dc 	.word	0x200003dc
 8000ed8:	40014800 	.word	0x40014800

08000edc <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000ee2:	4a12      	ldr	r2, [pc, #72]	@ (8000f2c <MX_USART2_UART_Init+0x50>)
 8000ee4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000ee6:	4b10      	ldr	r3, [pc, #64]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000ee8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eec:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000efa:	4b0b      	ldr	r3, [pc, #44]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000f02:	220c      	movs	r2, #12
 8000f04:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000f12:	4805      	ldr	r0, [pc, #20]	@ (8000f28 <MX_USART2_UART_Init+0x4c>)
 8000f14:	f006 f878 	bl	8007008 <HAL_UART_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000f1e:	f000 f91d 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000424 	.word	0x20000424
 8000f2c:	40004400 	.word	0x40004400

08000f30 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f34:	4b14      	ldr	r3, [pc, #80]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f36:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f3a:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000f3c:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f3e:	2204      	movs	r2, #4
 8000f40:	711a      	strb	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f42:	4b11      	ldr	r3, [pc, #68]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f44:	2202      	movs	r2, #2
 8000f46:	71da      	strb	r2, [r3, #7]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	719a      	strb	r2, [r3, #6]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f50:	2202      	movs	r2, #2
 8000f52:	725a      	strb	r2, [r3, #9]
	hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000f54:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	729a      	strb	r2, [r3, #10]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	72da      	strb	r2, [r3, #11]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f60:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	731a      	strb	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000f66:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	739a      	strb	r2, [r3, #14]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	73da      	strb	r2, [r3, #15]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000f72:	4805      	ldr	r0, [pc, #20]	@ (8000f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f74:	f002 fc38 	bl	80037e8 <HAL_PCD_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8000f7e:	f000 f8ed 	bl	800115c <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200004cc 	.word	0x200004cc

08000f8c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	607b      	str	r3, [r7, #4]
 8000f96:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <MX_DMA_Init+0x88>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001014 <MX_DMA_Init+0x88>)
 8000f9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <MX_DMA_Init+0x88>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	603b      	str	r3, [r7, #0]
 8000fb2:	4b18      	ldr	r3, [pc, #96]	@ (8001014 <MX_DMA_Init+0x88>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb6:	4a17      	ldr	r2, [pc, #92]	@ (8001014 <MX_DMA_Init+0x88>)
 8000fb8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fbe:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <MX_DMA_Init+0x88>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fc6:	603b      	str	r3, [r7, #0]
 8000fc8:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	2010      	movs	r0, #16
 8000fd0:	f001 fdf5 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000fd4:	2010      	movs	r0, #16
 8000fd6:	f001 fe0e 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2100      	movs	r1, #0
 8000fde:	203a      	movs	r0, #58	@ 0x3a
 8000fe0:	f001 fded 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000fe4:	203a      	movs	r0, #58	@ 0x3a
 8000fe6:	f001 fe06 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2100      	movs	r1, #0
 8000fee:	203b      	movs	r0, #59	@ 0x3b
 8000ff0:	f001 fde5 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000ff4:	203b      	movs	r0, #59	@ 0x3b
 8000ff6:	f001 fdfe 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	2045      	movs	r0, #69	@ 0x45
 8001000:	f001 fddd 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001004:	2045      	movs	r0, #69	@ 0x45
 8001006:	f001 fdf6 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40023800 	.word	0x40023800

08001018 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	@ 0x28
 800101c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
 800102c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	4b46      	ldr	r3, [pc, #280]	@ (800114c <MX_GPIO_Init+0x134>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	4a45      	ldr	r2, [pc, #276]	@ (800114c <MX_GPIO_Init+0x134>)
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	6313      	str	r3, [r2, #48]	@ 0x30
 800103e:	4b43      	ldr	r3, [pc, #268]	@ (800114c <MX_GPIO_Init+0x134>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	f003 0304 	and.w	r3, r3, #4
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	4b3f      	ldr	r3, [pc, #252]	@ (800114c <MX_GPIO_Init+0x134>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	4a3e      	ldr	r2, [pc, #248]	@ (800114c <MX_GPIO_Init+0x134>)
 8001054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001058:	6313      	str	r3, [r2, #48]	@ 0x30
 800105a:	4b3c      	ldr	r3, [pc, #240]	@ (800114c <MX_GPIO_Init+0x134>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	4b38      	ldr	r3, [pc, #224]	@ (800114c <MX_GPIO_Init+0x134>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	4a37      	ldr	r2, [pc, #220]	@ (800114c <MX_GPIO_Init+0x134>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6313      	str	r3, [r2, #48]	@ 0x30
 8001076:	4b35      	ldr	r3, [pc, #212]	@ (800114c <MX_GPIO_Init+0x134>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b31      	ldr	r3, [pc, #196]	@ (800114c <MX_GPIO_Init+0x134>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a30      	ldr	r2, [pc, #192]	@ (800114c <MX_GPIO_Init+0x134>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	4b2e      	ldr	r3, [pc, #184]	@ (800114c <MX_GPIO_Init+0x134>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800109e:	2200      	movs	r2, #0
 80010a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010a4:	482a      	ldr	r0, [pc, #168]	@ (8001150 <MX_GPIO_Init+0x138>)
 80010a6:	f002 fb53 	bl	8003750 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RES_Pin | DC_Pin, GPIO_PIN_RESET);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2106      	movs	r1, #6
 80010ae:	4829      	ldr	r0, [pc, #164]	@ (8001154 <MX_GPIO_Init+0x13c>)
 80010b0:	f002 fb4e 	bl	8003750 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80010b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ba:	2301      	movs	r3, #1
 80010bc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2300      	movs	r3, #0
 80010c4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4820      	ldr	r0, [pc, #128]	@ (8001150 <MX_GPIO_Init+0x138>)
 80010ce:	f002 f9bb 	bl	8003448 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010d2:	2301      	movs	r3, #1
 80010d4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010da:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010dc:	2301      	movs	r3, #1
 80010de:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	481c      	ldr	r0, [pc, #112]	@ (8001158 <MX_GPIO_Init+0x140>)
 80010e8:	f002 f9ae 	bl	8003448 <HAL_GPIO_Init>

	/*Configure GPIO pins : RES_Pin DC_Pin */
	GPIO_InitStruct.Pin = RES_Pin | DC_Pin;
 80010ec:	2306      	movs	r3, #6
 80010ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f8:	2300      	movs	r3, #0
 80010fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4814      	ldr	r0, [pc, #80]	@ (8001154 <MX_GPIO_Init+0x13c>)
 8001104:	f002 f9a0 	bl	8003448 <HAL_GPIO_Init>

	/*Configure GPIO pin : ROTARY_KEY_Pin */
	GPIO_InitStruct.Pin = ROTARY_KEY_Pin;
 8001108:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800110c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800110e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001112:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001114:	2301      	movs	r3, #1
 8001116:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ROTARY_KEY_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4619      	mov	r1, r3
 800111e:	480d      	ldr	r0, [pc, #52]	@ (8001154 <MX_GPIO_Init+0x13c>)
 8001120:	f002 f992 	bl	8003448 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2100      	movs	r1, #0
 8001128:	2006      	movs	r0, #6
 800112a:	f001 fd48 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800112e:	2006      	movs	r0, #6
 8001130:	f001 fd61 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2100      	movs	r1, #0
 8001138:	2028      	movs	r0, #40	@ 0x28
 800113a:	f001 fd40 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800113e:	2028      	movs	r0, #40	@ 0x28
 8001140:	f001 fd59 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001144:	bf00      	nop
 8001146:	3728      	adds	r7, #40	@ 0x28
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40023800 	.word	0x40023800
 8001150:	40020800 	.word	0x40020800
 8001154:	40020400 	.word	0x40020400
 8001158:	40020000 	.word	0x40020000

0800115c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001160:	b672      	cpsid	i
}
 8001162:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("error_handler\n");
 8001164:	4801      	ldr	r0, [pc, #4]	@ (800116c <Error_Handler+0x10>)
 8001166:	f011 fab1 	bl	80126cc <puts>
 800116a:	e7fb      	b.n	8001164 <Error_Handler+0x8>
 800116c:	080133f8 	.word	0x080133f8

08001170 <tud_msc_inquiry_cb>:
// 현재 선에 끼는 노이즈 문제 때문에 20분주로 동작함
// 이후 납땜하고 신호가 좀 더 안정적으로 바뀌면 분주를 낮춰서 좀 더 안정적으로 바꿀 수 있을듯

// 1. Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	60b9      	str	r1, [r7, #8]
 8001178:	607a      	str	r2, [r7, #4]
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	4603      	mov	r3, r0
 800117e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8001180:	2208      	movs	r2, #8
 8001182:	4909      	ldr	r1, [pc, #36]	@ (80011a8 <tud_msc_inquiry_cb+0x38>)
 8001184:	68b8      	ldr	r0, [r7, #8]
 8001186:	f011 fc16 	bl	80129b6 <memcpy>
  memcpy(product_id, "Hybrid Storage  ", 16);
 800118a:	2210      	movs	r2, #16
 800118c:	4907      	ldr	r1, [pc, #28]	@ (80011ac <tud_msc_inquiry_cb+0x3c>)
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f011 fc11 	bl	80129b6 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8001194:	2204      	movs	r2, #4
 8001196:	4906      	ldr	r1, [pc, #24]	@ (80011b0 <tud_msc_inquiry_cb+0x40>)
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f011 fc0c 	bl	80129b6 <memcpy>
}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	08013408 	.word	0x08013408
 80011ac:	08013414 	.word	0x08013414
 80011b0:	08013428 	.word	0x08013428

080011b4 <tud_msc_test_unit_ready_cb>:

// 2. Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER);
 80011be:	4806      	ldr	r0, [pc, #24]	@ (80011d8 <tud_msc_test_unit_ready_cb+0x24>)
 80011c0:	f003 fee4 	bl	8004f8c <HAL_SD_GetCardState>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	bf0c      	ite	eq
 80011ca:	2301      	moveq	r3, #1
 80011cc:	2300      	movne	r3, #0
 80011ce:	b2db      	uxtb	r3, r3
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200000c0 	.word	0x200000c0

080011dc <tud_msc_capacity_cb>:

// 3. Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
 80011e8:	73fb      	strb	r3, [r7, #15]
  (void) lun;

  *block_count = MSC_PUBLIC_SIZE_BLOCKS; // 16GB까지 일단 가능하지만 꽂았을때 로딩이 엄청 걸려서 4GB 정도로 둠
 80011ea:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <tud_msc_capacity_cb+0x2c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	085a      	lsrs	r2, r3, #1
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	601a      	str	r2, [r3, #0]
  *block_size  = BLOCK_SIZE;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011fa:	801a      	strh	r2, [r3, #0]
}
 80011fc:	bf00      	nop
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	200017c8 	.word	0x200017c8

0800120c <tud_msc_read10_cb>:

// 4. Read (PC 요청 처리)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	60b9      	str	r1, [r7, #8]
 8001214:	607a      	str	r2, [r7, #4]
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	4603      	mov	r3, r0
 800121a:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <tud_msc_read10_cb+0x44>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	085b      	lsrs	r3, r3, #1
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	429a      	cmp	r2, r3
 8001226:	d302      	bcc.n	800122e <tud_msc_read10_cb+0x22>
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	e00c      	b.n	8001248 <tud_msc_read10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 800122e:	6a3b      	ldr	r3, [r7, #32]
 8001230:	0a5b      	lsrs	r3, r3, #9
 8001232:	617b      	str	r3, [r7, #20]

  printf("rx: %ld\n", bufsize);
 8001234:	6a39      	ldr	r1, [r7, #32]
 8001236:	4807      	ldr	r0, [pc, #28]	@ (8001254 <tud_msc_read10_cb+0x48>)
 8001238:	f011 f9e0 	bl	80125fc <iprintf>
  SD_Read_DMA_Async(lba, buffer, block_cnt);
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	6839      	ldr	r1, [r7, #0]
 8001240:	68b8      	ldr	r0, [r7, #8]
 8001242:	f000 fb5d 	bl	8001900 <SD_Read_DMA_Async>

  return bufsize;
 8001246:	6a3b      	ldr	r3, [r7, #32]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200017c8 	.word	0x200017c8
 8001254:	08013430 	.word	0x08013430

08001258 <tud_msc_write10_cb>:

// 5. Write (PC 요청 처리)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
 8001262:	603b      	str	r3, [r7, #0]
 8001264:	4603      	mov	r3, r0
 8001266:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <tud_msc_write10_cb+0x44>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	085b      	lsrs	r3, r3, #1
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	429a      	cmp	r2, r3
 8001272:	d302      	bcc.n	800127a <tud_msc_write10_cb+0x22>
 8001274:	f04f 33ff 	mov.w	r3, #4294967295
 8001278:	e00c      	b.n	8001294 <tud_msc_write10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 800127a:	6a3b      	ldr	r3, [r7, #32]
 800127c:	0a5b      	lsrs	r3, r3, #9
 800127e:	617b      	str	r3, [r7, #20]

  printf("tx: %ld\n", bufsize);
 8001280:	6a39      	ldr	r1, [r7, #32]
 8001282:	4807      	ldr	r0, [pc, #28]	@ (80012a0 <tud_msc_write10_cb+0x48>)
 8001284:	f011 f9ba 	bl	80125fc <iprintf>
  SD_Write_DMA_Async(lba, buffer, block_cnt);
 8001288:	697a      	ldr	r2, [r7, #20]
 800128a:	6839      	ldr	r1, [r7, #0]
 800128c:	68b8      	ldr	r0, [r7, #8]
 800128e:	f000 fb0d 	bl	80018ac <SD_Write_DMA_Async>

  return bufsize;
 8001292:	6a3b      	ldr	r3, [r7, #32]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	200017c8 	.word	0x200017c8
 80012a0:	0801343c 	.word	0x0801343c

080012a4 <tud_msc_scsi_cb>:

// 6. SCSI (기존 유지)
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	461a      	mov	r2, r3
 80012b0:	4603      	mov	r3, r0
 80012b2:	73fb      	strb	r3, [r7, #15]
 80012b4:	4613      	mov	r3, r2
 80012b6:	81bb      	strh	r3, [r7, #12]
    void const* response = NULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
    int32_t resplen = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
    switch (scsi_cmd[0]) {
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b5a      	cmp	r3, #90	@ 0x5a
 80012c6:	d00c      	beq.n	80012e2 <tud_msc_scsi_cb+0x3e>
 80012c8:	2b5a      	cmp	r3, #90	@ 0x5a
 80012ca:	dc0f      	bgt.n	80012ec <tud_msc_scsi_cb+0x48>
 80012cc:	2b1a      	cmp	r3, #26
 80012ce:	d003      	beq.n	80012d8 <tud_msc_scsi_cb+0x34>
 80012d0:	2b1e      	cmp	r3, #30
 80012d2:	d10b      	bne.n	80012ec <tud_msc_scsi_cb+0x48>
        case 0x1E: return 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	e01f      	b.n	8001318 <tud_msc_scsi_cb+0x74>
        case 0x1A: { static uint8_t d[] = {0x03,0,0,0}; response = d; resplen=4; break; }
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <tud_msc_scsi_cb+0x7c>)
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	2304      	movs	r3, #4
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	e007      	b.n	80012f2 <tud_msc_scsi_cb+0x4e>
        case 0x5A: { static uint8_t d[] = {0,6,0,0,0,0,0,0}; response = d; resplen=8; break; }
 80012e2:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <tud_msc_scsi_cb+0x80>)
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	2308      	movs	r3, #8
 80012e8:	613b      	str	r3, [r7, #16]
 80012ea:	e002      	b.n	80012f2 <tud_msc_scsi_cb+0x4e>
        default: return -1;
 80012ec:	f04f 33ff 	mov.w	r3, #4294967295
 80012f0:	e012      	b.n	8001318 <tud_msc_scsi_cb+0x74>
    }
    if (response && resplen > 0) {
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d00e      	beq.n	8001316 <tud_msc_scsi_cb+0x72>
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	dd0b      	ble.n	8001316 <tud_msc_scsi_cb+0x72>
        if (resplen > bufsize) resplen = bufsize;
 80012fe:	89bb      	ldrh	r3, [r7, #12]
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	429a      	cmp	r2, r3
 8001304:	dd01      	ble.n	800130a <tud_msc_scsi_cb+0x66>
 8001306:	89bb      	ldrh	r3, [r7, #12]
 8001308:	613b      	str	r3, [r7, #16]
        memcpy(buffer, response, resplen);
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	461a      	mov	r2, r3
 800130e:	6979      	ldr	r1, [r7, #20]
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f011 fb50 	bl	80129b6 <memcpy>
    }
    return resplen;
 8001316:	693b      	ldr	r3, [r7, #16]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3718      	adds	r7, #24
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000004 	.word	0x20000004
 8001324:	20000008 	.word	0x20000008

08001328 <OLED_DC_Cmd>:
  {0x3C,0x40,0x30,0x40,0x3C},{0x44,0x28,0x10,0x28,0x44},{0x0C,0x50,0x50,0x50,0x3C},
  {0x44,0x64,0x54,0x4C,0x44},{0x00,0x08,0x36,0x41,0x00},{0x00,0x00,0x7F,0x00,0x00},
  {0x00,0x41,0x36,0x08,0x00},{0x08,0x08,0x2A,0x1C,0x08},{0x08,0x1C,0x2A,0x08,0x08},
};

static inline void OLED_DC_Cmd(void)   { HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_RESET); }
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
 800132c:	2200      	movs	r2, #0
 800132e:	2104      	movs	r1, #4
 8001330:	4802      	ldr	r0, [pc, #8]	@ (800133c <OLED_DC_Cmd+0x14>)
 8001332:	f002 fa0d 	bl	8003750 <HAL_GPIO_WritePin>
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40020400 	.word	0x40020400

08001340 <OLED_DC_Data>:
static inline void OLED_DC_Data(void)  { HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_SET);   }
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
 8001344:	2201      	movs	r2, #1
 8001346:	2104      	movs	r1, #4
 8001348:	4802      	ldr	r0, [pc, #8]	@ (8001354 <OLED_DC_Data+0x14>)
 800134a:	f002 fa01 	bl	8003750 <HAL_GPIO_WritePin>
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40020400 	.word	0x40020400

08001358 <OLED_SendCmdList>:
  OLED_DC_Cmd();
  HAL_SPI_Transmit(s_hspi, &cmd, 1, HAL_MAX_DELAY);
}

static void OLED_SendCmdList(const uint8_t *cmds, size_t n)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  OLED_DC_Cmd();
 8001362:	f7ff ffe1 	bl	8001328 <OLED_DC_Cmd>
  HAL_SPI_Transmit(s_hspi, (uint8_t*)cmds, (uint16_t)n, HAL_MAX_DELAY);
 8001366:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <OLED_SendCmdList+0x28>)
 8001368:	6818      	ldr	r0, [r3, #0]
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	b29a      	uxth	r2, r3
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	f004 fb5b 	bl	8005a2e <HAL_SPI_Transmit>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	200013c4 	.word	0x200013c4

08001384 <OLED_SendData>:

static void OLED_SendData(const uint8_t *data, size_t n)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  OLED_DC_Data();
 800138e:	f7ff ffd7 	bl	8001340 <OLED_DC_Data>
  HAL_SPI_Transmit(s_hspi, (uint8_t*)data, (uint16_t)n, HAL_MAX_DELAY);
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <OLED_SendData+0x28>)
 8001394:	6818      	ldr	r0, [r3, #0]
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b29a      	uxth	r2, r3
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	f004 fb45 	bl	8005a2e <HAL_SPI_Transmit>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	200013c4 	.word	0x200013c4

080013b0 <OLED_ResetPulse>:

static void OLED_ResetPulse(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2102      	movs	r1, #2
 80013b8:	4807      	ldr	r0, [pc, #28]	@ (80013d8 <OLED_ResetPulse+0x28>)
 80013ba:	f002 f9c9 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013be:	200a      	movs	r0, #10
 80013c0:	f001 fafe 	bl	80029c0 <HAL_Delay>
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 80013c4:	2201      	movs	r2, #1
 80013c6:	2102      	movs	r1, #2
 80013c8:	4803      	ldr	r0, [pc, #12]	@ (80013d8 <OLED_ResetPulse+0x28>)
 80013ca:	f002 f9c1 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013ce:	200a      	movs	r0, #10
 80013d0:	f001 faf6 	bl	80029c0 <HAL_Delay>
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40020400 	.word	0x40020400

080013dc <OLED_Init>:

/* ====== 공개 API ====== */

void OLED_Init(SPI_HandleTypeDef *hspi)
{
 80013dc:	b5b0      	push	{r4, r5, r7, lr}
 80013de:	b08a      	sub	sp, #40	@ 0x28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  s_hspi = hspi;
 80013e4:	4a14      	ldr	r2, [pc, #80]	@ (8001438 <OLED_Init+0x5c>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]

  // DC, RST 핀 초기화
  HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2104      	movs	r1, #4
 80013ee:	4813      	ldr	r0, [pc, #76]	@ (800143c <OLED_Init+0x60>)
 80013f0:	f002 f9ae 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 80013f4:	2201      	movs	r2, #1
 80013f6:	2102      	movs	r1, #2
 80013f8:	4810      	ldr	r0, [pc, #64]	@ (800143c <OLED_Init+0x60>)
 80013fa:	f002 f9a9 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80013fe:	2032      	movs	r0, #50	@ 0x32
 8001400:	f001 fade 	bl	80029c0 <HAL_Delay>

  OLED_ResetPulse();
 8001404:	f7ff ffd4 	bl	80013b0 <OLED_ResetPulse>

  // SSD1306 초기화
  const uint8_t init1[] = {
 8001408:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <OLED_Init+0x64>)
 800140a:	f107 040c 	add.w	r4, r7, #12
 800140e:	461d      	mov	r5, r3
 8001410:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001412:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001414:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001418:	c403      	stmia	r4!, {r0, r1}
 800141a:	7022      	strb	r2, [r4, #0]
    0xDB, 0x40,   // Set VCOMH
    0xA4,         // Display all on resume
    0xA6,         // Normal display
    0xAF          // Display ON
  };
  OLED_SendCmdList(init1, sizeof(init1));
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	2119      	movs	r1, #25
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff ff98 	bl	8001358 <OLED_SendCmdList>

  OLED_Clear();
 8001428:	f000 f80c 	bl	8001444 <OLED_Clear>
  OLED_Update();
 800142c:	f000 f816 	bl	800145c <OLED_Update>
}
 8001430:	bf00      	nop
 8001432:	3728      	adds	r7, #40	@ 0x28
 8001434:	46bd      	mov	sp, r7
 8001436:	bdb0      	pop	{r4, r5, r7, pc}
 8001438:	200013c4 	.word	0x200013c4
 800143c:	40020400 	.word	0x40020400
 8001440:	08013448 	.word	0x08013448

08001444 <OLED_Clear>:

void OLED_Clear(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  memset(oled_buf, 0x00, sizeof(oled_buf));
 8001448:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800144c:	2100      	movs	r1, #0
 800144e:	4802      	ldr	r0, [pc, #8]	@ (8001458 <OLED_Clear+0x14>)
 8001450:	f011 fa36 	bl	80128c0 <memset>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200013c8 	.word	0x200013c8

0800145c <OLED_Update>:
{
  memset(oled_buf, pattern, sizeof(oled_buf));
}

void OLED_Update(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
  // SSD1306: column/page addr 지정 후 1024바이트 연속 전송
  uint8_t cmd1[] = { 0x21, (uint8_t)(0 + OLED_COL_OFFSET), (uint8_t)(127 + OLED_COL_OFFSET) };
 8001462:	4a11      	ldr	r2, [pc, #68]	@ (80014a8 <OLED_Update+0x4c>)
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	6812      	ldr	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	8019      	strh	r1, [r3, #0]
 800146c:	3302      	adds	r3, #2
 800146e:	0c12      	lsrs	r2, r2, #16
 8001470:	701a      	strb	r2, [r3, #0]
  uint8_t cmd2[] = { 0x22, 0x00, 0x07 };
 8001472:	4a0e      	ldr	r2, [pc, #56]	@ (80014ac <OLED_Update+0x50>)
 8001474:	463b      	mov	r3, r7
 8001476:	6812      	ldr	r2, [r2, #0]
 8001478:	4611      	mov	r1, r2
 800147a:	8019      	strh	r1, [r3, #0]
 800147c:	3302      	adds	r3, #2
 800147e:	0c12      	lsrs	r2, r2, #16
 8001480:	701a      	strb	r2, [r3, #0]
  OLED_SendCmdList(cmd1, sizeof(cmd1));
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2103      	movs	r1, #3
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff66 	bl	8001358 <OLED_SendCmdList>
  OLED_SendCmdList(cmd2, sizeof(cmd2));
 800148c:	463b      	mov	r3, r7
 800148e:	2103      	movs	r1, #3
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff61 	bl	8001358 <OLED_SendCmdList>

  OLED_SendData(oled_buf, sizeof(oled_buf));
 8001496:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800149a:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <OLED_Update+0x54>)
 800149c:	f7ff ff72 	bl	8001384 <OLED_SendData>
}
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	08013464 	.word	0x08013464
 80014ac:	08013468 	.word	0x08013468
 80014b0:	200013c8 	.word	0x200013c8

080014b4 <OLED_DrawChar>:

/* ====== 그리기 유틸(내부) ====== */

static void OLED_DrawChar(uint8_t row, uint8_t col_char, char c)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b087      	sub	sp, #28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
 80014be:	460b      	mov	r3, r1
 80014c0:	71bb      	strb	r3, [r7, #6]
 80014c2:	4613      	mov	r3, r2
 80014c4:	717b      	strb	r3, [r7, #5]
  if (row > 7) return;
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	2b07      	cmp	r3, #7
 80014ca:	d837      	bhi.n	800153c <OLED_DrawChar+0x88>
  int x = (int)col_char * 6;
 80014cc:	79ba      	ldrb	r2, [r7, #6]
 80014ce:	4613      	mov	r3, r2
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	4413      	add	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	613b      	str	r3, [r7, #16]
  if (x > 127 - 5) return;
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	2b7a      	cmp	r3, #122	@ 0x7a
 80014dc:	dc30      	bgt.n	8001540 <OLED_DrawChar+0x8c>

  if (c < 0x20 || c > 0x7F) c = '?';
 80014de:	797b      	ldrb	r3, [r7, #5]
 80014e0:	2b1f      	cmp	r3, #31
 80014e2:	d903      	bls.n	80014ec <OLED_DrawChar+0x38>
 80014e4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	da01      	bge.n	80014f0 <OLED_DrawChar+0x3c>
 80014ec:	233f      	movs	r3, #63	@ 0x3f
 80014ee:	717b      	strb	r3, [r7, #5]
  const uint8_t *glyph = font5x7[(int)c - 0x20];
 80014f0:	797b      	ldrb	r3, [r7, #5]
 80014f2:	f1a3 0220 	sub.w	r2, r3, #32
 80014f6:	4613      	mov	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	4413      	add	r3, r2
 80014fc:	4a13      	ldr	r2, [pc, #76]	@ (800154c <OLED_DrawChar+0x98>)
 80014fe:	4413      	add	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]

  int idx = (int)row * 128 + x;
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	01db      	lsls	r3, r3, #7
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	4413      	add	r3, r2
 800150a:	60bb      	str	r3, [r7, #8]
  for (int i = 0; i < 5; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	e00b      	b.n	800152a <OLED_DrawChar+0x76>
    oled_buf[idx + i] = glyph[i];
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	441a      	add	r2, r3
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	440b      	add	r3, r1
 800151e:	7811      	ldrb	r1, [r2, #0]
 8001520:	4a0b      	ldr	r2, [pc, #44]	@ (8001550 <OLED_DrawChar+0x9c>)
 8001522:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < 5; i++) {
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	3301      	adds	r3, #1
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	2b04      	cmp	r3, #4
 800152e:	ddf0      	ble.n	8001512 <OLED_DrawChar+0x5e>
  }
  oled_buf[idx + 5] = 0x00;
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	3305      	adds	r3, #5
 8001534:	4a06      	ldr	r2, [pc, #24]	@ (8001550 <OLED_DrawChar+0x9c>)
 8001536:	2100      	movs	r1, #0
 8001538:	54d1      	strb	r1, [r2, r3]
 800153a:	e002      	b.n	8001542 <OLED_DrawChar+0x8e>
  if (row > 7) return;
 800153c:	bf00      	nop
 800153e:	e000      	b.n	8001542 <OLED_DrawChar+0x8e>
  if (x > 127 - 5) return;
 8001540:	bf00      	nop
}
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	08013788 	.word	0x08013788
 8001550:	200013c8 	.word	0x200013c8

08001554 <OLED_DrawStr>:

void OLED_DrawStr(uint8_t row, uint8_t col_char, const char *s)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	603a      	str	r2, [r7, #0]
 800155e:	71fb      	strb	r3, [r7, #7]
 8001560:	460b      	mov	r3, r1
 8001562:	71bb      	strb	r3, [r7, #6]
  while (*s) {
 8001564:	e00e      	b.n	8001584 <OLED_DrawStr+0x30>
    OLED_DrawChar(row, col_char, *s++);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	1c5a      	adds	r2, r3, #1
 800156a:	603a      	str	r2, [r7, #0]
 800156c:	781a      	ldrb	r2, [r3, #0]
 800156e:	79b9      	ldrb	r1, [r7, #6]
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff ff9e 	bl	80014b4 <OLED_DrawChar>
    col_char++;
 8001578:	79bb      	ldrb	r3, [r7, #6]
 800157a:	3301      	adds	r3, #1
 800157c:	71bb      	strb	r3, [r7, #6]
    if (col_char >= 22) break;
 800157e:	79bb      	ldrb	r3, [r7, #6]
 8001580:	2b15      	cmp	r3, #21
 8001582:	d804      	bhi.n	800158e <OLED_DrawStr+0x3a>
  while (*s) {
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1ec      	bne.n	8001566 <OLED_DrawStr+0x12>
  }
}
 800158c:	e000      	b.n	8001590 <OLED_DrawStr+0x3c>
    if (col_char >= 22) break;
 800158e:	bf00      	nop
}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <OLED_SetPixel>:

static void OLED_SetPixel(int x, int y, int on)
{
 8001598:	b480      	push	{r7}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  if (x < 0 || x >= 128 || y < 0 || y >= 64) return;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	db34      	blt.n	8001614 <OLED_SetPixel+0x7c>
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80015ae:	dc31      	bgt.n	8001614 <OLED_SetPixel+0x7c>
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	db2e      	blt.n	8001614 <OLED_SetPixel+0x7c>
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80015ba:	dc2b      	bgt.n	8001614 <OLED_SetPixel+0x7c>
  int idx = (y >> 3) * 128 + x;
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	10db      	asrs	r3, r3, #3
 80015c0:	01db      	lsls	r3, r3, #7
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	4413      	add	r3, r2
 80015c6:	617b      	str	r3, [r7, #20]
  uint8_t mask = 1u << (y & 7);
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	2201      	movs	r2, #1
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	74fb      	strb	r3, [r7, #19]
  if (on) oled_buf[idx] |= mask;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00c      	beq.n	80015f6 <OLED_SetPixel+0x5e>
 80015dc:	4a10      	ldr	r2, [pc, #64]	@ (8001620 <OLED_SetPixel+0x88>)
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	4413      	add	r3, r2
 80015e2:	781a      	ldrb	r2, [r3, #0]
 80015e4:	7cfb      	ldrb	r3, [r7, #19]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b2d9      	uxtb	r1, r3
 80015ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001620 <OLED_SetPixel+0x88>)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	4413      	add	r3, r2
 80015f0:	460a      	mov	r2, r1
 80015f2:	701a      	strb	r2, [r3, #0]
 80015f4:	e00f      	b.n	8001616 <OLED_SetPixel+0x7e>
  else    oled_buf[idx] &= (uint8_t)~mask;
 80015f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001620 <OLED_SetPixel+0x88>)
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	4413      	add	r3, r2
 80015fc:	781a      	ldrb	r2, [r3, #0]
 80015fe:	7cfb      	ldrb	r3, [r7, #19]
 8001600:	43db      	mvns	r3, r3
 8001602:	b2db      	uxtb	r3, r3
 8001604:	4013      	ands	r3, r2
 8001606:	b2d9      	uxtb	r1, r3
 8001608:	4a05      	ldr	r2, [pc, #20]	@ (8001620 <OLED_SetPixel+0x88>)
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	4413      	add	r3, r2
 800160e:	460a      	mov	r2, r1
 8001610:	701a      	strb	r2, [r3, #0]
 8001612:	e000      	b.n	8001616 <OLED_SetPixel+0x7e>
  if (x < 0 || x >= 128 || y < 0 || y >= 64) return;
 8001614:	bf00      	nop
}
 8001616:	371c      	adds	r7, #28
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	200013c8 	.word	0x200013c8

08001624 <OLED_DrawChar2x>:

static void OLED_DrawChar2x(int x, int y, char c)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	4613      	mov	r3, r2
 8001630:	71fb      	strb	r3, [r7, #7]
  if (c < 0x20 || c > 0x7F) c = '?';
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	2b1f      	cmp	r3, #31
 8001636:	d903      	bls.n	8001640 <OLED_DrawChar2x+0x1c>
 8001638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163c:	2b00      	cmp	r3, #0
 800163e:	da01      	bge.n	8001644 <OLED_DrawChar2x+0x20>
 8001640:	233f      	movs	r3, #63	@ 0x3f
 8001642:	71fb      	strb	r3, [r7, #7]
  const uint8_t *g = font5x7[(int)c - 0x20];
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	f1a3 0220 	sub.w	r2, r3, #32
 800164a:	4613      	mov	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	4a2d      	ldr	r2, [pc, #180]	@ (8001708 <OLED_DrawChar2x+0xe4>)
 8001652:	4413      	add	r3, r2
 8001654:	617b      	str	r3, [r7, #20]

  for (int col = 0; col < 5; col++) {
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
 800165a:	e04c      	b.n	80016f6 <OLED_DrawChar2x+0xd2>
    uint8_t bits = g[col];
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	4413      	add	r3, r2
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	74fb      	strb	r3, [r7, #19]
    for (int row = 0; row < 7; row++) {
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
 800166a:	e03e      	b.n	80016ea <OLED_DrawChar2x+0xc6>
      if ((bits >> row) & 1) {
 800166c:	7cfa      	ldrb	r2, [r7, #19]
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	fa42 f303 	asr.w	r3, r2, r3
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b00      	cmp	r3, #0
 800167a:	d033      	beq.n	80016e4 <OLED_DrawChar2x+0xc0>
        OLED_SetPixel(x + col*2 + 0, y + row*2 + 0, 1);
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	005a      	lsls	r2, r3, #1
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	18d0      	adds	r0, r2, r3
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	005a      	lsls	r2, r3, #1
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	4413      	add	r3, r2
 800168c:	2201      	movs	r2, #1
 800168e:	4619      	mov	r1, r3
 8001690:	f7ff ff82 	bl	8001598 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 1, y + row*2 + 0, 1);
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	005a      	lsls	r2, r3, #1
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4413      	add	r3, r2
 800169c:	1c58      	adds	r0, r3, #1
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	005a      	lsls	r2, r3, #1
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	4413      	add	r3, r2
 80016a6:	2201      	movs	r2, #1
 80016a8:	4619      	mov	r1, r3
 80016aa:	f7ff ff75 	bl	8001598 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 0, y + row*2 + 1, 1);
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	005a      	lsls	r2, r3, #1
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	18d0      	adds	r0, r2, r3
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	005a      	lsls	r2, r3, #1
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	4413      	add	r3, r2
 80016be:	3301      	adds	r3, #1
 80016c0:	2201      	movs	r2, #1
 80016c2:	4619      	mov	r1, r3
 80016c4:	f7ff ff68 	bl	8001598 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 1, y + row*2 + 1, 1);
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	005a      	lsls	r2, r3, #1
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4413      	add	r3, r2
 80016d0:	1c58      	adds	r0, r3, #1
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	005a      	lsls	r2, r3, #1
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	4413      	add	r3, r2
 80016da:	3301      	adds	r3, #1
 80016dc:	2201      	movs	r2, #1
 80016de:	4619      	mov	r1, r3
 80016e0:	f7ff ff5a 	bl	8001598 <OLED_SetPixel>
    for (int row = 0; row < 7; row++) {
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	3301      	adds	r3, #1
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	2b06      	cmp	r3, #6
 80016ee:	ddbd      	ble.n	800166c <OLED_DrawChar2x+0x48>
  for (int col = 0; col < 5; col++) {
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	3301      	adds	r3, #1
 80016f4:	61fb      	str	r3, [r7, #28]
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	2b04      	cmp	r3, #4
 80016fa:	ddaf      	ble.n	800165c <OLED_DrawChar2x+0x38>
      }
    }
  }
}
 80016fc:	bf00      	nop
 80016fe:	bf00      	nop
 8001700:	3720      	adds	r7, #32
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	08013788 	.word	0x08013788

0800170c <OLED_DrawStr2x>:

void OLED_DrawStr2x(int x, int y, const char *s)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  while (*s) {
 8001718:	e00e      	b.n	8001738 <OLED_DrawStr2x+0x2c>
    OLED_DrawChar2x(x, y, *s++);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	1c5a      	adds	r2, r3, #1
 800171e:	607a      	str	r2, [r7, #4]
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	461a      	mov	r2, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f7ff ff7c 	bl	8001624 <OLED_DrawChar2x>
    x += 12;                 // 2배 글자 폭 + 간격
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	330c      	adds	r3, #12
 8001730:	60fb      	str	r3, [r7, #12]
    if (x > 127 - 10) break;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2b75      	cmp	r3, #117	@ 0x75
 8001736:	dc04      	bgt.n	8001742 <OLED_DrawStr2x+0x36>
  while (*s) {
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1ec      	bne.n	800171a <OLED_DrawStr2x+0xe>
  }
}
 8001740:	e000      	b.n	8001744 <OLED_DrawStr2x+0x38>
    if (x > 127 - 10) break;
 8001742:	bf00      	nop
}
 8001744:	bf00      	nop
 8001746:	3710      	adds	r7, #16
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <SD_Init>:

//uint8_t g_msc2sd_buffer[4 * KB];
//uint8_t g_vendor2sd_buffer[BLOCK_SIZE];
uint8_t g_sd_buffer[BUFFER_SIZE]__attribute__((aligned(4))); // DMA 최적화

void SD_Init(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b088      	sub	sp, #32
 8001750:	af00      	add	r7, sp, #0
	HAL_SD_CardInfoTypeDef pCardInfo;
	HAL_SD_GetCardInfo(&hsd, &pCardInfo);
 8001752:	463b      	mov	r3, r7
 8001754:	4619      	mov	r1, r3
 8001756:	4811      	ldr	r0, [pc, #68]	@ (800179c <SD_Init+0x50>)
 8001758:	f003 fb52 	bl	8004e00 <HAL_SD_GetCardInfo>

	g_sd_block_nbr = pCardInfo.BlockNbr;
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	4a10      	ldr	r2, [pc, #64]	@ (80017a0 <SD_Init+0x54>)
 8001760:	6013      	str	r3, [r2, #0]

	g_vendor_start_address = g_sd_block_nbr / 2;
 8001762:	4b0f      	ldr	r3, [pc, #60]	@ (80017a0 <SD_Init+0x54>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	085b      	lsrs	r3, r3, #1
 8001768:	4a0e      	ldr	r2, [pc, #56]	@ (80017a4 <SD_Init+0x58>)
 800176a:	6013      	str	r3, [r2, #0]
	g_ven_header = g_vendor_start_address;
 800176c:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <SD_Init+0x58>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a0d      	ldr	r2, [pc, #52]	@ (80017a8 <SD_Init+0x5c>)
 8001772:	6013      	str	r3, [r2, #0]
	g_ven_info_addr = g_ven_header++;
 8001774:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <SD_Init+0x5c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	1c5a      	adds	r2, r3, #1
 800177a:	490b      	ldr	r1, [pc, #44]	@ (80017a8 <SD_Init+0x5c>)
 800177c:	600a      	str	r2, [r1, #0]
 800177e:	4a0b      	ldr	r2, [pc, #44]	@ (80017ac <SD_Init+0x60>)
 8001780:	6013      	str	r3, [r2, #0]

	printf("[SD_Init] g_sd_block_nbr: %ld g_vendor_start_address: %ld\n\n",
 8001782:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <SD_Init+0x54>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a07      	ldr	r2, [pc, #28]	@ (80017a4 <SD_Init+0x58>)
 8001788:	6812      	ldr	r2, [r2, #0]
 800178a:	4619      	mov	r1, r3
 800178c:	4808      	ldr	r0, [pc, #32]	@ (80017b0 <SD_Init+0x64>)
 800178e:	f010 ff35 	bl	80125fc <iprintf>
			g_sd_block_nbr, g_vendor_start_address);

//	vendor_info_update(0);
}
 8001792:	bf00      	nop
 8001794:	3720      	adds	r7, #32
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200000c0 	.word	0x200000c0
 80017a0:	200017c8 	.word	0x200017c8
 80017a4:	200017cc 	.word	0x200017cc
 80017a8:	20001a20 	.word	0x20001a20
 80017ac:	20001c24 	.word	0x20001c24
 80017b0:	0801346c 	.word	0x0801346c

080017b4 <HAL_SD_TxCpltCallback>:

	venpack_t *read_pack = (venpack_t*) g_sd_buffer;
	printf("[Read] %s \n", read_pack->command);
}

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; // 쓰기 완료 -> 대기 상태로 복귀
 80017bc:	4b04      	ldr	r3, [pc, #16]	@ (80017d0 <HAL_SD_TxCpltCallback+0x1c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	701a      	strb	r2, [r3, #0]
//	printf("[Tx]\n");
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	200017d0 	.word	0x200017d0

080017d4 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; // 읽기 완료 -> 대기 상태로 복귀
 80017dc:	4b04      	ldr	r3, [pc, #16]	@ (80017f0 <HAL_SD_RxCpltCallback+0x1c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
//	printf("[Rx]\n");
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	200017d0 	.word	0x200017d0

080017f4 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_ERROR; // 에러 발생
 80017fc:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <HAL_SD_ErrorCallback+0x2c>)
 80017fe:	2203      	movs	r2, #3
 8001800:	701a      	strb	r2, [r3, #0]
	printf("[Err] Code: %ld, State: %d\n", hsd->ErrorCode, hsd->State);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800180c:	b2db      	uxtb	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	4804      	ldr	r0, [pc, #16]	@ (8001824 <HAL_SD_ErrorCallback+0x30>)
 8001812:	f010 fef3 	bl	80125fc <iprintf>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200017d0 	.word	0x200017d0
 8001824:	080134e8 	.word	0x080134e8

08001828 <SD_Check_Card_State>:

int SD_Check_Card_State(void) { // SD 카드 상태를 확인하는 시간 약 10us
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <SD_Check_Card_State+0x38>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2200      	movs	r2, #0
 8001832:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) { // HAL_SD_GetCardState(&hsd)이 함수가 개느림
 8001834:	bf00      	nop
 8001836:	480b      	ldr	r0, [pc, #44]	@ (8001864 <SD_Check_Card_State+0x3c>)
 8001838:	f003 fba8 	bl	8004f8c <HAL_SD_GetCardState>
 800183c:	4603      	mov	r3, r0
 800183e:	2b04      	cmp	r3, #4
 8001840:	d1f9      	bne.n	8001836 <SD_Check_Card_State+0xe>
		return g_sd_card_state;
#endif // ASYNC
//		tud_task();
	} // 유사 동기
#ifdef TIME_CHECK
	printf("SD card wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim11));
 8001842:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <SD_Check_Card_State+0x38>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001848:	4619      	mov	r1, r3
 800184a:	4807      	ldr	r0, [pc, #28]	@ (8001868 <SD_Check_Card_State+0x40>)
 800184c:	f010 fed6 	bl	80125fc <iprintf>
#endif // TIME_CHECK
	g_sd_card_state = SD_STATE_READY;
 8001850:	4b06      	ldr	r3, [pc, #24]	@ (800186c <SD_Check_Card_State+0x44>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
	return g_sd_card_state;
 8001856:	4b05      	ldr	r3, [pc, #20]	@ (800186c <SD_Check_Card_State+0x44>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	b2db      	uxtb	r3, r3
}
 800185c:	4618      	mov	r0, r3
 800185e:	bd80      	pop	{r7, pc}
 8001860:	200003dc 	.word	0x200003dc
 8001864:	200000c0 	.word	0x200000c0
 8001868:	08013504 	.word	0x08013504
 800186c:	200017d1 	.word	0x200017d1

08001870 <SD_Check_State>:

int SD_Check_State(void) {
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 8001874:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <SD_Check_State+0x30>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2200      	movs	r2, #0
 800187a:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (g_sd_state != SD_STATE_READY) {
 800187c:	bf00      	nop
 800187e:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <SD_Check_State+0x34>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1fa      	bne.n	800187e <SD_Check_State+0xe>
		return g_sd_state;
#endif // ASYNC
//		tud_task();
	} // 유사 동기
#ifdef TIME_CHECK
	printf("SD DMA wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim11));
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <SD_Check_State+0x30>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800188e:	4619      	mov	r1, r3
 8001890:	4805      	ldr	r0, [pc, #20]	@ (80018a8 <SD_Check_State+0x38>)
 8001892:	f010 feb3 	bl	80125fc <iprintf>
#endif // TIME_CHECK
	return g_sd_state;
 8001896:	4b03      	ldr	r3, [pc, #12]	@ (80018a4 <SD_Check_State+0x34>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	b2db      	uxtb	r3, r3
}
 800189c:	4618      	mov	r0, r3
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	200003dc 	.word	0x200003dc
 80018a4:	200017d0 	.word	0x200017d0
 80018a8:	0801351c 	.word	0x0801351c

080018ac <SD_Write_DMA_Async>:

int SD_Write_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 80018b8:	f7ff ffb6 	bl	8001828 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_TX;
 80018bc:	4b0d      	ldr	r3, [pc, #52]	@ (80018f4 <SD_Write_DMA_Async+0x48>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_TX;
 80018c2:	4b0d      	ldr	r3, [pc, #52]	@ (80018f8 <SD_Write_DMA_Async+0x4c>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_WriteBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	480b      	ldr	r0, [pc, #44]	@ (80018fc <SD_Write_DMA_Async+0x50>)
 80018d0:	f002 fe7c 	bl	80045cc <HAL_SD_WriteBlocks_DMA>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d005      	beq.n	80018e6 <SD_Write_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 80018da:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <SD_Write_DMA_Async+0x48>)
 80018dc:	2203      	movs	r2, #3
 80018de:	701a      	strb	r2, [r3, #0]
		return -3;
 80018e0:	f06f 0302 	mvn.w	r3, #2
 80018e4:	e002      	b.n	80018ec <SD_Write_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 80018e6:	f7ff ffc3 	bl	8001870 <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	200017d0 	.word	0x200017d0
 80018f8:	200017d1 	.word	0x200017d1
 80018fc:	200000c0 	.word	0x200000c0

08001900 <SD_Read_DMA_Async>:

int SD_Read_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 800190c:	f7ff ff8c 	bl	8001828 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_RX;
 8001910:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <SD_Read_DMA_Async+0x48>)
 8001912:	2202      	movs	r2, #2
 8001914:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_RX;
 8001916:	4b0d      	ldr	r3, [pc, #52]	@ (800194c <SD_Read_DMA_Async+0x4c>)
 8001918:	2202      	movs	r2, #2
 800191a:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_ReadBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	68b9      	ldr	r1, [r7, #8]
 8001922:	480b      	ldr	r0, [pc, #44]	@ (8001950 <SD_Read_DMA_Async+0x50>)
 8001924:	f002 fd70 	bl	8004408 <HAL_SD_ReadBlocks_DMA>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <SD_Read_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <SD_Read_DMA_Async+0x48>)
 8001930:	2203      	movs	r2, #3
 8001932:	701a      	strb	r2, [r3, #0]
		return -3;
 8001934:	f06f 0302 	mvn.w	r3, #2
 8001938:	e002      	b.n	8001940 <SD_Read_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 800193a:	f7ff ff99 	bl	8001870 <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0; // 즉시 리턴
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	200017d0 	.word	0x200017d0
 800194c:	200017d1 	.word	0x200017d1
 8001950:	200000c0 	.word	0x200000c0

08001954 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	4b10      	ldr	r3, [pc, #64]	@ (80019a0 <HAL_MspInit+0x4c>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	4a0f      	ldr	r2, [pc, #60]	@ (80019a0 <HAL_MspInit+0x4c>)
 8001964:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001968:	6453      	str	r3, [r2, #68]	@ 0x44
 800196a:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <HAL_MspInit+0x4c>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	603b      	str	r3, [r7, #0]
 800197a:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <HAL_MspInit+0x4c>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	4a08      	ldr	r2, [pc, #32]	@ (80019a0 <HAL_MspInit+0x4c>)
 8001980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001984:	6413      	str	r3, [r2, #64]	@ 0x40
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_MspInit+0x4c>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800

080019a4 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08a      	sub	sp, #40	@ 0x28
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a68      	ldr	r2, [pc, #416]	@ (8001b64 <HAL_SD_MspInit+0x1c0>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	f040 80ca 	bne.w	8001b5c <HAL_SD_MspInit+0x1b8>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80019c8:	2300      	movs	r3, #0
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	4b66      	ldr	r3, [pc, #408]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 80019ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d0:	4a65      	ldr	r2, [pc, #404]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 80019d2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80019d8:	4b63      	ldr	r3, [pc, #396]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 80019da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e4:	2300      	movs	r3, #0
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	4b5f      	ldr	r3, [pc, #380]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 80019ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ec:	4a5e      	ldr	r2, [pc, #376]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f4:	4b5c      	ldr	r3, [pc, #368]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 80019f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	4b58      	ldr	r3, [pc, #352]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 8001a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a08:	4a57      	ldr	r2, [pc, #348]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 8001a0a:	f043 0302 	orr.w	r3, r3, #2
 8001a0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a10:	4b55      	ldr	r3, [pc, #340]	@ (8001b68 <HAL_SD_MspInit+0x1c4>)
 8001a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8001a1c:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a2e:	230c      	movs	r3, #12
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	484c      	ldr	r0, [pc, #304]	@ (8001b6c <HAL_SD_MspInit+0x1c8>)
 8001a3a:	f001 fd05 	bl	8003448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8001a3e:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a44:	2302      	movs	r3, #2
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a50:	230c      	movs	r3, #12
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4845      	ldr	r0, [pc, #276]	@ (8001b70 <HAL_SD_MspInit+0x1cc>)
 8001a5c:	f001 fcf4 	bl	8003448 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001a60:	4b44      	ldr	r3, [pc, #272]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a62:	4a45      	ldr	r2, [pc, #276]	@ (8001b78 <HAL_SD_MspInit+0x1d4>)
 8001a64:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001a66:	4b43      	ldr	r3, [pc, #268]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a68:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a6c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a6e:	4b41      	ldr	r3, [pc, #260]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a74:	4b3f      	ldr	r3, [pc, #252]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a7a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a80:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a82:	4b3c      	ldr	r3, [pc, #240]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a88:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a8a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a8c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a90:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001a92:	4b38      	ldr	r3, [pc, #224]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a94:	2220      	movs	r2, #32
 8001a96:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a98:	4b36      	ldr	r3, [pc, #216]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001a9e:	4b35      	ldr	r3, [pc, #212]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001aa0:	2204      	movs	r2, #4
 8001aa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001aa4:	4b33      	ldr	r3, [pc, #204]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001aaa:	4b32      	ldr	r3, [pc, #200]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001aac:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ab2:	4b30      	ldr	r3, [pc, #192]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001ab4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001ab8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001aba:	482e      	ldr	r0, [pc, #184]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001abc:	f001 f8b6 	bl	8002c2c <HAL_DMA_Init>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8001ac6:	f7ff fb49 	bl	800115c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a29      	ldr	r2, [pc, #164]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001ace:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ad0:	4a28      	ldr	r2, [pc, #160]	@ (8001b74 <HAL_SD_MspInit+0x1d0>)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001ad6:	4b29      	ldr	r3, [pc, #164]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001ad8:	4a29      	ldr	r2, [pc, #164]	@ (8001b80 <HAL_SD_MspInit+0x1dc>)
 8001ada:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001adc:	4b27      	ldr	r3, [pc, #156]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001ade:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ae2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ae4:	4b25      	ldr	r3, [pc, #148]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001ae6:	2240      	movs	r2, #64	@ 0x40
 8001ae8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aea:	4b24      	ldr	r3, [pc, #144]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001af0:	4b22      	ldr	r3, [pc, #136]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001af2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001af6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001af8:	4b20      	ldr	r3, [pc, #128]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001afa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001afe:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b00:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b06:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001b08:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b14:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b16:	2204      	movs	r2, #4
 8001b18:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b1a:	4b18      	ldr	r3, [pc, #96]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001b20:	4b16      	ldr	r3, [pc, #88]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b22:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b26:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b28:	4b14      	ldr	r3, [pc, #80]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b2a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b2e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001b30:	4812      	ldr	r0, [pc, #72]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b32:	f001 f87b 	bl	8002c2c <HAL_DMA_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 8001b3c:	f7ff fb0e 	bl	800115c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a0e      	ldr	r2, [pc, #56]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b44:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b46:	4a0d      	ldr	r2, [pc, #52]	@ (8001b7c <HAL_SD_MspInit+0x1d8>)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	2100      	movs	r1, #0
 8001b50:	2031      	movs	r0, #49	@ 0x31
 8001b52:	f001 f834 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001b56:	2031      	movs	r0, #49	@ 0x31
 8001b58:	f001 f84d 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001b5c:	bf00      	nop
 8001b5e:	3728      	adds	r7, #40	@ 0x28
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40012c00 	.word	0x40012c00
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40020000 	.word	0x40020000
 8001b70:	40020400 	.word	0x40020400
 8001b74:	20000144 	.word	0x20000144
 8001b78:	40026458 	.word	0x40026458
 8001b7c:	200001a4 	.word	0x200001a4
 8001b80:	400264a0 	.word	0x400264a0

08001b84 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	@ 0x28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a34      	ldr	r2, [pc, #208]	@ (8001c74 <HAL_SPI_MspInit+0xf0>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d161      	bne.n	8001c6a <HAL_SPI_MspInit+0xe6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
 8001baa:	4b33      	ldr	r3, [pc, #204]	@ (8001c78 <HAL_SPI_MspInit+0xf4>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bae:	4a32      	ldr	r2, [pc, #200]	@ (8001c78 <HAL_SPI_MspInit+0xf4>)
 8001bb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bb6:	4b30      	ldr	r3, [pc, #192]	@ (8001c78 <HAL_SPI_MspInit+0xf4>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	4b2c      	ldr	r3, [pc, #176]	@ (8001c78 <HAL_SPI_MspInit+0xf4>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	4a2b      	ldr	r2, [pc, #172]	@ (8001c78 <HAL_SPI_MspInit+0xf4>)
 8001bcc:	f043 0301 	orr.w	r3, r3, #1
 8001bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd2:	4b29      	ldr	r3, [pc, #164]	@ (8001c78 <HAL_SPI_MspInit+0xf4>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001bde:	23a0      	movs	r3, #160	@ 0xa0
 8001be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be2:	2302      	movs	r3, #2
 8001be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bea:	2303      	movs	r3, #3
 8001bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bee:	2305      	movs	r3, #5
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf2:	f107 0314 	add.w	r3, r7, #20
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4820      	ldr	r0, [pc, #128]	@ (8001c7c <HAL_SPI_MspInit+0xf8>)
 8001bfa:	f001 fc25 	bl	8003448 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001bfe:	4b20      	ldr	r3, [pc, #128]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c00:	4a20      	ldr	r2, [pc, #128]	@ (8001c84 <HAL_SPI_MspInit+0x100>)
 8001c02:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001c04:	4b1e      	ldr	r3, [pc, #120]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c06:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c0a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c0e:	2240      	movs	r2, #64	@ 0x40
 8001c10:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c12:	4b1b      	ldr	r3, [pc, #108]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c18:	4b19      	ldr	r3, [pc, #100]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c1e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c20:	4b17      	ldr	r3, [pc, #92]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c26:	4b16      	ldr	r3, [pc, #88]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001c2c:	4b14      	ldr	r3, [pc, #80]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c32:	4b13      	ldr	r3, [pc, #76]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c38:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001c3e:	4810      	ldr	r0, [pc, #64]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c40:	f000 fff4 	bl	8002c2c <HAL_DMA_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001c4a:	f7ff fa87 	bl	800115c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a0b      	ldr	r2, [pc, #44]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c52:	649a      	str	r2, [r3, #72]	@ 0x48
 8001c54:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <HAL_SPI_MspInit+0xfc>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	2023      	movs	r0, #35	@ 0x23
 8001c60:	f000 ffad 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001c64:	2023      	movs	r0, #35	@ 0x23
 8001c66:	f000 ffc6 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c6a:	bf00      	nop
 8001c6c:	3728      	adds	r7, #40	@ 0x28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40013000 	.word	0x40013000
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020000 	.word	0x40020000
 8001c80:	2000025c 	.word	0x2000025c
 8001c84:	40026440 	.word	0x40026440

08001c88 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	@ 0x28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca8:	d12c      	bne.n	8001d04 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	4b17      	ldr	r3, [pc, #92]	@ (8001d0c <HAL_TIM_Encoder_MspInit+0x84>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	4a16      	ldr	r2, [pc, #88]	@ (8001d0c <HAL_TIM_Encoder_MspInit+0x84>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cba:	4b14      	ldr	r3, [pc, #80]	@ (8001d0c <HAL_TIM_Encoder_MspInit+0x84>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	4b10      	ldr	r3, [pc, #64]	@ (8001d0c <HAL_TIM_Encoder_MspInit+0x84>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	4a0f      	ldr	r2, [pc, #60]	@ (8001d0c <HAL_TIM_Encoder_MspInit+0x84>)
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001d0c <HAL_TIM_Encoder_MspInit+0x84>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001ce2:	f248 0302 	movw	r3, #32770	@ 0x8002
 8001ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4804      	ldr	r0, [pc, #16]	@ (8001d10 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d00:	f001 fba2 	bl	8003448 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	@ 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020000 	.word	0x40020000

08001d14 <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM5)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a15      	ldr	r2, [pc, #84]	@ (8001d78 <HAL_TIM_OC_MspInit+0x64>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d10e      	bne.n	8001d44 <HAL_TIM_OC_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	4b14      	ldr	r3, [pc, #80]	@ (8001d7c <HAL_TIM_OC_MspInit+0x68>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	4a13      	ldr	r2, [pc, #76]	@ (8001d7c <HAL_TIM_OC_MspInit+0x68>)
 8001d30:	f043 0308 	orr.w	r3, r3, #8
 8001d34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d36:	4b11      	ldr	r3, [pc, #68]	@ (8001d7c <HAL_TIM_OC_MspInit+0x68>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001d42:	e012      	b.n	8001d6a <HAL_TIM_OC_MspInit+0x56>
  else if(htim_oc->Instance==TIM9)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0d      	ldr	r2, [pc, #52]	@ (8001d80 <HAL_TIM_OC_MspInit+0x6c>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d10d      	bne.n	8001d6a <HAL_TIM_OC_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <HAL_TIM_OC_MspInit+0x68>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d56:	4a09      	ldr	r2, [pc, #36]	@ (8001d7c <HAL_TIM_OC_MspInit+0x68>)
 8001d58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d5e:	4b07      	ldr	r3, [pc, #28]	@ (8001d7c <HAL_TIM_OC_MspInit+0x68>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
}
 8001d6a:	bf00      	nop
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40000c00 	.word	0x40000c00
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40014000 	.word	0x40014000

08001d84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a18      	ldr	r2, [pc, #96]	@ (8001df4 <HAL_TIM_Base_MspInit+0x70>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d116      	bne.n	8001dc4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	4b17      	ldr	r3, [pc, #92]	@ (8001df8 <HAL_TIM_Base_MspInit+0x74>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <HAL_TIM_Base_MspInit+0x74>)
 8001da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001da6:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <HAL_TIM_Base_MspInit+0x74>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001db2:	2200      	movs	r2, #0
 8001db4:	2100      	movs	r1, #0
 8001db6:	2019      	movs	r0, #25
 8001db8:	f000 ff01 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001dbc:	2019      	movs	r0, #25
 8001dbe:	f000 ff1a 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001dc2:	e012      	b.n	8001dea <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8001dfc <HAL_TIM_Base_MspInit+0x78>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d10d      	bne.n	8001dea <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60bb      	str	r3, [r7, #8]
 8001dd2:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <HAL_TIM_Base_MspInit+0x74>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	4a08      	ldr	r2, [pc, #32]	@ (8001df8 <HAL_TIM_Base_MspInit+0x74>)
 8001dd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ddc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <HAL_TIM_Base_MspInit+0x74>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
}
 8001dea:	bf00      	nop
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40014400 	.word	0x40014400
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40014800 	.word	0x40014800

08001e00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	@ 0x28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a34      	ldr	r2, [pc, #208]	@ (8001ef0 <HAL_UART_MspInit+0xf0>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d162      	bne.n	8001ee8 <HAL_UART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	613b      	str	r3, [r7, #16]
 8001e26:	4b33      	ldr	r3, [pc, #204]	@ (8001ef4 <HAL_UART_MspInit+0xf4>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	4a32      	ldr	r2, [pc, #200]	@ (8001ef4 <HAL_UART_MspInit+0xf4>)
 8001e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e32:	4b30      	ldr	r3, [pc, #192]	@ (8001ef4 <HAL_UART_MspInit+0xf4>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3a:	613b      	str	r3, [r7, #16]
 8001e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef4 <HAL_UART_MspInit+0xf4>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a2b      	ldr	r2, [pc, #172]	@ (8001ef4 <HAL_UART_MspInit+0xf4>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4e:	4b29      	ldr	r3, [pc, #164]	@ (8001ef4 <HAL_UART_MspInit+0xf4>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e5a:	230c      	movs	r3, #12
 8001e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e66:	2303      	movs	r3, #3
 8001e68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e6a:	2307      	movs	r3, #7
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6e:	f107 0314 	add.w	r3, r7, #20
 8001e72:	4619      	mov	r1, r3
 8001e74:	4820      	ldr	r0, [pc, #128]	@ (8001ef8 <HAL_UART_MspInit+0xf8>)
 8001e76:	f001 fae7 	bl	8003448 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001e7a:	4b20      	ldr	r3, [pc, #128]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001e7c:	4a20      	ldr	r2, [pc, #128]	@ (8001f00 <HAL_UART_MspInit+0x100>)
 8001e7e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001e80:	4b1e      	ldr	r3, [pc, #120]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001e82:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e86:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e88:	4b1c      	ldr	r3, [pc, #112]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e94:	4b19      	ldr	r3, [pc, #100]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001e96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e9a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e9c:	4b17      	ldr	r3, [pc, #92]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ea2:	4b16      	ldr	r3, [pc, #88]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001ea8:	4b14      	ldr	r3, [pc, #80]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001eaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001eae:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001eb0:	4b12      	ldr	r3, [pc, #72]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eb6:	4b11      	ldr	r3, [pc, #68]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001ebc:	480f      	ldr	r0, [pc, #60]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001ebe:	f000 feb5 	bl	8002c2c <HAL_DMA_Init>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001ec8:	f7ff f948 	bl	800115c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4a0b      	ldr	r2, [pc, #44]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001ed0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8001efc <HAL_UART_MspInit+0xfc>)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2100      	movs	r1, #0
 8001edc:	2026      	movs	r0, #38	@ 0x26
 8001ede:	f000 fe6e 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ee2:	2026      	movs	r0, #38	@ 0x26
 8001ee4:	f000 fe87 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ee8:	bf00      	nop
 8001eea:	3728      	adds	r7, #40	@ 0x28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40004400 	.word	0x40004400
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020000 	.word	0x40020000
 8001efc:	2000046c 	.word	0x2000046c
 8001f00:	40026088 	.word	0x40026088

08001f04 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08a      	sub	sp, #40	@ 0x28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f24:	d13a      	bne.n	8001f9c <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f42:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f50:	2303      	movs	r3, #3
 8001f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f54:	230a      	movs	r3, #10
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4812      	ldr	r0, [pc, #72]	@ (8001fa8 <HAL_PCD_MspInit+0xa4>)
 8001f60:	f001 fa72 	bl	8003448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001f64:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f68:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f6e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f78:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f7e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f80:	4b08      	ldr	r3, [pc, #32]	@ (8001fa4 <HAL_PCD_MspInit+0xa0>)
 8001f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	2100      	movs	r1, #0
 8001f90:	2043      	movs	r0, #67	@ 0x43
 8001f92:	f000 fe14 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001f96:	2043      	movs	r0, #67	@ 0x43
 8001f98:	f000 fe2d 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001f9c:	bf00      	nop
 8001f9e:	3728      	adds	r7, #40	@ 0x28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40020000 	.word	0x40020000

08001fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <NMI_Handler+0x4>

08001fb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <HardFault_Handler+0x4>

08001fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <MemManage_Handler+0x4>

08001fc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <BusFault_Handler+0x4>

08001fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <UsageFault_Handler+0x4>

08001fd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002002:	f000 fcbd 	bl	8002980 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}

0800200a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800200e:	2001      	movs	r0, #1
 8002010:	f001 fbd2 	bl	80037b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	bd80      	pop	{r7, pc}

08002018 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800201c:	4802      	ldr	r0, [pc, #8]	@ (8002028 <DMA1_Stream5_IRQHandler+0x10>)
 800201e:	f000 ff9d 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	2000046c 	.word	0x2000046c

0800202c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002030:	4802      	ldr	r0, [pc, #8]	@ (800203c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002032:	f004 fbbb 	bl	80067ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000394 	.word	0x20000394

08002040 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002044:	4802      	ldr	r0, [pc, #8]	@ (8002050 <SPI1_IRQHandler+0x10>)
 8002046:	f003 fe37 	bl	8005cb8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000204 	.word	0x20000204

08002054 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002058:	4802      	ldr	r0, [pc, #8]	@ (8002064 <USART2_IRQHandler+0x10>)
 800205a:	f005 f987 	bl	800736c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000424 	.word	0x20000424

08002068 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROTARY_KEY_Pin);
 800206c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002070:	f001 fba2 	bl	80037b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}

08002078 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800207c:	4802      	ldr	r0, [pc, #8]	@ (8002088 <SDIO_IRQHandler+0x10>)
 800207e:	f002 fb8b 	bl	8004798 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	200000c0 	.word	0x200000c0

0800208c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002090:	4802      	ldr	r0, [pc, #8]	@ (800209c <DMA2_Stream2_IRQHandler+0x10>)
 8002092:	f000 ff63 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	2000025c 	.word	0x2000025c

080020a0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80020a4:	4802      	ldr	r0, [pc, #8]	@ (80020b0 <DMA2_Stream3_IRQHandler+0x10>)
 80020a6:	f000 ff59 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000144 	.word	0x20000144

080020b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
#ifndef WITHOUT_TUD
	tud_int_handler(0);
 80020b8:	2000      	movs	r0, #0
 80020ba:	f00e ff61 	bl	8010f80 <dcd_int_handler>
	return;
 80020be:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80020c8:	4802      	ldr	r0, [pc, #8]	@ (80020d4 <DMA2_Stream6_IRQHandler+0x10>)
 80020ca:	f000 ff47 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	200001a4 	.word	0x200001a4

080020d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
 80020e8:	e00a      	b.n	8002100 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020ea:	f3af 8000 	nop.w
 80020ee:	4601      	mov	r1, r0
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	60ba      	str	r2, [r7, #8]
 80020f6:	b2ca      	uxtb	r2, r1
 80020f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	3301      	adds	r3, #1
 80020fe:	617b      	str	r3, [r7, #20]
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	429a      	cmp	r2, r3
 8002106:	dbf0      	blt.n	80020ea <_read+0x12>
  }

  return len;
 8002108:	687b      	ldr	r3, [r7, #4]
}
 800210a:	4618      	mov	r0, r3
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800211a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
 8002132:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800213a:	605a      	str	r2, [r3, #4]
  return 0;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <_isatty>:

int _isatty(int file)
{
 800214a:	b480      	push	{r7}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002152:	2301      	movs	r3, #1
}
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
	...

0800217c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002184:	4a14      	ldr	r2, [pc, #80]	@ (80021d8 <_sbrk+0x5c>)
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <_sbrk+0x60>)
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002190:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <_sbrk+0x64>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d102      	bne.n	800219e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002198:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <_sbrk+0x64>)
 800219a:	4a12      	ldr	r2, [pc, #72]	@ (80021e4 <_sbrk+0x68>)
 800219c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800219e:	4b10      	ldr	r3, [pc, #64]	@ (80021e0 <_sbrk+0x64>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d207      	bcs.n	80021bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021ac:	f010 fbd6 	bl	801295c <__errno>
 80021b0:	4603      	mov	r3, r0
 80021b2:	220c      	movs	r2, #12
 80021b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021b6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ba:	e009      	b.n	80021d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021bc:	4b08      	ldr	r3, [pc, #32]	@ (80021e0 <_sbrk+0x64>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021c2:	4b07      	ldr	r3, [pc, #28]	@ (80021e0 <_sbrk+0x64>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4413      	add	r3, r2
 80021ca:	4a05      	ldr	r2, [pc, #20]	@ (80021e0 <_sbrk+0x64>)
 80021cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ce:	68fb      	ldr	r3, [r7, #12]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3718      	adds	r7, #24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20020000 	.word	0x20020000
 80021dc:	00000400 	.word	0x00000400
 80021e0:	200017d4 	.word	0x200017d4
 80021e4:	2000a2f8 	.word	0x2000a2f8

080021e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021ec:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <SystemInit+0x20>)
 80021ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f2:	4a05      	ldr	r2, [pc, #20]	@ (8002208 <SystemInit+0x20>)
 80021f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <UpperTag>:
extern uint8_t g_usb_mode;

UI_State g_s_state = UI_STATE_ROOT_MENU;
static uint8_t s_root_sel = 0;   // 0=Linux, 1=Emergency

static void UpperTag(void) {
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	switch (g_usb_mode) {
 8002210:	4b0c      	ldr	r3, [pc, #48]	@ (8002244 <UpperTag+0x38>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d007      	beq.n	8002228 <UpperTag+0x1c>
 8002218:	2b01      	cmp	r3, #1
 800221a:	d10b      	bne.n	8002234 <UpperTag+0x28>
	case USB_MODE_MSC_VENDOR:
		OLED_DrawStr(0, 0, "Linux Mode");
 800221c:	4a0a      	ldr	r2, [pc, #40]	@ (8002248 <UpperTag+0x3c>)
 800221e:	2100      	movs	r1, #0
 8002220:	2000      	movs	r0, #0
 8002222:	f7ff f997 	bl	8001554 <OLED_DrawStr>
		break;
 8002226:	e00b      	b.n	8002240 <UpperTag+0x34>
	case USB_MODE_CDC:
		OLED_DrawStr(0, 0, "Emergency Mode");
 8002228:	4a08      	ldr	r2, [pc, #32]	@ (800224c <UpperTag+0x40>)
 800222a:	2100      	movs	r1, #0
 800222c:	2000      	movs	r0, #0
 800222e:	f7ff f991 	bl	8001554 <OLED_DrawStr>
		break;
 8002232:	e005      	b.n	8002240 <UpperTag+0x34>
	default:
		OLED_DrawStr(0, 0, "Loading...");
 8002234:	4a06      	ldr	r2, [pc, #24]	@ (8002250 <UpperTag+0x44>)
 8002236:	2100      	movs	r1, #0
 8002238:	2000      	movs	r0, #0
 800223a:	f7ff f98b 	bl	8001554 <OLED_DrawStr>
		break;
 800223e:	bf00      	nop
	}
}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}
 8002244:	20000000 	.word	0x20000000
 8002248:	08013534 	.word	0x08013534
 800224c:	08013540 	.word	0x08013540
 8002250:	08013550 	.word	0x08013550

08002254 <DrawRootMenu>:

/* ===== 화면 출력 ===== */
static void DrawRootMenu(void) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
	OLED_Clear();
 800225a:	f7ff f8f3 	bl	8001444 <OLED_Clear>
	UpperTag();
 800225e:	f7ff ffd5 	bl	800220c <UpperTag>

	int y0 = 20, y1 = 40;
 8002262:	2314      	movs	r3, #20
 8002264:	607b      	str	r3, [r7, #4]
 8002266:	2328      	movs	r3, #40	@ 0x28
 8002268:	603b      	str	r3, [r7, #0]

	if (s_root_sel == 0)
 800226a:	4b11      	ldr	r3, [pc, #68]	@ (80022b0 <DrawRootMenu+0x5c>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d104      	bne.n	800227c <DrawRootMenu+0x28>
		OLED_DrawStr2x(0, y0, ">");
 8002272:	4a10      	ldr	r2, [pc, #64]	@ (80022b4 <DrawRootMenu+0x60>)
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	2000      	movs	r0, #0
 8002278:	f7ff fa48 	bl	800170c <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y0, "Linux");
 800227c:	4a0e      	ldr	r2, [pc, #56]	@ (80022b8 <DrawRootMenu+0x64>)
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	200e      	movs	r0, #14
 8002282:	f7ff fa43 	bl	800170c <OLED_DrawStr2x>

	if (s_root_sel == 1)
 8002286:	4b0a      	ldr	r3, [pc, #40]	@ (80022b0 <DrawRootMenu+0x5c>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d104      	bne.n	8002298 <DrawRootMenu+0x44>
		OLED_DrawStr2x(0, y1, ">");
 800228e:	4a09      	ldr	r2, [pc, #36]	@ (80022b4 <DrawRootMenu+0x60>)
 8002290:	6839      	ldr	r1, [r7, #0]
 8002292:	2000      	movs	r0, #0
 8002294:	f7ff fa3a 	bl	800170c <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y1, "Emergency");
 8002298:	4a08      	ldr	r2, [pc, #32]	@ (80022bc <DrawRootMenu+0x68>)
 800229a:	6839      	ldr	r1, [r7, #0]
 800229c:	200e      	movs	r0, #14
 800229e:	f7ff fa35 	bl	800170c <OLED_DrawStr2x>

	OLED_Update();
 80022a2:	f7ff f8db 	bl	800145c <OLED_Update>
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200017d9 	.word	0x200017d9
 80022b4:	0801355c 	.word	0x0801355c
 80022b8:	08013560 	.word	0x08013560
 80022bc:	08013568 	.word	0x08013568

080022c0 <DrawLinuxMode>:

static void DrawLinuxMode(void) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
	OLED_Clear();
 80022c6:	f7ff f8bd 	bl	8001444 <OLED_Clear>
	UpperTag();
 80022ca:	f7ff ff9f 	bl	800220c <UpperTag>

	int y0 = 20, y1 = 40;
 80022ce:	2314      	movs	r3, #20
 80022d0:	607b      	str	r3, [r7, #4]
 80022d2:	2328      	movs	r3, #40	@ 0x28
 80022d4:	603b      	str	r3, [r7, #0]

	if (s_root_sel == 0)
 80022d6:	4b13      	ldr	r3, [pc, #76]	@ (8002324 <DrawLinuxMode+0x64>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d104      	bne.n	80022e8 <DrawLinuxMode+0x28>
		OLED_DrawStr2x(0, y0, ">");
 80022de:	4a12      	ldr	r2, [pc, #72]	@ (8002328 <DrawLinuxMode+0x68>)
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	2000      	movs	r0, #0
 80022e4:	f7ff fa12 	bl	800170c <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y0, "Write");
 80022e8:	4a10      	ldr	r2, [pc, #64]	@ (800232c <DrawLinuxMode+0x6c>)
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	200e      	movs	r0, #14
 80022ee:	f7ff fa0d 	bl	800170c <OLED_DrawStr2x>

	if (s_root_sel == 1)
 80022f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <DrawLinuxMode+0x64>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d104      	bne.n	8002304 <DrawLinuxMode+0x44>
		OLED_DrawStr2x(0, y1, ">");
 80022fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002328 <DrawLinuxMode+0x68>)
 80022fc:	6839      	ldr	r1, [r7, #0]
 80022fe:	2000      	movs	r0, #0
 8002300:	f7ff fa04 	bl	800170c <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y1, "No Write");
 8002304:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <DrawLinuxMode+0x70>)
 8002306:	6839      	ldr	r1, [r7, #0]
 8002308:	200e      	movs	r0, #14
 800230a:	f7ff f9ff 	bl	800170c <OLED_DrawStr2x>

	OLED_DrawStr(7, 0, "SELECT: back to menu");
 800230e:	4a09      	ldr	r2, [pc, #36]	@ (8002334 <DrawLinuxMode+0x74>)
 8002310:	2100      	movs	r1, #0
 8002312:	2007      	movs	r0, #7
 8002314:	f7ff f91e 	bl	8001554 <OLED_DrawStr>
	OLED_Update();
 8002318:	f7ff f8a0 	bl	800145c <OLED_Update>
}
 800231c:	bf00      	nop
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	200017d9 	.word	0x200017d9
 8002328:	0801355c 	.word	0x0801355c
 800232c:	08013574 	.word	0x08013574
 8002330:	0801357c 	.word	0x0801357c
 8002334:	08013588 	.word	0x08013588

08002338 <DrawEmergencyMode>:

static void DrawEmergencyMode(void) {
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
	OLED_Clear();
 800233c:	f7ff f882 	bl	8001444 <OLED_Clear>
	UpperTag();
 8002340:	f7ff ff64 	bl	800220c <UpperTag>

	OLED_DrawStr2x(0, 20, "Emergency");
 8002344:	4a09      	ldr	r2, [pc, #36]	@ (800236c <DrawEmergencyMode+0x34>)
 8002346:	2114      	movs	r1, #20
 8002348:	2000      	movs	r0, #0
 800234a:	f7ff f9df 	bl	800170c <OLED_DrawStr2x>
	OLED_DrawStr2x(0, 40, "Active");
 800234e:	4a08      	ldr	r2, [pc, #32]	@ (8002370 <DrawEmergencyMode+0x38>)
 8002350:	2128      	movs	r1, #40	@ 0x28
 8002352:	2000      	movs	r0, #0
 8002354:	f7ff f9da 	bl	800170c <OLED_DrawStr2x>
	OLED_DrawStr(7, 0, "KEY: back to menu");
 8002358:	4a06      	ldr	r2, [pc, #24]	@ (8002374 <DrawEmergencyMode+0x3c>)
 800235a:	2100      	movs	r1, #0
 800235c:	2007      	movs	r0, #7
 800235e:	f7ff f8f9 	bl	8001554 <OLED_DrawStr>
	OLED_Update();
 8002362:	f7ff f87b 	bl	800145c <OLED_Update>
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	08013568 	.word	0x08013568
 8002370:	080135a0 	.word	0x080135a0
 8002374:	080135a8 	.word	0x080135a8

08002378 <UI_Init>:

/* ===== API ===== */

void UI_Init(void) {
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
	g_s_state = UI_STATE_ROOT_MENU;
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <UI_Init+0x18>)
 800237e:	2200      	movs	r2, #0
 8002380:	701a      	strb	r2, [r3, #0]
	s_root_sel = 0;
 8002382:	4b04      	ldr	r3, [pc, #16]	@ (8002394 <UI_Init+0x1c>)
 8002384:	2200      	movs	r2, #0
 8002386:	701a      	strb	r2, [r3, #0]
	DrawRootMenu();
 8002388:	f7ff ff64 	bl	8002254 <DrawRootMenu>
}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	200017d8 	.word	0x200017d8
 8002394:	200017d9 	.word	0x200017d9

08002398 <UI_Process>:

UI_State UI_GetState(void) {
	return g_s_state;
}

void UI_Process(int step, uint8_t key_short) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	70fb      	strb	r3, [r7, #3]
	switch (g_s_state) {
 80023a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002498 <UI_Process+0x100>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d055      	beq.n	8002458 <UI_Process+0xc0>
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	dc61      	bgt.n	8002474 <UI_Process+0xdc>
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d002      	beq.n	80023ba <UI_Process+0x22>
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d02f      	beq.n	8002418 <UI_Process+0x80>
 80023b8:	e05c      	b.n	8002474 <UI_Process+0xdc>
	/* ===== ROOT MENU ===== */
	case UI_STATE_ROOT_MENU:
		DrawRootMenu();
 80023ba:	f7ff ff4b 	bl	8002254 <DrawRootMenu>
		if (step != 0) {
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d008      	beq.n	80023d6 <UI_Process+0x3e>
			s_root_sel ^= 1;  // 0 <-> 1 토글
 80023c4:	4b35      	ldr	r3, [pc, #212]	@ (800249c <UI_Process+0x104>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	f083 0301 	eor.w	r3, r3, #1
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4b33      	ldr	r3, [pc, #204]	@ (800249c <UI_Process+0x104>)
 80023d0:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 80023d2:	f7ff ff3f 	bl	8002254 <DrawRootMenu>
		}
		if (key_short) {
 80023d6:	78fb      	ldrb	r3, [r7, #3]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d054      	beq.n	8002486 <UI_Process+0xee>
			if (s_root_sel == 0) {
 80023dc:	4b2f      	ldr	r3, [pc, #188]	@ (800249c <UI_Process+0x104>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10c      	bne.n	80023fe <UI_Process+0x66>
				g_s_state = UI_STATE_LINUX_MODE;
 80023e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002498 <UI_Process+0x100>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	701a      	strb	r2, [r3, #0]
				if (g_usb_mode != USB_MODE_MSC_VENDOR) {
 80023ea:	4b2d      	ldr	r3, [pc, #180]	@ (80024a0 <UI_Process+0x108>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d002      	beq.n	80023f8 <UI_Process+0x60>
					usb_ready = false;
 80023f2:	4b2c      	ldr	r3, [pc, #176]	@ (80024a4 <UI_Process+0x10c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
				}
				DrawLinuxMode();
 80023f8:	f7ff ff62 	bl	80022c0 <DrawLinuxMode>
					usb_ready = false;
				}
				DrawEmergencyMode();
			}
		}
		break;
 80023fc:	e043      	b.n	8002486 <UI_Process+0xee>
				g_s_state = UI_STATE_EMERGENCY_MODE;
 80023fe:	4b26      	ldr	r3, [pc, #152]	@ (8002498 <UI_Process+0x100>)
 8002400:	2202      	movs	r2, #2
 8002402:	701a      	strb	r2, [r3, #0]
				if (g_usb_mode != USB_MODE_CDC) {
 8002404:	4b26      	ldr	r3, [pc, #152]	@ (80024a0 <UI_Process+0x108>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d002      	beq.n	8002412 <UI_Process+0x7a>
					usb_ready = false;
 800240c:	4b25      	ldr	r3, [pc, #148]	@ (80024a4 <UI_Process+0x10c>)
 800240e:	2200      	movs	r2, #0
 8002410:	701a      	strb	r2, [r3, #0]
				DrawEmergencyMode();
 8002412:	f7ff ff91 	bl	8002338 <DrawEmergencyMode>
		break;
 8002416:	e036      	b.n	8002486 <UI_Process+0xee>

		/* ===== LINUX MODE ===== */
	case UI_STATE_LINUX_MODE:
		DrawLinuxMode();
 8002418:	f7ff ff52 	bl	80022c0 <DrawLinuxMode>
		if (step != 0) {
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d008      	beq.n	8002434 <UI_Process+0x9c>
			s_root_sel ^= 1;  // 0 <-> 1 토글
 8002422:	4b1e      	ldr	r3, [pc, #120]	@ (800249c <UI_Process+0x104>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	f083 0301 	eor.w	r3, r3, #1
 800242a:	b2da      	uxtb	r2, r3
 800242c:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <UI_Process+0x104>)
 800242e:	701a      	strb	r2, [r3, #0]
			DrawLinuxMode();
 8002430:	f7ff ff46 	bl	80022c0 <DrawLinuxMode>
		}
		if (key_short) {
 8002434:	78fb      	ldrb	r3, [r7, #3]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d027      	beq.n	800248a <UI_Process+0xf2>
			if (s_root_sel == 0) {
 800243a:	4b18      	ldr	r3, [pc, #96]	@ (800249c <UI_Process+0x104>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <UI_Process+0xae>
				ven_send();
 8002442:	f000 f9b3 	bl	80027ac <ven_send>
			}
			g_s_state = UI_STATE_ROOT_MENU;
 8002446:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <UI_Process+0x100>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
			usb_ready = false;
 800244c:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <UI_Process+0x10c>)
 800244e:	2200      	movs	r2, #0
 8002450:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 8002452:	f7ff feff 	bl	8002254 <DrawRootMenu>
		}
		// 여기에 세부 메뉴 로직을 추가하면 됩니다
		break;
 8002456:	e018      	b.n	800248a <UI_Process+0xf2>

		/* ===== EMERGENCY MODE ===== */
	case UI_STATE_EMERGENCY_MODE:
		DrawEmergencyMode();
 8002458:	f7ff ff6e 	bl	8002338 <DrawEmergencyMode>
		if (key_short) {
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d015      	beq.n	800248e <UI_Process+0xf6>
			g_s_state = UI_STATE_ROOT_MENU;
 8002462:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <UI_Process+0x100>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
			usb_ready = false;
 8002468:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <UI_Process+0x10c>)
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 800246e:	f7ff fef1 	bl	8002254 <DrawRootMenu>
		}
		// 여기에 세부 메뉴 로직을 추가하면 됩니다
		break;
 8002472:	e00c      	b.n	800248e <UI_Process+0xf6>

	default:
		g_s_state = UI_STATE_ROOT_MENU;
 8002474:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <UI_Process+0x100>)
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
		usb_ready = false;
 800247a:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <UI_Process+0x10c>)
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
		DrawRootMenu();
 8002480:	f7ff fee8 	bl	8002254 <DrawRootMenu>
		break;
 8002484:	e004      	b.n	8002490 <UI_Process+0xf8>
		break;
 8002486:	bf00      	nop
 8002488:	e002      	b.n	8002490 <UI_Process+0xf8>
		break;
 800248a:	bf00      	nop
 800248c:	e000      	b.n	8002490 <UI_Process+0xf8>
		break;
 800248e:	bf00      	nop
	}
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	200017d8 	.word	0x200017d8
 800249c:	200017d9 	.word	0x200017d9
 80024a0:	20000000 	.word	0x20000000
 80024a4:	20000001 	.word	0x20000001

080024a8 <tud_descriptor_device_cb>:
    .idVendor = 0xCAFE, .idProduct = PID_HID_MSC, .bcdDevice = 0x0100,
    .iManufacturer = 1, .iProduct = 2, .iSerialNumber = 3, .bNumConfigurations = 1
};

// [콜백] 현재 모드에 맞는 Device Descriptor 반환
uint8_t const * tud_descriptor_device_cb(void) {
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
    switch (g_usb_mode) {
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <tud_descriptor_device_cb+0x34>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d00a      	beq.n	80024ca <tud_descriptor_device_cb+0x22>
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	dc0a      	bgt.n	80024ce <tud_descriptor_device_cb+0x26>
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <tud_descriptor_device_cb+0x1a>
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d002      	beq.n	80024c6 <tud_descriptor_device_cb+0x1e>
 80024c0:	e005      	b.n	80024ce <tud_descriptor_device_cb+0x26>
        case USB_MODE_CDC:        return (uint8_t const *)&desc_device_cdc;
 80024c2:	4b07      	ldr	r3, [pc, #28]	@ (80024e0 <tud_descriptor_device_cb+0x38>)
 80024c4:	e004      	b.n	80024d0 <tud_descriptor_device_cb+0x28>
        case USB_MODE_MSC_VENDOR: return (uint8_t const *)&desc_device_msc_ven;
 80024c6:	4b07      	ldr	r3, [pc, #28]	@ (80024e4 <tud_descriptor_device_cb+0x3c>)
 80024c8:	e002      	b.n	80024d0 <tud_descriptor_device_cb+0x28>
        case USB_MODE_HID_MSC:    return (uint8_t const *)&desc_device_hid_msc;
 80024ca:	4b07      	ldr	r3, [pc, #28]	@ (80024e8 <tud_descriptor_device_cb+0x40>)
 80024cc:	e000      	b.n	80024d0 <tud_descriptor_device_cb+0x28>
        default:                  return (uint8_t const *)&desc_device_cdc; // 안전장치
 80024ce:	4b04      	ldr	r3, [pc, #16]	@ (80024e0 <tud_descriptor_device_cb+0x38>)
    }
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	20000000 	.word	0x20000000
 80024e0:	08013980 	.word	0x08013980
 80024e4:	08013994 	.word	0x08013994
 80024e8:	080139a8 	.word	0x080139a8

080024ec <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 80024f6:	4b03      	ldr	r3, [pc, #12]	@ (8002504 <tud_hid_descriptor_report_cb+0x18>)
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	080139bc 	.word	0x080139bc

08002508 <tud_descriptor_configuration_cb>:
    TUD_HID_DESCRIPTOR(1, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_report), EPNUM_HID, 16, 10)
};


// [콜백] 현재 모드에 맞는 Configuration Descriptor 반환
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	71fb      	strb	r3, [r7, #7]
    (void) index;
    switch (g_usb_mode) {
 8002512:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <tud_descriptor_configuration_cb+0x3c>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d00a      	beq.n	8002530 <tud_descriptor_configuration_cb+0x28>
 800251a:	2b02      	cmp	r3, #2
 800251c:	dc0a      	bgt.n	8002534 <tud_descriptor_configuration_cb+0x2c>
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <tud_descriptor_configuration_cb+0x20>
 8002522:	2b01      	cmp	r3, #1
 8002524:	d002      	beq.n	800252c <tud_descriptor_configuration_cb+0x24>
 8002526:	e005      	b.n	8002534 <tud_descriptor_configuration_cb+0x2c>
        case USB_MODE_CDC:        return desc_configuration_cdc;
 8002528:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <tud_descriptor_configuration_cb+0x40>)
 800252a:	e004      	b.n	8002536 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_MSC_VENDOR: return desc_configuration_msc_ven;
 800252c:	4b07      	ldr	r3, [pc, #28]	@ (800254c <tud_descriptor_configuration_cb+0x44>)
 800252e:	e002      	b.n	8002536 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_HID_MSC:    return desc_configuration_hid_msc;
 8002530:	4b07      	ldr	r3, [pc, #28]	@ (8002550 <tud_descriptor_configuration_cb+0x48>)
 8002532:	e000      	b.n	8002536 <tud_descriptor_configuration_cb+0x2e>
        default:                  return desc_configuration_cdc;
 8002534:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <tud_descriptor_configuration_cb+0x40>)
    }
}
 8002536:	4618      	mov	r0, r3
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000000 	.word	0x20000000
 8002548:	08013a00 	.word	0x08013a00
 800254c:	08013a4c 	.word	0x08013a4c
 8002550:	08013a84 	.word	0x08013a84

08002554 <tud_descriptor_string_cb>:
    "123456",                      // 3: Serials
};

static uint16_t _desc_str[32];

uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	460a      	mov	r2, r1
 800255e:	71fb      	strb	r3, [r7, #7]
 8002560:	4613      	mov	r3, r2
 8002562:	80bb      	strh	r3, [r7, #4]
    (void) langid;
    uint8_t chr_count;

    if ( index == 0) {
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d108      	bne.n	800257c <tud_descriptor_string_cb+0x28>
        memcpy(&_desc_str[1], string_desc_arr[0], 2);
 800256a:	4b21      	ldr	r3, [pc, #132]	@ (80025f0 <tud_descriptor_string_cb+0x9c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	b29a      	uxth	r2, r3
 8002572:	4b20      	ldr	r3, [pc, #128]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
 8002574:	805a      	strh	r2, [r3, #2]
        chr_count = 1;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e027      	b.n	80025cc <tud_descriptor_string_cb+0x78>
    } else {
        if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 800257c:	79fb      	ldrb	r3, [r7, #7]
 800257e:	2b03      	cmp	r3, #3
 8002580:	d901      	bls.n	8002586 <tud_descriptor_string_cb+0x32>
 8002582:	2300      	movs	r3, #0
 8002584:	e02f      	b.n	80025e6 <tud_descriptor_string_cb+0x92>

        const char* str = string_desc_arr[index];
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	4a19      	ldr	r2, [pc, #100]	@ (80025f0 <tud_descriptor_string_cb+0x9c>)
 800258a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258e:	60bb      	str	r3, [r7, #8]

        // Cap at max char
        chr_count = strlen(str);
 8002590:	68b8      	ldr	r0, [r7, #8]
 8002592:	f7fd fe25 	bl	80001e0 <strlen>
 8002596:	4603      	mov	r3, r0
 8002598:	73fb      	strb	r3, [r7, #15]
        if ( chr_count > 31 ) chr_count = 31;
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	2b1f      	cmp	r3, #31
 800259e:	d901      	bls.n	80025a4 <tud_descriptor_string_cb+0x50>
 80025a0:	231f      	movs	r3, #31
 80025a2:	73fb      	strb	r3, [r7, #15]

        for(uint8_t i=0; i<chr_count; i++) {
 80025a4:	2300      	movs	r3, #0
 80025a6:	73bb      	strb	r3, [r7, #14]
 80025a8:	e00c      	b.n	80025c4 <tud_descriptor_string_cb+0x70>
            _desc_str[1+i] = str[i];
 80025aa:	7bbb      	ldrb	r3, [r7, #14]
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	4413      	add	r3, r2
 80025b0:	781a      	ldrb	r2, [r3, #0]
 80025b2:	7bbb      	ldrb	r3, [r7, #14]
 80025b4:	3301      	adds	r3, #1
 80025b6:	4611      	mov	r1, r2
 80025b8:	4a0e      	ldr	r2, [pc, #56]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
 80025ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i=0; i<chr_count; i++) {
 80025be:	7bbb      	ldrb	r3, [r7, #14]
 80025c0:	3301      	adds	r3, #1
 80025c2:	73bb      	strb	r3, [r7, #14]
 80025c4:	7bba      	ldrb	r2, [r7, #14]
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d3ee      	bcc.n	80025aa <tud_descriptor_string_cb+0x56>
        }
    }

    // first byte is length (including header), second byte is string type
    _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	3301      	adds	r3, #1
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	b21b      	sxth	r3, r3
 80025d8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80025dc:	b21b      	sxth	r3, r3
 80025de:	b29a      	uxth	r2, r3
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
 80025e2:	801a      	strh	r2, [r3, #0]

    return _desc_str;
 80025e4:	4b03      	ldr	r3, [pc, #12]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000014 	.word	0x20000014
 80025f4:	200017dc 	.word	0x200017dc

080025f8 <print_venpack>:
	SD_STATE_ERROR    // 에러 발생
} sd_state_t;

// ------------- inline func

static inline void print_venpack(venpack_t* pkt){
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
    printf("\r\n--- Packet Received ---\r\n");
 8002600:	480d      	ldr	r0, [pc, #52]	@ (8002638 <print_venpack+0x40>)
 8002602:	f010 f863 	bl	80126cc <puts>
	printf("[RX] Magic: 0x%08lX\r\n", pkt->magic);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4619      	mov	r1, r3
 800260c:	480b      	ldr	r0, [pc, #44]	@ (800263c <print_venpack+0x44>)
 800260e:	f00f fff5 	bl	80125fc <iprintf>
	printf("[RX] Info : 0x%02X\r\n", pkt->info);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	791b      	ldrb	r3, [r3, #4]
 8002616:	4619      	mov	r1, r3
 8002618:	4809      	ldr	r0, [pc, #36]	@ (8002640 <print_venpack+0x48>)
 800261a:	f00f ffef 	bl	80125fc <iprintf>
	printf("[RX] Cmd  : %s\r\n", pkt->command);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3307      	adds	r3, #7
 8002622:	4619      	mov	r1, r3
 8002624:	4807      	ldr	r0, [pc, #28]	@ (8002644 <print_venpack+0x4c>)
 8002626:	f00f ffe9 	bl	80125fc <iprintf>
	printf("-----------------------\r\n");
 800262a:	4807      	ldr	r0, [pc, #28]	@ (8002648 <print_venpack+0x50>)
 800262c:	f010 f84e 	bl	80126cc <puts>
}
 8002630:	bf00      	nop
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	080135d8 	.word	0x080135d8
 800263c:	080135f4 	.word	0x080135f4
 8002640:	0801360c 	.word	0x0801360c
 8002644:	08013624 	.word	0x08013624
 8002648:	08013638 	.word	0x08013638

0800264c <vendor_info_update>:
uint32_t g_ven_header;

uint8_t info_buf[512]__attribute__((aligned(4)));
uint32_t g_ven_info_addr;

void vendor_info_update(int len) {
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	printf("-------------\n[vendor] info update\n");
 8002654:	4820      	ldr	r0, [pc, #128]	@ (80026d8 <vendor_info_update+0x8c>)
 8002656:	f010 f839 	bl	80126cc <puts>

	venpack_t *init_pack = (venpack_t*) info_buf;
 800265a:	4b20      	ldr	r3, [pc, #128]	@ (80026dc <vendor_info_update+0x90>)
 800265c:	60fb      	str	r3, [r7, #12]

	init_pack->magic = 0xBEEFCAFE;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	f062 0201 	orn	r2, r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
 8002668:	2200      	movs	r2, #0
 800266a:	f062 0235 	orn	r2, r2, #53	@ 0x35
 800266e:	705a      	strb	r2, [r3, #1]
 8002670:	2200      	movs	r2, #0
 8002672:	f062 0210 	orn	r2, r2, #16
 8002676:	709a      	strb	r2, [r3, #2]
 8002678:	2200      	movs	r2, #0
 800267a:	f062 0241 	orn	r2, r2, #65	@ 0x41
 800267e:	70da      	strb	r2, [r3, #3]
	init_pack->info = 0x1C;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	221c      	movs	r2, #28
 8002684:	711a      	strb	r2, [r3, #4]
	const char *com = "info_struct";
 8002686:	4b16      	ldr	r3, [pc, #88]	@ (80026e0 <vendor_info_update+0x94>)
 8002688:	60bb      	str	r3, [r7, #8]
	init_pack->cmd_len = len;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f8a3 2005 	strh.w	r2, [r3, #5]
	memcpy(init_pack->command, com, strlen(com) + 1);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	1ddc      	adds	r4, r3, #7
 8002698:	68b8      	ldr	r0, [r7, #8]
 800269a:	f7fd fda1 	bl	80001e0 <strlen>
 800269e:	4603      	mov	r3, r0
 80026a0:	3301      	adds	r3, #1
 80026a2:	461a      	mov	r2, r3
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	4620      	mov	r0, r4
 80026a8:	f010 f985 	bl	80129b6 <memcpy>

	SD_Write_DMA_Async(g_ven_info_addr, info_buf, 1); // 정보 저장용
 80026ac:	4b0d      	ldr	r3, [pc, #52]	@ (80026e4 <vendor_info_update+0x98>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2201      	movs	r2, #1
 80026b2:	490a      	ldr	r1, [pc, #40]	@ (80026dc <vendor_info_update+0x90>)
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff f8f9 	bl	80018ac <SD_Write_DMA_Async>
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
			init_pack->cmd_len, g_ven_info_addr);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80026c0:	b29b      	uxth	r3, r3
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
 80026c2:	4619      	mov	r1, r3
 80026c4:	4b07      	ldr	r3, [pc, #28]	@ (80026e4 <vendor_info_update+0x98>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	4807      	ldr	r0, [pc, #28]	@ (80026e8 <vendor_info_update+0x9c>)
 80026cc:	f00f ff96 	bl	80125fc <iprintf>
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd90      	pop	{r4, r7, pc}
 80026d8:	08013654 	.word	0x08013654
 80026dc:	20001a24 	.word	0x20001a24
 80026e0:	08013678 	.word	0x08013678
 80026e4:	20001c24 	.word	0x20001c24
 80026e8:	08013684 	.word	0x08013684

080026ec <tud_vendor_rx_cb>:

// 매번 SD 카드 괴롭히지 말고 버퍼에 모았다 다 넣어버리는 것도 괜찮지 않을까..?
// 하지만 버퍼 용량이 꽉찰까봐 + 넣는 시간이 길어지면 다음 통신 못 받을까 두려움
// SDIO 통신 점유 VS 버퍼
void tud_vendor_rx_cb(uint8_t itf, uint8_t const *buffer, uint32_t bufsize) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	73fb      	strb	r3, [r7, #15]
	// 1. 패킷 조립 (기존 로직)
	if ((g_accum_cnt + bufsize) > VENPACK_SIZE) {
 80026fa:	4b25      	ldr	r3, [pc, #148]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4413      	add	r3, r2
 8002702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002706:	d903      	bls.n	8002710 <tud_vendor_rx_cb+0x24>
		printf("[vendor] rx buffer overflow(Vendor faster than SD input)\n");
 8002708:	4822      	ldr	r0, [pc, #136]	@ (8002794 <tud_vendor_rx_cb+0xa8>)
 800270a:	f00f ffdf 	bl	80126cc <puts>
		// 만약 이 에러가 자주 나면 송신 쪽에 기다리라는 메시지 보낼 필요가 있음
		return;
 800270e:	e03c      	b.n	800278a <tud_vendor_rx_cb+0x9e>
	};

	memcpy(&g_accum_buf[g_accum_cnt], buffer, bufsize);
 8002710:	4b1f      	ldr	r3, [pc, #124]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a20      	ldr	r2, [pc, #128]	@ (8002798 <tud_vendor_rx_cb+0xac>)
 8002716:	4413      	add	r3, r2
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	68b9      	ldr	r1, [r7, #8]
 800271c:	4618      	mov	r0, r3
 800271e:	f010 f94a 	bl	80129b6 <memcpy>
	g_accum_cnt += bufsize;
 8002722:	4b1b      	ldr	r3, [pc, #108]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	4a19      	ldr	r2, [pc, #100]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 800272c:	6013      	str	r3, [r2, #0]

	printf("[vendor] read %ldbyte data\n", g_accum_cnt);
 800272e:	4b18      	ldr	r3, [pc, #96]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4619      	mov	r1, r3
 8002734:	4819      	ldr	r0, [pc, #100]	@ (800279c <tud_vendor_rx_cb+0xb0>)
 8002736:	f00f ff61 	bl	80125fc <iprintf>

	if (g_accum_cnt < VENPACK_SIZE) {
 800273a:	4b15      	ldr	r3, [pc, #84]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2bff      	cmp	r3, #255	@ 0xff
 8002740:	d922      	bls.n	8002788 <tud_vendor_rx_cb+0x9c>
	}
#endif // ASYNC
	// --------

	// 2. 패킷 완성! (256바이트)
	venpack_t *pkt = (venpack_t*) g_accum_buf;
 8002742:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <tud_vendor_rx_cb+0xac>)
 8002744:	617b      	str	r3, [r7, #20]

	print_venpack(pkt);
 8002746:	6978      	ldr	r0, [r7, #20]
 8002748:	f7ff ff56 	bl	80025f8 <print_venpack>

	SD_Write_DMA_Async(g_ven_header++, g_accum_buf, 1); // 채운 거 보내고
 800274c:	4b14      	ldr	r3, [pc, #80]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	1c5a      	adds	r2, r3, #1
 8002752:	4913      	ldr	r1, [pc, #76]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 8002754:	600a      	str	r2, [r1, #0]
 8002756:	2201      	movs	r2, #1
 8002758:	490f      	ldr	r1, [pc, #60]	@ (8002798 <tud_vendor_rx_cb+0xac>)
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff f8a6 	bl	80018ac <SD_Write_DMA_Async>
	printf("[vendor] saved sd addr: %ld\n-------------\n\n", g_ven_header - 1);
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	3b01      	subs	r3, #1
 8002766:	4619      	mov	r1, r3
 8002768:	480e      	ldr	r0, [pc, #56]	@ (80027a4 <tud_vendor_rx_cb+0xb8>)
 800276a:	f00f ff47 	bl	80125fc <iprintf>

	g_accum_cnt = 0;
 800276e:	4b08      	ldr	r3, [pc, #32]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]

	vendor_info_update(g_ven_header - g_vendor_start_address -1);
 8002774:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4b0b      	ldr	r3, [pc, #44]	@ (80027a8 <tud_vendor_rx_cb+0xbc>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	3b01      	subs	r3, #1
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff63 	bl	800264c <vendor_info_update>
 8002786:	e000      	b.n	800278a <tud_vendor_rx_cb+0x9e>
		return;
 8002788:	bf00      	nop
}
 800278a:	3718      	adds	r7, #24
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20001a1c 	.word	0x20001a1c
 8002794:	080136b4 	.word	0x080136b4
 8002798:	2000181c 	.word	0x2000181c
 800279c:	080136f0 	.word	0x080136f0
 80027a0:	20001a20 	.word	0x20001a20
 80027a4:	0801370c 	.word	0x0801370c
 80027a8:	200017cc 	.word	0x200017cc

080027ac <ven_send>:

void ven_send(void) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
	// info check
	printf("-------------\n[vendor] info check\n");
 80027b2:	482d      	ldr	r0, [pc, #180]	@ (8002868 <ven_send+0xbc>)
 80027b4:	f00f ff8a 	bl	80126cc <puts>
	SD_Read_DMA_Async(g_ven_info_addr, info_buf, 1);
 80027b8:	4b2c      	ldr	r3, [pc, #176]	@ (800286c <ven_send+0xc0>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	492c      	ldr	r1, [pc, #176]	@ (8002870 <ven_send+0xc4>)
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff f89d 	bl	8001900 <SD_Read_DMA_Async>

	venpack_t *init_pack = (venpack_t*) info_buf;
 80027c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002870 <ven_send+0xc4>)
 80027c8:	613b      	str	r3, [r7, #16]
	uint16_t send_cnt = init_pack->cmd_len;
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	795a      	ldrb	r2, [r3, #5]
 80027ce:	799b      	ldrb	r3, [r3, #6]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	4313      	orrs	r3, r2
 80027d4:	81fb      	strh	r3, [r7, #14]

	printf("cmd: %s send_cnt: %d\n", init_pack->command, send_cnt);
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	3307      	adds	r3, #7
 80027da:	89fa      	ldrh	r2, [r7, #14]
 80027dc:	4619      	mov	r1, r3
 80027de:	4825      	ldr	r0, [pc, #148]	@ (8002874 <ven_send+0xc8>)
 80027e0:	f00f ff0c 	bl	80125fc <iprintf>

	for (int i = 0; i < send_cnt; i++) {
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	e030      	b.n	800284c <ven_send+0xa0>
		printf("read venpack: %ld\n", g_ven_info_addr+i+1);
 80027ea:	4b20      	ldr	r3, [pc, #128]	@ (800286c <ven_send+0xc0>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	4413      	add	r3, r2
 80027f2:	3301      	adds	r3, #1
 80027f4:	4619      	mov	r1, r3
 80027f6:	4820      	ldr	r0, [pc, #128]	@ (8002878 <ven_send+0xcc>)
 80027f8:	f00f ff00 	bl	80125fc <iprintf>
		SD_Read_DMA_Async(g_ven_info_addr+i+1, g_accum_buf, 1);
 80027fc:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <ven_send+0xc0>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	4413      	add	r3, r2
 8002804:	3301      	adds	r3, #1
 8002806:	2201      	movs	r2, #1
 8002808:	491c      	ldr	r1, [pc, #112]	@ (800287c <ven_send+0xd0>)
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff f878 	bl	8001900 <SD_Read_DMA_Async>

		while (tud_vendor_write_available() <= VENPACK_SIZE) {
 8002810:	e005      	b.n	800281e <ven_send+0x72>
  tud_task_ext(UINT32_MAX, false);
 8002812:	2100      	movs	r1, #0
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f00a ffea 	bl	800d7f0 <tud_task_ext>
}
 800281c:	bf00      	nop
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 800281e:	2000      	movs	r0, #0
 8002820:	f009 fcc6 	bl	800c1b0 <tud_vendor_n_write_available>
 8002824:	4603      	mov	r3, r0
 8002826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800282a:	d9f2      	bls.n	8002812 <ven_send+0x66>
 800282c:	4b13      	ldr	r3, [pc, #76]	@ (800287c <ven_send+0xd0>)
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002834:	607b      	str	r3, [r7, #4]
  return tud_vendor_n_write(0, buffer, bufsize);
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68b9      	ldr	r1, [r7, #8]
 800283a:	2000      	movs	r0, #0
 800283c:	f009 fc72 	bl	800c124 <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 8002840:	2000      	movs	r0, #0
 8002842:	f009 fc93 	bl	800c16c <tud_vendor_n_write_flush>
	for (int i = 0; i < send_cnt; i++) {
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	3301      	adds	r3, #1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	89fb      	ldrh	r3, [r7, #14]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	429a      	cmp	r2, r3
 8002852:	dbca      	blt.n	80027ea <ven_send+0x3e>
		}
		tud_vendor_write(g_accum_buf, VENPACK_SIZE);
		tud_vendor_write_flush();
	}

	g_ven_header = g_vendor_start_address+1;
 8002854:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <ven_send+0xd4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	3301      	adds	r3, #1
 800285a:	4a0a      	ldr	r2, [pc, #40]	@ (8002884 <ven_send+0xd8>)
 800285c:	6013      	str	r3, [r2, #0]
//	vendor_info_update(0);
}
 800285e:	bf00      	nop
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	08013738 	.word	0x08013738
 800286c:	20001c24 	.word	0x20001c24
 8002870:	20001a24 	.word	0x20001a24
 8002874:	0801375c 	.word	0x0801375c
 8002878:	08013774 	.word	0x08013774
 800287c:	2000181c 	.word	0x2000181c
 8002880:	200017cc 	.word	0x200017cc
 8002884:	20001a20 	.word	0x20001a20

08002888 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002888:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800288c:	f7ff fcac 	bl	80021e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002890:	480c      	ldr	r0, [pc, #48]	@ (80028c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002892:	490d      	ldr	r1, [pc, #52]	@ (80028c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002894:	4a0d      	ldr	r2, [pc, #52]	@ (80028cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002896:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002898:	e002      	b.n	80028a0 <LoopCopyDataInit>

0800289a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800289a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800289c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800289e:	3304      	adds	r3, #4

080028a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028a4:	d3f9      	bcc.n	800289a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028a6:	4a0a      	ldr	r2, [pc, #40]	@ (80028d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028a8:	4c0a      	ldr	r4, [pc, #40]	@ (80028d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028ac:	e001      	b.n	80028b2 <LoopFillZerobss>

080028ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028b0:	3204      	adds	r2, #4

080028b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028b4:	d3fb      	bcc.n	80028ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028b6:	f010 f857 	bl	8012968 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028ba:	f7fe f82f 	bl	800091c <main>
  bx  lr    
 80028be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028c8:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80028cc:	08013bc0 	.word	0x08013bc0
  ldr r2, =_sbss
 80028d0:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80028d4:	2000a2f8 	.word	0x2000a2f8

080028d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028d8:	e7fe      	b.n	80028d8 <ADC_IRQHandler>
	...

080028dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028e0:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <HAL_Init+0x40>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0d      	ldr	r2, [pc, #52]	@ (800291c <HAL_Init+0x40>)
 80028e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028ec:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <HAL_Init+0x40>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0a      	ldr	r2, [pc, #40]	@ (800291c <HAL_Init+0x40>)
 80028f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f8:	4b08      	ldr	r3, [pc, #32]	@ (800291c <HAL_Init+0x40>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a07      	ldr	r2, [pc, #28]	@ (800291c <HAL_Init+0x40>)
 80028fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002902:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002904:	2003      	movs	r0, #3
 8002906:	f000 f94f 	bl	8002ba8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800290a:	200f      	movs	r0, #15
 800290c:	f000 f808 	bl	8002920 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002910:	f7ff f820 	bl	8001954 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40023c00 	.word	0x40023c00

08002920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002928:	4b12      	ldr	r3, [pc, #72]	@ (8002974 <HAL_InitTick+0x54>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	4b12      	ldr	r3, [pc, #72]	@ (8002978 <HAL_InitTick+0x58>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	4619      	mov	r1, r3
 8002932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002936:	fbb3 f3f1 	udiv	r3, r3, r1
 800293a:	fbb2 f3f3 	udiv	r3, r2, r3
 800293e:	4618      	mov	r0, r3
 8002940:	f000 f967 	bl	8002c12 <HAL_SYSTICK_Config>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e00e      	b.n	800296c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2b0f      	cmp	r3, #15
 8002952:	d80a      	bhi.n	800296a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002954:	2200      	movs	r2, #0
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	f04f 30ff 	mov.w	r0, #4294967295
 800295c:	f000 f92f 	bl	8002bbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002960:	4a06      	ldr	r2, [pc, #24]	@ (800297c <HAL_InitTick+0x5c>)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	e000      	b.n	800296c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
}
 800296c:	4618      	mov	r0, r3
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	20000010 	.word	0x20000010
 8002978:	20000028 	.word	0x20000028
 800297c:	20000024 	.word	0x20000024

08002980 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002984:	4b06      	ldr	r3, [pc, #24]	@ (80029a0 <HAL_IncTick+0x20>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	461a      	mov	r2, r3
 800298a:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <HAL_IncTick+0x24>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4413      	add	r3, r2
 8002990:	4a04      	ldr	r2, [pc, #16]	@ (80029a4 <HAL_IncTick+0x24>)
 8002992:	6013      	str	r3, [r2, #0]
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000028 	.word	0x20000028
 80029a4:	20001c28 	.word	0x20001c28

080029a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  return uwTick;
 80029ac:	4b03      	ldr	r3, [pc, #12]	@ (80029bc <HAL_GetTick+0x14>)
 80029ae:	681b      	ldr	r3, [r3, #0]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20001c28 	.word	0x20001c28

080029c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c8:	f7ff ffee 	bl	80029a8 <HAL_GetTick>
 80029cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d8:	d005      	beq.n	80029e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029da:	4b0a      	ldr	r3, [pc, #40]	@ (8002a04 <HAL_Delay+0x44>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	4413      	add	r3, r2
 80029e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029e6:	bf00      	nop
 80029e8:	f7ff ffde 	bl	80029a8 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d8f7      	bhi.n	80029e8 <HAL_Delay+0x28>
  {
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20000028 	.word	0x20000028

08002a08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a18:	4b0c      	ldr	r3, [pc, #48]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a24:	4013      	ands	r3, r2
 8002a26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a3a:	4a04      	ldr	r2, [pc, #16]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	60d3      	str	r3, [r2, #12]
}
 8002a40:	bf00      	nop
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a54:	4b04      	ldr	r3, [pc, #16]	@ (8002a68 <__NVIC_GetPriorityGrouping+0x18>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	0a1b      	lsrs	r3, r3, #8
 8002a5a:	f003 0307 	and.w	r3, r3, #7
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	db0b      	blt.n	8002a96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	f003 021f 	and.w	r2, r3, #31
 8002a84:	4907      	ldr	r1, [pc, #28]	@ (8002aa4 <__NVIC_EnableIRQ+0x38>)
 8002a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8a:	095b      	lsrs	r3, r3, #5
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	e000e100 	.word	0xe000e100

08002aa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	6039      	str	r1, [r7, #0]
 8002ab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	db0a      	blt.n	8002ad2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	490c      	ldr	r1, [pc, #48]	@ (8002af4 <__NVIC_SetPriority+0x4c>)
 8002ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac6:	0112      	lsls	r2, r2, #4
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	440b      	add	r3, r1
 8002acc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ad0:	e00a      	b.n	8002ae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	4908      	ldr	r1, [pc, #32]	@ (8002af8 <__NVIC_SetPriority+0x50>)
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	3b04      	subs	r3, #4
 8002ae0:	0112      	lsls	r2, r2, #4
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	761a      	strb	r2, [r3, #24]
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	e000e100 	.word	0xe000e100
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b089      	sub	sp, #36	@ 0x24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f1c3 0307 	rsb	r3, r3, #7
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	bf28      	it	cs
 8002b1a:	2304      	movcs	r3, #4
 8002b1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	3304      	adds	r3, #4
 8002b22:	2b06      	cmp	r3, #6
 8002b24:	d902      	bls.n	8002b2c <NVIC_EncodePriority+0x30>
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	3b03      	subs	r3, #3
 8002b2a:	e000      	b.n	8002b2e <NVIC_EncodePriority+0x32>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b30:	f04f 32ff 	mov.w	r2, #4294967295
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	401a      	ands	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b44:	f04f 31ff 	mov.w	r1, #4294967295
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4e:	43d9      	mvns	r1, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b54:	4313      	orrs	r3, r2
         );
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3724      	adds	r7, #36	@ 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
	...

08002b64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b74:	d301      	bcc.n	8002b7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b76:	2301      	movs	r3, #1
 8002b78:	e00f      	b.n	8002b9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b82:	210f      	movs	r1, #15
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f7ff ff8e 	bl	8002aa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b92:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b94:	2207      	movs	r2, #7
 8002b96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	e000e010 	.word	0xe000e010

08002ba8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff ff29 	bl	8002a08 <__NVIC_SetPriorityGrouping>
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b086      	sub	sp, #24
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	60b9      	str	r1, [r7, #8]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bd0:	f7ff ff3e 	bl	8002a50 <__NVIC_GetPriorityGrouping>
 8002bd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	68b9      	ldr	r1, [r7, #8]
 8002bda:	6978      	ldr	r0, [r7, #20]
 8002bdc:	f7ff ff8e 	bl	8002afc <NVIC_EncodePriority>
 8002be0:	4602      	mov	r2, r0
 8002be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002be6:	4611      	mov	r1, r2
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff ff5d 	bl	8002aa8 <__NVIC_SetPriority>
}
 8002bee:	bf00      	nop
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff ff31 	bl	8002a6c <__NVIC_EnableIRQ>
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b082      	sub	sp, #8
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff ffa2 	bl	8002b64 <SysTick_Config>
 8002c20:	4603      	mov	r3, r0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c38:	f7ff feb6 	bl	80029a8 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e099      	b.n	8002d7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f022 0201 	bic.w	r2, r2, #1
 8002c66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c68:	e00f      	b.n	8002c8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c6a:	f7ff fe9d 	bl	80029a8 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b05      	cmp	r3, #5
 8002c76:	d908      	bls.n	8002c8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2203      	movs	r2, #3
 8002c82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e078      	b.n	8002d7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1e8      	bne.n	8002c6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	4b38      	ldr	r3, [pc, #224]	@ (8002d84 <HAL_DMA_Init+0x158>)
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d107      	bne.n	8002cf4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cec:	4313      	orrs	r3, r2
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f023 0307 	bic.w	r3, r3, #7
 8002d0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d117      	bne.n	8002d4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00e      	beq.n	8002d4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 fb0d 	bl	8003350 <DMA_CheckFifoParam>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d008      	beq.n	8002d4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2240      	movs	r2, #64	@ 0x40
 8002d40:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e016      	b.n	8002d7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 fac4 	bl	80032e4 <DMA_CalcBaseAndBitshift>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d64:	223f      	movs	r2, #63	@ 0x3f
 8002d66:	409a      	lsls	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2201      	movs	r2, #1
 8002d76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	f010803f 	.word	0xf010803f

08002d88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
 8002d94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d96:	2300      	movs	r3, #0
 8002d98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <HAL_DMA_Start_IT+0x26>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e040      	b.n	8002e30 <HAL_DMA_Start_IT+0xa8>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d12f      	bne.n	8002e22 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68b9      	ldr	r1, [r7, #8]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fa56 	bl	8003288 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de0:	223f      	movs	r2, #63	@ 0x3f
 8002de2:	409a      	lsls	r2, r3
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0216 	orr.w	r2, r2, #22
 8002df6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d007      	beq.n	8002e10 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0208 	orr.w	r2, r2, #8
 8002e0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	e005      	b.n	8002e2e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e44:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e46:	f7ff fdaf 	bl	80029a8 <HAL_GetTick>
 8002e4a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d008      	beq.n	8002e6a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2280      	movs	r2, #128	@ 0x80
 8002e5c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e052      	b.n	8002f10 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0216 	bic.w	r2, r2, #22
 8002e78:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e88:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d103      	bne.n	8002e9a <HAL_DMA_Abort+0x62>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d007      	beq.n	8002eaa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0208 	bic.w	r2, r2, #8
 8002ea8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 0201 	bic.w	r2, r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eba:	e013      	b.n	8002ee4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ebc:	f7ff fd74 	bl	80029a8 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b05      	cmp	r3, #5
 8002ec8:	d90c      	bls.n	8002ee4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2220      	movs	r2, #32
 8002ece:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e015      	b.n	8002f10 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1e4      	bne.n	8002ebc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef6:	223f      	movs	r2, #63	@ 0x3f
 8002ef8:	409a      	lsls	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d004      	beq.n	8002f36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2280      	movs	r2, #128	@ 0x80
 8002f30:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e00c      	b.n	8002f50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2205      	movs	r2, #5
 8002f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 0201 	bic.w	r2, r2, #1
 8002f4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f68:	4b8e      	ldr	r3, [pc, #568]	@ (80031a4 <HAL_DMA_IRQHandler+0x248>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a8e      	ldr	r2, [pc, #568]	@ (80031a8 <HAL_DMA_IRQHandler+0x24c>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	0a9b      	lsrs	r3, r3, #10
 8002f74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f86:	2208      	movs	r2, #8
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d01a      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d013      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0204 	bic.w	r2, r2, #4
 8002fae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb4:	2208      	movs	r2, #8
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc0:	f043 0201 	orr.w	r2, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fcc:	2201      	movs	r2, #1
 8002fce:	409a      	lsls	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d012      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00b      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fea:	2201      	movs	r2, #1
 8002fec:	409a      	lsls	r2, r3
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff6:	f043 0202 	orr.w	r2, r3, #2
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003002:	2204      	movs	r2, #4
 8003004:	409a      	lsls	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	4013      	ands	r3, r2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d012      	beq.n	8003034 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00b      	beq.n	8003034 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003020:	2204      	movs	r2, #4
 8003022:	409a      	lsls	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800302c:	f043 0204 	orr.w	r2, r3, #4
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003038:	2210      	movs	r2, #16
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d043      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d03c      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003056:	2210      	movs	r2, #16
 8003058:	409a      	lsls	r2, r3
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d018      	beq.n	800309e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d108      	bne.n	800308c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	2b00      	cmp	r3, #0
 8003080:	d024      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	4798      	blx	r3
 800308a:	e01f      	b.n	80030cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003090:	2b00      	cmp	r3, #0
 8003092:	d01b      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	4798      	blx	r3
 800309c:	e016      	b.n	80030cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d107      	bne.n	80030bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 0208 	bic.w	r2, r2, #8
 80030ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	2220      	movs	r2, #32
 80030d2:	409a      	lsls	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 808f 	beq.w	80031fc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0310 	and.w	r3, r3, #16
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8087 	beq.w	80031fc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f2:	2220      	movs	r2, #32
 80030f4:	409a      	lsls	r2, r3
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b05      	cmp	r3, #5
 8003104:	d136      	bne.n	8003174 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0216 	bic.w	r2, r2, #22
 8003114:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	695a      	ldr	r2, [r3, #20]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003124:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	2b00      	cmp	r3, #0
 800312c:	d103      	bne.n	8003136 <HAL_DMA_IRQHandler+0x1da>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003132:	2b00      	cmp	r3, #0
 8003134:	d007      	beq.n	8003146 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0208 	bic.w	r2, r2, #8
 8003144:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314a:	223f      	movs	r2, #63	@ 0x3f
 800314c:	409a      	lsls	r2, r3
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003166:	2b00      	cmp	r3, #0
 8003168:	d07e      	beq.n	8003268 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	4798      	blx	r3
        }
        return;
 8003172:	e079      	b.n	8003268 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d01d      	beq.n	80031be <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10d      	bne.n	80031ac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003194:	2b00      	cmp	r3, #0
 8003196:	d031      	beq.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
 80031a0:	e02c      	b.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
 80031a2:	bf00      	nop
 80031a4:	20000010 	.word	0x20000010
 80031a8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d023      	beq.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
 80031bc:	e01e      	b.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10f      	bne.n	80031ec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0210 	bic.w	r2, r2, #16
 80031da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003200:	2b00      	cmp	r3, #0
 8003202:	d032      	beq.n	800326a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b00      	cmp	r3, #0
 800320e:	d022      	beq.n	8003256 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2205      	movs	r2, #5
 8003214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0201 	bic.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	3301      	adds	r3, #1
 800322c:	60bb      	str	r3, [r7, #8]
 800322e:	697a      	ldr	r2, [r7, #20]
 8003230:	429a      	cmp	r2, r3
 8003232:	d307      	bcc.n	8003244 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f2      	bne.n	8003228 <HAL_DMA_IRQHandler+0x2cc>
 8003242:	e000      	b.n	8003246 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003244:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325a:	2b00      	cmp	r3, #0
 800325c:	d005      	beq.n	800326a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	4798      	blx	r3
 8003266:	e000      	b.n	800326a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003268:	bf00      	nop
    }
  }
}
 800326a:	3718      	adds	r7, #24
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800327c:	4618      	mov	r0, r3
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
 8003294:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80032a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2b40      	cmp	r3, #64	@ 0x40
 80032b4:	d108      	bne.n	80032c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80032c6:	e007      	b.n	80032d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	60da      	str	r2, [r3, #12]
}
 80032d8:	bf00      	nop
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	3b10      	subs	r3, #16
 80032f4:	4a14      	ldr	r2, [pc, #80]	@ (8003348 <DMA_CalcBaseAndBitshift+0x64>)
 80032f6:	fba2 2303 	umull	r2, r3, r2, r3
 80032fa:	091b      	lsrs	r3, r3, #4
 80032fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032fe:	4a13      	ldr	r2, [pc, #76]	@ (800334c <DMA_CalcBaseAndBitshift+0x68>)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4413      	add	r3, r2
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2b03      	cmp	r3, #3
 8003310:	d909      	bls.n	8003326 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800331a:	f023 0303 	bic.w	r3, r3, #3
 800331e:	1d1a      	adds	r2, r3, #4
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	659a      	str	r2, [r3, #88]	@ 0x58
 8003324:	e007      	b.n	8003336 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800332e:	f023 0303 	bic.w	r3, r3, #3
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800333a:	4618      	mov	r0, r3
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	aaaaaaab 	.word	0xaaaaaaab
 800334c:	08013ac4 	.word	0x08013ac4

08003350 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003358:	2300      	movs	r3, #0
 800335a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003360:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d11f      	bne.n	80033aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	2b03      	cmp	r3, #3
 800336e:	d856      	bhi.n	800341e <DMA_CheckFifoParam+0xce>
 8003370:	a201      	add	r2, pc, #4	@ (adr r2, 8003378 <DMA_CheckFifoParam+0x28>)
 8003372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003376:	bf00      	nop
 8003378:	08003389 	.word	0x08003389
 800337c:	0800339b 	.word	0x0800339b
 8003380:	08003389 	.word	0x08003389
 8003384:	0800341f 	.word	0x0800341f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d046      	beq.n	8003422 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003398:	e043      	b.n	8003422 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033a2:	d140      	bne.n	8003426 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033a8:	e03d      	b.n	8003426 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033b2:	d121      	bne.n	80033f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b03      	cmp	r3, #3
 80033b8:	d837      	bhi.n	800342a <DMA_CheckFifoParam+0xda>
 80033ba:	a201      	add	r2, pc, #4	@ (adr r2, 80033c0 <DMA_CheckFifoParam+0x70>)
 80033bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c0:	080033d1 	.word	0x080033d1
 80033c4:	080033d7 	.word	0x080033d7
 80033c8:	080033d1 	.word	0x080033d1
 80033cc:	080033e9 	.word	0x080033e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
      break;
 80033d4:	e030      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d025      	beq.n	800342e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e6:	e022      	b.n	800342e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033f0:	d11f      	bne.n	8003432 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033f6:	e01c      	b.n	8003432 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d903      	bls.n	8003406 <DMA_CheckFifoParam+0xb6>
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	2b03      	cmp	r3, #3
 8003402:	d003      	beq.n	800340c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003404:	e018      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	73fb      	strb	r3, [r7, #15]
      break;
 800340a:	e015      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003410:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00e      	beq.n	8003436 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]
      break;
 800341c:	e00b      	b.n	8003436 <DMA_CheckFifoParam+0xe6>
      break;
 800341e:	bf00      	nop
 8003420:	e00a      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 8003422:	bf00      	nop
 8003424:	e008      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 8003426:	bf00      	nop
 8003428:	e006      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 800342a:	bf00      	nop
 800342c:	e004      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 800342e:	bf00      	nop
 8003430:	e002      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;   
 8003432:	bf00      	nop
 8003434:	e000      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 8003436:	bf00      	nop
    }
  } 
  
  return status; 
 8003438:	7bfb      	ldrb	r3, [r7, #15]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3714      	adds	r7, #20
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop

08003448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003448:	b480      	push	{r7}
 800344a:	b089      	sub	sp, #36	@ 0x24
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003452:	2300      	movs	r3, #0
 8003454:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003456:	2300      	movs	r3, #0
 8003458:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800345a:	2300      	movs	r3, #0
 800345c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800345e:	2300      	movs	r3, #0
 8003460:	61fb      	str	r3, [r7, #28]
 8003462:	e159      	b.n	8003718 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003464:	2201      	movs	r2, #1
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	4013      	ands	r3, r2
 8003476:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	429a      	cmp	r2, r3
 800347e:	f040 8148 	bne.w	8003712 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d005      	beq.n	800349a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003496:	2b02      	cmp	r3, #2
 8003498:	d130      	bne.n	80034fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	2203      	movs	r2, #3
 80034a6:	fa02 f303 	lsl.w	r3, r2, r3
 80034aa:	43db      	mvns	r3, r3
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	4013      	ands	r3, r2
 80034b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68da      	ldr	r2, [r3, #12]
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034d0:	2201      	movs	r2, #1
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	091b      	lsrs	r3, r3, #4
 80034e6:	f003 0201 	and.w	r2, r3, #1
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 0303 	and.w	r3, r3, #3
 8003504:	2b03      	cmp	r3, #3
 8003506:	d017      	beq.n	8003538 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	2203      	movs	r2, #3
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d123      	bne.n	800358c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	08da      	lsrs	r2, r3, #3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3208      	adds	r2, #8
 800354c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003550:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	220f      	movs	r2, #15
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	43db      	mvns	r3, r3
 8003562:	69ba      	ldr	r2, [r7, #24]
 8003564:	4013      	ands	r3, r2
 8003566:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	691a      	ldr	r2, [r3, #16]
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	fa02 f303 	lsl.w	r3, r2, r3
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	4313      	orrs	r3, r2
 800357c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	08da      	lsrs	r2, r3, #3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	3208      	adds	r2, #8
 8003586:	69b9      	ldr	r1, [r7, #24]
 8003588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	2203      	movs	r2, #3
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	43db      	mvns	r3, r3
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4013      	ands	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 0203 	and.w	r2, r3, #3
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 80a2 	beq.w	8003712 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	4b57      	ldr	r3, [pc, #348]	@ (8003730 <HAL_GPIO_Init+0x2e8>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d6:	4a56      	ldr	r2, [pc, #344]	@ (8003730 <HAL_GPIO_Init+0x2e8>)
 80035d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80035de:	4b54      	ldr	r3, [pc, #336]	@ (8003730 <HAL_GPIO_Init+0x2e8>)
 80035e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035ea:	4a52      	ldr	r2, [pc, #328]	@ (8003734 <HAL_GPIO_Init+0x2ec>)
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	089b      	lsrs	r3, r3, #2
 80035f0:	3302      	adds	r3, #2
 80035f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 0303 	and.w	r3, r3, #3
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	220f      	movs	r2, #15
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4013      	ands	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a49      	ldr	r2, [pc, #292]	@ (8003738 <HAL_GPIO_Init+0x2f0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d019      	beq.n	800364a <HAL_GPIO_Init+0x202>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a48      	ldr	r2, [pc, #288]	@ (800373c <HAL_GPIO_Init+0x2f4>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d013      	beq.n	8003646 <HAL_GPIO_Init+0x1fe>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a47      	ldr	r2, [pc, #284]	@ (8003740 <HAL_GPIO_Init+0x2f8>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00d      	beq.n	8003642 <HAL_GPIO_Init+0x1fa>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a46      	ldr	r2, [pc, #280]	@ (8003744 <HAL_GPIO_Init+0x2fc>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d007      	beq.n	800363e <HAL_GPIO_Init+0x1f6>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a45      	ldr	r2, [pc, #276]	@ (8003748 <HAL_GPIO_Init+0x300>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d101      	bne.n	800363a <HAL_GPIO_Init+0x1f2>
 8003636:	2304      	movs	r3, #4
 8003638:	e008      	b.n	800364c <HAL_GPIO_Init+0x204>
 800363a:	2307      	movs	r3, #7
 800363c:	e006      	b.n	800364c <HAL_GPIO_Init+0x204>
 800363e:	2303      	movs	r3, #3
 8003640:	e004      	b.n	800364c <HAL_GPIO_Init+0x204>
 8003642:	2302      	movs	r3, #2
 8003644:	e002      	b.n	800364c <HAL_GPIO_Init+0x204>
 8003646:	2301      	movs	r3, #1
 8003648:	e000      	b.n	800364c <HAL_GPIO_Init+0x204>
 800364a:	2300      	movs	r3, #0
 800364c:	69fa      	ldr	r2, [r7, #28]
 800364e:	f002 0203 	and.w	r2, r2, #3
 8003652:	0092      	lsls	r2, r2, #2
 8003654:	4093      	lsls	r3, r2
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	4313      	orrs	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800365c:	4935      	ldr	r1, [pc, #212]	@ (8003734 <HAL_GPIO_Init+0x2ec>)
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	3302      	adds	r3, #2
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800366a:	4b38      	ldr	r3, [pc, #224]	@ (800374c <HAL_GPIO_Init+0x304>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	43db      	mvns	r3, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4013      	ands	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800368e:	4a2f      	ldr	r2, [pc, #188]	@ (800374c <HAL_GPIO_Init+0x304>)
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003694:	4b2d      	ldr	r3, [pc, #180]	@ (800374c <HAL_GPIO_Init+0x304>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	43db      	mvns	r3, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4013      	ands	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036b8:	4a24      	ldr	r2, [pc, #144]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036be:	4b23      	ldr	r3, [pc, #140]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036e2:	4a1a      	ldr	r2, [pc, #104]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036e8:	4b18      	ldr	r3, [pc, #96]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800370c:	4a0f      	ldr	r2, [pc, #60]	@ (800374c <HAL_GPIO_Init+0x304>)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	3301      	adds	r3, #1
 8003716:	61fb      	str	r3, [r7, #28]
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b0f      	cmp	r3, #15
 800371c:	f67f aea2 	bls.w	8003464 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003720:	bf00      	nop
 8003722:	bf00      	nop
 8003724:	3724      	adds	r7, #36	@ 0x24
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40023800 	.word	0x40023800
 8003734:	40013800 	.word	0x40013800
 8003738:	40020000 	.word	0x40020000
 800373c:	40020400 	.word	0x40020400
 8003740:	40020800 	.word	0x40020800
 8003744:	40020c00 	.word	0x40020c00
 8003748:	40021000 	.word	0x40021000
 800374c:	40013c00 	.word	0x40013c00

08003750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	807b      	strh	r3, [r7, #2]
 800375c:	4613      	mov	r3, r2
 800375e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003760:	787b      	ldrb	r3, [r7, #1]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003766:	887a      	ldrh	r2, [r7, #2]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800376c:	e003      	b.n	8003776 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800376e:	887b      	ldrh	r3, [r7, #2]
 8003770:	041a      	lsls	r2, r3, #16
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	619a      	str	r2, [r3, #24]
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003782:	b480      	push	{r7}
 8003784:	b085      	sub	sp, #20
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
 800378a:	460b      	mov	r3, r1
 800378c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003794:	887a      	ldrh	r2, [r7, #2]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	4013      	ands	r3, r2
 800379a:	041a      	lsls	r2, r3, #16
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	43d9      	mvns	r1, r3
 80037a0:	887b      	ldrh	r3, [r7, #2]
 80037a2:	400b      	ands	r3, r1
 80037a4:	431a      	orrs	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	619a      	str	r2, [r3, #24]
}
 80037aa:	bf00      	nop
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
	...

080037b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037c2:	4b08      	ldr	r3, [pc, #32]	@ (80037e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037c4:	695a      	ldr	r2, [r3, #20]
 80037c6:	88fb      	ldrh	r3, [r7, #6]
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d006      	beq.n	80037dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037ce:	4a05      	ldr	r2, [pc, #20]	@ (80037e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037d0:	88fb      	ldrh	r3, [r7, #6]
 80037d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037d4:	88fb      	ldrh	r3, [r7, #6]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fc ff3e 	bl	8000658 <HAL_GPIO_EXTI_Callback>
  }
}
 80037dc:	bf00      	nop
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40013c00 	.word	0x40013c00

080037e8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af02      	add	r7, sp, #8
 80037ee:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e101      	b.n	80039fe <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b00      	cmp	r3, #0
 800380a:	d106      	bne.n	800381a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7fe fb75 	bl	8001f04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2203      	movs	r2, #3
 800381e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003828:	d102      	bne.n	8003830 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f005 fcdb 	bl	80091f0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6818      	ldr	r0, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	7c1a      	ldrb	r2, [r3, #16]
 8003842:	f88d 2000 	strb.w	r2, [sp]
 8003846:	3304      	adds	r3, #4
 8003848:	cb0e      	ldmia	r3, {r1, r2, r3}
 800384a:	f005 fc6d 	bl	8009128 <USB_CoreInit>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0ce      	b.n	80039fe <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2100      	movs	r1, #0
 8003866:	4618      	mov	r0, r3
 8003868:	f005 fcd3 	bl	8009212 <USB_SetCurrentMode>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d005      	beq.n	800387e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2202      	movs	r2, #2
 8003876:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e0bf      	b.n	80039fe <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800387e:	2300      	movs	r3, #0
 8003880:	73fb      	strb	r3, [r7, #15]
 8003882:	e04a      	b.n	800391a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003884:	7bfa      	ldrb	r2, [r7, #15]
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	4413      	add	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	3315      	adds	r3, #21
 8003894:	2201      	movs	r2, #1
 8003896:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003898:	7bfa      	ldrb	r2, [r7, #15]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	4413      	add	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	3314      	adds	r3, #20
 80038a8:	7bfa      	ldrb	r2, [r7, #15]
 80038aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038ac:	7bfa      	ldrb	r2, [r7, #15]
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	b298      	uxth	r0, r3
 80038b2:	6879      	ldr	r1, [r7, #4]
 80038b4:	4613      	mov	r3, r2
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	4413      	add	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	332e      	adds	r3, #46	@ 0x2e
 80038c0:	4602      	mov	r2, r0
 80038c2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038c4:	7bfa      	ldrb	r2, [r7, #15]
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	4613      	mov	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	3318      	adds	r3, #24
 80038d4:	2200      	movs	r2, #0
 80038d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038d8:	7bfa      	ldrb	r2, [r7, #15]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4413      	add	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	331c      	adds	r3, #28
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	3320      	adds	r3, #32
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003900:	7bfa      	ldrb	r2, [r7, #15]
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	4413      	add	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	3324      	adds	r3, #36	@ 0x24
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	3301      	adds	r3, #1
 8003918:	73fb      	strb	r3, [r7, #15]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	791b      	ldrb	r3, [r3, #4]
 800391e:	7bfa      	ldrb	r2, [r7, #15]
 8003920:	429a      	cmp	r2, r3
 8003922:	d3af      	bcc.n	8003884 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003924:	2300      	movs	r3, #0
 8003926:	73fb      	strb	r3, [r7, #15]
 8003928:	e044      	b.n	80039b4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800392a:	7bfa      	ldrb	r2, [r7, #15]
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	4413      	add	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	440b      	add	r3, r1
 8003938:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800393c:	2200      	movs	r2, #0
 800393e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003940:	7bfa      	ldrb	r2, [r7, #15]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003952:	7bfa      	ldrb	r2, [r7, #15]
 8003954:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003956:	7bfa      	ldrb	r2, [r7, #15]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003968:	2200      	movs	r2, #0
 800396a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4413      	add	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003982:	7bfa      	ldrb	r2, [r7, #15]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	4413      	add	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003994:	2200      	movs	r2, #0
 8003996:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003998:	7bfa      	ldrb	r2, [r7, #15]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	4413      	add	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
 80039b0:	3301      	adds	r3, #1
 80039b2:	73fb      	strb	r3, [r7, #15]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	791b      	ldrb	r3, [r3, #4]
 80039b8:	7bfa      	ldrb	r2, [r7, #15]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d3b5      	bcc.n	800392a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	7c1a      	ldrb	r2, [r3, #16]
 80039c6:	f88d 2000 	strb.w	r2, [sp]
 80039ca:	3304      	adds	r3, #4
 80039cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039ce:	f005 fc6d 	bl	80092ac <USB_DevInit>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e00c      	b.n	80039fe <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f005 fe35 	bl	8009666 <USB_DevDisconnect>

  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
	...

08003a08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e267      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d075      	beq.n	8003b12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a26:	4b88      	ldr	r3, [pc, #544]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d00c      	beq.n	8003a4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a32:	4b85      	ldr	r3, [pc, #532]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d112      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a3e:	4b82      	ldr	r3, [pc, #520]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a4a:	d10b      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d05b      	beq.n	8003b10 <HAL_RCC_OscConfig+0x108>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d157      	bne.n	8003b10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e242      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a6c:	d106      	bne.n	8003a7c <HAL_RCC_OscConfig+0x74>
 8003a6e:	4b76      	ldr	r3, [pc, #472]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a75      	ldr	r2, [pc, #468]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	e01d      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a84:	d10c      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x98>
 8003a86:	4b70      	ldr	r3, [pc, #448]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a6f      	ldr	r2, [pc, #444]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	4b6d      	ldr	r3, [pc, #436]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a6c      	ldr	r2, [pc, #432]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	e00b      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003aa0:	4b69      	ldr	r3, [pc, #420]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a68      	ldr	r2, [pc, #416]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aaa:	6013      	str	r3, [r2, #0]
 8003aac:	4b66      	ldr	r3, [pc, #408]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a65      	ldr	r2, [pc, #404]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003ab2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d013      	beq.n	8003ae8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac0:	f7fe ff72 	bl	80029a8 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac8:	f7fe ff6e 	bl	80029a8 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b64      	cmp	r3, #100	@ 0x64
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e207      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ada:	4b5b      	ldr	r3, [pc, #364]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <HAL_RCC_OscConfig+0xc0>
 8003ae6:	e014      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe ff5e 	bl	80029a8 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af0:	f7fe ff5a 	bl	80029a8 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	@ 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e1f3      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b02:	4b51      	ldr	r3, [pc, #324]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0xe8>
 8003b0e:	e000      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d063      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2a:	4b47      	ldr	r3, [pc, #284]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d11c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b36:	4b44      	ldr	r3, [pc, #272]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d116      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b42:	4b41      	ldr	r3, [pc, #260]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d005      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d001      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e1c7      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4937      	ldr	r1, [pc, #220]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6e:	e03a      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d020      	beq.n	8003bba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b78:	4b34      	ldr	r3, [pc, #208]	@ (8003c4c <HAL_RCC_OscConfig+0x244>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7e:	f7fe ff13 	bl	80029a8 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b86:	f7fe ff0f 	bl	80029a8 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e1a8      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b98:	4b2b      	ldr	r3, [pc, #172]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba4:	4b28      	ldr	r3, [pc, #160]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4925      	ldr	r1, [pc, #148]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	600b      	str	r3, [r1, #0]
 8003bb8:	e015      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bba:	4b24      	ldr	r3, [pc, #144]	@ (8003c4c <HAL_RCC_OscConfig+0x244>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fef2 	bl	80029a8 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bc8:	f7fe feee 	bl	80029a8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e187      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bda:	4b1b      	ldr	r3, [pc, #108]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d036      	beq.n	8003c60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bfa:	4b15      	ldr	r3, [pc, #84]	@ (8003c50 <HAL_RCC_OscConfig+0x248>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fe fed2 	bl	80029a8 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fe fece 	bl	80029a8 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e167      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0x200>
 8003c26:	e01b      	b.n	8003c60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c28:	4b09      	ldr	r3, [pc, #36]	@ (8003c50 <HAL_RCC_OscConfig+0x248>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2e:	f7fe febb 	bl	80029a8 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	e00e      	b.n	8003c54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c36:	f7fe feb7 	bl	80029a8 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d907      	bls.n	8003c54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e150      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	42470000 	.word	0x42470000
 8003c50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c54:	4b88      	ldr	r3, [pc, #544]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ea      	bne.n	8003c36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 8097 	beq.w	8003d9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c72:	4b81      	ldr	r3, [pc, #516]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10f      	bne.n	8003c9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	4b7d      	ldr	r3, [pc, #500]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	4a7c      	ldr	r2, [pc, #496]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9e:	4b77      	ldr	r3, [pc, #476]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d118      	bne.n	8003cdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003caa:	4b74      	ldr	r3, [pc, #464]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a73      	ldr	r2, [pc, #460]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb6:	f7fe fe77 	bl	80029a8 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbe:	f7fe fe73 	bl	80029a8 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e10c      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x2ea>
 8003ce4:	4b64      	ldr	r3, [pc, #400]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce8:	4a63      	ldr	r2, [pc, #396]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cf0:	e01c      	b.n	8003d2c <HAL_RCC_OscConfig+0x324>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b05      	cmp	r3, #5
 8003cf8:	d10c      	bne.n	8003d14 <HAL_RCC_OscConfig+0x30c>
 8003cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfe:	4a5e      	ldr	r2, [pc, #376]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d00:	f043 0304 	orr.w	r3, r3, #4
 8003d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d06:	4b5c      	ldr	r3, [pc, #368]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	f043 0301 	orr.w	r3, r3, #1
 8003d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d12:	e00b      	b.n	8003d2c <HAL_RCC_OscConfig+0x324>
 8003d14:	4b58      	ldr	r3, [pc, #352]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d18:	4a57      	ldr	r2, [pc, #348]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d1a:	f023 0301 	bic.w	r3, r3, #1
 8003d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d20:	4b55      	ldr	r3, [pc, #340]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d24:	4a54      	ldr	r2, [pc, #336]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d26:	f023 0304 	bic.w	r3, r3, #4
 8003d2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d015      	beq.n	8003d60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d34:	f7fe fe38 	bl	80029a8 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d3c:	f7fe fe34 	bl	80029a8 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e0cb      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d52:	4b49      	ldr	r3, [pc, #292]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0ee      	beq.n	8003d3c <HAL_RCC_OscConfig+0x334>
 8003d5e:	e014      	b.n	8003d8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d60:	f7fe fe22 	bl	80029a8 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fe fe1e 	bl	80029a8 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e0b5      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1ee      	bne.n	8003d68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d8a:	7dfb      	ldrb	r3, [r7, #23]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d90:	4b39      	ldr	r3, [pc, #228]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d94:	4a38      	ldr	r2, [pc, #224]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80a1 	beq.w	8003ee8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003da6:	4b34      	ldr	r3, [pc, #208]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 030c 	and.w	r3, r3, #12
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d05c      	beq.n	8003e6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d141      	bne.n	8003e3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dba:	4b31      	ldr	r3, [pc, #196]	@ (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe fdf2 	bl	80029a8 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7fe fdee 	bl	80029a8 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e087      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dda:	4b27      	ldr	r3, [pc, #156]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69da      	ldr	r2, [r3, #28]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	019b      	lsls	r3, r3, #6
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	041b      	lsls	r3, r3, #16
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	491b      	ldr	r1, [pc, #108]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e10:	4b1b      	ldr	r3, [pc, #108]	@ (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003e12:	2201      	movs	r2, #1
 8003e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e16:	f7fe fdc7 	bl	80029a8 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e1e:	f7fe fdc3 	bl	80029a8 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e05c      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e30:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0f0      	beq.n	8003e1e <HAL_RCC_OscConfig+0x416>
 8003e3c:	e054      	b.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e3e:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e44:	f7fe fdb0 	bl	80029a8 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e4c:	f7fe fdac 	bl	80029a8 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e045      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e5e:	4b06      	ldr	r3, [pc, #24]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f0      	bne.n	8003e4c <HAL_RCC_OscConfig+0x444>
 8003e6a:	e03d      	b.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e038      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	40007000 	.word	0x40007000
 8003e80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <HAL_RCC_OscConfig+0x4ec>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d028      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d121      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d11a      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003eba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d111      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eca:	085b      	lsrs	r3, r3, #1
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d107      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ede:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d001      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3718      	adds	r7, #24
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40023800 	.word	0x40023800

08003ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e0cc      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f0c:	4b68      	ldr	r3, [pc, #416]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d90c      	bls.n	8003f34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1a:	4b65      	ldr	r3, [pc, #404]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f22:	4b63      	ldr	r3, [pc, #396]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d001      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e0b8      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d020      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d005      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f4c:	4b59      	ldr	r3, [pc, #356]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	4a58      	ldr	r2, [pc, #352]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f64:	4b53      	ldr	r3, [pc, #332]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	4a52      	ldr	r2, [pc, #328]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f70:	4b50      	ldr	r3, [pc, #320]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	494d      	ldr	r1, [pc, #308]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d044      	beq.n	8004018 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f96:	4b47      	ldr	r3, [pc, #284]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d119      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e07f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d003      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fb6:	4b3f      	ldr	r3, [pc, #252]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d109      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e06f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc6:	4b3b      	ldr	r3, [pc, #236]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e067      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fd6:	4b37      	ldr	r3, [pc, #220]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f023 0203 	bic.w	r2, r3, #3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	4934      	ldr	r1, [pc, #208]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fe8:	f7fe fcde 	bl	80029a8 <HAL_GetTick>
 8003fec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fee:	e00a      	b.n	8004006 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff0:	f7fe fcda 	bl	80029a8 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e04f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004006:	4b2b      	ldr	r3, [pc, #172]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 020c 	and.w	r2, r3, #12
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	429a      	cmp	r2, r3
 8004016:	d1eb      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004018:	4b25      	ldr	r3, [pc, #148]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0307 	and.w	r3, r3, #7
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	429a      	cmp	r2, r3
 8004024:	d20c      	bcs.n	8004040 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004026:	4b22      	ldr	r3, [pc, #136]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800402e:	4b20      	ldr	r3, [pc, #128]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0307 	and.w	r3, r3, #7
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	429a      	cmp	r2, r3
 800403a:	d001      	beq.n	8004040 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e032      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	d008      	beq.n	800405e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800404c:	4b19      	ldr	r3, [pc, #100]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	4916      	ldr	r1, [pc, #88]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	4313      	orrs	r3, r2
 800405c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0308 	and.w	r3, r3, #8
 8004066:	2b00      	cmp	r3, #0
 8004068:	d009      	beq.n	800407e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800406a:	4b12      	ldr	r3, [pc, #72]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	00db      	lsls	r3, r3, #3
 8004078:	490e      	ldr	r1, [pc, #56]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800407e:	f000 f821 	bl	80040c4 <HAL_RCC_GetSysClockFreq>
 8004082:	4602      	mov	r2, r0
 8004084:	4b0b      	ldr	r3, [pc, #44]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	091b      	lsrs	r3, r3, #4
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	490a      	ldr	r1, [pc, #40]	@ (80040b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004090:	5ccb      	ldrb	r3, [r1, r3]
 8004092:	fa22 f303 	lsr.w	r3, r2, r3
 8004096:	4a09      	ldr	r2, [pc, #36]	@ (80040bc <HAL_RCC_ClockConfig+0x1c4>)
 8004098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800409a:	4b09      	ldr	r3, [pc, #36]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fc3e 	bl	8002920 <HAL_InitTick>

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40023c00 	.word	0x40023c00
 80040b4:	40023800 	.word	0x40023800
 80040b8:	08013968 	.word	0x08013968
 80040bc:	20000010 	.word	0x20000010
 80040c0:	20000024 	.word	0x20000024

080040c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040c8:	b090      	sub	sp, #64	@ 0x40
 80040ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80040d0:	2300      	movs	r3, #0
 80040d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040dc:	4b59      	ldr	r3, [pc, #356]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 030c 	and.w	r3, r3, #12
 80040e4:	2b08      	cmp	r3, #8
 80040e6:	d00d      	beq.n	8004104 <HAL_RCC_GetSysClockFreq+0x40>
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	f200 80a1 	bhi.w	8004230 <HAL_RCC_GetSysClockFreq+0x16c>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d002      	beq.n	80040f8 <HAL_RCC_GetSysClockFreq+0x34>
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d003      	beq.n	80040fe <HAL_RCC_GetSysClockFreq+0x3a>
 80040f6:	e09b      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040f8:	4b53      	ldr	r3, [pc, #332]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x184>)
 80040fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040fc:	e09b      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040fe:	4b53      	ldr	r3, [pc, #332]	@ (800424c <HAL_RCC_GetSysClockFreq+0x188>)
 8004100:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004102:	e098      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004104:	4b4f      	ldr	r3, [pc, #316]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800410c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800410e:	4b4d      	ldr	r3, [pc, #308]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d028      	beq.n	800416c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800411a:	4b4a      	ldr	r3, [pc, #296]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	099b      	lsrs	r3, r3, #6
 8004120:	2200      	movs	r2, #0
 8004122:	623b      	str	r3, [r7, #32]
 8004124:	627a      	str	r2, [r7, #36]	@ 0x24
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800412c:	2100      	movs	r1, #0
 800412e:	4b47      	ldr	r3, [pc, #284]	@ (800424c <HAL_RCC_GetSysClockFreq+0x188>)
 8004130:	fb03 f201 	mul.w	r2, r3, r1
 8004134:	2300      	movs	r3, #0
 8004136:	fb00 f303 	mul.w	r3, r0, r3
 800413a:	4413      	add	r3, r2
 800413c:	4a43      	ldr	r2, [pc, #268]	@ (800424c <HAL_RCC_GetSysClockFreq+0x188>)
 800413e:	fba0 1202 	umull	r1, r2, r0, r2
 8004142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004144:	460a      	mov	r2, r1
 8004146:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800414a:	4413      	add	r3, r2
 800414c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800414e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004150:	2200      	movs	r2, #0
 8004152:	61bb      	str	r3, [r7, #24]
 8004154:	61fa      	str	r2, [r7, #28]
 8004156:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800415a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800415e:	f7fc f897 	bl	8000290 <__aeabi_uldivmod>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4613      	mov	r3, r2
 8004168:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800416a:	e053      	b.n	8004214 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800416c:	4b35      	ldr	r3, [pc, #212]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	099b      	lsrs	r3, r3, #6
 8004172:	2200      	movs	r2, #0
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	617a      	str	r2, [r7, #20]
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800417e:	f04f 0b00 	mov.w	fp, #0
 8004182:	4652      	mov	r2, sl
 8004184:	465b      	mov	r3, fp
 8004186:	f04f 0000 	mov.w	r0, #0
 800418a:	f04f 0100 	mov.w	r1, #0
 800418e:	0159      	lsls	r1, r3, #5
 8004190:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004194:	0150      	lsls	r0, r2, #5
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	ebb2 080a 	subs.w	r8, r2, sl
 800419e:	eb63 090b 	sbc.w	r9, r3, fp
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041b6:	ebb2 0408 	subs.w	r4, r2, r8
 80041ba:	eb63 0509 	sbc.w	r5, r3, r9
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	f04f 0300 	mov.w	r3, #0
 80041c6:	00eb      	lsls	r3, r5, #3
 80041c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041cc:	00e2      	lsls	r2, r4, #3
 80041ce:	4614      	mov	r4, r2
 80041d0:	461d      	mov	r5, r3
 80041d2:	eb14 030a 	adds.w	r3, r4, sl
 80041d6:	603b      	str	r3, [r7, #0]
 80041d8:	eb45 030b 	adc.w	r3, r5, fp
 80041dc:	607b      	str	r3, [r7, #4]
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	f04f 0300 	mov.w	r3, #0
 80041e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041ea:	4629      	mov	r1, r5
 80041ec:	028b      	lsls	r3, r1, #10
 80041ee:	4621      	mov	r1, r4
 80041f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041f4:	4621      	mov	r1, r4
 80041f6:	028a      	lsls	r2, r1, #10
 80041f8:	4610      	mov	r0, r2
 80041fa:	4619      	mov	r1, r3
 80041fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041fe:	2200      	movs	r2, #0
 8004200:	60bb      	str	r3, [r7, #8]
 8004202:	60fa      	str	r2, [r7, #12]
 8004204:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004208:	f7fc f842 	bl	8000290 <__aeabi_uldivmod>
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	4613      	mov	r3, r2
 8004212:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004214:	4b0b      	ldr	r3, [pc, #44]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	0c1b      	lsrs	r3, r3, #16
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	3301      	adds	r3, #1
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004224:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004228:	fbb2 f3f3 	udiv	r3, r2, r3
 800422c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800422e:	e002      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004230:	4b05      	ldr	r3, [pc, #20]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x184>)
 8004232:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004238:	4618      	mov	r0, r3
 800423a:	3740      	adds	r7, #64	@ 0x40
 800423c:	46bd      	mov	sp, r7
 800423e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004242:	bf00      	nop
 8004244:	40023800 	.word	0x40023800
 8004248:	00f42400 	.word	0x00f42400
 800424c:	017d7840 	.word	0x017d7840

08004250 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004254:	4b03      	ldr	r3, [pc, #12]	@ (8004264 <HAL_RCC_GetHCLKFreq+0x14>)
 8004256:	681b      	ldr	r3, [r3, #0]
}
 8004258:	4618      	mov	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	20000010 	.word	0x20000010

08004268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800426c:	f7ff fff0 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 8004270:	4602      	mov	r2, r0
 8004272:	4b05      	ldr	r3, [pc, #20]	@ (8004288 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	0a9b      	lsrs	r3, r3, #10
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	4903      	ldr	r1, [pc, #12]	@ (800428c <HAL_RCC_GetPCLK1Freq+0x24>)
 800427e:	5ccb      	ldrb	r3, [r1, r3]
 8004280:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004284:	4618      	mov	r0, r3
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40023800 	.word	0x40023800
 800428c:	08013978 	.word	0x08013978

08004290 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004294:	f7ff ffdc 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 8004298:	4602      	mov	r2, r0
 800429a:	4b05      	ldr	r3, [pc, #20]	@ (80042b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	0b5b      	lsrs	r3, r3, #13
 80042a0:	f003 0307 	and.w	r3, r3, #7
 80042a4:	4903      	ldr	r1, [pc, #12]	@ (80042b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042a6:	5ccb      	ldrb	r3, [r1, r3]
 80042a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40023800 	.word	0x40023800
 80042b4:	08013978 	.word	0x08013978

080042b8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e022      	b.n	8004310 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d105      	bne.n	80042e2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7fd fb61 	bl	80019a4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2203      	movs	r2, #3
 80042e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f814 	bl	8004318 <HAL_SD_InitCard>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e00a      	b.n	8004310 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004318:	b5b0      	push	{r4, r5, r7, lr}
 800431a:	b08e      	sub	sp, #56	@ 0x38
 800431c:	af04      	add	r7, sp, #16
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004320:	2300      	movs	r3, #0
 8004322:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004328:	2300      	movs	r3, #0
 800432a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800432c:	2300      	movs	r3, #0
 800432e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004330:	2300      	movs	r3, #0
 8004332:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004334:	2376      	movs	r3, #118	@ 0x76
 8004336:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681d      	ldr	r5, [r3, #0]
 800433c:	466c      	mov	r4, sp
 800433e:	f107 0318 	add.w	r3, r7, #24
 8004342:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004346:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800434a:	f107 030c 	add.w	r3, r7, #12
 800434e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004350:	4628      	mov	r0, r5
 8004352:	f004 f975 	bl	8008640 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004356:	4b2a      	ldr	r3, [pc, #168]	@ (8004400 <HAL_SD_InitCard+0xe8>)
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4618      	mov	r0, r3
 8004362:	f004 f9b6 	bl	80086d2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004366:	4b26      	ldr	r3, [pc, #152]	@ (8004400 <HAL_SD_InitCard+0xe8>)
 8004368:	2201      	movs	r2, #1
 800436a:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800436c:	2002      	movs	r0, #2
 800436e:	f7fe fb27 	bl	80029c0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f001 f806 	bl	8005384 <SD_PowerON>
 8004378:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00b      	beq.n	8004398 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800438c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e02e      	b.n	80043f6 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 ff25 	bl	80051e8 <SD_InitCard>
 800439e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00b      	beq.n	80043be <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b4:	431a      	orrs	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e01b      	b.n	80043f6 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80043c6:	4618      	mov	r0, r3
 80043c8:	f004 fa15 	bl	80087f6 <SDMMC_CmdBlockLength>
 80043cc:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00f      	beq.n	80043f4 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004404 <HAL_SD_InitCard+0xec>)
 80043da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e000      	b.n	80043f6 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3728      	adds	r7, #40	@ 0x28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bdb0      	pop	{r4, r5, r7, pc}
 80043fe:	bf00      	nop
 8004400:	422580a0 	.word	0x422580a0
 8004404:	004005ff 	.word	0x004005ff

08004408 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b08c      	sub	sp, #48	@ 0x30
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
 8004414:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d107      	bne.n	8004430 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004424:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0c0      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	f040 80b9 	bne.w	80045b0 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004444:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	441a      	add	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444e:	429a      	cmp	r2, r3
 8004450:	d907      	bls.n	8004462 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004456:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e0a7      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2203      	movs	r2, #3
 8004466:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2200      	movs	r2, #0
 8004470:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8004480:	f043 0302 	orr.w	r3, r3, #2
 8004484:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	4a4c      	ldr	r2, [pc, #304]	@ (80045bc <HAL_SD_ReadBlocks_DMA+0x1b4>)
 800448c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004492:	4a4b      	ldr	r2, [pc, #300]	@ (80045c0 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8004494:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449a:	2200      	movs	r2, #0
 800449c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	2200      	movs	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3380      	adds	r3, #128	@ 0x80
 80044cc:	4619      	mov	r1, r3
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	025b      	lsls	r3, r3, #9
 80044d4:	089b      	lsrs	r3, r3, #2
 80044d6:	f7fe fc57 	bl	8002d88 <HAL_DMA_Start_IT>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d017      	beq.n	8004510 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80044ee:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a33      	ldr	r2, [pc, #204]	@ (80045c4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80044f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e050      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004510:	4b2d      	ldr	r3, [pc, #180]	@ (80045c8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8004512:	2201      	movs	r2, #1
 8004514:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451a:	2b01      	cmp	r3, #1
 800451c:	d002      	beq.n	8004524 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 800451e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004520:	025b      	lsls	r3, r3, #9
 8004522:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004524:	f04f 33ff 	mov.w	r3, #4294967295
 8004528:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	025b      	lsls	r3, r3, #9
 800452e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004530:	2390      	movs	r3, #144	@ 0x90
 8004532:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004534:	2302      	movs	r3, #2
 8004536:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004538:	2300      	movs	r3, #0
 800453a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800453c:	2301      	movs	r3, #1
 800453e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f107 0210 	add.w	r2, r7, #16
 8004548:	4611      	mov	r1, r2
 800454a:	4618      	mov	r0, r3
 800454c:	f004 f927 	bl	800879e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d90a      	bls.n	800456c <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2282      	movs	r2, #130	@ 0x82
 800455a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004562:	4618      	mov	r0, r3
 8004564:	f004 f98b 	bl	800887e <SDMMC_CmdReadMultiBlock>
 8004568:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800456a:	e009      	b.n	8004580 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2281      	movs	r2, #129	@ 0x81
 8004570:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004578:	4618      	mov	r0, r3
 800457a:	f004 f95e 	bl	800883a <SDMMC_CmdReadSingleBlock>
 800457e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8004580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004582:	2b00      	cmp	r3, #0
 8004584:	d012      	beq.n	80045ac <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a0e      	ldr	r2, [pc, #56]	@ (80045c4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800458c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004594:	431a      	orrs	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e002      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e000      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80045b0:	2302      	movs	r3, #2
  }
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3730      	adds	r7, #48	@ 0x30
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	08004ff7 	.word	0x08004ff7
 80045c0:	08005069 	.word	0x08005069
 80045c4:	004005ff 	.word	0x004005ff
 80045c8:	4225858c 	.word	0x4225858c

080045cc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b08c      	sub	sp, #48	@ 0x30
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d107      	bne.n	80045f4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0c5      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	f040 80be 	bne.w	800477e <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004608:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	441a      	add	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004612:	429a      	cmp	r2, r3
 8004614:	d907      	bls.n	8004626 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e0ac      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2203      	movs	r2, #3
 800462a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2200      	movs	r2, #0
 8004634:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	6812      	ldr	r2, [r2, #0]
 8004640:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8004644:	f043 0302 	orr.w	r3, r3, #2
 8004648:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464e:	4a4e      	ldr	r2, [pc, #312]	@ (8004788 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004650:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004656:	4a4d      	ldr	r2, [pc, #308]	@ (800478c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8004658:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800465e:	2200      	movs	r2, #0
 8004660:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004666:	2b01      	cmp	r3, #1
 8004668:	d002      	beq.n	8004670 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800466a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466c:	025b      	lsls	r3, r3, #9
 800466e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d90a      	bls.n	800468c <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	22a0      	movs	r2, #160	@ 0xa0
 800467a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004682:	4618      	mov	r0, r3
 8004684:	f004 f93f 	bl	8008906 <SDMMC_CmdWriteMultiBlock>
 8004688:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800468a:	e009      	b.n	80046a0 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2290      	movs	r2, #144	@ 0x90
 8004690:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004698:	4618      	mov	r0, r3
 800469a:	f004 f912 	bl	80088c2 <SDMMC_CmdWriteSingleBlock>
 800469e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80046a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d012      	beq.n	80046cc <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a39      	ldr	r2, [pc, #228]	@ (8004790 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80046ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b4:	431a      	orrs	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e059      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80046cc:	4b31      	ldr	r3, [pc, #196]	@ (8004794 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80046ce:	2201      	movs	r2, #1
 80046d0:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d6:	2240      	movs	r2, #64	@ 0x40
 80046d8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80046fa:	68b9      	ldr	r1, [r7, #8]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3380      	adds	r3, #128	@ 0x80
 8004702:	461a      	mov	r2, r3
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	025b      	lsls	r3, r3, #9
 8004708:	089b      	lsrs	r3, r3, #2
 800470a:	f7fe fb3d 	bl	8002d88 <HAL_DMA_Start_IT>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d01c      	beq.n	800474e <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	6812      	ldr	r2, [r2, #0]
 800471e:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8004722:	f023 0302 	bic.w	r3, r3, #2
 8004726:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a18      	ldr	r2, [pc, #96]	@ (8004790 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800472e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e018      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800474e:	f04f 33ff 	mov.w	r3, #4294967295
 8004752:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	025b      	lsls	r3, r3, #9
 8004758:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800475a:	2390      	movs	r3, #144	@ 0x90
 800475c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800475e:	2300      	movs	r3, #0
 8004760:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004762:	2300      	movs	r3, #0
 8004764:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004766:	2301      	movs	r3, #1
 8004768:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f107 0210 	add.w	r2, r7, #16
 8004772:	4611      	mov	r1, r2
 8004774:	4618      	mov	r0, r3
 8004776:	f004 f812 	bl	800879e <SDIO_ConfigData>

      return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e000      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 800477e:	2302      	movs	r3, #2
  }
}
 8004780:	4618      	mov	r0, r3
 8004782:	3730      	adds	r7, #48	@ 0x30
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	08004fcd 	.word	0x08004fcd
 800478c:	08005069 	.word	0x08005069
 8004790:	004005ff 	.word	0x004005ff
 8004794:	4225858c 	.word	0x4225858c

08004798 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d008      	beq.n	80047c6 <HAL_SD_IRQHandler+0x2e>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 0308 	and.w	r3, r3, #8
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f001 f806 	bl	80057d0 <SD_Read_IT>
 80047c4:	e165      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 808f 	beq.w	80048f4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047de:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6812      	ldr	r2, [r2, #0]
 80047ea:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 80047ee:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 80047f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0201 	bic.w	r2, r2, #1
 8004802:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d039      	beq.n	8004882 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d104      	bne.n	8004822 <HAL_SD_IRQHandler+0x8a>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f003 0320 	and.w	r3, r3, #32
 800481e:	2b00      	cmp	r3, #0
 8004820:	d011      	beq.n	8004846 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f004 f890 	bl	800894c <SDMMC_CmdStopTransfer>
 800482c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7fc ffd7 	bl	80017f4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800484e:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	2b00      	cmp	r3, #0
 8004866:	d104      	bne.n	8004872 <HAL_SD_IRQHandler+0xda>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fc ffae 	bl	80017d4 <HAL_SD_RxCpltCallback>
 8004878:	e10b      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7fc ff9a 	bl	80017b4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004880:	e107      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8102 	beq.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f003 0320 	and.w	r3, r3, #32
 8004894:	2b00      	cmp	r3, #0
 8004896:	d011      	beq.n	80048bc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4618      	mov	r0, r3
 800489e:	f004 f855 	bl	800894c <SDMMC_CmdStopTransfer>
 80048a2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d008      	beq.n	80048bc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	431a      	orrs	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f7fc ff9c 	bl	80017f4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f040 80e5 	bne.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f040 80df 	bne.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 0208 	bic.w	r2, r2, #8
 80048e2:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7fc ff61 	bl	80017b4 <HAL_SD_TxCpltCallback>
}
 80048f2:	e0ce      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d008      	beq.n	8004914 <HAL_SD_IRQHandler+0x17c>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 ffb0 	bl	8005872 <SD_Write_IT>
 8004912:	e0be      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800491a:	f240 233a 	movw	r3, #570	@ 0x23a
 800491e:	4013      	ands	r3, r2
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 80b6 	beq.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d005      	beq.n	8004940 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004938:	f043 0202 	orr.w	r2, r3, #2
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004952:	f043 0208 	orr.w	r2, r3, #8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004960:	f003 0320 	and.w	r3, r3, #32
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800496c:	f043 0220 	orr.w	r2, r3, #32
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497a:	f003 0310 	and.w	r3, r3, #16
 800497e:	2b00      	cmp	r3, #0
 8004980:	d005      	beq.n	800498e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004986:	f043 0210 	orr.w	r2, r3, #16
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004994:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004998:	2b00      	cmp	r3, #0
 800499a:	d005      	beq.n	80049a8 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a0:	f043 0208 	orr.w	r2, r3, #8
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f240 723a 	movw	r2, #1850	@ 0x73a
 80049b0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6812      	ldr	r2, [r2, #0]
 80049bc:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 80049c0:	f023 0302 	bic.w	r3, r3, #2
 80049c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f003 ffbe 	bl	800894c <SDMMC_CmdStopTransfer>
 80049d0:	4602      	mov	r2, r0
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7fc fefd 	bl	80017f4 <HAL_SD_ErrorCallback>
}
 80049fa:	e04a      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d045      	beq.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f003 0310 	and.w	r3, r3, #16
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d104      	bne.n	8004a1a <HAL_SD_IRQHandler+0x282>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d011      	beq.n	8004a3e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8004a9c <HAL_SD_IRQHandler+0x304>)
 8004a20:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fe fa76 	bl	8002f18 <HAL_DMA_Abort_IT>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d02f      	beq.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 fb68 	bl	800510c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004a3c:	e029      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f003 0301 	and.w	r3, r3, #1
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d104      	bne.n	8004a52 <HAL_SD_IRQHandler+0x2ba>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d011      	beq.n	8004a76 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	4a12      	ldr	r2, [pc, #72]	@ (8004aa0 <HAL_SD_IRQHandler+0x308>)
 8004a58:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fe fa5a 	bl	8002f18 <HAL_DMA_Abort_IT>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d013      	beq.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fb83 	bl	800517a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004a74:	e00d      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f80a 	bl	8004aa4 <HAL_SD_AbortCallback>
}
 8004a90:	e7ff      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
 8004a92:	bf00      	nop
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	0800510d 	.word	0x0800510d
 8004aa0:	0800517b 	.word	0x0800517b

08004aa4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ac6:	0f9b      	lsrs	r3, r3, #30
 8004ac8:	b2da      	uxtb	r2, r3
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ad2:	0e9b      	lsrs	r3, r3, #26
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	f003 030f 	and.w	r3, r3, #15
 8004ada:	b2da      	uxtb	r2, r3
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ae4:	0e1b      	lsrs	r3, r3, #24
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	f003 0303 	and.w	r3, r3, #3
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004af6:	0c1b      	lsrs	r3, r3, #16
 8004af8:	b2da      	uxtb	r2, r3
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b02:	0a1b      	lsrs	r3, r3, #8
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b18:	0d1b      	lsrs	r3, r3, #20
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b24:	0c1b      	lsrs	r3, r3, #16
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	f003 030f 	and.w	r3, r3, #15
 8004b2c:	b2da      	uxtb	r2, r3
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b36:	0bdb      	lsrs	r3, r3, #15
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	b2da      	uxtb	r2, r3
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b48:	0b9b      	lsrs	r3, r3, #14
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b5a:	0b5b      	lsrs	r3, r3, #13
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	b2da      	uxtb	r2, r3
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b6c:	0b1b      	lsrs	r3, r3, #12
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	b2da      	uxtb	r2, r3
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d163      	bne.n	8004c50 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b8c:	009a      	lsls	r2, r3, #2
 8004b8e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004b92:	4013      	ands	r3, r2
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004b98:	0f92      	lsrs	r2, r2, #30
 8004b9a:	431a      	orrs	r2, r3
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ba4:	0edb      	lsrs	r3, r3, #27
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	b2da      	uxtb	r2, r3
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bb6:	0e1b      	lsrs	r3, r3, #24
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bc8:	0d5b      	lsrs	r3, r3, #21
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bda:	0c9b      	lsrs	r3, r3, #18
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	f003 0307 	and.w	r3, r3, #7
 8004be2:	b2da      	uxtb	r2, r3
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bec:	0bdb      	lsrs	r3, r3, #15
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	f003 0307 	and.w	r3, r3, #7
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	7e1b      	ldrb	r3, [r3, #24]
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	3302      	adds	r3, #2
 8004c10:	2201      	movs	r2, #1
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004c1a:	fb03 f202 	mul.w	r2, r3, r2
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	7a1b      	ldrb	r3, [r3, #8]
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	f003 030f 	and.w	r3, r3, #15
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004c3c:	0a52      	lsrs	r2, r2, #9
 8004c3e:	fb03 f202 	mul.w	r2, r3, r2
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c4c:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c4e:	e031      	b.n	8004cb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d11d      	bne.n	8004c94 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c5c:	041b      	lsls	r3, r3, #16
 8004c5e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c66:	0c1b      	lsrs	r3, r3, #16
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	3301      	adds	r3, #1
 8004c74:	029a      	lsls	r2, r3, #10
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c88:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c92:	e00f      	b.n	8004cb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a58      	ldr	r2, [pc, #352]	@ (8004dfc <HAL_SD_GetCardCSD+0x344>)
 8004c9a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e09d      	b.n	8004df0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb8:	0b9b      	lsrs	r3, r3, #14
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	b2da      	uxtb	r2, r3
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cca:	09db      	lsrs	r3, r3, #7
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cec:	0fdb      	lsrs	r3, r3, #31
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf8:	0f5b      	lsrs	r3, r3, #29
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	f003 0303 	and.w	r3, r3, #3
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0a:	0e9b      	lsrs	r3, r3, #26
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1c:	0d9b      	lsrs	r3, r3, #22
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	f003 030f 	and.w	r3, r3, #15
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d2e:	0d5b      	lsrs	r3, r3, #21
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4a:	0c1b      	lsrs	r3, r3, #16
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5e:	0bdb      	lsrs	r3, r3, #15
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d72:	0b9b      	lsrs	r3, r3, #14
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d86:	0b5b      	lsrs	r3, r3, #13
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9a:	0b1b      	lsrs	r3, r3, #12
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	b2da      	uxtb	r2, r3
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dae:	0a9b      	lsrs	r3, r3, #10
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	f003 0303 	and.w	r3, r3, #3
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc2:	0a1b      	lsrs	r3, r3, #8
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd6:	085b      	lsrs	r3, r3, #1
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr
 8004dfc:	004005ff 	.word	0x004005ff

08004e00 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004e58:	b5b0      	push	{r4, r5, r7, lr}
 8004e5a:	b08e      	sub	sp, #56	@ 0x38
 8004e5c:	af04      	add	r7, sp, #16
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004e62:	2300      	movs	r3, #0
 8004e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2203      	movs	r2, #3
 8004e6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e74:	2b03      	cmp	r3, #3
 8004e76:	d02e      	beq.n	8004ed6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e7e:	d106      	bne.n	8004e8e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e84:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004e8c:	e029      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e94:	d10a      	bne.n	8004eac <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fb2a 	bl	80054f0 <SD_WideBus_Enable>
 8004e9c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ea2:	6a3b      	ldr	r3, [r7, #32]
 8004ea4:	431a      	orrs	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	639a      	str	r2, [r3, #56]	@ 0x38
 8004eaa:	e01a      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10a      	bne.n	8004ec8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 fb67 	bl	8005586 <SD_WideBus_Disable>
 8004eb8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ec6:	e00c      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ecc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ed4:	e005      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eda:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00b      	beq.n	8004f02 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a26      	ldr	r2, [pc, #152]	@ (8004f88 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004ef0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004f00:	e01f      	b.n	8004f42 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681d      	ldr	r5, [r3, #0]
 8004f28:	466c      	mov	r4, sp
 8004f2a:	f107 0314 	add.w	r3, r7, #20
 8004f2e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f36:	f107 0308 	add.w	r3, r7, #8
 8004f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f3c:	4628      	mov	r0, r5
 8004f3e:	f003 fb7f 	bl	8008640 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f003 fc53 	bl	80087f6 <SDMMC_CmdBlockLength>
 8004f50:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00c      	beq.n	8004f72 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8004f88 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004f5e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	431a      	orrs	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8004f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3728      	adds	r7, #40	@ 0x28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bdb0      	pop	{r4, r5, r7, pc}
 8004f86:	bf00      	nop
 8004f88:	004005ff 	.word	0x004005ff

08004f8c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004f94:	2300      	movs	r3, #0
 8004f96:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004f98:	f107 030c 	add.w	r3, r7, #12
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 fa7e 	bl	80054a0 <SD_SendStatus>
 8004fa4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d005      	beq.n	8004fb8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	0a5b      	lsrs	r3, r3, #9
 8004fbc:	f003 030f 	and.w	r3, r3, #15
 8004fc0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004fc2:	693b      	ldr	r3, [r7, #16]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3718      	adds	r7, #24
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fe8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004fea:	bf00      	nop
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005002:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005008:	2b82      	cmp	r3, #130	@ 0x82
 800500a:	d111      	bne.n	8005030 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f003 fc9b 	bl	800894c <SDMMC_CmdStopTransfer>
 8005016:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d008      	beq.n	8005030 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	431a      	orrs	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f7fc fbe2 	bl	80017f4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 0208 	bic.w	r2, r2, #8
 800503e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005048:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f7fc fbbb 	bl	80017d4 <HAL_SD_RxCpltCallback>
#endif
}
 800505e:	bf00      	nop
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
	...

08005068 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005074:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fe f8fa 	bl	8003270 <HAL_DMA_GetError>
 800507c:	4603      	mov	r3, r0
 800507e:	2b02      	cmp	r3, #2
 8005080:	d03e      	beq.n	8005100 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005088:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005090:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d002      	beq.n	800509e <SD_DMAError+0x36>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d12d      	bne.n	80050fa <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a19      	ldr	r2, [pc, #100]	@ (8005108 <SD_DMAError+0xa0>)
 80050a4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80050b4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ba:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80050c2:	6978      	ldr	r0, [r7, #20]
 80050c4:	f7ff ff62 	bl	8004f8c <HAL_SD_GetCardState>
 80050c8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	2b06      	cmp	r3, #6
 80050ce:	d002      	beq.n	80050d6 <SD_DMAError+0x6e>
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b05      	cmp	r3, #5
 80050d4:	d10a      	bne.n	80050ec <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4618      	mov	r0, r3
 80050dc:	f003 fc36 	bl	800894c <SDMMC_CmdStopTransfer>
 80050e0:	4602      	mov	r2, r0
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e6:	431a      	orrs	r2, r3
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	2200      	movs	r2, #0
 80050f8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80050fa:	6978      	ldr	r0, [r7, #20]
 80050fc:	f7fc fb7a 	bl	80017f4 <HAL_SD_ErrorCallback>
#endif
  }
}
 8005100:	bf00      	nop
 8005102:	3718      	adds	r7, #24
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	004005ff 	.word	0x004005ff

0800510c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005118:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005122:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f7ff ff31 	bl	8004f8c <HAL_SD_GetCardState>
 800512a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b06      	cmp	r3, #6
 800513e:	d002      	beq.n	8005146 <SD_DMATxAbort+0x3a>
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2b05      	cmp	r3, #5
 8005144:	d10a      	bne.n	800515c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f003 fbfe 	bl	800894c <SDMMC_CmdStopTransfer>
 8005150:	4602      	mov	r2, r0
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005156:	431a      	orrs	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005160:	2b00      	cmp	r3, #0
 8005162:	d103      	bne.n	800516c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f7ff fc9d 	bl	8004aa4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800516a:	e002      	b.n	8005172 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f7fc fb41 	bl	80017f4 <HAL_SD_ErrorCallback>
}
 8005172:	bf00      	nop
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b084      	sub	sp, #16
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005186:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005190:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f7ff fefa 	bl	8004f8c <HAL_SD_GetCardState>
 8005198:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b06      	cmp	r3, #6
 80051ac:	d002      	beq.n	80051b4 <SD_DMARxAbort+0x3a>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b05      	cmp	r3, #5
 80051b2:	d10a      	bne.n	80051ca <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f003 fbc7 	bl	800894c <SDMMC_CmdStopTransfer>
 80051be:	4602      	mov	r2, r0
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c4:	431a      	orrs	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d103      	bne.n	80051da <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f7ff fc66 	bl	8004aa4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80051d8:	e002      	b.n	80051e0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f7fc fb0a 	bl	80017f4 <HAL_SD_ErrorCallback>
}
 80051e0:	bf00      	nop
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80051e8:	b5b0      	push	{r4, r5, r7, lr}
 80051ea:	b094      	sub	sp, #80	@ 0x50
 80051ec:	af04      	add	r7, sp, #16
 80051ee:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80051f0:	2301      	movs	r3, #1
 80051f2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f003 fa78 	bl	80086ee <SDIO_GetPowerState>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d102      	bne.n	800520a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005204:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005208:	e0b8      	b.n	800537c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520e:	2b03      	cmp	r3, #3
 8005210:	d02f      	beq.n	8005272 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4618      	mov	r0, r3
 8005218:	f003 fca2 	bl	8008b60 <SDMMC_CmdSendCID>
 800521c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800521e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <SD_InitCard+0x40>
    {
      return errorstate;
 8005224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005226:	e0a9      	b.n	800537c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2100      	movs	r1, #0
 800522e:	4618      	mov	r0, r3
 8005230:	f003 faa2 	bl	8008778 <SDIO_GetResponse>
 8005234:	4602      	mov	r2, r0
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2104      	movs	r1, #4
 8005240:	4618      	mov	r0, r3
 8005242:	f003 fa99 	bl	8008778 <SDIO_GetResponse>
 8005246:	4602      	mov	r2, r0
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2108      	movs	r1, #8
 8005252:	4618      	mov	r0, r3
 8005254:	f003 fa90 	bl	8008778 <SDIO_GetResponse>
 8005258:	4602      	mov	r2, r0
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	210c      	movs	r1, #12
 8005264:	4618      	mov	r0, r3
 8005266:	f003 fa87 	bl	8008778 <SDIO_GetResponse>
 800526a:	4602      	mov	r2, r0
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005276:	2b03      	cmp	r3, #3
 8005278:	d00d      	beq.n	8005296 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f107 020e 	add.w	r2, r7, #14
 8005282:	4611      	mov	r1, r2
 8005284:	4618      	mov	r0, r3
 8005286:	f003 fca8 	bl	8008bda <SDMMC_CmdSetRelAdd>
 800528a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800528c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <SD_InitCard+0xae>
    {
      return errorstate;
 8005292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005294:	e072      	b.n	800537c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800529a:	2b03      	cmp	r3, #3
 800529c:	d036      	beq.n	800530c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800529e:	89fb      	ldrh	r3, [r7, #14]
 80052a0:	461a      	mov	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ae:	041b      	lsls	r3, r3, #16
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f003 fc72 	bl	8008b9c <SDMMC_CmdSendCSD>
 80052b8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80052ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80052c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052c2:	e05b      	b.n	800537c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2100      	movs	r1, #0
 80052ca:	4618      	mov	r0, r3
 80052cc:	f003 fa54 	bl	8008778 <SDIO_GetResponse>
 80052d0:	4602      	mov	r2, r0
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2104      	movs	r1, #4
 80052dc:	4618      	mov	r0, r3
 80052de:	f003 fa4b 	bl	8008778 <SDIO_GetResponse>
 80052e2:	4602      	mov	r2, r0
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2108      	movs	r1, #8
 80052ee:	4618      	mov	r0, r3
 80052f0:	f003 fa42 	bl	8008778 <SDIO_GetResponse>
 80052f4:	4602      	mov	r2, r0
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	210c      	movs	r1, #12
 8005300:	4618      	mov	r0, r3
 8005302:	f003 fa39 	bl	8008778 <SDIO_GetResponse>
 8005306:	4602      	mov	r2, r0
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2104      	movs	r1, #4
 8005312:	4618      	mov	r0, r3
 8005314:	f003 fa30 	bl	8008778 <SDIO_GetResponse>
 8005318:	4603      	mov	r3, r0
 800531a:	0d1a      	lsrs	r2, r3, #20
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005320:	f107 0310 	add.w	r3, r7, #16
 8005324:	4619      	mov	r1, r3
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7ff fbc6 	bl	8004ab8 <HAL_SD_GetCardCSD>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005332:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005336:	e021      	b.n	800537c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6819      	ldr	r1, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005340:	041b      	lsls	r3, r3, #16
 8005342:	2200      	movs	r2, #0
 8005344:	461c      	mov	r4, r3
 8005346:	4615      	mov	r5, r2
 8005348:	4622      	mov	r2, r4
 800534a:	462b      	mov	r3, r5
 800534c:	4608      	mov	r0, r1
 800534e:	f003 fb1f 	bl	8008990 <SDMMC_CmdSelDesel>
 8005352:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <SD_InitCard+0x176>
  {
    return errorstate;
 800535a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800535c:	e00e      	b.n	800537c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681d      	ldr	r5, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	466c      	mov	r4, sp
 8005366:	f103 0210 	add.w	r2, r3, #16
 800536a:	ca07      	ldmia	r2, {r0, r1, r2}
 800536c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005370:	3304      	adds	r3, #4
 8005372:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005374:	4628      	mov	r0, r5
 8005376:	f003 f963 	bl	8008640 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3740      	adds	r7, #64	@ 0x40
 8005380:	46bd      	mov	sp, r7
 8005382:	bdb0      	pop	{r4, r5, r7, pc}

08005384 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	617b      	str	r3, [r7, #20]
 8005394:	2300      	movs	r3, #0
 8005396:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4618      	mov	r0, r3
 800539e:	f003 fb1a 	bl	80089d6 <SDMMC_CmdGoIdleState>
 80053a2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <SD_PowerON+0x2a>
  {
    return errorstate;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	e072      	b.n	8005494 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f003 fb2d 	bl	8008a12 <SDMMC_CmdOperCond>
 80053b8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00d      	beq.n	80053dc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f003 fb03 	bl	80089d6 <SDMMC_CmdGoIdleState>
 80053d0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d004      	beq.n	80053e2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	e05b      	b.n	8005494 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d137      	bne.n	800545a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2100      	movs	r1, #0
 80053f0:	4618      	mov	r0, r3
 80053f2:	f003 fb2d 	bl	8008a50 <SDMMC_CmdAppCommand>
 80053f6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d02d      	beq.n	800545a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80053fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005402:	e047      	b.n	8005494 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2100      	movs	r1, #0
 800540a:	4618      	mov	r0, r3
 800540c:	f003 fb20 	bl	8008a50 <SDMMC_CmdAppCommand>
 8005410:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <SD_PowerON+0x98>
    {
      return errorstate;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	e03b      	b.n	8005494 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	491e      	ldr	r1, [pc, #120]	@ (800549c <SD_PowerON+0x118>)
 8005422:	4618      	mov	r0, r3
 8005424:	f003 fb36 	bl	8008a94 <SDMMC_CmdAppOperCommand>
 8005428:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005430:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005434:	e02e      	b.n	8005494 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2100      	movs	r1, #0
 800543c:	4618      	mov	r0, r3
 800543e:	f003 f99b 	bl	8008778 <SDIO_GetResponse>
 8005442:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	0fdb      	lsrs	r3, r3, #31
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <SD_PowerON+0xcc>
 800544c:	2301      	movs	r3, #1
 800544e:	e000      	b.n	8005452 <SD_PowerON+0xce>
 8005450:	2300      	movs	r3, #0
 8005452:	613b      	str	r3, [r7, #16]

    count++;
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	3301      	adds	r3, #1
 8005458:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005460:	4293      	cmp	r3, r2
 8005462:	d802      	bhi.n	800546a <SD_PowerON+0xe6>
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0cc      	beq.n	8005404 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005470:	4293      	cmp	r3, r2
 8005472:	d902      	bls.n	800547a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005474:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005478:	e00c      	b.n	8005494 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
 800548a:	e002      	b.n	8005492 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3718      	adds	r7, #24
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	c1100000 	.word	0xc1100000

080054a0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80054b0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80054b4:	e018      	b.n	80054e8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	4619      	mov	r1, r3
 80054c2:	4610      	mov	r0, r2
 80054c4:	f003 fbaa 	bl	8008c1c <SDMMC_CmdSendStatus>
 80054c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	e009      	b.n	80054e8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2100      	movs	r1, #0
 80054da:	4618      	mov	r0, r3
 80054dc:	f003 f94c 	bl	8008778 <SDIO_GetResponse>
 80054e0:	4602      	mov	r2, r0
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2100      	movs	r1, #0
 8005506:	4618      	mov	r0, r3
 8005508:	f003 f936 	bl	8008778 <SDIO_GetResponse>
 800550c:	4603      	mov	r3, r0
 800550e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005516:	d102      	bne.n	800551e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005518:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800551c:	e02f      	b.n	800557e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800551e:	f107 030c 	add.w	r3, r7, #12
 8005522:	4619      	mov	r1, r3
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f879 	bl	800561c <SD_FindSCR>
 800552a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	e023      	b.n	800557e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01c      	beq.n	800557a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005548:	041b      	lsls	r3, r3, #16
 800554a:	4619      	mov	r1, r3
 800554c:	4610      	mov	r0, r2
 800554e:	f003 fa7f 	bl	8008a50 <SDMMC_CmdAppCommand>
 8005552:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	e00f      	b.n	800557e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2102      	movs	r1, #2
 8005564:	4618      	mov	r0, r3
 8005566:	f003 fab8 	bl	8008ada <SDMMC_CmdBusWidth>
 800556a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	e003      	b.n	800557e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005576:	2300      	movs	r3, #0
 8005578:	e001      	b.n	800557e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800557a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800557e:	4618      	mov	r0, r3
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b086      	sub	sp, #24
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800558e:	2300      	movs	r3, #0
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	2300      	movs	r3, #0
 8005594:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2100      	movs	r1, #0
 800559c:	4618      	mov	r0, r3
 800559e:	f003 f8eb 	bl	8008778 <SDIO_GetResponse>
 80055a2:	4603      	mov	r3, r0
 80055a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055ac:	d102      	bne.n	80055b4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80055ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80055b2:	e02f      	b.n	8005614 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80055b4:	f107 030c 	add.w	r3, r7, #12
 80055b8:	4619      	mov	r1, r3
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f82e 	bl	800561c <SD_FindSCR>
 80055c0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d001      	beq.n	80055cc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	e023      	b.n	8005614 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d01c      	beq.n	8005610 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055de:	041b      	lsls	r3, r3, #16
 80055e0:	4619      	mov	r1, r3
 80055e2:	4610      	mov	r0, r2
 80055e4:	f003 fa34 	bl	8008a50 <SDMMC_CmdAppCommand>
 80055e8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	e00f      	b.n	8005614 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2100      	movs	r1, #0
 80055fa:	4618      	mov	r0, r3
 80055fc:	f003 fa6d 	bl	8008ada <SDMMC_CmdBusWidth>
 8005600:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	e003      	b.n	8005614 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800560c:	2300      	movs	r3, #0
 800560e:	e001      	b.n	8005614 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005610:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005614:	4618      	mov	r0, r3
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800561c:	b590      	push	{r4, r7, lr}
 800561e:	b08f      	sub	sp, #60	@ 0x3c
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005626:	f7fd f9bf 	bl	80029a8 <HAL_GetTick>
 800562a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005630:	2300      	movs	r3, #0
 8005632:	60bb      	str	r3, [r7, #8]
 8005634:	2300      	movs	r3, #0
 8005636:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2108      	movs	r1, #8
 8005642:	4618      	mov	r0, r3
 8005644:	f003 f8d7 	bl	80087f6 <SDMMC_CmdBlockLength>
 8005648:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005652:	e0b9      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	4619      	mov	r1, r3
 8005660:	4610      	mov	r0, r2
 8005662:	f003 f9f5 	bl	8008a50 <SDMMC_CmdAppCommand>
 8005666:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <SD_FindSCR+0x56>
  {
    return errorstate;
 800566e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005670:	e0aa      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005672:	f04f 33ff 	mov.w	r3, #4294967295
 8005676:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005678:	2308      	movs	r3, #8
 800567a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800567c:	2330      	movs	r3, #48	@ 0x30
 800567e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005680:	2302      	movs	r3, #2
 8005682:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005684:	2300      	movs	r3, #0
 8005686:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005688:	2301      	movs	r3, #1
 800568a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f107 0210 	add.w	r2, r7, #16
 8005694:	4611      	mov	r1, r2
 8005696:	4618      	mov	r0, r3
 8005698:	f003 f881 	bl	800879e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4618      	mov	r0, r3
 80056a2:	f003 fa3c 	bl	8008b1e <SDMMC_CmdSendSCR>
 80056a6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80056a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d02a      	beq.n	8005704 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80056ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b0:	e08a      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00f      	beq.n	80056e0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6819      	ldr	r1, [r3, #0]
 80056c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	f107 0208 	add.w	r2, r7, #8
 80056cc:	18d4      	adds	r4, r2, r3
 80056ce:	4608      	mov	r0, r1
 80056d0:	f002 ffe1 	bl	8008696 <SDIO_ReadFIFO>
 80056d4:	4603      	mov	r3, r0
 80056d6:	6023      	str	r3, [r4, #0]
      index++;
 80056d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056da:	3301      	adds	r3, #1
 80056dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80056de:	e006      	b.n	80056ee <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d012      	beq.n	8005714 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80056ee:	f7fd f95b 	bl	80029a8 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fc:	d102      	bne.n	8005704 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80056fe:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005702:	e061      	b.n	80057c8 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800570a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800570e:	2b00      	cmp	r3, #0
 8005710:	d0cf      	beq.n	80056b2 <SD_FindSCR+0x96>
 8005712:	e000      	b.n	8005716 <SD_FindSCR+0xfa>
      break;
 8005714:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800571c:	f003 0308 	and.w	r3, r3, #8
 8005720:	2b00      	cmp	r3, #0
 8005722:	d106      	bne.n	8005732 <SD_FindSCR+0x116>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800572a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800572e:	2b00      	cmp	r3, #0
 8005730:	d005      	beq.n	800573e <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2208      	movs	r2, #8
 8005738:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800573a:	2308      	movs	r3, #8
 800573c:	e044      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2202      	movs	r2, #2
 8005752:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005754:	2302      	movs	r3, #2
 8005756:	e037      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800575e:	f003 0320 	and.w	r3, r3, #32
 8005762:	2b00      	cmp	r3, #0
 8005764:	d005      	beq.n	8005772 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2220      	movs	r2, #32
 800576c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800576e:	2320      	movs	r3, #32
 8005770:	e02a      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f240 523a 	movw	r2, #1338	@ 0x53a
 800577a:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	061a      	lsls	r2, r3, #24
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	021b      	lsls	r3, r3, #8
 8005784:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005788:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	0a1b      	lsrs	r3, r3, #8
 800578e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005792:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	0e1b      	lsrs	r3, r3, #24
 8005798:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800579a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579c:	601a      	str	r2, [r3, #0]
    scr++;
 800579e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a0:	3304      	adds	r3, #4
 80057a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	061a      	lsls	r2, r3, #24
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	021b      	lsls	r3, r3, #8
 80057ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80057b0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	0a1b      	lsrs	r3, r3, #8
 80057b6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057ba:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	0e1b      	lsrs	r3, r3, #24
 80057c0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	373c      	adds	r7, #60	@ 0x3c
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd90      	pop	{r4, r7, pc}

080057d0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057dc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d03f      	beq.n	800586a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80057ea:	2300      	movs	r3, #0
 80057ec:	617b      	str	r3, [r7, #20]
 80057ee:	e033      	b.n	8005858 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f002 ff4e 	bl	8008696 <SDIO_ReadFIFO>
 80057fa:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	3301      	adds	r3, #1
 8005808:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	3b01      	subs	r3, #1
 800580e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	0a1b      	lsrs	r3, r3, #8
 8005814:	b2da      	uxtb	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	701a      	strb	r2, [r3, #0]
      tmp++;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3301      	adds	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	3b01      	subs	r3, #1
 8005824:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	0c1b      	lsrs	r3, r3, #16
 800582a:	b2da      	uxtb	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	3301      	adds	r3, #1
 8005834:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	3b01      	subs	r3, #1
 800583a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	0e1b      	lsrs	r3, r3, #24
 8005840:	b2da      	uxtb	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	3301      	adds	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	3b01      	subs	r3, #1
 8005850:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	3301      	adds	r3, #1
 8005856:	617b      	str	r3, [r7, #20]
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	2b07      	cmp	r3, #7
 800585c:	d9c8      	bls.n	80057f0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800586a:	bf00      	nop
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b086      	sub	sp, #24
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005884:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d043      	beq.n	8005914 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800588c:	2300      	movs	r3, #0
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	e037      	b.n	8005902 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	3301      	adds	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	021a      	lsls	r2, r3, #8
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	3301      	adds	r3, #1
 80058b4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	3b01      	subs	r3, #1
 80058ba:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	041a      	lsls	r2, r3, #16
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	3301      	adds	r3, #1
 80058cc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	3b01      	subs	r3, #1
 80058d2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	061a      	lsls	r2, r3, #24
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	4313      	orrs	r3, r2
 80058de:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	3301      	adds	r3, #1
 80058e4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	3b01      	subs	r3, #1
 80058ea:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f107 0208 	add.w	r2, r7, #8
 80058f4:	4611      	mov	r1, r2
 80058f6:	4618      	mov	r0, r3
 80058f8:	f002 feda 	bl	80086b0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	3301      	adds	r3, #1
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2b07      	cmp	r3, #7
 8005906:	d9c4      	bls.n	8005892 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005914:	bf00      	nop
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e07b      	b.n	8005a26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005932:	2b00      	cmp	r3, #0
 8005934:	d108      	bne.n	8005948 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800593e:	d009      	beq.n	8005954 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	61da      	str	r2, [r3, #28]
 8005946:	e005      	b.n	8005954 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d106      	bne.n	8005974 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7fc f908 	bl	8001b84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800598a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800599c:	431a      	orrs	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	431a      	orrs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059c4:	431a      	orrs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d8:	ea42 0103 	orr.w	r1, r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	0c1b      	lsrs	r3, r3, #16
 80059f2:	f003 0104 	and.w	r1, r3, #4
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	f003 0210 	and.w	r2, r3, #16
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b088      	sub	sp, #32
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	603b      	str	r3, [r7, #0]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a3e:	f7fc ffb3 	bl	80029a8 <HAL_GetTick>
 8005a42:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005a44:	88fb      	ldrh	r3, [r7, #6]
 8005a46:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d001      	beq.n	8005a58 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005a54:	2302      	movs	r3, #2
 8005a56:	e12a      	b.n	8005cae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d002      	beq.n	8005a64 <HAL_SPI_Transmit+0x36>
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d101      	bne.n	8005a68 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e122      	b.n	8005cae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_SPI_Transmit+0x48>
 8005a72:	2302      	movs	r3, #2
 8005a74:	e11b      	b.n	8005cae <HAL_SPI_Transmit+0x280>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2203      	movs	r2, #3
 8005a82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	88fa      	ldrh	r2, [r7, #6]
 8005a96:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	88fa      	ldrh	r2, [r7, #6]
 8005a9c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ac4:	d10f      	bne.n	8005ae6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ad4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ae4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005af0:	2b40      	cmp	r3, #64	@ 0x40
 8005af2:	d007      	beq.n	8005b04 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b0c:	d152      	bne.n	8005bb4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_SPI_Transmit+0xee>
 8005b16:	8b7b      	ldrh	r3, [r7, #26]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d145      	bne.n	8005ba8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b20:	881a      	ldrh	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b2c:	1c9a      	adds	r2, r3, #2
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b40:	e032      	b.n	8005ba8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d112      	bne.n	8005b76 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b54:	881a      	ldrh	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b60:	1c9a      	adds	r2, r3, #2
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	b29a      	uxth	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b74:	e018      	b.n	8005ba8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b76:	f7fc ff17 	bl	80029a8 <HAL_GetTick>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d803      	bhi.n	8005b8e <HAL_SPI_Transmit+0x160>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b8c:	d102      	bne.n	8005b94 <HAL_SPI_Transmit+0x166>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d109      	bne.n	8005ba8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e082      	b.n	8005cae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1c7      	bne.n	8005b42 <HAL_SPI_Transmit+0x114>
 8005bb2:	e053      	b.n	8005c5c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <HAL_SPI_Transmit+0x194>
 8005bbc:	8b7b      	ldrh	r3, [r7, #26]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d147      	bne.n	8005c52 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	330c      	adds	r3, #12
 8005bcc:	7812      	ldrb	r2, [r2, #0]
 8005bce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005be8:	e033      	b.n	8005c52 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d113      	bne.n	8005c20 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	330c      	adds	r3, #12
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c1e:	e018      	b.n	8005c52 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c20:	f7fc fec2 	bl	80029a8 <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d803      	bhi.n	8005c38 <HAL_SPI_Transmit+0x20a>
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c36:	d102      	bne.n	8005c3e <HAL_SPI_Transmit+0x210>
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d109      	bne.n	8005c52 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e02d      	b.n	8005cae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1c6      	bne.n	8005bea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c5c:	69fa      	ldr	r2, [r7, #28]
 8005c5e:	6839      	ldr	r1, [r7, #0]
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 f9cf 	bl	8006004 <SPI_EndRxTxTransaction>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10a      	bne.n	8005c90 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	617b      	str	r3, [r7, #20]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	617b      	str	r3, [r7, #20]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	617b      	str	r3, [r7, #20]
 8005c8e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005cac:	2300      	movs	r3, #0
  }
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3720      	adds	r7, #32
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
	...

08005cb8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b088      	sub	sp, #32
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	099b      	lsrs	r3, r3, #6
 8005cd4:	f003 0301 	and.w	r3, r3, #1
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10f      	bne.n	8005cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	099b      	lsrs	r3, r3, #6
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d004      	beq.n	8005cfc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	4798      	blx	r3
    return;
 8005cfa:	e0d7      	b.n	8005eac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	085b      	lsrs	r3, r3, #1
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00a      	beq.n	8005d1e <HAL_SPI_IRQHandler+0x66>
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	09db      	lsrs	r3, r3, #7
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d004      	beq.n	8005d1e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	4798      	blx	r3
    return;
 8005d1c:	e0c6      	b.n	8005eac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	095b      	lsrs	r3, r3, #5
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10c      	bne.n	8005d44 <HAL_SPI_IRQHandler+0x8c>
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	099b      	lsrs	r3, r3, #6
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d106      	bne.n	8005d44 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	0a1b      	lsrs	r3, r3, #8
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 80b4 	beq.w	8005eac <HAL_SPI_IRQHandler+0x1f4>
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	095b      	lsrs	r3, r3, #5
 8005d48:	f003 0301 	and.w	r3, r3, #1
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 80ad 	beq.w	8005eac <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	099b      	lsrs	r3, r3, #6
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d023      	beq.n	8005da6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d011      	beq.n	8005d8e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d6e:	f043 0204 	orr.w	r2, r3, #4
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d76:	2300      	movs	r3, #0
 8005d78:	617b      	str	r3, [r7, #20]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	617b      	str	r3, [r7, #20]
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	e00b      	b.n	8005da6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d8e:	2300      	movs	r3, #0
 8005d90:	613b      	str	r3, [r7, #16]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	613b      	str	r3, [r7, #16]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	613b      	str	r3, [r7, #16]
 8005da2:	693b      	ldr	r3, [r7, #16]
        return;
 8005da4:	e082      	b.n	8005eac <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	095b      	lsrs	r3, r3, #5
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d014      	beq.n	8005ddc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005db6:	f043 0201 	orr.w	r2, r3, #1
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	60fb      	str	r3, [r7, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	60fb      	str	r3, [r7, #12]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	0a1b      	lsrs	r3, r3, #8
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00c      	beq.n	8005e02 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dec:	f043 0208 	orr.w	r2, r3, #8
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005df4:	2300      	movs	r3, #0
 8005df6:	60bb      	str	r3, [r7, #8]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	60bb      	str	r3, [r7, #8]
 8005e00:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d04f      	beq.n	8005eaa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e18:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d104      	bne.n	8005e36 <HAL_SPI_IRQHandler+0x17e>
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d034      	beq.n	8005ea0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 0203 	bic.w	r2, r2, #3
 8005e44:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d011      	beq.n	8005e72 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e52:	4a18      	ldr	r2, [pc, #96]	@ (8005eb4 <HAL_SPI_IRQHandler+0x1fc>)
 8005e54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fd f85c 	bl	8002f18 <HAL_DMA_Abort_IT>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d005      	beq.n	8005e72 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d016      	beq.n	8005ea8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e7e:	4a0d      	ldr	r2, [pc, #52]	@ (8005eb4 <HAL_SPI_IRQHandler+0x1fc>)
 8005e80:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fd f846 	bl	8002f18 <HAL_DMA_Abort_IT>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00a      	beq.n	8005ea8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005e9e:	e003      	b.n	8005ea8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f809 	bl	8005eb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005ea6:	e000      	b.n	8005eaa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005ea8:	bf00      	nop
    return;
 8005eaa:	bf00      	nop
  }
}
 8005eac:	3720      	adds	r7, #32
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	08005ecd 	.word	0x08005ecd

08005eb8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f7ff ffe6 	bl	8005eb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005eec:	bf00      	nop
 8005eee:	3710      	adds	r7, #16
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b088      	sub	sp, #32
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	603b      	str	r3, [r7, #0]
 8005f00:	4613      	mov	r3, r2
 8005f02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f04:	f7fc fd50 	bl	80029a8 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0c:	1a9b      	subs	r3, r3, r2
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	4413      	add	r3, r2
 8005f12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f14:	f7fc fd48 	bl	80029a8 <HAL_GetTick>
 8005f18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f1a:	4b39      	ldr	r3, [pc, #228]	@ (8006000 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	015b      	lsls	r3, r3, #5
 8005f20:	0d1b      	lsrs	r3, r3, #20
 8005f22:	69fa      	ldr	r2, [r7, #28]
 8005f24:	fb02 f303 	mul.w	r3, r2, r3
 8005f28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f2a:	e055      	b.n	8005fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f32:	d051      	beq.n	8005fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f34:	f7fc fd38 	bl	80029a8 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	69fa      	ldr	r2, [r7, #28]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d902      	bls.n	8005f4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d13d      	bne.n	8005fc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f62:	d111      	bne.n	8005f88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f6c:	d004      	beq.n	8005f78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f76:	d107      	bne.n	8005f88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f90:	d10f      	bne.n	8005fb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e018      	b.n	8005ff8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d102      	bne.n	8005fd2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61fb      	str	r3, [r7, #28]
 8005fd0:	e002      	b.n	8005fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689a      	ldr	r2, [r3, #8]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	bf0c      	ite	eq
 8005fe8:	2301      	moveq	r3, #1
 8005fea:	2300      	movne	r3, #0
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	461a      	mov	r2, r3
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d19a      	bne.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3720      	adds	r7, #32
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	20000010 	.word	0x20000010

08006004 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b088      	sub	sp, #32
 8006008:	af02      	add	r7, sp, #8
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	2201      	movs	r2, #1
 8006018:	2102      	movs	r1, #2
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f7ff ff6a 	bl	8005ef4 <SPI_WaitFlagStateUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d007      	beq.n	8006036 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800602a:	f043 0220 	orr.w	r2, r3, #32
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e032      	b.n	800609c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006036:	4b1b      	ldr	r3, [pc, #108]	@ (80060a4 <SPI_EndRxTxTransaction+0xa0>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a1b      	ldr	r2, [pc, #108]	@ (80060a8 <SPI_EndRxTxTransaction+0xa4>)
 800603c:	fba2 2303 	umull	r2, r3, r2, r3
 8006040:	0d5b      	lsrs	r3, r3, #21
 8006042:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006046:	fb02 f303 	mul.w	r3, r2, r3
 800604a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006054:	d112      	bne.n	800607c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	9300      	str	r3, [sp, #0]
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2200      	movs	r2, #0
 800605e:	2180      	movs	r1, #128	@ 0x80
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f7ff ff47 	bl	8005ef4 <SPI_WaitFlagStateUntilTimeout>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d016      	beq.n	800609a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006070:	f043 0220 	orr.w	r2, r3, #32
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e00f      	b.n	800609c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	3b01      	subs	r3, #1
 8006086:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006092:	2b80      	cmp	r3, #128	@ 0x80
 8006094:	d0f2      	beq.n	800607c <SPI_EndRxTxTransaction+0x78>
 8006096:	e000      	b.n	800609a <SPI_EndRxTxTransaction+0x96>
        break;
 8006098:	bf00      	nop
  }

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	20000010 	.word	0x20000010
 80060a8:	165e9f81 	.word	0x165e9f81

080060ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e041      	b.n	8006142 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d106      	bne.n	80060d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7fb fe56 	bl	8001d84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2202      	movs	r2, #2
 80060dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	3304      	adds	r3, #4
 80060e8:	4619      	mov	r1, r3
 80060ea:	4610      	mov	r0, r2
 80060ec:	f000 fcd2 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3708      	adds	r7, #8
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b082      	sub	sp, #8
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d101      	bne.n	800615c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e041      	b.n	80061e0 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b00      	cmp	r3, #0
 8006166:	d106      	bne.n	8006176 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7fb fdcf 	bl	8001d14 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2202      	movs	r2, #2
 800617a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	3304      	adds	r3, #4
 8006186:	4619      	mov	r1, r3
 8006188:	4610      	mov	r0, r2
 800618a:	f000 fc83 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3708      	adds	r7, #8
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d109      	bne.n	800620c <HAL_TIM_OC_Start+0x24>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b01      	cmp	r3, #1
 8006202:	bf14      	ite	ne
 8006204:	2301      	movne	r3, #1
 8006206:	2300      	moveq	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	e022      	b.n	8006252 <HAL_TIM_OC_Start+0x6a>
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	2b04      	cmp	r3, #4
 8006210:	d109      	bne.n	8006226 <HAL_TIM_OC_Start+0x3e>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b01      	cmp	r3, #1
 800621c:	bf14      	ite	ne
 800621e:	2301      	movne	r3, #1
 8006220:	2300      	moveq	r3, #0
 8006222:	b2db      	uxtb	r3, r3
 8006224:	e015      	b.n	8006252 <HAL_TIM_OC_Start+0x6a>
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	2b08      	cmp	r3, #8
 800622a:	d109      	bne.n	8006240 <HAL_TIM_OC_Start+0x58>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006232:	b2db      	uxtb	r3, r3
 8006234:	2b01      	cmp	r3, #1
 8006236:	bf14      	ite	ne
 8006238:	2301      	movne	r3, #1
 800623a:	2300      	moveq	r3, #0
 800623c:	b2db      	uxtb	r3, r3
 800623e:	e008      	b.n	8006252 <HAL_TIM_OC_Start+0x6a>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b01      	cmp	r3, #1
 800624a:	bf14      	ite	ne
 800624c:	2301      	movne	r3, #1
 800624e:	2300      	moveq	r3, #0
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e068      	b.n	800632c <HAL_TIM_OC_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d104      	bne.n	800626a <HAL_TIM_OC_Start+0x82>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006268:	e013      	b.n	8006292 <HAL_TIM_OC_Start+0xaa>
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b04      	cmp	r3, #4
 800626e:	d104      	bne.n	800627a <HAL_TIM_OC_Start+0x92>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006278:	e00b      	b.n	8006292 <HAL_TIM_OC_Start+0xaa>
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b08      	cmp	r3, #8
 800627e:	d104      	bne.n	800628a <HAL_TIM_OC_Start+0xa2>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2202      	movs	r2, #2
 8006284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006288:	e003      	b.n	8006292 <HAL_TIM_OC_Start+0xaa>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2202      	movs	r2, #2
 800628e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2201      	movs	r2, #1
 8006298:	6839      	ldr	r1, [r7, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fe0c 	bl	8006eb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a23      	ldr	r2, [pc, #140]	@ (8006334 <HAL_TIM_OC_Start+0x14c>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d107      	bne.n	80062ba <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1d      	ldr	r2, [pc, #116]	@ (8006334 <HAL_TIM_OC_Start+0x14c>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d018      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062cc:	d013      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a19      	ldr	r2, [pc, #100]	@ (8006338 <HAL_TIM_OC_Start+0x150>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d00e      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a17      	ldr	r2, [pc, #92]	@ (800633c <HAL_TIM_OC_Start+0x154>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d009      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a16      	ldr	r2, [pc, #88]	@ (8006340 <HAL_TIM_OC_Start+0x158>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d004      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a14      	ldr	r2, [pc, #80]	@ (8006344 <HAL_TIM_OC_Start+0x15c>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d111      	bne.n	800631a <HAL_TIM_OC_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f003 0307 	and.w	r3, r3, #7
 8006300:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2b06      	cmp	r3, #6
 8006306:	d010      	beq.n	800632a <HAL_TIM_OC_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f042 0201 	orr.w	r2, r2, #1
 8006316:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006318:	e007      	b.n	800632a <HAL_TIM_OC_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0201 	orr.w	r2, r2, #1
 8006328:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	40010000 	.word	0x40010000
 8006338:	40000400 	.word	0x40000400
 800633c:	40000800 	.word	0x40000800
 8006340:	40000c00 	.word	0x40000c00
 8006344:	40014000 	.word	0x40014000

08006348 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006352:	2300      	movs	r3, #0
 8006354:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d109      	bne.n	8006370 <HAL_TIM_OC_Start_IT+0x28>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b01      	cmp	r3, #1
 8006366:	bf14      	ite	ne
 8006368:	2301      	movne	r3, #1
 800636a:	2300      	moveq	r3, #0
 800636c:	b2db      	uxtb	r3, r3
 800636e:	e022      	b.n	80063b6 <HAL_TIM_OC_Start_IT+0x6e>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	2b04      	cmp	r3, #4
 8006374:	d109      	bne.n	800638a <HAL_TIM_OC_Start_IT+0x42>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	bf14      	ite	ne
 8006382:	2301      	movne	r3, #1
 8006384:	2300      	moveq	r3, #0
 8006386:	b2db      	uxtb	r3, r3
 8006388:	e015      	b.n	80063b6 <HAL_TIM_OC_Start_IT+0x6e>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d109      	bne.n	80063a4 <HAL_TIM_OC_Start_IT+0x5c>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b01      	cmp	r3, #1
 800639a:	bf14      	ite	ne
 800639c:	2301      	movne	r3, #1
 800639e:	2300      	moveq	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	e008      	b.n	80063b6 <HAL_TIM_OC_Start_IT+0x6e>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	bf14      	ite	ne
 80063b0:	2301      	movne	r3, #1
 80063b2:	2300      	moveq	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e0b3      	b.n	8006526 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d104      	bne.n	80063ce <HAL_TIM_OC_Start_IT+0x86>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063cc:	e013      	b.n	80063f6 <HAL_TIM_OC_Start_IT+0xae>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d104      	bne.n	80063de <HAL_TIM_OC_Start_IT+0x96>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2202      	movs	r2, #2
 80063d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063dc:	e00b      	b.n	80063f6 <HAL_TIM_OC_Start_IT+0xae>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d104      	bne.n	80063ee <HAL_TIM_OC_Start_IT+0xa6>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063ec:	e003      	b.n	80063f6 <HAL_TIM_OC_Start_IT+0xae>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2202      	movs	r2, #2
 80063f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b0c      	cmp	r3, #12
 80063fa:	d841      	bhi.n	8006480 <HAL_TIM_OC_Start_IT+0x138>
 80063fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006404 <HAL_TIM_OC_Start_IT+0xbc>)
 80063fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006402:	bf00      	nop
 8006404:	08006439 	.word	0x08006439
 8006408:	08006481 	.word	0x08006481
 800640c:	08006481 	.word	0x08006481
 8006410:	08006481 	.word	0x08006481
 8006414:	0800644b 	.word	0x0800644b
 8006418:	08006481 	.word	0x08006481
 800641c:	08006481 	.word	0x08006481
 8006420:	08006481 	.word	0x08006481
 8006424:	0800645d 	.word	0x0800645d
 8006428:	08006481 	.word	0x08006481
 800642c:	08006481 	.word	0x08006481
 8006430:	08006481 	.word	0x08006481
 8006434:	0800646f 	.word	0x0800646f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0202 	orr.w	r2, r2, #2
 8006446:	60da      	str	r2, [r3, #12]
      break;
 8006448:	e01d      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68da      	ldr	r2, [r3, #12]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f042 0204 	orr.w	r2, r2, #4
 8006458:	60da      	str	r2, [r3, #12]
      break;
 800645a:	e014      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f042 0208 	orr.w	r2, r2, #8
 800646a:	60da      	str	r2, [r3, #12]
      break;
 800646c:	e00b      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f042 0210 	orr.w	r2, r2, #16
 800647c:	60da      	str	r2, [r3, #12]
      break;
 800647e:	e002      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	73fb      	strb	r3, [r7, #15]
      break;
 8006484:	bf00      	nop
  }

  if (status == HAL_OK)
 8006486:	7bfb      	ldrb	r3, [r7, #15]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d14b      	bne.n	8006524 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2201      	movs	r2, #1
 8006492:	6839      	ldr	r1, [r7, #0]
 8006494:	4618      	mov	r0, r3
 8006496:	f000 fd0f 	bl	8006eb8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a24      	ldr	r2, [pc, #144]	@ (8006530 <HAL_TIM_OC_Start_IT+0x1e8>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d107      	bne.n	80064b4 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064b2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006530 <HAL_TIM_OC_Start_IT+0x1e8>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d018      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064c6:	d013      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a19      	ldr	r2, [pc, #100]	@ (8006534 <HAL_TIM_OC_Start_IT+0x1ec>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00e      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a18      	ldr	r2, [pc, #96]	@ (8006538 <HAL_TIM_OC_Start_IT+0x1f0>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d009      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a16      	ldr	r2, [pc, #88]	@ (800653c <HAL_TIM_OC_Start_IT+0x1f4>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a15      	ldr	r2, [pc, #84]	@ (8006540 <HAL_TIM_OC_Start_IT+0x1f8>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d111      	bne.n	8006514 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 0307 	and.w	r3, r3, #7
 80064fa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b06      	cmp	r3, #6
 8006500:	d010      	beq.n	8006524 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f042 0201 	orr.w	r2, r2, #1
 8006510:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006512:	e007      	b.n	8006524 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0201 	orr.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006524:	7bfb      	ldrb	r3, [r7, #15]
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40010000 	.word	0x40010000
 8006534:	40000400 	.word	0x40000400
 8006538:	40000800 	.word	0x40000800
 800653c:	40000c00 	.word	0x40000c00
 8006540:	40014000 	.word	0x40014000

08006544 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e097      	b.n	8006688 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	d106      	bne.n	8006572 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7fb fb8b 	bl	8001c88 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6812      	ldr	r2, [r2, #0]
 8006584:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006588:	f023 0307 	bic.w	r3, r3, #7
 800658c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3304      	adds	r3, #4
 8006596:	4619      	mov	r1, r3
 8006598:	4610      	mov	r0, r2
 800659a:	f000 fa7b 	bl	8006a94 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	4313      	orrs	r3, r2
 80065be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065c6:	f023 0303 	bic.w	r3, r3, #3
 80065ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	689a      	ldr	r2, [r3, #8]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	021b      	lsls	r3, r3, #8
 80065d6:	4313      	orrs	r3, r2
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	4313      	orrs	r3, r2
 80065dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80065e4:	f023 030c 	bic.w	r3, r3, #12
 80065e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80065f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	021b      	lsls	r3, r3, #8
 8006600:	4313      	orrs	r3, r2
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	4313      	orrs	r3, r2
 8006606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	011a      	lsls	r2, r3, #4
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	6a1b      	ldr	r3, [r3, #32]
 8006612:	031b      	lsls	r3, r3, #12
 8006614:	4313      	orrs	r3, r2
 8006616:	693a      	ldr	r2, [r7, #16]
 8006618:	4313      	orrs	r3, r2
 800661a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006622:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800662a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	011b      	lsls	r3, r3, #4
 8006636:	4313      	orrs	r3, r2
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	4313      	orrs	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2201      	movs	r2, #1
 800667a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80066a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80066a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80066b8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d110      	bne.n	80066e2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d102      	bne.n	80066cc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80066c6:	7b7b      	ldrb	r3, [r7, #13]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d001      	beq.n	80066d0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e069      	b.n	80067a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2202      	movs	r2, #2
 80066dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066e0:	e031      	b.n	8006746 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b04      	cmp	r3, #4
 80066e6:	d110      	bne.n	800670a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80066e8:	7bbb      	ldrb	r3, [r7, #14]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d102      	bne.n	80066f4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80066ee:	7b3b      	ldrb	r3, [r7, #12]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d001      	beq.n	80066f8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e055      	b.n	80067a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006708:	e01d      	b.n	8006746 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800670a:	7bfb      	ldrb	r3, [r7, #15]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d108      	bne.n	8006722 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006710:	7bbb      	ldrb	r3, [r7, #14]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d105      	bne.n	8006722 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006716:	7b7b      	ldrb	r3, [r7, #13]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d102      	bne.n	8006722 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800671c:	7b3b      	ldrb	r3, [r7, #12]
 800671e:	2b01      	cmp	r3, #1
 8006720:	d001      	beq.n	8006726 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e03e      	b.n	80067a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2202      	movs	r2, #2
 800672a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2202      	movs	r2, #2
 8006732:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2202      	movs	r2, #2
 800673a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2202      	movs	r2, #2
 8006742:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d003      	beq.n	8006754 <HAL_TIM_Encoder_Start+0xc4>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b04      	cmp	r3, #4
 8006750:	d008      	beq.n	8006764 <HAL_TIM_Encoder_Start+0xd4>
 8006752:	e00f      	b.n	8006774 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2201      	movs	r2, #1
 800675a:	2100      	movs	r1, #0
 800675c:	4618      	mov	r0, r3
 800675e:	f000 fbab 	bl	8006eb8 <TIM_CCxChannelCmd>
      break;
 8006762:	e016      	b.n	8006792 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2201      	movs	r2, #1
 800676a:	2104      	movs	r1, #4
 800676c:	4618      	mov	r0, r3
 800676e:	f000 fba3 	bl	8006eb8 <TIM_CCxChannelCmd>
      break;
 8006772:	e00e      	b.n	8006792 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2201      	movs	r2, #1
 800677a:	2100      	movs	r1, #0
 800677c:	4618      	mov	r0, r3
 800677e:	f000 fb9b 	bl	8006eb8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2201      	movs	r2, #1
 8006788:	2104      	movs	r1, #4
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fb94 	bl	8006eb8 <TIM_CCxChannelCmd>
      break;
 8006790:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f042 0201 	orr.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3710      	adds	r7, #16
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d020      	beq.n	8006810 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d01b      	beq.n	8006810 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f06f 0202 	mvn.w	r2, #2
 80067e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2201      	movs	r2, #1
 80067e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	f003 0303 	and.w	r3, r3, #3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f92e 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 80067fc:	e005      	b.n	800680a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7f9 ff14 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 f931 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f003 0304 	and.w	r3, r3, #4
 8006816:	2b00      	cmp	r3, #0
 8006818:	d020      	beq.n	800685c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f003 0304 	and.w	r3, r3, #4
 8006820:	2b00      	cmp	r3, #0
 8006822:	d01b      	beq.n	800685c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f06f 0204 	mvn.w	r2, #4
 800682c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2202      	movs	r2, #2
 8006832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800683e:	2b00      	cmp	r3, #0
 8006840:	d003      	beq.n	800684a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f908 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 8006848:	e005      	b.n	8006856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7f9 feee 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 f90b 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f003 0308 	and.w	r3, r3, #8
 8006862:	2b00      	cmp	r3, #0
 8006864:	d020      	beq.n	80068a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b00      	cmp	r3, #0
 800686e:	d01b      	beq.n	80068a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f06f 0208 	mvn.w	r2, #8
 8006878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2204      	movs	r2, #4
 800687e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	f003 0303 	and.w	r3, r3, #3
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f8e2 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 8006894:	e005      	b.n	80068a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7f9 fec8 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f8e5 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	f003 0310 	and.w	r3, r3, #16
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d020      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f003 0310 	and.w	r3, r3, #16
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01b      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f06f 0210 	mvn.w	r2, #16
 80068c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2208      	movs	r2, #8
 80068ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f8bc 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 80068e0:	e005      	b.n	80068ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f7f9 fea2 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f8bf 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00c      	beq.n	8006918 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f003 0301 	and.w	r3, r3, #1
 8006904:	2b00      	cmp	r3, #0
 8006906:	d007      	beq.n	8006918 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0201 	mvn.w	r2, #1
 8006910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f896 	bl	8006a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00c      	beq.n	800693c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006928:	2b00      	cmp	r3, #0
 800692a:	d007      	beq.n	800693c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fb5c 	bl	8006ff4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00c      	beq.n	8006960 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800694c:	2b00      	cmp	r3, #0
 800694e:	d007      	beq.n	8006960 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f890 	bl	8006a80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	f003 0320 	and.w	r3, r3, #32
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00c      	beq.n	8006984 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f003 0320 	and.w	r3, r3, #32
 8006970:	2b00      	cmp	r3, #0
 8006972:	d007      	beq.n	8006984 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f06f 0220 	mvn.w	r2, #32
 800697c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 fb2e 	bl	8006fe0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006984:	bf00      	nop
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b086      	sub	sp, #24
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006998:	2300      	movs	r3, #0
 800699a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d101      	bne.n	80069aa <HAL_TIM_OC_ConfigChannel+0x1e>
 80069a6:	2302      	movs	r3, #2
 80069a8:	e048      	b.n	8006a3c <HAL_TIM_OC_ConfigChannel+0xb0>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b0c      	cmp	r3, #12
 80069b6:	d839      	bhi.n	8006a2c <HAL_TIM_OC_ConfigChannel+0xa0>
 80069b8:	a201      	add	r2, pc, #4	@ (adr r2, 80069c0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80069ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069be:	bf00      	nop
 80069c0:	080069f5 	.word	0x080069f5
 80069c4:	08006a2d 	.word	0x08006a2d
 80069c8:	08006a2d 	.word	0x08006a2d
 80069cc:	08006a2d 	.word	0x08006a2d
 80069d0:	08006a03 	.word	0x08006a03
 80069d4:	08006a2d 	.word	0x08006a2d
 80069d8:	08006a2d 	.word	0x08006a2d
 80069dc:	08006a2d 	.word	0x08006a2d
 80069e0:	08006a11 	.word	0x08006a11
 80069e4:	08006a2d 	.word	0x08006a2d
 80069e8:	08006a2d 	.word	0x08006a2d
 80069ec:	08006a2d 	.word	0x08006a2d
 80069f0:	08006a1f 	.word	0x08006a1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68b9      	ldr	r1, [r7, #8]
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 f8d0 	bl	8006ba0 <TIM_OC1_SetConfig>
      break;
 8006a00:	e017      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	68b9      	ldr	r1, [r7, #8]
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f000 f92f 	bl	8006c6c <TIM_OC2_SetConfig>
      break;
 8006a0e:	e010      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68b9      	ldr	r1, [r7, #8]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 f994 	bl	8006d44 <TIM_OC3_SetConfig>
      break;
 8006a1c:	e009      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68b9      	ldr	r1, [r7, #8]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 f9f7 	bl	8006e18 <TIM_OC4_SetConfig>
      break;
 8006a2a:	e002      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a37      	ldr	r2, [pc, #220]	@ (8006b84 <TIM_Base_SetConfig+0xf0>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d00f      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab2:	d00b      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a34      	ldr	r2, [pc, #208]	@ (8006b88 <TIM_Base_SetConfig+0xf4>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d007      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a33      	ldr	r2, [pc, #204]	@ (8006b8c <TIM_Base_SetConfig+0xf8>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d003      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a32      	ldr	r2, [pc, #200]	@ (8006b90 <TIM_Base_SetConfig+0xfc>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d108      	bne.n	8006ade <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a28      	ldr	r2, [pc, #160]	@ (8006b84 <TIM_Base_SetConfig+0xf0>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d01b      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aec:	d017      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a25      	ldr	r2, [pc, #148]	@ (8006b88 <TIM_Base_SetConfig+0xf4>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d013      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a24      	ldr	r2, [pc, #144]	@ (8006b8c <TIM_Base_SetConfig+0xf8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d00f      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a23      	ldr	r2, [pc, #140]	@ (8006b90 <TIM_Base_SetConfig+0xfc>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00b      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a22      	ldr	r2, [pc, #136]	@ (8006b94 <TIM_Base_SetConfig+0x100>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d007      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a21      	ldr	r2, [pc, #132]	@ (8006b98 <TIM_Base_SetConfig+0x104>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d003      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a20      	ldr	r2, [pc, #128]	@ (8006b9c <TIM_Base_SetConfig+0x108>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d108      	bne.n	8006b30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	695b      	ldr	r3, [r3, #20]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	689a      	ldr	r2, [r3, #8]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a0c      	ldr	r2, [pc, #48]	@ (8006b84 <TIM_Base_SetConfig+0xf0>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d103      	bne.n	8006b5e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	691a      	ldr	r2, [r3, #16]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f043 0204 	orr.w	r2, r3, #4
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	601a      	str	r2, [r3, #0]
}
 8006b76:	bf00      	nop
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	40010000 	.word	0x40010000
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40000800 	.word	0x40000800
 8006b90:	40000c00 	.word	0x40000c00
 8006b94:	40014000 	.word	0x40014000
 8006b98:	40014400 	.word	0x40014400
 8006b9c:	40014800 	.word	0x40014800

08006ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	f023 0201 	bic.w	r2, r3, #1
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f023 0303 	bic.w	r3, r3, #3
 8006bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f023 0302 	bic.w	r3, r3, #2
 8006be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	697a      	ldr	r2, [r7, #20]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c68 <TIM_OC1_SetConfig+0xc8>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d10c      	bne.n	8006c16 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	f023 0308 	bic.w	r3, r3, #8
 8006c02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f023 0304 	bic.w	r3, r3, #4
 8006c14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a13      	ldr	r2, [pc, #76]	@ (8006c68 <TIM_OC1_SetConfig+0xc8>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d111      	bne.n	8006c42 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	695b      	ldr	r3, [r3, #20]
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	699b      	ldr	r3, [r3, #24]
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	685a      	ldr	r2, [r3, #4]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	621a      	str	r2, [r3, #32]
}
 8006c5c:	bf00      	nop
 8006c5e:	371c      	adds	r7, #28
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr
 8006c68:	40010000 	.word	0x40010000

08006c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	f023 0210 	bic.w	r2, r3, #16
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	021b      	lsls	r3, r3, #8
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	f023 0320 	bic.w	r3, r3, #32
 8006cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d40 <TIM_OC2_SetConfig+0xd4>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d10d      	bne.n	8006ce8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	011b      	lsls	r3, r3, #4
 8006cda:	697a      	ldr	r2, [r7, #20]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ce6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a15      	ldr	r2, [pc, #84]	@ (8006d40 <TIM_OC2_SetConfig+0xd4>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d113      	bne.n	8006d18 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	621a      	str	r2, [r3, #32]
}
 8006d32:	bf00      	nop
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	40010000 	.word	0x40010000

08006d44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f023 0303 	bic.w	r3, r3, #3
 8006d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	021b      	lsls	r3, r3, #8
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8006e14 <TIM_OC3_SetConfig+0xd0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d10d      	bne.n	8006dbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006da8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	021b      	lsls	r3, r3, #8
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006dbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a14      	ldr	r2, [pc, #80]	@ (8006e14 <TIM_OC3_SetConfig+0xd0>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d113      	bne.n	8006dee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	011b      	lsls	r3, r3, #4
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	621a      	str	r2, [r3, #32]
}
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	40010000 	.word	0x40010000

08006e18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	021b      	lsls	r3, r3, #8
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	031b      	lsls	r3, r3, #12
 8006e6a:	693a      	ldr	r2, [r7, #16]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a10      	ldr	r2, [pc, #64]	@ (8006eb4 <TIM_OC4_SetConfig+0x9c>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d109      	bne.n	8006e8c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	695b      	ldr	r3, [r3, #20]
 8006e84:	019b      	lsls	r3, r3, #6
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	693a      	ldr	r2, [r7, #16]
 8006ea4:	621a      	str	r2, [r3, #32]
}
 8006ea6:	bf00      	nop
 8006ea8:	371c      	adds	r7, #28
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	40010000 	.word	0x40010000

08006eb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	f003 031f 	and.w	r3, r3, #31
 8006eca:	2201      	movs	r2, #1
 8006ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6a1a      	ldr	r2, [r3, #32]
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	401a      	ands	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6a1a      	ldr	r2, [r3, #32]
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	f003 031f 	and.w	r3, r3, #31
 8006eea:	6879      	ldr	r1, [r7, #4]
 8006eec:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef0:	431a      	orrs	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	621a      	str	r2, [r3, #32]
}
 8006ef6:	bf00      	nop
 8006ef8:	371c      	adds	r7, #28
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
	...

08006f04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d101      	bne.n	8006f1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f18:	2302      	movs	r3, #2
 8006f1a:	e050      	b.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d018      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f68:	d013      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a18      	ldr	r2, [pc, #96]	@ (8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00e      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a16      	ldr	r2, [pc, #88]	@ (8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d009      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a15      	ldr	r2, [pc, #84]	@ (8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d004      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a13      	ldr	r2, [pc, #76]	@ (8006fdc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d10c      	bne.n	8006fac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	40000800 	.word	0x40000800
 8006fd8:	40000c00 	.word	0x40000c00
 8006fdc:	40014000 	.word	0x40014000

08006fe0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ffc:	bf00      	nop
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e042      	b.n	80070a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b00      	cmp	r3, #0
 8007024:	d106      	bne.n	8007034 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f7fa fee6 	bl	8001e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2224      	movs	r2, #36	@ 0x24
 8007038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68da      	ldr	r2, [r3, #12]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800704a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f001 f883 	bl	8008158 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	691a      	ldr	r2, [r3, #16]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007060:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	695a      	ldr	r2, [r3, #20]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007070:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68da      	ldr	r2, [r3, #12]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007080:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2220      	movs	r2, #32
 800708c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2220      	movs	r2, #32
 8007094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3708      	adds	r7, #8
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08a      	sub	sp, #40	@ 0x28
 80070ac:	af02      	add	r7, sp, #8
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	603b      	str	r3, [r7, #0]
 80070b4:	4613      	mov	r3, r2
 80070b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070b8:	2300      	movs	r3, #0
 80070ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	2b20      	cmp	r3, #32
 80070c6:	d175      	bne.n	80071b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d002      	beq.n	80070d4 <HAL_UART_Transmit+0x2c>
 80070ce:	88fb      	ldrh	r3, [r7, #6]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e06e      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2221      	movs	r2, #33	@ 0x21
 80070e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070e6:	f7fb fc5f 	bl	80029a8 <HAL_GetTick>
 80070ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	88fa      	ldrh	r2, [r7, #6]
 80070f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	88fa      	ldrh	r2, [r7, #6]
 80070f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007100:	d108      	bne.n	8007114 <HAL_UART_Transmit+0x6c>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d104      	bne.n	8007114 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800710a:	2300      	movs	r3, #0
 800710c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	61bb      	str	r3, [r7, #24]
 8007112:	e003      	b.n	800711c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007118:	2300      	movs	r3, #0
 800711a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800711c:	e02e      	b.n	800717c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	9300      	str	r3, [sp, #0]
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	2200      	movs	r2, #0
 8007126:	2180      	movs	r1, #128	@ 0x80
 8007128:	68f8      	ldr	r0, [r7, #12]
 800712a:	f000 fd54 	bl	8007bd6 <UART_WaitOnFlagUntilTimeout>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d005      	beq.n	8007140 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2220      	movs	r2, #32
 8007138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e03a      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10b      	bne.n	800715e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	881b      	ldrh	r3, [r3, #0]
 800714a:	461a      	mov	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007154:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	3302      	adds	r3, #2
 800715a:	61bb      	str	r3, [r7, #24]
 800715c:	e007      	b.n	800716e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	781a      	ldrb	r2, [r3, #0]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	3301      	adds	r3, #1
 800716c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007172:	b29b      	uxth	r3, r3
 8007174:	3b01      	subs	r3, #1
 8007176:	b29a      	uxth	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007180:	b29b      	uxth	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1cb      	bne.n	800711e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2200      	movs	r2, #0
 800718e:	2140      	movs	r1, #64	@ 0x40
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f000 fd20 	bl	8007bd6 <UART_WaitOnFlagUntilTimeout>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d005      	beq.n	80071a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2220      	movs	r2, #32
 80071a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80071a4:	2303      	movs	r3, #3
 80071a6:	e006      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2220      	movs	r2, #32
 80071ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80071b0:	2300      	movs	r3, #0
 80071b2:	e000      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80071b4:	2302      	movs	r3, #2
  }
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3720      	adds	r7, #32
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
	...

080071c0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b08c      	sub	sp, #48	@ 0x30
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	60f8      	str	r0, [r7, #12]
 80071c8:	60b9      	str	r1, [r7, #8]
 80071ca:	4613      	mov	r3, r2
 80071cc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b20      	cmp	r3, #32
 80071d8:	d162      	bne.n	80072a0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d002      	beq.n	80071e6 <HAL_UART_Transmit_DMA+0x26>
 80071e0:	88fb      	ldrh	r3, [r7, #6]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e05b      	b.n	80072a2 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	88fa      	ldrh	r2, [r7, #6]
 80071f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	88fa      	ldrh	r2, [r7, #6]
 80071fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2221      	movs	r2, #33	@ 0x21
 8007206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800720e:	4a27      	ldr	r2, [pc, #156]	@ (80072ac <HAL_UART_Transmit_DMA+0xec>)
 8007210:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007216:	4a26      	ldr	r2, [pc, #152]	@ (80072b0 <HAL_UART_Transmit_DMA+0xf0>)
 8007218:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800721e:	4a25      	ldr	r2, [pc, #148]	@ (80072b4 <HAL_UART_Transmit_DMA+0xf4>)
 8007220:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007226:	2200      	movs	r2, #0
 8007228:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800722a:	f107 0308 	add.w	r3, r7, #8
 800722e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007236:	6819      	ldr	r1, [r3, #0]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	3304      	adds	r3, #4
 800723e:	461a      	mov	r2, r3
 8007240:	88fb      	ldrh	r3, [r7, #6]
 8007242:	f7fb fda1 	bl	8002d88 <HAL_DMA_Start_IT>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d008      	beq.n	800725e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2210      	movs	r2, #16
 8007250:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2220      	movs	r2, #32
 8007256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e021      	b.n	80072a2 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007266:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	3314      	adds	r3, #20
 800726e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	e853 3f00 	ldrex	r3, [r3]
 8007276:	617b      	str	r3, [r7, #20]
   return(result);
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800727e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3314      	adds	r3, #20
 8007286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007288:	627a      	str	r2, [r7, #36]	@ 0x24
 800728a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728c:	6a39      	ldr	r1, [r7, #32]
 800728e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007290:	e841 2300 	strex	r3, r2, [r1]
 8007294:	61fb      	str	r3, [r7, #28]
   return(result);
 8007296:	69fb      	ldr	r3, [r7, #28]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1e5      	bne.n	8007268 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800729c:	2300      	movs	r3, #0
 800729e:	e000      	b.n	80072a2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80072a0:	2302      	movs	r3, #2
  }
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3730      	adds	r7, #48	@ 0x30
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	08007925 	.word	0x08007925
 80072b0:	080079bf 	.word	0x080079bf
 80072b4:	08007b43 	.word	0x08007b43

080072b8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b08c      	sub	sp, #48	@ 0x30
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	4613      	mov	r3, r2
 80072c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b20      	cmp	r3, #32
 80072d0:	d146      	bne.n	8007360 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d002      	beq.n	80072de <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80072d8:	88fb      	ldrh	r3, [r7, #6]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d101      	bne.n	80072e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e03f      	b.n	8007362 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2200      	movs	r2, #0
 80072ec:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80072ee:	88fb      	ldrh	r3, [r7, #6]
 80072f0:	461a      	mov	r2, r3
 80072f2:	68b9      	ldr	r1, [r7, #8]
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f000 fcc7 	bl	8007c88 <UART_Start_Receive_DMA>
 80072fa:	4603      	mov	r3, r0
 80072fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007304:	2b01      	cmp	r3, #1
 8007306:	d125      	bne.n	8007354 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007308:	2300      	movs	r3, #0
 800730a:	613b      	str	r3, [r7, #16]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	613b      	str	r3, [r7, #16]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	613b      	str	r3, [r7, #16]
 800731c:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	330c      	adds	r3, #12
 8007324:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	e853 3f00 	ldrex	r3, [r3]
 800732c:	617b      	str	r3, [r7, #20]
   return(result);
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	f043 0310 	orr.w	r3, r3, #16
 8007334:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	330c      	adds	r3, #12
 800733c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800733e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007340:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007342:	6a39      	ldr	r1, [r7, #32]
 8007344:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007346:	e841 2300 	strex	r3, r2, [r1]
 800734a:	61fb      	str	r3, [r7, #28]
   return(result);
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1e5      	bne.n	800731e <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8007352:	e002      	b.n	800735a <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800735a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800735e:	e000      	b.n	8007362 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8007360:	2302      	movs	r3, #2
  }
}
 8007362:	4618      	mov	r0, r3
 8007364:	3730      	adds	r7, #48	@ 0x30
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
	...

0800736c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b0ba      	sub	sp, #232	@ 0xe8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007392:	2300      	movs	r3, #0
 8007394:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007398:	2300      	movs	r3, #0
 800739a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800739e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a2:	f003 030f 	and.w	r3, r3, #15
 80073a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80073aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10f      	bne.n	80073d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b6:	f003 0320 	and.w	r3, r3, #32
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d009      	beq.n	80073d2 <HAL_UART_IRQHandler+0x66>
 80073be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c2:	f003 0320 	and.w	r3, r3, #32
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d003      	beq.n	80073d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 fe06 	bl	8007fdc <UART_Receive_IT>
      return;
 80073d0:	e273      	b.n	80078ba <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80073d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f000 80de 	beq.w	8007598 <HAL_UART_IRQHandler+0x22c>
 80073dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073e0:	f003 0301 	and.w	r3, r3, #1
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d106      	bne.n	80073f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80073e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 80d1 	beq.w	8007598 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80073f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d00b      	beq.n	800741a <HAL_UART_IRQHandler+0xae>
 8007402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800740a:	2b00      	cmp	r3, #0
 800740c:	d005      	beq.n	800741a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007412:	f043 0201 	orr.w	r2, r3, #1
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800741a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800741e:	f003 0304 	and.w	r3, r3, #4
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00b      	beq.n	800743e <HAL_UART_IRQHandler+0xd2>
 8007426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800742a:	f003 0301 	and.w	r3, r3, #1
 800742e:	2b00      	cmp	r3, #0
 8007430:	d005      	beq.n	800743e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007436:	f043 0202 	orr.w	r2, r3, #2
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800743e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007442:	f003 0302 	and.w	r3, r3, #2
 8007446:	2b00      	cmp	r3, #0
 8007448:	d00b      	beq.n	8007462 <HAL_UART_IRQHandler+0xf6>
 800744a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800744e:	f003 0301 	and.w	r3, r3, #1
 8007452:	2b00      	cmp	r3, #0
 8007454:	d005      	beq.n	8007462 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800745a:	f043 0204 	orr.w	r2, r3, #4
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007466:	f003 0308 	and.w	r3, r3, #8
 800746a:	2b00      	cmp	r3, #0
 800746c:	d011      	beq.n	8007492 <HAL_UART_IRQHandler+0x126>
 800746e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007472:	f003 0320 	and.w	r3, r3, #32
 8007476:	2b00      	cmp	r3, #0
 8007478:	d105      	bne.n	8007486 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800747a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d005      	beq.n	8007492 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800748a:	f043 0208 	orr.w	r2, r3, #8
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007496:	2b00      	cmp	r3, #0
 8007498:	f000 820a 	beq.w	80078b0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800749c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074a0:	f003 0320 	and.w	r3, r3, #32
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d008      	beq.n	80074ba <HAL_UART_IRQHandler+0x14e>
 80074a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074ac:	f003 0320 	and.w	r3, r3, #32
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d002      	beq.n	80074ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 fd91 	bl	8007fdc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	695b      	ldr	r3, [r3, #20]
 80074c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074c4:	2b40      	cmp	r3, #64	@ 0x40
 80074c6:	bf0c      	ite	eq
 80074c8:	2301      	moveq	r3, #1
 80074ca:	2300      	movne	r3, #0
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074d6:	f003 0308 	and.w	r3, r3, #8
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d103      	bne.n	80074e6 <HAL_UART_IRQHandler+0x17a>
 80074de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d04f      	beq.n	8007586 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 fc9c 	bl	8007e24 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f6:	2b40      	cmp	r3, #64	@ 0x40
 80074f8:	d141      	bne.n	800757e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	3314      	adds	r3, #20
 8007500:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007508:	e853 3f00 	ldrex	r3, [r3]
 800750c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007510:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007514:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007518:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	3314      	adds	r3, #20
 8007522:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007526:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800752a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007532:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007536:	e841 2300 	strex	r3, r2, [r1]
 800753a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800753e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1d9      	bne.n	80074fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800754a:	2b00      	cmp	r3, #0
 800754c:	d013      	beq.n	8007576 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007552:	4a8a      	ldr	r2, [pc, #552]	@ (800777c <HAL_UART_IRQHandler+0x410>)
 8007554:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800755a:	4618      	mov	r0, r3
 800755c:	f7fb fcdc 	bl	8002f18 <HAL_DMA_Abort_IT>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d016      	beq.n	8007594 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800756a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007570:	4610      	mov	r0, r2
 8007572:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007574:	e00e      	b.n	8007594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f9ca 	bl	8007910 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800757c:	e00a      	b.n	8007594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 f9c6 	bl	8007910 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007584:	e006      	b.n	8007594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 f9c2 	bl	8007910 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007592:	e18d      	b.n	80078b0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007594:	bf00      	nop
    return;
 8007596:	e18b      	b.n	80078b0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800759c:	2b01      	cmp	r3, #1
 800759e:	f040 8167 	bne.w	8007870 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80075a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075a6:	f003 0310 	and.w	r3, r3, #16
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f000 8160 	beq.w	8007870 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80075b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075b4:	f003 0310 	and.w	r3, r3, #16
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 8159 	beq.w	8007870 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075be:	2300      	movs	r3, #0
 80075c0:	60bb      	str	r3, [r7, #8]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	60bb      	str	r3, [r7, #8]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	60bb      	str	r3, [r7, #8]
 80075d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075de:	2b40      	cmp	r3, #64	@ 0x40
 80075e0:	f040 80ce 	bne.w	8007780 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80075f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f000 80a9 	beq.w	800774c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007602:	429a      	cmp	r2, r3
 8007604:	f080 80a2 	bcs.w	800774c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800760e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007614:	69db      	ldr	r3, [r3, #28]
 8007616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800761a:	f000 8088 	beq.w	800772e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	330c      	adds	r3, #12
 8007624:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007628:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800762c:	e853 3f00 	ldrex	r3, [r3]
 8007630:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007634:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007638:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800763c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	330c      	adds	r3, #12
 8007646:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800764a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800764e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007652:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007656:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800765a:	e841 2300 	strex	r3, r2, [r1]
 800765e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007662:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1d9      	bne.n	800761e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3314      	adds	r3, #20
 8007670:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007674:	e853 3f00 	ldrex	r3, [r3]
 8007678:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800767a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800767c:	f023 0301 	bic.w	r3, r3, #1
 8007680:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3314      	adds	r3, #20
 800768a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800768e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007692:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007694:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007696:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800769a:	e841 2300 	strex	r3, r2, [r1]
 800769e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80076a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1e1      	bne.n	800766a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	3314      	adds	r3, #20
 80076ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076b0:	e853 3f00 	ldrex	r3, [r3]
 80076b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80076b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	3314      	adds	r3, #20
 80076c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80076ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80076d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076d2:	e841 2300 	strex	r3, r2, [r1]
 80076d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80076d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1e3      	bne.n	80076a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2220      	movs	r2, #32
 80076e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	330c      	adds	r3, #12
 80076f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076f6:	e853 3f00 	ldrex	r3, [r3]
 80076fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076fe:	f023 0310 	bic.w	r3, r3, #16
 8007702:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	330c      	adds	r3, #12
 800770c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007710:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007712:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007714:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007716:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007718:	e841 2300 	strex	r3, r2, [r1]
 800771c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800771e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1e3      	bne.n	80076ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007728:	4618      	mov	r0, r3
 800772a:	f7fb fb85 	bl	8002e38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2202      	movs	r2, #2
 8007732:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800773c:	b29b      	uxth	r3, r3
 800773e:	1ad3      	subs	r3, r2, r3
 8007740:	b29b      	uxth	r3, r3
 8007742:	4619      	mov	r1, r3
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f7f9 f821 	bl	800078c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800774a:	e0b3      	b.n	80078b4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007750:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007754:	429a      	cmp	r2, r3
 8007756:	f040 80ad 	bne.w	80078b4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800775e:	69db      	ldr	r3, [r3, #28]
 8007760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007764:	f040 80a6 	bne.w	80078b4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2202      	movs	r2, #2
 800776c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007772:	4619      	mov	r1, r3
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f7f9 f809 	bl	800078c <HAL_UARTEx_RxEventCallback>
      return;
 800777a:	e09b      	b.n	80078b4 <HAL_UART_IRQHandler+0x548>
 800777c:	08007eeb 	.word	0x08007eeb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007788:	b29b      	uxth	r3, r3
 800778a:	1ad3      	subs	r3, r2, r3
 800778c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007794:	b29b      	uxth	r3, r3
 8007796:	2b00      	cmp	r3, #0
 8007798:	f000 808e 	beq.w	80078b8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800779c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	f000 8089 	beq.w	80078b8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	330c      	adds	r3, #12
 80077ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b0:	e853 3f00 	ldrex	r3, [r3]
 80077b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	330c      	adds	r3, #12
 80077c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80077ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80077cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e3      	bne.n	80077a6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3314      	adds	r3, #20
 80077e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e8:	e853 3f00 	ldrex	r3, [r3]
 80077ec:	623b      	str	r3, [r7, #32]
   return(result);
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	f023 0301 	bic.w	r3, r3, #1
 80077f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	3314      	adds	r3, #20
 80077fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007802:	633a      	str	r2, [r7, #48]	@ 0x30
 8007804:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007806:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e3      	bne.n	80077de <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2220      	movs	r2, #32
 800781a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	330c      	adds	r3, #12
 800782a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	e853 3f00 	ldrex	r3, [r3]
 8007832:	60fb      	str	r3, [r7, #12]
   return(result);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 0310 	bic.w	r3, r3, #16
 800783a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	330c      	adds	r3, #12
 8007844:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007848:	61fa      	str	r2, [r7, #28]
 800784a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	69b9      	ldr	r1, [r7, #24]
 800784e:	69fa      	ldr	r2, [r7, #28]
 8007850:	e841 2300 	strex	r3, r2, [r1]
 8007854:	617b      	str	r3, [r7, #20]
   return(result);
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1e3      	bne.n	8007824 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2202      	movs	r2, #2
 8007860:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007862:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007866:	4619      	mov	r1, r3
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f7f8 ff8f 	bl	800078c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800786e:	e023      	b.n	80078b8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007878:	2b00      	cmp	r3, #0
 800787a:	d009      	beq.n	8007890 <HAL_UART_IRQHandler+0x524>
 800787c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007884:	2b00      	cmp	r3, #0
 8007886:	d003      	beq.n	8007890 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 fb3f 	bl	8007f0c <UART_Transmit_IT>
    return;
 800788e:	e014      	b.n	80078ba <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00e      	beq.n	80078ba <HAL_UART_IRQHandler+0x54e>
 800789c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d008      	beq.n	80078ba <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 fb7f 	bl	8007fac <UART_EndTransmit_IT>
    return;
 80078ae:	e004      	b.n	80078ba <HAL_UART_IRQHandler+0x54e>
    return;
 80078b0:	bf00      	nop
 80078b2:	e002      	b.n	80078ba <HAL_UART_IRQHandler+0x54e>
      return;
 80078b4:	bf00      	nop
 80078b6:	e000      	b.n	80078ba <HAL_UART_IRQHandler+0x54e>
      return;
 80078b8:	bf00      	nop
  }
}
 80078ba:	37e8      	adds	r7, #232	@ 0xe8
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078c8:	bf00      	nop
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80078dc:	bf00      	nop
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007918:	bf00      	nop
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b090      	sub	sp, #64	@ 0x40
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007930:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800793c:	2b00      	cmp	r3, #0
 800793e:	d137      	bne.n	80079b0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007942:	2200      	movs	r2, #0
 8007944:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	3314      	adds	r3, #20
 800794c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	623b      	str	r3, [r7, #32]
   return(result);
 8007956:	6a3b      	ldr	r3, [r7, #32]
 8007958:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800795c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800795e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	3314      	adds	r3, #20
 8007964:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007966:	633a      	str	r2, [r7, #48]	@ 0x30
 8007968:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800796c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800796e:	e841 2300 	strex	r3, r2, [r1]
 8007972:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1e5      	bne.n	8007946 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800797a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	330c      	adds	r3, #12
 8007980:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	e853 3f00 	ldrex	r3, [r3]
 8007988:	60fb      	str	r3, [r7, #12]
   return(result);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007990:	637b      	str	r3, [r7, #52]	@ 0x34
 8007992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	330c      	adds	r3, #12
 8007998:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800799a:	61fa      	str	r2, [r7, #28]
 800799c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799e:	69b9      	ldr	r1, [r7, #24]
 80079a0:	69fa      	ldr	r2, [r7, #28]
 80079a2:	e841 2300 	strex	r3, r2, [r1]
 80079a6:	617b      	str	r3, [r7, #20]
   return(result);
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1e5      	bne.n	800797a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079ae:	e002      	b.n	80079b6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80079b0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80079b2:	f7ff ff85 	bl	80078c0 <HAL_UART_TxCpltCallback>
}
 80079b6:	bf00      	nop
 80079b8:	3740      	adds	r7, #64	@ 0x40
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b084      	sub	sp, #16
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ca:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80079cc:	68f8      	ldr	r0, [r7, #12]
 80079ce:	f7ff ff81 	bl	80078d4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079d2:	bf00      	nop
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}

080079da <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b09c      	sub	sp, #112	@ 0x70
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d172      	bne.n	8007adc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80079f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079f8:	2200      	movs	r2, #0
 80079fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	330c      	adds	r3, #12
 8007a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a06:	e853 3f00 	ldrex	r3, [r3]
 8007a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a12:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	330c      	adds	r3, #12
 8007a1a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007a1c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007a1e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a24:	e841 2300 	strex	r3, r2, [r1]
 8007a28:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1e5      	bne.n	80079fc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3314      	adds	r3, #20
 8007a36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a42:	f023 0301 	bic.w	r3, r3, #1
 8007a46:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	3314      	adds	r3, #20
 8007a4e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007a50:	647a      	str	r2, [r7, #68]	@ 0x44
 8007a52:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a58:	e841 2300 	strex	r3, r2, [r1]
 8007a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e5      	bne.n	8007a30 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	3314      	adds	r3, #20
 8007a6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a6e:	e853 3f00 	ldrex	r3, [r3]
 8007a72:	623b      	str	r3, [r7, #32]
   return(result);
 8007a74:	6a3b      	ldr	r3, [r7, #32]
 8007a76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	3314      	adds	r3, #20
 8007a82:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a84:	633a      	str	r2, [r7, #48]	@ 0x30
 8007a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a8c:	e841 2300 	strex	r3, r2, [r1]
 8007a90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d1e5      	bne.n	8007a64 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a9a:	2220      	movs	r2, #32
 8007a9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d119      	bne.n	8007adc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	330c      	adds	r3, #12
 8007aae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	e853 3f00 	ldrex	r3, [r3]
 8007ab6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f023 0310 	bic.w	r3, r3, #16
 8007abe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ac0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	330c      	adds	r3, #12
 8007ac6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ac8:	61fa      	str	r2, [r7, #28]
 8007aca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007acc:	69b9      	ldr	r1, [r7, #24]
 8007ace:	69fa      	ldr	r2, [r7, #28]
 8007ad0:	e841 2300 	strex	r3, r2, [r1]
 8007ad4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d1e5      	bne.n	8007aa8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ade:	2200      	movs	r2, #0
 8007ae0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d106      	bne.n	8007af8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007aea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007aee:	4619      	mov	r1, r3
 8007af0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007af2:	f7f8 fe4b 	bl	800078c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007af6:	e002      	b.n	8007afe <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007af8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007afa:	f7ff fef5 	bl	80078e8 <HAL_UART_RxCpltCallback>
}
 8007afe:	bf00      	nop
 8007b00:	3770      	adds	r7, #112	@ 0x70
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b084      	sub	sp, #16
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b12:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2201      	movs	r2, #1
 8007b18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d108      	bne.n	8007b34 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b26:	085b      	lsrs	r3, r3, #1
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	68f8      	ldr	r0, [r7, #12]
 8007b2e:	f7f8 fe2d 	bl	800078c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b32:	e002      	b.n	8007b3a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f7ff fee1 	bl	80078fc <HAL_UART_RxHalfCpltCallback>
}
 8007b3a:	bf00      	nop
 8007b3c:	3710      	adds	r7, #16
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b084      	sub	sp, #16
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b52:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b5e:	2b80      	cmp	r3, #128	@ 0x80
 8007b60:	bf0c      	ite	eq
 8007b62:	2301      	moveq	r3, #1
 8007b64:	2300      	movne	r3, #0
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	2b21      	cmp	r3, #33	@ 0x21
 8007b74:	d108      	bne.n	8007b88 <UART_DMAError+0x46>
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d005      	beq.n	8007b88 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007b82:	68b8      	ldr	r0, [r7, #8]
 8007b84:	f000 f926 	bl	8007dd4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	695b      	ldr	r3, [r3, #20]
 8007b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b92:	2b40      	cmp	r3, #64	@ 0x40
 8007b94:	bf0c      	ite	eq
 8007b96:	2301      	moveq	r3, #1
 8007b98:	2300      	movne	r3, #0
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	2b22      	cmp	r3, #34	@ 0x22
 8007ba8:	d108      	bne.n	8007bbc <UART_DMAError+0x7a>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d005      	beq.n	8007bbc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007bb6:	68b8      	ldr	r0, [r7, #8]
 8007bb8:	f000 f934 	bl	8007e24 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bc0:	f043 0210 	orr.w	r2, r3, #16
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bc8:	68b8      	ldr	r0, [r7, #8]
 8007bca:	f7ff fea1 	bl	8007910 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bce:	bf00      	nop
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b086      	sub	sp, #24
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	60f8      	str	r0, [r7, #12]
 8007bde:	60b9      	str	r1, [r7, #8]
 8007be0:	603b      	str	r3, [r7, #0]
 8007be2:	4613      	mov	r3, r2
 8007be4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007be6:	e03b      	b.n	8007c60 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007be8:	6a3b      	ldr	r3, [r7, #32]
 8007bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bee:	d037      	beq.n	8007c60 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bf0:	f7fa feda 	bl	80029a8 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	6a3a      	ldr	r2, [r7, #32]
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	d302      	bcc.n	8007c06 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c00:	6a3b      	ldr	r3, [r7, #32]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d101      	bne.n	8007c0a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c06:	2303      	movs	r3, #3
 8007c08:	e03a      	b.n	8007c80 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	f003 0304 	and.w	r3, r3, #4
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d023      	beq.n	8007c60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	2b80      	cmp	r3, #128	@ 0x80
 8007c1c:	d020      	beq.n	8007c60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	2b40      	cmp	r3, #64	@ 0x40
 8007c22:	d01d      	beq.n	8007c60 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f003 0308 	and.w	r3, r3, #8
 8007c2e:	2b08      	cmp	r3, #8
 8007c30:	d116      	bne.n	8007c60 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007c32:	2300      	movs	r3, #0
 8007c34:	617b      	str	r3, [r7, #20]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	617b      	str	r3, [r7, #20]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	617b      	str	r3, [r7, #20]
 8007c46:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 f8eb 	bl	8007e24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2208      	movs	r2, #8
 8007c52:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e00f      	b.n	8007c80 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	4013      	ands	r3, r2
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	bf0c      	ite	eq
 8007c70:	2301      	moveq	r3, #1
 8007c72:	2300      	movne	r3, #0
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	461a      	mov	r2, r3
 8007c78:	79fb      	ldrb	r3, [r7, #7]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d0b4      	beq.n	8007be8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c7e:	2300      	movs	r3, #0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3718      	adds	r7, #24
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b098      	sub	sp, #96	@ 0x60
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	4613      	mov	r3, r2
 8007c94:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	88fa      	ldrh	r2, [r7, #6]
 8007ca0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2222      	movs	r2, #34	@ 0x22
 8007cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cb4:	4a44      	ldr	r2, [pc, #272]	@ (8007dc8 <UART_Start_Receive_DMA+0x140>)
 8007cb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cbc:	4a43      	ldr	r2, [pc, #268]	@ (8007dcc <UART_Start_Receive_DMA+0x144>)
 8007cbe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc4:	4a42      	ldr	r2, [pc, #264]	@ (8007dd0 <UART_Start_Receive_DMA+0x148>)
 8007cc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ccc:	2200      	movs	r2, #0
 8007cce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007cd0:	f107 0308 	add.w	r3, r7, #8
 8007cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	3304      	adds	r3, #4
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	88fb      	ldrh	r3, [r7, #6]
 8007ce8:	f7fb f84e 	bl	8002d88 <HAL_DMA_Start_IT>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d008      	beq.n	8007d04 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2210      	movs	r2, #16
 8007cf6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2220      	movs	r2, #32
 8007cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e05d      	b.n	8007dc0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007d04:	2300      	movs	r3, #0
 8007d06:	613b      	str	r3, [r7, #16]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	613b      	str	r3, [r7, #16]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	613b      	str	r3, [r7, #16]
 8007d18:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d019      	beq.n	8007d56 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	330c      	adds	r3, #12
 8007d28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d2c:	e853 3f00 	ldrex	r3, [r3]
 8007d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	330c      	adds	r3, #12
 8007d40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d42:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007d44:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d46:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007d48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d4a:	e841 2300 	strex	r3, r2, [r1]
 8007d4e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d1e5      	bne.n	8007d22 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	3314      	adds	r3, #20
 8007d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d60:	e853 3f00 	ldrex	r3, [r3]
 8007d64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d68:	f043 0301 	orr.w	r3, r3, #1
 8007d6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	3314      	adds	r3, #20
 8007d74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007d76:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007d78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007d7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d7e:	e841 2300 	strex	r3, r2, [r1]
 8007d82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d1e5      	bne.n	8007d56 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3314      	adds	r3, #20
 8007d90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	e853 3f00 	ldrex	r3, [r3]
 8007d98:	617b      	str	r3, [r7, #20]
   return(result);
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007da0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	3314      	adds	r3, #20
 8007da8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007daa:	627a      	str	r2, [r7, #36]	@ 0x24
 8007dac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dae:	6a39      	ldr	r1, [r7, #32]
 8007db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007db2:	e841 2300 	strex	r3, r2, [r1]
 8007db6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d1e5      	bne.n	8007d8a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3760      	adds	r7, #96	@ 0x60
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	080079db 	.word	0x080079db
 8007dcc:	08007b07 	.word	0x08007b07
 8007dd0:	08007b43 	.word	0x08007b43

08007dd4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b089      	sub	sp, #36	@ 0x24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	330c      	adds	r3, #12
 8007de2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	e853 3f00 	ldrex	r3, [r3]
 8007dea:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007df2:	61fb      	str	r3, [r7, #28]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	330c      	adds	r3, #12
 8007dfa:	69fa      	ldr	r2, [r7, #28]
 8007dfc:	61ba      	str	r2, [r7, #24]
 8007dfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e00:	6979      	ldr	r1, [r7, #20]
 8007e02:	69ba      	ldr	r2, [r7, #24]
 8007e04:	e841 2300 	strex	r3, r2, [r1]
 8007e08:	613b      	str	r3, [r7, #16]
   return(result);
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d1e5      	bne.n	8007ddc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2220      	movs	r2, #32
 8007e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007e18:	bf00      	nop
 8007e1a:	3724      	adds	r7, #36	@ 0x24
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b095      	sub	sp, #84	@ 0x54
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	330c      	adds	r3, #12
 8007e32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e36:	e853 3f00 	ldrex	r3, [r3]
 8007e3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	330c      	adds	r3, #12
 8007e4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e4c:	643a      	str	r2, [r7, #64]	@ 0x40
 8007e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e54:	e841 2300 	strex	r3, r2, [r1]
 8007e58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1e5      	bne.n	8007e2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	3314      	adds	r3, #20
 8007e66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	e853 3f00 	ldrex	r3, [r3]
 8007e6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	f023 0301 	bic.w	r3, r3, #1
 8007e76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	3314      	adds	r3, #20
 8007e7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e80:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e88:	e841 2300 	strex	r3, r2, [r1]
 8007e8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1e5      	bne.n	8007e60 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d119      	bne.n	8007ed0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	330c      	adds	r3, #12
 8007ea2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	e853 3f00 	ldrex	r3, [r3]
 8007eaa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	f023 0310 	bic.w	r3, r3, #16
 8007eb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	330c      	adds	r3, #12
 8007eba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ebc:	61ba      	str	r2, [r7, #24]
 8007ebe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec0:	6979      	ldr	r1, [r7, #20]
 8007ec2:	69ba      	ldr	r2, [r7, #24]
 8007ec4:	e841 2300 	strex	r3, r2, [r1]
 8007ec8:	613b      	str	r3, [r7, #16]
   return(result);
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1e5      	bne.n	8007e9c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2220      	movs	r2, #32
 8007ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007ede:	bf00      	nop
 8007ee0:	3754      	adds	r7, #84	@ 0x54
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr

08007eea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007eea:	b580      	push	{r7, lr}
 8007eec:	b084      	sub	sp, #16
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007efe:	68f8      	ldr	r0, [r7, #12]
 8007f00:	f7ff fd06 	bl	8007910 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f04:	bf00      	nop
 8007f06:	3710      	adds	r7, #16
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b085      	sub	sp, #20
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	2b21      	cmp	r3, #33	@ 0x21
 8007f1e:	d13e      	bne.n	8007f9e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f28:	d114      	bne.n	8007f54 <UART_Transmit_IT+0x48>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d110      	bne.n	8007f54 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	881b      	ldrh	r3, [r3, #0]
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f46:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a1b      	ldr	r3, [r3, #32]
 8007f4c:	1c9a      	adds	r2, r3, #2
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	621a      	str	r2, [r3, #32]
 8007f52:	e008      	b.n	8007f66 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a1b      	ldr	r3, [r3, #32]
 8007f58:	1c59      	adds	r1, r3, #1
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	6211      	str	r1, [r2, #32]
 8007f5e:	781a      	ldrb	r2, [r3, #0]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	4619      	mov	r1, r3
 8007f74:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10f      	bne.n	8007f9a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	68da      	ldr	r2, [r3, #12]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f88:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68da      	ldr	r2, [r3, #12]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f98:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	e000      	b.n	8007fa0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007f9e:	2302      	movs	r3, #2
  }
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3714      	adds	r7, #20
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	68da      	ldr	r2, [r3, #12]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fc2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2220      	movs	r2, #32
 8007fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f7ff fc77 	bl	80078c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b08c      	sub	sp, #48	@ 0x30
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b22      	cmp	r3, #34	@ 0x22
 8007ff6:	f040 80aa 	bne.w	800814e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008002:	d115      	bne.n	8008030 <UART_Receive_IT+0x54>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d111      	bne.n	8008030 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008010:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	b29b      	uxth	r3, r3
 800801a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800801e:	b29a      	uxth	r2, r3
 8008020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008022:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008028:	1c9a      	adds	r2, r3, #2
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	629a      	str	r2, [r3, #40]	@ 0x28
 800802e:	e024      	b.n	800807a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008034:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800803e:	d007      	beq.n	8008050 <UART_Receive_IT+0x74>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10a      	bne.n	800805e <UART_Receive_IT+0x82>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d106      	bne.n	800805e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	b2da      	uxtb	r2, r3
 8008058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800805a:	701a      	strb	r2, [r3, #0]
 800805c:	e008      	b.n	8008070 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	b2db      	uxtb	r3, r3
 8008066:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800806a:	b2da      	uxtb	r2, r3
 800806c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008074:	1c5a      	adds	r2, r3, #1
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800807e:	b29b      	uxth	r3, r3
 8008080:	3b01      	subs	r3, #1
 8008082:	b29b      	uxth	r3, r3
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	4619      	mov	r1, r3
 8008088:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800808a:	2b00      	cmp	r3, #0
 800808c:	d15d      	bne.n	800814a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68da      	ldr	r2, [r3, #12]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 0220 	bic.w	r2, r2, #32
 800809c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	695a      	ldr	r2, [r3, #20]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f022 0201 	bic.w	r2, r2, #1
 80080bc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d135      	bne.n	8008140 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	330c      	adds	r3, #12
 80080e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	613b      	str	r3, [r7, #16]
   return(result);
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f023 0310 	bic.w	r3, r3, #16
 80080f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	330c      	adds	r3, #12
 80080f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080fa:	623a      	str	r2, [r7, #32]
 80080fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fe:	69f9      	ldr	r1, [r7, #28]
 8008100:	6a3a      	ldr	r2, [r7, #32]
 8008102:	e841 2300 	strex	r3, r2, [r1]
 8008106:	61bb      	str	r3, [r7, #24]
   return(result);
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d1e5      	bne.n	80080da <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 0310 	and.w	r3, r3, #16
 8008118:	2b10      	cmp	r3, #16
 800811a:	d10a      	bne.n	8008132 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800811c:	2300      	movs	r3, #0
 800811e:	60fb      	str	r3, [r7, #12]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	60fb      	str	r3, [r7, #12]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	60fb      	str	r3, [r7, #12]
 8008130:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008136:	4619      	mov	r1, r3
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f7f8 fb27 	bl	800078c <HAL_UARTEx_RxEventCallback>
 800813e:	e002      	b.n	8008146 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7ff fbd1 	bl	80078e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	e002      	b.n	8008150 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	e000      	b.n	8008150 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800814e:	2302      	movs	r3, #2
  }
}
 8008150:	4618      	mov	r0, r3
 8008152:	3730      	adds	r7, #48	@ 0x30
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800815c:	b0c0      	sub	sp, #256	@ 0x100
 800815e:	af00      	add	r7, sp, #0
 8008160:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	691b      	ldr	r3, [r3, #16]
 800816c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008174:	68d9      	ldr	r1, [r3, #12]
 8008176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	ea40 0301 	orr.w	r3, r0, r1
 8008180:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008186:	689a      	ldr	r2, [r3, #8]
 8008188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	431a      	orrs	r2, r3
 8008190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008194:	695b      	ldr	r3, [r3, #20]
 8008196:	431a      	orrs	r2, r3
 8008198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800819c:	69db      	ldr	r3, [r3, #28]
 800819e:	4313      	orrs	r3, r2
 80081a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80081a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68db      	ldr	r3, [r3, #12]
 80081ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80081b0:	f021 010c 	bic.w	r1, r1, #12
 80081b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081be:	430b      	orrs	r3, r1
 80081c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	695b      	ldr	r3, [r3, #20]
 80081ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80081ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081d2:	6999      	ldr	r1, [r3, #24]
 80081d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	ea40 0301 	orr.w	r3, r0, r1
 80081de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80081e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	4b8f      	ldr	r3, [pc, #572]	@ (8008424 <UART_SetConfig+0x2cc>)
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d005      	beq.n	80081f8 <UART_SetConfig+0xa0>
 80081ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081f0:	681a      	ldr	r2, [r3, #0]
 80081f2:	4b8d      	ldr	r3, [pc, #564]	@ (8008428 <UART_SetConfig+0x2d0>)
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d104      	bne.n	8008202 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80081f8:	f7fc f84a 	bl	8004290 <HAL_RCC_GetPCLK2Freq>
 80081fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008200:	e003      	b.n	800820a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008202:	f7fc f831 	bl	8004268 <HAL_RCC_GetPCLK1Freq>
 8008206:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800820a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800820e:	69db      	ldr	r3, [r3, #28]
 8008210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008214:	f040 810c 	bne.w	8008430 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008218:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800821c:	2200      	movs	r2, #0
 800821e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008222:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008226:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800822a:	4622      	mov	r2, r4
 800822c:	462b      	mov	r3, r5
 800822e:	1891      	adds	r1, r2, r2
 8008230:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008232:	415b      	adcs	r3, r3
 8008234:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008236:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800823a:	4621      	mov	r1, r4
 800823c:	eb12 0801 	adds.w	r8, r2, r1
 8008240:	4629      	mov	r1, r5
 8008242:	eb43 0901 	adc.w	r9, r3, r1
 8008246:	f04f 0200 	mov.w	r2, #0
 800824a:	f04f 0300 	mov.w	r3, #0
 800824e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008252:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008256:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800825a:	4690      	mov	r8, r2
 800825c:	4699      	mov	r9, r3
 800825e:	4623      	mov	r3, r4
 8008260:	eb18 0303 	adds.w	r3, r8, r3
 8008264:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008268:	462b      	mov	r3, r5
 800826a:	eb49 0303 	adc.w	r3, r9, r3
 800826e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800827e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008282:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008286:	460b      	mov	r3, r1
 8008288:	18db      	adds	r3, r3, r3
 800828a:	653b      	str	r3, [r7, #80]	@ 0x50
 800828c:	4613      	mov	r3, r2
 800828e:	eb42 0303 	adc.w	r3, r2, r3
 8008292:	657b      	str	r3, [r7, #84]	@ 0x54
 8008294:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008298:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800829c:	f7f7 fff8 	bl	8000290 <__aeabi_uldivmod>
 80082a0:	4602      	mov	r2, r0
 80082a2:	460b      	mov	r3, r1
 80082a4:	4b61      	ldr	r3, [pc, #388]	@ (800842c <UART_SetConfig+0x2d4>)
 80082a6:	fba3 2302 	umull	r2, r3, r3, r2
 80082aa:	095b      	lsrs	r3, r3, #5
 80082ac:	011c      	lsls	r4, r3, #4
 80082ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082b2:	2200      	movs	r2, #0
 80082b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80082b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80082bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80082c0:	4642      	mov	r2, r8
 80082c2:	464b      	mov	r3, r9
 80082c4:	1891      	adds	r1, r2, r2
 80082c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80082c8:	415b      	adcs	r3, r3
 80082ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80082d0:	4641      	mov	r1, r8
 80082d2:	eb12 0a01 	adds.w	sl, r2, r1
 80082d6:	4649      	mov	r1, r9
 80082d8:	eb43 0b01 	adc.w	fp, r3, r1
 80082dc:	f04f 0200 	mov.w	r2, #0
 80082e0:	f04f 0300 	mov.w	r3, #0
 80082e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80082e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80082ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80082f0:	4692      	mov	sl, r2
 80082f2:	469b      	mov	fp, r3
 80082f4:	4643      	mov	r3, r8
 80082f6:	eb1a 0303 	adds.w	r3, sl, r3
 80082fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80082fe:	464b      	mov	r3, r9
 8008300:	eb4b 0303 	adc.w	r3, fp, r3
 8008304:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008314:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008318:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800831c:	460b      	mov	r3, r1
 800831e:	18db      	adds	r3, r3, r3
 8008320:	643b      	str	r3, [r7, #64]	@ 0x40
 8008322:	4613      	mov	r3, r2
 8008324:	eb42 0303 	adc.w	r3, r2, r3
 8008328:	647b      	str	r3, [r7, #68]	@ 0x44
 800832a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800832e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008332:	f7f7 ffad 	bl	8000290 <__aeabi_uldivmod>
 8008336:	4602      	mov	r2, r0
 8008338:	460b      	mov	r3, r1
 800833a:	4611      	mov	r1, r2
 800833c:	4b3b      	ldr	r3, [pc, #236]	@ (800842c <UART_SetConfig+0x2d4>)
 800833e:	fba3 2301 	umull	r2, r3, r3, r1
 8008342:	095b      	lsrs	r3, r3, #5
 8008344:	2264      	movs	r2, #100	@ 0x64
 8008346:	fb02 f303 	mul.w	r3, r2, r3
 800834a:	1acb      	subs	r3, r1, r3
 800834c:	00db      	lsls	r3, r3, #3
 800834e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008352:	4b36      	ldr	r3, [pc, #216]	@ (800842c <UART_SetConfig+0x2d4>)
 8008354:	fba3 2302 	umull	r2, r3, r3, r2
 8008358:	095b      	lsrs	r3, r3, #5
 800835a:	005b      	lsls	r3, r3, #1
 800835c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008360:	441c      	add	r4, r3
 8008362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008366:	2200      	movs	r2, #0
 8008368:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800836c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008370:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008374:	4642      	mov	r2, r8
 8008376:	464b      	mov	r3, r9
 8008378:	1891      	adds	r1, r2, r2
 800837a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800837c:	415b      	adcs	r3, r3
 800837e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008380:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008384:	4641      	mov	r1, r8
 8008386:	1851      	adds	r1, r2, r1
 8008388:	6339      	str	r1, [r7, #48]	@ 0x30
 800838a:	4649      	mov	r1, r9
 800838c:	414b      	adcs	r3, r1
 800838e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008390:	f04f 0200 	mov.w	r2, #0
 8008394:	f04f 0300 	mov.w	r3, #0
 8008398:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800839c:	4659      	mov	r1, fp
 800839e:	00cb      	lsls	r3, r1, #3
 80083a0:	4651      	mov	r1, sl
 80083a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083a6:	4651      	mov	r1, sl
 80083a8:	00ca      	lsls	r2, r1, #3
 80083aa:	4610      	mov	r0, r2
 80083ac:	4619      	mov	r1, r3
 80083ae:	4603      	mov	r3, r0
 80083b0:	4642      	mov	r2, r8
 80083b2:	189b      	adds	r3, r3, r2
 80083b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083b8:	464b      	mov	r3, r9
 80083ba:	460a      	mov	r2, r1
 80083bc:	eb42 0303 	adc.w	r3, r2, r3
 80083c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80083d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80083d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80083d8:	460b      	mov	r3, r1
 80083da:	18db      	adds	r3, r3, r3
 80083dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083de:	4613      	mov	r3, r2
 80083e0:	eb42 0303 	adc.w	r3, r2, r3
 80083e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80083ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80083ee:	f7f7 ff4f 	bl	8000290 <__aeabi_uldivmod>
 80083f2:	4602      	mov	r2, r0
 80083f4:	460b      	mov	r3, r1
 80083f6:	4b0d      	ldr	r3, [pc, #52]	@ (800842c <UART_SetConfig+0x2d4>)
 80083f8:	fba3 1302 	umull	r1, r3, r3, r2
 80083fc:	095b      	lsrs	r3, r3, #5
 80083fe:	2164      	movs	r1, #100	@ 0x64
 8008400:	fb01 f303 	mul.w	r3, r1, r3
 8008404:	1ad3      	subs	r3, r2, r3
 8008406:	00db      	lsls	r3, r3, #3
 8008408:	3332      	adds	r3, #50	@ 0x32
 800840a:	4a08      	ldr	r2, [pc, #32]	@ (800842c <UART_SetConfig+0x2d4>)
 800840c:	fba2 2303 	umull	r2, r3, r2, r3
 8008410:	095b      	lsrs	r3, r3, #5
 8008412:	f003 0207 	and.w	r2, r3, #7
 8008416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4422      	add	r2, r4
 800841e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008420:	e106      	b.n	8008630 <UART_SetConfig+0x4d8>
 8008422:	bf00      	nop
 8008424:	40011000 	.word	0x40011000
 8008428:	40011400 	.word	0x40011400
 800842c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008430:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008434:	2200      	movs	r2, #0
 8008436:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800843a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800843e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008442:	4642      	mov	r2, r8
 8008444:	464b      	mov	r3, r9
 8008446:	1891      	adds	r1, r2, r2
 8008448:	6239      	str	r1, [r7, #32]
 800844a:	415b      	adcs	r3, r3
 800844c:	627b      	str	r3, [r7, #36]	@ 0x24
 800844e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008452:	4641      	mov	r1, r8
 8008454:	1854      	adds	r4, r2, r1
 8008456:	4649      	mov	r1, r9
 8008458:	eb43 0501 	adc.w	r5, r3, r1
 800845c:	f04f 0200 	mov.w	r2, #0
 8008460:	f04f 0300 	mov.w	r3, #0
 8008464:	00eb      	lsls	r3, r5, #3
 8008466:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800846a:	00e2      	lsls	r2, r4, #3
 800846c:	4614      	mov	r4, r2
 800846e:	461d      	mov	r5, r3
 8008470:	4643      	mov	r3, r8
 8008472:	18e3      	adds	r3, r4, r3
 8008474:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008478:	464b      	mov	r3, r9
 800847a:	eb45 0303 	adc.w	r3, r5, r3
 800847e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800848e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008492:	f04f 0200 	mov.w	r2, #0
 8008496:	f04f 0300 	mov.w	r3, #0
 800849a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800849e:	4629      	mov	r1, r5
 80084a0:	008b      	lsls	r3, r1, #2
 80084a2:	4621      	mov	r1, r4
 80084a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084a8:	4621      	mov	r1, r4
 80084aa:	008a      	lsls	r2, r1, #2
 80084ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80084b0:	f7f7 feee 	bl	8000290 <__aeabi_uldivmod>
 80084b4:	4602      	mov	r2, r0
 80084b6:	460b      	mov	r3, r1
 80084b8:	4b60      	ldr	r3, [pc, #384]	@ (800863c <UART_SetConfig+0x4e4>)
 80084ba:	fba3 2302 	umull	r2, r3, r3, r2
 80084be:	095b      	lsrs	r3, r3, #5
 80084c0:	011c      	lsls	r4, r3, #4
 80084c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084c6:	2200      	movs	r2, #0
 80084c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80084cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80084d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80084d4:	4642      	mov	r2, r8
 80084d6:	464b      	mov	r3, r9
 80084d8:	1891      	adds	r1, r2, r2
 80084da:	61b9      	str	r1, [r7, #24]
 80084dc:	415b      	adcs	r3, r3
 80084de:	61fb      	str	r3, [r7, #28]
 80084e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084e4:	4641      	mov	r1, r8
 80084e6:	1851      	adds	r1, r2, r1
 80084e8:	6139      	str	r1, [r7, #16]
 80084ea:	4649      	mov	r1, r9
 80084ec:	414b      	adcs	r3, r1
 80084ee:	617b      	str	r3, [r7, #20]
 80084f0:	f04f 0200 	mov.w	r2, #0
 80084f4:	f04f 0300 	mov.w	r3, #0
 80084f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80084fc:	4659      	mov	r1, fp
 80084fe:	00cb      	lsls	r3, r1, #3
 8008500:	4651      	mov	r1, sl
 8008502:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008506:	4651      	mov	r1, sl
 8008508:	00ca      	lsls	r2, r1, #3
 800850a:	4610      	mov	r0, r2
 800850c:	4619      	mov	r1, r3
 800850e:	4603      	mov	r3, r0
 8008510:	4642      	mov	r2, r8
 8008512:	189b      	adds	r3, r3, r2
 8008514:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008518:	464b      	mov	r3, r9
 800851a:	460a      	mov	r2, r1
 800851c:	eb42 0303 	adc.w	r3, r2, r3
 8008520:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800852e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008530:	f04f 0200 	mov.w	r2, #0
 8008534:	f04f 0300 	mov.w	r3, #0
 8008538:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800853c:	4649      	mov	r1, r9
 800853e:	008b      	lsls	r3, r1, #2
 8008540:	4641      	mov	r1, r8
 8008542:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008546:	4641      	mov	r1, r8
 8008548:	008a      	lsls	r2, r1, #2
 800854a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800854e:	f7f7 fe9f 	bl	8000290 <__aeabi_uldivmod>
 8008552:	4602      	mov	r2, r0
 8008554:	460b      	mov	r3, r1
 8008556:	4611      	mov	r1, r2
 8008558:	4b38      	ldr	r3, [pc, #224]	@ (800863c <UART_SetConfig+0x4e4>)
 800855a:	fba3 2301 	umull	r2, r3, r3, r1
 800855e:	095b      	lsrs	r3, r3, #5
 8008560:	2264      	movs	r2, #100	@ 0x64
 8008562:	fb02 f303 	mul.w	r3, r2, r3
 8008566:	1acb      	subs	r3, r1, r3
 8008568:	011b      	lsls	r3, r3, #4
 800856a:	3332      	adds	r3, #50	@ 0x32
 800856c:	4a33      	ldr	r2, [pc, #204]	@ (800863c <UART_SetConfig+0x4e4>)
 800856e:	fba2 2303 	umull	r2, r3, r2, r3
 8008572:	095b      	lsrs	r3, r3, #5
 8008574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008578:	441c      	add	r4, r3
 800857a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800857e:	2200      	movs	r2, #0
 8008580:	673b      	str	r3, [r7, #112]	@ 0x70
 8008582:	677a      	str	r2, [r7, #116]	@ 0x74
 8008584:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008588:	4642      	mov	r2, r8
 800858a:	464b      	mov	r3, r9
 800858c:	1891      	adds	r1, r2, r2
 800858e:	60b9      	str	r1, [r7, #8]
 8008590:	415b      	adcs	r3, r3
 8008592:	60fb      	str	r3, [r7, #12]
 8008594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008598:	4641      	mov	r1, r8
 800859a:	1851      	adds	r1, r2, r1
 800859c:	6039      	str	r1, [r7, #0]
 800859e:	4649      	mov	r1, r9
 80085a0:	414b      	adcs	r3, r1
 80085a2:	607b      	str	r3, [r7, #4]
 80085a4:	f04f 0200 	mov.w	r2, #0
 80085a8:	f04f 0300 	mov.w	r3, #0
 80085ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80085b0:	4659      	mov	r1, fp
 80085b2:	00cb      	lsls	r3, r1, #3
 80085b4:	4651      	mov	r1, sl
 80085b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085ba:	4651      	mov	r1, sl
 80085bc:	00ca      	lsls	r2, r1, #3
 80085be:	4610      	mov	r0, r2
 80085c0:	4619      	mov	r1, r3
 80085c2:	4603      	mov	r3, r0
 80085c4:	4642      	mov	r2, r8
 80085c6:	189b      	adds	r3, r3, r2
 80085c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085ca:	464b      	mov	r3, r9
 80085cc:	460a      	mov	r2, r1
 80085ce:	eb42 0303 	adc.w	r3, r2, r3
 80085d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80085d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085d8:	685b      	ldr	r3, [r3, #4]
 80085da:	2200      	movs	r2, #0
 80085dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80085de:	667a      	str	r2, [r7, #100]	@ 0x64
 80085e0:	f04f 0200 	mov.w	r2, #0
 80085e4:	f04f 0300 	mov.w	r3, #0
 80085e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80085ec:	4649      	mov	r1, r9
 80085ee:	008b      	lsls	r3, r1, #2
 80085f0:	4641      	mov	r1, r8
 80085f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085f6:	4641      	mov	r1, r8
 80085f8:	008a      	lsls	r2, r1, #2
 80085fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80085fe:	f7f7 fe47 	bl	8000290 <__aeabi_uldivmod>
 8008602:	4602      	mov	r2, r0
 8008604:	460b      	mov	r3, r1
 8008606:	4b0d      	ldr	r3, [pc, #52]	@ (800863c <UART_SetConfig+0x4e4>)
 8008608:	fba3 1302 	umull	r1, r3, r3, r2
 800860c:	095b      	lsrs	r3, r3, #5
 800860e:	2164      	movs	r1, #100	@ 0x64
 8008610:	fb01 f303 	mul.w	r3, r1, r3
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	011b      	lsls	r3, r3, #4
 8008618:	3332      	adds	r3, #50	@ 0x32
 800861a:	4a08      	ldr	r2, [pc, #32]	@ (800863c <UART_SetConfig+0x4e4>)
 800861c:	fba2 2303 	umull	r2, r3, r2, r3
 8008620:	095b      	lsrs	r3, r3, #5
 8008622:	f003 020f 	and.w	r2, r3, #15
 8008626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4422      	add	r2, r4
 800862e:	609a      	str	r2, [r3, #8]
}
 8008630:	bf00      	nop
 8008632:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008636:	46bd      	mov	sp, r7
 8008638:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800863c:	51eb851f 	.word	0x51eb851f

08008640 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008640:	b084      	sub	sp, #16
 8008642:	b480      	push	{r7}
 8008644:	b085      	sub	sp, #20
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	f107 001c 	add.w	r0, r7, #28
 800864e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008652:	2300      	movs	r3, #0
 8008654:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008656:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008658:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800865a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800865c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800865e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8008662:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8008666:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800866a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800866c:	68fa      	ldr	r2, [r7, #12]
 800866e:	4313      	orrs	r3, r2
 8008670:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800867a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	431a      	orrs	r2, r3
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3714      	adds	r7, #20
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	b004      	add	sp, #16
 8008694:	4770      	bx	lr

08008696 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008696:	b480      	push	{r7}
 8008698:	b083      	sub	sp, #12
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80086b0:	b480      	push	{r7}
 80086b2:	b083      	sub	sp, #12
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80086c4:	2300      	movs	r3, #0
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	370c      	adds	r7, #12
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr

080086d2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80086d2:	b480      	push	{r7}
 80086d4:	b083      	sub	sp, #12
 80086d6:	af00      	add	r7, sp, #0
 80086d8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2203      	movs	r2, #3
 80086de:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80086e0:	2300      	movs	r3, #0
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	370c      	adds	r7, #12
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr

080086ee <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80086ee:	b480      	push	{r7}
 80086f0:	b083      	sub	sp, #12
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f003 0303 	and.w	r3, r3, #3
}
 80086fe:	4618      	mov	r0, r3
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800870a:	b480      	push	{r7}
 800870c:	b085      	sub	sp, #20
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
 8008712:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008714:	2300      	movs	r3, #0
 8008716:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008728:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800872e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008734:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008736:	68fa      	ldr	r2, [r7, #12]
 8008738:	4313      	orrs	r3, r2
 800873a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008744:	f023 030f 	bic.w	r3, r3, #15
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	431a      	orrs	r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	3714      	adds	r7, #20
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr

0800875e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800875e:	b480      	push	{r7}
 8008760:	b083      	sub	sp, #12
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	b2db      	uxtb	r3, r3
}
 800876c:	4618      	mov	r0, r3
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008778:	b480      	push	{r7}
 800877a:	b085      	sub	sp, #20
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	3314      	adds	r3, #20
 8008786:	461a      	mov	r2, r3
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	4413      	add	r3, r2
 800878c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
}  
 8008792:	4618      	mov	r0, r3
 8008794:	3714      	adds	r7, #20
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr

0800879e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800879e:	b480      	push	{r7}
 80087a0:	b085      	sub	sp, #20
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	6078      	str	r0, [r7, #4]
 80087a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80087a8:	2300      	movs	r3, #0
 80087aa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	685a      	ldr	r2, [r3, #4]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087c4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80087ca:	431a      	orrs	r2, r3
                       Data->DPSM);
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80087d0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087dc:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	431a      	orrs	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80087e8:	2300      	movs	r3, #0

}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3714      	adds	r7, #20
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr

080087f6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b088      	sub	sp, #32
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
 80087fe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008804:	2310      	movs	r3, #16
 8008806:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008808:	2340      	movs	r3, #64	@ 0x40
 800880a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800880c:	2300      	movs	r3, #0
 800880e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008810:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008814:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008816:	f107 0308 	add.w	r3, r7, #8
 800881a:	4619      	mov	r1, r3
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f7ff ff74 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008826:	2110      	movs	r1, #16
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 fa19 	bl	8008c60 <SDMMC_GetCmdResp1>
 800882e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008830:	69fb      	ldr	r3, [r7, #28]
}
 8008832:	4618      	mov	r0, r3
 8008834:	3720      	adds	r7, #32
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}

0800883a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b088      	sub	sp, #32
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
 8008842:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008848:	2311      	movs	r3, #17
 800884a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800884c:	2340      	movs	r3, #64	@ 0x40
 800884e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008850:	2300      	movs	r3, #0
 8008852:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008854:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008858:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800885a:	f107 0308 	add.w	r3, r7, #8
 800885e:	4619      	mov	r1, r3
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f7ff ff52 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800886a:	2111      	movs	r1, #17
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 f9f7 	bl	8008c60 <SDMMC_GetCmdResp1>
 8008872:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008874:	69fb      	ldr	r3, [r7, #28]
}
 8008876:	4618      	mov	r0, r3
 8008878:	3720      	adds	r7, #32
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800887e:	b580      	push	{r7, lr}
 8008880:	b088      	sub	sp, #32
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
 8008886:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800888c:	2312      	movs	r3, #18
 800888e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008890:	2340      	movs	r3, #64	@ 0x40
 8008892:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008894:	2300      	movs	r3, #0
 8008896:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008898:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800889c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800889e:	f107 0308 	add.w	r3, r7, #8
 80088a2:	4619      	mov	r1, r3
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f7ff ff30 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80088aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088ae:	2112      	movs	r1, #18
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 f9d5 	bl	8008c60 <SDMMC_GetCmdResp1>
 80088b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088b8:	69fb      	ldr	r3, [r7, #28]
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3720      	adds	r7, #32
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}

080088c2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b088      	sub	sp, #32
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
 80088ca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80088d0:	2318      	movs	r3, #24
 80088d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80088d4:	2340      	movs	r3, #64	@ 0x40
 80088d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80088d8:	2300      	movs	r3, #0
 80088da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80088dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80088e2:	f107 0308 	add.w	r3, r7, #8
 80088e6:	4619      	mov	r1, r3
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f7ff ff0e 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80088ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088f2:	2118      	movs	r1, #24
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f9b3 	bl	8008c60 <SDMMC_GetCmdResp1>
 80088fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088fc:	69fb      	ldr	r3, [r7, #28]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3720      	adds	r7, #32
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b088      	sub	sp, #32
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
 800890e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008914:	2319      	movs	r3, #25
 8008916:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008918:	2340      	movs	r3, #64	@ 0x40
 800891a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800891c:	2300      	movs	r3, #0
 800891e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008920:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008924:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008926:	f107 0308 	add.w	r3, r7, #8
 800892a:	4619      	mov	r1, r3
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7ff feec 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008936:	2119      	movs	r1, #25
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f000 f991 	bl	8008c60 <SDMMC_GetCmdResp1>
 800893e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008940:	69fb      	ldr	r3, [r7, #28]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3720      	adds	r7, #32
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
	...

0800894c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b088      	sub	sp, #32
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008954:	2300      	movs	r3, #0
 8008956:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008958:	230c      	movs	r3, #12
 800895a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800895c:	2340      	movs	r3, #64	@ 0x40
 800895e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008960:	2300      	movs	r3, #0
 8008962:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008968:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800896a:	f107 0308 	add.w	r3, r7, #8
 800896e:	4619      	mov	r1, r3
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f7ff feca 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8008976:	4a05      	ldr	r2, [pc, #20]	@ (800898c <SDMMC_CmdStopTransfer+0x40>)
 8008978:	210c      	movs	r1, #12
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 f970 	bl	8008c60 <SDMMC_GetCmdResp1>
 8008980:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008982:	69fb      	ldr	r3, [r7, #28]
}
 8008984:	4618      	mov	r0, r3
 8008986:	3720      	adds	r7, #32
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}
 800898c:	05f5e100 	.word	0x05f5e100

08008990 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b08a      	sub	sp, #40	@ 0x28
 8008994:	af00      	add	r7, sp, #0
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80089a0:	2307      	movs	r3, #7
 80089a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80089a4:	2340      	movs	r3, #64	@ 0x40
 80089a6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089a8:	2300      	movs	r3, #0
 80089aa:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80089b0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089b2:	f107 0310 	add.w	r3, r7, #16
 80089b6:	4619      	mov	r1, r3
 80089b8:	68f8      	ldr	r0, [r7, #12]
 80089ba:	f7ff fea6 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80089be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089c2:	2107      	movs	r1, #7
 80089c4:	68f8      	ldr	r0, [r7, #12]
 80089c6:	f000 f94b 	bl	8008c60 <SDMMC_GetCmdResp1>
 80089ca:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80089cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3728      	adds	r7, #40	@ 0x28
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b088      	sub	sp, #32
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80089de:	2300      	movs	r3, #0
 80089e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80089e2:	2300      	movs	r3, #0
 80089e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80089e6:	2300      	movs	r3, #0
 80089e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089ea:	2300      	movs	r3, #0
 80089ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80089f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089f4:	f107 0308 	add.w	r3, r7, #8
 80089f8:	4619      	mov	r1, r3
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f7ff fe85 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 fb65 	bl	80090d0 <SDMMC_GetCmdError>
 8008a06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a08:	69fb      	ldr	r3, [r7, #28]
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3720      	adds	r7, #32
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}

08008a12 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008a12:	b580      	push	{r7, lr}
 8008a14:	b088      	sub	sp, #32
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008a1a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8008a1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008a20:	2308      	movs	r3, #8
 8008a22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a24:	2340      	movs	r3, #64	@ 0x40
 8008a26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a30:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a32:	f107 0308 	add.w	r3, r7, #8
 8008a36:	4619      	mov	r1, r3
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f7ff fe66 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 faf8 	bl	8009034 <SDMMC_GetCmdResp7>
 8008a44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a46:	69fb      	ldr	r3, [r7, #28]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3720      	adds	r7, #32
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b088      	sub	sp, #32
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008a5e:	2337      	movs	r3, #55	@ 0x37
 8008a60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a62:	2340      	movs	r3, #64	@ 0x40
 8008a64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a66:	2300      	movs	r3, #0
 8008a68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a70:	f107 0308 	add.w	r3, r7, #8
 8008a74:	4619      	mov	r1, r3
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f7ff fe47 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008a7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a80:	2137      	movs	r1, #55	@ 0x37
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f8ec 	bl	8008c60 <SDMMC_GetCmdResp1>
 8008a88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a8a:	69fb      	ldr	r3, [r7, #28]
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3720      	adds	r7, #32
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b088      	sub	sp, #32
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008aa4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008aa8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008aaa:	2329      	movs	r3, #41	@ 0x29
 8008aac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008aae:	2340      	movs	r3, #64	@ 0x40
 8008ab0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ab6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008aba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008abc:	f107 0308 	add.w	r3, r7, #8
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f7ff fe21 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f9ff 	bl	8008ecc <SDMMC_GetCmdResp3>
 8008ace:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ad0:	69fb      	ldr	r3, [r7, #28]
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3720      	adds	r7, #32
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b088      	sub	sp, #32
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
 8008ae2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008ae8:	2306      	movs	r3, #6
 8008aea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008aec:	2340      	movs	r3, #64	@ 0x40
 8008aee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008af0:	2300      	movs	r3, #0
 8008af2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008af4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008af8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008afa:	f107 0308 	add.w	r3, r7, #8
 8008afe:	4619      	mov	r1, r3
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f7ff fe02 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b0a:	2106      	movs	r1, #6
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 f8a7 	bl	8008c60 <SDMMC_GetCmdResp1>
 8008b12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b14:	69fb      	ldr	r3, [r7, #28]
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3720      	adds	r7, #32
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b088      	sub	sp, #32
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008b26:	2300      	movs	r3, #0
 8008b28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008b2a:	2333      	movs	r3, #51	@ 0x33
 8008b2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008b2e:	2340      	movs	r3, #64	@ 0x40
 8008b30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b32:	2300      	movs	r3, #0
 8008b34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b3c:	f107 0308 	add.w	r3, r7, #8
 8008b40:	4619      	mov	r1, r3
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f7ff fde1 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b4c:	2133      	movs	r1, #51	@ 0x33
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 f886 	bl	8008c60 <SDMMC_GetCmdResp1>
 8008b54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b56:	69fb      	ldr	r3, [r7, #28]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3720      	adds	r7, #32
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b088      	sub	sp, #32
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008b70:	23c0      	movs	r3, #192	@ 0xc0
 8008b72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b74:	2300      	movs	r3, #0
 8008b76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b7c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b7e:	f107 0308 	add.w	r3, r7, #8
 8008b82:	4619      	mov	r1, r3
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f7ff fdc0 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 f956 	bl	8008e3c <SDMMC_GetCmdResp2>
 8008b90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b92:	69fb      	ldr	r3, [r7, #28]
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3720      	adds	r7, #32
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b088      	sub	sp, #32
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
 8008ba4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008baa:	2309      	movs	r3, #9
 8008bac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008bae:	23c0      	movs	r3, #192	@ 0xc0
 8008bb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008bb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008bba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008bbc:	f107 0308 	add.w	r3, r7, #8
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f7ff fda1 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 f937 	bl	8008e3c <SDMMC_GetCmdResp2>
 8008bce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bd0:	69fb      	ldr	r3, [r7, #28]
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3720      	adds	r7, #32
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b088      	sub	sp, #32
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008be4:	2300      	movs	r3, #0
 8008be6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008be8:	2303      	movs	r3, #3
 8008bea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008bec:	2340      	movs	r3, #64	@ 0x40
 8008bee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008bf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008bf8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008bfa:	f107 0308 	add.w	r3, r7, #8
 8008bfe:	4619      	mov	r1, r3
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f7ff fd82 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008c06:	683a      	ldr	r2, [r7, #0]
 8008c08:	2103      	movs	r1, #3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f99c 	bl	8008f48 <SDMMC_GetCmdResp6>
 8008c10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c12:	69fb      	ldr	r3, [r7, #28]
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3720      	adds	r7, #32
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b088      	sub	sp, #32
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008c2a:	230d      	movs	r3, #13
 8008c2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c2e:	2340      	movs	r3, #64	@ 0x40
 8008c30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c32:	2300      	movs	r3, #0
 8008c34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c3c:	f107 0308 	add.w	r3, r7, #8
 8008c40:	4619      	mov	r1, r3
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f7ff fd61 	bl	800870a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c4c:	210d      	movs	r1, #13
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f806 	bl	8008c60 <SDMMC_GetCmdResp1>
 8008c54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c56:	69fb      	ldr	r3, [r7, #28]
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3720      	adds	r7, #32
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b088      	sub	sp, #32
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	607a      	str	r2, [r7, #4]
 8008c6c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008c6e:	4b70      	ldr	r3, [pc, #448]	@ (8008e30 <SDMMC_GetCmdResp1+0x1d0>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a70      	ldr	r2, [pc, #448]	@ (8008e34 <SDMMC_GetCmdResp1+0x1d4>)
 8008c74:	fba2 2303 	umull	r2, r3, r2, r3
 8008c78:	0a5a      	lsrs	r2, r3, #9
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	fb02 f303 	mul.w	r3, r2, r3
 8008c80:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	1e5a      	subs	r2, r3, #1
 8008c86:	61fa      	str	r2, [r7, #28]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d102      	bne.n	8008c92 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008c8c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008c90:	e0c9      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c96:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d0ef      	beq.n	8008c82 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d1ea      	bne.n	8008c82 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cb0:	f003 0304 	and.w	r3, r3, #4
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d004      	beq.n	8008cc2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2204      	movs	r2, #4
 8008cbc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008cbe:	2304      	movs	r3, #4
 8008cc0:	e0b1      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc6:	f003 0301 	and.w	r3, r3, #1
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d004      	beq.n	8008cd8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	e0a6      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	22c5      	movs	r2, #197	@ 0xc5
 8008cdc:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008cde:	68f8      	ldr	r0, [r7, #12]
 8008ce0:	f7ff fd3d 	bl	800875e <SDIO_GetCommandResponse>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	7afb      	ldrb	r3, [r7, #11]
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d001      	beq.n	8008cf2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e099      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008cf2:	2100      	movs	r1, #0
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f7ff fd3f 	bl	8008778 <SDIO_GetResponse>
 8008cfa:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008cfc:	697a      	ldr	r2, [r7, #20]
 8008cfe:	4b4e      	ldr	r3, [pc, #312]	@ (8008e38 <SDMMC_GetCmdResp1+0x1d8>)
 8008d00:	4013      	ands	r3, r2
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d101      	bne.n	8008d0a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008d06:	2300      	movs	r3, #0
 8008d08:	e08d      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	da02      	bge.n	8008d16 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008d10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d14:	e087      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d001      	beq.n	8008d24 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008d20:	2340      	movs	r3, #64	@ 0x40
 8008d22:	e080      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d001      	beq.n	8008d32 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008d2e:	2380      	movs	r3, #128	@ 0x80
 8008d30:	e079      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d002      	beq.n	8008d42 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008d3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008d40:	e071      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d002      	beq.n	8008d52 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008d4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d50:	e069      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d002      	beq.n	8008d62 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d60:	e061      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d002      	beq.n	8008d72 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008d6c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008d70:	e059      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d002      	beq.n	8008d82 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008d7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d80:	e051      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d002      	beq.n	8008d92 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008d8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008d90:	e049      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d002      	beq.n	8008da2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008d9c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008da0:	e041      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d002      	beq.n	8008db2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008dac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008db0:	e039      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d002      	beq.n	8008dc2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008dbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008dc0:	e031      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d002      	beq.n	8008dd2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008dcc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008dd0:	e029      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d002      	beq.n	8008de2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008ddc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008de0:	e021      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d002      	beq.n	8008df2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008dec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008df0:	e019      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d002      	beq.n	8008e02 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008dfc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008e00:	e011      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d002      	beq.n	8008e12 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008e0c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008e10:	e009      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	f003 0308 	and.w	r3, r3, #8
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d002      	beq.n	8008e22 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008e1c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008e20:	e001      	b.n	8008e26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008e22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3720      	adds	r7, #32
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}
 8008e2e:	bf00      	nop
 8008e30:	20000010 	.word	0x20000010
 8008e34:	10624dd3 	.word	0x10624dd3
 8008e38:	fdffe008 	.word	0xfdffe008

08008e3c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008e44:	4b1f      	ldr	r3, [pc, #124]	@ (8008ec4 <SDMMC_GetCmdResp2+0x88>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a1f      	ldr	r2, [pc, #124]	@ (8008ec8 <SDMMC_GetCmdResp2+0x8c>)
 8008e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e4e:	0a5b      	lsrs	r3, r3, #9
 8008e50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e54:	fb02 f303 	mul.w	r3, r2, r3
 8008e58:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	1e5a      	subs	r2, r3, #1
 8008e5e:	60fa      	str	r2, [r7, #12]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d102      	bne.n	8008e6a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008e64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008e68:	e026      	b.n	8008eb8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e6e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d0ef      	beq.n	8008e5a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d1ea      	bne.n	8008e5a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e88:	f003 0304 	and.w	r3, r3, #4
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d004      	beq.n	8008e9a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2204      	movs	r2, #4
 8008e94:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008e96:	2304      	movs	r3, #4
 8008e98:	e00e      	b.n	8008eb8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d004      	beq.n	8008eb0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008eac:	2301      	movs	r3, #1
 8008eae:	e003      	b.n	8008eb8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	22c5      	movs	r2, #197	@ 0xc5
 8008eb4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8008eb6:	2300      	movs	r3, #0
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3714      	adds	r7, #20
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr
 8008ec4:	20000010 	.word	0x20000010
 8008ec8:	10624dd3 	.word	0x10624dd3

08008ecc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8008f40 <SDMMC_GetCmdResp3+0x74>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8008f44 <SDMMC_GetCmdResp3+0x78>)
 8008eda:	fba2 2303 	umull	r2, r3, r2, r3
 8008ede:	0a5b      	lsrs	r3, r3, #9
 8008ee0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ee4:	fb02 f303 	mul.w	r3, r2, r3
 8008ee8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	1e5a      	subs	r2, r3, #1
 8008eee:	60fa      	str	r2, [r7, #12]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d102      	bne.n	8008efa <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ef4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008ef8:	e01b      	b.n	8008f32 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008efe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d0ef      	beq.n	8008eea <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d1ea      	bne.n	8008eea <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f18:	f003 0304 	and.w	r3, r3, #4
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d004      	beq.n	8008f2a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2204      	movs	r2, #4
 8008f24:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008f26:	2304      	movs	r3, #4
 8008f28:	e003      	b.n	8008f32 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	22c5      	movs	r2, #197	@ 0xc5
 8008f2e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008f30:	2300      	movs	r3, #0
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3714      	adds	r7, #20
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr
 8008f3e:	bf00      	nop
 8008f40:	20000010 	.word	0x20000010
 8008f44:	10624dd3 	.word	0x10624dd3

08008f48 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b088      	sub	sp, #32
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	460b      	mov	r3, r1
 8008f52:	607a      	str	r2, [r7, #4]
 8008f54:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f56:	4b35      	ldr	r3, [pc, #212]	@ (800902c <SDMMC_GetCmdResp6+0xe4>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a35      	ldr	r2, [pc, #212]	@ (8009030 <SDMMC_GetCmdResp6+0xe8>)
 8008f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f60:	0a5b      	lsrs	r3, r3, #9
 8008f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f66:	fb02 f303 	mul.w	r3, r2, r3
 8008f6a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	1e5a      	subs	r2, r3, #1
 8008f70:	61fa      	str	r2, [r7, #28]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d102      	bne.n	8008f7c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008f76:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008f7a:	e052      	b.n	8009022 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f80:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d0ef      	beq.n	8008f6c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1ea      	bne.n	8008f6c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f9a:	f003 0304 	and.w	r3, r3, #4
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d004      	beq.n	8008fac <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2204      	movs	r2, #4
 8008fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008fa8:	2304      	movs	r3, #4
 8008faa:	e03a      	b.n	8009022 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fb0:	f003 0301 	and.w	r3, r3, #1
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d004      	beq.n	8008fc2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e02f      	b.n	8009022 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008fc2:	68f8      	ldr	r0, [r7, #12]
 8008fc4:	f7ff fbcb 	bl	800875e <SDIO_GetCommandResponse>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	461a      	mov	r2, r3
 8008fcc:	7afb      	ldrb	r3, [r7, #11]
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d001      	beq.n	8008fd6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e025      	b.n	8009022 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	22c5      	movs	r2, #197	@ 0xc5
 8008fda:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008fdc:	2100      	movs	r1, #0
 8008fde:	68f8      	ldr	r0, [r7, #12]
 8008fe0:	f7ff fbca 	bl	8008778 <SDIO_GetResponse>
 8008fe4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d106      	bne.n	8008ffe <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	0c1b      	lsrs	r3, r3, #16
 8008ff4:	b29a      	uxth	r2, r3
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	e011      	b.n	8009022 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009004:	2b00      	cmp	r3, #0
 8009006:	d002      	beq.n	800900e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009008:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800900c:	e009      	b.n	8009022 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009014:	2b00      	cmp	r3, #0
 8009016:	d002      	beq.n	800901e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009018:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800901c:	e001      	b.n	8009022 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800901e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8009022:	4618      	mov	r0, r3
 8009024:	3720      	adds	r7, #32
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	20000010 	.word	0x20000010
 8009030:	10624dd3 	.word	0x10624dd3

08009034 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800903c:	4b22      	ldr	r3, [pc, #136]	@ (80090c8 <SDMMC_GetCmdResp7+0x94>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a22      	ldr	r2, [pc, #136]	@ (80090cc <SDMMC_GetCmdResp7+0x98>)
 8009042:	fba2 2303 	umull	r2, r3, r2, r3
 8009046:	0a5b      	lsrs	r3, r3, #9
 8009048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800904c:	fb02 f303 	mul.w	r3, r2, r3
 8009050:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	1e5a      	subs	r2, r3, #1
 8009056:	60fa      	str	r2, [r7, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d102      	bne.n	8009062 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800905c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009060:	e02c      	b.n	80090bc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009066:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800906e:	2b00      	cmp	r3, #0
 8009070:	d0ef      	beq.n	8009052 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009078:	2b00      	cmp	r3, #0
 800907a:	d1ea      	bne.n	8009052 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009080:	f003 0304 	and.w	r3, r3, #4
 8009084:	2b00      	cmp	r3, #0
 8009086:	d004      	beq.n	8009092 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2204      	movs	r2, #4
 800908c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800908e:	2304      	movs	r3, #4
 8009090:	e014      	b.n	80090bc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009096:	f003 0301 	and.w	r3, r3, #1
 800909a:	2b00      	cmp	r3, #0
 800909c:	d004      	beq.n	80090a8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2201      	movs	r2, #1
 80090a2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80090a4:	2301      	movs	r3, #1
 80090a6:	e009      	b.n	80090bc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d002      	beq.n	80090ba <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2240      	movs	r2, #64	@ 0x40
 80090b8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80090ba:	2300      	movs	r3, #0
  
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3714      	adds	r7, #20
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr
 80090c8:	20000010 	.word	0x20000010
 80090cc:	10624dd3 	.word	0x10624dd3

080090d0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80090d8:	4b11      	ldr	r3, [pc, #68]	@ (8009120 <SDMMC_GetCmdError+0x50>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a11      	ldr	r2, [pc, #68]	@ (8009124 <SDMMC_GetCmdError+0x54>)
 80090de:	fba2 2303 	umull	r2, r3, r2, r3
 80090e2:	0a5b      	lsrs	r3, r3, #9
 80090e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090e8:	fb02 f303 	mul.w	r3, r2, r3
 80090ec:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	1e5a      	subs	r2, r3, #1
 80090f2:	60fa      	str	r2, [r7, #12]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d102      	bne.n	80090fe <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80090f8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80090fc:	e009      	b.n	8009112 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0f1      	beq.n	80090ee <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	22c5      	movs	r2, #197	@ 0xc5
 800910e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3714      	adds	r7, #20
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr
 800911e:	bf00      	nop
 8009120:	20000010 	.word	0x20000010
 8009124:	10624dd3 	.word	0x10624dd3

08009128 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009128:	b084      	sub	sp, #16
 800912a:	b580      	push	{r7, lr}
 800912c:	b084      	sub	sp, #16
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
 8009132:	f107 001c 	add.w	r0, r7, #28
 8009136:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800913a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800913e:	2b01      	cmp	r3, #1
 8009140:	d123      	bne.n	800918a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009146:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	68db      	ldr	r3, [r3, #12]
 8009152:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009156:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	68db      	ldr	r3, [r3, #12]
 8009162:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800916a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800916e:	2b01      	cmp	r3, #1
 8009170:	d105      	bne.n	800917e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 faa0 	bl	80096c4 <USB_CoreReset>
 8009184:	4603      	mov	r3, r0
 8009186:	73fb      	strb	r3, [r7, #15]
 8009188:	e01b      	b.n	80091c2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	68db      	ldr	r3, [r3, #12]
 800918e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 fa94 	bl	80096c4 <USB_CoreReset>
 800919c:	4603      	mov	r3, r0
 800919e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80091a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d106      	bne.n	80091b6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091ac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80091b4:	e005      	b.n	80091c2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091ba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80091c2:	7fbb      	ldrb	r3, [r7, #30]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d10b      	bne.n	80091e0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	f043 0206 	orr.w	r2, r3, #6
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	f043 0220 	orr.w	r2, r3, #32
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80091e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091ec:	b004      	add	sp, #16
 80091ee:	4770      	bx	lr

080091f0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b083      	sub	sp, #12
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	f023 0201 	bic.w	r2, r3, #1
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009204:	2300      	movs	r3, #0
}
 8009206:	4618      	mov	r0, r3
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr

08009212 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009212:	b580      	push	{r7, lr}
 8009214:	b084      	sub	sp, #16
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
 800921a:	460b      	mov	r3, r1
 800921c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800921e:	2300      	movs	r3, #0
 8009220:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800922e:	78fb      	ldrb	r3, [r7, #3]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d115      	bne.n	8009260 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	68db      	ldr	r3, [r3, #12]
 8009238:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009240:	200a      	movs	r0, #10
 8009242:	f7f9 fbbd 	bl	80029c0 <HAL_Delay>
      ms += 10U;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	330a      	adds	r3, #10
 800924a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 fa2b 	bl	80096a8 <USB_GetMode>
 8009252:	4603      	mov	r3, r0
 8009254:	2b01      	cmp	r3, #1
 8009256:	d01e      	beq.n	8009296 <USB_SetCurrentMode+0x84>
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	2bc7      	cmp	r3, #199	@ 0xc7
 800925c:	d9f0      	bls.n	8009240 <USB_SetCurrentMode+0x2e>
 800925e:	e01a      	b.n	8009296 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009260:	78fb      	ldrb	r3, [r7, #3]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d115      	bne.n	8009292 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	68db      	ldr	r3, [r3, #12]
 800926a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009272:	200a      	movs	r0, #10
 8009274:	f7f9 fba4 	bl	80029c0 <HAL_Delay>
      ms += 10U;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	330a      	adds	r3, #10
 800927c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 fa12 	bl	80096a8 <USB_GetMode>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	d005      	beq.n	8009296 <USB_SetCurrentMode+0x84>
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2bc7      	cmp	r3, #199	@ 0xc7
 800928e:	d9f0      	bls.n	8009272 <USB_SetCurrentMode+0x60>
 8009290:	e001      	b.n	8009296 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e005      	b.n	80092a2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2bc8      	cmp	r3, #200	@ 0xc8
 800929a:	d101      	bne.n	80092a0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800929c:	2301      	movs	r3, #1
 800929e:	e000      	b.n	80092a2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80092a0:	2300      	movs	r3, #0
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3710      	adds	r7, #16
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}
	...

080092ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092ac:	b084      	sub	sp, #16
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b086      	sub	sp, #24
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
 80092b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80092ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80092be:	2300      	movs	r3, #0
 80092c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80092c6:	2300      	movs	r3, #0
 80092c8:	613b      	str	r3, [r7, #16]
 80092ca:	e009      	b.n	80092e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	3340      	adds	r3, #64	@ 0x40
 80092d2:	009b      	lsls	r3, r3, #2
 80092d4:	4413      	add	r3, r2
 80092d6:	2200      	movs	r2, #0
 80092d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	3301      	adds	r3, #1
 80092de:	613b      	str	r3, [r7, #16]
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	2b0e      	cmp	r3, #14
 80092e4:	d9f2      	bls.n	80092cc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80092e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d11c      	bne.n	8009328 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80092fc:	f043 0302 	orr.w	r3, r3, #2
 8009300:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009306:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009312:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800931e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	639a      	str	r2, [r3, #56]	@ 0x38
 8009326:	e00b      	b.n	8009340 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800932c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009338:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009346:	461a      	mov	r2, r3
 8009348:	2300      	movs	r3, #0
 800934a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800934c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009350:	2b01      	cmp	r3, #1
 8009352:	d10d      	bne.n	8009370 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009354:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009358:	2b00      	cmp	r3, #0
 800935a:	d104      	bne.n	8009366 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800935c:	2100      	movs	r1, #0
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 f968 	bl	8009634 <USB_SetDevSpeed>
 8009364:	e008      	b.n	8009378 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009366:	2101      	movs	r1, #1
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 f963 	bl	8009634 <USB_SetDevSpeed>
 800936e:	e003      	b.n	8009378 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009370:	2103      	movs	r1, #3
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 f95e 	bl	8009634 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009378:	2110      	movs	r1, #16
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 f8fa 	bl	8009574 <USB_FlushTxFifo>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d001      	beq.n	800938a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8009386:	2301      	movs	r3, #1
 8009388:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f924 	bl	80095d8 <USB_FlushRxFifo>
 8009390:	4603      	mov	r3, r0
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093a0:	461a      	mov	r2, r3
 80093a2:	2300      	movs	r3, #0
 80093a4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ac:	461a      	mov	r2, r3
 80093ae:	2300      	movs	r3, #0
 80093b0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093b8:	461a      	mov	r2, r3
 80093ba:	2300      	movs	r3, #0
 80093bc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093be:	2300      	movs	r3, #0
 80093c0:	613b      	str	r3, [r7, #16]
 80093c2:	e043      	b.n	800944c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093da:	d118      	bne.n	800940e <USB_DevInit+0x162>
    {
      if (i == 0U)
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d10a      	bne.n	80093f8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	015a      	lsls	r2, r3, #5
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	4413      	add	r3, r2
 80093ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093ee:	461a      	mov	r2, r3
 80093f0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80093f4:	6013      	str	r3, [r2, #0]
 80093f6:	e013      	b.n	8009420 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	015a      	lsls	r2, r3, #5
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	4413      	add	r3, r2
 8009400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009404:	461a      	mov	r2, r3
 8009406:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800940a:	6013      	str	r3, [r2, #0]
 800940c:	e008      	b.n	8009420 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	015a      	lsls	r2, r3, #5
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	4413      	add	r3, r2
 8009416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800941a:	461a      	mov	r2, r3
 800941c:	2300      	movs	r3, #0
 800941e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	015a      	lsls	r2, r3, #5
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	4413      	add	r3, r2
 8009428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800942c:	461a      	mov	r2, r3
 800942e:	2300      	movs	r3, #0
 8009430:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	015a      	lsls	r2, r3, #5
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	4413      	add	r3, r2
 800943a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800943e:	461a      	mov	r2, r3
 8009440:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009444:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	3301      	adds	r3, #1
 800944a:	613b      	str	r3, [r7, #16]
 800944c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009450:	461a      	mov	r2, r3
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	4293      	cmp	r3, r2
 8009456:	d3b5      	bcc.n	80093c4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009458:	2300      	movs	r3, #0
 800945a:	613b      	str	r3, [r7, #16]
 800945c:	e043      	b.n	80094e6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	015a      	lsls	r2, r3, #5
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	4413      	add	r3, r2
 8009466:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009470:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009474:	d118      	bne.n	80094a8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d10a      	bne.n	8009492 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	015a      	lsls	r2, r3, #5
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	4413      	add	r3, r2
 8009484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009488:	461a      	mov	r2, r3
 800948a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800948e:	6013      	str	r3, [r2, #0]
 8009490:	e013      	b.n	80094ba <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	015a      	lsls	r2, r3, #5
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	4413      	add	r3, r2
 800949a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800949e:	461a      	mov	r2, r3
 80094a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80094a4:	6013      	str	r3, [r2, #0]
 80094a6:	e008      	b.n	80094ba <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	015a      	lsls	r2, r3, #5
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	4413      	add	r3, r2
 80094b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094b4:	461a      	mov	r2, r3
 80094b6:	2300      	movs	r3, #0
 80094b8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	015a      	lsls	r2, r3, #5
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	4413      	add	r3, r2
 80094c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094c6:	461a      	mov	r2, r3
 80094c8:	2300      	movs	r3, #0
 80094ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	015a      	lsls	r2, r3, #5
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	4413      	add	r3, r2
 80094d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094d8:	461a      	mov	r2, r3
 80094da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80094de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	3301      	adds	r3, #1
 80094e4:	613b      	str	r3, [r7, #16]
 80094e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80094ea:	461a      	mov	r2, r3
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d3b5      	bcc.n	800945e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094f8:	691b      	ldr	r3, [r3, #16]
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009504:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009512:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009514:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009518:	2b00      	cmp	r3, #0
 800951a:	d105      	bne.n	8009528 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	f043 0210 	orr.w	r2, r3, #16
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	699a      	ldr	r2, [r3, #24]
 800952c:	4b10      	ldr	r3, [pc, #64]	@ (8009570 <USB_DevInit+0x2c4>)
 800952e:	4313      	orrs	r3, r2
 8009530:	687a      	ldr	r2, [r7, #4]
 8009532:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009534:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009538:	2b00      	cmp	r3, #0
 800953a:	d005      	beq.n	8009548 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	699b      	ldr	r3, [r3, #24]
 8009540:	f043 0208 	orr.w	r2, r3, #8
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009548:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800954c:	2b01      	cmp	r3, #1
 800954e:	d107      	bne.n	8009560 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	699b      	ldr	r3, [r3, #24]
 8009554:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009558:	f043 0304 	orr.w	r3, r3, #4
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009560:	7dfb      	ldrb	r3, [r7, #23]
}
 8009562:	4618      	mov	r0, r3
 8009564:	3718      	adds	r7, #24
 8009566:	46bd      	mov	sp, r7
 8009568:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800956c:	b004      	add	sp, #16
 800956e:	4770      	bx	lr
 8009570:	803c3800 	.word	0x803c3800

08009574 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009574:	b480      	push	{r7}
 8009576:	b085      	sub	sp, #20
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	3301      	adds	r3, #1
 8009586:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800958e:	d901      	bls.n	8009594 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009590:	2303      	movs	r3, #3
 8009592:	e01b      	b.n	80095cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	2b00      	cmp	r3, #0
 800959a:	daf2      	bge.n	8009582 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800959c:	2300      	movs	r3, #0
 800959e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	019b      	lsls	r3, r3, #6
 80095a4:	f043 0220 	orr.w	r2, r3, #32
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	3301      	adds	r3, #1
 80095b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095b8:	d901      	bls.n	80095be <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e006      	b.n	80095cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	f003 0320 	and.w	r3, r3, #32
 80095c6:	2b20      	cmp	r3, #32
 80095c8:	d0f0      	beq.n	80095ac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3714      	adds	r7, #20
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80095d8:	b480      	push	{r7}
 80095da:	b085      	sub	sp, #20
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095e0:	2300      	movs	r3, #0
 80095e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	3301      	adds	r3, #1
 80095e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095f0:	d901      	bls.n	80095f6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80095f2:	2303      	movs	r3, #3
 80095f4:	e018      	b.n	8009628 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	daf2      	bge.n	80095e4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80095fe:	2300      	movs	r3, #0
 8009600:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2210      	movs	r2, #16
 8009606:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	3301      	adds	r3, #1
 800960c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009614:	d901      	bls.n	800961a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009616:	2303      	movs	r3, #3
 8009618:	e006      	b.n	8009628 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	f003 0310 	and.w	r3, r3, #16
 8009622:	2b10      	cmp	r3, #16
 8009624:	d0f0      	beq.n	8009608 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	3714      	adds	r7, #20
 800962c:	46bd      	mov	sp, r7
 800962e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009632:	4770      	bx	lr

08009634 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009634:	b480      	push	{r7}
 8009636:	b085      	sub	sp, #20
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	460b      	mov	r3, r1
 800963e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	78fb      	ldrb	r3, [r7, #3]
 800964e:	68f9      	ldr	r1, [r7, #12]
 8009650:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009654:	4313      	orrs	r3, r2
 8009656:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3714      	adds	r7, #20
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr

08009666 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009666:	b480      	push	{r7}
 8009668:	b085      	sub	sp, #20
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	68fa      	ldr	r2, [r7, #12]
 800967c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009680:	f023 0303 	bic.w	r3, r3, #3
 8009684:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	68fa      	ldr	r2, [r7, #12]
 8009690:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009694:	f043 0302 	orr.w	r3, r3, #2
 8009698:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3714      	adds	r7, #20
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr

080096a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	695b      	ldr	r3, [r3, #20]
 80096b4:	f003 0301 	and.w	r3, r3, #1
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	370c      	adds	r7, #12
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b085      	sub	sp, #20
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096cc:	2300      	movs	r3, #0
 80096ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	3301      	adds	r3, #1
 80096d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096dc:	d901      	bls.n	80096e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80096de:	2303      	movs	r3, #3
 80096e0:	e022      	b.n	8009728 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	691b      	ldr	r3, [r3, #16]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	daf2      	bge.n	80096d0 <USB_CoreReset+0xc>

  count = 10U;
 80096ea:	230a      	movs	r3, #10
 80096ec:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80096ee:	e002      	b.n	80096f6 <USB_CoreReset+0x32>
  {
    count--;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	3b01      	subs	r3, #1
 80096f4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d1f9      	bne.n	80096f0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	691b      	ldr	r3, [r3, #16]
 8009700:	f043 0201 	orr.w	r2, r3, #1
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	3301      	adds	r3, #1
 800970c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009714:	d901      	bls.n	800971a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009716:	2303      	movs	r3, #3
 8009718:	e006      	b.n	8009728 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	f003 0301 	and.w	r3, r3, #1
 8009722:	2b01      	cmp	r3, #1
 8009724:	d0f0      	beq.n	8009708 <USB_CoreReset+0x44>

  return HAL_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	3714      	adds	r7, #20
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
 800973a:	4603      	mov	r3, r0
 800973c:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800973e:	bf00      	nop
 8009740:	370c      	adds	r7, #12
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr

0800974a <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 800974a:	b480      	push	{r7}
 800974c:	b083      	sub	sp, #12
 800974e:	af00      	add	r7, sp, #0
 8009750:	4603      	mov	r3, r0
 8009752:	460a      	mov	r2, r1
 8009754:	71fb      	strb	r3, [r7, #7]
 8009756:	4613      	mov	r3, r2
 8009758:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 800975a:	bf00      	nop
 800975c:	370c      	adds	r7, #12
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr

08009766 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 8009766:	b480      	push	{r7}
 8009768:	b083      	sub	sp, #12
 800976a:	af00      	add	r7, sp, #0
 800976c:	4603      	mov	r3, r0
 800976e:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	4603      	mov	r3, r0
 8009784:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8009786:	bf00      	nop
 8009788:	370c      	adds	r7, #12
 800978a:	46bd      	mov	sp, r7
 800978c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009790:	4770      	bx	lr

08009792 <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 8009792:	b480      	push	{r7}
 8009794:	b083      	sub	sp, #12
 8009796:	af00      	add	r7, sp, #0
 8009798:	4603      	mov	r3, r0
 800979a:	71fb      	strb	r3, [r7, #7]
 800979c:	460b      	mov	r3, r1
 800979e:	71bb      	strb	r3, [r7, #6]
 80097a0:	4613      	mov	r3, r2
 80097a2:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 80097a4:	bf00      	nop
 80097a6:	370c      	adds	r7, #12
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr

080097b0 <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	4603      	mov	r3, r0
 80097b8:	6039      	str	r1, [r7, #0]
 80097ba:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	4603      	mov	r3, r0
 80097d0:	460a      	mov	r2, r1
 80097d2:	71fb      	strb	r3, [r7, #7]
 80097d4:	4613      	mov	r3, r2
 80097d6:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 80097d8:	bf00      	nop
 80097da:	370c      	adds	r7, #12
 80097dc:	46bd      	mov	sp, r7
 80097de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e2:	4770      	bx	lr

080097e4 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b086      	sub	sp, #24
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	4603      	mov	r3, r0
 80097ec:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 80097ee:	79fb      	ldrb	r3, [r7, #7]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d001      	beq.n	80097f8 <tud_cdc_n_connected+0x14>
 80097f4:	2300      	movs	r3, #0
 80097f6:	e034      	b.n	8009862 <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 80097f8:	f003 fe5a 	bl	800d4b0 <tud_mounted>
 80097fc:	4603      	mov	r3, r0
 80097fe:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 8009800:	f003 fe68 	bl	800d4d4 <tud_suspended>
 8009804:	4603      	mov	r3, r0
 8009806:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8009808:	7dfb      	ldrb	r3, [r7, #23]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d007      	beq.n	800981e <tud_cdc_n_connected+0x3a>
 800980e:	7dbb      	ldrb	r3, [r7, #22]
 8009810:	f083 0301 	eor.w	r3, r3, #1
 8009814:	b2db      	uxtb	r3, r3
 8009816:	2b00      	cmp	r3, #0
 8009818:	d001      	beq.n	800981e <tud_cdc_n_connected+0x3a>
 800981a:	2301      	movs	r3, #1
 800981c:	e000      	b.n	8009820 <tud_cdc_n_connected+0x3c>
 800981e:	2300      	movs	r3, #0
 8009820:	f003 0301 	and.w	r3, r3, #1
 8009824:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8009826:	f083 0301 	eor.w	r3, r3, #1
 800982a:	b2db      	uxtb	r3, r3
 800982c:	2b00      	cmp	r3, #0
 800982e:	d001      	beq.n	8009834 <tud_cdc_n_connected+0x50>
 8009830:	2300      	movs	r3, #0
 8009832:	e016      	b.n	8009862 <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8009834:	79fb      	ldrb	r3, [r7, #7]
 8009836:	4a0d      	ldr	r2, [pc, #52]	@ (800986c <tud_cdc_n_connected+0x88>)
 8009838:	21b4      	movs	r1, #180	@ 0xb4
 800983a:	fb01 f303 	mul.w	r3, r1, r3
 800983e:	4413      	add	r3, r2
 8009840:	3303      	adds	r3, #3
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	613b      	str	r3, [r7, #16]
 8009846:	2300      	movs	r3, #0
 8009848:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800984a:	7bfb      	ldrb	r3, [r7, #15]
 800984c:	693a      	ldr	r2, [r7, #16]
 800984e:	fa22 f303 	lsr.w	r3, r2, r3
 8009852:	f003 0301 	and.w	r3, r3, #1
 8009856:	2b00      	cmp	r3, #0
 8009858:	bf14      	ite	ne
 800985a:	2301      	movne	r3, #1
 800985c:	2300      	moveq	r3, #0
 800985e:	b2db      	uxtb	r3, r3
 8009860:	bf00      	nop
}
 8009862:	4618      	mov	r0, r3
 8009864:	3718      	adds	r7, #24
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
 800986a:	bf00      	nop
 800986c:	20001c2c 	.word	0x20001c2c

08009870 <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 8009870:	b480      	push	{r7}
 8009872:	b089      	sub	sp, #36	@ 0x24
 8009874:	af00      	add	r7, sp, #0
 8009876:	4603      	mov	r3, r0
 8009878:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800987a:	79fb      	ldrb	r3, [r7, #7]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <tud_cdc_n_available+0x14>
 8009880:	2300      	movs	r3, #0
 8009882:	e034      	b.n	80098ee <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 8009884:	79fb      	ldrb	r3, [r7, #7]
 8009886:	22b4      	movs	r2, #180	@ 0xb4
 8009888:	fb02 f303 	mul.w	r3, r2, r3
 800988c:	3318      	adds	r3, #24
 800988e:	4a1b      	ldr	r2, [pc, #108]	@ (80098fc <tud_cdc_n_available+0x8c>)
 8009890:	4413      	add	r3, r2
 8009892:	3308      	adds	r3, #8
 8009894:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	3308      	adds	r3, #8
 800989a:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	8899      	ldrh	r1, [r3, #4]
 80098a0:	69bb      	ldr	r3, [r7, #24]
 80098a2:	891b      	ldrh	r3, [r3, #8]
 80098a4:	b29a      	uxth	r2, r3
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	895b      	ldrh	r3, [r3, #10]
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	82f9      	strh	r1, [r7, #22]
 80098ae:	82ba      	strh	r2, [r7, #20]
 80098b0:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 80098b2:	8aba      	ldrh	r2, [r7, #20]
 80098b4:	8a7b      	ldrh	r3, [r7, #18]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d304      	bcc.n	80098c4 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 80098ba:	8aba      	ldrh	r2, [r7, #20]
 80098bc:	8a7b      	ldrh	r3, [r7, #18]
 80098be:	1ad3      	subs	r3, r2, r3
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	e008      	b.n	80098d6 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80098c4:	8afb      	ldrh	r3, [r7, #22]
 80098c6:	005b      	lsls	r3, r3, #1
 80098c8:	b29a      	uxth	r2, r3
 80098ca:	8ab9      	ldrh	r1, [r7, #20]
 80098cc:	8a7b      	ldrh	r3, [r7, #18]
 80098ce:	1acb      	subs	r3, r1, r3
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	4413      	add	r3, r2
 80098d4:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80098d6:	69ba      	ldr	r2, [r7, #24]
 80098d8:	8892      	ldrh	r2, [r2, #4]
 80098da:	823b      	strh	r3, [r7, #16]
 80098dc:	4613      	mov	r3, r2
 80098de:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80098e0:	8a3a      	ldrh	r2, [r7, #16]
 80098e2:	89fb      	ldrh	r3, [r7, #14]
 80098e4:	4293      	cmp	r3, r2
 80098e6:	bf28      	it	cs
 80098e8:	4613      	movcs	r3, r2
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	bf00      	nop
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3724      	adds	r7, #36	@ 0x24
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	20001c2c 	.word	0x20001c2c

08009900 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 8009900:	b580      	push	{r7, lr}
 8009902:	b086      	sub	sp, #24
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	607a      	str	r2, [r7, #4]
 800990c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800990e:	7bfb      	ldrb	r3, [r7, #15]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d001      	beq.n	8009918 <tud_cdc_n_read+0x18>
 8009914:	2300      	movs	r3, #0
 8009916:	e010      	b.n	800993a <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8009918:	7bfb      	ldrb	r3, [r7, #15]
 800991a:	22b4      	movs	r2, #180	@ 0xb4
 800991c:	fb02 f303 	mul.w	r3, r2, r3
 8009920:	4a08      	ldr	r2, [pc, #32]	@ (8009944 <tud_cdc_n_read+0x44>)
 8009922:	4413      	add	r3, r2
 8009924:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	7818      	ldrb	r0, [r3, #0]
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	f103 0120 	add.w	r1, r3, #32
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	68ba      	ldr	r2, [r7, #8]
 8009934:	f008 fd7c 	bl	8012430 <tu_edpt_stream_read>
 8009938:	4603      	mov	r3, r0
}
 800993a:	4618      	mov	r0, r3
 800993c:	3718      	adds	r7, #24
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
 8009942:	bf00      	nop
 8009944:	20001c2c 	.word	0x20001c2c

08009948 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8009948:	b580      	push	{r7, lr}
 800994a:	b086      	sub	sp, #24
 800994c:	af00      	add	r7, sp, #0
 800994e:	4603      	mov	r3, r0
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	607a      	str	r2, [r7, #4]
 8009954:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8009956:	7bfb      	ldrb	r3, [r7, #15]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d001      	beq.n	8009960 <tud_cdc_n_write+0x18>
 800995c:	2300      	movs	r3, #0
 800995e:	e010      	b.n	8009982 <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8009960:	7bfb      	ldrb	r3, [r7, #15]
 8009962:	22b4      	movs	r2, #180	@ 0xb4
 8009964:	fb02 f303 	mul.w	r3, r2, r3
 8009968:	4a08      	ldr	r2, [pc, #32]	@ (800998c <tud_cdc_n_write+0x44>)
 800996a:	4413      	add	r3, r2
 800996c:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	7818      	ldrb	r0, [r3, #0]
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f103 010c 	add.w	r1, r3, #12
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	f008 fa64 	bl	8011e48 <tu_edpt_stream_write>
 8009980:	4603      	mov	r3, r0
}
 8009982:	4618      	mov	r0, r3
 8009984:	3718      	adds	r7, #24
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}
 800998a:	bf00      	nop
 800998c:	20001c2c 	.word	0x20001c2c

08009990 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 8009990:	b580      	push	{r7, lr}
 8009992:	b088      	sub	sp, #32
 8009994:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 8009996:	22b4      	movs	r2, #180	@ 0xb4
 8009998:	2100      	movs	r1, #0
 800999a:	4829      	ldr	r0, [pc, #164]	@ (8009a40 <cdcd_init+0xb0>)
 800999c:	f008 ff90 	bl	80128c0 <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80099a0:	2300      	movs	r3, #0
 80099a2:	73fb      	strb	r3, [r7, #15]
 80099a4:	e044      	b.n	8009a30 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80099a6:	7bfb      	ldrb	r3, [r7, #15]
 80099a8:	22b4      	movs	r2, #180	@ 0xb4
 80099aa:	fb02 f303 	mul.w	r3, r2, r3
 80099ae:	4a24      	ldr	r2, [pc, #144]	@ (8009a40 <cdcd_init+0xb0>)
 80099b0:	4413      	add	r3, r2
 80099b2:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	22ff      	movs	r2, #255	@ 0xff
 80099b8:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80099c0:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	2200      	movs	r2, #0
 80099c6:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	2200      	movs	r2, #0
 80099cc:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	2208      	movs	r2, #8
 80099d2:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80099d4:	2300      	movs	r3, #0
 80099d6:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80099d8:	2300      	movs	r3, #0
 80099da:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	f103 0020 	add.w	r0, r3, #32
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	3374      	adds	r3, #116	@ 0x74
 80099e6:	2240      	movs	r2, #64	@ 0x40
 80099e8:	9203      	str	r2, [sp, #12]
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	9202      	str	r2, [sp, #8]
 80099ee:	2240      	movs	r2, #64	@ 0x40
 80099f0:	9201      	str	r2, [sp, #4]
 80099f2:	9300      	str	r3, [sp, #0]
 80099f4:	2300      	movs	r3, #0
 80099f6:	2200      	movs	r2, #0
 80099f8:	2100      	movs	r1, #0
 80099fa:	f008 f888 	bl	8011b0e <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	f103 000c 	add.w	r0, r3, #12
 8009a04:	4b0f      	ldr	r3, [pc, #60]	@ (8009a44 <cdcd_init+0xb4>)
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009a0c:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8009a12:	2240      	movs	r2, #64	@ 0x40
 8009a14:	9203      	str	r2, [sp, #12]
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	9202      	str	r2, [sp, #8]
 8009a1a:	2240      	movs	r2, #64	@ 0x40
 8009a1c:	9201      	str	r2, [sp, #4]
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	460b      	mov	r3, r1
 8009a22:	2201      	movs	r2, #1
 8009a24:	2100      	movs	r1, #0
 8009a26:	f008 f872 	bl	8011b0e <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009a2a:	7bfb      	ldrb	r3, [r7, #15]
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	73fb      	strb	r3, [r7, #15]
 8009a30:	7bfb      	ldrb	r3, [r7, #15]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d0b7      	beq.n	80099a6 <cdcd_init+0x16>
  }
}
 8009a36:	bf00      	nop
 8009a38:	bf00      	nop
 8009a3a:	3710      	adds	r7, #16
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	20001c2c 	.word	0x20001c2c
 8009a44:	2000002c 	.word	0x2000002c

08009a48 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009a4e:	2300      	movs	r3, #0
 8009a50:	71fb      	strb	r3, [r7, #7]
 8009a52:	e013      	b.n	8009a7c <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8009a54:	79fb      	ldrb	r3, [r7, #7]
 8009a56:	22b4      	movs	r2, #180	@ 0xb4
 8009a58:	fb02 f303 	mul.w	r3, r2, r3
 8009a5c:	4a0b      	ldr	r2, [pc, #44]	@ (8009a8c <cdcd_deinit+0x44>)
 8009a5e:	4413      	add	r3, r2
 8009a60:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	3320      	adds	r3, #32
 8009a66:	4618      	mov	r0, r3
 8009a68:	f008 f879 	bl	8011b5e <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	330c      	adds	r3, #12
 8009a70:	4618      	mov	r0, r3
 8009a72:	f008 f874 	bl	8011b5e <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009a76:	79fb      	ldrb	r3, [r7, #7]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	71fb      	strb	r3, [r7, #7]
 8009a7c:	79fb      	ldrb	r3, [r7, #7]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d0e8      	beq.n	8009a54 <cdcd_deinit+0xc>
  }
  return true;
 8009a82:	2301      	movs	r3, #1
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3708      	adds	r7, #8
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}
 8009a8c:	20001c2c 	.word	0x20001c2c

08009a90 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b086      	sub	sp, #24
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	4603      	mov	r3, r0
 8009a98:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	75fb      	strb	r3, [r7, #23]
 8009a9e:	e028      	b.n	8009af2 <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8009aa0:	7dfb      	ldrb	r3, [r7, #23]
 8009aa2:	22b4      	movs	r2, #180	@ 0xb4
 8009aa4:	fb02 f303 	mul.w	r3, r2, r3
 8009aa8:	4a16      	ldr	r2, [pc, #88]	@ (8009b04 <cdcd_reset+0x74>)
 8009aaa:	4413      	add	r3, r2
 8009aac:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 8009aae:	2204      	movs	r2, #4
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	6938      	ldr	r0, [r7, #16]
 8009ab4:	f008 ff04 	bl	80128c0 <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	f103 0214 	add.w	r2, r3, #20
 8009abe:	4b12      	ldr	r3, [pc, #72]	@ (8009b08 <cdcd_reset+0x78>)
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	4619      	mov	r1, r3
 8009aca:	4610      	mov	r0, r2
 8009acc:	f002 fe4e 	bl	800c76c <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	3320      	adds	r3, #32
 8009ad4:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	705a      	strb	r2, [r3, #1]
}
 8009adc:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	330c      	adds	r3, #12
 8009ae2:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	705a      	strb	r2, [r3, #1]
}
 8009aea:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009aec:	7dfb      	ldrb	r3, [r7, #23]
 8009aee:	3301      	adds	r3, #1
 8009af0:	75fb      	strb	r3, [r7, #23]
 8009af2:	7dfb      	ldrb	r3, [r7, #23]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d0d3      	beq.n	8009aa0 <cdcd_reset+0x10>
  }
}
 8009af8:	bf00      	nop
 8009afa:	bf00      	nop
 8009afc:	3718      	adds	r7, #24
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	20001c2c 	.word	0x20001c2c
 8009b08:	2000002c 	.word	0x2000002c

08009b0c <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b0b0      	sub	sp, #192	@ 0xc0
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	4603      	mov	r3, r0
 8009b14:	6039      	str	r1, [r7, #0]
 8009b16:	71fb      	strb	r3, [r7, #7]
 8009b18:	4613      	mov	r3, r2
 8009b1a:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	795b      	ldrb	r3, [r3, #5]
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	d103      	bne.n	8009b2c <cdcd_open+0x20>
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	799b      	ldrb	r3, [r3, #6]
 8009b28:	2b02      	cmp	r3, #2
 8009b2a:	d001      	beq.n	8009b30 <cdcd_open+0x24>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	e207      	b.n	8009f40 <cdcd_open+0x434>
 8009b30:	2300      	movs	r3, #0
 8009b32:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8009b36:	2300      	movs	r3, #0
 8009b38:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8009b3c:	e02a      	b.n	8009b94 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8009b3e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009b42:	22b4      	movs	r2, #180	@ 0xb4
 8009b44:	fb02 f303 	mul.w	r3, r2, r3
 8009b48:	4aa3      	ldr	r2, [pc, #652]	@ (8009dd8 <cdcd_open+0x2cc>)
 8009b4a:	4413      	add	r3, r2
 8009b4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8009b50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b54:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009b58:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d011      	beq.n	8009b84 <cdcd_open+0x78>
 8009b60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b64:	7b5b      	ldrb	r3, [r3, #13]
 8009b66:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d00a      	beq.n	8009b84 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009b6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b72:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8009b74:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d106      	bne.n	8009b8a <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009b7c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d002      	beq.n	8009b8a <cdcd_open+0x7e>
      return idx;
 8009b84:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009b88:	e009      	b.n	8009b9e <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8009b8a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009b8e:	3301      	adds	r3, #1
 8009b90:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8009b94:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d0d0      	beq.n	8009b3e <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 8009b9c:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 8009b9e:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 8009ba2:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d00c      	beq.n	8009bc4 <cdcd_open+0xb8>
 8009baa:	4b8c      	ldr	r3, [pc, #560]	@ (8009ddc <cdcd_open+0x2d0>)
 8009bac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009bb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f003 0301 	and.w	r3, r3, #1
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d000      	beq.n	8009bc0 <cdcd_open+0xb4>
 8009bbe:	be00      	bkpt	0x0000
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	e1bd      	b.n	8009f40 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 8009bc4:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8009bc8:	22b4      	movs	r2, #180	@ 0xb4
 8009bca:	fb02 f303 	mul.w	r3, r2, r3
 8009bce:	4a82      	ldr	r2, [pc, #520]	@ (8009dd8 <cdcd_open+0x2cc>)
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 8009bd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bda:	79fa      	ldrb	r2, [r7, #7]
 8009bdc:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	789a      	ldrb	r2, [r3, #2]
 8009be2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009be6:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8009bee:	88bb      	ldrh	r3, [r7, #4]
 8009bf0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009bf4:	4413      	add	r3, r2
 8009bf6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009bfe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c00:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009c02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	461a      	mov	r2, r3
 8009c08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c0a:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8009c0c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8009c10:	e00b      	b.n	8009c2a <cdcd_open+0x11e>
 8009c12:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c16:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009c18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c1a:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009c1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	461a      	mov	r2, r3
 8009c22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c24:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8009c26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009c2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009c30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009c34:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8009c36:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009c38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d301      	bcc.n	8009c42 <cdcd_open+0x136>
    return false;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	e00e      	b.n	8009c60 <cdcd_open+0x154>
 8009c42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c44:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009c46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c48:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009c4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	461a      	mov	r2, r3
 8009c50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c52:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8009c54:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009c56:	429a      	cmp	r2, r3
 8009c58:	bf2c      	ite	cs
 8009c5a:	2301      	movcs	r3, #1
 8009c5c:	2300      	movcc	r3, #0
 8009c5e:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d007      	beq.n	8009c74 <cdcd_open+0x168>
 8009c64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009c6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	781b      	ldrb	r3, [r3, #0]
 8009c70:	2b24      	cmp	r3, #36	@ 0x24
 8009c72:	d0ce      	beq.n	8009c12 <cdcd_open+0x106>
 8009c74:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009c7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8009c80:	2b05      	cmp	r3, #5
 8009c82:	d12e      	bne.n	8009ce2 <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8009c84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8009c8c:	79fb      	ldrb	r3, [r7, #7]
 8009c8e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8009c92:	4618      	mov	r0, r3
 8009c94:	f004 fffe 	bl	800ec94 <usbd_edpt_open>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	f083 0301 	eor.w	r3, r3, #1
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d00c      	beq.n	8009cbe <cdcd_open+0x1b2>
 8009ca4:	4b4d      	ldr	r3, [pc, #308]	@ (8009ddc <cdcd_open+0x2d0>)
 8009ca6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009caa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f003 0301 	and.w	r3, r3, #1
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d000      	beq.n	8009cba <cdcd_open+0x1ae>
 8009cb8:	be00      	bkpt	0x0000
 8009cba:	2300      	movs	r3, #0
 8009cbc:	e140      	b.n	8009f40 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 8009cbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cc2:	789a      	ldrb	r2, [r3, #2]
 8009cc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009cc8:	709a      	strb	r2, [r3, #2]
 8009cca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009cce:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009cd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009cd2:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009cd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	461a      	mov	r2, r3
 8009cda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cdc:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8009cde:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009ce2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cea:	3301      	adds	r3, #1
 8009cec:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8009cee:	2b04      	cmp	r3, #4
 8009cf0:	f040 8121 	bne.w	8009f36 <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8009cf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009cf8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8009cfc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d00:	795b      	ldrb	r3, [r3, #5]
 8009d02:	2b0a      	cmp	r3, #10
 8009d04:	f040 8117 	bne.w	8009f36 <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8009d08:	2300      	movs	r3, #0
 8009d0a:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8009d0e:	e0fc      	b.n	8009f0a <cdcd_open+0x3fe>
 8009d10:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d16:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009d1a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8009d1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d301      	bcc.n	8009d28 <cdcd_open+0x21c>
    return false;
 8009d24:	2300      	movs	r3, #0
 8009d26:	e00e      	b.n	8009d46 <cdcd_open+0x23a>
 8009d28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d2a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009d30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d32:	781b      	ldrb	r3, [r3, #0]
 8009d34:	461a      	mov	r2, r3
 8009d36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d38:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8009d3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	bf2c      	ite	cs
 8009d40:	2301      	movcs	r3, #1
 8009d42:	2300      	movcc	r3, #0
 8009d44:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8009d46:	f083 0301 	eor.w	r3, r3, #1
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	f040 80e5 	bne.w	8009f1c <cdcd_open+0x410>
 8009d52:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d56:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d5a:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	461a      	mov	r2, r3
 8009d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d64:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8009d66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8009d6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8009d72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d76:	785b      	ldrb	r3, [r3, #1]
 8009d78:	2b05      	cmp	r3, #5
 8009d7a:	d107      	bne.n	8009d8c <cdcd_open+0x280>
 8009d7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d80:	78db      	ldrb	r3, [r3, #3]
 8009d82:	f003 0303 	and.w	r3, r3, #3
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	2b02      	cmp	r3, #2
 8009d8a:	d00c      	beq.n	8009da6 <cdcd_open+0x29a>
 8009d8c:	4b13      	ldr	r3, [pc, #76]	@ (8009ddc <cdcd_open+0x2d0>)
 8009d8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f003 0301 	and.w	r3, r3, #1
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d000      	beq.n	8009da2 <cdcd_open+0x296>
 8009da0:	be00      	bkpt	0x0000
 8009da2:	2300      	movs	r3, #0
 8009da4:	e0cc      	b.n	8009f40 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8009da6:	79fb      	ldrb	r3, [r7, #7]
 8009da8:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8009dac:	4618      	mov	r0, r3
 8009dae:	f004 ff71 	bl	800ec94 <usbd_edpt_open>
 8009db2:	4603      	mov	r3, r0
 8009db4:	f083 0301 	eor.w	r3, r3, #1
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d010      	beq.n	8009de0 <cdcd_open+0x2d4>
 8009dbe:	4b07      	ldr	r3, [pc, #28]	@ (8009ddc <cdcd_open+0x2d0>)
 8009dc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009dc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f003 0301 	and.w	r3, r3, #1
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d000      	beq.n	8009dd4 <cdcd_open+0x2c8>
 8009dd2:	be00      	bkpt	0x0000
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	e0b3      	b.n	8009f40 <cdcd_open+0x434>
 8009dd8:	20001c2c 	.word	0x20001c2c
 8009ddc:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8009de0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009de4:	789b      	ldrb	r3, [r3, #2]
 8009de6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009dea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009dee:	09db      	lsrs	r3, r3, #7
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d139      	bne.n	8009e6a <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8009df6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009dfa:	330c      	adds	r3, #12
 8009dfc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8009e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e0e:	789a      	ldrb	r2, [r3, #2]
 8009e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e12:	705a      	strb	r2, [r3, #1]
 8009e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e16:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8009e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1a:	889b      	ldrh	r3, [r3, #4]
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009e22:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8009e24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e28:	bf0c      	ite	eq
 8009e2a:	2301      	moveq	r3, #1
 8009e2c:	2300      	movne	r3, #0
 8009e2e:	b2d9      	uxtb	r1, r3
 8009e30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e32:	7813      	ldrb	r3, [r2, #0]
 8009e34:	f361 0341 	bfi	r3, r1, #1, #1
 8009e38:	7013      	strb	r3, [r2, #0]
}
 8009e3a:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8009e3c:	4b42      	ldr	r3, [pc, #264]	@ (8009f48 <cdcd_open+0x43c>)
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	f003 0302 	and.w	r3, r3, #2
 8009e44:	b2db      	uxtb	r3, r3
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d006      	beq.n	8009e58 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8009e4a:	79fb      	ldrb	r3, [r7, #7]
 8009e4c:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8009e50:	4618      	mov	r0, r3
 8009e52:	f007 ff29 	bl	8011ca8 <tu_edpt_stream_write_xfer>
 8009e56:	e053      	b.n	8009f00 <cdcd_open+0x3f4>
 8009e58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e5c:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8009e5e:	6a3b      	ldr	r3, [r7, #32]
 8009e60:	3308      	adds	r3, #8
 8009e62:	4618      	mov	r0, r3
 8009e64:	f002 fc71 	bl	800c74a <tu_fifo_clear>
 8009e68:	e04a      	b.n	8009f00 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8009e6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e6e:	3320      	adds	r3, #32
 8009e70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009e78:	61fb      	str	r3, [r7, #28]
 8009e7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e7e:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8009e80:	69bb      	ldr	r3, [r7, #24]
 8009e82:	789a      	ldrb	r2, [r3, #2]
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	705a      	strb	r2, [r3, #1]
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	617b      	str	r3, [r7, #20]
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	889b      	ldrh	r3, [r3, #4]
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009e96:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8009e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e9c:	bf0c      	ite	eq
 8009e9e:	2301      	moveq	r3, #1
 8009ea0:	2300      	movne	r3, #0
 8009ea2:	b2d9      	uxtb	r1, r3
 8009ea4:	69fa      	ldr	r2, [r7, #28]
 8009ea6:	7813      	ldrb	r3, [r2, #0]
 8009ea8:	f361 0341 	bfi	r3, r1, #1, #1
 8009eac:	7013      	strb	r3, [r2, #0]
}
 8009eae:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8009eb0:	4b25      	ldr	r3, [pc, #148]	@ (8009f48 <cdcd_open+0x43c>)
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	f083 0301 	eor.w	r3, r3, #1
 8009ebe:	b2db      	uxtb	r3, r3
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d007      	beq.n	8009ed4 <cdcd_open+0x3c8>
 8009ec4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ec8:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8009eca:	693b      	ldr	r3, [r7, #16]
 8009ecc:	3308      	adds	r3, #8
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f002 fc3b 	bl	800c74a <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8009ed4:	79fb      	ldrb	r3, [r7, #7]
 8009ed6:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8009eda:	4618      	mov	r0, r3
 8009edc:	f008 f90c 	bl	80120f8 <tu_edpt_stream_read_xfer>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d10c      	bne.n	8009f00 <cdcd_open+0x3f4>
 8009ee6:	4b19      	ldr	r3, [pc, #100]	@ (8009f4c <cdcd_open+0x440>)
 8009ee8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009eec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f003 0301 	and.w	r3, r3, #1
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d000      	beq.n	8009efc <cdcd_open+0x3f0>
 8009efa:	be00      	bkpt	0x0000
 8009efc:	2300      	movs	r3, #0
 8009efe:	e01f      	b.n	8009f40 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8009f00:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8009f04:	3301      	adds	r3, #1
 8009f06:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8009f0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009f0e:	791b      	ldrb	r3, [r3, #4]
 8009f10:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8009f14:	429a      	cmp	r2, r3
 8009f16:	f4ff aefb 	bcc.w	8009d10 <cdcd_open+0x204>
 8009f1a:	e000      	b.n	8009f1e <cdcd_open+0x412>
          break;
 8009f1c:	bf00      	nop
 8009f1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009f22:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	781b      	ldrb	r3, [r3, #0]
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8009f32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8009f36:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	1ad3      	subs	r3, r2, r3
 8009f3e:	b29b      	uxth	r3, r3
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	37c0      	adds	r7, #192	@ 0xc0
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}
 8009f48:	2000002c 	.word	0x2000002c
 8009f4c:	e000edf0 	.word	0xe000edf0

08009f50 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b08a      	sub	sp, #40	@ 0x28
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	4603      	mov	r3, r0
 8009f58:	603a      	str	r2, [r7, #0]
 8009f5a:	71fb      	strb	r3, [r7, #7]
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	781b      	ldrb	r3, [r3, #0]
 8009f64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2b20      	cmp	r3, #32
 8009f6c:	d001      	beq.n	8009f72 <cdcd_control_xfer_cb+0x22>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	e0d9      	b.n	800a126 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8009f72:	2300      	movs	r3, #0
 8009f74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009f78:	e014      	b.n	8009fa4 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8009f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f7e:	22b4      	movs	r2, #180	@ 0xb4
 8009f80:	fb02 f303 	mul.w	r3, r2, r3
 8009f84:	4a6a      	ldr	r2, [pc, #424]	@ (800a130 <cdcd_control_xfer_cb+0x1e0>)
 8009f86:	4413      	add	r3, r2
 8009f88:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8009f8a:	6a3b      	ldr	r3, [r7, #32]
 8009f8c:	785b      	ldrb	r3, [r3, #1]
 8009f8e:	461a      	mov	r2, r3
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	889b      	ldrh	r3, [r3, #4]
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d009      	beq.n	8009fae <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8009f9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d0e6      	beq.n	8009f7a <cdcd_control_xfer_cb+0x2a>
 8009fac:	e000      	b.n	8009fb0 <cdcd_control_xfer_cb+0x60>
      break;
 8009fae:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8009fb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d001      	beq.n	8009fbc <cdcd_control_xfer_cb+0x6c>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	e0b4      	b.n	800a126 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	785b      	ldrb	r3, [r3, #1]
 8009fc0:	3b20      	subs	r3, #32
 8009fc2:	2b03      	cmp	r3, #3
 8009fc4:	f200 80a5 	bhi.w	800a112 <cdcd_control_xfer_cb+0x1c2>
 8009fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8009fd0 <cdcd_control_xfer_cb+0x80>)
 8009fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fce:	bf00      	nop
 8009fd0:	08009fe1 	.word	0x08009fe1
 8009fd4:	0800a011 	.word	0x0800a011
 8009fd8:	0800a029 	.word	0x0800a029
 8009fdc:	0800a0e7 	.word	0x0800a0e7
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8009fe0:	79bb      	ldrb	r3, [r7, #6]
 8009fe2:	2b01      	cmp	r3, #1
 8009fe4:	d107      	bne.n	8009ff6 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8009fe6:	6a3b      	ldr	r3, [r7, #32]
 8009fe8:	1d1a      	adds	r2, r3, #4
 8009fea:	79f8      	ldrb	r0, [r7, #7]
 8009fec:	2307      	movs	r3, #7
 8009fee:	6839      	ldr	r1, [r7, #0]
 8009ff0:	f005 f960 	bl	800f2b4 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8009ff4:	e08f      	b.n	800a116 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8009ff6:	79bb      	ldrb	r3, [r7, #6]
 8009ff8:	2b03      	cmp	r3, #3
 8009ffa:	f040 808c 	bne.w	800a116 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8009ffe:	6a3b      	ldr	r3, [r7, #32]
 800a000:	1d1a      	adds	r2, r3, #4
 800a002:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a006:	4611      	mov	r1, r2
 800a008:	4618      	mov	r0, r3
 800a00a:	f7ff fbd1 	bl	80097b0 <tud_cdc_line_coding_cb>
      break;
 800a00e:	e082      	b.n	800a116 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 800a010:	79bb      	ldrb	r3, [r7, #6]
 800a012:	2b01      	cmp	r3, #1
 800a014:	f040 8081 	bne.w	800a11a <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800a018:	6a3b      	ldr	r3, [r7, #32]
 800a01a:	1d1a      	adds	r2, r3, #4
 800a01c:	79f8      	ldrb	r0, [r7, #7]
 800a01e:	2307      	movs	r3, #7
 800a020:	6839      	ldr	r1, [r7, #0]
 800a022:	f005 f947 	bl	800f2b4 <tud_control_xfer>
      }
      break;
 800a026:	e078      	b.n	800a11a <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 800a028:	79bb      	ldrb	r3, [r7, #6]
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d105      	bne.n	800a03a <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 800a02e:	79fb      	ldrb	r3, [r7, #7]
 800a030:	6839      	ldr	r1, [r7, #0]
 800a032:	4618      	mov	r0, r3
 800a034:	f005 f8ba 	bl	800f1ac <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 800a038:	e071      	b.n	800a11e <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 800a03a:	79bb      	ldrb	r3, [r7, #6]
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d16e      	bne.n	800a11e <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	885b      	ldrh	r3, [r3, #2]
 800a044:	b29b      	uxth	r3, r3
 800a046:	613b      	str	r3, [r7, #16]
 800a048:	2300      	movs	r3, #0
 800a04a:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a04c:	7bfb      	ldrb	r3, [r7, #15]
 800a04e:	693a      	ldr	r2, [r7, #16]
 800a050:	fa22 f303 	lsr.w	r3, r2, r3
 800a054:	f003 0301 	and.w	r3, r3, #1
 800a058:	2b00      	cmp	r3, #0
 800a05a:	bf14      	ite	ne
 800a05c:	2301      	movne	r3, #1
 800a05e:	2300      	moveq	r3, #0
 800a060:	b2db      	uxtb	r3, r3
 800a062:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	885b      	ldrh	r3, [r3, #2]
 800a068:	b29b      	uxth	r3, r3
 800a06a:	61bb      	str	r3, [r7, #24]
 800a06c:	2301      	movs	r3, #1
 800a06e:	75fb      	strb	r3, [r7, #23]
 800a070:	7dfb      	ldrb	r3, [r7, #23]
 800a072:	69ba      	ldr	r2, [r7, #24]
 800a074:	fa22 f303 	lsr.w	r3, r2, r3
 800a078:	f003 0301 	and.w	r3, r3, #1
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	bf14      	ite	ne
 800a080:	2301      	movne	r3, #1
 800a082:	2300      	moveq	r3, #0
 800a084:	b2db      	uxtb	r3, r3
 800a086:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	885b      	ldrh	r3, [r3, #2]
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	b2da      	uxtb	r2, r3
 800a090:	6a3b      	ldr	r3, [r7, #32]
 800a092:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 800a094:	4b27      	ldr	r3, [pc, #156]	@ (800a134 <cdcd_control_xfer_cb+0x1e4>)
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	f003 0304 	and.w	r3, r3, #4
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d013      	beq.n	800a0ca <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 800a0a2:	6a3b      	ldr	r3, [r7, #32]
 800a0a4:	f103 0214 	add.w	r2, r3, #20
 800a0a8:	7ffb      	ldrb	r3, [r7, #31]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	bf14      	ite	ne
 800a0ae:	2301      	movne	r3, #1
 800a0b0:	2300      	moveq	r3, #0
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	f083 0301 	eor.w	r3, r3, #1
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	f003 0301 	and.w	r3, r3, #1
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	4610      	mov	r0, r2
 800a0c4:	f002 fb52 	bl	800c76c <tu_fifo_set_overwritable>
 800a0c8:	e005      	b.n	800a0d6 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 800a0ca:	6a3b      	ldr	r3, [r7, #32]
 800a0cc:	3314      	adds	r3, #20
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f002 fb4b 	bl	800c76c <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 800a0d6:	7fba      	ldrb	r2, [r7, #30]
 800a0d8:	7ff9      	ldrb	r1, [r7, #31]
 800a0da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f7ff fb57 	bl	8009792 <tud_cdc_line_state_cb>
      break;
 800a0e4:	e01b      	b.n	800a11e <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 800a0e6:	79bb      	ldrb	r3, [r7, #6]
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d105      	bne.n	800a0f8 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 800a0ec:	79fb      	ldrb	r3, [r7, #7]
 800a0ee:	6839      	ldr	r1, [r7, #0]
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f005 f85b 	bl	800f1ac <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 800a0f6:	e014      	b.n	800a122 <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 800a0f8:	79bb      	ldrb	r3, [r7, #6]
 800a0fa:	2b03      	cmp	r3, #3
 800a0fc:	d111      	bne.n	800a122 <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	885b      	ldrh	r3, [r3, #2]
 800a102:	b29a      	uxth	r2, r3
 800a104:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a108:	4611      	mov	r1, r2
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7ff fb5c 	bl	80097c8 <tud_cdc_send_break_cb>
      break;
 800a110:	e007      	b.n	800a122 <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 800a112:	2300      	movs	r3, #0
 800a114:	e007      	b.n	800a126 <cdcd_control_xfer_cb+0x1d6>
      break;
 800a116:	bf00      	nop
 800a118:	e004      	b.n	800a124 <cdcd_control_xfer_cb+0x1d4>
      break;
 800a11a:	bf00      	nop
 800a11c:	e002      	b.n	800a124 <cdcd_control_xfer_cb+0x1d4>
      break;
 800a11e:	bf00      	nop
 800a120:	e000      	b.n	800a124 <cdcd_control_xfer_cb+0x1d4>
      break;
 800a122:	bf00      	nop
  }

  return true;
 800a124:	2301      	movs	r3, #1
}
 800a126:	4618      	mov	r0, r3
 800a128:	3728      	adds	r7, #40	@ 0x28
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	20001c2c 	.word	0x20001c2c
 800a134:	2000002c 	.word	0x2000002c

0800a138 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800a138:	b580      	push	{r7, lr}
 800a13a:	b098      	sub	sp, #96	@ 0x60
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	603b      	str	r3, [r7, #0]
 800a140:	4603      	mov	r3, r0
 800a142:	71fb      	strb	r3, [r7, #7]
 800a144:	460b      	mov	r3, r1
 800a146:	71bb      	strb	r3, [r7, #6]
 800a148:	4613      	mov	r3, r2
 800a14a:	717b      	strb	r3, [r7, #5]
 800a14c:	79bb      	ldrb	r3, [r7, #6]
 800a14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800a152:	2300      	movs	r3, #0
 800a154:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a158:	e026      	b.n	800a1a8 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 800a15a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a15e:	22b4      	movs	r2, #180	@ 0xb4
 800a160:	fb02 f303 	mul.w	r3, r2, r3
 800a164:	4a81      	ldr	r2, [pc, #516]	@ (800a36c <cdcd_xfer_cb+0x234>)
 800a166:	4413      	add	r3, r2
 800a168:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800a16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a16c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a170:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a174:	429a      	cmp	r2, r3
 800a176:	d00f      	beq.n	800a198 <cdcd_xfer_cb+0x60>
 800a178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a17a:	7b5b      	ldrb	r3, [r3, #13]
 800a17c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a180:	429a      	cmp	r2, r3
 800a182:	d009      	beq.n	800a198 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800a184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a186:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800a188:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d106      	bne.n	800a19e <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800a190:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a194:	2b00      	cmp	r3, #0
 800a196:	d002      	beq.n	800a19e <cdcd_xfer_cb+0x66>
      return idx;
 800a198:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a19c:	e009      	b.n	800a1b2 <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800a19e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a1a8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d0d4      	beq.n	800a15a <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 800a1b0:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 800a1b2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 800a1b6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d00a      	beq.n	800a1d4 <cdcd_xfer_cb+0x9c>
 800a1be:	4b6c      	ldr	r3, [pc, #432]	@ (800a370 <cdcd_xfer_cb+0x238>)
 800a1c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f003 0301 	and.w	r3, r3, #1
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d000      	beq.n	800a1d0 <cdcd_xfer_cb+0x98>
 800a1ce:	be00      	bkpt	0x0000
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	e0c7      	b.n	800a364 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 800a1d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a1d8:	22b4      	movs	r2, #180	@ 0xb4
 800a1da:	fb02 f303 	mul.w	r3, r2, r3
 800a1de:	4a63      	ldr	r2, [pc, #396]	@ (800a36c <cdcd_xfer_cb+0x234>)
 800a1e0:	4413      	add	r3, r2
 800a1e2:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 800a1e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1e6:	3320      	adds	r3, #32
 800a1e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 800a1ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1ec:	330c      	adds	r3, #12
 800a1ee:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 800a1f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1f2:	785b      	ldrb	r3, [r3, #1]
 800a1f4:	79ba      	ldrb	r2, [r7, #6]
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	f040 8091 	bne.w	800a31e <cdcd_xfer_cb+0x1e6>
 800a1fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800a204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a206:	3308      	adds	r3, #8
 800a208:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 800a20a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20c:	889b      	ldrh	r3, [r3, #4]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d014      	beq.n	800a23c <cdcd_xfer_cb+0x104>
 800a212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d010      	beq.n	800a23c <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800a21a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a21c:	f103 0208 	add.w	r2, r3, #8
 800a220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a226:	b289      	uxth	r1, r1
 800a228:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a22a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a22c:	460b      	mov	r3, r1
 800a22e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a230:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a232:	2300      	movs	r3, #0
 800a234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a236:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a238:	f002 fdd4 	bl	800cde4 <tu_fifo_write_n_access_mode>
}
 800a23c:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 800a23e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a240:	7adb      	ldrb	r3, [r3, #11]
 800a242:	2bff      	cmp	r3, #255	@ 0xff
 800a244:	d04a      	beq.n	800a2dc <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 800a246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a248:	3308      	adds	r3, #8
 800a24a:	f107 0208 	add.w	r2, r7, #8
 800a24e:	4611      	mov	r1, r2
 800a250:	4618      	mov	r0, r3
 800a252:	f003 f80e 	bl	800d272 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 800a256:	8a3b      	ldrh	r3, [r7, #16]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d005      	beq.n	800a268 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 800a25c:	697a      	ldr	r2, [r7, #20]
 800a25e:	8a3b      	ldrh	r3, [r7, #16]
 800a260:	3b01      	subs	r3, #1
 800a262:	4413      	add	r3, r2
 800a264:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a266:	e00a      	b.n	800a27e <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 800a268:	893b      	ldrh	r3, [r7, #8]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d005      	beq.n	800a27a <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 800a26e:	68fa      	ldr	r2, [r7, #12]
 800a270:	893b      	ldrh	r3, [r7, #8]
 800a272:	3b01      	subs	r3, #1
 800a274:	4413      	add	r3, r2
 800a276:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a278:	e001      	b.n	800a27e <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 800a27a:	2300      	movs	r3, #0
 800a27c:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 800a27e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a280:	2b00      	cmp	r3, #0
 800a282:	d02b      	beq.n	800a2dc <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800a284:	2300      	movs	r3, #0
 800a286:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a288:	e022      	b.n	800a2d0 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 800a28a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a28c:	7ada      	ldrb	r2, [r3, #11]
 800a28e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	429a      	cmp	r2, r3
 800a294:	d108      	bne.n	800a2a8 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800a296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a298:	7ada      	ldrb	r2, [r3, #11]
 800a29a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a29e:	4611      	mov	r1, r2
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	f7ff fa52 	bl	800974a <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 800a2a6:	e019      	b.n	800a2dc <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d105      	bne.n	800a2bc <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 800a2b0:	68fa      	ldr	r2, [r7, #12]
 800a2b2:	893b      	ldrh	r3, [r7, #8]
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	4413      	add	r3, r2
 800a2b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a2ba:	e006      	b.n	800a2ca <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d00a      	beq.n	800a2da <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 800a2c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800a2ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a2cc:	3301      	adds	r3, #1
 800a2ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a2d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	429a      	cmp	r2, r3
 800a2d6:	d3d8      	bcc.n	800a28a <cdcd_xfer_cb+0x152>
 800a2d8:	e000      	b.n	800a2dc <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 800a2da:	bf00      	nop
 800a2dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2de:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 800a2e0:	6a3b      	ldr	r3, [r7, #32]
 800a2e2:	3308      	adds	r3, #8
 800a2e4:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 800a2e6:	69fb      	ldr	r3, [r7, #28]
 800a2e8:	891b      	ldrh	r3, [r3, #8]
 800a2ea:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 800a2ec:	69fb      	ldr	r3, [r7, #28]
 800a2ee:	895b      	ldrh	r3, [r3, #10]
 800a2f0:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 800a2f2:	8b7a      	ldrh	r2, [r7, #26]
 800a2f4:	8b3b      	ldrh	r3, [r7, #24]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	bf0c      	ite	eq
 800a2fa:	2301      	moveq	r3, #1
 800a2fc:	2300      	movne	r3, #0
 800a2fe:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 800a300:	f083 0301 	eor.w	r3, r3, #1
 800a304:	b2db      	uxtb	r3, r3
 800a306:	2b00      	cmp	r3, #0
 800a308:	d004      	beq.n	800a314 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 800a30a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a30e:	4618      	mov	r0, r3
 800a310:	f7ff fa10 	bl	8009734 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 800a314:	79fb      	ldrb	r3, [r7, #7]
 800a316:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800a318:	4618      	mov	r0, r3
 800a31a:	f007 feed 	bl	80120f8 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 800a31e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a320:	785b      	ldrb	r3, [r3, #1]
 800a322:	79ba      	ldrb	r2, [r7, #6]
 800a324:	429a      	cmp	r2, r3
 800a326:	d112      	bne.n	800a34e <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 800a328:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7ff fa1a 	bl	8009766 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 800a332:	79fb      	ldrb	r3, [r7, #7]
 800a334:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a336:	4618      	mov	r0, r3
 800a338:	f007 fcb6 	bl	8011ca8 <tu_edpt_stream_write_xfer>
 800a33c:	4603      	mov	r3, r0
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d105      	bne.n	800a34e <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 800a342:	79fb      	ldrb	r3, [r7, #7]
 800a344:	683a      	ldr	r2, [r7, #0]
 800a346:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a348:	4618      	mov	r0, r3
 800a34a:	f007 fc13 	bl	8011b74 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 800a34e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a350:	789b      	ldrb	r3, [r3, #2]
 800a352:	79ba      	ldrb	r2, [r7, #6]
 800a354:	429a      	cmp	r2, r3
 800a356:	d104      	bne.n	800a362 <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 800a358:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a35c:	4618      	mov	r0, r3
 800a35e:	f7ff fa0d 	bl	800977c <tud_cdc_notify_complete_cb>
  }

  return true;
 800a362:	2301      	movs	r3, #1
}
 800a364:	4618      	mov	r0, r3
 800a366:	3760      	adds	r7, #96	@ 0x60
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}
 800a36c:	20001c2c 	.word	0x20001c2c
 800a370:	e000edf0 	.word	0xe000edf0

0800a374 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 800a374:	b480      	push	{r7}
 800a376:	b083      	sub	sp, #12
 800a378:	af00      	add	r7, sp, #0
 800a37a:	4603      	mov	r3, r0
 800a37c:	460a      	mov	r2, r1
 800a37e:	71fb      	strb	r3, [r7, #7]
 800a380:	4613      	mov	r3, r2
 800a382:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	4603      	mov	r3, r0
 800a398:	460a      	mov	r2, r1
 800a39a:	71fb      	strb	r3, [r7, #7]
 800a39c:	4613      	mov	r3, r2
 800a39e:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 800a3a0:	2301      	movs	r3, #1
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	370c      	adds	r7, #12
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr

0800a3ae <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 800a3ae:	b480      	push	{r7}
 800a3b0:	b083      	sub	sp, #12
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	6039      	str	r1, [r7, #0]
 800a3b8:	71fb      	strb	r3, [r7, #7]
 800a3ba:	4613      	mov	r3, r2
 800a3bc:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 800a3be:	bf00      	nop
 800a3c0:	370c      	adds	r7, #12
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr

0800a3ca <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 800a3ca:	b480      	push	{r7}
 800a3cc:	b083      	sub	sp, #12
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	603a      	str	r2, [r7, #0]
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	71fb      	strb	r3, [r7, #7]
 800a3d8:	460b      	mov	r3, r1
 800a3da:	71bb      	strb	r3, [r7, #6]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 800a3e0:	bf00      	nop
 800a3e2:	370c      	adds	r7, #12
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr

0800a3ec <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	af00      	add	r7, sp, #0
  hidd_reset(0);
 800a3f0:	2000      	movs	r0, #0
 800a3f2:	f000 f80b 	bl	800a40c <hidd_reset>
}
 800a3f6:	bf00      	nop
 800a3f8:	bd80      	pop	{r7, pc}

0800a3fa <hidd_deinit>:

bool hidd_deinit(void) {
 800a3fa:	b480      	push	{r7}
 800a3fc:	af00      	add	r7, sp, #0
  return true;
 800a3fe:	2301      	movs	r3, #1
}
 800a400:	4618      	mov	r0, r3
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
	...

0800a40c <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b082      	sub	sp, #8
 800a410:	af00      	add	r7, sp, #0
 800a412:	4603      	mov	r3, r0
 800a414:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 800a416:	220c      	movs	r2, #12
 800a418:	2100      	movs	r1, #0
 800a41a:	4803      	ldr	r0, [pc, #12]	@ (800a428 <hidd_reset+0x1c>)
 800a41c:	f008 fa50 	bl	80128c0 <memset>
}
 800a420:	bf00      	nop
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	20001ce0 	.word	0x20001ce0

0800a42c <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b094      	sub	sp, #80	@ 0x50
 800a430:	af02      	add	r7, sp, #8
 800a432:	4603      	mov	r3, r0
 800a434:	6039      	str	r1, [r7, #0]
 800a436:	71fb      	strb	r3, [r7, #7]
 800a438:	4613      	mov	r3, r2
 800a43a:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	795b      	ldrb	r3, [r3, #5]
 800a440:	2b03      	cmp	r3, #3
 800a442:	d001      	beq.n	800a448 <hidd_open+0x1c>
 800a444:	2300      	movs	r3, #0
 800a446:	e0d0      	b.n	800a5ea <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	791b      	ldrb	r3, [r3, #4]
 800a44c:	461a      	mov	r2, r3
 800a44e:	00d2      	lsls	r2, r2, #3
 800a450:	1ad3      	subs	r3, r2, r3
 800a452:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 800a454:	3312      	adds	r3, #18
 800a456:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 800a45a:	88ba      	ldrh	r2, [r7, #4]
 800a45c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a460:	429a      	cmp	r2, r3
 800a462:	d20a      	bcs.n	800a47a <hidd_open+0x4e>
 800a464:	4b63      	ldr	r3, [pc, #396]	@ (800a5f4 <hidd_open+0x1c8>)
 800a466:	627b      	str	r3, [r7, #36]	@ 0x24
 800a468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f003 0301 	and.w	r3, r3, #1
 800a470:	2b00      	cmp	r3, #0
 800a472:	d000      	beq.n	800a476 <hidd_open+0x4a>
 800a474:	be00      	bkpt	0x0000
 800a476:	2300      	movs	r3, #0
 800a478:	e0b7      	b.n	800a5ea <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800a47a:	2300      	movs	r3, #0
 800a47c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a480:	e011      	b.n	800a4a6 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 800a482:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a486:	4613      	mov	r3, r2
 800a488:	005b      	lsls	r3, r3, #1
 800a48a:	4413      	add	r3, r2
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	4a5a      	ldr	r2, [pc, #360]	@ (800a5f8 <hidd_open+0x1cc>)
 800a490:	4413      	add	r3, r2
 800a492:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 800a494:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a496:	785b      	ldrb	r3, [r3, #1]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d009      	beq.n	800a4b0 <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800a49c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4a0:	3301      	adds	r3, #1
 800a4a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4a6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d0e9      	beq.n	800a482 <hidd_open+0x56>
 800a4ae:	e000      	b.n	800a4b2 <hidd_open+0x86>
      break;
 800a4b0:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 800a4b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d00a      	beq.n	800a4d0 <hidd_open+0xa4>
 800a4ba:	4b4e      	ldr	r3, [pc, #312]	@ (800a5f4 <hidd_open+0x1c8>)
 800a4bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f003 0301 	and.w	r3, r3, #1
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d000      	beq.n	800a4cc <hidd_open+0xa0>
 800a4ca:	be00      	bkpt	0x0000
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	e08c      	b.n	800a5ea <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 800a4d0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a4d4:	4613      	mov	r3, r2
 800a4d6:	005b      	lsls	r3, r3, #1
 800a4d8:	4413      	add	r3, r2
 800a4da:	011b      	lsls	r3, r3, #4
 800a4dc:	4a47      	ldr	r2, [pc, #284]	@ (800a5fc <hidd_open+0x1d0>)
 800a4de:	4413      	add	r3, r2
 800a4e0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e8:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a4ea:	69fb      	ldr	r3, [r7, #28]
 800a4ec:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a4ee:	69bb      	ldr	r3, [r7, #24]
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	69bb      	ldr	r3, [r7, #24]
 800a4f6:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 800a4f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a4fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4fc:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a4fe:	6a3b      	ldr	r3, [r7, #32]
 800a500:	3301      	adds	r3, #1
 800a502:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 800a504:	2b21      	cmp	r3, #33	@ 0x21
 800a506:	d00a      	beq.n	800a51e <hidd_open+0xf2>
 800a508:	4b3a      	ldr	r3, [pc, #232]	@ (800a5f4 <hidd_open+0x1c8>)
 800a50a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a50c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f003 0301 	and.w	r3, r3, #1
 800a514:	2b00      	cmp	r3, #0
 800a516:	d000      	beq.n	800a51a <hidd_open+0xee>
 800a518:	be00      	bkpt	0x0000
 800a51a:	2300      	movs	r3, #0
 800a51c:	e065      	b.n	800a5ea <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 800a51e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a520:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a522:	609a      	str	r2, [r3, #8]
 800a524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a526:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	781b      	ldrb	r3, [r3, #0]
 800a530:	461a      	mov	r2, r3
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 800a536:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	7919      	ldrb	r1, [r3, #4]
 800a53c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a53e:	3302      	adds	r3, #2
 800a540:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a542:	3201      	adds	r2, #1
 800a544:	79f8      	ldrb	r0, [r7, #7]
 800a546:	9201      	str	r2, [sp, #4]
 800a548:	9300      	str	r3, [sp, #0]
 800a54a:	2303      	movs	r3, #3
 800a54c:	460a      	mov	r2, r1
 800a54e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a550:	f004 fb38 	bl	800ebc4 <usbd_open_edpt_pair>
 800a554:	4603      	mov	r3, r0
 800a556:	f083 0301 	eor.w	r3, r3, #1
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d00a      	beq.n	800a576 <hidd_open+0x14a>
 800a560:	4b24      	ldr	r3, [pc, #144]	@ (800a5f4 <hidd_open+0x1c8>)
 800a562:	633b      	str	r3, [r7, #48]	@ 0x30
 800a564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f003 0301 	and.w	r3, r3, #1
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d000      	beq.n	800a572 <hidd_open+0x146>
 800a570:	be00      	bkpt	0x0000
 800a572:	2300      	movs	r3, #0
 800a574:	e039      	b.n	800a5ea <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	799b      	ldrb	r3, [r3, #6]
 800a57a:	2b01      	cmp	r3, #1
 800a57c:	d103      	bne.n	800a586 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	79da      	ldrb	r2, [r3, #7]
 800a582:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a584:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 800a586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a588:	2201      	movs	r2, #1
 800a58a:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	789a      	ldrb	r2, [r3, #2]
 800a590:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a592:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 800a594:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a596:	689b      	ldr	r3, [r3, #8]
 800a598:	3307      	adds	r3, #7
 800a59a:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	881a      	ldrh	r2, [r3, #0]
 800a5a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5a2:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 800a5a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5a6:	789b      	ldrb	r3, [r3, #2]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d01c      	beq.n	800a5e6 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 800a5ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5ae:	7899      	ldrb	r1, [r3, #2]
 800a5b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5b2:	f103 0220 	add.w	r2, r3, #32
 800a5b6:	79f8      	ldrb	r0, [r7, #7]
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	9300      	str	r3, [sp, #0]
 800a5bc:	2310      	movs	r3, #16
 800a5be:	f004 fbff 	bl	800edc0 <usbd_edpt_xfer>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	f083 0301 	eor.w	r3, r3, #1
 800a5c8:	b2db      	uxtb	r3, r3
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00b      	beq.n	800a5e6 <hidd_open+0x1ba>
 800a5ce:	4b09      	ldr	r3, [pc, #36]	@ (800a5f4 <hidd_open+0x1c8>)
 800a5d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f003 0301 	and.w	r3, r3, #1
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d000      	beq.n	800a5e0 <hidd_open+0x1b4>
 800a5de:	be00      	bkpt	0x0000
 800a5e0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a5e4:	e001      	b.n	800a5ea <hidd_open+0x1be>
  }

  return drv_len;
 800a5e6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3748      	adds	r7, #72	@ 0x48
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	e000edf0 	.word	0xe000edf0
 800a5f8:	20001ce0 	.word	0x20001ce0
 800a5fc:	20001cec 	.word	0x20001cec

0800a600 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 800a600:	b580      	push	{r7, lr}
 800a602:	b094      	sub	sp, #80	@ 0x50
 800a604:	af02      	add	r7, sp, #8
 800a606:	4603      	mov	r3, r0
 800a608:	603a      	str	r2, [r7, #0]
 800a60a:	71fb      	strb	r3, [r7, #7]
 800a60c:	460b      	mov	r3, r1
 800a60e:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	f003 031f 	and.w	r3, r3, #31
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	d001      	beq.n	800a622 <hidd_control_xfer_cb+0x22>
 800a61e:	2300      	movs	r3, #0
 800a620:	e1d6      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	889b      	ldrh	r3, [r3, #4]
 800a626:	b29b      	uxth	r3, r3
 800a628:	b2db      	uxtb	r3, r3
 800a62a:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800a62c:	2300      	movs	r3, #0
 800a62e:	77bb      	strb	r3, [r7, #30]
 800a630:	e00f      	b.n	800a652 <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 800a632:	7fba      	ldrb	r2, [r7, #30]
 800a634:	498f      	ldr	r1, [pc, #572]	@ (800a874 <hidd_control_xfer_cb+0x274>)
 800a636:	4613      	mov	r3, r2
 800a638:	005b      	lsls	r3, r3, #1
 800a63a:	4413      	add	r3, r2
 800a63c:	009b      	lsls	r3, r3, #2
 800a63e:	440b      	add	r3, r1
 800a640:	781b      	ldrb	r3, [r3, #0]
 800a642:	7ffa      	ldrb	r2, [r7, #31]
 800a644:	429a      	cmp	r2, r3
 800a646:	d101      	bne.n	800a64c <hidd_control_xfer_cb+0x4c>
      return i;
 800a648:	7fbb      	ldrb	r3, [r7, #30]
 800a64a:	e006      	b.n	800a65a <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800a64c:	7fbb      	ldrb	r3, [r7, #30]
 800a64e:	3301      	adds	r3, #1
 800a650:	77bb      	strb	r3, [r7, #30]
 800a652:	7fbb      	ldrb	r3, [r7, #30]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d0ec      	beq.n	800a632 <hidd_control_xfer_cb+0x32>
  return 0xFF;
 800a658:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800a65a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 800a65e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a662:	2b00      	cmp	r3, #0
 800a664:	d001      	beq.n	800a66a <hidd_control_xfer_cb+0x6a>
 800a666:	2300      	movs	r3, #0
 800a668:	e1b2      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 800a66a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a66e:	4613      	mov	r3, r2
 800a670:	005b      	lsls	r3, r3, #1
 800a672:	4413      	add	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4a7f      	ldr	r2, [pc, #508]	@ (800a874 <hidd_control_xfer_cb+0x274>)
 800a678:	4413      	add	r3, r2
 800a67a:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 800a67c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a680:	4613      	mov	r3, r2
 800a682:	005b      	lsls	r3, r3, #1
 800a684:	4413      	add	r3, r2
 800a686:	011b      	lsls	r3, r3, #4
 800a688:	4a7b      	ldr	r2, [pc, #492]	@ (800a878 <hidd_control_xfer_cb+0x278>)
 800a68a:	4413      	add	r3, r2
 800a68c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a696:	b2db      	uxtb	r3, r3
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d145      	bne.n	800a728 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 800a69c:	79bb      	ldrb	r3, [r7, #6]
 800a69e:	2b01      	cmp	r3, #1
 800a6a0:	f040 8195 	bne.w	800a9ce <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	885b      	ldrh	r3, [r3, #2]
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a6ac:	8bbb      	ldrh	r3, [r7, #28]
 800a6ae:	0a1b      	lsrs	r3, r3, #8
 800a6b0:	b29b      	uxth	r3, r3
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	785b      	ldrb	r3, [r3, #1]
 800a6bc:	2b06      	cmp	r3, #6
 800a6be:	d11b      	bne.n	800a6f8 <hidd_control_xfer_cb+0xf8>
 800a6c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6c4:	2b21      	cmp	r3, #33	@ 0x21
 800a6c6:	d117      	bne.n	800a6f8 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 800a6c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ca:	689b      	ldr	r3, [r3, #8]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d101      	bne.n	800a6d4 <hidd_control_xfer_cb+0xd4>
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	e17d      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 800a6d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d6:	689a      	ldr	r2, [r3, #8]
 800a6d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	79f8      	ldrb	r0, [r7, #7]
 800a6e0:	6839      	ldr	r1, [r7, #0]
 800a6e2:	f004 fde7 	bl	800f2b4 <tud_control_xfer>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	f083 0301 	eor.w	r3, r3, #1
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	f000 816d 	beq.w	800a9ce <hidd_control_xfer_cb+0x3ce>
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	e16b      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	785b      	ldrb	r3, [r3, #1]
 800a6fc:	2b06      	cmp	r3, #6
 800a6fe:	d111      	bne.n	800a724 <hidd_control_xfer_cb+0x124>
 800a700:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a704:	2b22      	cmp	r3, #34	@ 0x22
 800a706:	d10d      	bne.n	800a724 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 800a708:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a70c:	4618      	mov	r0, r3
 800a70e:	f7f7 feed 	bl	80024ec <tud_hid_descriptor_report_cb>
 800a712:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 800a714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a716:	889b      	ldrh	r3, [r3, #4]
 800a718:	79f8      	ldrb	r0, [r7, #7]
 800a71a:	6a3a      	ldr	r2, [r7, #32]
 800a71c:	6839      	ldr	r1, [r7, #0]
 800a71e:	f004 fdc9 	bl	800f2b4 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800a722:	e154      	b.n	800a9ce <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 800a724:	2300      	movs	r3, #0
 800a726:	e153      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	781b      	ldrb	r3, [r3, #0]
 800a72c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a730:	b2db      	uxtb	r3, r3
 800a732:	2b20      	cmp	r3, #32
 800a734:	f040 813e 	bne.w	800a9b4 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	785b      	ldrb	r3, [r3, #1]
 800a73c:	3b01      	subs	r3, #1
 800a73e:	2b0a      	cmp	r3, #10
 800a740:	f200 8136 	bhi.w	800a9b0 <hidd_control_xfer_cb+0x3b0>
 800a744:	a201      	add	r2, pc, #4	@ (adr r2, 800a74c <hidd_control_xfer_cb+0x14c>)
 800a746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a74a:	bf00      	nop
 800a74c:	0800a779 	.word	0x0800a779
 800a750:	0800a94f 	.word	0x0800a94f
 800a754:	0800a965 	.word	0x0800a965
 800a758:	0800a9b1 	.word	0x0800a9b1
 800a75c:	0800a9b1 	.word	0x0800a9b1
 800a760:	0800a9b1 	.word	0x0800a9b1
 800a764:	0800a9b1 	.word	0x0800a9b1
 800a768:	0800a9b1 	.word	0x0800a9b1
 800a76c:	0800a84f 	.word	0x0800a84f
 800a770:	0800a909 	.word	0x0800a909
 800a774:	0800a97b 	.word	0x0800a97b
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800a778:	79bb      	ldrb	r3, [r7, #6]
 800a77a:	2b01      	cmp	r3, #1
 800a77c:	f040 811c 	bne.w	800a9b8 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	885b      	ldrh	r3, [r3, #2]
 800a784:	b29b      	uxth	r3, r3
 800a786:	82bb      	strh	r3, [r7, #20]
 800a788:	8abb      	ldrh	r3, [r7, #20]
 800a78a:	0a1b      	lsrs	r3, r3, #8
 800a78c:	b29b      	uxth	r3, r3
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	885b      	ldrh	r3, [r3, #2]
 800a798:	b29b      	uxth	r3, r3
 800a79a:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a79c:	8afb      	ldrh	r3, [r7, #22]
 800a79e:	b2db      	uxtb	r3, r3
 800a7a0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 800a7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a6:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	88db      	ldrh	r3, [r3, #6]
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	837b      	strh	r3, [r7, #26]
 800a7b0:	2310      	movs	r3, #16
 800a7b2:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a7b4:	8b7a      	ldrh	r2, [r7, #26]
 800a7b6:	8b3b      	ldrh	r3, [r7, #24]
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	bf28      	it	cs
 800a7bc:	4613      	movcs	r3, r2
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 800a7ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d013      	beq.n	800a7fa <hidd_control_xfer_cb+0x1fa>
 800a7d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	d90f      	bls.n	800a7fa <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 800a7da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7dc:	1c5a      	adds	r2, r3, #1
 800a7de:	647a      	str	r2, [r7, #68]	@ 0x44
 800a7e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800a7e4:	701a      	strb	r2, [r3, #0]
            req_len--;
 800a7e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 800a7f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a7f4:	3301      	adds	r3, #1
 800a7f6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 800a7fa:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800a7fe:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800a802:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800a806:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a80a:	9300      	str	r3, [sp, #0]
 800a80c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a80e:	f7f5 fee5 	bl	80005dc <tud_hid_get_report_cb>
 800a812:	4603      	mov	r3, r0
 800a814:	461a      	mov	r2, r3
 800a816:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a81a:	4413      	add	r3, r2
 800a81c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 800a820:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a824:	2b00      	cmp	r3, #0
 800a826:	d10a      	bne.n	800a83e <hidd_control_xfer_cb+0x23e>
 800a828:	4b14      	ldr	r3, [pc, #80]	@ (800a87c <hidd_control_xfer_cb+0x27c>)
 800a82a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a82c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f003 0301 	and.w	r3, r3, #1
 800a834:	2b00      	cmp	r3, #0
 800a836:	d000      	beq.n	800a83a <hidd_control_xfer_cb+0x23a>
 800a838:	be00      	bkpt	0x0000
 800a83a:	2300      	movs	r3, #0
 800a83c:	e0c8      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 800a83e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a840:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a844:	79f8      	ldrb	r0, [r7, #7]
 800a846:	6839      	ldr	r1, [r7, #0]
 800a848:	f004 fd34 	bl	800f2b4 <tud_control_xfer>
        }
        break;
 800a84c:	e0b4      	b.n	800a9b8 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800a84e:	79bb      	ldrb	r3, [r7, #6]
 800a850:	2b01      	cmp	r3, #1
 800a852:	d115      	bne.n	800a880 <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	88db      	ldrh	r3, [r3, #6]
 800a858:	b29b      	uxth	r3, r3
 800a85a:	2b10      	cmp	r3, #16
 800a85c:	d901      	bls.n	800a862 <hidd_control_xfer_cb+0x262>
 800a85e:	2300      	movs	r3, #0
 800a860:	e0b6      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 800a862:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	88db      	ldrh	r3, [r3, #6]
 800a868:	b29b      	uxth	r3, r3
 800a86a:	79f8      	ldrb	r0, [r7, #7]
 800a86c:	6839      	ldr	r1, [r7, #0]
 800a86e:	f004 fd21 	bl	800f2b4 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 800a872:	e0a3      	b.n	800a9bc <hidd_control_xfer_cb+0x3bc>
 800a874:	20001ce0 	.word	0x20001ce0
 800a878:	20001cec 	.word	0x20001cec
 800a87c:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 800a880:	79bb      	ldrb	r3, [r7, #6]
 800a882:	2b03      	cmp	r3, #3
 800a884:	f040 809a 	bne.w	800a9bc <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	885b      	ldrh	r3, [r3, #2]
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a890:	89bb      	ldrh	r3, [r7, #12]
 800a892:	0a1b      	lsrs	r3, r3, #8
 800a894:	b29b      	uxth	r3, r3
 800a896:	b2db      	uxtb	r3, r3
 800a898:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	885b      	ldrh	r3, [r3, #2]
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a8a4:	89fb      	ldrh	r3, [r7, #14]
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 800a8ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	88db      	ldrh	r3, [r3, #6]
 800a8b4:	b29b      	uxth	r3, r3
 800a8b6:	827b      	strh	r3, [r7, #18]
 800a8b8:	2310      	movs	r3, #16
 800a8ba:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a8bc:	8a7a      	ldrh	r2, [r7, #18]
 800a8be:	8a3b      	ldrh	r3, [r7, #16]
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	bf28      	it	cs
 800a8c4:	4613      	movcs	r3, r2
 800a8c6:	b29b      	uxth	r3, r3
 800a8c8:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 800a8ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d00e      	beq.n	800a8f0 <hidd_control_xfer_cb+0x2f0>
 800a8d2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d90b      	bls.n	800a8f0 <hidd_control_xfer_cb+0x2f0>
 800a8d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d105      	bne.n	800a8f0 <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 800a8e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 800a8ea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 800a8f0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a8f4:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800a8f8:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800a8fc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a8fe:	9300      	str	r3, [sp, #0]
 800a900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a902:	f7f5 fe5b 	bl	80005bc <tud_hid_set_report_cb>
        break;
 800a906:	e059      	b.n	800a9bc <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800a908:	79bb      	ldrb	r3, [r7, #6]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d158      	bne.n	800a9c0 <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	885b      	ldrh	r3, [r3, #2]
 800a912:	b29b      	uxth	r3, r3
 800a914:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a916:	897b      	ldrh	r3, [r7, #10]
 800a918:	0a1b      	lsrs	r3, r3, #8
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	b2da      	uxtb	r2, r3
 800a91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a920:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 800a922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a924:	79da      	ldrb	r2, [r3, #7]
 800a926:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a92a:	4611      	mov	r1, r2
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7ff fd2f 	bl	800a390 <tud_hid_set_idle_cb>
 800a932:	4603      	mov	r3, r0
 800a934:	f083 0301 	eor.w	r3, r3, #1
 800a938:	b2db      	uxtb	r3, r3
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d001      	beq.n	800a942 <hidd_control_xfer_cb+0x342>
 800a93e:	2300      	movs	r3, #0
 800a940:	e046      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 800a942:	79fb      	ldrb	r3, [r7, #7]
 800a944:	6839      	ldr	r1, [r7, #0]
 800a946:	4618      	mov	r0, r3
 800a948:	f004 fc30 	bl	800f1ac <tud_control_status>
        }
        break;
 800a94c:	e038      	b.n	800a9c0 <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800a94e:	79bb      	ldrb	r3, [r7, #6]
 800a950:	2b01      	cmp	r3, #1
 800a952:	d137      	bne.n	800a9c4 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 800a954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a956:	1dda      	adds	r2, r3, #7
 800a958:	79f8      	ldrb	r0, [r7, #7]
 800a95a:	2301      	movs	r3, #1
 800a95c:	6839      	ldr	r1, [r7, #0]
 800a95e:	f004 fca9 	bl	800f2b4 <tud_control_xfer>
        }
        break;
 800a962:	e02f      	b.n	800a9c4 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800a964:	79bb      	ldrb	r3, [r7, #6]
 800a966:	2b01      	cmp	r3, #1
 800a968:	d12e      	bne.n	800a9c8 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 800a96a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a96c:	1d9a      	adds	r2, r3, #6
 800a96e:	79f8      	ldrb	r0, [r7, #7]
 800a970:	2301      	movs	r3, #1
 800a972:	6839      	ldr	r1, [r7, #0]
 800a974:	f004 fc9e 	bl	800f2b4 <tud_control_xfer>
        }
        break;
 800a978:	e026      	b.n	800a9c8 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800a97a:	79bb      	ldrb	r3, [r7, #6]
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d105      	bne.n	800a98c <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 800a980:	79fb      	ldrb	r3, [r7, #7]
 800a982:	6839      	ldr	r1, [r7, #0]
 800a984:	4618      	mov	r0, r3
 800a986:	f004 fc11 	bl	800f1ac <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 800a98a:	e01f      	b.n	800a9cc <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 800a98c:	79bb      	ldrb	r3, [r7, #6]
 800a98e:	2b03      	cmp	r3, #3
 800a990:	d11c      	bne.n	800a9cc <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	885b      	ldrh	r3, [r3, #2]
 800a996:	b29b      	uxth	r3, r3
 800a998:	b2da      	uxtb	r2, r3
 800a99a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a99c:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 800a99e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9a0:	799a      	ldrb	r2, [r3, #6]
 800a9a2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a9a6:	4611      	mov	r1, r2
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f7ff fce3 	bl	800a374 <tud_hid_set_protocol_cb>
        break;
 800a9ae:	e00d      	b.n	800a9cc <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	e00d      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	e00b      	b.n	800a9d0 <hidd_control_xfer_cb+0x3d0>
        break;
 800a9b8:	bf00      	nop
 800a9ba:	e008      	b.n	800a9ce <hidd_control_xfer_cb+0x3ce>
        break;
 800a9bc:	bf00      	nop
 800a9be:	e006      	b.n	800a9ce <hidd_control_xfer_cb+0x3ce>
        break;
 800a9c0:	bf00      	nop
 800a9c2:	e004      	b.n	800a9ce <hidd_control_xfer_cb+0x3ce>
        break;
 800a9c4:	bf00      	nop
 800a9c6:	e002      	b.n	800a9ce <hidd_control_xfer_cb+0x3ce>
        break;
 800a9c8:	bf00      	nop
 800a9ca:	e000      	b.n	800a9ce <hidd_control_xfer_cb+0x3ce>
        break;
 800a9cc:	bf00      	nop
  }

  return true;
 800a9ce:	2301      	movs	r3, #1
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3748      	adds	r7, #72	@ 0x48
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b08a      	sub	sp, #40	@ 0x28
 800a9dc:	af02      	add	r7, sp, #8
 800a9de:	603b      	str	r3, [r7, #0]
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	71fb      	strb	r3, [r7, #7]
 800a9e4:	460b      	mov	r3, r1
 800a9e6:	71bb      	strb	r3, [r7, #6]
 800a9e8:	4613      	mov	r3, r2
 800a9ea:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	77fb      	strb	r3, [r7, #31]
 800a9f0:	e014      	b.n	800aa1c <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800a9f2:	7ffa      	ldrb	r2, [r7, #31]
 800a9f4:	4613      	mov	r3, r2
 800a9f6:	005b      	lsls	r3, r3, #1
 800a9f8:	4413      	add	r3, r2
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	4a3f      	ldr	r2, [pc, #252]	@ (800aafc <hidd_xfer_cb+0x124>)
 800a9fe:	4413      	add	r3, r2
 800aa00:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800aa02:	69bb      	ldr	r3, [r7, #24]
 800aa04:	789b      	ldrb	r3, [r3, #2]
 800aa06:	79ba      	ldrb	r2, [r7, #6]
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	d00a      	beq.n	800aa22 <hidd_xfer_cb+0x4a>
 800aa0c:	69bb      	ldr	r3, [r7, #24]
 800aa0e:	785b      	ldrb	r3, [r3, #1]
 800aa10:	79ba      	ldrb	r2, [r7, #6]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d005      	beq.n	800aa22 <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800aa16:	7ffb      	ldrb	r3, [r7, #31]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	77fb      	strb	r3, [r7, #31]
 800aa1c:	7ffb      	ldrb	r3, [r7, #31]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d0e7      	beq.n	800a9f2 <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 800aa22:	7ffb      	ldrb	r3, [r7, #31]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d00a      	beq.n	800aa3e <hidd_xfer_cb+0x66>
 800aa28:	4b35      	ldr	r3, [pc, #212]	@ (800ab00 <hidd_xfer_cb+0x128>)
 800aa2a:	60fb      	str	r3, [r7, #12]
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f003 0301 	and.w	r3, r3, #1
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d000      	beq.n	800aa3a <hidd_xfer_cb+0x62>
 800aa38:	be00      	bkpt	0x0000
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	e059      	b.n	800aaf2 <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 800aa3e:	7ffa      	ldrb	r2, [r7, #31]
 800aa40:	4613      	mov	r3, r2
 800aa42:	005b      	lsls	r3, r3, #1
 800aa44:	4413      	add	r3, r2
 800aa46:	011b      	lsls	r3, r3, #4
 800aa48:	4a2e      	ldr	r2, [pc, #184]	@ (800ab04 <hidd_xfer_cb+0x12c>)
 800aa4a:	4413      	add	r3, r2
 800aa4c:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 800aa4e:	69bb      	ldr	r3, [r7, #24]
 800aa50:	785b      	ldrb	r3, [r3, #1]
 800aa52:	79ba      	ldrb	r2, [r7, #6]
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d116      	bne.n	800aa86 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 800aa58:	797b      	ldrb	r3, [r7, #5]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d109      	bne.n	800aa72 <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	f103 0110 	add.w	r1, r3, #16
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	b29a      	uxth	r2, r3
 800aa68:	7ffb      	ldrb	r3, [r7, #31]
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7ff fc9f 	bl	800a3ae <tud_hid_report_complete_cb>
 800aa70:	e03e      	b.n	800aaf0 <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	f103 0210 	add.w	r2, r3, #16
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	b29b      	uxth	r3, r3
 800aa7c:	7ff8      	ldrb	r0, [r7, #31]
 800aa7e:	2101      	movs	r1, #1
 800aa80:	f7ff fca3 	bl	800a3ca <tud_hid_report_failed_cb>
 800aa84:	e034      	b.n	800aaf0 <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 800aa86:	797b      	ldrb	r3, [r7, #5]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d10c      	bne.n	800aaa6 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	f103 0220 	add.w	r2, r3, #32
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	b29b      	uxth	r3, r3
 800aa96:	7ff8      	ldrb	r0, [r7, #31]
 800aa98:	9300      	str	r3, [sp, #0]
 800aa9a:	4613      	mov	r3, r2
 800aa9c:	2202      	movs	r2, #2
 800aa9e:	2100      	movs	r1, #0
 800aaa0:	f7f5 fd8c 	bl	80005bc <tud_hid_set_report_cb>
 800aaa4:	e008      	b.n	800aab8 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	f103 0220 	add.w	r2, r3, #32
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	7ff8      	ldrb	r0, [r7, #31]
 800aab2:	2102      	movs	r1, #2
 800aab4:	f7ff fc89 	bl	800a3ca <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 800aab8:	69bb      	ldr	r3, [r7, #24]
 800aaba:	7899      	ldrb	r1, [r3, #2]
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	f103 0220 	add.w	r2, r3, #32
 800aac2:	79f8      	ldrb	r0, [r7, #7]
 800aac4:	2300      	movs	r3, #0
 800aac6:	9300      	str	r3, [sp, #0]
 800aac8:	2310      	movs	r3, #16
 800aaca:	f004 f979 	bl	800edc0 <usbd_edpt_xfer>
 800aace:	4603      	mov	r3, r0
 800aad0:	f083 0301 	eor.w	r3, r3, #1
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00a      	beq.n	800aaf0 <hidd_xfer_cb+0x118>
 800aada:	4b09      	ldr	r3, [pc, #36]	@ (800ab00 <hidd_xfer_cb+0x128>)
 800aadc:	613b      	str	r3, [r7, #16]
 800aade:	693b      	ldr	r3, [r7, #16]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f003 0301 	and.w	r3, r3, #1
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d000      	beq.n	800aaec <hidd_xfer_cb+0x114>
 800aaea:	be00      	bkpt	0x0000
 800aaec:	2300      	movs	r3, #0
 800aaee:	e000      	b.n	800aaf2 <hidd_xfer_cb+0x11a>
  }

  return true;
 800aaf0:	2301      	movs	r3, #1
}
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	3720      	adds	r7, #32
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bd80      	pop	{r7, pc}
 800aafa:	bf00      	nop
 800aafc:	20001ce0 	.word	0x20001ce0
 800ab00:	e000edf0 	.word	0xe000edf0
 800ab04:	20001cec 	.word	0x20001cec

0800ab08 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 800ab08:	b480      	push	{r7}
 800ab0a:	b085      	sub	sp, #20
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	4603      	mov	r3, r0
 800ab10:	60b9      	str	r1, [r7, #8]
 800ab12:	607a      	str	r2, [r7, #4]
 800ab14:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 800ab16:	2300      	movs	r3, #0
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	3714      	adds	r7, #20
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b088      	sub	sp, #32
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	3320      	adds	r3, #32
 800ab38:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	7fdb      	ldrb	r3, [r3, #31]
 800ab3e:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 800ab40:	69bb      	ldr	r3, [r7, #24]
 800ab42:	78fa      	ldrb	r2, [r7, #3]
 800ab44:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	689a      	ldr	r2, [r3, #8]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab4e:	1ad2      	subs	r2, r2, r3
 800ab50:	69bb      	ldr	r3, [r7, #24]
 800ab52:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2202      	movs	r2, #2
 800ab58:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d106      	bne.n	800ab74 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 800ab66:	69fb      	ldr	r3, [r7, #28]
 800ab68:	7b58      	ldrb	r0, [r3, #13]
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	2220      	movs	r2, #32
 800ab6e:	2105      	movs	r1, #5
 800ab70:	f000 f984 	bl	800ae7c <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 800ab74:	69fb      	ldr	r3, [r7, #28]
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d028      	beq.n	800abce <fail_scsi_op+0xaa>
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	689b      	ldr	r3, [r3, #8]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d024      	beq.n	800abce <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	7b1b      	ldrb	r3, [r3, #12]
 800ab88:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 800ab8a:	7dbb      	ldrb	r3, [r7, #22]
 800ab8c:	613b      	str	r3, [r7, #16]
 800ab8e:	2307      	movs	r3, #7
 800ab90:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ab92:	7bfb      	ldrb	r3, [r7, #15]
 800ab94:	693a      	ldr	r2, [r7, #16]
 800ab96:	fa22 f303 	lsr.w	r3, r2, r3
 800ab9a:	f003 0301 	and.w	r3, r3, #1
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	bf14      	ite	ne
 800aba2:	2301      	movne	r3, #1
 800aba4:	2300      	moveq	r3, #0
 800aba6:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d008      	beq.n	800abbe <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800abb2:	7dfb      	ldrb	r3, [r7, #23]
 800abb4:	4611      	mov	r1, r2
 800abb6:	4618      	mov	r0, r3
 800abb8:	f004 fa24 	bl	800f004 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 800abbc:	e007      	b.n	800abce <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800abc4:	7dfb      	ldrb	r3, [r7, #23]
 800abc6:	4611      	mov	r1, r2
 800abc8:	4618      	mov	r0, r3
 800abca:	f004 fa1b 	bl	800f004 <usbd_edpt_stall>
}
 800abce:	bf00      	nop
 800abd0:	3720      	adds	r7, #32
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}

0800abd6 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 800abd6:	b480      	push	{r7}
 800abd8:	b08b      	sub	sp, #44	@ 0x2c
 800abda:	af00      	add	r7, sp, #0
 800abdc:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 800abde:	2300      	movs	r3, #0
 800abe0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800abe8:	6a3b      	ldr	r3, [r7, #32]
 800abea:	330f      	adds	r3, #15
 800abec:	3307      	adds	r3, #7
 800abee:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	881b      	ldrh	r3, [r3, #0]
 800abf4:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 800abf6:	8b7b      	ldrh	r3, [r7, #26]
 800abf8:	ba5b      	rev16	r3, r3
 800abfa:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800abfc:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d106      	bne.n	800ac14 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 800ac06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d04d      	beq.n	800aca8 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac12:	e049      	b.n	800aca8 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	7bdb      	ldrb	r3, [r3, #15]
 800ac18:	2b28      	cmp	r3, #40	@ 0x28
 800ac1a:	d11a      	bne.n	800ac52 <rdwr10_validate_cmd+0x7c>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	7b1b      	ldrb	r3, [r3, #12]
 800ac20:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 800ac22:	7e7b      	ldrb	r3, [r7, #25]
 800ac24:	617b      	str	r3, [r7, #20]
 800ac26:	2307      	movs	r3, #7
 800ac28:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ac2a:	7cfb      	ldrb	r3, [r7, #19]
 800ac2c:	697a      	ldr	r2, [r7, #20]
 800ac2e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac32:	f003 0301 	and.w	r3, r3, #1
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	bf14      	ite	ne
 800ac3a:	2301      	movne	r3, #1
 800ac3c:	2300      	moveq	r3, #0
 800ac3e:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800ac40:	f083 0301 	eor.w	r3, r3, #1
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d003      	beq.n	800ac52 <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800ac4a:	2302      	movs	r3, #2
 800ac4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac50:	e02a      	b.n	800aca8 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	7bdb      	ldrb	r3, [r3, #15]
 800ac56:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac58:	d117      	bne.n	800ac8a <rdwr10_validate_cmd+0xb4>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	7b1b      	ldrb	r3, [r3, #12]
 800ac5e:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 800ac60:	7cbb      	ldrb	r3, [r7, #18]
 800ac62:	60fb      	str	r3, [r7, #12]
 800ac64:	2307      	movs	r3, #7
 800ac66:	72fb      	strb	r3, [r7, #11]
 800ac68:	7afb      	ldrb	r3, [r7, #11]
 800ac6a:	68fa      	ldr	r2, [r7, #12]
 800ac6c:	fa22 f303 	lsr.w	r3, r2, r3
 800ac70:	f003 0301 	and.w	r3, r3, #1
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	bf14      	ite	ne
 800ac78:	2301      	movne	r3, #1
 800ac7a:	2300      	moveq	r3, #0
 800ac7c:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d003      	beq.n	800ac8a <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800ac82:	2302      	movs	r3, #2
 800ac84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac88:	e00e      	b.n	800aca8 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 800ac8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d103      	bne.n	800ac98 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 800ac90:	2301      	movs	r3, #1
 800ac92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac96:	e007      	b.n	800aca8 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	689a      	ldr	r2, [r3, #8]
 800ac9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d202      	bcs.n	800aca8 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800aca2:	2302      	movs	r3, #2
 800aca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 800aca8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800acac:	4618      	mov	r0, r3
 800acae:	372c      	adds	r7, #44	@ 0x2c
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr

0800acb8 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 800acb8:	b580      	push	{r7, lr}
 800acba:	b08c      	sub	sp, #48	@ 0x30
 800acbc:	af02      	add	r7, sp, #8
 800acbe:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	7fdb      	ldrb	r3, [r3, #31]
 800acc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800acd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800acd6:	4611      	mov	r1, r2
 800acd8:	4618      	mov	r0, r3
 800acda:	f004 fa0f 	bl	800f0fc <usbd_edpt_stalled>
 800acde:	4603      	mov	r3, r0
 800ace0:	f083 0301 	eor.w	r3, r3, #1
 800ace4:	b2db      	uxtb	r3, r3
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d055      	beq.n	800ad96 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800acea:	6a3b      	ldr	r3, [r7, #32]
 800acec:	689a      	ldr	r2, [r3, #8]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acf2:	429a      	cmp	r2, r3
 800acf4:	d91d      	bls.n	800ad32 <proc_stage_status+0x7a>
 800acf6:	6a3b      	ldr	r3, [r7, #32]
 800acf8:	7b1b      	ldrb	r3, [r3, #12]
 800acfa:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800acfc:	7efb      	ldrb	r3, [r7, #27]
 800acfe:	617b      	str	r3, [r7, #20]
 800ad00:	2307      	movs	r3, #7
 800ad02:	74fb      	strb	r3, [r7, #19]
 800ad04:	7cfb      	ldrb	r3, [r7, #19]
 800ad06:	697a      	ldr	r2, [r7, #20]
 800ad08:	fa22 f303 	lsr.w	r3, r2, r3
 800ad0c:	f003 0301 	and.w	r3, r3, #1
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	bf14      	ite	ne
 800ad14:	2301      	movne	r3, #1
 800ad16:	2300      	moveq	r3, #0
 800ad18:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d009      	beq.n	800ad32 <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800ad24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad28:	4611      	mov	r1, r2
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f004 f96a 	bl	800f004 <usbd_edpt_stall>
 800ad30:	e031      	b.n	800ad96 <proc_stage_status+0xde>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	7fdb      	ldrb	r3, [r3, #31]
 800ad3a:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	689a      	ldr	r2, [r3, #8]
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad44:	1ad2      	subs	r2, r2, r3
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2203      	movs	r2, #3
 800ad4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	3320      	adds	r3, #32
 800ad56:	220d      	movs	r2, #13
 800ad58:	4619      	mov	r1, r3
 800ad5a:	4811      	ldr	r0, [pc, #68]	@ (800ada0 <proc_stage_status+0xe8>)
 800ad5c:	f007 fe2b 	bl	80129b6 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800ad66:	7af8      	ldrb	r0, [r7, #11]
 800ad68:	2300      	movs	r3, #0
 800ad6a:	9300      	str	r3, [sp, #0]
 800ad6c:	230d      	movs	r3, #13
 800ad6e:	4a0c      	ldr	r2, [pc, #48]	@ (800ada0 <proc_stage_status+0xe8>)
 800ad70:	f004 f826 	bl	800edc0 <usbd_edpt_xfer>
 800ad74:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 800ad76:	f083 0301 	eor.w	r3, r3, #1
 800ad7a:	b2db      	uxtb	r3, r3
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d00a      	beq.n	800ad96 <proc_stage_status+0xde>
 800ad80:	4b08      	ldr	r3, [pc, #32]	@ (800ada4 <proc_stage_status+0xec>)
 800ad82:	61fb      	str	r3, [r7, #28]
 800ad84:	69fb      	ldr	r3, [r7, #28]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f003 0301 	and.w	r3, r3, #1
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d000      	beq.n	800ad92 <proc_stage_status+0xda>
 800ad90:	be00      	bkpt	0x0000
 800ad92:	2300      	movs	r3, #0
 800ad94:	e000      	b.n	800ad98 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 800ad96:	2301      	movs	r3, #1
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3728      	adds	r7, #40	@ 0x28
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}
 800ada0:	20001d5c 	.word	0x20001d5c
 800ada4:	e000edf0 	.word	0xe000edf0

0800ada8 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 800ada8:	b480      	push	{r7}
 800adaa:	b083      	sub	sp, #12
 800adac:	af00      	add	r7, sp, #0
 800adae:	4603      	mov	r3, r0
 800adb0:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800adb2:	bf00      	nop
 800adb4:	370c      	adds	r7, #12
 800adb6:	46bd      	mov	sp, r7
 800adb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbc:	4770      	bx	lr

0800adbe <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 800adbe:	b480      	push	{r7}
 800adc0:	b083      	sub	sp, #12
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	4603      	mov	r3, r0
 800adc6:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800adc8:	bf00      	nop
 800adca:	370c      	adds	r7, #12
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	4603      	mov	r3, r0
 800addc:	6039      	str	r1, [r7, #0]
 800adde:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 800ade0:	bf00      	nop
 800ade2:	370c      	adds	r7, #12
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr

0800adec <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 800adec:	b480      	push	{r7}
 800adee:	af00      	add	r7, sp, #0
  return 1;
 800adf0:	2301      	movs	r3, #1
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 800adfc:	b490      	push	{r4, r7}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	4604      	mov	r4, r0
 800ae04:	4608      	mov	r0, r1
 800ae06:	4611      	mov	r1, r2
 800ae08:	461a      	mov	r2, r3
 800ae0a:	4623      	mov	r3, r4
 800ae0c:	71fb      	strb	r3, [r7, #7]
 800ae0e:	4603      	mov	r3, r0
 800ae10:	71bb      	strb	r3, [r7, #6]
 800ae12:	460b      	mov	r3, r1
 800ae14:	717b      	strb	r3, [r7, #5]
 800ae16:	4613      	mov	r3, r2
 800ae18:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 800ae1a:	2301      	movs	r3, #1
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	3708      	adds	r7, #8
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bc90      	pop	{r4, r7}
 800ae24:	4770      	bx	lr

0800ae26 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 800ae26:	b480      	push	{r7}
 800ae28:	b083      	sub	sp, #12
 800ae2a:	af00      	add	r7, sp, #0
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	71fb      	strb	r3, [r7, #7]
 800ae30:	460b      	mov	r3, r1
 800ae32:	71bb      	strb	r3, [r7, #6]
 800ae34:	4613      	mov	r3, r2
 800ae36:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 800ae38:	2301      	movs	r3, #1
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	370c      	adds	r7, #12
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr

0800ae46 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 800ae46:	b480      	push	{r7}
 800ae48:	b083      	sub	sp, #12
 800ae4a:	af00      	add	r7, sp, #0
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	6039      	str	r1, [r7, #0]
 800ae50:	71fb      	strb	r3, [r7, #7]
 800ae52:	4613      	mov	r3, r2
 800ae54:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 800ae56:	2312      	movs	r3, #18
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 800ae6e:	2301      	movs	r3, #1
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr

0800ae7c <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 800ae7c:	b490      	push	{r4, r7}
 800ae7e:	b082      	sub	sp, #8
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	4604      	mov	r4, r0
 800ae84:	4608      	mov	r0, r1
 800ae86:	4611      	mov	r1, r2
 800ae88:	461a      	mov	r2, r3
 800ae8a:	4623      	mov	r3, r4
 800ae8c:	71fb      	strb	r3, [r7, #7]
 800ae8e:	4603      	mov	r3, r0
 800ae90:	71bb      	strb	r3, [r7, #6]
 800ae92:	460b      	mov	r3, r1
 800ae94:	717b      	strb	r3, [r7, #5]
 800ae96:	4613      	mov	r3, r2
 800ae98:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 800ae9a:	4a09      	ldr	r2, [pc, #36]	@ (800aec0 <tud_msc_set_sense+0x44>)
 800ae9c:	79bb      	ldrb	r3, [r7, #6]
 800ae9e:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 800aea2:	4a07      	ldr	r2, [pc, #28]	@ (800aec0 <tud_msc_set_sense+0x44>)
 800aea4:	797b      	ldrb	r3, [r7, #5]
 800aea6:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 800aeaa:	4a05      	ldr	r2, [pc, #20]	@ (800aec0 <tud_msc_set_sense+0x44>)
 800aeac:	793b      	ldrb	r3, [r7, #4]
 800aeae:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 800aeb2:	2301      	movs	r3, #1
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3708      	adds	r7, #8
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bc90      	pop	{r4, r7}
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop
 800aec0:	20001d1c 	.word	0x20001d1c

0800aec4 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 800aec4:	b580      	push	{r7, lr}
 800aec6:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800aec8:	2240      	movs	r2, #64	@ 0x40
 800aeca:	2100      	movs	r1, #0
 800aecc:	4802      	ldr	r0, [pc, #8]	@ (800aed8 <mscd_init+0x14>)
 800aece:	f007 fcf7 	bl	80128c0 <memset>
}
 800aed2:	bf00      	nop
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	20001d1c 	.word	0x20001d1c

0800aedc <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 800aedc:	b580      	push	{r7, lr}
 800aede:	b082      	sub	sp, #8
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	4603      	mov	r3, r0
 800aee4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800aee6:	2240      	movs	r2, #64	@ 0x40
 800aee8:	2100      	movs	r1, #0
 800aeea:	4803      	ldr	r0, [pc, #12]	@ (800aef8 <mscd_reset+0x1c>)
 800aeec:	f007 fce8 	bl	80128c0 <memset>
}
 800aef0:	bf00      	nop
 800aef2:	3708      	adds	r7, #8
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}
 800aef8:	20001d1c 	.word	0x20001d1c

0800aefc <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b08e      	sub	sp, #56	@ 0x38
 800af00:	af02      	add	r7, sp, #8
 800af02:	4603      	mov	r3, r0
 800af04:	6039      	str	r1, [r7, #0]
 800af06:	71fb      	strb	r3, [r7, #7]
 800af08:	4613      	mov	r3, r2
 800af0a:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	795b      	ldrb	r3, [r3, #5]
 800af10:	2b08      	cmp	r3, #8
 800af12:	d107      	bne.n	800af24 <mscd_open+0x28>
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	799b      	ldrb	r3, [r3, #6]
 800af18:	2b06      	cmp	r3, #6
 800af1a:	d103      	bne.n	800af24 <mscd_open+0x28>
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	79db      	ldrb	r3, [r3, #7]
 800af20:	2b50      	cmp	r3, #80	@ 0x50
 800af22:	d001      	beq.n	800af28 <mscd_open+0x2c>
 800af24:	2300      	movs	r3, #0
 800af26:	e064      	b.n	800aff2 <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 800af28:	2317      	movs	r3, #23
 800af2a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 800af2c:	88ba      	ldrh	r2, [r7, #4]
 800af2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800af30:	429a      	cmp	r2, r3
 800af32:	d20a      	bcs.n	800af4a <mscd_open+0x4e>
 800af34:	4b31      	ldr	r3, [pc, #196]	@ (800affc <mscd_open+0x100>)
 800af36:	61fb      	str	r3, [r7, #28]
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	f003 0301 	and.w	r3, r3, #1
 800af40:	2b00      	cmp	r3, #0
 800af42:	d000      	beq.n	800af46 <mscd_open+0x4a>
 800af44:	be00      	bkpt	0x0000
 800af46:	2300      	movs	r3, #0
 800af48:	e053      	b.n	800aff2 <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 800af4a:	4b2d      	ldr	r3, [pc, #180]	@ (800b000 <mscd_open+0x104>)
 800af4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	789a      	ldrb	r2, [r3, #2]
 800af52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af54:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 800af58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5a:	79fa      	ldrb	r2, [r7, #7]
 800af5c:	77da      	strb	r2, [r3, #31]
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	461a      	mov	r2, r3
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 800af70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af72:	332f      	adds	r3, #47	@ 0x2f
 800af74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af76:	322e      	adds	r2, #46	@ 0x2e
 800af78:	79f8      	ldrb	r0, [r7, #7]
 800af7a:	9201      	str	r2, [sp, #4]
 800af7c:	9300      	str	r3, [sp, #0]
 800af7e:	2302      	movs	r3, #2
 800af80:	2202      	movs	r2, #2
 800af82:	f003 fe1f 	bl	800ebc4 <usbd_open_edpt_pair>
 800af86:	4603      	mov	r3, r0
 800af88:	f083 0301 	eor.w	r3, r3, #1
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d00a      	beq.n	800afa8 <mscd_open+0xac>
 800af92:	4b1a      	ldr	r3, [pc, #104]	@ (800affc <mscd_open+0x100>)
 800af94:	623b      	str	r3, [r7, #32]
 800af96:	6a3b      	ldr	r3, [r7, #32]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f003 0301 	and.w	r3, r3, #1
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d000      	beq.n	800afa4 <mscd_open+0xa8>
 800afa2:	be00      	bkpt	0x0000
 800afa4:	2300      	movs	r3, #0
 800afa6:	e024      	b.n	800aff2 <mscd_open+0xf6>
 800afa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afaa:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	7fdb      	ldrb	r3, [r3, #31]
 800afb0:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800afc0:	7bf8      	ldrb	r0, [r7, #15]
 800afc2:	2300      	movs	r3, #0
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	231f      	movs	r3, #31
 800afc8:	4a0e      	ldr	r2, [pc, #56]	@ (800b004 <mscd_open+0x108>)
 800afca:	f003 fef9 	bl	800edc0 <usbd_edpt_xfer>
 800afce:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 800afd0:	f083 0301 	eor.w	r3, r3, #1
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d00a      	beq.n	800aff0 <mscd_open+0xf4>
 800afda:	4b08      	ldr	r3, [pc, #32]	@ (800affc <mscd_open+0x100>)
 800afdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800afde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f003 0301 	and.w	r3, r3, #1
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d000      	beq.n	800afec <mscd_open+0xf0>
 800afea:	be00      	bkpt	0x0000
 800afec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800afee:	e000      	b.n	800aff2 <mscd_open+0xf6>

  return drv_len;
 800aff0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3730      	adds	r7, #48	@ 0x30
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	e000edf0 	.word	0xe000edf0
 800b000:	20001d1c 	.word	0x20001d1c
 800b004:	20001d5c 	.word	0x20001d5c

0800b008 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 800b008:	b480      	push	{r7}
 800b00a:	b083      	sub	sp, #12
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2200      	movs	r2, #0
 800b014:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2200      	movs	r2, #0
 800b01c:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2200      	movs	r2, #0
 800b022:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2200      	movs	r2, #0
 800b030:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2200      	movs	r2, #0
 800b038:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 800b03c:	bf00      	nop
 800b03e:	370c      	adds	r7, #12
 800b040:	46bd      	mov	sp, r7
 800b042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b046:	4770      	bx	lr

0800b048 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 800b048:	b580      	push	{r7, lr}
 800b04a:	b08e      	sub	sp, #56	@ 0x38
 800b04c:	af02      	add	r7, sp, #8
 800b04e:	4603      	mov	r3, r0
 800b050:	603a      	str	r2, [r7, #0]
 800b052:	71fb      	strb	r3, [r7, #7]
 800b054:	460b      	mov	r3, r1
 800b056:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 800b058:	79bb      	ldrb	r3, [r7, #6]
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d001      	beq.n	800b062 <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 800b05e:	2301      	movs	r3, #1
 800b060:	e115      	b.n	800b28e <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 800b062:	4b8d      	ldr	r3, [pc, #564]	@ (800b298 <mscd_control_xfer_cb+0x250>)
 800b064:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b06e:	b2db      	uxtb	r3, r3
 800b070:	2b00      	cmp	r3, #0
 800b072:	f040 80c4 	bne.w	800b1fe <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	f003 031f 	and.w	r3, r3, #31
 800b07e:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800b080:	2b02      	cmp	r3, #2
 800b082:	f040 80bc 	bne.w	800b1fe <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	f040 80b7 	bne.w	800b1fe <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	885b      	ldrh	r3, [r3, #2]
 800b094:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800b096:	2b00      	cmp	r3, #0
 800b098:	f040 80b1 	bne.w	800b1fe <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	889b      	ldrh	r3, [r3, #4]
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800b0a4:	8bfb      	ldrh	r3, [r7, #30]
 800b0a6:	b2db      	uxtb	r3, r3
 800b0a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 800b0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b0b2:	2b04      	cmp	r3, #4
 800b0b4:	d107      	bne.n	800b0c6 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 800b0b6:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b0ba:	79fb      	ldrb	r3, [r7, #7]
 800b0bc:	4611      	mov	r1, r2
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f003 ffa0 	bl	800f004 <usbd_edpt_stall>
 800b0c4:	e099      	b.n	800b1fa <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 800b0c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800b0cc:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d137      	bne.n	800b144 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 800b0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b0da:	2b02      	cmp	r3, #2
 800b0dc:	f040 808d 	bne.w	800b1fa <mscd_control_xfer_cb+0x1b2>
 800b0e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0e2:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800b0e4:	69bb      	ldr	r3, [r7, #24]
 800b0e6:	7fdb      	ldrb	r3, [r3, #31]
 800b0e8:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800b0ea:	69bb      	ldr	r3, [r7, #24]
 800b0ec:	689a      	ldr	r2, [r3, #8]
 800b0ee:	69bb      	ldr	r3, [r7, #24]
 800b0f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0f2:	1ad2      	subs	r2, r2, r3
 800b0f4:	69bb      	ldr	r3, [r7, #24]
 800b0f6:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800b0f8:	69bb      	ldr	r3, [r7, #24]
 800b0fa:	2203      	movs	r2, #3
 800b0fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800b100:	69bb      	ldr	r3, [r7, #24]
 800b102:	3320      	adds	r3, #32
 800b104:	220d      	movs	r2, #13
 800b106:	4619      	mov	r1, r3
 800b108:	4864      	ldr	r0, [pc, #400]	@ (800b29c <mscd_control_xfer_cb+0x254>)
 800b10a:	f007 fc54 	bl	80129b6 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800b10e:	69bb      	ldr	r3, [r7, #24]
 800b110:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800b114:	7df8      	ldrb	r0, [r7, #23]
 800b116:	2300      	movs	r3, #0
 800b118:	9300      	str	r3, [sp, #0]
 800b11a:	230d      	movs	r3, #13
 800b11c:	4a5f      	ldr	r2, [pc, #380]	@ (800b29c <mscd_control_xfer_cb+0x254>)
 800b11e:	f003 fe4f 	bl	800edc0 <usbd_edpt_xfer>
 800b122:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 800b124:	f083 0301 	eor.w	r3, r3, #1
 800b128:	b2db      	uxtb	r3, r3
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d065      	beq.n	800b1fa <mscd_control_xfer_cb+0x1b2>
 800b12e:	4b5c      	ldr	r3, [pc, #368]	@ (800b2a0 <mscd_control_xfer_cb+0x258>)
 800b130:	623b      	str	r3, [r7, #32]
 800b132:	6a3b      	ldr	r3, [r7, #32]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f003 0301 	and.w	r3, r3, #1
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d000      	beq.n	800b140 <mscd_control_xfer_cb+0xf8>
 800b13e:	be00      	bkpt	0x0000
 800b140:	2300      	movs	r3, #0
 800b142:	e0a4      	b.n	800b28e <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 800b144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b146:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b14a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b14e:	429a      	cmp	r2, r3
 800b150:	d153      	bne.n	800b1fa <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 800b152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b154:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d14e      	bne.n	800b1fa <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 800b15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b162:	79fb      	ldrb	r3, [r7, #7]
 800b164:	75bb      	strb	r3, [r7, #22]
 800b166:	4613      	mov	r3, r2
 800b168:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 800b16a:	7d7a      	ldrb	r2, [r7, #21]
 800b16c:	7dbb      	ldrb	r3, [r7, #22]
 800b16e:	4611      	mov	r1, r2
 800b170:	4618      	mov	r0, r3
 800b172:	f003 ff19 	bl	800efa8 <usbd_edpt_busy>
 800b176:	4603      	mov	r3, r0
 800b178:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 800b17a:	7d7a      	ldrb	r2, [r7, #21]
 800b17c:	7dbb      	ldrb	r3, [r7, #22]
 800b17e:	4611      	mov	r1, r2
 800b180:	4618      	mov	r0, r3
 800b182:	f003 ffbb 	bl	800f0fc <usbd_edpt_stalled>
 800b186:	4603      	mov	r3, r0
 800b188:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 800b18a:	7d3b      	ldrb	r3, [r7, #20]
 800b18c:	f083 0301 	eor.w	r3, r3, #1
 800b190:	b2db      	uxtb	r3, r3
 800b192:	2b00      	cmp	r3, #0
 800b194:	d007      	beq.n	800b1a6 <mscd_control_xfer_cb+0x15e>
 800b196:	7cfb      	ldrb	r3, [r7, #19]
 800b198:	f083 0301 	eor.w	r3, r3, #1
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d001      	beq.n	800b1a6 <mscd_control_xfer_cb+0x15e>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	e000      	b.n	800b1a8 <mscd_control_xfer_cb+0x160>
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	f003 0301 	and.w	r3, r3, #1
 800b1ac:	b2db      	uxtb	r3, r3
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d023      	beq.n	800b1fa <mscd_control_xfer_cb+0x1b2>
 800b1b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1b4:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	7fdb      	ldrb	r3, [r3, #31]
 800b1ba:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b1ca:	7af8      	ldrb	r0, [r7, #11]
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	9300      	str	r3, [sp, #0]
 800b1d0:	231f      	movs	r3, #31
 800b1d2:	4a32      	ldr	r2, [pc, #200]	@ (800b29c <mscd_control_xfer_cb+0x254>)
 800b1d4:	f003 fdf4 	bl	800edc0 <usbd_edpt_xfer>
 800b1d8:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 800b1da:	f083 0301 	eor.w	r3, r3, #1
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d00a      	beq.n	800b1fa <mscd_control_xfer_cb+0x1b2>
 800b1e4:	4b2e      	ldr	r3, [pc, #184]	@ (800b2a0 <mscd_control_xfer_cb+0x258>)
 800b1e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f003 0301 	and.w	r3, r3, #1
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d000      	beq.n	800b1f6 <mscd_control_xfer_cb+0x1ae>
 800b1f4:	be00      	bkpt	0x0000
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	e049      	b.n	800b28e <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	e047      	b.n	800b28e <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b206:	b2db      	uxtb	r3, r3
 800b208:	2b20      	cmp	r3, #32
 800b20a:	d001      	beq.n	800b210 <mscd_control_xfer_cb+0x1c8>
 800b20c:	2300      	movs	r3, #0
 800b20e:	e03e      	b.n	800b28e <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	785b      	ldrb	r3, [r3, #1]
 800b214:	2bfe      	cmp	r3, #254	@ 0xfe
 800b216:	d016      	beq.n	800b246 <mscd_control_xfer_cb+0x1fe>
 800b218:	2bff      	cmp	r3, #255	@ 0xff
 800b21a:	d135      	bne.n	800b288 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	885b      	ldrh	r3, [r3, #2]
 800b220:	b29b      	uxth	r3, r3
 800b222:	2b00      	cmp	r3, #0
 800b224:	d104      	bne.n	800b230 <mscd_control_xfer_cb+0x1e8>
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	88db      	ldrh	r3, [r3, #6]
 800b22a:	b29b      	uxth	r3, r3
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d001      	beq.n	800b234 <mscd_control_xfer_cb+0x1ec>
 800b230:	2300      	movs	r3, #0
 800b232:	e02c      	b.n	800b28e <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 800b234:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b236:	f7ff fee7 	bl	800b008 <proc_bot_reset>
      tud_control_status(rhport, request);
 800b23a:	79fb      	ldrb	r3, [r7, #7]
 800b23c:	6839      	ldr	r1, [r7, #0]
 800b23e:	4618      	mov	r0, r3
 800b240:	f003 ffb4 	bl	800f1ac <tud_control_status>
    break;
 800b244:	e022      	b.n	800b28c <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	885b      	ldrh	r3, [r3, #2]
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d104      	bne.n	800b25a <mscd_control_xfer_cb+0x212>
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	88db      	ldrh	r3, [r3, #6]
 800b254:	b29b      	uxth	r3, r3
 800b256:	2b01      	cmp	r3, #1
 800b258:	d001      	beq.n	800b25e <mscd_control_xfer_cb+0x216>
 800b25a:	2300      	movs	r3, #0
 800b25c:	e017      	b.n	800b28e <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 800b25e:	f7ff fdc5 	bl	800adec <tud_msc_get_maxlun_cb>
 800b262:	4603      	mov	r3, r0
 800b264:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 800b266:	7abb      	ldrb	r3, [r7, #10]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d101      	bne.n	800b270 <mscd_control_xfer_cb+0x228>
 800b26c:	2300      	movs	r3, #0
 800b26e:	e00e      	b.n	800b28e <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 800b270:	7abb      	ldrb	r3, [r7, #10]
 800b272:	3b01      	subs	r3, #1
 800b274:	b2db      	uxtb	r3, r3
 800b276:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 800b278:	f107 020a 	add.w	r2, r7, #10
 800b27c:	79f8      	ldrb	r0, [r7, #7]
 800b27e:	2301      	movs	r3, #1
 800b280:	6839      	ldr	r1, [r7, #0]
 800b282:	f004 f817 	bl	800f2b4 <tud_control_xfer>
 800b286:	e001      	b.n	800b28c <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 800b288:	2300      	movs	r3, #0
 800b28a:	e000      	b.n	800b28e <mscd_control_xfer_cb+0x246>
  }

  return true;
 800b28c:	2301      	movs	r3, #1
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3730      	adds	r7, #48	@ 0x30
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}
 800b296:	bf00      	nop
 800b298:	20001d1c 	.word	0x20001d1c
 800b29c:	20001d5c 	.word	0x20001d5c
 800b2a0:	e000edf0 	.word	0xe000edf0

0800b2a4 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b09c      	sub	sp, #112	@ 0x70
 800b2a8:	af02      	add	r7, sp, #8
 800b2aa:	603b      	str	r3, [r7, #0]
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	71fb      	strb	r3, [r7, #7]
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	71bb      	strb	r3, [r7, #6]
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 800b2b8:	4b93      	ldr	r3, [pc, #588]	@ (800b508 <mscd_xfer_cb+0x264>)
 800b2ba:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800b2bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 800b2c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2c2:	3320      	adds	r3, #32
 800b2c4:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 800b2c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b2cc:	2b03      	cmp	r3, #3
 800b2ce:	f200 820e 	bhi.w	800b6ee <mscd_xfer_cb+0x44a>
 800b2d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b2d8 <mscd_xfer_cb+0x34>)
 800b2d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2d8:	0800b2e9 	.word	0x0800b2e9
 800b2dc:	0800b571 	.word	0x0800b571
 800b2e0:	0800b6ef 	.word	0x0800b6ef
 800b2e4:	0800b65d 	.word	0x0800b65d
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 800b2e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2ea:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b2ee:	79ba      	ldrb	r2, [r7, #6]
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	d001      	beq.n	800b2f8 <mscd_xfer_cb+0x54>
        return true;
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	e21b      	b.n	800b730 <mscd_xfer_cb+0x48c>
 800b2f8:	4b84      	ldr	r3, [pc, #528]	@ (800b50c <mscd_xfer_cb+0x268>)
 800b2fa:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 800b2fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2fe:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 800b300:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	2b1f      	cmp	r3, #31
 800b306:	d103      	bne.n	800b310 <mscd_xfer_cb+0x6c>
 800b308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b30a:	4a81      	ldr	r2, [pc, #516]	@ (800b510 <mscd_xfer_cb+0x26c>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d015      	beq.n	800b33c <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 800b310:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b312:	2204      	movs	r2, #4
 800b314:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 800b318:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b31a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800b31e:	79fb      	ldrb	r3, [r7, #7]
 800b320:	4611      	mov	r1, r2
 800b322:	4618      	mov	r0, r3
 800b324:	f003 fe6e 	bl	800f004 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 800b328:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b32a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b32e:	79fb      	ldrb	r3, [r7, #7]
 800b330:	4611      	mov	r1, r2
 800b332:	4618      	mov	r0, r3
 800b334:	f003 fe66 	bl	800f004 <usbd_edpt_stall>
        return false;
 800b338:	2300      	movs	r3, #0
 800b33a:	e1f9      	b.n	800b730 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 800b33c:	221f      	movs	r2, #31
 800b33e:	4973      	ldr	r1, [pc, #460]	@ (800b50c <mscd_xfer_cb+0x268>)
 800b340:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b342:	f007 fb38 	bl	80129b6 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 800b346:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b348:	2200      	movs	r2, #0
 800b34a:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 800b34e:	701a      	strb	r2, [r3, #0]
 800b350:	2200      	movs	r2, #0
 800b352:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800b356:	705a      	strb	r2, [r3, #1]
 800b358:	2200      	movs	r2, #0
 800b35a:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 800b35e:	709a      	strb	r2, [r3, #2]
 800b360:	2200      	movs	r2, #0
 800b362:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800b366:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 800b368:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b36a:	685a      	ldr	r2, [r3, #4]
 800b36c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b36e:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 800b370:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b372:	2200      	movs	r2, #0
 800b374:	721a      	strb	r2, [r3, #8]
 800b376:	2200      	movs	r2, #0
 800b378:	725a      	strb	r2, [r3, #9]
 800b37a:	2200      	movs	r2, #0
 800b37c:	729a      	strb	r2, [r3, #10]
 800b37e:	2200      	movs	r2, #0
 800b380:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 800b382:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b384:	2200      	movs	r2, #0
 800b386:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 800b388:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b38a:	2201      	movs	r2, #1
 800b38c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 800b390:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b392:	689a      	ldr	r2, [r3, #8]
 800b394:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b396:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 800b398:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b39a:	2200      	movs	r2, #0
 800b39c:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b39e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3a0:	7bdb      	ldrb	r3, [r3, #15]
 800b3a2:	2b28      	cmp	r3, #40	@ 0x28
 800b3a4:	d003      	beq.n	800b3ae <mscd_xfer_cb+0x10a>
 800b3a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3a8:	7bdb      	ldrb	r3, [r3, #15]
 800b3aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3ac:	d125      	bne.n	800b3fa <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800b3ae:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b3b0:	f7ff fc11 	bl	800abd6 <rdwr10_validate_cmd>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800b3ba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d006      	beq.n	800b3d0 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 800b3c2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b3ca:	f7ff fbab 	bl	800ab24 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b3ce:	e0ce      	b.n	800b56e <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 800b3d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3d2:	689b      	ldr	r3, [r3, #8]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00b      	beq.n	800b3f0 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800b3d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3da:	7bdb      	ldrb	r3, [r3, #15]
 800b3dc:	2b28      	cmp	r3, #40	@ 0x28
 800b3de:	d103      	bne.n	800b3e8 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 800b3e0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b3e2:	f000 fc99 	bl	800bd18 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b3e6:	e0c2      	b.n	800b56e <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 800b3e8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b3ea:	f000 fd6b 	bl	800bec4 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b3ee:	e0be      	b.n	800b56e <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 800b3f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3f2:	2202      	movs	r2, #2
 800b3f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b3f8:	e0b9      	b.n	800b56e <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800b3fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3fc:	689b      	ldr	r3, [r3, #8]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d041      	beq.n	800b486 <mscd_xfer_cb+0x1e2>
 800b402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b404:	7b1b      	ldrb	r3, [r3, #12]
 800b406:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 800b40a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b40e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b410:	2307      	movs	r3, #7
 800b412:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800b416:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b41a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b41c:	fa22 f303 	lsr.w	r3, r2, r3
 800b420:	f003 0301 	and.w	r3, r3, #1
 800b424:	2b00      	cmp	r3, #0
 800b426:	bf14      	ite	ne
 800b428:	2301      	movne	r3, #1
 800b42a:	2300      	moveq	r3, #0
 800b42c:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800b42e:	f083 0301 	eor.w	r3, r3, #1
 800b432:	b2db      	uxtb	r3, r3
 800b434:	2b00      	cmp	r3, #0
 800b436:	d026      	beq.n	800b486 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b438:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b43a:	689b      	ldr	r3, [r3, #8]
 800b43c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b440:	d904      	bls.n	800b44c <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b442:	2101      	movs	r1, #1
 800b444:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b446:	f7ff fb6d 	bl	800ab24 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b44a:	e08f      	b.n	800b56c <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800b44c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b44e:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b456:	b29b      	uxth	r3, r3
 800b458:	79f8      	ldrb	r0, [r7, #7]
 800b45a:	2200      	movs	r2, #0
 800b45c:	9200      	str	r2, [sp, #0]
 800b45e:	4a2b      	ldr	r2, [pc, #172]	@ (800b50c <mscd_xfer_cb+0x268>)
 800b460:	f003 fcae 	bl	800edc0 <usbd_edpt_xfer>
 800b464:	4603      	mov	r3, r0
 800b466:	f083 0301 	eor.w	r3, r3, #1
 800b46a:	b2db      	uxtb	r3, r3
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d07d      	beq.n	800b56c <mscd_xfer_cb+0x2c8>
 800b470:	4b28      	ldr	r3, [pc, #160]	@ (800b514 <mscd_xfer_cb+0x270>)
 800b472:	643b      	str	r3, [r7, #64]	@ 0x40
 800b474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f003 0301 	and.w	r3, r3, #1
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d000      	beq.n	800b482 <mscd_xfer_cb+0x1de>
 800b480:	be00      	bkpt	0x0000
 800b482:	2300      	movs	r3, #0
 800b484:	e154      	b.n	800b730 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 800b486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b488:	7b58      	ldrb	r0, [r3, #13]
 800b48a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b48c:	f103 010f 	add.w	r1, r3, #15
 800b490:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b494:	4a1d      	ldr	r2, [pc, #116]	@ (800b50c <mscd_xfer_cb+0x268>)
 800b496:	f000 f953 	bl	800b740 <proc_builtin_scsi>
 800b49a:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 800b49c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	da10      	bge.n	800b4c4 <mscd_xfer_cb+0x220>
 800b4a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4a4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d10b      	bne.n	800b4c4 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800b4ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4ae:	7b58      	ldrb	r0, [r3, #13]
 800b4b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4b2:	f103 010f 	add.w	r1, r3, #15
 800b4b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4ba:	b29b      	uxth	r3, r3
 800b4bc:	4a13      	ldr	r2, [pc, #76]	@ (800b50c <mscd_xfer_cb+0x268>)
 800b4be:	f7f5 fef1 	bl	80012a4 <tud_msc_scsi_cb>
 800b4c2:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 800b4c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	da04      	bge.n	800b4d4 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b4ca:	2101      	movs	r1, #1
 800b4cc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b4ce:	f7ff fb29 	bl	800ab24 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 800b4d2:	e10e      	b.n	800b6f2 <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 800b4d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d10d      	bne.n	800b4f6 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 800b4da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4dc:	689b      	ldr	r3, [r3, #8]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d004      	beq.n	800b4ec <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b4e2:	2101      	movs	r1, #1
 800b4e4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b4e6:	f7ff fb1d 	bl	800ab24 <fail_scsi_op>
      break;
 800b4ea:	e102      	b.n	800b6f2 <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 800b4ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4ee:	2202      	movs	r2, #2
 800b4f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 800b4f4:	e0fd      	b.n	800b6f2 <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 800b4f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d10c      	bne.n	800b518 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b4fe:	2101      	movs	r1, #1
 800b500:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b502:	f7ff fb0f 	bl	800ab24 <fail_scsi_op>
      break;
 800b506:	e0f4      	b.n	800b6f2 <mscd_xfer_cb+0x44e>
 800b508:	20001d1c 	.word	0x20001d1c
 800b50c:	20001d5c 	.word	0x20001d5c
 800b510:	43425355 	.word	0x43425355
 800b514:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 800b518:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b51a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b51c:	689b      	ldr	r3, [r3, #8]
 800b51e:	623a      	str	r2, [r7, #32]
 800b520:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800b522:	6a3a      	ldr	r2, [r7, #32]
 800b524:	69fb      	ldr	r3, [r7, #28]
 800b526:	429a      	cmp	r2, r3
 800b528:	bf28      	it	cs
 800b52a:	461a      	movcs	r2, r3
 800b52c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b52e:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800b530:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b532:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800b536:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b53a:	b29b      	uxth	r3, r3
 800b53c:	79f8      	ldrb	r0, [r7, #7]
 800b53e:	2200      	movs	r2, #0
 800b540:	9200      	str	r2, [sp, #0]
 800b542:	4a7d      	ldr	r2, [pc, #500]	@ (800b738 <mscd_xfer_cb+0x494>)
 800b544:	f003 fc3c 	bl	800edc0 <usbd_edpt_xfer>
 800b548:	4603      	mov	r3, r0
 800b54a:	f083 0301 	eor.w	r3, r3, #1
 800b54e:	b2db      	uxtb	r3, r3
 800b550:	2b00      	cmp	r3, #0
 800b552:	f000 80ce 	beq.w	800b6f2 <mscd_xfer_cb+0x44e>
 800b556:	4b79      	ldr	r3, [pc, #484]	@ (800b73c <mscd_xfer_cb+0x498>)
 800b558:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b55a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f003 0301 	and.w	r3, r3, #1
 800b562:	2b00      	cmp	r3, #0
 800b564:	d000      	beq.n	800b568 <mscd_xfer_cb+0x2c4>
 800b566:	be00      	bkpt	0x0000
 800b568:	2300      	movs	r3, #0
 800b56a:	e0e1      	b.n	800b730 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b56c:	bf00      	nop
      break;
 800b56e:	e0c0      	b.n	800b6f2 <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b576:	d90a      	bls.n	800b58e <mscd_xfer_cb+0x2ea>
 800b578:	4b70      	ldr	r3, [pc, #448]	@ (800b73c <mscd_xfer_cb+0x498>)
 800b57a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b57c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f003 0301 	and.w	r3, r3, #1
 800b584:	2b00      	cmp	r3, #0
 800b586:	d000      	beq.n	800b58a <mscd_xfer_cb+0x2e6>
 800b588:	be00      	bkpt	0x0000
 800b58a:	2300      	movs	r3, #0
 800b58c:	e0d0      	b.n	800b730 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800b58e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b590:	7bdb      	ldrb	r3, [r3, #15]
 800b592:	2b28      	cmp	r3, #40	@ 0x28
 800b594:	d114      	bne.n	800b5c0 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 800b596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	441a      	add	r2, r3
 800b59e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5a0:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800b5a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b5a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d304      	bcc.n	800b5b8 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800b5ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5b0:	2202      	movs	r2, #2
 800b5b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 800b5b6:	e09e      	b.n	800b6f6 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 800b5b8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b5ba:	f000 fbad 	bl	800bd18 <proc_read10_cmd>
    break;
 800b5be:	e09a      	b.n	800b6f6 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 800b5c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5c2:	7bdb      	ldrb	r3, [r3, #15]
 800b5c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5c6:	d104      	bne.n	800b5d2 <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 800b5c8:	6839      	ldr	r1, [r7, #0]
 800b5ca:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b5cc:	f000 fcca 	bl	800bf64 <proc_write10_host_data>
    break;
 800b5d0:	e091      	b.n	800b6f6 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 800b5d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	441a      	add	r2, r3
 800b5da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5dc:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800b5de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5e0:	7b1b      	ldrb	r3, [r3, #12]
 800b5e2:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800b5e4:	7efb      	ldrb	r3, [r7, #27]
 800b5e6:	617b      	str	r3, [r7, #20]
 800b5e8:	2307      	movs	r3, #7
 800b5ea:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800b5ec:	7cfb      	ldrb	r3, [r7, #19]
 800b5ee:	697a      	ldr	r2, [r7, #20]
 800b5f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b5f4:	f003 0301 	and.w	r3, r3, #1
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	bf14      	ite	ne
 800b5fc:	2301      	movne	r3, #1
 800b5fe:	2300      	moveq	r3, #0
 800b600:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800b602:	f083 0301 	eor.w	r3, r3, #1
 800b606:	b2db      	uxtb	r3, r3
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d012      	beq.n	800b632 <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 800b60c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b60e:	7b58      	ldrb	r0, [r3, #13]
 800b610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b612:	f103 010f 	add.w	r1, r3, #15
 800b616:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b61a:	b29b      	uxth	r3, r3
 800b61c:	4a46      	ldr	r2, [pc, #280]	@ (800b738 <mscd_xfer_cb+0x494>)
 800b61e:	f7f5 fe41 	bl	80012a4 <tud_msc_scsi_cb>
 800b622:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 800b624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b626:	2b00      	cmp	r3, #0
 800b628:	da03      	bge.n	800b632 <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b62a:	2101      	movs	r1, #1
 800b62c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b62e:	f7ff fa79 	bl	800ab24 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800b632:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b636:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b63a:	429a      	cmp	r2, r3
 800b63c:	d304      	bcc.n	800b648 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800b63e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b640:	2202      	movs	r2, #2
 800b642:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 800b646:	e056      	b.n	800b6f6 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 800b648:	4b3c      	ldr	r3, [pc, #240]	@ (800b73c <mscd_xfer_cb+0x498>)
 800b64a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b64c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f003 0301 	and.w	r3, r3, #1
 800b654:	2b00      	cmp	r3, #0
 800b656:	d04e      	beq.n	800b6f6 <mscd_xfer_cb+0x452>
 800b658:	be00      	bkpt	0x0000
    break;
 800b65a:	e04c      	b.n	800b6f6 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 800b65c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b65e:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800b662:	79ba      	ldrb	r2, [r7, #6]
 800b664:	429a      	cmp	r2, r3
 800b666:	d148      	bne.n	800b6fa <mscd_xfer_cb+0x456>
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	2b0d      	cmp	r3, #13
 800b66c:	d145      	bne.n	800b6fa <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 800b66e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b670:	7bdb      	ldrb	r3, [r3, #15]
 800b672:	2b28      	cmp	r3, #40	@ 0x28
 800b674:	d002      	beq.n	800b67c <mscd_xfer_cb+0x3d8>
 800b676:	2b2a      	cmp	r3, #42	@ 0x2a
 800b678:	d006      	beq.n	800b688 <mscd_xfer_cb+0x3e4>
 800b67a:	e00b      	b.n	800b694 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 800b67c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b67e:	7b5b      	ldrb	r3, [r3, #13]
 800b680:	4618      	mov	r0, r3
 800b682:	f7ff fb91 	bl	800ada8 <tud_msc_read10_complete_cb>
            break;
 800b686:	e00e      	b.n	800b6a6 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 800b688:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b68a:	7b5b      	ldrb	r3, [r3, #13]
 800b68c:	4618      	mov	r0, r3
 800b68e:	f7ff fb96 	bl	800adbe <tud_msc_write10_complete_cb>
            break;
 800b692:	e008      	b.n	800b6a6 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 800b694:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b696:	7b5a      	ldrb	r2, [r3, #13]
 800b698:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b69a:	330f      	adds	r3, #15
 800b69c:	4619      	mov	r1, r3
 800b69e:	4610      	mov	r0, r2
 800b6a0:	f7ff fb98 	bl	800add4 <tud_msc_scsi_complete_cb>
            break;
 800b6a4:	bf00      	nop
 800b6a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6a8:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	7fdb      	ldrb	r3, [r3, #31]
 800b6ae:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b6be:	7af8      	ldrb	r0, [r7, #11]
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	9300      	str	r3, [sp, #0]
 800b6c4:	231f      	movs	r3, #31
 800b6c6:	4a1c      	ldr	r2, [pc, #112]	@ (800b738 <mscd_xfer_cb+0x494>)
 800b6c8:	f003 fb7a 	bl	800edc0 <usbd_edpt_xfer>
 800b6cc:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800b6ce:	f083 0301 	eor.w	r3, r3, #1
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d010      	beq.n	800b6fa <mscd_xfer_cb+0x456>
 800b6d8:	4b18      	ldr	r3, [pc, #96]	@ (800b73c <mscd_xfer_cb+0x498>)
 800b6da:	657b      	str	r3, [r7, #84]	@ 0x54
 800b6dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f003 0301 	and.w	r3, r3, #1
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d000      	beq.n	800b6ea <mscd_xfer_cb+0x446>
 800b6e8:	be00      	bkpt	0x0000
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	e020      	b.n	800b730 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800b6ee:	bf00      	nop
 800b6f0:	e004      	b.n	800b6fc <mscd_xfer_cb+0x458>
      break;
 800b6f2:	bf00      	nop
 800b6f4:	e002      	b.n	800b6fc <mscd_xfer_cb+0x458>
    break;
 800b6f6:	bf00      	nop
 800b6f8:	e000      	b.n	800b6fc <mscd_xfer_cb+0x458>
      break;
 800b6fa:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 800b6fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b702:	2b02      	cmp	r3, #2
 800b704:	d113      	bne.n	800b72e <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 800b706:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b708:	f7ff fad6 	bl	800acb8 <proc_stage_status>
 800b70c:	4603      	mov	r3, r0
 800b70e:	f083 0301 	eor.w	r3, r3, #1
 800b712:	b2db      	uxtb	r3, r3
 800b714:	2b00      	cmp	r3, #0
 800b716:	d00a      	beq.n	800b72e <mscd_xfer_cb+0x48a>
 800b718:	4b08      	ldr	r3, [pc, #32]	@ (800b73c <mscd_xfer_cb+0x498>)
 800b71a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b71c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f003 0301 	and.w	r3, r3, #1
 800b724:	2b00      	cmp	r3, #0
 800b726:	d000      	beq.n	800b72a <mscd_xfer_cb+0x486>
 800b728:	be00      	bkpt	0x0000
 800b72a:	2300      	movs	r3, #0
 800b72c:	e000      	b.n	800b730 <mscd_xfer_cb+0x48c>
  }

  return true;
 800b72e:	2301      	movs	r3, #1
}
 800b730:	4618      	mov	r0, r3
 800b732:	3768      	adds	r7, #104	@ 0x68
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	20001d5c 	.word	0x20001d5c
 800b73c:	e000edf0 	.word	0xe000edf0

0800b740 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 800b740:	b580      	push	{r7, lr}
 800b742:	b0ac      	sub	sp, #176	@ 0xb0
 800b744:	af00      	add	r7, sp, #0
 800b746:	60b9      	str	r1, [r7, #8]
 800b748:	607a      	str	r2, [r7, #4]
 800b74a:	603b      	str	r3, [r7, #0]
 800b74c:	4603      	mov	r3, r0
 800b74e:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 800b750:	4bc6      	ldr	r3, [pc, #792]	@ (800ba6c <proc_builtin_scsi+0x32c>)
 800b752:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	781b      	ldrb	r3, [r3, #0]
 800b75a:	2b25      	cmp	r3, #37	@ 0x25
 800b75c:	f200 82c3 	bhi.w	800bce6 <proc_builtin_scsi+0x5a6>
 800b760:	a201      	add	r2, pc, #4	@ (adr r2, 800b768 <proc_builtin_scsi+0x28>)
 800b762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b766:	bf00      	nop
 800b768:	0800b801 	.word	0x0800b801
 800b76c:	0800bce7 	.word	0x0800bce7
 800b770:	0800bce7 	.word	0x0800bce7
 800b774:	0800bc19 	.word	0x0800bc19
 800b778:	0800bce7 	.word	0x0800bce7
 800b77c:	0800bce7 	.word	0x0800bce7
 800b780:	0800bce7 	.word	0x0800bce7
 800b784:	0800bce7 	.word	0x0800bce7
 800b788:	0800bce7 	.word	0x0800bce7
 800b78c:	0800bce7 	.word	0x0800bce7
 800b790:	0800bce7 	.word	0x0800bce7
 800b794:	0800bce7 	.word	0x0800bce7
 800b798:	0800bce7 	.word	0x0800bce7
 800b79c:	0800bce7 	.word	0x0800bce7
 800b7a0:	0800bce7 	.word	0x0800bce7
 800b7a4:	0800bce7 	.word	0x0800bce7
 800b7a8:	0800bce7 	.word	0x0800bce7
 800b7ac:	0800bce7 	.word	0x0800bce7
 800b7b0:	0800badf 	.word	0x0800badf
 800b7b4:	0800bce7 	.word	0x0800bce7
 800b7b8:	0800bce7 	.word	0x0800bce7
 800b7bc:	0800bce7 	.word	0x0800bce7
 800b7c0:	0800bce7 	.word	0x0800bce7
 800b7c4:	0800bce7 	.word	0x0800bce7
 800b7c8:	0800bce7 	.word	0x0800bce7
 800b7cc:	0800bce7 	.word	0x0800bce7
 800b7d0:	0800bb5d 	.word	0x0800bb5d
 800b7d4:	0800b84b 	.word	0x0800b84b
 800b7d8:	0800bce7 	.word	0x0800bce7
 800b7dc:	0800bce7 	.word	0x0800bce7
 800b7e0:	0800b8d3 	.word	0x0800b8d3
 800b7e4:	0800bce7 	.word	0x0800bce7
 800b7e8:	0800bce7 	.word	0x0800bce7
 800b7ec:	0800bce7 	.word	0x0800bce7
 800b7f0:	0800bce7 	.word	0x0800bce7
 800b7f4:	0800ba0b 	.word	0x0800ba0b
 800b7f8:	0800bce7 	.word	0x0800bce7
 800b7fc:	0800b92f 	.word	0x0800b92f
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800b800:	2300      	movs	r3, #0
 800b802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 800b806:	7bfb      	ldrb	r3, [r7, #15]
 800b808:	4618      	mov	r0, r3
 800b80a:	f7f5 fcd3 	bl	80011b4 <tud_msc_test_unit_ready_cb>
 800b80e:	4603      	mov	r3, r0
 800b810:	f083 0301 	eor.w	r3, r3, #1
 800b814:	b2db      	uxtb	r3, r3
 800b816:	2b00      	cmp	r3, #0
 800b818:	f000 826a 	beq.w	800bcf0 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 800b81c:	f04f 33ff 	mov.w	r3, #4294967295
 800b820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b824:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b828:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	f040 825f 	bne.w	800bcf0 <proc_builtin_scsi+0x5b0>
 800b832:	7bfb      	ldrb	r3, [r7, #15]
 800b834:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b838:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 800b83c:	2300      	movs	r3, #0
 800b83e:	223a      	movs	r2, #58	@ 0x3a
 800b840:	2102      	movs	r1, #2
 800b842:	f7ff fb1b 	bl	800ae7c <tud_msc_set_sense>
}
 800b846:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b848:	e252      	b.n	800bcf0 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800b84a:	2300      	movs	r3, #0
 800b84c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800b856:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b85a:	791b      	ldrb	r3, [r3, #4]
 800b85c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800b860:	b2db      	uxtb	r3, r3
 800b862:	4619      	mov	r1, r3
 800b864:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b868:	791b      	ldrb	r3, [r3, #4]
 800b86a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b86e:	b2db      	uxtb	r3, r3
 800b870:	2b00      	cmp	r3, #0
 800b872:	bf14      	ite	ne
 800b874:	2301      	movne	r3, #1
 800b876:	2300      	moveq	r3, #0
 800b878:	b2da      	uxtb	r2, r3
 800b87a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b87e:	791b      	ldrb	r3, [r3, #4]
 800b880:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b884:	b2db      	uxtb	r3, r3
 800b886:	2b00      	cmp	r3, #0
 800b888:	bf14      	ite	ne
 800b88a:	2301      	movne	r3, #1
 800b88c:	2300      	moveq	r3, #0
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	7bf8      	ldrb	r0, [r7, #15]
 800b892:	f7ff fab3 	bl	800adfc <tud_msc_start_stop_cb>
 800b896:	4603      	mov	r3, r0
 800b898:	f083 0301 	eor.w	r3, r3, #1
 800b89c:	b2db      	uxtb	r3, r3
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	f000 8228 	beq.w	800bcf4 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 800b8a4:	f04f 33ff 	mov.w	r3, #4294967295
 800b8a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b8ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b8b0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	f040 821d 	bne.w	800bcf4 <proc_builtin_scsi+0x5b4>
 800b8ba:	7bfb      	ldrb	r3, [r7, #15]
 800b8bc:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b8c0:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	223a      	movs	r2, #58	@ 0x3a
 800b8c8:	2102      	movs	r1, #2
 800b8ca:	f7ff fad7 	bl	800ae7c <tud_msc_set_sense>
}
 800b8ce:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b8d0:	e210      	b.n	800bcf4 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800b8de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8e2:	7919      	ldrb	r1, [r3, #4]
 800b8e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8e8:	795a      	ldrb	r2, [r3, #5]
 800b8ea:	7bfb      	ldrb	r3, [r7, #15]
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f7ff fa9a 	bl	800ae26 <tud_msc_prevent_allow_medium_removal_cb>
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	f083 0301 	eor.w	r3, r3, #1
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	f000 81fc 	beq.w	800bcf8 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800b900:	f04f 33ff 	mov.w	r3, #4294967295
 800b904:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b908:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b90c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b910:	2b00      	cmp	r3, #0
 800b912:	f040 81f1 	bne.w	800bcf8 <proc_builtin_scsi+0x5b8>
 800b916:	7bfb      	ldrb	r3, [r7, #15]
 800b918:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b91c:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 800b920:	2300      	movs	r3, #0
 800b922:	223a      	movs	r2, #58	@ 0x3a
 800b924:	2102      	movs	r1, #2
 800b926:	f7ff faa9 	bl	800ae7c <tud_msc_set_sense>
}
 800b92a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b92c:	e1e4      	b.n	800bcf8 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800b92e:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 800b932:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800b936:	7bfb      	ldrb	r3, [r7, #15]
 800b938:	4618      	mov	r0, r3
 800b93a:	f7f5 fc4f 	bl	80011dc <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800b93e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b942:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800b946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d003      	beq.n	800b954 <proc_builtin_scsi+0x214>
 800b94c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b950:	2b00      	cmp	r3, #0
 800b952:	d116      	bne.n	800b982 <proc_builtin_scsi+0x242>
        resplen = -1;
 800b954:	f04f 33ff 	mov.w	r3, #4294967295
 800b958:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b95c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b960:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b964:	2b00      	cmp	r3, #0
 800b966:	f040 81d0 	bne.w	800bd0a <proc_builtin_scsi+0x5ca>
 800b96a:	7bfb      	ldrb	r3, [r7, #15]
 800b96c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b970:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 800b974:	2300      	movs	r3, #0
 800b976:	223a      	movs	r2, #58	@ 0x3a
 800b978:	2102      	movs	r1, #2
 800b97a:	f7ff fa7f 	bl	800ae7c <tud_msc_set_sense>
}
 800b97e:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800b980:	e1c3      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800b982:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b984:	3b01      	subs	r3, #1
 800b986:	ba1b      	rev	r3, r3
 800b988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800b98a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b98e:	ba1b      	rev	r3, r3
 800b990:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 800b992:	2308      	movs	r3, #8
 800b994:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 800b998:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b9a2:	683a      	ldr	r2, [r7, #0]
 800b9a4:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800b9a8:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800b9ac:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800b9b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 800b9b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d102      	bne.n	800b9c2 <proc_builtin_scsi+0x282>
    return -1;
 800b9bc:	f04f 33ff 	mov.w	r3, #4294967295
 800b9c0:	e01e      	b.n	800ba00 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 800b9c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d101      	bne.n	800b9ce <proc_builtin_scsi+0x28e>
    return 0;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	e018      	b.n	800ba00 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800b9ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d102      	bne.n	800b9dc <proc_builtin_scsi+0x29c>
    return -1;
 800b9d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b9da:	e011      	b.n	800ba00 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 800b9dc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b9e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d202      	bcs.n	800b9ee <proc_builtin_scsi+0x2ae>
    return -1;
 800b9e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ec:	e008      	b.n	800ba00 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800b9ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b9f2:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800b9f6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800b9fa:	f006 ffdc 	bl	80129b6 <memcpy>
  return 0;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	f000 817b 	beq.w	800bcfc <proc_builtin_scsi+0x5bc>
 800ba06:	2300      	movs	r3, #0
 800ba08:	e181      	b.n	800bd0e <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 800ba0a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ba0e:	2200      	movs	r2, #0
 800ba10:	601a      	str	r2, [r3, #0]
 800ba12:	605a      	str	r2, [r3, #4]
 800ba14:	609a      	str	r2, [r3, #8]
 800ba16:	2308      	movs	r3, #8
 800ba18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800ba1c:	2302      	movs	r3, #2
 800ba1e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 800ba22:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 800ba26:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800ba2a:	7bfb      	ldrb	r3, [r7, #15]
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f7f5 fbd5 	bl	80011dc <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800ba32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d002      	beq.n	800ba3e <proc_builtin_scsi+0x2fe>
 800ba38:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d118      	bne.n	800ba70 <proc_builtin_scsi+0x330>
        resplen = -1;
 800ba3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ba42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800ba46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba4a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	f040 815b 	bne.w	800bd0a <proc_builtin_scsi+0x5ca>
 800ba54:	7bfb      	ldrb	r3, [r7, #15]
 800ba56:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800ba5a:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 800ba5e:	2300      	movs	r3, #0
 800ba60:	223a      	movs	r2, #58	@ 0x3a
 800ba62:	2102      	movs	r1, #2
 800ba64:	f7ff fa0a 	bl	800ae7c <tud_msc_set_sense>
}
 800ba68:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800ba6a:	e14e      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
 800ba6c:	20001d1c 	.word	0x20001d1c
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 800ba70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba72:	ba1b      	rev	r3, r3
 800ba74:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 800ba76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ba78:	ba5b      	rev16	r3, r3
 800ba7a:	b29b      	uxth	r3, r3
 800ba7c:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800ba7e:	230c      	movs	r3, #12
 800ba80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 800ba84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800ba8c:	683a      	ldr	r2, [r7, #0]
 800ba8e:	677a      	str	r2, [r7, #116]	@ 0x74
 800ba90:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800ba94:	673a      	str	r2, [r7, #112]	@ 0x70
 800ba96:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 800ba98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d102      	bne.n	800baa4 <proc_builtin_scsi+0x364>
    return -1;
 800ba9e:	f04f 33ff 	mov.w	r3, #4294967295
 800baa2:	e017      	b.n	800bad4 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 800baa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d101      	bne.n	800baae <proc_builtin_scsi+0x36e>
    return 0;
 800baaa:	2300      	movs	r3, #0
 800baac:	e012      	b.n	800bad4 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800baae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d102      	bne.n	800baba <proc_builtin_scsi+0x37a>
    return -1;
 800bab4:	f04f 33ff 	mov.w	r3, #4294967295
 800bab8:	e00c      	b.n	800bad4 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 800baba:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800babc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800babe:	429a      	cmp	r2, r3
 800bac0:	d202      	bcs.n	800bac8 <proc_builtin_scsi+0x388>
    return -1;
 800bac2:	f04f 33ff 	mov.w	r3, #4294967295
 800bac6:	e005      	b.n	800bad4 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 800bac8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800baca:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800bacc:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800bace:	f006 ff72 	bl	80129b6 <memcpy>
  return 0;
 800bad2:	2300      	movs	r3, #0
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	f000 8113 	beq.w	800bd00 <proc_builtin_scsi+0x5c0>
 800bada:	2300      	movs	r3, #0
 800badc:	e117      	b.n	800bd0e <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 800bae4:	2224      	movs	r2, #36	@ 0x24
 800bae6:	2100      	movs	r1, #0
 800bae8:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800baec:	f006 fee8 	bl	80128c0 <memset>
      inquiry_rsp->is_removable = 1;
 800baf0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800baf4:	7853      	ldrb	r3, [r2, #1]
 800baf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bafa:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 800bafc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb00:	2202      	movs	r2, #2
 800bb02:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 800bb04:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bb08:	78d3      	ldrb	r3, [r2, #3]
 800bb0a:	2102      	movs	r1, #2
 800bb0c:	f361 0303 	bfi	r3, r1, #0, #4
 800bb10:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800bb12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb16:	221f      	movs	r2, #31
 800bb18:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 800bb1a:	7bfb      	ldrb	r3, [r7, #15]
 800bb1c:	683a      	ldr	r2, [r7, #0]
 800bb1e:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800bb22:	4618      	mov	r0, r3
 800bb24:	f7fe fff0 	bl	800ab08 <tud_msc_inquiry2_cb>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 800bb2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	f040 80e6 	bne.w	800bd04 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 800bb38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb3c:	f103 0108 	add.w	r1, r3, #8
 800bb40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb44:	f103 0210 	add.w	r2, r3, #16
 800bb48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb4c:	3320      	adds	r3, #32
 800bb4e:	7bf8      	ldrb	r0, [r7, #15]
 800bb50:	f7f5 fb0e 	bl	8001170 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 800bb54:	2324      	movs	r3, #36	@ 0x24
 800bb56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 800bb5a:	e0d3      	b.n	800bd04 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800bb62:	2300      	movs	r3, #0
 800bb64:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800bb68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bb6c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bb70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800bb74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bb78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800bb80:	2300      	movs	r3, #0
 800bb82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 800bb86:	7bfb      	ldrb	r3, [r7, #15]
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7ff f96b 	bl	800ae64 <tud_msc_is_writable_cb>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 800bb94:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	bf14      	ite	ne
 800bb9c:	2301      	movne	r3, #1
 800bb9e:	2300      	moveq	r3, #0
 800bba0:	b2db      	uxtb	r3, r3
 800bba2:	f083 0301 	eor.w	r3, r3, #1
 800bba6:	b2db      	uxtb	r3, r3
 800bba8:	f003 0301 	and.w	r3, r3, #1
 800bbac:	b2da      	uxtb	r2, r3
 800bbae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bbb2:	f362 13c7 	bfi	r3, r2, #7, #1
 800bbb6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 800bbba:	2304      	movs	r3, #4
 800bbbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 800bbc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800bbc8:	683a      	ldr	r2, [r7, #0]
 800bbca:	667a      	str	r2, [r7, #100]	@ 0x64
 800bbcc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800bbd0:	663a      	str	r2, [r7, #96]	@ 0x60
 800bbd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 800bbd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d102      	bne.n	800bbe0 <proc_builtin_scsi+0x4a0>
    return -1;
 800bbda:	f04f 33ff 	mov.w	r3, #4294967295
 800bbde:	e017      	b.n	800bc10 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 800bbe0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d101      	bne.n	800bbea <proc_builtin_scsi+0x4aa>
    return 0;
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	e012      	b.n	800bc10 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 800bbea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d102      	bne.n	800bbf6 <proc_builtin_scsi+0x4b6>
    return -1;
 800bbf0:	f04f 33ff 	mov.w	r3, #4294967295
 800bbf4:	e00c      	b.n	800bc10 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 800bbf6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bbf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d202      	bcs.n	800bc04 <proc_builtin_scsi+0x4c4>
    return -1;
 800bbfe:	f04f 33ff 	mov.w	r3, #4294967295
 800bc02:	e005      	b.n	800bc10 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 800bc04:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bc06:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800bc08:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800bc0a:	f006 fed4 	bl	80129b6 <memcpy>
  return 0;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d079      	beq.n	800bd08 <proc_builtin_scsi+0x5c8>
 800bc14:	2300      	movs	r3, #0
 800bc16:	e07a      	b.n	800bd0e <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 800bc18:	f107 0310 	add.w	r3, r7, #16
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	601a      	str	r2, [r3, #0]
 800bc20:	605a      	str	r2, [r3, #4]
 800bc22:	609a      	str	r2, [r3, #8]
 800bc24:	60da      	str	r2, [r3, #12]
 800bc26:	821a      	strh	r2, [r3, #16]
 800bc28:	7c3b      	ldrb	r3, [r7, #16]
 800bc2a:	2270      	movs	r2, #112	@ 0x70
 800bc2c:	f362 0306 	bfi	r3, r2, #0, #7
 800bc30:	743b      	strb	r3, [r7, #16]
 800bc32:	7c3b      	ldrb	r3, [r7, #16]
 800bc34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc38:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 800bc3a:	230a      	movs	r3, #10
 800bc3c:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 800bc3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc42:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800bc46:	f003 030f 	and.w	r3, r3, #15
 800bc4a:	b2da      	uxtb	r2, r3
 800bc4c:	7cbb      	ldrb	r3, [r7, #18]
 800bc4e:	f362 0303 	bfi	r3, r2, #0, #4
 800bc52:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 800bc54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc58:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800bc5c:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 800bc5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc62:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bc66:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 800bc68:	2312      	movs	r3, #18
 800bc6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 800bc6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc72:	687a      	ldr	r2, [r7, #4]
 800bc74:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bc76:	683a      	ldr	r2, [r7, #0]
 800bc78:	657a      	str	r2, [r7, #84]	@ 0x54
 800bc7a:	f107 0210 	add.w	r2, r7, #16
 800bc7e:	653a      	str	r2, [r7, #80]	@ 0x50
 800bc80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800bc82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d102      	bne.n	800bc8e <proc_builtin_scsi+0x54e>
    return -1;
 800bc88:	f04f 33ff 	mov.w	r3, #4294967295
 800bc8c:	e017      	b.n	800bcbe <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 800bc8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d101      	bne.n	800bc98 <proc_builtin_scsi+0x558>
    return 0;
 800bc94:	2300      	movs	r3, #0
 800bc96:	e012      	b.n	800bcbe <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 800bc98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d102      	bne.n	800bca4 <proc_builtin_scsi+0x564>
    return -1;
 800bc9e:	f04f 33ff 	mov.w	r3, #4294967295
 800bca2:	e00c      	b.n	800bcbe <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 800bca4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d202      	bcs.n	800bcb2 <proc_builtin_scsi+0x572>
    return -1;
 800bcac:	f04f 33ff 	mov.w	r3, #4294967295
 800bcb0:	e005      	b.n	800bcbe <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 800bcb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bcb4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bcb6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bcb8:	f006 fe7d 	bl	80129b6 <memcpy>
  return 0;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d001      	beq.n	800bcc6 <proc_builtin_scsi+0x586>
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	e023      	b.n	800bd0e <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	b29a      	uxth	r2, r3
 800bcca:	7bfb      	ldrb	r3, [r7, #15]
 800bccc:	6879      	ldr	r1, [r7, #4]
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7ff f8b9 	bl	800ae46 <tud_msc_request_sense_cb>
 800bcd4:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 800bcd8:	7bf8      	ldrb	r0, [r7, #15]
 800bcda:	2300      	movs	r3, #0
 800bcdc:	2200      	movs	r2, #0
 800bcde:	2100      	movs	r1, #0
 800bce0:	f7ff f8cc 	bl	800ae7c <tud_msc_set_sense>
 800bce4:	e011      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 800bce6:	f04f 33ff 	mov.w	r3, #4294967295
 800bcea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 800bcee:	e00c      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
 800bcf0:	bf00      	nop
 800bcf2:	e00a      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
 800bcf4:	bf00      	nop
 800bcf6:	e008      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
 800bcf8:	bf00      	nop
 800bcfa:	e006      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
 800bcfc:	bf00      	nop
 800bcfe:	e004      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
 800bd00:	bf00      	nop
 800bd02:	e002      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
 800bd04:	bf00      	nop
 800bd06:	e000      	b.n	800bd0a <proc_builtin_scsi+0x5ca>
      break;
 800bd08:	bf00      	nop
  }

  return resplen;
 800bd0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	37b0      	adds	r7, #176	@ 0xb0
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
 800bd16:	bf00      	nop

0800bd18 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b092      	sub	sp, #72	@ 0x48
 800bd1c:	af02      	add	r7, sp, #8
 800bd1e:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd26:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd2a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800bd2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd2e:	330f      	adds	r3, #15
 800bd30:	3307      	adds	r3, #7
 800bd32:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800bd34:	6a3b      	ldr	r3, [r7, #32]
 800bd36:	881b      	ldrh	r3, [r3, #0]
 800bd38:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 800bd3a:	8bfb      	ldrh	r3, [r7, #30]
 800bd3c:	ba5b      	rev16	r3, r3
 800bd3e:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800bd40:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 800bd42:	8bbb      	ldrh	r3, [r7, #28]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d101      	bne.n	800bd4c <proc_read10_cmd+0x34>
    return 0; // invalid block count
 800bd48:	2300      	movs	r3, #0
 800bd4a:	e005      	b.n	800bd58 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 800bd4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4e:	689a      	ldr	r2, [r3, #8]
 800bd50:	8bbb      	ldrh	r3, [r7, #28]
 800bd52:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd56:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800bd58:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 800bd5a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d043      	beq.n	800bde8 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bd60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd62:	330f      	adds	r3, #15
 800bd64:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	3302      	adds	r3, #2
 800bd6a:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800bd7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bd7c:	fbb1 f3f3 	udiv	r3, r1, r3
 800bd80:	4413      	add	r3, r2
 800bd82:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd88:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800bd8a:	fbb3 f1f2 	udiv	r1, r3, r2
 800bd8e:	fb01 f202 	mul.w	r2, r1, r2
 800bd92:	1a9b      	subs	r3, r3, r2
 800bd94:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800bd96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd98:	689a      	ldr	r2, [r3, #8]
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd9e:	1ad3      	subs	r3, r2, r3
 800bda0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800bda4:	61ba      	str	r2, [r7, #24]
 800bda6:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800bda8:	69ba      	ldr	r2, [r7, #24]
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	4293      	cmp	r3, r2
 800bdae:	bf28      	it	cs
 800bdb0:	4613      	movcs	r3, r2
 800bdb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 800bdbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdbe:	7b58      	ldrb	r0, [r3, #13]
 800bdc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdc2:	9300      	str	r3, [sp, #0]
 800bdc4:	4b0a      	ldr	r3, [pc, #40]	@ (800bdf0 <proc_read10_cmd+0xd8>)
 800bdc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdc8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bdca:	f7f5 fa1f 	bl	800120c <tud_msc_read10_cb>
 800bdce:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800bdd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdd2:	f113 0f02 	cmn.w	r3, #2
 800bdd6:	d007      	beq.n	800bde8 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2200      	movs	r2, #0
 800bddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 800bde0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 f806 	bl	800bdf4 <proc_read_io_data>
  }
}
 800bde8:	3740      	adds	r7, #64	@ 0x40
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	20001d5c 	.word	0x20001d5c

0800bdf4 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b08c      	sub	sp, #48	@ 0x30
 800bdf8:	af02      	add	r7, sp, #8
 800bdfa:	6078      	str	r0, [r7, #4]
 800bdfc:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	7fdb      	ldrb	r3, [r3, #31]
 800be02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	dd1b      	ble.n	800be44 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	b29b      	uxth	r3, r3
 800be16:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800be1a:	2200      	movs	r2, #0
 800be1c:	9200      	str	r2, [sp, #0]
 800be1e:	4a27      	ldr	r2, [pc, #156]	@ (800bebc <proc_read_io_data+0xc8>)
 800be20:	f002 ffce 	bl	800edc0 <usbd_edpt_xfer>
 800be24:	4603      	mov	r3, r0
 800be26:	f083 0301 	eor.w	r3, r3, #1
 800be2a:	b2db      	uxtb	r3, r3
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d042      	beq.n	800beb6 <proc_read_io_data+0xc2>
 800be30:	4b23      	ldr	r3, [pc, #140]	@ (800bec0 <proc_read_io_data+0xcc>)
 800be32:	623b      	str	r3, [r7, #32]
 800be34:	6a3b      	ldr	r3, [r7, #32]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f003 0301 	and.w	r3, r3, #1
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d039      	beq.n	800beb4 <proc_read_io_data+0xc0>
 800be40:	be00      	bkpt	0x0000
 800be42:	e037      	b.n	800beb4 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be4a:	d003      	beq.n	800be54 <proc_read_io_data+0x60>
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d00f      	beq.n	800be72 <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 800be52:	e030      	b.n	800beb6 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	7b5b      	ldrb	r3, [r3, #13]
 800be58:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800be5a:	7ff8      	ldrb	r0, [r7, #31]
 800be5c:	2300      	movs	r3, #0
 800be5e:	223a      	movs	r2, #58	@ 0x3a
 800be60:	2102      	movs	r1, #2
 800be62:	f7ff f80b 	bl	800ae7c <tud_msc_set_sense>
}
 800be66:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800be68:	2101      	movs	r1, #1
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f7fe fe5a 	bl	800ab24 <fail_scsi_op>
        break;
 800be70:	e021      	b.n	800beb6 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800be78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be7c:	77bb      	strb	r3, [r7, #30]
 800be7e:	4613      	mov	r3, r2
 800be80:	777b      	strb	r3, [r7, #29]
 800be82:	2300      	movs	r3, #0
 800be84:	61bb      	str	r3, [r7, #24]
 800be86:	2300      	movs	r3, #0
 800be88:	75fb      	strb	r3, [r7, #23]
 800be8a:	2300      	movs	r3, #0
 800be8c:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800be8e:	7fbb      	ldrb	r3, [r7, #30]
 800be90:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800be92:	2307      	movs	r3, #7
 800be94:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800be96:	7f7b      	ldrb	r3, [r7, #29]
 800be98:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800be9a:	69bb      	ldr	r3, [r7, #24]
 800be9c:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800be9e:	7dfb      	ldrb	r3, [r7, #23]
 800bea0:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800bea2:	7dba      	ldrb	r2, [r7, #22]
 800bea4:	f107 0308 	add.w	r3, r7, #8
 800bea8:	4611      	mov	r1, r2
 800beaa:	4618      	mov	r0, r3
 800beac:	f002 fb6e 	bl	800e58c <dcd_event_handler>
}
 800beb0:	bf00      	nop
        break;
 800beb2:	e000      	b.n	800beb6 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800beb4:	bf00      	nop
    }
  }
}
 800beb6:	3728      	adds	r7, #40	@ 0x28
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}
 800bebc:	20001d5c 	.word	0x20001d5c
 800bec0:	e000edf0 	.word	0xe000edf0

0800bec4 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b08a      	sub	sp, #40	@ 0x28
 800bec8:	af02      	add	r7, sp, #8
 800beca:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 800bed0:	69fb      	ldr	r3, [r7, #28]
 800bed2:	7b5b      	ldrb	r3, [r3, #13]
 800bed4:	4618      	mov	r0, r3
 800bed6:	f7fe ffc5 	bl	800ae64 <tud_msc_is_writable_cb>
 800beda:	4603      	mov	r3, r0
 800bedc:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 800bede:	7efb      	ldrb	r3, [r7, #27]
 800bee0:	f083 0301 	eor.w	r3, r3, #1
 800bee4:	b2db      	uxtb	r3, r3
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d00b      	beq.n	800bf02 <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	7b58      	ldrb	r0, [r3, #13]
 800beee:	2300      	movs	r3, #0
 800bef0:	2227      	movs	r2, #39	@ 0x27
 800bef2:	2107      	movs	r1, #7
 800bef4:	f7fe ffc2 	bl	800ae7c <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800bef8:	2101      	movs	r1, #1
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f7fe fe12 	bl	800ab24 <fail_scsi_op>
    return;
 800bf00:	e029      	b.n	800bf56 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	689a      	ldr	r2, [r3, #8]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf0a:	1ad3      	subs	r3, r2, r3
 800bf0c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800bf10:	613a      	str	r2, [r7, #16]
 800bf12:	60fb      	str	r3, [r7, #12]
 800bf14:	693a      	ldr	r2, [r7, #16]
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	bf28      	it	cs
 800bf1c:	4613      	movcs	r3, r2
 800bf1e:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	7fd8      	ldrb	r0, [r3, #31]
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800bf2a:	8b3b      	ldrh	r3, [r7, #24]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	9200      	str	r2, [sp, #0]
 800bf30:	4a0a      	ldr	r2, [pc, #40]	@ (800bf5c <proc_write10_cmd+0x98>)
 800bf32:	f002 ff45 	bl	800edc0 <usbd_edpt_xfer>
 800bf36:	4603      	mov	r3, r0
 800bf38:	f083 0301 	eor.w	r3, r3, #1
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d009      	beq.n	800bf56 <proc_write10_cmd+0x92>
 800bf42:	4b07      	ldr	r3, [pc, #28]	@ (800bf60 <proc_write10_cmd+0x9c>)
 800bf44:	617b      	str	r3, [r7, #20]
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	f003 0301 	and.w	r3, r3, #1
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d000      	beq.n	800bf54 <proc_write10_cmd+0x90>
 800bf52:	be00      	bkpt	0x0000
 800bf54:	bf00      	nop
}
 800bf56:	3720      	adds	r7, #32
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	bd80      	pop	{r7, pc}
 800bf5c:	20001d5c 	.word	0x20001d5c
 800bf60:	e000edf0 	.word	0xe000edf0

0800bf64 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b090      	sub	sp, #64	@ 0x40
 800bf68:	af02      	add	r7, sp, #8
 800bf6a:	6078      	str	r0, [r7, #4]
 800bf6c:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf74:	623b      	str	r3, [r7, #32]
 800bf76:	6a3b      	ldr	r3, [r7, #32]
 800bf78:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	330f      	adds	r3, #15
 800bf7e:	3307      	adds	r3, #7
 800bf80:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 800bf82:	69bb      	ldr	r3, [r7, #24]
 800bf84:	881b      	ldrh	r3, [r3, #0]
 800bf86:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 800bf88:	8afb      	ldrh	r3, [r7, #22]
 800bf8a:	ba5b      	rev16	r3, r3
 800bf8c:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800bf8e:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 800bf90:	8abb      	ldrh	r3, [r7, #20]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d101      	bne.n	800bf9a <proc_write10_host_data+0x36>
    return 0; // invalid block count
 800bf96:	2300      	movs	r3, #0
 800bf98:	e005      	b.n	800bfa6 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 800bf9a:	6a3b      	ldr	r3, [r7, #32]
 800bf9c:	689a      	ldr	r2, [r3, #8]
 800bf9e:	8abb      	ldrh	r3, [r7, #20]
 800bfa0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfa4:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800bfa6:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 800bfa8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d035      	beq.n	800c01a <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bfae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfb0:	330f      	adds	r3, #15
 800bfb2:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800bfb4:	693b      	ldr	r3, [r7, #16]
 800bfb6:	3302      	adds	r3, #2
 800bfb8:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800bfc8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bfca:	fbb1 f3f3 	udiv	r3, r1, r3
 800bfce:	4413      	add	r3, r2
 800bfd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfd6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800bfd8:	fbb3 f1f2 	udiv	r1, r3, r2
 800bfdc:	fb01 f202 	mul.w	r2, r1, r2
 800bfe0:	1a9b      	subs	r3, r3, r2
 800bfe2:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 800bfec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfee:	7b58      	ldrb	r0, [r3, #13]
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	9300      	str	r3, [sp, #0]
 800bff4:	4b0a      	ldr	r3, [pc, #40]	@ (800c020 <proc_write10_host_data+0xbc>)
 800bff6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bff8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bffa:	f7f5 f92d 	bl	8001258 <tud_msc_write10_cb>
 800bffe:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800c000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c002:	f113 0f02 	cmn.w	r3, #2
 800c006:	d008      	beq.n	800c01a <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2200      	movs	r2, #0
 800c00c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 800c010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c012:	6839      	ldr	r1, [r7, #0]
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f000 f805 	bl	800c024 <proc_write_io_data>
  }
}
 800c01a:	3738      	adds	r7, #56	@ 0x38
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}
 800c020:	20001d5c 	.word	0x20001d5c

0800c024 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 800c024:	b580      	push	{r7, lr}
 800c026:	b08c      	sub	sp, #48	@ 0x30
 800c028:	af00      	add	r7, sp, #0
 800c02a:	60f8      	str	r0, [r7, #12]
 800c02c:	60b9      	str	r1, [r7, #8]
 800c02e:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2b00      	cmp	r3, #0
 800c034:	da14      	bge.n	800c060 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c03c:	d15f      	bne.n	800c0fe <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	7b5b      	ldrb	r3, [r3, #13]
 800c042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800c046:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800c04a:	2300      	movs	r3, #0
 800c04c:	223a      	movs	r2, #58	@ 0x3a
 800c04e:	2102      	movs	r1, #2
 800c050:	f7fe ff14 	bl	800ae7c <tud_msc_set_sense>
}
 800c054:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800c056:	2101      	movs	r1, #1
 800c058:	68f8      	ldr	r0, [r7, #12]
 800c05a:	f7fe fd63 	bl	800ab24 <fail_scsi_op>
        break;
 800c05e:	e04f      	b.n	800c100 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	68ba      	ldr	r2, [r7, #8]
 800c064:	429a      	cmp	r2, r3
 800c066:	d935      	bls.n	800c0d4 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	68ba      	ldr	r2, [r7, #8]
 800c06c:	1ad3      	subs	r3, r2, r3
 800c06e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2b00      	cmp	r3, #0
 800c074:	dd07      	ble.n	800c086 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	4a23      	ldr	r2, [pc, #140]	@ (800c108 <proc_write_io_data+0xe4>)
 800c07a:	4413      	add	r3, r2
 800c07c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c07e:	4619      	mov	r1, r3
 800c080:	4821      	ldr	r0, [pc, #132]	@ (800c108 <proc_write_io_data+0xe4>)
 800c082:	f006 fc03 	bl	801288c <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	7fda      	ldrb	r2, [r3, #31]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c090:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 800c094:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c09a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c09c:	2300      	movs	r3, #0
 800c09e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800c0a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c0ac:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800c0ae:	2307      	movs	r3, #7
 800c0b0:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 800c0b2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c0b6:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 800c0b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ba:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 800c0bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c0c0:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 800c0c2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800c0c6:	f107 0314 	add.w	r3, r7, #20
 800c0ca:	4611      	mov	r1, r2
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	f002 fa5d 	bl	800e58c <dcd_event_handler>
}
 800c0d2:	e015      	b.n	800c100 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	441a      	add	r2, r3
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d304      	bcc.n	800c0f6 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2202      	movs	r2, #2
 800c0f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 800c0f4:	e004      	b.n	800c100 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 800c0f6:	68f8      	ldr	r0, [r7, #12]
 800c0f8:	f7ff fee4 	bl	800bec4 <proc_write10_cmd>
}
 800c0fc:	e000      	b.n	800c100 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800c0fe:	bf00      	nop
}
 800c100:	bf00      	nop
 800c102:	3730      	adds	r7, #48	@ 0x30
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}
 800c108:	20001d5c 	.word	0x20001d5c

0800c10c <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 800c10c:	b480      	push	{r7}
 800c10e:	b083      	sub	sp, #12
 800c110:	af00      	add	r7, sp, #0
 800c112:	4603      	mov	r3, r0
 800c114:	6039      	str	r1, [r7, #0]
 800c116:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 800c118:	bf00      	nop
 800c11a:	370c      	adds	r7, #12
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr

0800c124 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 800c124:	b580      	push	{r7, lr}
 800c126:	b086      	sub	sp, #24
 800c128:	af00      	add	r7, sp, #0
 800c12a:	4603      	mov	r3, r0
 800c12c:	60b9      	str	r1, [r7, #8]
 800c12e:	607a      	str	r2, [r7, #4]
 800c130:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800c132:	7bfb      	ldrb	r3, [r7, #15]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d001      	beq.n	800c13c <tud_vendor_n_write+0x18>
 800c138:	2300      	movs	r3, #0
 800c13a:	e011      	b.n	800c160 <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800c13c:	7bfb      	ldrb	r3, [r7, #15]
 800c13e:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c142:	fb02 f303 	mul.w	r3, r2, r3
 800c146:	4a08      	ldr	r2, [pc, #32]	@ (800c168 <tud_vendor_n_write+0x44>)
 800c148:	4413      	add	r3, r2
 800c14a:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 800c14c:	697b      	ldr	r3, [r7, #20]
 800c14e:	7818      	ldrb	r0, [r3, #0]
 800c150:	697b      	ldr	r3, [r7, #20]
 800c152:	1d19      	adds	r1, r3, #4
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	b29b      	uxth	r3, r3
 800c158:	68ba      	ldr	r2, [r7, #8]
 800c15a:	f005 fe75 	bl	8011e48 <tu_edpt_stream_write>
 800c15e:	4603      	mov	r3, r0
}
 800c160:	4618      	mov	r0, r3
 800c162:	3718      	adds	r7, #24
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}
 800c168:	20009d5c 	.word	0x20009d5c

0800c16c <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	4603      	mov	r3, r0
 800c174:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800c176:	79fb      	ldrb	r3, [r7, #7]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d001      	beq.n	800c180 <tud_vendor_n_write_flush+0x14>
 800c17c:	2300      	movs	r3, #0
 800c17e:	e010      	b.n	800c1a2 <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800c180:	79fb      	ldrb	r3, [r7, #7]
 800c182:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c186:	fb02 f303 	mul.w	r3, r2, r3
 800c18a:	4a08      	ldr	r2, [pc, #32]	@ (800c1ac <tud_vendor_n_write_flush+0x40>)
 800c18c:	4413      	add	r3, r2
 800c18e:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	781a      	ldrb	r2, [r3, #0]
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	3304      	adds	r3, #4
 800c198:	4619      	mov	r1, r3
 800c19a:	4610      	mov	r0, r2
 800c19c:	f005 fd84 	bl	8011ca8 <tu_edpt_stream_write_xfer>
 800c1a0:	4603      	mov	r3, r0
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	3710      	adds	r7, #16
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}
 800c1aa:	bf00      	nop
 800c1ac:	20009d5c 	.word	0x20009d5c

0800c1b0 <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800c1ba:	79fb      	ldrb	r3, [r7, #7]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d001      	beq.n	800c1c4 <tud_vendor_n_write_available+0x14>
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	e010      	b.n	800c1e6 <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800c1c4:	79fb      	ldrb	r3, [r7, #7]
 800c1c6:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c1ca:	fb02 f303 	mul.w	r3, r2, r3
 800c1ce:	4a08      	ldr	r2, [pc, #32]	@ (800c1f0 <tud_vendor_n_write_available+0x40>)
 800c1d0:	4413      	add	r3, r2
 800c1d2:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	781a      	ldrb	r2, [r3, #0]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	3304      	adds	r3, #4
 800c1dc:	4619      	mov	r1, r3
 800c1de:	4610      	mov	r0, r2
 800c1e0:	f005 ff2a 	bl	8012038 <tu_edpt_stream_write_available>
 800c1e4:	4603      	mov	r3, r0
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3710      	adds	r7, #16
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}
 800c1ee:	bf00      	nop
 800c1f0:	20009d5c 	.word	0x20009d5c

0800c1f4 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b08a      	sub	sp, #40	@ 0x28
 800c1f8:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 800c1fa:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c1fe:	2100      	movs	r1, #0
 800c200:	4822      	ldr	r0, [pc, #136]	@ (800c28c <vendord_init+0x98>)
 800c202:	f006 fb5d 	bl	80128c0 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c206:	2300      	movs	r3, #0
 800c208:	75fb      	strb	r3, [r7, #23]
 800c20a:	e036      	b.n	800c27a <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c20c:	7dfb      	ldrb	r3, [r7, #23]
 800c20e:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c212:	fb02 f303 	mul.w	r3, r2, r3
 800c216:	4a1d      	ldr	r2, [pc, #116]	@ (800c28c <vendord_init+0x98>)
 800c218:	4413      	add	r3, r2
 800c21a:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
 800c21c:	7dfb      	ldrb	r3, [r7, #23]
 800c21e:	019b      	lsls	r3, r3, #6
 800c220:	4a1b      	ldr	r2, [pc, #108]	@ (800c290 <vendord_init+0x9c>)
 800c222:	4413      	add	r3, r2
 800c224:	60fb      	str	r3, [r7, #12]
    #else
    uint8_t *epout_buf = NULL;
    #endif

    uint8_t *epin_buf = NULL;
 800c226:	2300      	movs	r3, #0
 800c228:	60bb      	str	r3, [r7, #8]
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
  #else
    uint8_t *rx_ff_buf = NULL;
 800c22a:	2300      	movs	r3, #0
 800c22c:	607b      	str	r3, [r7, #4]
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	f103 0018 	add.w	r0, r3, #24
 800c234:	2340      	movs	r3, #64	@ 0x40
 800c236:	9303      	str	r3, [sp, #12]
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	9302      	str	r3, [sp, #8]
 800c23c:	2300      	movs	r3, #0
 800c23e:	9301      	str	r3, [sp, #4]
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	9300      	str	r3, [sp, #0]
 800c244:	2300      	movs	r3, #0
 800c246:	2200      	movs	r2, #0
 800c248:	2100      	movs	r1, #0
 800c24a:	f005 fc60 	bl	8011b0e <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	332c      	adds	r3, #44	@ 0x2c
 800c252:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	1d18      	adds	r0, r3, #4
 800c258:	2340      	movs	r3, #64	@ 0x40
 800c25a:	9303      	str	r3, [sp, #12]
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	9302      	str	r3, [sp, #8]
 800c260:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c264:	9301      	str	r3, [sp, #4]
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	9300      	str	r3, [sp, #0]
 800c26a:	2300      	movs	r3, #0
 800c26c:	2201      	movs	r2, #1
 800c26e:	2100      	movs	r1, #0
 800c270:	f005 fc4d 	bl	8011b0e <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c274:	7dfb      	ldrb	r3, [r7, #23]
 800c276:	3301      	adds	r3, #1
 800c278:	75fb      	strb	r3, [r7, #23]
 800c27a:	7dfb      	ldrb	r3, [r7, #23]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d0c5      	beq.n	800c20c <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 800c280:	bf00      	nop
 800c282:	bf00      	nop
 800c284:	3718      	adds	r7, #24
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}
 800c28a:	bf00      	nop
 800c28c:	20009d5c 	.word	0x20009d5c
 800c290:	20009f88 	.word	0x20009f88

0800c294 <vendord_deinit>:

bool vendord_deinit(void) {
 800c294:	b580      	push	{r7, lr}
 800c296:	b082      	sub	sp, #8
 800c298:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c29a:	2300      	movs	r3, #0
 800c29c:	71fb      	strb	r3, [r7, #7]
 800c29e:	e014      	b.n	800c2ca <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c2a0:	79fb      	ldrb	r3, [r7, #7]
 800c2a2:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c2a6:	fb02 f303 	mul.w	r3, r2, r3
 800c2aa:	4a0c      	ldr	r2, [pc, #48]	@ (800c2dc <vendord_deinit+0x48>)
 800c2ac:	4413      	add	r3, r2
 800c2ae:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	3318      	adds	r3, #24
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f005 fc52 	bl	8011b5e <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	3304      	adds	r3, #4
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f005 fc4d 	bl	8011b5e <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c2c4:	79fb      	ldrb	r3, [r7, #7]
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	71fb      	strb	r3, [r7, #7]
 800c2ca:	79fb      	ldrb	r3, [r7, #7]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d0e7      	beq.n	800c2a0 <vendord_deinit+0xc>
  }
  return true;
 800c2d0:	2301      	movs	r3, #1
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	3708      	adds	r7, #8
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bd80      	pop	{r7, pc}
 800c2da:	bf00      	nop
 800c2dc:	20009d5c 	.word	0x20009d5c

0800c2e0 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b088      	sub	sp, #32
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	77fb      	strb	r3, [r7, #31]
 800c2ee:	e02d      	b.n	800c34c <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c2f0:	7ffb      	ldrb	r3, [r7, #31]
 800c2f2:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c2f6:	fb02 f303 	mul.w	r3, r2, r3
 800c2fa:	4a18      	ldr	r2, [pc, #96]	@ (800c35c <vendord_reset+0x7c>)
 800c2fc:	4413      	add	r3, r2
 800c2fe:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 800c300:	2202      	movs	r2, #2
 800c302:	2100      	movs	r1, #0
 800c304:	69b8      	ldr	r0, [r7, #24]
 800c306:	f006 fadb 	bl	80128c0 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 800c30a:	69bb      	ldr	r3, [r7, #24]
 800c30c:	3318      	adds	r3, #24
 800c30e:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	3308      	adds	r3, #8
 800c314:	4618      	mov	r0, r3
 800c316:	f000 fa18 	bl	800c74a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 800c31a:	69bb      	ldr	r3, [r7, #24]
 800c31c:	3318      	adds	r3, #24
 800c31e:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	2200      	movs	r2, #0
 800c324:	705a      	strb	r2, [r3, #1]
}
 800c326:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 800c328:	69bb      	ldr	r3, [r7, #24]
 800c32a:	3304      	adds	r3, #4
 800c32c:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	3308      	adds	r3, #8
 800c332:	4618      	mov	r0, r3
 800c334:	f000 fa09 	bl	800c74a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 800c338:	69bb      	ldr	r3, [r7, #24]
 800c33a:	3304      	adds	r3, #4
 800c33c:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	2200      	movs	r2, #0
 800c342:	705a      	strb	r2, [r3, #1]
}
 800c344:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c346:	7ffb      	ldrb	r3, [r7, #31]
 800c348:	3301      	adds	r3, #1
 800c34a:	77fb      	strb	r3, [r7, #31]
 800c34c:	7ffb      	ldrb	r3, [r7, #31]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d0ce      	beq.n	800c2f0 <vendord_reset+0x10>
  }
}
 800c352:	bf00      	nop
 800c354:	bf00      	nop
 800c356:	3720      	adds	r7, #32
 800c358:	46bd      	mov	sp, r7
 800c35a:	bd80      	pop	{r7, pc}
 800c35c:	20009d5c 	.word	0x20009d5c

0800c360 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 800c360:	b480      	push	{r7}
 800c362:	b085      	sub	sp, #20
 800c364:	af00      	add	r7, sp, #0
 800c366:	4603      	mov	r3, r0
 800c368:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800c36a:	2300      	movs	r3, #0
 800c36c:	73fb      	strb	r3, [r7, #15]
 800c36e:	e023      	b.n	800c3b8 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c370:	7bfb      	ldrb	r3, [r7, #15]
 800c372:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c376:	fb02 f303 	mul.w	r3, r2, r3
 800c37a:	4a14      	ldr	r2, [pc, #80]	@ (800c3cc <find_vendor_itf+0x6c>)
 800c37c:	4413      	add	r3, r2
 800c37e:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 800c380:	79fb      	ldrb	r3, [r7, #7]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d109      	bne.n	800c39a <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	7e5b      	ldrb	r3, [r3, #25]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d111      	bne.n	800c3b2 <find_vendor_itf+0x52>
 800c38e:	68bb      	ldr	r3, [r7, #8]
 800c390:	795b      	ldrb	r3, [r3, #5]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d10d      	bne.n	800c3b2 <find_vendor_itf+0x52>
        return idx;
 800c396:	7bfb      	ldrb	r3, [r7, #15]
 800c398:	e012      	b.n	800c3c0 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 800c39a:	68bb      	ldr	r3, [r7, #8]
 800c39c:	7e5b      	ldrb	r3, [r3, #25]
 800c39e:	79fa      	ldrb	r2, [r7, #7]
 800c3a0:	429a      	cmp	r2, r3
 800c3a2:	d004      	beq.n	800c3ae <find_vendor_itf+0x4e>
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	795b      	ldrb	r3, [r3, #5]
 800c3a8:	79fa      	ldrb	r2, [r7, #7]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d101      	bne.n	800c3b2 <find_vendor_itf+0x52>
      return idx;
 800c3ae:	7bfb      	ldrb	r3, [r7, #15]
 800c3b0:	e006      	b.n	800c3c0 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800c3b2:	7bfb      	ldrb	r3, [r7, #15]
 800c3b4:	3301      	adds	r3, #1
 800c3b6:	73fb      	strb	r3, [r7, #15]
 800c3b8:	7bfb      	ldrb	r3, [r7, #15]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d0d8      	beq.n	800c370 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 800c3be:	23ff      	movs	r3, #255	@ 0xff
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	3714      	adds	r7, #20
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ca:	4770      	bx	lr
 800c3cc:	20009d5c 	.word	0x20009d5c

0800c3d0 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b09e      	sub	sp, #120	@ 0x78
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	6039      	str	r1, [r7, #0]
 800c3da:	71fb      	strb	r3, [r7, #7]
 800c3dc:	4613      	mov	r3, r2
 800c3de:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	795b      	ldrb	r3, [r3, #5]
 800c3e4:	2bff      	cmp	r3, #255	@ 0xff
 800c3e6:	d001      	beq.n	800c3ec <vendord_open+0x1c>
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	e0f4      	b.n	800c5d6 <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 800c3ec:	88bb      	ldrh	r3, [r7, #4]
 800c3ee:	683a      	ldr	r2, [r7, #0]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	673b      	str	r3, [r7, #112]	@ 0x70
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c3f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3fa:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c3fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	461a      	mov	r2, r3
 800c402:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c404:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800c406:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 800c408:	2000      	movs	r0, #0
 800c40a:	f7ff ffa9 	bl	800c360 <find_vendor_itf>
 800c40e:	4603      	mov	r3, r0
 800c410:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 800c414:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d00a      	beq.n	800c432 <vendord_open+0x62>
 800c41c:	4b70      	ldr	r3, [pc, #448]	@ (800c5e0 <vendord_open+0x210>)
 800c41e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c420:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f003 0301 	and.w	r3, r3, #1
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d000      	beq.n	800c42e <vendord_open+0x5e>
 800c42c:	be00      	bkpt	0x0000
 800c42e:	2300      	movs	r3, #0
 800c430:	e0d1      	b.n	800c5d6 <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c432:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c436:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c43a:	fb02 f303 	mul.w	r3, r2, r3
 800c43e:	4a69      	ldr	r2, [pc, #420]	@ (800c5e4 <vendord_open+0x214>)
 800c440:	4413      	add	r3, r2
 800c442:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 800c444:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c446:	79fa      	ldrb	r2, [r7, #7]
 800c448:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	789a      	ldrb	r2, [r3, #2]
 800c44e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c450:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800c452:	e0a0      	b.n	800c596 <vendord_open+0x1c6>
 800c454:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c456:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c45a:	3301      	adds	r3, #1
 800c45c:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800c45e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800c462:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c466:	2b04      	cmp	r3, #4
 800c468:	f000 80b1 	beq.w	800c5ce <vendord_open+0x1fe>
 800c46c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c470:	2b0b      	cmp	r3, #11
 800c472:	f000 80ac 	beq.w	800c5ce <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800c476:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c47a:	2b05      	cmp	r3, #5
 800c47c:	f040 8081 	bne.w	800c582 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800c480:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c482:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800c484:	79fb      	ldrb	r3, [r7, #7]
 800c486:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c488:	4618      	mov	r0, r3
 800c48a:	f002 fc03 	bl	800ec94 <usbd_edpt_open>
 800c48e:	4603      	mov	r3, r0
 800c490:	f083 0301 	eor.w	r3, r3, #1
 800c494:	b2db      	uxtb	r3, r3
 800c496:	2b00      	cmp	r3, #0
 800c498:	d00a      	beq.n	800c4b0 <vendord_open+0xe0>
 800c49a:	4b51      	ldr	r3, [pc, #324]	@ (800c5e0 <vendord_open+0x210>)
 800c49c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c49e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f003 0301 	and.w	r3, r3, #1
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d000      	beq.n	800c4ac <vendord_open+0xdc>
 800c4aa:	be00      	bkpt	0x0000
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	e092      	b.n	800c5d6 <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 800c4b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4b2:	789b      	ldrb	r3, [r3, #2]
 800c4b4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c4b8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c4bc:	09db      	lsrs	r3, r3, #7
 800c4be:	b2db      	uxtb	r3, r3
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d128      	bne.n	800c516 <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 800c4c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c4c6:	3304      	adds	r3, #4
 800c4c8:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 800c4ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4cc:	785b      	ldrb	r3, [r3, #1]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d157      	bne.n	800c582 <vendord_open+0x1b2>
 800c4d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c4d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4d8:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 800c4da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4dc:	789a      	ldrb	r2, [r3, #2]
 800c4de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4e0:	705a      	strb	r2, [r3, #1]
 800c4e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4e4:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800c4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4e8:	889b      	ldrh	r3, [r3, #4]
 800c4ea:	b29b      	uxth	r3, r3
 800c4ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c4f0:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800c4f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4f6:	bf0c      	ite	eq
 800c4f8:	2301      	moveq	r3, #1
 800c4fa:	2300      	movne	r3, #0
 800c4fc:	b2d9      	uxtb	r1, r3
 800c4fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c500:	7813      	ldrb	r3, [r2, #0]
 800c502:	f361 0341 	bfi	r3, r1, #1, #1
 800c506:	7013      	strb	r3, [r2, #0]
}
 800c508:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800c50a:	79fb      	ldrb	r3, [r7, #7]
 800c50c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c50e:	4618      	mov	r0, r3
 800c510:	f005 fbca 	bl	8011ca8 <tu_edpt_stream_write_xfer>
 800c514:	e035      	b.n	800c582 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800c516:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c518:	3318      	adds	r3, #24
 800c51a:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 800c51c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c51e:	785b      	ldrb	r3, [r3, #1]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d12e      	bne.n	800c582 <vendord_open+0x1b2>
 800c524:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c526:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c528:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c52a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800c52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c52e:	789a      	ldrb	r2, [r3, #2]
 800c530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c532:	705a      	strb	r2, [r3, #1]
 800c534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c536:	627b      	str	r3, [r7, #36]	@ 0x24
 800c538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c53a:	889b      	ldrh	r3, [r3, #4]
 800c53c:	b29b      	uxth	r3, r3
 800c53e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c542:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800c544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c548:	bf0c      	ite	eq
 800c54a:	2301      	moveq	r3, #1
 800c54c:	2300      	movne	r3, #0
 800c54e:	b2d9      	uxtb	r1, r3
 800c550:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c552:	7813      	ldrb	r3, [r2, #0]
 800c554:	f361 0341 	bfi	r3, r1, #1, #1
 800c558:	7013      	strb	r3, [r2, #0]
}
 800c55a:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800c55c:	79fb      	ldrb	r3, [r7, #7]
 800c55e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800c560:	4618      	mov	r0, r3
 800c562:	f005 fdc9 	bl	80120f8 <tu_edpt_stream_read_xfer>
 800c566:	4603      	mov	r3, r0
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d10a      	bne.n	800c582 <vendord_open+0x1b2>
 800c56c:	4b1c      	ldr	r3, [pc, #112]	@ (800c5e0 <vendord_open+0x210>)
 800c56e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c570:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f003 0301 	and.w	r3, r3, #1
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d000      	beq.n	800c57e <vendord_open+0x1ae>
 800c57c:	be00      	bkpt	0x0000
 800c57e:	2300      	movs	r3, #0
 800c580:	e029      	b.n	800c5d6 <vendord_open+0x206>
 800c582:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c584:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c586:	6a3b      	ldr	r3, [r7, #32]
 800c588:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c58a:	69fb      	ldr	r3, [r7, #28]
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	461a      	mov	r2, r3
 800c590:	69fb      	ldr	r3, [r7, #28]
 800c592:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 800c594:	677b      	str	r3, [r7, #116]	@ 0x74
 800c596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c598:	61bb      	str	r3, [r7, #24]
 800c59a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c59c:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800c59e:	69ba      	ldr	r2, [r7, #24]
 800c5a0:	697b      	ldr	r3, [r7, #20]
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d301      	bcc.n	800c5aa <vendord_open+0x1da>
    return false;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	e00e      	b.n	800c5c8 <vendord_open+0x1f8>
 800c5aa:	69bb      	ldr	r3, [r7, #24]
 800c5ac:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	461a      	mov	r2, r3
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800c5bc:	697a      	ldr	r2, [r7, #20]
 800c5be:	429a      	cmp	r2, r3
 800c5c0:	bf2c      	ite	cs
 800c5c2:	2301      	movcs	r3, #1
 800c5c4:	2300      	movcc	r3, #0
 800c5c6:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	f47f af43 	bne.w	800c454 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 800c5ce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	1ad3      	subs	r3, r2, r3
 800c5d4:	b29b      	uxth	r3, r3
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3778      	adds	r7, #120	@ 0x78
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
 800c5de:	bf00      	nop
 800c5e0:	e000edf0 	.word	0xe000edf0
 800c5e4:	20009d5c 	.word	0x20009d5c

0800c5e8 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b08a      	sub	sp, #40	@ 0x28
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	603b      	str	r3, [r7, #0]
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	71fb      	strb	r3, [r7, #7]
 800c5f4:	460b      	mov	r3, r1
 800c5f6:	71bb      	strb	r3, [r7, #6]
 800c5f8:	4613      	mov	r3, r2
 800c5fa:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 800c5fc:	79bb      	ldrb	r3, [r7, #6]
 800c5fe:	4618      	mov	r0, r3
 800c600:	f7ff feae 	bl	800c360 <find_vendor_itf>
 800c604:	4603      	mov	r3, r0
 800c606:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 800c60a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d001      	beq.n	800c616 <vendord_xfer_cb+0x2e>
 800c612:	2300      	movs	r3, #0
 800c614:	e060      	b.n	800c6d8 <vendord_xfer_cb+0xf0>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c616:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c61a:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c61e:	fb02 f303 	mul.w	r3, r2, r3
 800c622:	4a2f      	ldr	r2, [pc, #188]	@ (800c6e0 <vendord_xfer_cb+0xf8>)
 800c624:	4413      	add	r3, r2
 800c626:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 800c628:	6a3b      	ldr	r3, [r7, #32]
 800c62a:	7e5b      	ldrb	r3, [r3, #25]
 800c62c:	79ba      	ldrb	r2, [r7, #6]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d132      	bne.n	800c698 <vendord_xfer_cb+0xb0>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 800c632:	6a3b      	ldr	r3, [r7, #32]
 800c634:	3318      	adds	r3, #24
 800c636:	61fb      	str	r3, [r7, #28]
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800c63c:	69fb      	ldr	r3, [r7, #28]
 800c63e:	3308      	adds	r3, #8
 800c640:	617b      	str	r3, [r7, #20]
  return f->depth;
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	889b      	ldrh	r3, [r3, #4]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d014      	beq.n	800c674 <vendord_xfer_cb+0x8c>
 800c64a:	69fb      	ldr	r3, [r7, #28]
 800c64c:	685b      	ldr	r3, [r3, #4]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d010      	beq.n	800c674 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800c652:	69fb      	ldr	r3, [r7, #28]
 800c654:	f103 0208 	add.w	r2, r3, #8
 800c658:	69fb      	ldr	r3, [r7, #28]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	69b9      	ldr	r1, [r7, #24]
 800c65e:	b289      	uxth	r1, r1
 800c660:	613a      	str	r2, [r7, #16]
 800c662:	60fb      	str	r3, [r7, #12]
 800c664:	460b      	mov	r3, r1
 800c666:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800c668:	897a      	ldrh	r2, [r7, #10]
 800c66a:	2300      	movs	r3, #0
 800c66c:	68f9      	ldr	r1, [r7, #12]
 800c66e:	6938      	ldr	r0, [r7, #16]
 800c670:	f000 fbb8 	bl	800cde4 <tu_fifo_write_n_access_mode>
}
 800c674:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
 800c676:	6a3b      	ldr	r3, [r7, #32]
 800c678:	69d9      	ldr	r1, [r3, #28]
 800c67a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c67e:	683a      	ldr	r2, [r7, #0]
 800c680:	4618      	mov	r0, r3
 800c682:	f7f6 f833 	bl	80026ec <tud_vendor_rx_cb>
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 800c686:	6a3b      	ldr	r3, [r7, #32]
 800c688:	f103 0218 	add.w	r2, r3, #24
 800c68c:	79fb      	ldrb	r3, [r7, #7]
 800c68e:	4611      	mov	r1, r2
 800c690:	4618      	mov	r0, r3
 800c692:	f005 fd31 	bl	80120f8 <tu_edpt_stream_read_xfer>
 800c696:	e01e      	b.n	800c6d6 <vendord_xfer_cb+0xee>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 800c698:	6a3b      	ldr	r3, [r7, #32]
 800c69a:	795b      	ldrb	r3, [r3, #5]
 800c69c:	79ba      	ldrb	r2, [r7, #6]
 800c69e:	429a      	cmp	r2, r3
 800c6a0:	d119      	bne.n	800c6d6 <vendord_xfer_cb+0xee>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	b29b      	uxth	r3, r3
 800c6a6:	461a      	mov	r2, r3
 800c6a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c6ac:	4611      	mov	r1, r2
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	f7ff fd2c 	bl	800c10c <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 800c6b4:	6a3b      	ldr	r3, [r7, #32]
 800c6b6:	1d1a      	adds	r2, r3, #4
 800c6b8:	79fb      	ldrb	r3, [r7, #7]
 800c6ba:	4611      	mov	r1, r2
 800c6bc:	4618      	mov	r0, r3
 800c6be:	f005 faf3 	bl	8011ca8 <tu_edpt_stream_write_xfer>
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d106      	bne.n	800c6d6 <vendord_xfer_cb+0xee>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 800c6c8:	6a3b      	ldr	r3, [r7, #32]
 800c6ca:	1d19      	adds	r1, r3, #4
 800c6cc:	79fb      	ldrb	r3, [r7, #7]
 800c6ce:	683a      	ldr	r2, [r7, #0]
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	f005 fa4f 	bl	8011b74 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800c6d6:	2301      	movs	r3, #1
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3728      	adds	r7, #40	@ 0x28
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	20009d5c 	.word	0x20009d5c

0800c6e4 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800c6e4:	b480      	push	{r7}
 800c6e6:	b085      	sub	sp, #20
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	60f8      	str	r0, [r7, #12]
 800c6ec:	60b9      	str	r1, [r7, #8]
 800c6ee:	4611      	mov	r1, r2
 800c6f0:	461a      	mov	r2, r3
 800c6f2:	460b      	mov	r3, r1
 800c6f4:	80fb      	strh	r3, [r7, #6]
 800c6f6:	4613      	mov	r3, r2
 800c6f8:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800c6fa:	88fb      	ldrh	r3, [r7, #6]
 800c6fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c700:	d901      	bls.n	800c706 <tu_fifo_config+0x22>
    return false;
 800c702:	2300      	movs	r3, #0
 800c704:	e01b      	b.n	800c73e <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	68ba      	ldr	r2, [r7, #8]
 800c70a:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	88fa      	ldrh	r2, [r7, #6]
 800c710:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800c712:	88bb      	ldrh	r3, [r7, #4]
 800c714:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c718:	b299      	uxth	r1, r3
 800c71a:	68fa      	ldr	r2, [r7, #12]
 800c71c:	88d3      	ldrh	r3, [r2, #6]
 800c71e:	f361 030e 	bfi	r3, r1, #0, #15
 800c722:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800c724:	68fa      	ldr	r2, [r7, #12]
 800c726:	79d3      	ldrb	r3, [r2, #7]
 800c728:	7e39      	ldrb	r1, [r7, #24]
 800c72a:	f361 13c7 	bfi	r3, r1, #7, #1
 800c72e:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	2200      	movs	r2, #0
 800c734:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	2200      	movs	r2, #0
 800c73a:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800c73c:	2301      	movs	r3, #1
}
 800c73e:	4618      	mov	r0, r3
 800c740:	3714      	adds	r7, #20
 800c742:	46bd      	mov	sp, r7
 800c744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c748:	4770      	bx	lr

0800c74a <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800c74a:	b480      	push	{r7}
 800c74c:	b083      	sub	sp, #12
 800c74e:	af00      	add	r7, sp, #0
 800c750:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2200      	movs	r2, #0
 800c756:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2200      	movs	r2, #0
 800c75c:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800c75e:	2301      	movs	r3, #1
}
 800c760:	4618      	mov	r0, r3
 800c762:	370c      	adds	r7, #12
 800c764:	46bd      	mov	sp, r7
 800c766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76a:	4770      	bx	lr

0800c76c <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800c76c:	b480      	push	{r7}
 800c76e:	b083      	sub	sp, #12
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	460b      	mov	r3, r1
 800c776:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	79db      	ldrb	r3, [r3, #7]
 800c77c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800c780:	b2db      	uxtb	r3, r3
 800c782:	78fa      	ldrb	r2, [r7, #3]
 800c784:	429a      	cmp	r2, r3
 800c786:	d101      	bne.n	800c78c <tu_fifo_set_overwritable+0x20>
    return true;
 800c788:	2301      	movs	r3, #1
 800c78a:	e006      	b.n	800c79a <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800c78c:	687a      	ldr	r2, [r7, #4]
 800c78e:	79d3      	ldrb	r3, [r2, #7]
 800c790:	78f9      	ldrb	r1, [r7, #3]
 800c792:	f361 13c7 	bfi	r3, r1, #7, #1
 800c796:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800c798:	2301      	movs	r3, #1
}
 800c79a:	4618      	mov	r0, r3
 800c79c:	370c      	adds	r7, #12
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a4:	4770      	bx	lr

0800c7a6 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800c7a6:	b580      	push	{r7, lr}
 800c7a8:	b08a      	sub	sp, #40	@ 0x28
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	60f8      	str	r0, [r7, #12]
 800c7ae:	60b9      	str	r1, [r7, #8]
 800c7b0:	4613      	mov	r3, r2
 800c7b2:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800c7b4:	88fb      	ldrh	r3, [r7, #6]
 800c7b6:	089b      	lsrs	r3, r3, #2
 800c7b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800c7ba:	e00d      	b.n	800c7d8 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	623b      	str	r3, [r7, #32]
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	61fb      	str	r3, [r7, #28]
 800c7c6:	6a3b      	ldr	r3, [r7, #32]
 800c7c8:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	69ba      	ldr	r2, [r7, #24]
 800c7ce:	601a      	str	r2, [r3, #0]
}
 800c7d0:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	3304      	adds	r3, #4
 800c7d6:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 800c7d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c7da:	1e5a      	subs	r2, r3, #1
 800c7dc:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d1ec      	bne.n	800c7bc <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800c7e2:	88fb      	ldrh	r3, [r7, #6]
 800c7e4:	b2db      	uxtb	r3, r3
 800c7e6:	f003 0303 	and.w	r3, r3, #3
 800c7ea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800c7ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d00a      	beq.n	800c80c <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800c7fc:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800c800:	f107 0314 	add.w	r3, r7, #20
 800c804:	4619      	mov	r1, r3
 800c806:	68f8      	ldr	r0, [r7, #12]
 800c808:	f006 f8d5 	bl	80129b6 <memcpy>
  }
}
 800c80c:	bf00      	nop
 800c80e:	3728      	adds	r7, #40	@ 0x28
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}

0800c814 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800c814:	b580      	push	{r7, lr}
 800c816:	b088      	sub	sp, #32
 800c818:	af00      	add	r7, sp, #0
 800c81a:	60f8      	str	r0, [r7, #12]
 800c81c:	60b9      	str	r1, [r7, #8]
 800c81e:	4613      	mov	r3, r2
 800c820:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800c822:	88fb      	ldrh	r3, [r7, #6]
 800c824:	089b      	lsrs	r3, r3, #2
 800c826:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800c828:	e008      	b.n	800c83c <ff_pull_fixed_addr_rw32+0x28>
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800c82e:	69bb      	ldr	r3, [r7, #24]
 800c830:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800c836:	68bb      	ldr	r3, [r7, #8]
 800c838:	3304      	adds	r3, #4
 800c83a:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800c83c:	8bfb      	ldrh	r3, [r7, #30]
 800c83e:	1e5a      	subs	r2, r3, #1
 800c840:	83fa      	strh	r2, [r7, #30]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d1f1      	bne.n	800c82a <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800c846:	88fb      	ldrh	r3, [r7, #6]
 800c848:	b2db      	uxtb	r3, r3
 800c84a:	f003 0303 	and.w	r3, r3, #3
 800c84e:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 800c850:	7f7b      	ldrb	r3, [r7, #29]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d00b      	beq.n	800c86e <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800c856:	2300      	movs	r3, #0
 800c858:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800c85a:	7f7a      	ldrb	r2, [r7, #29]
 800c85c:	f107 0314 	add.w	r3, r7, #20
 800c860:	68b9      	ldr	r1, [r7, #8]
 800c862:	4618      	mov	r0, r3
 800c864:	f006 f8a7 	bl	80129b6 <memcpy>
    *reg_tx = tmp32;
 800c868:	697a      	ldr	r2, [r7, #20]
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	601a      	str	r2, [r3, #0]
  }
}
 800c86e:	bf00      	nop
 800c870:	3720      	adds	r7, #32
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}

0800c876 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800c876:	b580      	push	{r7, lr}
 800c878:	b092      	sub	sp, #72	@ 0x48
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	60f8      	str	r0, [r7, #12]
 800c87e:	60b9      	str	r1, [r7, #8]
 800c880:	4611      	mov	r1, r2
 800c882:	461a      	mov	r2, r3
 800c884:	460b      	mov	r3, r1
 800c886:	80fb      	strh	r3, [r7, #6]
 800c888:	4613      	mov	r3, r2
 800c88a:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	889a      	ldrh	r2, [r3, #4]
 800c890:	88bb      	ldrh	r3, [r7, #4]
 800c892:	1ad3      	subs	r3, r2, r3
 800c894:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800c896:	88fa      	ldrh	r2, [r7, #6]
 800c898:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c89a:	1ad3      	subs	r3, r2, r3
 800c89c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	88db      	ldrh	r3, [r3, #6]
 800c8a2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c8a6:	b29b      	uxth	r3, r3
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8ac:	fb13 f302 	smulbb	r3, r3, r2
 800c8b0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	88db      	ldrh	r3, [r3, #6]
 800c8b6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c8ba:	b29b      	uxth	r3, r3
 800c8bc:	461a      	mov	r2, r3
 800c8be:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c8c0:	fb13 f302 	smulbb	r3, r3, r2
 800c8c4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	88ba      	ldrh	r2, [r7, #4]
 800c8ce:	68f9      	ldr	r1, [r7, #12]
 800c8d0:	88c9      	ldrh	r1, [r1, #6]
 800c8d2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c8d6:	b289      	uxth	r1, r1
 800c8d8:	fb01 f202 	mul.w	r2, r1, r2
 800c8dc:	4413      	add	r3, r2
 800c8de:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800c8e0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d002      	beq.n	800c8ee <ff_push_n+0x78>
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	d023      	beq.n	800c934 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800c8ec:	e0ba      	b.n	800ca64 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800c8ee:	88fa      	ldrh	r2, [r7, #6]
 800c8f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d80d      	bhi.n	800c912 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800c8f6:	88fb      	ldrh	r3, [r7, #6]
 800c8f8:	68fa      	ldr	r2, [r7, #12]
 800c8fa:	88d2      	ldrh	r2, [r2, #6]
 800c8fc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c900:	b292      	uxth	r2, r2
 800c902:	fb02 f303 	mul.w	r3, r2, r3
 800c906:	461a      	mov	r2, r3
 800c908:	68b9      	ldr	r1, [r7, #8]
 800c90a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c90c:	f006 f853 	bl	80129b6 <memcpy>
      break;
 800c910:	e0a8      	b.n	800ca64 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800c912:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c914:	461a      	mov	r2, r3
 800c916:	68b9      	ldr	r1, [r7, #8]
 800c918:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c91a:	f006 f84c 	bl	80129b6 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	6818      	ldr	r0, [r3, #0]
 800c922:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c924:	68ba      	ldr	r2, [r7, #8]
 800c926:	4413      	add	r3, r2
 800c928:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c92c:	4619      	mov	r1, r3
 800c92e:	f006 f842 	bl	80129b6 <memcpy>
      break;
 800c932:	e097      	b.n	800ca64 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800c938:	88fa      	ldrh	r2, [r7, #6]
 800c93a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c93c:	429a      	cmp	r2, r3
 800c93e:	d80f      	bhi.n	800c960 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	88db      	ldrh	r3, [r3, #6]
 800c944:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c948:	b29b      	uxth	r3, r3
 800c94a:	461a      	mov	r2, r3
 800c94c:	88fb      	ldrh	r3, [r7, #6]
 800c94e:	fb13 f302 	smulbb	r3, r3, r2
 800c952:	b29b      	uxth	r3, r3
 800c954:	461a      	mov	r2, r3
 800c956:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c958:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c95a:	f7ff ff24 	bl	800c7a6 <ff_push_fixed_addr_rw32>
      break;
 800c95e:	e080      	b.n	800ca62 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800c960:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c962:	f023 0303 	bic.w	r3, r3, #3
 800c966:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800c968:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c96a:	461a      	mov	r2, r3
 800c96c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c96e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c970:	f7ff ff19 	bl	800c7a6 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800c974:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c976:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c978:	4413      	add	r3, r2
 800c97a:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800c97c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	f003 0303 	and.w	r3, r3, #3
 800c984:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800c988:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d05a      	beq.n	800ca46 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800c990:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c994:	b29b      	uxth	r3, r3
 800c996:	f1c3 0304 	rsb	r3, r3, #4
 800c99a:	b29a      	uxth	r2, r3
 800c99c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c9a0:	82fb      	strh	r3, [r7, #22]
 800c9a2:	4613      	mov	r3, r2
 800c9a4:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c9a6:	8afa      	ldrh	r2, [r7, #22]
 800c9a8:	8abb      	ldrh	r3, [r7, #20]
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	bf28      	it	cs
 800c9ae:	4613      	movcs	r3, r2
 800c9b0:	b29b      	uxth	r3, r3
 800c9b2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800c9b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c9c2:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c9c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c9c6:	627a      	str	r2, [r7, #36]	@ 0x24
 800c9c8:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800c9cc:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800c9d0:	61fb      	str	r3, [r7, #28]
 800c9d2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800c9d6:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 800c9d8:	2300      	movs	r3, #0
 800c9da:	76bb      	strb	r3, [r7, #26]
 800c9dc:	e00b      	b.n	800c9f6 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800c9de:	7ebb      	ldrb	r3, [r7, #26]
 800c9e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9e2:	4413      	add	r3, r2
 800c9e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9e6:	b2d2      	uxtb	r2, r2
 800c9e8:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800c9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9ec:	0a1b      	lsrs	r3, r3, #8
 800c9ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800c9f0:	7ebb      	ldrb	r3, [r7, #26]
 800c9f2:	3301      	adds	r3, #1
 800c9f4:	76bb      	strb	r3, [r7, #26]
 800c9f6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c9fa:	7ebb      	ldrb	r3, [r7, #26]
 800c9fc:	429a      	cmp	r2, r3
 800c9fe:	d8ee      	bhi.n	800c9de <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800ca00:	2300      	movs	r3, #0
 800ca02:	767b      	strb	r3, [r7, #25]
 800ca04:	e00b      	b.n	800ca1e <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800ca06:	7e7b      	ldrb	r3, [r7, #25]
 800ca08:	69fa      	ldr	r2, [r7, #28]
 800ca0a:	4413      	add	r3, r2
 800ca0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca0e:	b2d2      	uxtb	r2, r2
 800ca10:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800ca12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca14:	0a1b      	lsrs	r3, r3, #8
 800ca16:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800ca18:	7e7b      	ldrb	r3, [r7, #25]
 800ca1a:	3301      	adds	r3, #1
 800ca1c:	767b      	strb	r3, [r7, #25]
 800ca1e:	7efa      	ldrb	r2, [r7, #27]
 800ca20:	7e7b      	ldrb	r3, [r7, #25]
 800ca22:	429a      	cmp	r2, r3
 800ca24:	d8ef      	bhi.n	800ca06 <ff_push_n+0x190>
}
 800ca26:	bf00      	nop
          wrap_bytes -= remrem;
 800ca28:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ca2c:	b29b      	uxth	r3, r3
 800ca2e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800ca32:	1ad3      	subs	r3, r2, r3
 800ca34:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ca40:	4413      	add	r3, r2
 800ca42:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca44:	e002      	b.n	800ca4c <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800ca4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d006      	beq.n	800ca62 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800ca54:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ca58:	461a      	mov	r2, r3
 800ca5a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ca5c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800ca5e:	f7ff fea2 	bl	800c7a6 <ff_push_fixed_addr_rw32>
      break;
 800ca62:	bf00      	nop
  }
}
 800ca64:	bf00      	nop
 800ca66:	3748      	adds	r7, #72	@ 0x48
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bd80      	pop	{r7, pc}

0800ca6c <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b092      	sub	sp, #72	@ 0x48
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	4611      	mov	r1, r2
 800ca78:	461a      	mov	r2, r3
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	80fb      	strh	r3, [r7, #6]
 800ca7e:	4613      	mov	r3, r2
 800ca80:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	889a      	ldrh	r2, [r3, #4]
 800ca86:	88bb      	ldrh	r3, [r7, #4]
 800ca88:	1ad3      	subs	r3, r2, r3
 800ca8a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800ca8c:	88fa      	ldrh	r2, [r7, #6]
 800ca8e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ca90:	1ad3      	subs	r3, r2, r3
 800ca92:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	88db      	ldrh	r3, [r3, #6]
 800ca98:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ca9c:	b29b      	uxth	r3, r3
 800ca9e:	461a      	mov	r2, r3
 800caa0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800caa2:	fb13 f302 	smulbb	r3, r3, r2
 800caa6:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	88db      	ldrh	r3, [r3, #6]
 800caac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cab0:	b29b      	uxth	r3, r3
 800cab2:	461a      	mov	r2, r3
 800cab4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cab6:	fb13 f302 	smulbb	r3, r3, r2
 800caba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	88ba      	ldrh	r2, [r7, #4]
 800cac4:	68f9      	ldr	r1, [r7, #12]
 800cac6:	88c9      	ldrh	r1, [r1, #6]
 800cac8:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800cacc:	b289      	uxth	r1, r1
 800cace:	fb01 f202 	mul.w	r2, r1, r2
 800cad2:	4413      	add	r3, r2
 800cad4:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800cad6:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d002      	beq.n	800cae4 <ff_pull_n+0x78>
 800cade:	2b01      	cmp	r3, #1
 800cae0:	d023      	beq.n	800cb2a <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800cae2:	e0c7      	b.n	800cc74 <ff_pull_n+0x208>
      if (n <= lin_count) {
 800cae4:	88fa      	ldrh	r2, [r7, #6]
 800cae6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cae8:	429a      	cmp	r2, r3
 800caea:	d80d      	bhi.n	800cb08 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800caec:	88fb      	ldrh	r3, [r7, #6]
 800caee:	68fa      	ldr	r2, [r7, #12]
 800caf0:	88d2      	ldrh	r2, [r2, #6]
 800caf2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800caf6:	b292      	uxth	r2, r2
 800caf8:	fb02 f303 	mul.w	r3, r2, r3
 800cafc:	461a      	mov	r2, r3
 800cafe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb00:	68b8      	ldr	r0, [r7, #8]
 800cb02:	f005 ff58 	bl	80129b6 <memcpy>
      break;
 800cb06:	e0b5      	b.n	800cc74 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800cb08:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb0a:	461a      	mov	r2, r3
 800cb0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb0e:	68b8      	ldr	r0, [r7, #8]
 800cb10:	f005 ff51 	bl	80129b6 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800cb14:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb16:	68ba      	ldr	r2, [r7, #8]
 800cb18:	18d0      	adds	r0, r2, r3
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cb22:	4619      	mov	r1, r3
 800cb24:	f005 ff47 	bl	80129b6 <memcpy>
      break;
 800cb28:	e0a4      	b.n	800cc74 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800cb2e:	88fa      	ldrh	r2, [r7, #6]
 800cb30:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d80f      	bhi.n	800cb56 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	88db      	ldrh	r3, [r3, #6]
 800cb3a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	461a      	mov	r2, r3
 800cb42:	88fb      	ldrh	r3, [r7, #6]
 800cb44:	fb13 f302 	smulbb	r3, r3, r2
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb4e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cb50:	f7ff fe60 	bl	800c814 <ff_pull_fixed_addr_rw32>
      break;
 800cb54:	e08d      	b.n	800cc72 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800cb56:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb58:	f023 0303 	bic.w	r3, r3, #3
 800cb5c:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800cb5e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cb60:	461a      	mov	r2, r3
 800cb62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb64:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cb66:	f7ff fe55 	bl	800c814 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800cb6a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cb6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb6e:	4413      	add	r3, r2
 800cb70:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800cb72:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb74:	b2db      	uxtb	r3, r3
 800cb76:	f003 0303 	and.w	r3, r3, #3
 800cb7a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800cb7e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d067      	beq.n	800cc56 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800cb86:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800cb8a:	b29b      	uxth	r3, r3
 800cb8c:	f1c3 0304 	rsb	r3, r3, #4
 800cb90:	b29a      	uxth	r2, r3
 800cb92:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cb96:	827b      	strh	r3, [r7, #18]
 800cb98:	4613      	mov	r3, r2
 800cb9a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800cb9c:	8a7a      	ldrh	r2, [r7, #18]
 800cb9e:	8a3b      	ldrh	r3, [r7, #16]
 800cba0:	4293      	cmp	r3, r2
 800cba2:	bf28      	it	cs
 800cba4:	4613      	movcs	r3, r2
 800cba6:	b29b      	uxth	r3, r3
 800cba8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cbb2:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cbb4:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800cbb8:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800cbbc:	623b      	str	r3, [r7, #32]
 800cbbe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cbc2:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 800cbc8:	2300      	movs	r3, #0
 800cbca:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800cbcc:	2300      	movs	r3, #0
 800cbce:	75bb      	strb	r3, [r7, #22]
 800cbd0:	e010      	b.n	800cbf4 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800cbd2:	7dbb      	ldrb	r3, [r7, #22]
 800cbd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cbd6:	4413      	add	r3, r2
 800cbd8:	781b      	ldrb	r3, [r3, #0]
 800cbda:	461a      	mov	r2, r3
 800cbdc:	7dfb      	ldrb	r3, [r7, #23]
 800cbde:	fa02 f303 	lsl.w	r3, r2, r3
 800cbe2:	69ba      	ldr	r2, [r7, #24]
 800cbe4:	4313      	orrs	r3, r2
 800cbe6:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800cbe8:	7dfb      	ldrb	r3, [r7, #23]
 800cbea:	3308      	adds	r3, #8
 800cbec:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800cbee:	7dbb      	ldrb	r3, [r7, #22]
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	75bb      	strb	r3, [r7, #22]
 800cbf4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cbf8:	7dbb      	ldrb	r3, [r7, #22]
 800cbfa:	429a      	cmp	r2, r3
 800cbfc:	d8e9      	bhi.n	800cbd2 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800cbfe:	2300      	movs	r3, #0
 800cc00:	757b      	strb	r3, [r7, #21]
 800cc02:	e010      	b.n	800cc26 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800cc04:	7d7b      	ldrb	r3, [r7, #21]
 800cc06:	6a3a      	ldr	r2, [r7, #32]
 800cc08:	4413      	add	r3, r2
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	7dfb      	ldrb	r3, [r7, #23]
 800cc10:	fa02 f303 	lsl.w	r3, r2, r3
 800cc14:	69ba      	ldr	r2, [r7, #24]
 800cc16:	4313      	orrs	r3, r2
 800cc18:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800cc1a:	7dfb      	ldrb	r3, [r7, #23]
 800cc1c:	3308      	adds	r3, #8
 800cc1e:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800cc20:	7d7b      	ldrb	r3, [r7, #21]
 800cc22:	3301      	adds	r3, #1
 800cc24:	757b      	strb	r3, [r7, #21]
 800cc26:	7ffa      	ldrb	r2, [r7, #31]
 800cc28:	7d7b      	ldrb	r3, [r7, #21]
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	d8ea      	bhi.n	800cc04 <ff_pull_n+0x198>
  return result;
 800cc2e:	69bb      	ldr	r3, [r7, #24]
 800cc30:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800cc32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc36:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800cc38:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cc3c:	b29b      	uxth	r3, r3
 800cc3e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cc42:	1ad3      	subs	r3, r2, r3
 800cc44:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	681a      	ldr	r2, [r3, #0]
 800cc4c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cc50:	4413      	add	r3, r2
 800cc52:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc54:	e002      	b.n	800cc5c <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800cc5c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d006      	beq.n	800cc72 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800cc64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc68:	461a      	mov	r2, r3
 800cc6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc6c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cc6e:	f7ff fdd1 	bl	800c814 <ff_pull_fixed_addr_rw32>
      break;
 800cc72:	bf00      	nop
  }
}
 800cc74:	bf00      	nop
 800cc76:	3748      	adds	r7, #72	@ 0x48
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	bd80      	pop	{r7, pc}

0800cc7c <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b08c      	sub	sp, #48	@ 0x30
 800cc80:	af02      	add	r7, sp, #8
 800cc82:	60f8      	str	r0, [r7, #12]
 800cc84:	60b9      	str	r1, [r7, #8]
 800cc86:	4611      	mov	r1, r2
 800cc88:	461a      	mov	r2, r3
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	80fb      	strh	r3, [r7, #6]
 800cc8e:	4613      	mov	r3, r2
 800cc90:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	889b      	ldrh	r3, [r3, #4]
 800cc96:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cc98:	88bb      	ldrh	r3, [r7, #4]
 800cc9a:	843b      	strh	r3, [r7, #32]
 800cc9c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cc9e:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800cca0:	8c3a      	ldrh	r2, [r7, #32]
 800cca2:	8bfb      	ldrh	r3, [r7, #30]
 800cca4:	429a      	cmp	r2, r3
 800cca6:	d304      	bcc.n	800ccb2 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800cca8:	8c3a      	ldrh	r2, [r7, #32]
 800ccaa:	8bfb      	ldrh	r3, [r7, #30]
 800ccac:	1ad3      	subs	r3, r2, r3
 800ccae:	b29b      	uxth	r3, r3
 800ccb0:	e008      	b.n	800ccc4 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ccb2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ccb4:	005b      	lsls	r3, r3, #1
 800ccb6:	b29a      	uxth	r2, r3
 800ccb8:	8c39      	ldrh	r1, [r7, #32]
 800ccba:	8bfb      	ldrh	r3, [r7, #30]
 800ccbc:	1acb      	subs	r3, r1, r3
 800ccbe:	b29b      	uxth	r3, r3
 800ccc0:	4413      	add	r3, r2
 800ccc2:	b29b      	uxth	r3, r3
 800ccc4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 800ccc6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d101      	bne.n	800ccd0 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 800cccc:	2300      	movs	r3, #0
 800ccce:	e041      	b.n	800cd54 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	889b      	ldrh	r3, [r3, #4]
 800ccd4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d91b      	bls.n	800cd12 <tu_fifo_peek_n_access_mode+0x96>
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	61bb      	str	r3, [r7, #24]
 800ccde:	88bb      	ldrh	r3, [r7, #4]
 800cce0:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800cce2:	69bb      	ldr	r3, [r7, #24]
 800cce4:	889b      	ldrh	r3, [r3, #4]
 800cce6:	8afa      	ldrh	r2, [r7, #22]
 800cce8:	429a      	cmp	r2, r3
 800ccea:	d305      	bcc.n	800ccf8 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 800ccec:	69bb      	ldr	r3, [r7, #24]
 800ccee:	889b      	ldrh	r3, [r3, #4]
 800ccf0:	8afa      	ldrh	r2, [r7, #22]
 800ccf2:	1ad3      	subs	r3, r2, r3
 800ccf4:	82bb      	strh	r3, [r7, #20]
 800ccf6:	e004      	b.n	800cd02 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800ccf8:	69bb      	ldr	r3, [r7, #24]
 800ccfa:	889a      	ldrh	r2, [r3, #4]
 800ccfc:	8afb      	ldrh	r3, [r7, #22]
 800ccfe:	4413      	add	r3, r2
 800cd00:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800cd02:	69bb      	ldr	r3, [r7, #24]
 800cd04:	8aba      	ldrh	r2, [r7, #20]
 800cd06:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800cd08:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 800cd0a:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	889b      	ldrh	r3, [r3, #4]
 800cd10:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800cd12:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800cd14:	88fb      	ldrh	r3, [r7, #6]
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d201      	bcs.n	800cd1e <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800cd1a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cd1c:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	889b      	ldrh	r3, [r3, #4]
 800cd22:	827b      	strh	r3, [r7, #18]
 800cd24:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cd26:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cd28:	e003      	b.n	800cd32 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800cd2a:	8a3a      	ldrh	r2, [r7, #16]
 800cd2c:	8a7b      	ldrh	r3, [r7, #18]
 800cd2e:	1ad3      	subs	r3, r2, r3
 800cd30:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cd32:	8a7a      	ldrh	r2, [r7, #18]
 800cd34:	8a3b      	ldrh	r3, [r7, #16]
 800cd36:	429a      	cmp	r2, r3
 800cd38:	d9f7      	bls.n	800cd2a <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800cd3a:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800cd3c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800cd3e:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800cd40:	88fa      	ldrh	r2, [r7, #6]
 800cd42:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800cd46:	9300      	str	r3, [sp, #0]
 800cd48:	460b      	mov	r3, r1
 800cd4a:	68b9      	ldr	r1, [r7, #8]
 800cd4c:	68f8      	ldr	r0, [r7, #12]
 800cd4e:	f7ff fe8d 	bl	800ca6c <ff_pull_n>

  return n;
 800cd52:	88fb      	ldrh	r3, [r7, #6]
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3728      	adds	r7, #40	@ 0x28
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	bd80      	pop	{r7, pc}

0800cd5c <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b08a      	sub	sp, #40	@ 0x28
 800cd60:	af02      	add	r7, sp, #8
 800cd62:	60f8      	str	r0, [r7, #12]
 800cd64:	60b9      	str	r1, [r7, #8]
 800cd66:	4611      	mov	r1, r2
 800cd68:	461a      	mov	r2, r3
 800cd6a:	460b      	mov	r3, r1
 800cd6c:	80fb      	strh	r3, [r7, #6]
 800cd6e:	4613      	mov	r3, r2
 800cd70:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	891b      	ldrh	r3, [r3, #8]
 800cd76:	b298      	uxth	r0, r3
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	895b      	ldrh	r3, [r3, #10]
 800cd7c:	b29b      	uxth	r3, r3
 800cd7e:	88f9      	ldrh	r1, [r7, #6]
 800cd80:	797a      	ldrb	r2, [r7, #5]
 800cd82:	9201      	str	r2, [sp, #4]
 800cd84:	9300      	str	r3, [sp, #0]
 800cd86:	4603      	mov	r3, r0
 800cd88:	460a      	mov	r2, r1
 800cd8a:	68b9      	ldr	r1, [r7, #8]
 800cd8c:	68f8      	ldr	r0, [r7, #12]
 800cd8e:	f7ff ff75 	bl	800cc7c <tu_fifo_peek_n_access_mode>
 800cd92:	4603      	mov	r3, r0
 800cd94:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	889a      	ldrh	r2, [r3, #4]
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	895b      	ldrh	r3, [r3, #10]
 800cd9e:	b29b      	uxth	r3, r3
 800cda0:	83fa      	strh	r2, [r7, #30]
 800cda2:	83bb      	strh	r3, [r7, #28]
 800cda4:	88fb      	ldrh	r3, [r7, #6]
 800cda6:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cda8:	8bba      	ldrh	r2, [r7, #28]
 800cdaa:	8b7b      	ldrh	r3, [r7, #26]
 800cdac:	4413      	add	r3, r2
 800cdae:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cdb0:	8bba      	ldrh	r2, [r7, #28]
 800cdb2:	8b3b      	ldrh	r3, [r7, #24]
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d804      	bhi.n	800cdc2 <tu_fifo_read_n_access_mode+0x66>
 800cdb8:	8b3a      	ldrh	r2, [r7, #24]
 800cdba:	8bfb      	ldrh	r3, [r7, #30]
 800cdbc:	005b      	lsls	r3, r3, #1
 800cdbe:	429a      	cmp	r2, r3
 800cdc0:	db08      	blt.n	800cdd4 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cdc2:	8bfb      	ldrh	r3, [r7, #30]
 800cdc4:	005b      	lsls	r3, r3, #1
 800cdc6:	b29b      	uxth	r3, r3
 800cdc8:	425b      	negs	r3, r3
 800cdca:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cdcc:	8b3a      	ldrh	r2, [r7, #24]
 800cdce:	8afb      	ldrh	r3, [r7, #22]
 800cdd0:	4413      	add	r3, r2
 800cdd2:	833b      	strh	r3, [r7, #24]
  return new_idx;
 800cdd4:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800cdda:	88fb      	ldrh	r3, [r7, #6]
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3720      	adds	r7, #32
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}

0800cde4 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b096      	sub	sp, #88	@ 0x58
 800cde8:	af02      	add	r7, sp, #8
 800cdea:	60f8      	str	r0, [r7, #12]
 800cdec:	60b9      	str	r1, [r7, #8]
 800cdee:	4611      	mov	r1, r2
 800cdf0:	461a      	mov	r2, r3
 800cdf2:	460b      	mov	r3, r1
 800cdf4:	80fb      	strh	r3, [r7, #6]
 800cdf6:	4613      	mov	r3, r2
 800cdf8:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800cdfa:	88fb      	ldrh	r3, [r7, #6]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d101      	bne.n	800ce04 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800ce00:	2300      	movs	r3, #0
 800ce02:	e0fb      	b.n	800cffc <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	891b      	ldrh	r3, [r3, #8]
 800ce08:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	895b      	ldrh	r3, [r3, #10]
 800ce10:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	79db      	ldrb	r3, [r3, #7]
 800ce1c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ce20:	b2db      	uxtb	r3, r3
 800ce22:	f083 0301 	eor.w	r3, r3, #1
 800ce26:	b2db      	uxtb	r3, r3
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d03a      	beq.n	800cea2 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	889b      	ldrh	r3, [r3, #4]
 800ce30:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800ce32:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ce36:	873b      	strh	r3, [r7, #56]	@ 0x38
 800ce38:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ce3c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ce3e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ce40:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ce42:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800ce44:	867b      	strh	r3, [r7, #50]	@ 0x32
 800ce46:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce48:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 800ce4a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ce4c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d304      	bcc.n	800ce5c <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 800ce52:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ce54:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ce56:	1ad3      	subs	r3, r2, r3
 800ce58:	b29b      	uxth	r3, r3
 800ce5a:	e008      	b.n	800ce6e <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ce5c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ce5e:	005b      	lsls	r3, r3, #1
 800ce60:	b29a      	uxth	r2, r3
 800ce62:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800ce64:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ce66:	1acb      	subs	r3, r1, r3
 800ce68:	b29b      	uxth	r3, r3
 800ce6a:	4413      	add	r3, r2
 800ce6c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800ce6e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800ce70:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ce72:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ce74:	429a      	cmp	r2, r3
 800ce76:	d904      	bls.n	800ce82 <tu_fifo_write_n_access_mode+0x9e>
 800ce78:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ce7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ce7c:	1ad3      	subs	r3, r2, r3
 800ce7e:	b29b      	uxth	r3, r3
 800ce80:	e000      	b.n	800ce84 <tu_fifo_write_n_access_mode+0xa0>
 800ce82:	2300      	movs	r3, #0
 800ce84:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800ce88:	88fb      	ldrh	r3, [r7, #6]
 800ce8a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ce8c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ce90:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800ce92:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800ce94:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800ce96:	4293      	cmp	r3, r2
 800ce98:	bf28      	it	cs
 800ce9a:	4613      	movcs	r3, r2
 800ce9c:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800ce9e:	80fb      	strh	r3, [r7, #6]
 800cea0:	e06b      	b.n	800cf7a <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	889b      	ldrh	r3, [r3, #4]
 800cea6:	88fa      	ldrh	r2, [r7, #6]
 800cea8:	429a      	cmp	r2, r3
 800ceaa:	d319      	bcc.n	800cee0 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 800ceac:	797b      	ldrb	r3, [r7, #5]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d10e      	bne.n	800ced0 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 800ceb2:	88fb      	ldrh	r3, [r7, #6]
 800ceb4:	68fa      	ldr	r2, [r7, #12]
 800ceb6:	8892      	ldrh	r2, [r2, #4]
 800ceb8:	1a9b      	subs	r3, r3, r2
 800ceba:	68fa      	ldr	r2, [r7, #12]
 800cebc:	88d2      	ldrh	r2, [r2, #6]
 800cebe:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cec2:	b292      	uxth	r2, r2
 800cec4:	fb02 f303 	mul.w	r3, r2, r3
 800cec8:	461a      	mov	r2, r3
 800ceca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cecc:	4413      	add	r3, r2
 800cece:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	889b      	ldrh	r3, [r3, #4]
 800ced4:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800ced6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ceda:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cede:	e04c      	b.n	800cf7a <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	889b      	ldrh	r3, [r3, #4]
 800cee4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800cee6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ceea:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800ceec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cef0:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 800cef2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800cef4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d304      	bcc.n	800cf04 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 800cefa:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800cefc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cefe:	1ad3      	subs	r3, r2, r3
 800cf00:	b29b      	uxth	r3, r3
 800cf02:	e008      	b.n	800cf16 <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cf04:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cf06:	005b      	lsls	r3, r3, #1
 800cf08:	b29a      	uxth	r2, r3
 800cf0a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800cf0c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cf0e:	1acb      	subs	r3, r1, r3
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	4413      	add	r3, r2
 800cf14:	b29b      	uxth	r3, r3
 800cf16:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 800cf1a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800cf1e:	88fb      	ldrh	r3, [r7, #6]
 800cf20:	441a      	add	r2, r3
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	889b      	ldrh	r3, [r3, #4]
 800cf26:	005b      	lsls	r3, r3, #1
 800cf28:	429a      	cmp	r2, r3
 800cf2a:	db26      	blt.n	800cf7a <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	8899      	ldrh	r1, [r3, #4]
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	889a      	ldrh	r2, [r3, #4]
 800cf34:	88fb      	ldrh	r3, [r7, #6]
 800cf36:	1ad3      	subs	r3, r2, r3
 800cf38:	b29a      	uxth	r2, r3
 800cf3a:	460b      	mov	r3, r1
 800cf3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cf3e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf42:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cf44:	4613      	mov	r3, r2
 800cf46:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cf48:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cf4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cf4c:	4413      	add	r3, r2
 800cf4e:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cf50:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cf52:	8c3b      	ldrh	r3, [r7, #32]
 800cf54:	429a      	cmp	r2, r3
 800cf56:	d804      	bhi.n	800cf62 <tu_fifo_write_n_access_mode+0x17e>
 800cf58:	8c3a      	ldrh	r2, [r7, #32]
 800cf5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cf5c:	005b      	lsls	r3, r3, #1
 800cf5e:	429a      	cmp	r2, r3
 800cf60:	db08      	blt.n	800cf74 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cf62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cf64:	005b      	lsls	r3, r3, #1
 800cf66:	b29b      	uxth	r3, r3
 800cf68:	425b      	negs	r3, r3
 800cf6a:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cf6c:	8c3a      	ldrh	r2, [r7, #32]
 800cf6e:	8bfb      	ldrh	r3, [r7, #30]
 800cf70:	4413      	add	r3, r2
 800cf72:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800cf74:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800cf76:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800cf7a:	88fb      	ldrh	r3, [r7, #6]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d03c      	beq.n	800cffa <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	889b      	ldrh	r3, [r3, #4]
 800cf84:	827b      	strh	r3, [r7, #18]
 800cf86:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cf8a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cf8c:	e003      	b.n	800cf96 <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 800cf8e:	8a3a      	ldrh	r2, [r7, #16]
 800cf90:	8a7b      	ldrh	r3, [r7, #18]
 800cf92:	1ad3      	subs	r3, r2, r3
 800cf94:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cf96:	8a7a      	ldrh	r2, [r7, #18]
 800cf98:	8a3b      	ldrh	r3, [r7, #16]
 800cf9a:	429a      	cmp	r2, r3
 800cf9c:	d9f7      	bls.n	800cf8e <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 800cf9e:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800cfa0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800cfa4:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800cfa8:	88fa      	ldrh	r2, [r7, #6]
 800cfaa:	797b      	ldrb	r3, [r7, #5]
 800cfac:	9300      	str	r3, [sp, #0]
 800cfae:	460b      	mov	r3, r1
 800cfb0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800cfb2:	68f8      	ldr	r0, [r7, #12]
 800cfb4:	f7ff fc5f 	bl	800c876 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	889b      	ldrh	r3, [r3, #4]
 800cfbc:	83bb      	strh	r3, [r7, #28]
 800cfbe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cfc2:	837b      	strh	r3, [r7, #26]
 800cfc4:	88fb      	ldrh	r3, [r7, #6]
 800cfc6:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cfc8:	8b7a      	ldrh	r2, [r7, #26]
 800cfca:	8b3b      	ldrh	r3, [r7, #24]
 800cfcc:	4413      	add	r3, r2
 800cfce:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cfd0:	8b7a      	ldrh	r2, [r7, #26]
 800cfd2:	8afb      	ldrh	r3, [r7, #22]
 800cfd4:	429a      	cmp	r2, r3
 800cfd6:	d804      	bhi.n	800cfe2 <tu_fifo_write_n_access_mode+0x1fe>
 800cfd8:	8afa      	ldrh	r2, [r7, #22]
 800cfda:	8bbb      	ldrh	r3, [r7, #28]
 800cfdc:	005b      	lsls	r3, r3, #1
 800cfde:	429a      	cmp	r2, r3
 800cfe0:	db08      	blt.n	800cff4 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cfe2:	8bbb      	ldrh	r3, [r7, #28]
 800cfe4:	005b      	lsls	r3, r3, #1
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	425b      	negs	r3, r3
 800cfea:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cfec:	8afa      	ldrh	r2, [r7, #22]
 800cfee:	8abb      	ldrh	r3, [r7, #20]
 800cff0:	4413      	add	r3, r2
 800cff2:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800cff4:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800cffa:	88fb      	ldrh	r3, [r7, #6]
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3750      	adds	r7, #80	@ 0x50
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800d004:	b580      	push	{r7, lr}
 800d006:	b08a      	sub	sp, #40	@ 0x28
 800d008:	af00      	add	r7, sp, #0
 800d00a:	60f8      	str	r0, [r7, #12]
 800d00c:	60b9      	str	r1, [r7, #8]
 800d00e:	4611      	mov	r1, r2
 800d010:	461a      	mov	r2, r3
 800d012:	460b      	mov	r3, r1
 800d014:	80fb      	strh	r3, [r7, #6]
 800d016:	4613      	mov	r3, r2
 800d018:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	889b      	ldrh	r3, [r3, #4]
 800d01e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d020:	88fb      	ldrh	r3, [r7, #6]
 800d022:	843b      	strh	r3, [r7, #32]
 800d024:	88bb      	ldrh	r3, [r7, #4]
 800d026:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800d028:	8c3a      	ldrh	r2, [r7, #32]
 800d02a:	8bfb      	ldrh	r3, [r7, #30]
 800d02c:	429a      	cmp	r2, r3
 800d02e:	d304      	bcc.n	800d03a <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800d030:	8c3a      	ldrh	r2, [r7, #32]
 800d032:	8bfb      	ldrh	r3, [r7, #30]
 800d034:	1ad3      	subs	r3, r2, r3
 800d036:	b29b      	uxth	r3, r3
 800d038:	e008      	b.n	800d04c <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d03a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d03c:	005b      	lsls	r3, r3, #1
 800d03e:	b29a      	uxth	r2, r3
 800d040:	8c39      	ldrh	r1, [r7, #32]
 800d042:	8bfb      	ldrh	r3, [r7, #30]
 800d044:	1acb      	subs	r3, r1, r3
 800d046:	b29b      	uxth	r3, r3
 800d048:	4413      	add	r3, r2
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800d04e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d050:	2b00      	cmp	r3, #0
 800d052:	d101      	bne.n	800d058 <ff_peek_local+0x54>
    return false; // nothing to peek
 800d054:	2300      	movs	r3, #0
 800d056:	e042      	b.n	800d0de <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	889b      	ldrh	r3, [r3, #4]
 800d05c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d05e:	429a      	cmp	r2, r3
 800d060:	d918      	bls.n	800d094 <ff_peek_local+0x90>
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	61bb      	str	r3, [r7, #24]
 800d066:	88fb      	ldrh	r3, [r7, #6]
 800d068:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800d06a:	69bb      	ldr	r3, [r7, #24]
 800d06c:	889b      	ldrh	r3, [r3, #4]
 800d06e:	8afa      	ldrh	r2, [r7, #22]
 800d070:	429a      	cmp	r2, r3
 800d072:	d305      	bcc.n	800d080 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800d074:	69bb      	ldr	r3, [r7, #24]
 800d076:	889b      	ldrh	r3, [r3, #4]
 800d078:	8afa      	ldrh	r2, [r7, #22]
 800d07a:	1ad3      	subs	r3, r2, r3
 800d07c:	82bb      	strh	r3, [r7, #20]
 800d07e:	e004      	b.n	800d08a <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 800d080:	69bb      	ldr	r3, [r7, #24]
 800d082:	889a      	ldrh	r2, [r3, #4]
 800d084:	8afb      	ldrh	r3, [r7, #22]
 800d086:	4413      	add	r3, r2
 800d088:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800d08a:	69bb      	ldr	r3, [r7, #24]
 800d08c:	8aba      	ldrh	r2, [r7, #20]
 800d08e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800d090:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800d092:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	889b      	ldrh	r3, [r3, #4]
 800d098:	827b      	strh	r3, [r7, #18]
 800d09a:	88bb      	ldrh	r3, [r7, #4]
 800d09c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800d09e:	e003      	b.n	800d0a8 <ff_peek_local+0xa4>
    idx -= depth;
 800d0a0:	8a3a      	ldrh	r2, [r7, #16]
 800d0a2:	8a7b      	ldrh	r3, [r7, #18]
 800d0a4:	1ad3      	subs	r3, r2, r3
 800d0a6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800d0a8:	8a7a      	ldrh	r2, [r7, #18]
 800d0aa:	8a3b      	ldrh	r3, [r7, #16]
 800d0ac:	429a      	cmp	r2, r3
 800d0ae:	d9f7      	bls.n	800d0a0 <ff_peek_local+0x9c>
  return idx;
 800d0b0:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d0b2:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d0ba:	68f9      	ldr	r1, [r7, #12]
 800d0bc:	88c9      	ldrh	r1, [r1, #6]
 800d0be:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800d0c2:	b289      	uxth	r1, r1
 800d0c4:	fb01 f202 	mul.w	r2, r1, r2
 800d0c8:	1899      	adds	r1, r3, r2
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	88db      	ldrh	r3, [r3, #6]
 800d0ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800d0d2:	b29b      	uxth	r3, r3
 800d0d4:	461a      	mov	r2, r3
 800d0d6:	68b8      	ldr	r0, [r7, #8]
 800d0d8:	f005 fc6d 	bl	80129b6 <memcpy>

  return true;
 800d0dc:	2301      	movs	r3, #1
}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	3728      	adds	r7, #40	@ 0x28
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}

0800d0e6 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800d0e6:	b580      	push	{r7, lr}
 800d0e8:	b086      	sub	sp, #24
 800d0ea:	af00      	add	r7, sp, #0
 800d0ec:	6078      	str	r0, [r7, #4]
 800d0ee:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	891b      	ldrh	r3, [r3, #8]
 800d0f4:	b29a      	uxth	r2, r3
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	895b      	ldrh	r3, [r3, #10]
 800d0fa:	b29b      	uxth	r3, r3
 800d0fc:	6839      	ldr	r1, [r7, #0]
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f7ff ff80 	bl	800d004 <ff_peek_local>
 800d104:	4603      	mov	r3, r0
 800d106:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800d108:	7dfb      	ldrb	r3, [r7, #23]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d021      	beq.n	800d152 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	889a      	ldrh	r2, [r3, #4]
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	895b      	ldrh	r3, [r3, #10]
 800d116:	b29b      	uxth	r3, r3
 800d118:	82ba      	strh	r2, [r7, #20]
 800d11a:	827b      	strh	r3, [r7, #18]
 800d11c:	2301      	movs	r3, #1
 800d11e:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800d120:	8a7a      	ldrh	r2, [r7, #18]
 800d122:	8a3b      	ldrh	r3, [r7, #16]
 800d124:	4413      	add	r3, r2
 800d126:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800d128:	8a7a      	ldrh	r2, [r7, #18]
 800d12a:	89fb      	ldrh	r3, [r7, #14]
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d804      	bhi.n	800d13a <tu_fifo_read+0x54>
 800d130:	89fa      	ldrh	r2, [r7, #14]
 800d132:	8abb      	ldrh	r3, [r7, #20]
 800d134:	005b      	lsls	r3, r3, #1
 800d136:	429a      	cmp	r2, r3
 800d138:	db08      	blt.n	800d14c <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800d13a:	8abb      	ldrh	r3, [r7, #20]
 800d13c:	005b      	lsls	r3, r3, #1
 800d13e:	b29b      	uxth	r3, r3
 800d140:	425b      	negs	r3, r3
 800d142:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800d144:	89fa      	ldrh	r2, [r7, #14]
 800d146:	89bb      	ldrh	r3, [r7, #12]
 800d148:	4413      	add	r3, r2
 800d14a:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800d14c:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800d152:	7dfb      	ldrb	r3, [r7, #23]
}
 800d154:	4618      	mov	r0, r3
 800d156:	3718      	adds	r7, #24
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b08a      	sub	sp, #40	@ 0x28
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
 800d164:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	891b      	ldrh	r3, [r3, #8]
 800d16a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800d170:	69fb      	ldr	r3, [r7, #28]
 800d172:	8899      	ldrh	r1, [r3, #4]
 800d174:	69fb      	ldr	r3, [r7, #28]
 800d176:	891b      	ldrh	r3, [r3, #8]
 800d178:	b29a      	uxth	r2, r3
 800d17a:	69fb      	ldr	r3, [r7, #28]
 800d17c:	895b      	ldrh	r3, [r3, #10]
 800d17e:	b29b      	uxth	r3, r3
 800d180:	8379      	strh	r1, [r7, #26]
 800d182:	833a      	strh	r2, [r7, #24]
 800d184:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800d186:	8b3a      	ldrh	r2, [r7, #24]
 800d188:	8afb      	ldrh	r3, [r7, #22]
 800d18a:	429a      	cmp	r2, r3
 800d18c:	d304      	bcc.n	800d198 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 800d18e:	8b3a      	ldrh	r2, [r7, #24]
 800d190:	8afb      	ldrh	r3, [r7, #22]
 800d192:	1ad3      	subs	r3, r2, r3
 800d194:	b29b      	uxth	r3, r3
 800d196:	e008      	b.n	800d1aa <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d198:	8b7b      	ldrh	r3, [r7, #26]
 800d19a:	005b      	lsls	r3, r3, #1
 800d19c:	b29a      	uxth	r2, r3
 800d19e:	8b39      	ldrh	r1, [r7, #24]
 800d1a0:	8afb      	ldrh	r3, [r7, #22]
 800d1a2:	1acb      	subs	r3, r1, r3
 800d1a4:	b29b      	uxth	r3, r3
 800d1a6:	4413      	add	r3, r2
 800d1a8:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800d1aa:	69fa      	ldr	r2, [r7, #28]
 800d1ac:	8892      	ldrh	r2, [r2, #4]
 800d1ae:	4293      	cmp	r3, r2
 800d1b0:	bf2c      	ite	cs
 800d1b2:	2301      	movcs	r3, #1
 800d1b4:	2300      	movcc	r3, #0
 800d1b6:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d00d      	beq.n	800d1d8 <tu_fifo_write+0x7c>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	79db      	ldrb	r3, [r3, #7]
 800d1c0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800d1c4:	b2db      	uxtb	r3, r3
 800d1c6:	f083 0301 	eor.w	r3, r3, #1
 800d1ca:	b2db      	uxtb	r3, r3
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d003      	beq.n	800d1d8 <tu_fifo_write+0x7c>
    ret = false;
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d1d6:	e046      	b.n	800d266 <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	889b      	ldrh	r3, [r3, #4]
 800d1dc:	817b      	strh	r3, [r7, #10]
 800d1de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d1e0:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d1e2:	e003      	b.n	800d1ec <tu_fifo_write+0x90>
    idx -= depth;
 800d1e4:	893a      	ldrh	r2, [r7, #8]
 800d1e6:	897b      	ldrh	r3, [r7, #10]
 800d1e8:	1ad3      	subs	r3, r2, r3
 800d1ea:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d1ec:	897a      	ldrh	r2, [r7, #10]
 800d1ee:	893b      	ldrh	r3, [r7, #8]
 800d1f0:	429a      	cmp	r2, r3
 800d1f2:	d9f7      	bls.n	800d1e4 <tu_fifo_write+0x88>
  return idx;
 800d1f4:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d1f6:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d1fe:	6879      	ldr	r1, [r7, #4]
 800d200:	88c9      	ldrh	r1, [r1, #6]
 800d202:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800d206:	b289      	uxth	r1, r1
 800d208:	fb01 f202 	mul.w	r2, r1, r2
 800d20c:	1898      	adds	r0, r3, r2
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	88db      	ldrh	r3, [r3, #6]
 800d212:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800d216:	b29b      	uxth	r3, r3
 800d218:	461a      	mov	r2, r3
 800d21a:	6839      	ldr	r1, [r7, #0]
 800d21c:	f005 fbcb 	bl	80129b6 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	889b      	ldrh	r3, [r3, #4]
 800d224:	82bb      	strh	r3, [r7, #20]
 800d226:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d228:	827b      	strh	r3, [r7, #18]
 800d22a:	2301      	movs	r3, #1
 800d22c:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800d22e:	8a7a      	ldrh	r2, [r7, #18]
 800d230:	8a3b      	ldrh	r3, [r7, #16]
 800d232:	4413      	add	r3, r2
 800d234:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800d236:	8a7a      	ldrh	r2, [r7, #18]
 800d238:	89fb      	ldrh	r3, [r7, #14]
 800d23a:	429a      	cmp	r2, r3
 800d23c:	d804      	bhi.n	800d248 <tu_fifo_write+0xec>
 800d23e:	89fa      	ldrh	r2, [r7, #14]
 800d240:	8abb      	ldrh	r3, [r7, #20]
 800d242:	005b      	lsls	r3, r3, #1
 800d244:	429a      	cmp	r2, r3
 800d246:	db08      	blt.n	800d25a <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800d248:	8abb      	ldrh	r3, [r7, #20]
 800d24a:	005b      	lsls	r3, r3, #1
 800d24c:	b29b      	uxth	r3, r3
 800d24e:	425b      	negs	r3, r3
 800d250:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800d252:	89fa      	ldrh	r2, [r7, #14]
 800d254:	89bb      	ldrh	r3, [r7, #12]
 800d256:	4413      	add	r3, r2
 800d258:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800d25a:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	811a      	strh	r2, [r3, #8]
    ret       = true;
 800d260:	2301      	movs	r3, #1
 800d262:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800d266:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d26a:	4618      	mov	r0, r3
 800d26c:	3728      	adds	r7, #40	@ 0x28
 800d26e:	46bd      	mov	sp, r7
 800d270:	bd80      	pop	{r7, pc}

0800d272 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800d272:	b480      	push	{r7}
 800d274:	b08b      	sub	sp, #44	@ 0x2c
 800d276:	af00      	add	r7, sp, #0
 800d278:	6078      	str	r0, [r7, #4]
 800d27a:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	891b      	ldrh	r3, [r3, #8]
 800d280:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	895b      	ldrh	r3, [r3, #10]
 800d286:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	889b      	ldrh	r3, [r3, #4]
 800d28c:	83bb      	strh	r3, [r7, #28]
 800d28e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d290:	837b      	strh	r3, [r7, #26]
 800d292:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d294:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 800d296:	8b7a      	ldrh	r2, [r7, #26]
 800d298:	8b3b      	ldrh	r3, [r7, #24]
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d304      	bcc.n	800d2a8 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800d29e:	8b7a      	ldrh	r2, [r7, #26]
 800d2a0:	8b3b      	ldrh	r3, [r7, #24]
 800d2a2:	1ad3      	subs	r3, r2, r3
 800d2a4:	b29b      	uxth	r3, r3
 800d2a6:	e008      	b.n	800d2ba <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d2a8:	8bbb      	ldrh	r3, [r7, #28]
 800d2aa:	005b      	lsls	r3, r3, #1
 800d2ac:	b29a      	uxth	r2, r3
 800d2ae:	8b79      	ldrh	r1, [r7, #26]
 800d2b0:	8b3b      	ldrh	r3, [r7, #24]
 800d2b2:	1acb      	subs	r3, r1, r3
 800d2b4:	b29b      	uxth	r3, r3
 800d2b6:	4413      	add	r3, r2
 800d2b8:	b29b      	uxth	r3, r3
 800d2ba:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	889b      	ldrh	r3, [r3, #4]
 800d2c0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	d91b      	bls.n	800d2fe <tu_fifo_get_read_info+0x8c>
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	617b      	str	r3, [r7, #20]
 800d2ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d2cc:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	889b      	ldrh	r3, [r3, #4]
 800d2d2:	8a7a      	ldrh	r2, [r7, #18]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	d305      	bcc.n	800d2e4 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 800d2d8:	697b      	ldr	r3, [r7, #20]
 800d2da:	889b      	ldrh	r3, [r3, #4]
 800d2dc:	8a7a      	ldrh	r2, [r7, #18]
 800d2de:	1ad3      	subs	r3, r2, r3
 800d2e0:	823b      	strh	r3, [r7, #16]
 800d2e2:	e004      	b.n	800d2ee <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	889a      	ldrh	r2, [r3, #4]
 800d2e8:	8a7b      	ldrh	r3, [r7, #18]
 800d2ea:	4413      	add	r3, r2
 800d2ec:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	8a3a      	ldrh	r2, [r7, #16]
 800d2f2:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800d2f4:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800d2f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	889b      	ldrh	r3, [r3, #4]
 800d2fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800d2fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d300:	2b00      	cmp	r3, #0
 800d302:	d10c      	bne.n	800d31e <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	2200      	movs	r2, #0
 800d308:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	2200      	movs	r2, #0
 800d30e:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	2200      	movs	r2, #0
 800d314:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	2200      	movs	r2, #0
 800d31a:	60da      	str	r2, [r3, #12]
    return;
 800d31c:	e045      	b.n	800d3aa <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	889b      	ldrh	r3, [r3, #4]
 800d322:	817b      	strh	r3, [r7, #10]
 800d324:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d326:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d328:	e003      	b.n	800d332 <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 800d32a:	893a      	ldrh	r2, [r7, #8]
 800d32c:	897b      	ldrh	r3, [r7, #10]
 800d32e:	1ad3      	subs	r3, r2, r3
 800d330:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d332:	897a      	ldrh	r2, [r7, #10]
 800d334:	893b      	ldrh	r3, [r7, #8]
 800d336:	429a      	cmp	r2, r3
 800d338:	d9f7      	bls.n	800d32a <tu_fifo_get_read_info+0xb8>
  return idx;
 800d33a:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d33c:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	889b      	ldrh	r3, [r3, #4]
 800d342:	81fb      	strh	r3, [r7, #14]
 800d344:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d346:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800d348:	e003      	b.n	800d352 <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 800d34a:	89ba      	ldrh	r2, [r7, #12]
 800d34c:	89fb      	ldrh	r3, [r7, #14]
 800d34e:	1ad3      	subs	r3, r2, r3
 800d350:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800d352:	89fa      	ldrh	r2, [r7, #14]
 800d354:	89bb      	ldrh	r3, [r7, #12]
 800d356:	429a      	cmp	r2, r3
 800d358:	d9f7      	bls.n	800d34a <tu_fifo_get_read_info+0xd8>
  return idx;
 800d35a:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d35c:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681a      	ldr	r2, [r3, #0]
 800d362:	8bfb      	ldrh	r3, [r7, #30]
 800d364:	441a      	add	r2, r3
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800d36a:	8c3a      	ldrh	r2, [r7, #32]
 800d36c:	8bfb      	ldrh	r3, [r7, #30]
 800d36e:	429a      	cmp	r2, r3
 800d370:	d909      	bls.n	800d386 <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d376:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	2200      	movs	r2, #0
 800d37c:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	2200      	movs	r2, #0
 800d382:	60da      	str	r2, [r3, #12]
 800d384:	e011      	b.n	800d3aa <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	889a      	ldrh	r2, [r3, #4]
 800d38a:	8bfb      	ldrh	r3, [r7, #30]
 800d38c:	1ad3      	subs	r3, r2, r3
 800d38e:	b29a      	uxth	r2, r3
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	881b      	ldrh	r3, [r3, #0]
 800d398:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d39a:	1ad3      	subs	r3, r2, r3
 800d39c:	b29a      	uxth	r2, r3
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681a      	ldr	r2, [r3, #0]
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	60da      	str	r2, [r3, #12]
  }
}
 800d3aa:	372c      	adds	r7, #44	@ 0x2c
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b2:	4770      	bx	lr

0800d3b4 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800d3b4:	b480      	push	{r7}
 800d3b6:	b083      	sub	sp, #12
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	6039      	str	r1, [r7, #0]
 800d3be:	71fb      	strb	r3, [r7, #7]
 800d3c0:	4613      	mov	r3, r2
 800d3c2:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800d3c4:	bf00      	nop
 800d3c6:	370c      	adds	r7, #12
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ce:	4770      	bx	lr

0800d3d0 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 800d3d0:	b480      	push	{r7}
 800d3d2:	b083      	sub	sp, #12
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 800d3d8:	bf00      	nop
 800d3da:	370c      	adds	r7, #12
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e2:	4770      	bx	lr

0800d3e4 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800d3e4:	b480      	push	{r7}
 800d3e6:	af00      	add	r7, sp, #0
  return NULL;
 800d3e8:	2300      	movs	r3, #0
}
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f2:	4770      	bx	lr

0800d3f4 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800d3f4:	b480      	push	{r7}
 800d3f6:	af00      	add	r7, sp, #0
  return NULL;
 800d3f8:	2300      	movs	r3, #0
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d402:	4770      	bx	lr

0800d404 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800d404:	b480      	push	{r7}
 800d406:	b083      	sub	sp, #12
 800d408:	af00      	add	r7, sp, #0
 800d40a:	4603      	mov	r3, r0
 800d40c:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 800d40e:	2300      	movs	r3, #0
}
 800d410:	4618      	mov	r0, r3
 800d412:	370c      	adds	r7, #12
 800d414:	46bd      	mov	sp, r7
 800d416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41a:	4770      	bx	lr

0800d41c <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800d41c:	b480      	push	{r7}
 800d41e:	af00      	add	r7, sp, #0
}
 800d420:	bf00      	nop
 800d422:	46bd      	mov	sp, r7
 800d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d428:	4770      	bx	lr

0800d42a <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800d42a:	b480      	push	{r7}
 800d42c:	af00      	add	r7, sp, #0
}
 800d42e:	bf00      	nop
 800d430:	46bd      	mov	sp, r7
 800d432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d436:	4770      	bx	lr

0800d438 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800d438:	b480      	push	{r7}
 800d43a:	b083      	sub	sp, #12
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	4603      	mov	r3, r0
 800d440:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800d442:	bf00      	nop
 800d444:	370c      	adds	r7, #12
 800d446:	46bd      	mov	sp, r7
 800d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44c:	4770      	bx	lr

0800d44e <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800d44e:	b480      	push	{r7}
 800d450:	af00      	add	r7, sp, #0
}
 800d452:	bf00      	nop
 800d454:	46bd      	mov	sp, r7
 800d456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45a:	4770      	bx	lr

0800d45c <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800d45c:	b480      	push	{r7}
 800d45e:	b083      	sub	sp, #12
 800d460:	af00      	add	r7, sp, #0
 800d462:	4603      	mov	r3, r0
 800d464:	603a      	str	r2, [r7, #0]
 800d466:	71fb      	strb	r3, [r7, #7]
 800d468:	460b      	mov	r3, r1
 800d46a:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800d46c:	2300      	movs	r3, #0
}
 800d46e:	4618      	mov	r0, r3
 800d470:	370c      	adds	r7, #12
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr

0800d47a <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800d47a:	b480      	push	{r7}
 800d47c:	b083      	sub	sp, #12
 800d47e:	af00      	add	r7, sp, #0
 800d480:	6078      	str	r0, [r7, #4]
 800d482:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800d484:	2301      	movs	r3, #1
}
 800d486:	4618      	mov	r0, r3
 800d488:	370c      	adds	r7, #12
 800d48a:	46bd      	mov	sp, r7
 800d48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d490:	4770      	bx	lr

0800d492 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800d492:	b480      	push	{r7}
 800d494:	b083      	sub	sp, #12
 800d496:	af00      	add	r7, sp, #0
 800d498:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2200      	movs	r2, #0
 800d49e:	701a      	strb	r2, [r3, #0]
  return NULL;
 800d4a0:	2300      	movs	r3, #0
}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	370c      	adds	r7, #12
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ac:	4770      	bx	lr
	...

0800d4b0 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 800d4b0:	b480      	push	{r7}
 800d4b2:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800d4b4:	4b06      	ldr	r3, [pc, #24]	@ (800d4d0 <tud_mounted+0x20>)
 800d4b6:	785b      	ldrb	r3, [r3, #1]
 800d4b8:	b2db      	uxtb	r3, r3
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	bf14      	ite	ne
 800d4be:	2301      	movne	r3, #1
 800d4c0:	2300      	moveq	r3, #0
 800d4c2:	b2db      	uxtb	r3, r3
}
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4cc:	4770      	bx	lr
 800d4ce:	bf00      	nop
 800d4d0:	20009fc8 	.word	0x20009fc8

0800d4d4 <tud_suspended>:

bool tud_suspended(void) {
 800d4d4:	b480      	push	{r7}
 800d4d6:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800d4d8:	4b07      	ldr	r3, [pc, #28]	@ (800d4f8 <tud_suspended+0x24>)
 800d4da:	781b      	ldrb	r3, [r3, #0]
 800d4dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d4e0:	b2db      	uxtb	r3, r3
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	bf14      	ite	ne
 800d4e6:	2301      	movne	r3, #1
 800d4e8:	2300      	moveq	r3, #0
 800d4ea:	b2db      	uxtb	r3, r3
}
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f4:	4770      	bx	lr
 800d4f6:	bf00      	nop
 800d4f8:	20009fc8 	.word	0x20009fc8

0800d4fc <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 800d500:	4b03      	ldr	r3, [pc, #12]	@ (800d510 <tud_disconnect+0x14>)
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	4618      	mov	r0, r3
 800d506:	f002 fe47 	bl	8010198 <dcd_disconnect>
  return true;
 800d50a:	2301      	movs	r3, #1
}
 800d50c:	4618      	mov	r0, r3
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	2000002d 	.word	0x2000002d

0800d514 <tud_connect>:

bool tud_connect(void) {
 800d514:	b580      	push	{r7, lr}
 800d516:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 800d518:	4b03      	ldr	r3, [pc, #12]	@ (800d528 <tud_connect+0x14>)
 800d51a:	781b      	ldrb	r3, [r3, #0]
 800d51c:	4618      	mov	r0, r3
 800d51e:	f002 fe19 	bl	8010154 <dcd_connect>
  return true;
 800d522:	2301      	movs	r3, #1
}
 800d524:	4618      	mov	r0, r3
 800d526:	bd80      	pop	{r7, pc}
 800d528:	2000002d 	.word	0x2000002d

0800d52c <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 800d52c:	b480      	push	{r7}
 800d52e:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800d530:	4b05      	ldr	r3, [pc, #20]	@ (800d548 <tud_inited+0x1c>)
 800d532:	781b      	ldrb	r3, [r3, #0]
 800d534:	2bff      	cmp	r3, #255	@ 0xff
 800d536:	bf14      	ite	ne
 800d538:	2301      	movne	r3, #1
 800d53a:	2300      	moveq	r3, #0
 800d53c:	b2db      	uxtb	r3, r3
}
 800d53e:	4618      	mov	r0, r3
 800d540:	46bd      	mov	sp, r7
 800d542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d546:	4770      	bx	lr
 800d548:	2000002d 	.word	0x2000002d

0800d54c <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b08e      	sub	sp, #56	@ 0x38
 800d550:	af00      	add	r7, sp, #0
 800d552:	4603      	mov	r3, r0
 800d554:	6039      	str	r1, [r7, #0]
 800d556:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800d558:	f7ff ffe8 	bl	800d52c <tud_inited>
 800d55c:	4603      	mov	r3, r0
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d001      	beq.n	800d566 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800d562:	2301      	movs	r3, #1
 800d564:	e0b0      	b.n	800d6c8 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d10a      	bne.n	800d582 <tud_rhport_init+0x36>
 800d56c:	4b58      	ldr	r3, [pc, #352]	@ (800d6d0 <tud_rhport_init+0x184>)
 800d56e:	61fb      	str	r3, [r7, #28]
 800d570:	69fb      	ldr	r3, [r7, #28]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f003 0301 	and.w	r3, r3, #1
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d000      	beq.n	800d57e <tud_rhport_init+0x32>
 800d57c:	be00      	bkpt	0x0000
 800d57e:	2300      	movs	r3, #0
 800d580:	e0a2      	b.n	800d6c8 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800d582:	222c      	movs	r2, #44	@ 0x2c
 800d584:	2100      	movs	r1, #0
 800d586:	4853      	ldr	r0, [pc, #332]	@ (800d6d4 <tud_rhport_init+0x188>)
 800d588:	f005 f99a 	bl	80128c0 <memset>
  _usbd_queued_setup = 0;
 800d58c:	4b52      	ldr	r3, [pc, #328]	@ (800d6d8 <tud_rhport_init+0x18c>)
 800d58e:	2200      	movs	r2, #0
 800d590:	701a      	strb	r2, [r3, #0]
 800d592:	4b52      	ldr	r3, [pc, #328]	@ (800d6dc <tud_rhport_init+0x190>)
 800d594:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800d596:	bf00      	nop
 800d598:	4b51      	ldr	r3, [pc, #324]	@ (800d6e0 <tud_rhport_init+0x194>)
 800d59a:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800d59c:	69bb      	ldr	r3, [r7, #24]
 800d59e:	3304      	adds	r3, #4
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f7ff f8d2 	bl	800c74a <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800d5a6:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800d5a8:	4a4e      	ldr	r2, [pc, #312]	@ (800d6e4 <tud_rhport_init+0x198>)
 800d5aa:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800d5ac:	4b4d      	ldr	r3, [pc, #308]	@ (800d6e4 <tud_rhport_init+0x198>)
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d10a      	bne.n	800d5ca <tud_rhport_init+0x7e>
 800d5b4:	4b46      	ldr	r3, [pc, #280]	@ (800d6d0 <tud_rhport_init+0x184>)
 800d5b6:	623b      	str	r3, [r7, #32]
 800d5b8:	6a3b      	ldr	r3, [r7, #32]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f003 0301 	and.w	r3, r3, #1
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d000      	beq.n	800d5c6 <tud_rhport_init+0x7a>
 800d5c4:	be00      	bkpt	0x0000
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	e07e      	b.n	800d6c8 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800d5ca:	4847      	ldr	r0, [pc, #284]	@ (800d6e8 <tud_rhport_init+0x19c>)
 800d5cc:	f7ff ff61 	bl	800d492 <usbd_app_driver_get_cb>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	4a46      	ldr	r2, [pc, #280]	@ (800d6ec <tud_rhport_init+0x1a0>)
 800d5d4:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800d5d6:	4b44      	ldr	r3, [pc, #272]	@ (800d6e8 <tud_rhport_init+0x19c>)
 800d5d8:	781b      	ldrb	r3, [r3, #0]
 800d5da:	2bfb      	cmp	r3, #251	@ 0xfb
 800d5dc:	d90a      	bls.n	800d5f4 <tud_rhport_init+0xa8>
 800d5de:	4b3c      	ldr	r3, [pc, #240]	@ (800d6d0 <tud_rhport_init+0x184>)
 800d5e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	f003 0301 	and.w	r3, r3, #1
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d000      	beq.n	800d5f0 <tud_rhport_init+0xa4>
 800d5ee:	be00      	bkpt	0x0000
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	e069      	b.n	800d6c8 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d5fa:	e03f      	b.n	800d67c <tud_rhport_init+0x130>
 800d5fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d600:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800d602:	2300      	movs	r3, #0
 800d604:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800d606:	4b38      	ldr	r3, [pc, #224]	@ (800d6e8 <tud_rhport_init+0x19c>)
 800d608:	781b      	ldrb	r3, [r3, #0]
 800d60a:	7cfa      	ldrb	r2, [r7, #19]
 800d60c:	429a      	cmp	r2, r3
 800d60e:	d209      	bcs.n	800d624 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 800d610:	4b36      	ldr	r3, [pc, #216]	@ (800d6ec <tud_rhport_init+0x1a0>)
 800d612:	6819      	ldr	r1, [r3, #0]
 800d614:	7cfa      	ldrb	r2, [r7, #19]
 800d616:	4613      	mov	r3, r2
 800d618:	00db      	lsls	r3, r3, #3
 800d61a:	4413      	add	r3, r2
 800d61c:	009b      	lsls	r3, r3, #2
 800d61e:	440b      	add	r3, r1
 800d620:	60fb      	str	r3, [r7, #12]
 800d622:	e00f      	b.n	800d644 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800d624:	4b30      	ldr	r3, [pc, #192]	@ (800d6e8 <tud_rhport_init+0x19c>)
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	7cfa      	ldrb	r2, [r7, #19]
 800d62a:	1ad3      	subs	r3, r2, r3
 800d62c:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d62e:	7cfb      	ldrb	r3, [r7, #19]
 800d630:	2b03      	cmp	r3, #3
 800d632:	d807      	bhi.n	800d644 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800d634:	7cfa      	ldrb	r2, [r7, #19]
 800d636:	4613      	mov	r3, r2
 800d638:	00db      	lsls	r3, r3, #3
 800d63a:	4413      	add	r3, r2
 800d63c:	009b      	lsls	r3, r3, #2
 800d63e:	4a2c      	ldr	r2, [pc, #176]	@ (800d6f0 <tud_rhport_init+0x1a4>)
 800d640:	4413      	add	r3, r2
 800d642:	60fb      	str	r3, [r7, #12]
  return driver;
 800d644:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800d646:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800d648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d003      	beq.n	800d656 <tud_rhport_init+0x10a>
 800d64e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d650:	685b      	ldr	r3, [r3, #4]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d10a      	bne.n	800d66c <tud_rhport_init+0x120>
 800d656:	4b1e      	ldr	r3, [pc, #120]	@ (800d6d0 <tud_rhport_init+0x184>)
 800d658:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	f003 0301 	and.w	r3, r3, #1
 800d662:	2b00      	cmp	r3, #0
 800d664:	d000      	beq.n	800d668 <tud_rhport_init+0x11c>
 800d666:	be00      	bkpt	0x0000
 800d668:	2300      	movs	r3, #0
 800d66a:	e02d      	b.n	800d6c8 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800d66c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d66e:	685b      	ldr	r3, [r3, #4]
 800d670:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d672:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d676:	3301      	adds	r3, #1
 800d678:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d67c:	4b1a      	ldr	r3, [pc, #104]	@ (800d6e8 <tud_rhport_init+0x19c>)
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	3304      	adds	r3, #4
 800d682:	b2db      	uxtb	r3, r3
 800d684:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d688:	429a      	cmp	r2, r3
 800d68a:	d3b7      	bcc.n	800d5fc <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800d68c:	4a19      	ldr	r2, [pc, #100]	@ (800d6f4 <tud_rhport_init+0x1a8>)
 800d68e:	79fb      	ldrb	r3, [r7, #7]
 800d690:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800d692:	79fb      	ldrb	r3, [r7, #7]
 800d694:	6839      	ldr	r1, [r7, #0]
 800d696:	4618      	mov	r0, r3
 800d698:	f002 fc34 	bl	800ff04 <dcd_init>
 800d69c:	4603      	mov	r3, r0
 800d69e:	f083 0301 	eor.w	r3, r3, #1
 800d6a2:	b2db      	uxtb	r3, r3
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d00a      	beq.n	800d6be <tud_rhport_init+0x172>
 800d6a8:	4b09      	ldr	r3, [pc, #36]	@ (800d6d0 <tud_rhport_init+0x184>)
 800d6aa:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f003 0301 	and.w	r3, r3, #1
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d000      	beq.n	800d6ba <tud_rhport_init+0x16e>
 800d6b8:	be00      	bkpt	0x0000
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	e004      	b.n	800d6c8 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800d6be:	79fb      	ldrb	r3, [r7, #7]
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f002 fcbd 	bl	8010040 <dcd_int_enable>

  return true;
 800d6c6:	2301      	movs	r3, #1
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3738      	adds	r7, #56	@ 0x38
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	e000edf0 	.word	0xe000edf0
 800d6d4:	20009fc8 	.word	0x20009fc8
 800d6d8:	20009ff4 	.word	0x20009ff4
 800d6dc:	20000030 	.word	0x20000030
 800d6e0:	20000038 	.word	0x20000038
 800d6e4:	2000a0c0 	.word	0x2000a0c0
 800d6e8:	20009ffc 	.word	0x20009ffc
 800d6ec:	20009ff8 	.word	0x20009ff8
 800d6f0:	08013acc 	.word	0x08013acc
 800d6f4:	2000002d 	.word	0x2000002d

0800d6f8 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b088      	sub	sp, #32
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	4603      	mov	r3, r0
 800d700:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d702:	2300      	movs	r3, #0
 800d704:	77fb      	strb	r3, [r7, #31]
 800d706:	e039      	b.n	800d77c <configuration_reset+0x84>
 800d708:	7ffb      	ldrb	r3, [r7, #31]
 800d70a:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800d70c:	2300      	movs	r3, #0
 800d70e:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800d710:	4b28      	ldr	r3, [pc, #160]	@ (800d7b4 <configuration_reset+0xbc>)
 800d712:	781b      	ldrb	r3, [r3, #0]
 800d714:	7cfa      	ldrb	r2, [r7, #19]
 800d716:	429a      	cmp	r2, r3
 800d718:	d209      	bcs.n	800d72e <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800d71a:	4b27      	ldr	r3, [pc, #156]	@ (800d7b8 <configuration_reset+0xc0>)
 800d71c:	6819      	ldr	r1, [r3, #0]
 800d71e:	7cfa      	ldrb	r2, [r7, #19]
 800d720:	4613      	mov	r3, r2
 800d722:	00db      	lsls	r3, r3, #3
 800d724:	4413      	add	r3, r2
 800d726:	009b      	lsls	r3, r3, #2
 800d728:	440b      	add	r3, r1
 800d72a:	60fb      	str	r3, [r7, #12]
 800d72c:	e00f      	b.n	800d74e <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800d72e:	4b21      	ldr	r3, [pc, #132]	@ (800d7b4 <configuration_reset+0xbc>)
 800d730:	781b      	ldrb	r3, [r3, #0]
 800d732:	7cfa      	ldrb	r2, [r7, #19]
 800d734:	1ad3      	subs	r3, r2, r3
 800d736:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d738:	7cfb      	ldrb	r3, [r7, #19]
 800d73a:	2b03      	cmp	r3, #3
 800d73c:	d807      	bhi.n	800d74e <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800d73e:	7cfa      	ldrb	r2, [r7, #19]
 800d740:	4613      	mov	r3, r2
 800d742:	00db      	lsls	r3, r3, #3
 800d744:	4413      	add	r3, r2
 800d746:	009b      	lsls	r3, r3, #2
 800d748:	4a1c      	ldr	r2, [pc, #112]	@ (800d7bc <configuration_reset+0xc4>)
 800d74a:	4413      	add	r3, r2
 800d74c:	60fb      	str	r3, [r7, #12]
  return driver;
 800d74e:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800d750:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800d752:	69bb      	ldr	r3, [r7, #24]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d109      	bne.n	800d76c <configuration_reset+0x74>
 800d758:	4b19      	ldr	r3, [pc, #100]	@ (800d7c0 <configuration_reset+0xc8>)
 800d75a:	617b      	str	r3, [r7, #20]
 800d75c:	697b      	ldr	r3, [r7, #20]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	f003 0301 	and.w	r3, r3, #1
 800d764:	2b00      	cmp	r3, #0
 800d766:	d020      	beq.n	800d7aa <configuration_reset+0xb2>
 800d768:	be00      	bkpt	0x0000
 800d76a:	e01e      	b.n	800d7aa <configuration_reset+0xb2>
    driver->reset(rhport);
 800d76c:	69bb      	ldr	r3, [r7, #24]
 800d76e:	68db      	ldr	r3, [r3, #12]
 800d770:	79fa      	ldrb	r2, [r7, #7]
 800d772:	4610      	mov	r0, r2
 800d774:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d776:	7ffb      	ldrb	r3, [r7, #31]
 800d778:	3301      	adds	r3, #1
 800d77a:	77fb      	strb	r3, [r7, #31]
 800d77c:	4b0d      	ldr	r3, [pc, #52]	@ (800d7b4 <configuration_reset+0xbc>)
 800d77e:	781b      	ldrb	r3, [r3, #0]
 800d780:	3304      	adds	r3, #4
 800d782:	b2db      	uxtb	r3, r3
 800d784:	7ffa      	ldrb	r2, [r7, #31]
 800d786:	429a      	cmp	r2, r3
 800d788:	d3be      	bcc.n	800d708 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800d78a:	222c      	movs	r2, #44	@ 0x2c
 800d78c:	2100      	movs	r1, #0
 800d78e:	480d      	ldr	r0, [pc, #52]	@ (800d7c4 <configuration_reset+0xcc>)
 800d790:	f005 f896 	bl	80128c0 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800d794:	2210      	movs	r2, #16
 800d796:	21ff      	movs	r1, #255	@ 0xff
 800d798:	480b      	ldr	r0, [pc, #44]	@ (800d7c8 <configuration_reset+0xd0>)
 800d79a:	f005 f891 	bl	80128c0 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800d79e:	220c      	movs	r2, #12
 800d7a0:	21ff      	movs	r1, #255	@ 0xff
 800d7a2:	480a      	ldr	r0, [pc, #40]	@ (800d7cc <configuration_reset+0xd4>)
 800d7a4:	f005 f88c 	bl	80128c0 <memset>
 800d7a8:	e000      	b.n	800d7ac <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800d7aa:	bf00      	nop
}
 800d7ac:	3720      	adds	r7, #32
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bd80      	pop	{r7, pc}
 800d7b2:	bf00      	nop
 800d7b4:	20009ffc 	.word	0x20009ffc
 800d7b8:	20009ff8 	.word	0x20009ff8
 800d7bc:	08013acc 	.word	0x08013acc
 800d7c0:	e000edf0 	.word	0xe000edf0
 800d7c4:	20009fc8 	.word	0x20009fc8
 800d7c8:	20009fcc 	.word	0x20009fcc
 800d7cc:	20009fdc 	.word	0x20009fdc

0800d7d0 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800d7da:	79fb      	ldrb	r3, [r7, #7]
 800d7dc:	4618      	mov	r0, r3
 800d7de:	f7ff ff8b 	bl	800d6f8 <configuration_reset>
  usbd_control_reset();
 800d7e2:	f001 fdd7 	bl	800f394 <usbd_control_reset>
}
 800d7e6:	bf00      	nop
 800d7e8:	3708      	adds	r7, #8
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
	...

0800d7f0 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800d7f0:	b590      	push	{r4, r7, lr}
 800d7f2:	b093      	sub	sp, #76	@ 0x4c
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	460b      	mov	r3, r1
 800d7fa:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800d7fc:	f7ff fe96 	bl	800d52c <tud_inited>
 800d800:	4603      	mov	r3, r0
 800d802:	f083 0301 	eor.w	r3, r3, #1
 800d806:	b2db      	uxtb	r3, r3
 800d808:	2b00      	cmp	r3, #0
 800d80a:	f040 8191 	bne.w	800db30 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800d80e:	4bb5      	ldr	r3, [pc, #724]	@ (800dae4 <tud_task_ext+0x2f4>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	633b      	str	r3, [r7, #48]	@ 0x30
 800d814:	f107 030c 	add.w	r3, r7, #12
 800d818:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800d81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	2000      	movs	r0, #0
 800d824:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800d826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d828:	3304      	adds	r3, #4
 800d82a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d82c:	4618      	mov	r0, r3
 800d82e:	f7ff fc5a 	bl	800d0e6 <tu_fifo_read>
 800d832:	4603      	mov	r3, r0
 800d834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 800d838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	2001      	movs	r0, #1
 800d83e:	4798      	blx	r3

  return success;
 800d840:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d844:	f083 0301 	eor.w	r3, r3, #1
 800d848:	b2db      	uxtb	r3, r3
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	f040 8172 	bne.w	800db34 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 800d850:	7b7b      	ldrb	r3, [r7, #13]
 800d852:	3b01      	subs	r3, #1
 800d854:	2b07      	cmp	r3, #7
 800d856:	f200 8153 	bhi.w	800db00 <tud_task_ext+0x310>
 800d85a:	a201      	add	r2, pc, #4	@ (adr r2, 800d860 <tud_task_ext+0x70>)
 800d85c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d860:	0800d881 	.word	0x0800d881
 800d864:	0800d891 	.word	0x0800d891
 800d868:	0800dab3 	.word	0x0800dab3
 800d86c:	0800da65 	.word	0x0800da65
 800d870:	0800da8f 	.word	0x0800da8f
 800d874:	0800d89f 	.word	0x0800d89f
 800d878:	0800d94f 	.word	0x0800d94f
 800d87c:	0800daa3 	.word	0x0800daa3
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800d880:	7b3b      	ldrb	r3, [r7, #12]
 800d882:	4618      	mov	r0, r3
 800d884:	f7ff ffa4 	bl	800d7d0 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800d888:	7c3a      	ldrb	r2, [r7, #16]
 800d88a:	4b97      	ldr	r3, [pc, #604]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d88c:	709a      	strb	r2, [r3, #2]
        break;
 800d88e:	e14e      	b.n	800db2e <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800d890:	7b3b      	ldrb	r3, [r7, #12]
 800d892:	4618      	mov	r0, r3
 800d894:	f7ff ff9c 	bl	800d7d0 <usbd_reset>
        tud_umount_cb();
 800d898:	f7ff fdc7 	bl	800d42a <tud_umount_cb>
        break;
 800d89c:	e147      	b.n	800db2e <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800d89e:	4b93      	ldr	r3, [pc, #588]	@ (800daec <tud_task_ext+0x2fc>)
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	b2db      	uxtb	r3, r3
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d10a      	bne.n	800d8be <tud_task_ext+0xce>
 800d8a8:	4b91      	ldr	r3, [pc, #580]	@ (800daf0 <tud_task_ext+0x300>)
 800d8aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f003 0301 	and.w	r3, r3, #1
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f000 813f 	beq.w	800db38 <tud_task_ext+0x348>
 800d8ba:	be00      	bkpt	0x0000
 800d8bc:	e13c      	b.n	800db38 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800d8be:	4b8b      	ldr	r3, [pc, #556]	@ (800daec <tud_task_ext+0x2fc>)
 800d8c0:	781b      	ldrb	r3, [r3, #0]
 800d8c2:	b2db      	uxtb	r3, r3
 800d8c4:	3b01      	subs	r3, #1
 800d8c6:	b2da      	uxtb	r2, r3
 800d8c8:	4b88      	ldr	r3, [pc, #544]	@ (800daec <tud_task_ext+0x2fc>)
 800d8ca:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800d8cc:	4b87      	ldr	r3, [pc, #540]	@ (800daec <tud_task_ext+0x2fc>)
 800d8ce:	781b      	ldrb	r3, [r3, #0]
 800d8d0:	b2db      	uxtb	r3, r3
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	f040 811e 	bne.w	800db14 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800d8d8:	4a83      	ldr	r2, [pc, #524]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d8da:	7813      	ldrb	r3, [r2, #0]
 800d8dc:	f043 0301 	orr.w	r3, r3, #1
 800d8e0:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800d8e2:	4a81      	ldr	r2, [pc, #516]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d8e4:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d8e8:	f023 0301 	bic.w	r3, r3, #1
 800d8ec:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800d8f0:	4a7d      	ldr	r2, [pc, #500]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d8f2:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d8f6:	f023 0304 	bic.w	r3, r3, #4
 800d8fa:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800d8fe:	4a7a      	ldr	r2, [pc, #488]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d900:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800d904:	f023 0301 	bic.w	r3, r3, #1
 800d908:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 800d90c:	4a76      	ldr	r2, [pc, #472]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d90e:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800d912:	f023 0304 	bic.w	r3, r3, #4
 800d916:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800d91a:	7b3a      	ldrb	r2, [r7, #12]
 800d91c:	f107 030c 	add.w	r3, r7, #12
 800d920:	3304      	adds	r3, #4
 800d922:	4619      	mov	r1, r3
 800d924:	4610      	mov	r0, r2
 800d926:	f000 f927 	bl	800db78 <process_control_request>
 800d92a:	4603      	mov	r3, r0
 800d92c:	f083 0301 	eor.w	r3, r3, #1
 800d930:	b2db      	uxtb	r3, r3
 800d932:	2b00      	cmp	r3, #0
 800d934:	f000 80f0 	beq.w	800db18 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800d938:	7b3b      	ldrb	r3, [r7, #12]
 800d93a:	2100      	movs	r1, #0
 800d93c:	4618      	mov	r0, r3
 800d93e:	f002 fe07 	bl	8010550 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800d942:	7b3b      	ldrb	r3, [r7, #12]
 800d944:	2180      	movs	r1, #128	@ 0x80
 800d946:	4618      	mov	r0, r3
 800d948:	f002 fe02 	bl	8010550 <dcd_edpt_stall>
        }
        break;
 800d94c:	e0e4      	b.n	800db18 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800d94e:	7c3b      	ldrb	r3, [r7, #16]
 800d950:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d954:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d958:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d95c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d960:	f003 030f 	and.w	r3, r3, #15
 800d964:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800d966:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800d96a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d96e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d972:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d976:	09db      	lsrs	r3, r3, #7
 800d978:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800d97a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800d97e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d982:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d986:	4958      	ldr	r1, [pc, #352]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d988:	0052      	lsls	r2, r2, #1
 800d98a:	440a      	add	r2, r1
 800d98c:	4413      	add	r3, r2
 800d98e:	f103 0220 	add.w	r2, r3, #32
 800d992:	7813      	ldrb	r3, [r2, #0]
 800d994:	f023 0301 	bic.w	r3, r3, #1
 800d998:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800d99a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d99e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d9a2:	4951      	ldr	r1, [pc, #324]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d9a4:	0052      	lsls	r2, r2, #1
 800d9a6:	440a      	add	r2, r1
 800d9a8:	4413      	add	r3, r2
 800d9aa:	f103 0220 	add.w	r2, r3, #32
 800d9ae:	7813      	ldrb	r3, [r2, #0]
 800d9b0:	f023 0304 	bic.w	r3, r3, #4
 800d9b4:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 800d9b6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d107      	bne.n	800d9ce <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800d9be:	7b38      	ldrb	r0, [r7, #12]
 800d9c0:	7c7a      	ldrb	r2, [r7, #17]
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800d9c8:	f001 fd1a 	bl	800f400 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800d9cc:	e0af      	b.n	800db2e <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800d9ce:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d9d2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d9d6:	4944      	ldr	r1, [pc, #272]	@ (800dae8 <tud_task_ext+0x2f8>)
 800d9d8:	0052      	lsls	r2, r2, #1
 800d9da:	440a      	add	r2, r1
 800d9dc:	4413      	add	r3, r2
 800d9de:	3314      	adds	r3, #20
 800d9e0:	781b      	ldrb	r3, [r3, #0]
 800d9e2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800d9ea:	4b42      	ldr	r3, [pc, #264]	@ (800daf4 <tud_task_ext+0x304>)
 800d9ec:	781b      	ldrb	r3, [r3, #0]
 800d9ee:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800d9f2:	429a      	cmp	r2, r3
 800d9f4:	d20a      	bcs.n	800da0c <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 800d9f6:	4b40      	ldr	r3, [pc, #256]	@ (800daf8 <tud_task_ext+0x308>)
 800d9f8:	6819      	ldr	r1, [r3, #0]
 800d9fa:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800d9fe:	4613      	mov	r3, r2
 800da00:	00db      	lsls	r3, r3, #3
 800da02:	4413      	add	r3, r2
 800da04:	009b      	lsls	r3, r3, #2
 800da06:	440b      	add	r3, r1
 800da08:	623b      	str	r3, [r7, #32]
 800da0a:	e013      	b.n	800da34 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 800da0c:	4b39      	ldr	r3, [pc, #228]	@ (800daf4 <tud_task_ext+0x304>)
 800da0e:	781b      	ldrb	r3, [r3, #0]
 800da10:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800da14:	1ad3      	subs	r3, r2, r3
 800da16:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800da1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800da1e:	2b03      	cmp	r3, #3
 800da20:	d808      	bhi.n	800da34 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 800da22:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800da26:	4613      	mov	r3, r2
 800da28:	00db      	lsls	r3, r3, #3
 800da2a:	4413      	add	r3, r2
 800da2c:	009b      	lsls	r3, r3, #2
 800da2e:	4a33      	ldr	r2, [pc, #204]	@ (800dafc <tud_task_ext+0x30c>)
 800da30:	4413      	add	r3, r2
 800da32:	623b      	str	r3, [r7, #32]
  return driver;
 800da34:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800da36:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 800da38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d109      	bne.n	800da52 <tud_task_ext+0x262>
 800da3e:	4b2c      	ldr	r3, [pc, #176]	@ (800daf0 <tud_task_ext+0x300>)
 800da40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	f003 0301 	and.w	r3, r3, #1
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d076      	beq.n	800db3c <tud_task_ext+0x34c>
 800da4e:	be00      	bkpt	0x0000
 800da50:	e074      	b.n	800db3c <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800da52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da54:	699c      	ldr	r4, [r3, #24]
 800da56:	7b38      	ldrb	r0, [r7, #12]
 800da58:	7c7a      	ldrb	r2, [r7, #17]
 800da5a:	697b      	ldr	r3, [r7, #20]
 800da5c:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800da60:	47a0      	blx	r4
        break;
 800da62:	e064      	b.n	800db2e <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800da64:	4b20      	ldr	r3, [pc, #128]	@ (800dae8 <tud_task_ext+0x2f8>)
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800da6c:	b2db      	uxtb	r3, r3
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d054      	beq.n	800db1c <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800da72:	4b1d      	ldr	r3, [pc, #116]	@ (800dae8 <tud_task_ext+0x2f8>)
 800da74:	781b      	ldrb	r3, [r3, #0]
 800da76:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800da7a:	b2db      	uxtb	r3, r3
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	bf14      	ite	ne
 800da80:	2301      	movne	r3, #1
 800da82:	2300      	moveq	r3, #0
 800da84:	b2db      	uxtb	r3, r3
 800da86:	4618      	mov	r0, r3
 800da88:	f7ff fcd6 	bl	800d438 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800da8c:	e046      	b.n	800db1c <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800da8e:	4b16      	ldr	r3, [pc, #88]	@ (800dae8 <tud_task_ext+0x2f8>)
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800da96:	b2db      	uxtb	r3, r3
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d041      	beq.n	800db20 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800da9c:	f7ff fcd7 	bl	800d44e <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800daa0:	e03e      	b.n	800db20 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d03d      	beq.n	800db24 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 800daa8:	693b      	ldr	r3, [r7, #16]
 800daaa:	697a      	ldr	r2, [r7, #20]
 800daac:	4610      	mov	r0, r2
 800daae:	4798      	blx	r3
        }
        break;
 800dab0:	e038      	b.n	800db24 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800dab2:	4b0d      	ldr	r3, [pc, #52]	@ (800dae8 <tud_task_ext+0x2f8>)
 800dab4:	78db      	ldrb	r3, [r3, #3]
 800dab6:	b2db      	uxtb	r3, r3
 800dab8:	61fb      	str	r3, [r7, #28]
 800daba:	2300      	movs	r3, #0
 800dabc:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800dabe:	7efb      	ldrb	r3, [r7, #27]
 800dac0:	69fa      	ldr	r2, [r7, #28]
 800dac2:	fa22 f303 	lsr.w	r3, r2, r3
 800dac6:	f003 0301 	and.w	r3, r3, #1
 800daca:	2b00      	cmp	r3, #0
 800dacc:	bf14      	ite	ne
 800dace:	2301      	movne	r3, #1
 800dad0:	2300      	moveq	r3, #0
 800dad2:	b2db      	uxtb	r3, r3
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d027      	beq.n	800db28 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 800dad8:	693b      	ldr	r3, [r7, #16]
 800dada:	4618      	mov	r0, r3
 800dadc:	f7ff fc78 	bl	800d3d0 <tud_sof_cb>
        }
      break;
 800dae0:	e022      	b.n	800db28 <tud_task_ext+0x338>
 800dae2:	bf00      	nop
 800dae4:	2000a0c0 	.word	0x2000a0c0
 800dae8:	20009fc8 	.word	0x20009fc8
 800daec:	20009ff4 	.word	0x20009ff4
 800daf0:	e000edf0 	.word	0xe000edf0
 800daf4:	20009ffc 	.word	0x20009ffc
 800daf8:	20009ff8 	.word	0x20009ff8
 800dafc:	08013acc 	.word	0x08013acc

      default:
        TU_BREAKPOINT();
 800db00:	4b10      	ldr	r3, [pc, #64]	@ (800db44 <tud_task_ext+0x354>)
 800db02:	637b      	str	r3, [r7, #52]	@ 0x34
 800db04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	f003 0301 	and.w	r3, r3, #1
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d00d      	beq.n	800db2c <tud_task_ext+0x33c>
 800db10:	be00      	bkpt	0x0000
        break;
 800db12:	e00b      	b.n	800db2c <tud_task_ext+0x33c>
          break;
 800db14:	bf00      	nop
 800db16:	e67a      	b.n	800d80e <tud_task_ext+0x1e>
        break;
 800db18:	bf00      	nop
 800db1a:	e678      	b.n	800d80e <tud_task_ext+0x1e>
        break;
 800db1c:	bf00      	nop
 800db1e:	e676      	b.n	800d80e <tud_task_ext+0x1e>
        break;
 800db20:	bf00      	nop
 800db22:	e674      	b.n	800d80e <tud_task_ext+0x1e>
        break;
 800db24:	bf00      	nop
 800db26:	e672      	b.n	800d80e <tud_task_ext+0x1e>
      break;
 800db28:	bf00      	nop
 800db2a:	e670      	b.n	800d80e <tud_task_ext+0x1e>
        break;
 800db2c:	bf00      	nop
  while (1) {
 800db2e:	e66e      	b.n	800d80e <tud_task_ext+0x1e>
    return;
 800db30:	bf00      	nop
 800db32:	e004      	b.n	800db3e <tud_task_ext+0x34e>
      return;
 800db34:	bf00      	nop
 800db36:	e002      	b.n	800db3e <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800db38:	bf00      	nop
 800db3a:	e000      	b.n	800db3e <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 800db3c:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800db3e:	374c      	adds	r7, #76	@ 0x4c
 800db40:	46bd      	mov	sp, r7
 800db42:	bd90      	pop	{r4, r7, pc}
 800db44:	e000edf0 	.word	0xe000edf0

0800db48 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 800db48:	b580      	push	{r7, lr}
 800db4a:	b084      	sub	sp, #16
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	4603      	mov	r3, r0
 800db50:	60b9      	str	r1, [r7, #8]
 800db52:	607a      	str	r2, [r7, #4]
 800db54:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	695b      	ldr	r3, [r3, #20]
 800db5a:	4618      	mov	r0, r3
 800db5c:	f001 fc26 	bl	800f3ac <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	695b      	ldr	r3, [r3, #20]
 800db64:	7bf8      	ldrb	r0, [r7, #15]
 800db66:	687a      	ldr	r2, [r7, #4]
 800db68:	2101      	movs	r1, #1
 800db6a:	4798      	blx	r3
 800db6c:	4603      	mov	r3, r0
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3710      	adds	r7, #16
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}
	...

0800db78 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 800db78:	b580      	push	{r7, lr}
 800db7a:	b09a      	sub	sp, #104	@ 0x68
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	4603      	mov	r3, r0
 800db80:	6039      	str	r1, [r7, #0]
 800db82:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800db84:	2000      	movs	r0, #0
 800db86:	f001 fc11 	bl	800f3ac <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	781b      	ldrb	r3, [r3, #0]
 800db8e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800db92:	b2db      	uxtb	r3, r3
 800db94:	2b60      	cmp	r3, #96	@ 0x60
 800db96:	d10a      	bne.n	800dbae <process_control_request+0x36>
 800db98:	4ba8      	ldr	r3, [pc, #672]	@ (800de3c <process_control_request+0x2c4>)
 800db9a:	633b      	str	r3, [r7, #48]	@ 0x30
 800db9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f003 0301 	and.w	r3, r3, #1
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d000      	beq.n	800dbaa <process_control_request+0x32>
 800dba8:	be00      	bkpt	0x0000
 800dbaa:	2300      	movs	r3, #0
 800dbac:	e2cf      	b.n	800e14e <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	781b      	ldrb	r3, [r3, #0]
 800dbb2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dbb6:	b2db      	uxtb	r3, r3
 800dbb8:	2b40      	cmp	r3, #64	@ 0x40
 800dbba:	d10a      	bne.n	800dbd2 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800dbbc:	48a0      	ldr	r0, [pc, #640]	@ (800de40 <process_control_request+0x2c8>)
 800dbbe:	f001 fbf5 	bl	800f3ac <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800dbc2:	79fb      	ldrb	r3, [r7, #7]
 800dbc4:	683a      	ldr	r2, [r7, #0]
 800dbc6:	2101      	movs	r1, #1
 800dbc8:	4618      	mov	r0, r3
 800dbca:	f7ff fc47 	bl	800d45c <tud_vendor_control_xfer_cb>
 800dbce:	4603      	mov	r3, r0
 800dbd0:	e2bd      	b.n	800e14e <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	781b      	ldrb	r3, [r3, #0]
 800dbd6:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800dbda:	b2db      	uxtb	r3, r3
 800dbdc:	2b02      	cmp	r3, #2
 800dbde:	f000 81d5 	beq.w	800df8c <process_control_request+0x414>
 800dbe2:	2b02      	cmp	r3, #2
 800dbe4:	f300 82a6 	bgt.w	800e134 <process_control_request+0x5bc>
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d003      	beq.n	800dbf4 <process_control_request+0x7c>
 800dbec:	2b01      	cmp	r3, #1
 800dbee:	f000 8157 	beq.w	800dea0 <process_control_request+0x328>
 800dbf2:	e29f      	b.n	800e134 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	781b      	ldrb	r3, [r3, #0]
 800dbf8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dbfc:	b2db      	uxtb	r3, r3
 800dbfe:	2b20      	cmp	r3, #32
 800dc00:	d14a      	bne.n	800dc98 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	889b      	ldrh	r3, [r3, #4]
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800dc0a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dc0c:	b2db      	uxtb	r3, r3
 800dc0e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800dc12:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dc16:	2b0f      	cmp	r3, #15
 800dc18:	d901      	bls.n	800dc1e <process_control_request+0xa6>
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	e297      	b.n	800e14e <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dc1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dc22:	4a88      	ldr	r2, [pc, #544]	@ (800de44 <process_control_request+0x2cc>)
 800dc24:	4413      	add	r3, r2
 800dc26:	791b      	ldrb	r3, [r3, #4]
 800dc28:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800dc30:	4b85      	ldr	r3, [pc, #532]	@ (800de48 <process_control_request+0x2d0>)
 800dc32:	781b      	ldrb	r3, [r3, #0]
 800dc34:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d20a      	bcs.n	800dc52 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800dc3c:	4b83      	ldr	r3, [pc, #524]	@ (800de4c <process_control_request+0x2d4>)
 800dc3e:	6819      	ldr	r1, [r3, #0]
 800dc40:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc44:	4613      	mov	r3, r2
 800dc46:	00db      	lsls	r3, r3, #3
 800dc48:	4413      	add	r3, r2
 800dc4a:	009b      	lsls	r3, r3, #2
 800dc4c:	440b      	add	r3, r1
 800dc4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc50:	e013      	b.n	800dc7a <process_control_request+0x102>
    drvid -= _app_driver_count;
 800dc52:	4b7d      	ldr	r3, [pc, #500]	@ (800de48 <process_control_request+0x2d0>)
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc5a:	1ad3      	subs	r3, r2, r3
 800dc5c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800dc60:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800dc64:	2b03      	cmp	r3, #3
 800dc66:	d808      	bhi.n	800dc7a <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 800dc68:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc6c:	4613      	mov	r3, r2
 800dc6e:	00db      	lsls	r3, r3, #3
 800dc70:	4413      	add	r3, r2
 800dc72:	009b      	lsls	r3, r3, #2
 800dc74:	4a76      	ldr	r2, [pc, #472]	@ (800de50 <process_control_request+0x2d8>)
 800dc76:	4413      	add	r3, r2
 800dc78:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800dc7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dc7c:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800dc7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d101      	bne.n	800dc88 <process_control_request+0x110>
 800dc84:	2300      	movs	r3, #0
 800dc86:	e262      	b.n	800e14e <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800dc88:	79fb      	ldrb	r3, [r7, #7]
 800dc8a:	683a      	ldr	r2, [r7, #0]
 800dc8c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800dc8e:	4618      	mov	r0, r3
 800dc90:	f7ff ff5a 	bl	800db48 <invoke_class_control>
 800dc94:	4603      	mov	r3, r0
 800dc96:	e25a      	b.n	800e14e <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	781b      	ldrb	r3, [r3, #0]
 800dc9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dca0:	b2db      	uxtb	r3, r3
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d00a      	beq.n	800dcbc <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 800dca6:	4b65      	ldr	r3, [pc, #404]	@ (800de3c <process_control_request+0x2c4>)
 800dca8:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	f003 0301 	and.w	r3, r3, #1
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d000      	beq.n	800dcb8 <process_control_request+0x140>
 800dcb6:	be00      	bkpt	0x0000
        return false;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	e248      	b.n	800e14e <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	785b      	ldrb	r3, [r3, #1]
 800dcc0:	2b09      	cmp	r3, #9
 800dcc2:	f200 80e0 	bhi.w	800de86 <process_control_request+0x30e>
 800dcc6:	a201      	add	r2, pc, #4	@ (adr r2, 800dccc <process_control_request+0x154>)
 800dcc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dccc:	0800de55 	.word	0x0800de55
 800dcd0:	0800de19 	.word	0x0800de19
 800dcd4:	0800de87 	.word	0x0800de87
 800dcd8:	0800ddf3 	.word	0x0800ddf3
 800dcdc:	0800de87 	.word	0x0800de87
 800dce0:	0800dcf5 	.word	0x0800dcf5
 800dce4:	0800ddd9 	.word	0x0800ddd9
 800dce8:	0800de87 	.word	0x0800de87
 800dcec:	0800dd19 	.word	0x0800dd19
 800dcf0:	0800dd31 	.word	0x0800dd31
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800dcf4:	6838      	ldr	r0, [r7, #0]
 800dcf6:	f001 fb69 	bl	800f3cc <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	885b      	ldrh	r3, [r3, #2]
 800dcfe:	b29b      	uxth	r3, r3
 800dd00:	b2da      	uxtb	r2, r3
 800dd02:	79fb      	ldrb	r3, [r7, #7]
 800dd04:	4611      	mov	r1, r2
 800dd06:	4618      	mov	r0, r3
 800dd08:	f002 f9ea 	bl	80100e0 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800dd0c:	4a4d      	ldr	r2, [pc, #308]	@ (800de44 <process_control_request+0x2cc>)
 800dd0e:	7813      	ldrb	r3, [r2, #0]
 800dd10:	f043 0302 	orr.w	r3, r3, #2
 800dd14:	7013      	strb	r3, [r2, #0]
        break;
 800dd16:	e0c2      	b.n	800de9e <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800dd18:	4b4a      	ldr	r3, [pc, #296]	@ (800de44 <process_control_request+0x2cc>)
 800dd1a:	785b      	ldrb	r3, [r3, #1]
 800dd1c:	b2db      	uxtb	r3, r3
 800dd1e:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800dd20:	f107 0213 	add.w	r2, r7, #19
 800dd24:	79f8      	ldrb	r0, [r7, #7]
 800dd26:	2301      	movs	r3, #1
 800dd28:	6839      	ldr	r1, [r7, #0]
 800dd2a:	f001 fac3 	bl	800f2b4 <tud_control_xfer>
        }
        break;
 800dd2e:	e0b6      	b.n	800de9e <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	885b      	ldrh	r3, [r3, #2]
 800dd34:	b29b      	uxth	r3, r3
 800dd36:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800dd3a:	4b42      	ldr	r3, [pc, #264]	@ (800de44 <process_control_request+0x2cc>)
 800dd3c:	785b      	ldrb	r3, [r3, #1]
 800dd3e:	b2db      	uxtb	r3, r3
 800dd40:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d041      	beq.n	800ddcc <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 800dd48:	4b3e      	ldr	r3, [pc, #248]	@ (800de44 <process_control_request+0x2cc>)
 800dd4a:	785b      	ldrb	r3, [r3, #1]
 800dd4c:	b2db      	uxtb	r3, r3
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d014      	beq.n	800dd7c <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800dd52:	79fb      	ldrb	r3, [r7, #7]
 800dd54:	2100      	movs	r1, #0
 800dd56:	4618      	mov	r0, r3
 800dd58:	f002 fa40 	bl	80101dc <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800dd5c:	79fb      	ldrb	r3, [r7, #7]
 800dd5e:	4618      	mov	r0, r3
 800dd60:	f002 faa4 	bl	80102ac <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800dd64:	4b37      	ldr	r3, [pc, #220]	@ (800de44 <process_control_request+0x2cc>)
 800dd66:	789b      	ldrb	r3, [r3, #2]
 800dd68:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800dd6c:	79fb      	ldrb	r3, [r7, #7]
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f7ff fcc2 	bl	800d6f8 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800dd74:	4a33      	ldr	r2, [pc, #204]	@ (800de44 <process_control_request+0x2cc>)
 800dd76:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800dd7a:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800dd7c:	4a31      	ldr	r2, [pc, #196]	@ (800de44 <process_control_request+0x2cc>)
 800dd7e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dd82:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 800dd84:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d102      	bne.n	800dd92 <process_control_request+0x21a>
              tud_umount_cb();
 800dd8c:	f7ff fb4d 	bl	800d42a <tud_umount_cb>
 800dd90:	e01c      	b.n	800ddcc <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800dd92:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800dd96:	79fb      	ldrb	r3, [r7, #7]
 800dd98:	4611      	mov	r1, r2
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f000 f9e0 	bl	800e160 <process_set_config>
 800dda0:	4603      	mov	r3, r0
 800dda2:	f083 0301 	eor.w	r3, r3, #1
 800dda6:	b2db      	uxtb	r3, r3
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d00d      	beq.n	800ddc8 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800ddac:	4b25      	ldr	r3, [pc, #148]	@ (800de44 <process_control_request+0x2cc>)
 800ddae:	2200      	movs	r2, #0
 800ddb0:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800ddb2:	4b22      	ldr	r3, [pc, #136]	@ (800de3c <process_control_request+0x2c4>)
 800ddb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ddb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	f003 0301 	and.w	r3, r3, #1
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d000      	beq.n	800ddc4 <process_control_request+0x24c>
 800ddc2:	be00      	bkpt	0x0000
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	e1c2      	b.n	800e14e <process_control_request+0x5d6>
              }
              tud_mount_cb();
 800ddc8:	f7ff fb28 	bl	800d41c <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800ddcc:	79fb      	ldrb	r3, [r7, #7]
 800ddce:	6839      	ldr	r1, [r7, #0]
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	f001 f9eb 	bl	800f1ac <tud_control_status>
        }
        break;
 800ddd6:	e062      	b.n	800de9e <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800ddd8:	79fb      	ldrb	r3, [r7, #7]
 800ddda:	6839      	ldr	r1, [r7, #0]
 800dddc:	4618      	mov	r0, r3
 800ddde:	f000 fafb 	bl	800e3d8 <process_get_descriptor>
 800dde2:	4603      	mov	r3, r0
 800dde4:	f083 0301 	eor.w	r3, r3, #1
 800dde8:	b2db      	uxtb	r3, r3
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d056      	beq.n	800de9c <process_control_request+0x324>
 800ddee:	2300      	movs	r3, #0
 800ddf0:	e1ad      	b.n	800e14e <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800ddf2:	683b      	ldr	r3, [r7, #0]
 800ddf4:	885b      	ldrh	r3, [r3, #2]
 800ddf6:	b29b      	uxth	r3, r3
 800ddf8:	2b01      	cmp	r3, #1
 800ddfa:	d10b      	bne.n	800de14 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 800ddfc:	4a11      	ldr	r2, [pc, #68]	@ (800de44 <process_control_request+0x2cc>)
 800ddfe:	7813      	ldrb	r3, [r2, #0]
 800de00:	f043 0308 	orr.w	r3, r3, #8
 800de04:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800de06:	79fb      	ldrb	r3, [r7, #7]
 800de08:	6839      	ldr	r1, [r7, #0]
 800de0a:	4618      	mov	r0, r3
 800de0c:	f001 f9ce 	bl	800f1ac <tud_control_status>
              break;
 800de10:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800de12:	e044      	b.n	800de9e <process_control_request+0x326>
            default: return false;
 800de14:	2300      	movs	r3, #0
 800de16:	e19a      	b.n	800e14e <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	885b      	ldrh	r3, [r3, #2]
 800de1c:	b29b      	uxth	r3, r3
 800de1e:	2b01      	cmp	r3, #1
 800de20:	d001      	beq.n	800de26 <process_control_request+0x2ae>
 800de22:	2300      	movs	r3, #0
 800de24:	e193      	b.n	800e14e <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800de26:	4a07      	ldr	r2, [pc, #28]	@ (800de44 <process_control_request+0x2cc>)
 800de28:	7813      	ldrb	r3, [r2, #0]
 800de2a:	f023 0308 	bic.w	r3, r3, #8
 800de2e:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800de30:	79fb      	ldrb	r3, [r7, #7]
 800de32:	6839      	ldr	r1, [r7, #0]
 800de34:	4618      	mov	r0, r3
 800de36:	f001 f9b9 	bl	800f1ac <tud_control_status>
          break;
 800de3a:	e030      	b.n	800de9e <process_control_request+0x326>
 800de3c:	e000edf0 	.word	0xe000edf0
 800de40:	0800d45d 	.word	0x0800d45d
 800de44:	20009fc8 	.word	0x20009fc8
 800de48:	20009ffc 	.word	0x20009ffc
 800de4c:	20009ff8 	.word	0x20009ff8
 800de50:	08013acc 	.word	0x08013acc

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800de54:	4b9b      	ldr	r3, [pc, #620]	@ (800e0c4 <process_control_request+0x54c>)
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	095b      	lsrs	r3, r3, #5
 800de5a:	b2db      	uxtb	r3, r3
 800de5c:	f003 0301 	and.w	r3, r3, #1
 800de60:	b29a      	uxth	r2, r3
 800de62:	4b98      	ldr	r3, [pc, #608]	@ (800e0c4 <process_control_request+0x54c>)
 800de64:	781b      	ldrb	r3, [r3, #0]
 800de66:	089b      	lsrs	r3, r3, #2
 800de68:	b2db      	uxtb	r3, r3
 800de6a:	f003 0302 	and.w	r3, r3, #2
 800de6e:	b29b      	uxth	r3, r3
 800de70:	4313      	orrs	r3, r2
 800de72:	b29b      	uxth	r3, r3
 800de74:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800de76:	f107 0210 	add.w	r2, r7, #16
 800de7a:	79f8      	ldrb	r0, [r7, #7]
 800de7c:	2302      	movs	r3, #2
 800de7e:	6839      	ldr	r1, [r7, #0]
 800de80:	f001 fa18 	bl	800f2b4 <tud_control_xfer>
          break;
 800de84:	e00b      	b.n	800de9e <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800de86:	4b90      	ldr	r3, [pc, #576]	@ (800e0c8 <process_control_request+0x550>)
 800de88:	647b      	str	r3, [r7, #68]	@ 0x44
 800de8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	f003 0301 	and.w	r3, r3, #1
 800de92:	2b00      	cmp	r3, #0
 800de94:	d000      	beq.n	800de98 <process_control_request+0x320>
 800de96:	be00      	bkpt	0x0000
 800de98:	2300      	movs	r3, #0
 800de9a:	e158      	b.n	800e14e <process_control_request+0x5d6>
        break;
 800de9c:	bf00      	nop
      }
    break;
 800de9e:	e155      	b.n	800e14c <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	889b      	ldrh	r3, [r3, #4]
 800dea4:	b29b      	uxth	r3, r3
 800dea6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800dea8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800deaa:	b2db      	uxtb	r3, r3
 800deac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800deb0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800deb4:	2b0f      	cmp	r3, #15
 800deb6:	d901      	bls.n	800debc <process_control_request+0x344>
 800deb8:	2300      	movs	r3, #0
 800deba:	e148      	b.n	800e14e <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800debc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dec0:	4a80      	ldr	r2, [pc, #512]	@ (800e0c4 <process_control_request+0x54c>)
 800dec2:	4413      	add	r3, r2
 800dec4:	791b      	ldrb	r3, [r3, #4]
 800dec6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 800deca:	2300      	movs	r3, #0
 800decc:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800dece:	4b7f      	ldr	r3, [pc, #508]	@ (800e0cc <process_control_request+0x554>)
 800ded0:	781b      	ldrb	r3, [r3, #0]
 800ded2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800ded6:	429a      	cmp	r2, r3
 800ded8:	d20a      	bcs.n	800def0 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 800deda:	4b7d      	ldr	r3, [pc, #500]	@ (800e0d0 <process_control_request+0x558>)
 800dedc:	6819      	ldr	r1, [r3, #0]
 800dede:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800dee2:	4613      	mov	r3, r2
 800dee4:	00db      	lsls	r3, r3, #3
 800dee6:	4413      	add	r3, r2
 800dee8:	009b      	lsls	r3, r3, #2
 800deea:	440b      	add	r3, r1
 800deec:	623b      	str	r3, [r7, #32]
 800deee:	e013      	b.n	800df18 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 800def0:	4b76      	ldr	r3, [pc, #472]	@ (800e0cc <process_control_request+0x554>)
 800def2:	781b      	ldrb	r3, [r3, #0]
 800def4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800def8:	1ad3      	subs	r3, r2, r3
 800defa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800defe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800df02:	2b03      	cmp	r3, #3
 800df04:	d808      	bhi.n	800df18 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800df06:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800df0a:	4613      	mov	r3, r2
 800df0c:	00db      	lsls	r3, r3, #3
 800df0e:	4413      	add	r3, r2
 800df10:	009b      	lsls	r3, r3, #2
 800df12:	4a70      	ldr	r2, [pc, #448]	@ (800e0d4 <process_control_request+0x55c>)
 800df14:	4413      	add	r3, r2
 800df16:	623b      	str	r3, [r7, #32]
  return driver;
 800df18:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800df1a:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 800df1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d101      	bne.n	800df26 <process_control_request+0x3ae>
 800df22:	2300      	movs	r3, #0
 800df24:	e113      	b.n	800e14e <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800df26:	79fb      	ldrb	r3, [r7, #7]
 800df28:	683a      	ldr	r2, [r7, #0]
 800df2a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800df2c:	4618      	mov	r0, r3
 800df2e:	f7ff fe0b 	bl	800db48 <invoke_class_control>
 800df32:	4603      	mov	r3, r0
 800df34:	f083 0301 	eor.w	r3, r3, #1
 800df38:	b2db      	uxtb	r3, r3
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	f000 8105 	beq.w	800e14a <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	781b      	ldrb	r3, [r3, #0]
 800df44:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800df48:	b2db      	uxtb	r3, r3
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d001      	beq.n	800df52 <process_control_request+0x3da>
 800df4e:	2300      	movs	r3, #0
 800df50:	e0fd      	b.n	800e14e <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800df52:	2000      	movs	r0, #0
 800df54:	f001 fa2a 	bl	800f3ac <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	785b      	ldrb	r3, [r3, #1]
 800df5c:	2b0a      	cmp	r3, #10
 800df5e:	d002      	beq.n	800df66 <process_control_request+0x3ee>
 800df60:	2b0b      	cmp	r3, #11
 800df62:	d00a      	beq.n	800df7a <process_control_request+0x402>
 800df64:	e00f      	b.n	800df86 <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800df66:	2300      	movs	r3, #0
 800df68:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800df6a:	f107 020f 	add.w	r2, r7, #15
 800df6e:	79f8      	ldrb	r0, [r7, #7]
 800df70:	2301      	movs	r3, #1
 800df72:	6839      	ldr	r1, [r7, #0]
 800df74:	f001 f99e 	bl	800f2b4 <tud_control_xfer>
            break;
 800df78:	e007      	b.n	800df8a <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800df7a:	79fb      	ldrb	r3, [r7, #7]
 800df7c:	6839      	ldr	r1, [r7, #0]
 800df7e:	4618      	mov	r0, r3
 800df80:	f001 f914 	bl	800f1ac <tud_control_status>
            break;
 800df84:	e001      	b.n	800df8a <process_control_request+0x412>

          default: return false;
 800df86:	2300      	movs	r3, #0
 800df88:	e0e1      	b.n	800e14e <process_control_request+0x5d6>
        }
      }
      break;
 800df8a:	e0de      	b.n	800e14a <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	889b      	ldrh	r3, [r3, #4]
 800df90:	b29b      	uxth	r3, r3
 800df92:	83bb      	strh	r3, [r7, #28]
 800df94:	8bbb      	ldrh	r3, [r7, #28]
 800df96:	b2db      	uxtb	r3, r3
 800df98:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800df9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dfa0:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dfa2:	7fbb      	ldrb	r3, [r7, #30]
 800dfa4:	f003 030f 	and.w	r3, r3, #15
 800dfa8:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800dfaa:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800dfae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dfb2:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dfb4:	7ffb      	ldrb	r3, [r7, #31]
 800dfb6:	09db      	lsrs	r3, r3, #7
 800dfb8:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800dfba:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800dfbe:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800dfc2:	2b05      	cmp	r3, #5
 800dfc4:	d90a      	bls.n	800dfdc <process_control_request+0x464>
 800dfc6:	4b40      	ldr	r3, [pc, #256]	@ (800e0c8 <process_control_request+0x550>)
 800dfc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dfca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	f003 0301 	and.w	r3, r3, #1
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d000      	beq.n	800dfd8 <process_control_request+0x460>
 800dfd6:	be00      	bkpt	0x0000
 800dfd8:	2300      	movs	r3, #0
 800dfda:	e0b8      	b.n	800e14e <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800dfdc:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800dfe0:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800dfe4:	4937      	ldr	r1, [pc, #220]	@ (800e0c4 <process_control_request+0x54c>)
 800dfe6:	0052      	lsls	r2, r2, #1
 800dfe8:	440a      	add	r2, r1
 800dfea:	4413      	add	r3, r2
 800dfec:	3314      	adds	r3, #20
 800dfee:	781b      	ldrb	r3, [r3, #0]
 800dff0:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800dff2:	2300      	movs	r3, #0
 800dff4:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800dff6:	4b35      	ldr	r3, [pc, #212]	@ (800e0cc <process_control_request+0x554>)
 800dff8:	781b      	ldrb	r3, [r3, #0]
 800dffa:	7efa      	ldrb	r2, [r7, #27]
 800dffc:	429a      	cmp	r2, r3
 800dffe:	d209      	bcs.n	800e014 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800e000:	4b33      	ldr	r3, [pc, #204]	@ (800e0d0 <process_control_request+0x558>)
 800e002:	6819      	ldr	r1, [r3, #0]
 800e004:	7efa      	ldrb	r2, [r7, #27]
 800e006:	4613      	mov	r3, r2
 800e008:	00db      	lsls	r3, r3, #3
 800e00a:	4413      	add	r3, r2
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	440b      	add	r3, r1
 800e010:	617b      	str	r3, [r7, #20]
 800e012:	e00f      	b.n	800e034 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800e014:	4b2d      	ldr	r3, [pc, #180]	@ (800e0cc <process_control_request+0x554>)
 800e016:	781b      	ldrb	r3, [r3, #0]
 800e018:	7efa      	ldrb	r2, [r7, #27]
 800e01a:	1ad3      	subs	r3, r2, r3
 800e01c:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e01e:	7efb      	ldrb	r3, [r7, #27]
 800e020:	2b03      	cmp	r3, #3
 800e022:	d807      	bhi.n	800e034 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800e024:	7efa      	ldrb	r2, [r7, #27]
 800e026:	4613      	mov	r3, r2
 800e028:	00db      	lsls	r3, r3, #3
 800e02a:	4413      	add	r3, r2
 800e02c:	009b      	lsls	r3, r3, #2
 800e02e:	4a29      	ldr	r2, [pc, #164]	@ (800e0d4 <process_control_request+0x55c>)
 800e030:	4413      	add	r3, r2
 800e032:	617b      	str	r3, [r7, #20]
  return driver;
 800e034:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800e036:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e040:	b2db      	uxtb	r3, r3
 800e042:	2b00      	cmp	r3, #0
 800e044:	d00c      	beq.n	800e060 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800e046:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d101      	bne.n	800e050 <process_control_request+0x4d8>
 800e04c:	2300      	movs	r3, #0
 800e04e:	e07e      	b.n	800e14e <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 800e050:	79fb      	ldrb	r3, [r7, #7]
 800e052:	683a      	ldr	r2, [r7, #0]
 800e054:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800e056:	4618      	mov	r0, r3
 800e058:	f7ff fd76 	bl	800db48 <invoke_class_control>
 800e05c:	4603      	mov	r3, r0
 800e05e:	e076      	b.n	800e14e <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	785b      	ldrb	r3, [r3, #1]
 800e064:	2b03      	cmp	r3, #3
 800e066:	d01c      	beq.n	800e0a2 <process_control_request+0x52a>
 800e068:	2b03      	cmp	r3, #3
 800e06a:	dc56      	bgt.n	800e11a <process_control_request+0x5a2>
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d002      	beq.n	800e076 <process_control_request+0x4fe>
 800e070:	2b01      	cmp	r3, #1
 800e072:	d016      	beq.n	800e0a2 <process_control_request+0x52a>
 800e074:	e051      	b.n	800e11a <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800e076:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800e07a:	79fb      	ldrb	r3, [r7, #7]
 800e07c:	4611      	mov	r1, r2
 800e07e:	4618      	mov	r0, r3
 800e080:	f001 f83c 	bl	800f0fc <usbd_edpt_stalled>
 800e084:	4603      	mov	r3, r0
 800e086:	2b00      	cmp	r3, #0
 800e088:	d001      	beq.n	800e08e <process_control_request+0x516>
 800e08a:	2301      	movs	r3, #1
 800e08c:	e000      	b.n	800e090 <process_control_request+0x518>
 800e08e:	2300      	movs	r3, #0
 800e090:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800e092:	f107 020c 	add.w	r2, r7, #12
 800e096:	79f8      	ldrb	r0, [r7, #7]
 800e098:	2302      	movs	r3, #2
 800e09a:	6839      	ldr	r1, [r7, #0]
 800e09c:	f001 f90a 	bl	800f2b4 <tud_control_xfer>
          }
          break;
 800e0a0:	e047      	b.n	800e132 <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	885b      	ldrh	r3, [r3, #2]
 800e0a6:	b29b      	uxth	r3, r3
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d11c      	bne.n	800e0e6 <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	785b      	ldrb	r3, [r3, #1]
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	d111      	bne.n	800e0d8 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800e0b4:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800e0b8:	79fb      	ldrb	r3, [r7, #7]
 800e0ba:	4611      	mov	r1, r2
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f000 ffdf 	bl	800f080 <usbd_edpt_clear_stall>
 800e0c2:	e010      	b.n	800e0e6 <process_control_request+0x56e>
 800e0c4:	20009fc8 	.word	0x20009fc8
 800e0c8:	e000edf0 	.word	0xe000edf0
 800e0cc:	20009ffc 	.word	0x20009ffc
 800e0d0:	20009ff8 	.word	0x20009ff8
 800e0d4:	08013acc 	.word	0x08013acc
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800e0d8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800e0dc:	79fb      	ldrb	r3, [r7, #7]
 800e0de:	4611      	mov	r1, r2
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	f000 ff8f 	bl	800f004 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800e0e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d021      	beq.n	800e130 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800e0ec:	79fb      	ldrb	r3, [r7, #7]
 800e0ee:	683a      	ldr	r2, [r7, #0]
 800e0f0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f7ff fd28 	bl	800db48 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800e0f8:	2000      	movs	r0, #0
 800e0fa:	f001 f957 	bl	800f3ac <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800e0fe:	4b16      	ldr	r3, [pc, #88]	@ (800e158 <process_control_request+0x5e0>)
 800e100:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800e104:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e108:	b2db      	uxtb	r3, r3
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d110      	bne.n	800e130 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 800e10e:	79fb      	ldrb	r3, [r7, #7]
 800e110:	6839      	ldr	r1, [r7, #0]
 800e112:	4618      	mov	r0, r3
 800e114:	f001 f84a 	bl	800f1ac <tud_control_status>
              }
            }
          }
          break;
 800e118:	e00a      	b.n	800e130 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800e11a:	4b10      	ldr	r3, [pc, #64]	@ (800e15c <process_control_request+0x5e4>)
 800e11c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e11e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	f003 0301 	and.w	r3, r3, #1
 800e126:	2b00      	cmp	r3, #0
 800e128:	d000      	beq.n	800e12c <process_control_request+0x5b4>
 800e12a:	be00      	bkpt	0x0000
            return false;
 800e12c:	2300      	movs	r3, #0
 800e12e:	e00e      	b.n	800e14e <process_control_request+0x5d6>
          break;
 800e130:	bf00      	nop
        }
      }
      break;
 800e132:	e00b      	b.n	800e14c <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800e134:	4b09      	ldr	r3, [pc, #36]	@ (800e15c <process_control_request+0x5e4>)
 800e136:	637b      	str	r3, [r7, #52]	@ 0x34
 800e138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	f003 0301 	and.w	r3, r3, #1
 800e140:	2b00      	cmp	r3, #0
 800e142:	d000      	beq.n	800e146 <process_control_request+0x5ce>
 800e144:	be00      	bkpt	0x0000
      return false;
 800e146:	2300      	movs	r3, #0
 800e148:	e001      	b.n	800e14e <process_control_request+0x5d6>
      break;
 800e14a:	bf00      	nop
  }

  return true;
 800e14c:	2301      	movs	r3, #1
}
 800e14e:	4618      	mov	r0, r3
 800e150:	3768      	adds	r7, #104	@ 0x68
 800e152:	46bd      	mov	sp, r7
 800e154:	bd80      	pop	{r7, pc}
 800e156:	bf00      	nop
 800e158:	20009fc8 	.word	0x20009fc8
 800e15c:	e000edf0 	.word	0xe000edf0

0800e160 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b096      	sub	sp, #88	@ 0x58
 800e164:	af00      	add	r7, sp, #0
 800e166:	4603      	mov	r3, r0
 800e168:	460a      	mov	r2, r1
 800e16a:	71fb      	strb	r3, [r7, #7]
 800e16c:	4613      	mov	r3, r2
 800e16e:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800e170:	79bb      	ldrb	r3, [r7, #6]
 800e172:	3b01      	subs	r3, #1
 800e174:	b2db      	uxtb	r3, r3
 800e176:	4618      	mov	r0, r3
 800e178:	f7f4 f9c6 	bl	8002508 <tud_descriptor_configuration_cb>
 800e17c:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800e17e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e180:	2b00      	cmp	r3, #0
 800e182:	d003      	beq.n	800e18c <process_set_config+0x2c>
 800e184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e186:	785b      	ldrb	r3, [r3, #1]
 800e188:	2b02      	cmp	r3, #2
 800e18a:	d00a      	beq.n	800e1a2 <process_set_config+0x42>
 800e18c:	4b8b      	ldr	r3, [pc, #556]	@ (800e3bc <process_set_config+0x25c>)
 800e18e:	623b      	str	r3, [r7, #32]
 800e190:	6a3b      	ldr	r3, [r7, #32]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f003 0301 	and.w	r3, r3, #1
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d000      	beq.n	800e19e <process_set_config+0x3e>
 800e19c:	be00      	bkpt	0x0000
 800e19e:	2300      	movs	r3, #0
 800e1a0:	e107      	b.n	800e3b2 <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800e1a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1a4:	79db      	ldrb	r3, [r3, #7]
 800e1a6:	115b      	asrs	r3, r3, #5
 800e1a8:	f003 0301 	and.w	r3, r3, #1
 800e1ac:	b2d9      	uxtb	r1, r3
 800e1ae:	4a84      	ldr	r2, [pc, #528]	@ (800e3c0 <process_set_config+0x260>)
 800e1b0:	7813      	ldrb	r3, [r2, #0]
 800e1b2:	f361 1304 	bfi	r3, r1, #4, #1
 800e1b6:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800e1b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1ba:	79db      	ldrb	r3, [r3, #7]
 800e1bc:	119b      	asrs	r3, r3, #6
 800e1be:	f003 0301 	and.w	r3, r3, #1
 800e1c2:	b2d9      	uxtb	r1, r3
 800e1c4:	4a7e      	ldr	r2, [pc, #504]	@ (800e3c0 <process_set_config+0x260>)
 800e1c6:	7813      	ldrb	r3, [r2, #0]
 800e1c8:	f361 1345 	bfi	r3, r1, #5, #1
 800e1cc:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800e1ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1d0:	3309      	adds	r3, #9
 800e1d2:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800e1d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1d6:	885b      	ldrh	r3, [r3, #2]
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	461a      	mov	r2, r3
 800e1dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1de:	4413      	add	r3, r2
 800e1e0:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800e1e2:	e0e0      	b.n	800e3a6 <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800e1e4:	2301      	movs	r3, #1
 800e1e6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e1ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1ec:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800e1ee:	69fb      	ldr	r3, [r7, #28]
 800e1f0:	3301      	adds	r3, #1
 800e1f2:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800e1f4:	2b0b      	cmp	r3, #11
 800e1f6:	d10f      	bne.n	800e218 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800e1f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1fa:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800e1fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1fe:	78db      	ldrb	r3, [r3, #3]
 800e200:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e206:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800e208:	69bb      	ldr	r3, [r7, #24]
 800e20a:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e20c:	697b      	ldr	r3, [r7, #20]
 800e20e:	781b      	ldrb	r3, [r3, #0]
 800e210:	461a      	mov	r2, r3
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800e216:	657b      	str	r3, [r7, #84]	@ 0x54
 800e218:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e21a:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	3301      	adds	r3, #1
 800e220:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800e222:	2b04      	cmp	r3, #4
 800e224:	d00a      	beq.n	800e23c <process_set_config+0xdc>
 800e226:	4b65      	ldr	r3, [pc, #404]	@ (800e3bc <process_set_config+0x25c>)
 800e228:	627b      	str	r3, [r7, #36]	@ 0x24
 800e22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	f003 0301 	and.w	r3, r3, #1
 800e232:	2b00      	cmp	r3, #0
 800e234:	d000      	beq.n	800e238 <process_set_config+0xd8>
 800e236:	be00      	bkpt	0x0000
 800e238:	2300      	movs	r3, #0
 800e23a:	e0ba      	b.n	800e3b2 <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800e23c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e23e:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800e240:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e242:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e244:	1ad3      	subs	r3, r2, r3
 800e246:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800e248:	2300      	movs	r3, #0
 800e24a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e24e:	e08e      	b.n	800e36e <process_set_config+0x20e>
 800e250:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e254:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800e256:	2300      	movs	r3, #0
 800e258:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800e25a:	4b5a      	ldr	r3, [pc, #360]	@ (800e3c4 <process_set_config+0x264>)
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	7bfa      	ldrb	r2, [r7, #15]
 800e260:	429a      	cmp	r2, r3
 800e262:	d209      	bcs.n	800e278 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800e264:	4b58      	ldr	r3, [pc, #352]	@ (800e3c8 <process_set_config+0x268>)
 800e266:	6819      	ldr	r1, [r3, #0]
 800e268:	7bfa      	ldrb	r2, [r7, #15]
 800e26a:	4613      	mov	r3, r2
 800e26c:	00db      	lsls	r3, r3, #3
 800e26e:	4413      	add	r3, r2
 800e270:	009b      	lsls	r3, r3, #2
 800e272:	440b      	add	r3, r1
 800e274:	60bb      	str	r3, [r7, #8]
 800e276:	e00f      	b.n	800e298 <process_set_config+0x138>
    drvid -= _app_driver_count;
 800e278:	4b52      	ldr	r3, [pc, #328]	@ (800e3c4 <process_set_config+0x264>)
 800e27a:	781b      	ldrb	r3, [r3, #0]
 800e27c:	7bfa      	ldrb	r2, [r7, #15]
 800e27e:	1ad3      	subs	r3, r2, r3
 800e280:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e282:	7bfb      	ldrb	r3, [r7, #15]
 800e284:	2b03      	cmp	r3, #3
 800e286:	d807      	bhi.n	800e298 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800e288:	7bfa      	ldrb	r2, [r7, #15]
 800e28a:	4613      	mov	r3, r2
 800e28c:	00db      	lsls	r3, r3, #3
 800e28e:	4413      	add	r3, r2
 800e290:	009b      	lsls	r3, r3, #2
 800e292:	4a4e      	ldr	r2, [pc, #312]	@ (800e3cc <process_set_config+0x26c>)
 800e294:	4413      	add	r3, r2
 800e296:	60bb      	str	r3, [r7, #8]
  return driver;
 800e298:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800e29a:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800e29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d10a      	bne.n	800e2b8 <process_set_config+0x158>
 800e2a2:	4b46      	ldr	r3, [pc, #280]	@ (800e3bc <process_set_config+0x25c>)
 800e2a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e2a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	f003 0301 	and.w	r3, r3, #1
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d000      	beq.n	800e2b4 <process_set_config+0x154>
 800e2b2:	be00      	bkpt	0x0000
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	e07c      	b.n	800e3b2 <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800e2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ba:	691b      	ldr	r3, [r3, #16]
 800e2bc:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800e2be:	79f8      	ldrb	r0, [r7, #7]
 800e2c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e2c2:	4798      	blx	r3
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800e2c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e2ca:	2b08      	cmp	r3, #8
 800e2cc:	d94a      	bls.n	800e364 <process_set_config+0x204>
 800e2ce:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e2d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e2d2:	429a      	cmp	r2, r3
 800e2d4:	d846      	bhi.n	800e364 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800e2d6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e2da:	2b01      	cmp	r3, #1
 800e2dc:	d107      	bne.n	800e2ee <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800e2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2e0:	691b      	ldr	r3, [r3, #16]
 800e2e2:	4a3b      	ldr	r2, [pc, #236]	@ (800e3d0 <process_set_config+0x270>)
 800e2e4:	4293      	cmp	r3, r2
 800e2e6:	d102      	bne.n	800e2ee <process_set_config+0x18e>
            assoc_itf_count = 2;
 800e2e8:	2302      	movs	r3, #2
 800e2ea:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800e2f4:	e024      	b.n	800e340 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800e2f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2f8:	789a      	ldrb	r2, [r3, #2]
 800e2fa:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e2fe:	4413      	add	r3, r2
 800e300:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800e304:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e308:	4a2d      	ldr	r2, [pc, #180]	@ (800e3c0 <process_set_config+0x260>)
 800e30a:	4413      	add	r3, r2
 800e30c:	791b      	ldrb	r3, [r3, #4]
 800e30e:	2bff      	cmp	r3, #255	@ 0xff
 800e310:	d00a      	beq.n	800e328 <process_set_config+0x1c8>
 800e312:	4b2a      	ldr	r3, [pc, #168]	@ (800e3bc <process_set_config+0x25c>)
 800e314:	633b      	str	r3, [r7, #48]	@ 0x30
 800e316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	f003 0301 	and.w	r3, r3, #1
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d000      	beq.n	800e324 <process_set_config+0x1c4>
 800e322:	be00      	bkpt	0x0000
 800e324:	2300      	movs	r3, #0
 800e326:	e044      	b.n	800e3b2 <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800e328:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e32c:	4a24      	ldr	r2, [pc, #144]	@ (800e3c0 <process_set_config+0x260>)
 800e32e:	4413      	add	r3, r2
 800e330:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e334:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800e336:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e33a:	3301      	adds	r3, #1
 800e33c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800e340:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800e344:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e348:	429a      	cmp	r2, r3
 800e34a:	d3d4      	bcc.n	800e2f6 <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800e34c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e350:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e352:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e354:	481f      	ldr	r0, [pc, #124]	@ (800e3d4 <process_set_config+0x274>)
 800e356:	f003 fb95 	bl	8011a84 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800e35a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e35c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e35e:	4413      	add	r3, r2
 800e360:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800e362:	e00d      	b.n	800e380 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800e364:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e368:	3301      	adds	r3, #1
 800e36a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e36e:	4b15      	ldr	r3, [pc, #84]	@ (800e3c4 <process_set_config+0x264>)
 800e370:	781b      	ldrb	r3, [r3, #0]
 800e372:	3304      	adds	r3, #4
 800e374:	b2db      	uxtb	r3, r3
 800e376:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e37a:	429a      	cmp	r2, r3
 800e37c:	f4ff af68 	bcc.w	800e250 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800e380:	4b10      	ldr	r3, [pc, #64]	@ (800e3c4 <process_set_config+0x264>)
 800e382:	781b      	ldrb	r3, [r3, #0]
 800e384:	3304      	adds	r3, #4
 800e386:	b2db      	uxtb	r3, r3
 800e388:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d30a      	bcc.n	800e3a6 <process_set_config+0x246>
 800e390:	4b0a      	ldr	r3, [pc, #40]	@ (800e3bc <process_set_config+0x25c>)
 800e392:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	f003 0301 	and.w	r3, r3, #1
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d000      	beq.n	800e3a2 <process_set_config+0x242>
 800e3a0:	be00      	bkpt	0x0000
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	e005      	b.n	800e3b2 <process_set_config+0x252>
  while( p_desc < desc_end )
 800e3a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e3a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3aa:	429a      	cmp	r2, r3
 800e3ac:	f4ff af1a 	bcc.w	800e1e4 <process_set_config+0x84>
  }

  return true;
 800e3b0:	2301      	movs	r3, #1
}
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	3758      	adds	r7, #88	@ 0x58
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	e000edf0 	.word	0xe000edf0
 800e3c0:	20009fc8 	.word	0x20009fc8
 800e3c4:	20009ffc 	.word	0x20009ffc
 800e3c8:	20009ff8 	.word	0x20009ff8
 800e3cc:	08013acc 	.word	0x08013acc
 800e3d0:	08009b0d 	.word	0x08009b0d
 800e3d4:	20009fdc 	.word	0x20009fdc

0800e3d8 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b094      	sub	sp, #80	@ 0x50
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	4603      	mov	r3, r0
 800e3e0:	6039      	str	r1, [r7, #0]
 800e3e2:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	885b      	ldrh	r3, [r3, #2]
 800e3e8:	b29b      	uxth	r3, r3
 800e3ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800e3ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e3ee:	0a1b      	lsrs	r3, r3, #8
 800e3f0:	b29b      	uxth	r3, r3
 800e3f2:	b2db      	uxtb	r3, r3
 800e3f4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	885b      	ldrh	r3, [r3, #2]
 800e3fc:	b29b      	uxth	r3, r3
 800e3fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800e400:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e402:	b2db      	uxtb	r3, r3
 800e404:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800e408:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e40c:	3b01      	subs	r3, #1
 800e40e:	2b0e      	cmp	r3, #14
 800e410:	f200 80b4 	bhi.w	800e57c <process_get_descriptor+0x1a4>
 800e414:	a201      	add	r2, pc, #4	@ (adr r2, 800e41c <process_get_descriptor+0x44>)
 800e416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e41a:	bf00      	nop
 800e41c:	0800e459 	.word	0x0800e459
 800e420:	0800e4bd 	.word	0x0800e4bd
 800e424:	0800e523 	.word	0x0800e523
 800e428:	0800e57d 	.word	0x0800e57d
 800e42c:	0800e57d 	.word	0x0800e57d
 800e430:	0800e557 	.word	0x0800e557
 800e434:	0800e4bd 	.word	0x0800e4bd
 800e438:	0800e57d 	.word	0x0800e57d
 800e43c:	0800e57d 	.word	0x0800e57d
 800e440:	0800e57d 	.word	0x0800e57d
 800e444:	0800e57d 	.word	0x0800e57d
 800e448:	0800e57d 	.word	0x0800e57d
 800e44c:	0800e57d 	.word	0x0800e57d
 800e450:	0800e57d 	.word	0x0800e57d
 800e454:	0800e48b 	.word	0x0800e48b
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800e458:	f7f4 f826 	bl	80024a8 <tud_descriptor_device_cb>
 800e45c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800e45e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e460:	2b00      	cmp	r3, #0
 800e462:	d10a      	bne.n	800e47a <process_get_descriptor+0xa2>
 800e464:	4b48      	ldr	r3, [pc, #288]	@ (800e588 <process_get_descriptor+0x1b0>)
 800e466:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	f003 0301 	and.w	r3, r3, #1
 800e470:	2b00      	cmp	r3, #0
 800e472:	d000      	beq.n	800e476 <process_get_descriptor+0x9e>
 800e474:	be00      	bkpt	0x0000
 800e476:	2300      	movs	r3, #0
 800e478:	e081      	b.n	800e57e <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800e47a:	79f8      	ldrb	r0, [r7, #7]
 800e47c:	2312      	movs	r3, #18
 800e47e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e480:	6839      	ldr	r1, [r7, #0]
 800e482:	f000 ff17 	bl	800f2b4 <tud_control_xfer>
 800e486:	4603      	mov	r3, r0
 800e488:	e079      	b.n	800e57e <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800e48a:	f7fe ffab 	bl	800d3e4 <tud_descriptor_bos_cb>
 800e48e:	4603      	mov	r3, r0
 800e490:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800e492:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e494:	2b00      	cmp	r3, #0
 800e496:	d101      	bne.n	800e49c <process_get_descriptor+0xc4>
 800e498:	2300      	movs	r3, #0
 800e49a:	e070      	b.n	800e57e <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800e49c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e49e:	3302      	adds	r3, #2
 800e4a0:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800e4a2:	6a3b      	ldr	r3, [r7, #32]
 800e4a4:	881b      	ldrh	r3, [r3, #0]
 800e4a6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800e4aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e4ac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800e4b0:	79f8      	ldrb	r0, [r7, #7]
 800e4b2:	6839      	ldr	r1, [r7, #0]
 800e4b4:	f000 fefe 	bl	800f2b4 <tud_control_xfer>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	e060      	b.n	800e57e <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800e4bc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e4c0:	2b02      	cmp	r3, #2
 800e4c2:	d114      	bne.n	800e4ee <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800e4c4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	f7f4 f81d 	bl	8002508 <tud_descriptor_configuration_cb>
 800e4ce:	4603      	mov	r3, r0
 800e4d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800e4d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d116      	bne.n	800e506 <process_get_descriptor+0x12e>
 800e4d8:	4b2b      	ldr	r3, [pc, #172]	@ (800e588 <process_get_descriptor+0x1b0>)
 800e4da:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	f003 0301 	and.w	r3, r3, #1
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d000      	beq.n	800e4ea <process_get_descriptor+0x112>
 800e4e8:	be00      	bkpt	0x0000
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	e047      	b.n	800e57e <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800e4ee:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f7fe ff86 	bl	800d404 <tud_descriptor_other_speed_configuration_cb>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800e4fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d101      	bne.n	800e506 <process_get_descriptor+0x12e>
 800e502:	2300      	movs	r3, #0
 800e504:	e03b      	b.n	800e57e <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800e506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e508:	3302      	adds	r3, #2
 800e50a:	61fb      	str	r3, [r7, #28]
 800e50c:	69fb      	ldr	r3, [r7, #28]
 800e50e:	881b      	ldrh	r3, [r3, #0]
 800e510:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800e512:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e514:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800e516:	79f8      	ldrb	r0, [r7, #7]
 800e518:	6839      	ldr	r1, [r7, #0]
 800e51a:	f000 fecb 	bl	800f2b4 <tud_control_xfer>
 800e51e:	4603      	mov	r3, r0
 800e520:	e02d      	b.n	800e57e <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	889b      	ldrh	r3, [r3, #4]
 800e526:	b29a      	uxth	r2, r3
 800e528:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e52c:	4611      	mov	r1, r2
 800e52e:	4618      	mov	r0, r3
 800e530:	f7f4 f810 	bl	8002554 <tud_descriptor_string_cb>
 800e534:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800e536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d101      	bne.n	800e540 <process_get_descriptor+0x168>
 800e53c:	2300      	movs	r3, #0
 800e53e:	e01e      	b.n	800e57e <process_get_descriptor+0x1a6>
 800e540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e542:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800e544:	69bb      	ldr	r3, [r7, #24]
 800e546:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800e548:	79f8      	ldrb	r0, [r7, #7]
 800e54a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e54c:	6839      	ldr	r1, [r7, #0]
 800e54e:	f000 feb1 	bl	800f2b4 <tud_control_xfer>
 800e552:	4603      	mov	r3, r0
 800e554:	e013      	b.n	800e57e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800e556:	f7fe ff4d 	bl	800d3f4 <tud_descriptor_device_qualifier_cb>
 800e55a:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800e55c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d101      	bne.n	800e566 <process_get_descriptor+0x18e>
 800e562:	2300      	movs	r3, #0
 800e564:	e00b      	b.n	800e57e <process_get_descriptor+0x1a6>
 800e566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e568:	617b      	str	r3, [r7, #20]
 800e56a:	697b      	ldr	r3, [r7, #20]
 800e56c:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800e56e:	79f8      	ldrb	r0, [r7, #7]
 800e570:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e572:	6839      	ldr	r1, [r7, #0]
 800e574:	f000 fe9e 	bl	800f2b4 <tud_control_xfer>
 800e578:	4603      	mov	r3, r0
 800e57a:	e000      	b.n	800e57e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800e57c:	2300      	movs	r3, #0
  }
}
 800e57e:	4618      	mov	r0, r3
 800e580:	3750      	adds	r7, #80	@ 0x50
 800e582:	46bd      	mov	sp, r7
 800e584:	bd80      	pop	{r7, pc}
 800e586:	bf00      	nop
 800e588:	e000edf0 	.word	0xe000edf0

0800e58c <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800e58c:	b590      	push	{r4, r7, lr}
 800e58e:	b0a5      	sub	sp, #148	@ 0x94
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
 800e594:	460b      	mov	r3, r1
 800e596:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800e598:	2300      	movs	r3, #0
 800e59a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	785b      	ldrb	r3, [r3, #1]
 800e5a2:	3b02      	subs	r3, #2
 800e5a4:	2b05      	cmp	r3, #5
 800e5a6:	f200 823c 	bhi.w	800ea22 <dcd_event_handler+0x496>
 800e5aa:	a201      	add	r2, pc, #4	@ (adr r2, 800e5b0 <dcd_event_handler+0x24>)
 800e5ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5b0:	0800e5c9 	.word	0x0800e5c9
 800e5b4:	0800e639 	.word	0x0800e639
 800e5b8:	0800e5f5 	.word	0x0800e5f5
 800e5bc:	0800e617 	.word	0x0800e617
 800e5c0:	0800e899 	.word	0x0800e899
 800e5c4:	0800e8af 	.word	0x0800e8af
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800e5c8:	4aad      	ldr	r2, [pc, #692]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e5ca:	7813      	ldrb	r3, [r2, #0]
 800e5cc:	f023 0301 	bic.w	r3, r3, #1
 800e5d0:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800e5d2:	4aab      	ldr	r2, [pc, #684]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e5d4:	7813      	ldrb	r3, [r2, #0]
 800e5d6:	f023 0302 	bic.w	r3, r3, #2
 800e5da:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800e5dc:	4ba8      	ldr	r3, [pc, #672]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e5de:	2200      	movs	r2, #0
 800e5e0:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800e5e2:	4aa7      	ldr	r2, [pc, #668]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e5e4:	7813      	ldrb	r3, [r2, #0]
 800e5e6:	f023 0304 	bic.w	r3, r3, #4
 800e5ea:	7013      	strb	r3, [r2, #0]
      send = true;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800e5f2:	e221      	b.n	800ea38 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800e5f4:	4ba2      	ldr	r3, [pc, #648]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e5f6:	781b      	ldrb	r3, [r3, #0]
 800e5f8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e5fc:	b2db      	uxtb	r3, r3
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	f000 8213 	beq.w	800ea2a <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800e604:	4a9e      	ldr	r2, [pc, #632]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e606:	7813      	ldrb	r3, [r2, #0]
 800e608:	f043 0304 	orr.w	r3, r3, #4
 800e60c:	7013      	strb	r3, [r2, #0]
        send = true;
 800e60e:	2301      	movs	r3, #1
 800e610:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800e614:	e209      	b.n	800ea2a <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800e616:	4b9a      	ldr	r3, [pc, #616]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e618:	781b      	ldrb	r3, [r3, #0]
 800e61a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e61e:	b2db      	uxtb	r3, r3
 800e620:	2b00      	cmp	r3, #0
 800e622:	f000 8204 	beq.w	800ea2e <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800e626:	4a96      	ldr	r2, [pc, #600]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e628:	7813      	ldrb	r3, [r2, #0]
 800e62a:	f023 0304 	bic.w	r3, r3, #4
 800e62e:	7013      	strb	r3, [r2, #0]
        send = true;
 800e630:	2301      	movs	r3, #1
 800e632:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800e636:	e1fa      	b.n	800ea2e <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800e638:	2300      	movs	r3, #0
 800e63a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e63e:	e044      	b.n	800e6ca <dcd_event_handler+0x13e>
 800e640:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e644:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800e648:	2300      	movs	r3, #0
 800e64a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800e64c:	4b8d      	ldr	r3, [pc, #564]	@ (800e884 <dcd_event_handler+0x2f8>)
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e654:	429a      	cmp	r2, r3
 800e656:	d20a      	bcs.n	800e66e <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800e658:	4b8b      	ldr	r3, [pc, #556]	@ (800e888 <dcd_event_handler+0x2fc>)
 800e65a:	6819      	ldr	r1, [r3, #0]
 800e65c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e660:	4613      	mov	r3, r2
 800e662:	00db      	lsls	r3, r3, #3
 800e664:	4413      	add	r3, r2
 800e666:	009b      	lsls	r3, r3, #2
 800e668:	440b      	add	r3, r1
 800e66a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e66c:	e013      	b.n	800e696 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800e66e:	4b85      	ldr	r3, [pc, #532]	@ (800e884 <dcd_event_handler+0x2f8>)
 800e670:	781b      	ldrb	r3, [r3, #0]
 800e672:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e676:	1ad3      	subs	r3, r2, r3
 800e678:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e67c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800e680:	2b03      	cmp	r3, #3
 800e682:	d808      	bhi.n	800e696 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800e684:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e688:	4613      	mov	r3, r2
 800e68a:	00db      	lsls	r3, r3, #3
 800e68c:	4413      	add	r3, r2
 800e68e:	009b      	lsls	r3, r3, #2
 800e690:	4a7e      	ldr	r2, [pc, #504]	@ (800e88c <dcd_event_handler+0x300>)
 800e692:	4413      	add	r3, r2
 800e694:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800e696:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800e698:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800e69c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d00d      	beq.n	800e6c0 <dcd_event_handler+0x134>
 800e6a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e6a8:	6a1b      	ldr	r3, [r3, #32]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d008      	beq.n	800e6c0 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800e6ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e6b2:	6a1b      	ldr	r3, [r3, #32]
 800e6b4:	687a      	ldr	r2, [r7, #4]
 800e6b6:	7810      	ldrb	r0, [r2, #0]
 800e6b8:	687a      	ldr	r2, [r7, #4]
 800e6ba:	6852      	ldr	r2, [r2, #4]
 800e6bc:	4611      	mov	r1, r2
 800e6be:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800e6c0:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e6c4:	3301      	adds	r3, #1
 800e6c6:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e6ca:	4b6e      	ldr	r3, [pc, #440]	@ (800e884 <dcd_event_handler+0x2f8>)
 800e6cc:	781b      	ldrb	r3, [r3, #0]
 800e6ce:	3304      	adds	r3, #4
 800e6d0:	b2db      	uxtb	r3, r3
 800e6d2:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d3b2      	bcc.n	800e640 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800e6da:	4b69      	ldr	r3, [pc, #420]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e6dc:	781b      	ldrb	r3, [r3, #0]
 800e6de:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d05a      	beq.n	800e79e <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800e6e8:	4a65      	ldr	r2, [pc, #404]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e6ea:	7813      	ldrb	r3, [r2, #0]
 800e6ec:	f023 0304 	bic.w	r3, r3, #4
 800e6f0:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800e6f2:	f107 0314 	add.w	r3, r7, #20
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	601a      	str	r2, [r3, #0]
 800e6fa:	605a      	str	r2, [r3, #4]
 800e6fc:	609a      	str	r2, [r3, #8]
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	781b      	ldrb	r3, [r3, #0]
 800e702:	753b      	strb	r3, [r7, #20]
 800e704:	2305      	movs	r3, #5
 800e706:	757b      	strb	r3, [r7, #21]
 800e708:	f107 0314 	add.w	r3, r7, #20
 800e70c:	677b      	str	r3, [r7, #116]	@ 0x74
 800e70e:	78fb      	ldrb	r3, [r7, #3]
 800e710:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e714:	4b5e      	ldr	r3, [pc, #376]	@ (800e890 <dcd_event_handler+0x304>)
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e71a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e71c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e71e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800e722:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800e726:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e72a:	f083 0301 	eor.w	r3, r3, #1
 800e72e:	b2db      	uxtb	r3, r3
 800e730:	2b00      	cmp	r3, #0
 800e732:	d003      	beq.n	800e73c <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800e734:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	2000      	movs	r0, #0
 800e73a:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800e73c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e73e:	3304      	adds	r3, #4
 800e740:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e742:	4618      	mov	r0, r3
 800e744:	f7fe fd0a 	bl	800d15c <tu_fifo_write>
 800e748:	4603      	mov	r3, r0
 800e74a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800e74e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e752:	f083 0301 	eor.w	r3, r3, #1
 800e756:	b2db      	uxtb	r3, r3
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d003      	beq.n	800e764 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800e75c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	2001      	movs	r0, #1
 800e762:	4798      	blx	r3
  }

  return success;
 800e764:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800e768:	f083 0301 	eor.w	r3, r3, #1
 800e76c:	b2db      	uxtb	r3, r3
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d009      	beq.n	800e786 <dcd_event_handler+0x1fa>
 800e772:	4b48      	ldr	r3, [pc, #288]	@ (800e894 <dcd_event_handler+0x308>)
 800e774:	663b      	str	r3, [r7, #96]	@ 0x60
 800e776:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f003 0301 	and.w	r3, r3, #1
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d00c      	beq.n	800e79c <dcd_event_handler+0x210>
 800e782:	be00      	bkpt	0x0000
 800e784:	e00a      	b.n	800e79c <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800e786:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e788:	7818      	ldrb	r0, [r3, #0]
 800e78a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e78c:	785b      	ldrb	r3, [r3, #1]
 800e78e:	4619      	mov	r1, r3
 800e790:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800e794:	461a      	mov	r2, r3
 800e796:	f7fe fe0d 	bl	800d3b4 <tud_event_hook_cb>
  return true;
 800e79a:	e000      	b.n	800e79e <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e79c:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800e79e:	4b38      	ldr	r3, [pc, #224]	@ (800e880 <dcd_event_handler+0x2f4>)
 800e7a0:	78db      	ldrb	r3, [r3, #3]
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800e7ac:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e7b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e7b2:	fa22 f303 	lsr.w	r3, r2, r3
 800e7b6:	f003 0301 	and.w	r3, r3, #1
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	bf14      	ite	ne
 800e7be:	2301      	movne	r3, #1
 800e7c0:	2300      	moveq	r3, #0
 800e7c2:	b2db      	uxtb	r3, r3
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	f000 8134 	beq.w	800ea32 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800e7ca:	f107 0308 	add.w	r3, r7, #8
 800e7ce:	2200      	movs	r2, #0
 800e7d0:	601a      	str	r2, [r3, #0]
 800e7d2:	605a      	str	r2, [r3, #4]
 800e7d4:	609a      	str	r2, [r3, #8]
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	781b      	ldrb	r3, [r3, #0]
 800e7da:	723b      	strb	r3, [r7, #8]
 800e7dc:	2303      	movs	r3, #3
 800e7de:	727b      	strb	r3, [r7, #9]
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	685b      	ldr	r3, [r3, #4]
 800e7e4:	60fb      	str	r3, [r7, #12]
 800e7e6:	f107 0308 	add.w	r3, r7, #8
 800e7ea:	657b      	str	r3, [r7, #84]	@ 0x54
 800e7ec:	78fb      	ldrb	r3, [r7, #3]
 800e7ee:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e7f2:	4b27      	ldr	r3, [pc, #156]	@ (800e890 <dcd_event_handler+0x304>)
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e7f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e7fc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e800:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800e804:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e808:	f083 0301 	eor.w	r3, r3, #1
 800e80c:	b2db      	uxtb	r3, r3
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d003      	beq.n	800e81a <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800e812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	2000      	movs	r0, #0
 800e818:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800e81a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e81c:	3304      	adds	r3, #4
 800e81e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e820:	4618      	mov	r0, r3
 800e822:	f7fe fc9b 	bl	800d15c <tu_fifo_write>
 800e826:	4603      	mov	r3, r0
 800e828:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800e82c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e830:	f083 0301 	eor.w	r3, r3, #1
 800e834:	b2db      	uxtb	r3, r3
 800e836:	2b00      	cmp	r3, #0
 800e838:	d003      	beq.n	800e842 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800e83a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	2001      	movs	r0, #1
 800e840:	4798      	blx	r3
  return success;
 800e842:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e846:	f083 0301 	eor.w	r3, r3, #1
 800e84a:	b2db      	uxtb	r3, r3
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d009      	beq.n	800e864 <dcd_event_handler+0x2d8>
 800e850:	4b10      	ldr	r3, [pc, #64]	@ (800e894 <dcd_event_handler+0x308>)
 800e852:	643b      	str	r3, [r7, #64]	@ 0x40
 800e854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	f003 0301 	and.w	r3, r3, #1
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d00c      	beq.n	800e87a <dcd_event_handler+0x2ee>
 800e860:	be00      	bkpt	0x0000
 800e862:	e00a      	b.n	800e87a <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800e864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e866:	7818      	ldrb	r0, [r3, #0]
 800e868:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e86a:	785b      	ldrb	r3, [r3, #1]
 800e86c:	4619      	mov	r1, r3
 800e86e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e872:	461a      	mov	r2, r3
 800e874:	f7fe fd9e 	bl	800d3b4 <tud_event_hook_cb>
  return true;
 800e878:	e000      	b.n	800e87c <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e87a:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800e87c:	e0d9      	b.n	800ea32 <dcd_event_handler+0x4a6>
 800e87e:	bf00      	nop
 800e880:	20009fc8 	.word	0x20009fc8
 800e884:	20009ffc 	.word	0x20009ffc
 800e888:	20009ff8 	.word	0x20009ff8
 800e88c:	08013acc 	.word	0x08013acc
 800e890:	2000a0c0 	.word	0x2000a0c0
 800e894:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800e898:	4b90      	ldr	r3, [pc, #576]	@ (800eadc <dcd_event_handler+0x550>)
 800e89a:	781b      	ldrb	r3, [r3, #0]
 800e89c:	b2db      	uxtb	r3, r3
 800e89e:	3301      	adds	r3, #1
 800e8a0:	b2da      	uxtb	r2, r3
 800e8a2:	4b8e      	ldr	r3, [pc, #568]	@ (800eadc <dcd_event_handler+0x550>)
 800e8a4:	701a      	strb	r2, [r3, #0]
      send = true;
 800e8a6:	2301      	movs	r3, #1
 800e8a8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800e8ac:	e0c4      	b.n	800ea38 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	791b      	ldrb	r3, [r3, #4]
 800e8b2:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800e8b6:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e8ba:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e8be:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e8c2:	f003 030f 	and.w	r3, r3, #15
 800e8c6:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800e8c8:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800e8cc:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e8d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e8d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e8d8:	09db      	lsrs	r3, r3, #7
 800e8da:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800e8dc:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800e8e6:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	f000 80a3 	beq.w	800ea36 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800e8f0:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e8f4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e8f8:	4979      	ldr	r1, [pc, #484]	@ (800eae0 <dcd_event_handler+0x554>)
 800e8fa:	0052      	lsls	r2, r2, #1
 800e8fc:	440a      	add	r2, r1
 800e8fe:	4413      	add	r3, r2
 800e900:	3314      	adds	r3, #20
 800e902:	781b      	ldrb	r3, [r3, #0]
 800e904:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800e908:	2300      	movs	r3, #0
 800e90a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800e90c:	4b75      	ldr	r3, [pc, #468]	@ (800eae4 <dcd_event_handler+0x558>)
 800e90e:	781b      	ldrb	r3, [r3, #0]
 800e910:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e914:	429a      	cmp	r2, r3
 800e916:	d20a      	bcs.n	800e92e <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800e918:	4b73      	ldr	r3, [pc, #460]	@ (800eae8 <dcd_event_handler+0x55c>)
 800e91a:	6819      	ldr	r1, [r3, #0]
 800e91c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e920:	4613      	mov	r3, r2
 800e922:	00db      	lsls	r3, r3, #3
 800e924:	4413      	add	r3, r2
 800e926:	009b      	lsls	r3, r3, #2
 800e928:	440b      	add	r3, r1
 800e92a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e92c:	e013      	b.n	800e956 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800e92e:	4b6d      	ldr	r3, [pc, #436]	@ (800eae4 <dcd_event_handler+0x558>)
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e936:	1ad3      	subs	r3, r2, r3
 800e938:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e93c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800e940:	2b03      	cmp	r3, #3
 800e942:	d808      	bhi.n	800e956 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800e944:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e948:	4613      	mov	r3, r2
 800e94a:	00db      	lsls	r3, r3, #3
 800e94c:	4413      	add	r3, r2
 800e94e:	009b      	lsls	r3, r3, #2
 800e950:	4a66      	ldr	r2, [pc, #408]	@ (800eaec <dcd_event_handler+0x560>)
 800e952:	4413      	add	r3, r2
 800e954:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800e956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800e958:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800e95c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e960:	2b00      	cmp	r3, #0
 800e962:	d068      	beq.n	800ea36 <dcd_event_handler+0x4aa>
 800e964:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e968:	69db      	ldr	r3, [r3, #28]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d063      	beq.n	800ea36 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800e96e:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e972:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e976:	495a      	ldr	r1, [pc, #360]	@ (800eae0 <dcd_event_handler+0x554>)
 800e978:	0052      	lsls	r2, r2, #1
 800e97a:	440a      	add	r2, r1
 800e97c:	4413      	add	r3, r2
 800e97e:	f103 0220 	add.w	r2, r3, #32
 800e982:	7813      	ldrb	r3, [r2, #0]
 800e984:	f023 0301 	bic.w	r3, r3, #1
 800e988:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800e98a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e98e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e992:	4953      	ldr	r1, [pc, #332]	@ (800eae0 <dcd_event_handler+0x554>)
 800e994:	0052      	lsls	r2, r2, #1
 800e996:	440a      	add	r2, r1
 800e998:	4413      	add	r3, r2
 800e99a:	f103 0220 	add.w	r2, r3, #32
 800e99e:	7813      	ldrb	r3, [r2, #0]
 800e9a0:	f023 0304 	bic.w	r3, r3, #4
 800e9a4:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800e9a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e9aa:	69dc      	ldr	r4, [r3, #28]
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	7818      	ldrb	r0, [r3, #0]
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	795a      	ldrb	r2, [r3, #5]
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	689b      	ldr	r3, [r3, #8]
 800e9b8:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800e9bc:	47a0      	blx	r4
 800e9be:	4603      	mov	r3, r0
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	bf14      	ite	ne
 800e9c4:	2301      	movne	r3, #1
 800e9c6:	2300      	moveq	r3, #0
 800e9c8:	b2db      	uxtb	r3, r3
 800e9ca:	f083 0301 	eor.w	r3, r3, #1
 800e9ce:	b2db      	uxtb	r3, r3
 800e9d0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800e9d4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e9d8:	f003 0301 	and.w	r3, r3, #1
 800e9dc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800e9e0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d026      	beq.n	800ea36 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800e9e8:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e9ec:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e9f0:	493b      	ldr	r1, [pc, #236]	@ (800eae0 <dcd_event_handler+0x554>)
 800e9f2:	0052      	lsls	r2, r2, #1
 800e9f4:	440a      	add	r2, r1
 800e9f6:	4413      	add	r3, r2
 800e9f8:	f103 0220 	add.w	r2, r3, #32
 800e9fc:	7813      	ldrb	r3, [r2, #0]
 800e9fe:	f043 0301 	orr.w	r3, r3, #1
 800ea02:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800ea04:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800ea08:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800ea0c:	4934      	ldr	r1, [pc, #208]	@ (800eae0 <dcd_event_handler+0x554>)
 800ea0e:	0052      	lsls	r2, r2, #1
 800ea10:	440a      	add	r2, r1
 800ea12:	4413      	add	r3, r2
 800ea14:	f103 0220 	add.w	r2, r3, #32
 800ea18:	7813      	ldrb	r3, [r2, #0]
 800ea1a:	f043 0304 	orr.w	r3, r3, #4
 800ea1e:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800ea20:	e009      	b.n	800ea36 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800ea22:	2301      	movs	r3, #1
 800ea24:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800ea28:	e006      	b.n	800ea38 <dcd_event_handler+0x4ac>
      break;
 800ea2a:	bf00      	nop
 800ea2c:	e004      	b.n	800ea38 <dcd_event_handler+0x4ac>
      break;
 800ea2e:	bf00      	nop
 800ea30:	e002      	b.n	800ea38 <dcd_event_handler+0x4ac>
      break;
 800ea32:	bf00      	nop
 800ea34:	e000      	b.n	800ea38 <dcd_event_handler+0x4ac>
      break;
 800ea36:	bf00      	nop
  }

  if (send) {
 800ea38:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d049      	beq.n	800ead4 <dcd_event_handler+0x548>
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea44:	78fb      	ldrb	r3, [r7, #3]
 800ea46:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ea4a:	4b29      	ldr	r3, [pc, #164]	@ (800eaf0 <dcd_event_handler+0x564>)
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ea50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea52:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ea58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800ea5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ea60:	f083 0301 	eor.w	r3, r3, #1
 800ea64:	b2db      	uxtb	r3, r3
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d003      	beq.n	800ea72 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800ea6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	2000      	movs	r0, #0
 800ea70:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800ea72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea74:	3304      	adds	r3, #4
 800ea76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea78:	4618      	mov	r0, r3
 800ea7a:	f7fe fb6f 	bl	800d15c <tu_fifo_write>
 800ea7e:	4603      	mov	r3, r0
 800ea80:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800ea84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ea88:	f083 0301 	eor.w	r3, r3, #1
 800ea8c:	b2db      	uxtb	r3, r3
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d003      	beq.n	800ea9a <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800ea92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	2001      	movs	r0, #1
 800ea98:	4798      	blx	r3
  return success;
 800ea9a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ea9e:	f083 0301 	eor.w	r3, r3, #1
 800eaa2:	b2db      	uxtb	r3, r3
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d009      	beq.n	800eabc <dcd_event_handler+0x530>
 800eaa8:	4b12      	ldr	r3, [pc, #72]	@ (800eaf4 <dcd_event_handler+0x568>)
 800eaaa:	623b      	str	r3, [r7, #32]
 800eaac:	6a3b      	ldr	r3, [r7, #32]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f003 0301 	and.w	r3, r3, #1
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d00c      	beq.n	800ead2 <dcd_event_handler+0x546>
 800eab8:	be00      	bkpt	0x0000
 800eaba:	e00a      	b.n	800ead2 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800eabc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eabe:	7818      	ldrb	r0, [r3, #0]
 800eac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eac2:	785b      	ldrb	r3, [r3, #1]
 800eac4:	4619      	mov	r1, r3
 800eac6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800eaca:	461a      	mov	r2, r3
 800eacc:	f7fe fc72 	bl	800d3b4 <tud_event_hook_cb>
  return true;
 800ead0:	e000      	b.n	800ead4 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ead2:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800ead4:	bf00      	nop
 800ead6:	3794      	adds	r7, #148	@ 0x94
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd90      	pop	{r4, r7, pc}
 800eadc:	20009ff4 	.word	0x20009ff4
 800eae0:	20009fc8 	.word	0x20009fc8
 800eae4:	20009ffc 	.word	0x20009ffc
 800eae8:	20009ff8 	.word	0x20009ff8
 800eaec:	08013acc 	.word	0x08013acc
 800eaf0:	2000a0c0 	.word	0x2000a0c0
 800eaf4:	e000edf0 	.word	0xe000edf0

0800eaf8 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b082      	sub	sp, #8
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	4603      	mov	r3, r0
 800eb00:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800eb02:	79fb      	ldrb	r3, [r7, #7]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d005      	beq.n	800eb14 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800eb08:	4b07      	ldr	r3, [pc, #28]	@ (800eb28 <usbd_int_set+0x30>)
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	f001 fa97 	bl	8010040 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800eb12:	e004      	b.n	800eb1e <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800eb14:	4b04      	ldr	r3, [pc, #16]	@ (800eb28 <usbd_int_set+0x30>)
 800eb16:	781b      	ldrb	r3, [r3, #0]
 800eb18:	4618      	mov	r0, r3
 800eb1a:	f001 fab9 	bl	8010090 <dcd_int_disable>
}
 800eb1e:	bf00      	nop
 800eb20:	3708      	adds	r7, #8
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}
 800eb26:	bf00      	nop
 800eb28:	2000002d 	.word	0x2000002d

0800eb2c <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	b084      	sub	sp, #16
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	4603      	mov	r3, r0
 800eb34:	71fb      	strb	r3, [r7, #7]
 800eb36:	4b0e      	ldr	r3, [pc, #56]	@ (800eb70 <usbd_spin_lock+0x44>)
 800eb38:	60fb      	str	r3, [r7, #12]
 800eb3a:	79fb      	ldrb	r3, [r7, #7]
 800eb3c:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800eb3e:	7afb      	ldrb	r3, [r7, #11]
 800eb40:	f083 0301 	eor.w	r3, r3, #1
 800eb44:	b2db      	uxtb	r3, r3
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d007      	beq.n	800eb5a <usbd_spin_lock+0x2e>
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	685b      	ldr	r3, [r3, #4]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d103      	bne.n	800eb5a <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	2000      	movs	r0, #0
 800eb58:	4798      	blx	r3
  ctx->nested_count++;
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	685b      	ldr	r3, [r3, #4]
 800eb5e:	1c5a      	adds	r2, r3, #1
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	605a      	str	r2, [r3, #4]
}
 800eb64:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800eb66:	bf00      	nop
 800eb68:	3710      	adds	r7, #16
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}
 800eb6e:	bf00      	nop
 800eb70:	20000030 	.word	0x20000030

0800eb74 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b084      	sub	sp, #16
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	71fb      	strb	r3, [r7, #7]
 800eb7e:	4b10      	ldr	r3, [pc, #64]	@ (800ebc0 <usbd_spin_unlock+0x4c>)
 800eb80:	60fb      	str	r3, [r7, #12]
 800eb82:	79fb      	ldrb	r3, [r7, #7]
 800eb84:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	685b      	ldr	r3, [r3, #4]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d013      	beq.n	800ebb6 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	685b      	ldr	r3, [r3, #4]
 800eb92:	1e5a      	subs	r2, r3, #1
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800eb98:	7afb      	ldrb	r3, [r7, #11]
 800eb9a:	f083 0301 	eor.w	r3, r3, #1
 800eb9e:	b2db      	uxtb	r3, r3
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d009      	beq.n	800ebb8 <usbd_spin_unlock+0x44>
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	685b      	ldr	r3, [r3, #4]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d105      	bne.n	800ebb8 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	2001      	movs	r0, #1
 800ebb2:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800ebb4:	e000      	b.n	800ebb8 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800ebb6:	bf00      	nop
 800ebb8:	bf00      	nop
 800ebba:	3710      	adds	r7, #16
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd80      	pop	{r7, pc}
 800ebc0:	20000030 	.word	0x20000030

0800ebc4 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b08a      	sub	sp, #40	@ 0x28
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	6039      	str	r1, [r7, #0]
 800ebcc:	4611      	mov	r1, r2
 800ebce:	461a      	mov	r2, r3
 800ebd0:	4603      	mov	r3, r0
 800ebd2:	71fb      	strb	r3, [r7, #7]
 800ebd4:	460b      	mov	r3, r1
 800ebd6:	71bb      	strb	r3, [r7, #6]
 800ebd8:	4613      	mov	r3, r2
 800ebda:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800ebdc:	2300      	movs	r3, #0
 800ebde:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebe0:	e04d      	b.n	800ec7e <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800ebe6:	6a3b      	ldr	r3, [r7, #32]
 800ebe8:	785b      	ldrb	r3, [r3, #1]
 800ebea:	2b05      	cmp	r3, #5
 800ebec:	d108      	bne.n	800ec00 <usbd_open_edpt_pair+0x3c>
 800ebee:	6a3b      	ldr	r3, [r7, #32]
 800ebf0:	78db      	ldrb	r3, [r3, #3]
 800ebf2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ebf6:	b2db      	uxtb	r3, r3
 800ebf8:	461a      	mov	r2, r3
 800ebfa:	797b      	ldrb	r3, [r7, #5]
 800ebfc:	4293      	cmp	r3, r2
 800ebfe:	d00a      	beq.n	800ec16 <usbd_open_edpt_pair+0x52>
 800ec00:	4b23      	ldr	r3, [pc, #140]	@ (800ec90 <usbd_open_edpt_pair+0xcc>)
 800ec02:	61bb      	str	r3, [r7, #24]
 800ec04:	69bb      	ldr	r3, [r7, #24]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	f003 0301 	and.w	r3, r3, #1
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d000      	beq.n	800ec12 <usbd_open_edpt_pair+0x4e>
 800ec10:	be00      	bkpt	0x0000
 800ec12:	2300      	movs	r3, #0
 800ec14:	e038      	b.n	800ec88 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800ec16:	79fb      	ldrb	r3, [r7, #7]
 800ec18:	6a39      	ldr	r1, [r7, #32]
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f000 f83a 	bl	800ec94 <usbd_edpt_open>
 800ec20:	4603      	mov	r3, r0
 800ec22:	f083 0301 	eor.w	r3, r3, #1
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d00a      	beq.n	800ec42 <usbd_open_edpt_pair+0x7e>
 800ec2c:	4b18      	ldr	r3, [pc, #96]	@ (800ec90 <usbd_open_edpt_pair+0xcc>)
 800ec2e:	61fb      	str	r3, [r7, #28]
 800ec30:	69fb      	ldr	r3, [r7, #28]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	f003 0301 	and.w	r3, r3, #1
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d000      	beq.n	800ec3e <usbd_open_edpt_pair+0x7a>
 800ec3c:	be00      	bkpt	0x0000
 800ec3e:	2300      	movs	r3, #0
 800ec40:	e022      	b.n	800ec88 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800ec42:	6a3b      	ldr	r3, [r7, #32]
 800ec44:	789b      	ldrb	r3, [r3, #2]
 800ec46:	75fb      	strb	r3, [r7, #23]
 800ec48:	7dfb      	ldrb	r3, [r7, #23]
 800ec4a:	09db      	lsrs	r3, r3, #7
 800ec4c:	b2db      	uxtb	r3, r3
 800ec4e:	2b01      	cmp	r3, #1
 800ec50:	d104      	bne.n	800ec5c <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800ec52:	6a3b      	ldr	r3, [r7, #32]
 800ec54:	789a      	ldrb	r2, [r3, #2]
 800ec56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec58:	701a      	strb	r2, [r3, #0]
 800ec5a:	e003      	b.n	800ec64 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800ec5c:	6a3b      	ldr	r3, [r7, #32]
 800ec5e:	789a      	ldrb	r2, [r3, #2]
 800ec60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec62:	701a      	strb	r2, [r3, #0]
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ec68:	693b      	ldr	r3, [r7, #16]
 800ec6a:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	781b      	ldrb	r3, [r3, #0]
 800ec70:	461a      	mov	r2, r3
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800ec76:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800ec78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec7a:	3301      	adds	r3, #1
 800ec7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec7e:	79bb      	ldrb	r3, [r7, #6]
 800ec80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec82:	429a      	cmp	r2, r3
 800ec84:	dbad      	blt.n	800ebe2 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800ec86:	2301      	movs	r3, #1
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	3728      	adds	r7, #40	@ 0x28
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	e000edf0 	.word	0xe000edf0

0800ec94 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b086      	sub	sp, #24
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	6039      	str	r1, [r7, #0]
 800ec9e:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800eca0:	4b1c      	ldr	r3, [pc, #112]	@ (800ed14 <usbd_edpt_open+0x80>)
 800eca2:	781b      	ldrb	r3, [r3, #0]
 800eca4:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	789b      	ldrb	r3, [r3, #2]
 800ecaa:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ecac:	7bfb      	ldrb	r3, [r7, #15]
 800ecae:	f003 030f 	and.w	r3, r3, #15
 800ecb2:	b2db      	uxtb	r3, r3
 800ecb4:	2b05      	cmp	r3, #5
 800ecb6:	d90a      	bls.n	800ecce <usbd_edpt_open+0x3a>
 800ecb8:	4b17      	ldr	r3, [pc, #92]	@ (800ed18 <usbd_edpt_open+0x84>)
 800ecba:	613b      	str	r3, [r7, #16]
 800ecbc:	693b      	ldr	r3, [r7, #16]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	f003 0301 	and.w	r3, r3, #1
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d000      	beq.n	800ecca <usbd_edpt_open+0x36>
 800ecc8:	be00      	bkpt	0x0000
 800ecca:	2300      	movs	r3, #0
 800eccc:	e01d      	b.n	800ed0a <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800ecce:	4b13      	ldr	r3, [pc, #76]	@ (800ed1c <usbd_edpt_open+0x88>)
 800ecd0:	789b      	ldrb	r3, [r3, #2]
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	4619      	mov	r1, r3
 800ecd6:	6838      	ldr	r0, [r7, #0]
 800ecd8:	f002 fe3a 	bl	8011950 <tu_edpt_validate>
 800ecdc:	4603      	mov	r3, r0
 800ecde:	f083 0301 	eor.w	r3, r3, #1
 800ece2:	b2db      	uxtb	r3, r3
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d00a      	beq.n	800ecfe <usbd_edpt_open+0x6a>
 800ece8:	4b0b      	ldr	r3, [pc, #44]	@ (800ed18 <usbd_edpt_open+0x84>)
 800ecea:	617b      	str	r3, [r7, #20]
 800ecec:	697b      	ldr	r3, [r7, #20]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	f003 0301 	and.w	r3, r3, #1
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d000      	beq.n	800ecfa <usbd_edpt_open+0x66>
 800ecf8:	be00      	bkpt	0x0000
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	e005      	b.n	800ed0a <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800ecfe:	79fb      	ldrb	r3, [r7, #7]
 800ed00:	6839      	ldr	r1, [r7, #0]
 800ed02:	4618      	mov	r0, r3
 800ed04:	f001 faa0 	bl	8010248 <dcd_edpt_open>
 800ed08:	4603      	mov	r3, r0
}
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	3718      	adds	r7, #24
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	bd80      	pop	{r7, pc}
 800ed12:	bf00      	nop
 800ed14:	2000002d 	.word	0x2000002d
 800ed18:	e000edf0 	.word	0xe000edf0
 800ed1c:	20009fc8 	.word	0x20009fc8

0800ed20 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b086      	sub	sp, #24
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	4603      	mov	r3, r0
 800ed28:	460a      	mov	r2, r1
 800ed2a:	71fb      	strb	r3, [r7, #7]
 800ed2c:	4613      	mov	r3, r2
 800ed2e:	71bb      	strb	r3, [r7, #6]
 800ed30:	79bb      	ldrb	r3, [r7, #6]
 800ed32:	73bb      	strb	r3, [r7, #14]
 800ed34:	7bbb      	ldrb	r3, [r7, #14]
 800ed36:	f003 030f 	and.w	r3, r3, #15
 800ed3a:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ed3c:	75fb      	strb	r3, [r7, #23]
 800ed3e:	79bb      	ldrb	r3, [r7, #6]
 800ed40:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ed42:	7bfb      	ldrb	r3, [r7, #15]
 800ed44:	09db      	lsrs	r3, r3, #7
 800ed46:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ed48:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ed4a:	7dfa      	ldrb	r2, [r7, #23]
 800ed4c:	7dbb      	ldrb	r3, [r7, #22]
 800ed4e:	0052      	lsls	r2, r2, #1
 800ed50:	4413      	add	r3, r2
 800ed52:	3320      	adds	r3, #32
 800ed54:	4a05      	ldr	r2, [pc, #20]	@ (800ed6c <usbd_edpt_claim+0x4c>)
 800ed56:	4413      	add	r3, r2
 800ed58:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800ed5a:	2100      	movs	r1, #0
 800ed5c:	6938      	ldr	r0, [r7, #16]
 800ed5e:	f002 fd91 	bl	8011884 <tu_edpt_claim>
 800ed62:	4603      	mov	r3, r0
}
 800ed64:	4618      	mov	r0, r3
 800ed66:	3718      	adds	r7, #24
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	bd80      	pop	{r7, pc}
 800ed6c:	20009fc8 	.word	0x20009fc8

0800ed70 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b086      	sub	sp, #24
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	4603      	mov	r3, r0
 800ed78:	460a      	mov	r2, r1
 800ed7a:	71fb      	strb	r3, [r7, #7]
 800ed7c:	4613      	mov	r3, r2
 800ed7e:	71bb      	strb	r3, [r7, #6]
 800ed80:	79bb      	ldrb	r3, [r7, #6]
 800ed82:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ed84:	7bbb      	ldrb	r3, [r7, #14]
 800ed86:	f003 030f 	and.w	r3, r3, #15
 800ed8a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ed8c:	75fb      	strb	r3, [r7, #23]
 800ed8e:	79bb      	ldrb	r3, [r7, #6]
 800ed90:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ed92:	7bfb      	ldrb	r3, [r7, #15]
 800ed94:	09db      	lsrs	r3, r3, #7
 800ed96:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ed98:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ed9a:	7dfa      	ldrb	r2, [r7, #23]
 800ed9c:	7dbb      	ldrb	r3, [r7, #22]
 800ed9e:	0052      	lsls	r2, r2, #1
 800eda0:	4413      	add	r3, r2
 800eda2:	3320      	adds	r3, #32
 800eda4:	4a05      	ldr	r2, [pc, #20]	@ (800edbc <usbd_edpt_release+0x4c>)
 800eda6:	4413      	add	r3, r2
 800eda8:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800edaa:	2100      	movs	r1, #0
 800edac:	6938      	ldr	r0, [r7, #16]
 800edae:	f002 fda5 	bl	80118fc <tu_edpt_release>
 800edb2:	4603      	mov	r3, r0
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3718      	adds	r7, #24
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	20009fc8 	.word	0x20009fc8

0800edc0 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b088      	sub	sp, #32
 800edc4:	af02      	add	r7, sp, #8
 800edc6:	603a      	str	r2, [r7, #0]
 800edc8:	461a      	mov	r2, r3
 800edca:	4603      	mov	r3, r0
 800edcc:	71fb      	strb	r3, [r7, #7]
 800edce:	460b      	mov	r3, r1
 800edd0:	71bb      	strb	r3, [r7, #6]
 800edd2:	4613      	mov	r3, r2
 800edd4:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800edd6:	4b34      	ldr	r3, [pc, #208]	@ (800eea8 <usbd_edpt_xfer+0xe8>)
 800edd8:	781b      	ldrb	r3, [r3, #0]
 800edda:	71fb      	strb	r3, [r7, #7]
 800eddc:	79bb      	ldrb	r3, [r7, #6]
 800edde:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ede0:	7abb      	ldrb	r3, [r7, #10]
 800ede2:	f003 030f 	and.w	r3, r3, #15
 800ede6:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ede8:	75fb      	strb	r3, [r7, #23]
 800edea:	79bb      	ldrb	r3, [r7, #6]
 800edec:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800edee:	7afb      	ldrb	r3, [r7, #11]
 800edf0:	09db      	lsrs	r3, r3, #7
 800edf2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800edf4:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800edf6:	7dfa      	ldrb	r2, [r7, #23]
 800edf8:	7dbb      	ldrb	r3, [r7, #22]
 800edfa:	492c      	ldr	r1, [pc, #176]	@ (800eeac <usbd_edpt_xfer+0xec>)
 800edfc:	0052      	lsls	r2, r2, #1
 800edfe:	440a      	add	r2, r1
 800ee00:	4413      	add	r3, r2
 800ee02:	3320      	adds	r3, #32
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ee0a:	b2db      	uxtb	r3, r3
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d00a      	beq.n	800ee26 <usbd_edpt_xfer+0x66>
 800ee10:	4b27      	ldr	r3, [pc, #156]	@ (800eeb0 <usbd_edpt_xfer+0xf0>)
 800ee12:	60fb      	str	r3, [r7, #12]
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f003 0301 	and.w	r3, r3, #1
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d000      	beq.n	800ee22 <usbd_edpt_xfer+0x62>
 800ee20:	be00      	bkpt	0x0000
 800ee22:	2300      	movs	r3, #0
 800ee24:	e03c      	b.n	800eea0 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ee26:	7dfa      	ldrb	r2, [r7, #23]
 800ee28:	7dbb      	ldrb	r3, [r7, #22]
 800ee2a:	4920      	ldr	r1, [pc, #128]	@ (800eeac <usbd_edpt_xfer+0xec>)
 800ee2c:	0052      	lsls	r2, r2, #1
 800ee2e:	440a      	add	r2, r1
 800ee30:	4413      	add	r3, r2
 800ee32:	f103 0220 	add.w	r2, r3, #32
 800ee36:	7813      	ldrb	r3, [r2, #0]
 800ee38:	f043 0301 	orr.w	r3, r3, #1
 800ee3c:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800ee3e:	88ba      	ldrh	r2, [r7, #4]
 800ee40:	79b9      	ldrb	r1, [r7, #6]
 800ee42:	79f8      	ldrb	r0, [r7, #7]
 800ee44:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ee48:	9300      	str	r3, [sp, #0]
 800ee4a:	4613      	mov	r3, r2
 800ee4c:	683a      	ldr	r2, [r7, #0]
 800ee4e:	f001 fac5 	bl	80103dc <dcd_edpt_xfer>
 800ee52:	4603      	mov	r3, r0
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d001      	beq.n	800ee5c <usbd_edpt_xfer+0x9c>
    return true;
 800ee58:	2301      	movs	r3, #1
 800ee5a:	e021      	b.n	800eea0 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ee5c:	7dfa      	ldrb	r2, [r7, #23]
 800ee5e:	7dbb      	ldrb	r3, [r7, #22]
 800ee60:	4912      	ldr	r1, [pc, #72]	@ (800eeac <usbd_edpt_xfer+0xec>)
 800ee62:	0052      	lsls	r2, r2, #1
 800ee64:	440a      	add	r2, r1
 800ee66:	4413      	add	r3, r2
 800ee68:	f103 0220 	add.w	r2, r3, #32
 800ee6c:	7813      	ldrb	r3, [r2, #0]
 800ee6e:	f023 0301 	bic.w	r3, r3, #1
 800ee72:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800ee74:	7dfa      	ldrb	r2, [r7, #23]
 800ee76:	7dbb      	ldrb	r3, [r7, #22]
 800ee78:	490c      	ldr	r1, [pc, #48]	@ (800eeac <usbd_edpt_xfer+0xec>)
 800ee7a:	0052      	lsls	r2, r2, #1
 800ee7c:	440a      	add	r2, r1
 800ee7e:	4413      	add	r3, r2
 800ee80:	f103 0220 	add.w	r2, r3, #32
 800ee84:	7813      	ldrb	r3, [r2, #0]
 800ee86:	f023 0304 	bic.w	r3, r3, #4
 800ee8a:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800ee8c:	4b08      	ldr	r3, [pc, #32]	@ (800eeb0 <usbd_edpt_xfer+0xf0>)
 800ee8e:	613b      	str	r3, [r7, #16]
 800ee90:	693b      	ldr	r3, [r7, #16]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	f003 0301 	and.w	r3, r3, #1
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d000      	beq.n	800ee9e <usbd_edpt_xfer+0xde>
 800ee9c:	be00      	bkpt	0x0000
    return false;
 800ee9e:	2300      	movs	r3, #0
  }
}
 800eea0:	4618      	mov	r0, r3
 800eea2:	3718      	adds	r7, #24
 800eea4:	46bd      	mov	sp, r7
 800eea6:	bd80      	pop	{r7, pc}
 800eea8:	2000002d 	.word	0x2000002d
 800eeac:	20009fc8 	.word	0x20009fc8
 800eeb0:	e000edf0 	.word	0xe000edf0

0800eeb4 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	b088      	sub	sp, #32
 800eeb8:	af02      	add	r7, sp, #8
 800eeba:	603a      	str	r2, [r7, #0]
 800eebc:	461a      	mov	r2, r3
 800eebe:	4603      	mov	r3, r0
 800eec0:	71fb      	strb	r3, [r7, #7]
 800eec2:	460b      	mov	r3, r1
 800eec4:	71bb      	strb	r3, [r7, #6]
 800eec6:	4613      	mov	r3, r2
 800eec8:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800eeca:	4b34      	ldr	r3, [pc, #208]	@ (800ef9c <usbd_edpt_xfer_fifo+0xe8>)
 800eecc:	781b      	ldrb	r3, [r3, #0]
 800eece:	71fb      	strb	r3, [r7, #7]
 800eed0:	79bb      	ldrb	r3, [r7, #6]
 800eed2:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800eed4:	7abb      	ldrb	r3, [r7, #10]
 800eed6:	f003 030f 	and.w	r3, r3, #15
 800eeda:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800eedc:	75fb      	strb	r3, [r7, #23]
 800eede:	79bb      	ldrb	r3, [r7, #6]
 800eee0:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800eee2:	7afb      	ldrb	r3, [r7, #11]
 800eee4:	09db      	lsrs	r3, r3, #7
 800eee6:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800eee8:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800eeea:	7dfa      	ldrb	r2, [r7, #23]
 800eeec:	7dbb      	ldrb	r3, [r7, #22]
 800eeee:	492c      	ldr	r1, [pc, #176]	@ (800efa0 <usbd_edpt_xfer_fifo+0xec>)
 800eef0:	0052      	lsls	r2, r2, #1
 800eef2:	440a      	add	r2, r1
 800eef4:	4413      	add	r3, r2
 800eef6:	3320      	adds	r3, #32
 800eef8:	781b      	ldrb	r3, [r3, #0]
 800eefa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800eefe:	b2db      	uxtb	r3, r3
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d00a      	beq.n	800ef1a <usbd_edpt_xfer_fifo+0x66>
 800ef04:	4b27      	ldr	r3, [pc, #156]	@ (800efa4 <usbd_edpt_xfer_fifo+0xf0>)
 800ef06:	60fb      	str	r3, [r7, #12]
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	f003 0301 	and.w	r3, r3, #1
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d000      	beq.n	800ef16 <usbd_edpt_xfer_fifo+0x62>
 800ef14:	be00      	bkpt	0x0000
 800ef16:	2300      	movs	r3, #0
 800ef18:	e03c      	b.n	800ef94 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ef1a:	7dfa      	ldrb	r2, [r7, #23]
 800ef1c:	7dbb      	ldrb	r3, [r7, #22]
 800ef1e:	4920      	ldr	r1, [pc, #128]	@ (800efa0 <usbd_edpt_xfer_fifo+0xec>)
 800ef20:	0052      	lsls	r2, r2, #1
 800ef22:	440a      	add	r2, r1
 800ef24:	4413      	add	r3, r2
 800ef26:	f103 0220 	add.w	r2, r3, #32
 800ef2a:	7813      	ldrb	r3, [r2, #0]
 800ef2c:	f043 0301 	orr.w	r3, r3, #1
 800ef30:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800ef32:	88ba      	ldrh	r2, [r7, #4]
 800ef34:	79b9      	ldrb	r1, [r7, #6]
 800ef36:	79f8      	ldrb	r0, [r7, #7]
 800ef38:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ef3c:	9300      	str	r3, [sp, #0]
 800ef3e:	4613      	mov	r3, r2
 800ef40:	683a      	ldr	r2, [r7, #0]
 800ef42:	f001 faa3 	bl	801048c <dcd_edpt_xfer_fifo>
 800ef46:	4603      	mov	r3, r0
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d001      	beq.n	800ef50 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	e021      	b.n	800ef94 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ef50:	7dfa      	ldrb	r2, [r7, #23]
 800ef52:	7dbb      	ldrb	r3, [r7, #22]
 800ef54:	4912      	ldr	r1, [pc, #72]	@ (800efa0 <usbd_edpt_xfer_fifo+0xec>)
 800ef56:	0052      	lsls	r2, r2, #1
 800ef58:	440a      	add	r2, r1
 800ef5a:	4413      	add	r3, r2
 800ef5c:	f103 0220 	add.w	r2, r3, #32
 800ef60:	7813      	ldrb	r3, [r2, #0]
 800ef62:	f023 0301 	bic.w	r3, r3, #1
 800ef66:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800ef68:	7dfa      	ldrb	r2, [r7, #23]
 800ef6a:	7dbb      	ldrb	r3, [r7, #22]
 800ef6c:	490c      	ldr	r1, [pc, #48]	@ (800efa0 <usbd_edpt_xfer_fifo+0xec>)
 800ef6e:	0052      	lsls	r2, r2, #1
 800ef70:	440a      	add	r2, r1
 800ef72:	4413      	add	r3, r2
 800ef74:	f103 0220 	add.w	r2, r3, #32
 800ef78:	7813      	ldrb	r3, [r2, #0]
 800ef7a:	f023 0304 	bic.w	r3, r3, #4
 800ef7e:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800ef80:	4b08      	ldr	r3, [pc, #32]	@ (800efa4 <usbd_edpt_xfer_fifo+0xf0>)
 800ef82:	613b      	str	r3, [r7, #16]
 800ef84:	693b      	ldr	r3, [r7, #16]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	f003 0301 	and.w	r3, r3, #1
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d000      	beq.n	800ef92 <usbd_edpt_xfer_fifo+0xde>
 800ef90:	be00      	bkpt	0x0000
    return false;
 800ef92:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3718      	adds	r7, #24
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	2000002d 	.word	0x2000002d
 800efa0:	20009fc8 	.word	0x20009fc8
 800efa4:	e000edf0 	.word	0xe000edf0

0800efa8 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800efa8:	b480      	push	{r7}
 800efaa:	b085      	sub	sp, #20
 800efac:	af00      	add	r7, sp, #0
 800efae:	4603      	mov	r3, r0
 800efb0:	460a      	mov	r2, r1
 800efb2:	71fb      	strb	r3, [r7, #7]
 800efb4:	4613      	mov	r3, r2
 800efb6:	71bb      	strb	r3, [r7, #6]
 800efb8:	79bb      	ldrb	r3, [r7, #6]
 800efba:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800efbc:	7b3b      	ldrb	r3, [r7, #12]
 800efbe:	f003 030f 	and.w	r3, r3, #15
 800efc2:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800efc4:	73fb      	strb	r3, [r7, #15]
 800efc6:	79bb      	ldrb	r3, [r7, #6]
 800efc8:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800efca:	7b7b      	ldrb	r3, [r7, #13]
 800efcc:	09db      	lsrs	r3, r3, #7
 800efce:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800efd0:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800efd2:	7bfa      	ldrb	r2, [r7, #15]
 800efd4:	7bbb      	ldrb	r3, [r7, #14]
 800efd6:	490a      	ldr	r1, [pc, #40]	@ (800f000 <usbd_edpt_busy+0x58>)
 800efd8:	0052      	lsls	r2, r2, #1
 800efda:	440a      	add	r2, r1
 800efdc:	4413      	add	r3, r2
 800efde:	3320      	adds	r3, #32
 800efe0:	781b      	ldrb	r3, [r3, #0]
 800efe2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800efe6:	b2db      	uxtb	r3, r3
 800efe8:	2b00      	cmp	r3, #0
 800efea:	bf14      	ite	ne
 800efec:	2301      	movne	r3, #1
 800efee:	2300      	moveq	r3, #0
 800eff0:	b2db      	uxtb	r3, r3
}
 800eff2:	4618      	mov	r0, r3
 800eff4:	3714      	adds	r7, #20
 800eff6:	46bd      	mov	sp, r7
 800eff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800effc:	4770      	bx	lr
 800effe:	bf00      	nop
 800f000:	20009fc8 	.word	0x20009fc8

0800f004 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800f004:	b580      	push	{r7, lr}
 800f006:	b084      	sub	sp, #16
 800f008:	af00      	add	r7, sp, #0
 800f00a:	4603      	mov	r3, r0
 800f00c:	460a      	mov	r2, r1
 800f00e:	71fb      	strb	r3, [r7, #7]
 800f010:	4613      	mov	r3, r2
 800f012:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800f014:	4b18      	ldr	r3, [pc, #96]	@ (800f078 <usbd_edpt_stall+0x74>)
 800f016:	781b      	ldrb	r3, [r3, #0]
 800f018:	71fb      	strb	r3, [r7, #7]
 800f01a:	79bb      	ldrb	r3, [r7, #6]
 800f01c:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f01e:	7b3b      	ldrb	r3, [r7, #12]
 800f020:	f003 030f 	and.w	r3, r3, #15
 800f024:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f026:	73fb      	strb	r3, [r7, #15]
 800f028:	79bb      	ldrb	r3, [r7, #6]
 800f02a:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f02c:	7b7b      	ldrb	r3, [r7, #13]
 800f02e:	09db      	lsrs	r3, r3, #7
 800f030:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f032:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800f034:	79ba      	ldrb	r2, [r7, #6]
 800f036:	79fb      	ldrb	r3, [r7, #7]
 800f038:	4611      	mov	r1, r2
 800f03a:	4618      	mov	r0, r3
 800f03c:	f001 fa88 	bl	8010550 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800f040:	7bfa      	ldrb	r2, [r7, #15]
 800f042:	7bbb      	ldrb	r3, [r7, #14]
 800f044:	490d      	ldr	r1, [pc, #52]	@ (800f07c <usbd_edpt_stall+0x78>)
 800f046:	0052      	lsls	r2, r2, #1
 800f048:	440a      	add	r2, r1
 800f04a:	4413      	add	r3, r2
 800f04c:	f103 0220 	add.w	r2, r3, #32
 800f050:	7813      	ldrb	r3, [r2, #0]
 800f052:	f043 0302 	orr.w	r3, r3, #2
 800f056:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800f058:	7bfa      	ldrb	r2, [r7, #15]
 800f05a:	7bbb      	ldrb	r3, [r7, #14]
 800f05c:	4907      	ldr	r1, [pc, #28]	@ (800f07c <usbd_edpt_stall+0x78>)
 800f05e:	0052      	lsls	r2, r2, #1
 800f060:	440a      	add	r2, r1
 800f062:	4413      	add	r3, r2
 800f064:	f103 0220 	add.w	r2, r3, #32
 800f068:	7813      	ldrb	r3, [r2, #0]
 800f06a:	f043 0301 	orr.w	r3, r3, #1
 800f06e:	7013      	strb	r3, [r2, #0]
}
 800f070:	bf00      	nop
 800f072:	3710      	adds	r7, #16
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}
 800f078:	2000002d 	.word	0x2000002d
 800f07c:	20009fc8 	.word	0x20009fc8

0800f080 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800f080:	b580      	push	{r7, lr}
 800f082:	b084      	sub	sp, #16
 800f084:	af00      	add	r7, sp, #0
 800f086:	4603      	mov	r3, r0
 800f088:	460a      	mov	r2, r1
 800f08a:	71fb      	strb	r3, [r7, #7]
 800f08c:	4613      	mov	r3, r2
 800f08e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800f090:	4b18      	ldr	r3, [pc, #96]	@ (800f0f4 <usbd_edpt_clear_stall+0x74>)
 800f092:	781b      	ldrb	r3, [r3, #0]
 800f094:	71fb      	strb	r3, [r7, #7]
 800f096:	79bb      	ldrb	r3, [r7, #6]
 800f098:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f09a:	7b3b      	ldrb	r3, [r7, #12]
 800f09c:	f003 030f 	and.w	r3, r3, #15
 800f0a0:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f0a2:	73fb      	strb	r3, [r7, #15]
 800f0a4:	79bb      	ldrb	r3, [r7, #6]
 800f0a6:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f0a8:	7b7b      	ldrb	r3, [r7, #13]
 800f0aa:	09db      	lsrs	r3, r3, #7
 800f0ac:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f0ae:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800f0b0:	79ba      	ldrb	r2, [r7, #6]
 800f0b2:	79fb      	ldrb	r3, [r7, #7]
 800f0b4:	4611      	mov	r1, r2
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f001 fa80 	bl	80105bc <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800f0bc:	7bfa      	ldrb	r2, [r7, #15]
 800f0be:	7bbb      	ldrb	r3, [r7, #14]
 800f0c0:	490d      	ldr	r1, [pc, #52]	@ (800f0f8 <usbd_edpt_clear_stall+0x78>)
 800f0c2:	0052      	lsls	r2, r2, #1
 800f0c4:	440a      	add	r2, r1
 800f0c6:	4413      	add	r3, r2
 800f0c8:	f103 0220 	add.w	r2, r3, #32
 800f0cc:	7813      	ldrb	r3, [r2, #0]
 800f0ce:	f023 0302 	bic.w	r3, r3, #2
 800f0d2:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800f0d4:	7bfa      	ldrb	r2, [r7, #15]
 800f0d6:	7bbb      	ldrb	r3, [r7, #14]
 800f0d8:	4907      	ldr	r1, [pc, #28]	@ (800f0f8 <usbd_edpt_clear_stall+0x78>)
 800f0da:	0052      	lsls	r2, r2, #1
 800f0dc:	440a      	add	r2, r1
 800f0de:	4413      	add	r3, r2
 800f0e0:	f103 0220 	add.w	r2, r3, #32
 800f0e4:	7813      	ldrb	r3, [r2, #0]
 800f0e6:	f023 0301 	bic.w	r3, r3, #1
 800f0ea:	7013      	strb	r3, [r2, #0]
}
 800f0ec:	bf00      	nop
 800f0ee:	3710      	adds	r7, #16
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	bd80      	pop	{r7, pc}
 800f0f4:	2000002d 	.word	0x2000002d
 800f0f8:	20009fc8 	.word	0x20009fc8

0800f0fc <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800f0fc:	b480      	push	{r7}
 800f0fe:	b085      	sub	sp, #20
 800f100:	af00      	add	r7, sp, #0
 800f102:	4603      	mov	r3, r0
 800f104:	460a      	mov	r2, r1
 800f106:	71fb      	strb	r3, [r7, #7]
 800f108:	4613      	mov	r3, r2
 800f10a:	71bb      	strb	r3, [r7, #6]
 800f10c:	79bb      	ldrb	r3, [r7, #6]
 800f10e:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f110:	7b3b      	ldrb	r3, [r7, #12]
 800f112:	f003 030f 	and.w	r3, r3, #15
 800f116:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f118:	73fb      	strb	r3, [r7, #15]
 800f11a:	79bb      	ldrb	r3, [r7, #6]
 800f11c:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f11e:	7b7b      	ldrb	r3, [r7, #13]
 800f120:	09db      	lsrs	r3, r3, #7
 800f122:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f124:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800f126:	7bfa      	ldrb	r2, [r7, #15]
 800f128:	7bbb      	ldrb	r3, [r7, #14]
 800f12a:	490a      	ldr	r1, [pc, #40]	@ (800f154 <usbd_edpt_stalled+0x58>)
 800f12c:	0052      	lsls	r2, r2, #1
 800f12e:	440a      	add	r2, r1
 800f130:	4413      	add	r3, r2
 800f132:	3320      	adds	r3, #32
 800f134:	781b      	ldrb	r3, [r3, #0]
 800f136:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800f13a:	b2db      	uxtb	r3, r3
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	bf14      	ite	ne
 800f140:	2301      	movne	r3, #1
 800f142:	2300      	moveq	r3, #0
 800f144:	b2db      	uxtb	r3, r3
}
 800f146:	4618      	mov	r0, r3
 800f148:	3714      	adds	r7, #20
 800f14a:	46bd      	mov	sp, r7
 800f14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f150:	4770      	bx	lr
 800f152:	bf00      	nop
 800f154:	20009fc8 	.word	0x20009fc8

0800f158 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800f158:	b480      	push	{r7}
 800f15a:	b083      	sub	sp, #12
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	4603      	mov	r3, r0
 800f160:	6039      	str	r1, [r7, #0]
 800f162:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800f164:	bf00      	nop
 800f166:	370c      	adds	r7, #12
 800f168:	46bd      	mov	sp, r7
 800f16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16e:	4770      	bx	lr

0800f170 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800f170:	b580      	push	{r7, lr}
 800f172:	b086      	sub	sp, #24
 800f174:	af02      	add	r7, sp, #8
 800f176:	4603      	mov	r3, r0
 800f178:	6039      	str	r1, [r7, #0]
 800f17a:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	781b      	ldrb	r3, [r3, #0]
 800f180:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f184:	b2db      	uxtb	r3, r3
 800f186:	2b00      	cmp	r3, #0
 800f188:	d001      	beq.n	800f18e <status_stage_xact+0x1e>
 800f18a:	2300      	movs	r3, #0
 800f18c:	e000      	b.n	800f190 <status_stage_xact+0x20>
 800f18e:	2380      	movs	r3, #128	@ 0x80
 800f190:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800f192:	7bf9      	ldrb	r1, [r7, #15]
 800f194:	79f8      	ldrb	r0, [r7, #7]
 800f196:	2300      	movs	r3, #0
 800f198:	9300      	str	r3, [sp, #0]
 800f19a:	2300      	movs	r3, #0
 800f19c:	2200      	movs	r2, #0
 800f19e:	f7ff fe0f 	bl	800edc0 <usbd_edpt_xfer>
 800f1a2:	4603      	mov	r3, r0
}
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	3710      	adds	r7, #16
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	bd80      	pop	{r7, pc}

0800f1ac <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800f1ac:	b580      	push	{r7, lr}
 800f1ae:	b082      	sub	sp, #8
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	6039      	str	r1, [r7, #0]
 800f1b6:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800f1b8:	4b0b      	ldr	r3, [pc, #44]	@ (800f1e8 <tud_control_status+0x3c>)
 800f1ba:	683a      	ldr	r2, [r7, #0]
 800f1bc:	6810      	ldr	r0, [r2, #0]
 800f1be:	6851      	ldr	r1, [r2, #4]
 800f1c0:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800f1c2:	4b09      	ldr	r3, [pc, #36]	@ (800f1e8 <tud_control_status+0x3c>)
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800f1c8:	4b07      	ldr	r3, [pc, #28]	@ (800f1e8 <tud_control_status+0x3c>)
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800f1ce:	4b06      	ldr	r3, [pc, #24]	@ (800f1e8 <tud_control_status+0x3c>)
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800f1d4:	79fb      	ldrb	r3, [r7, #7]
 800f1d6:	6839      	ldr	r1, [r7, #0]
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7ff ffc9 	bl	800f170 <status_stage_xact>
 800f1de:	4603      	mov	r3, r0
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	3708      	adds	r7, #8
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	bd80      	pop	{r7, pc}
 800f1e8:	2000a0c4 	.word	0x2000a0c4

0800f1ec <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800f1ec:	b590      	push	{r4, r7, lr}
 800f1ee:	b08b      	sub	sp, #44	@ 0x2c
 800f1f0:	af02      	add	r7, sp, #8
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800f1f6:	4b2d      	ldr	r3, [pc, #180]	@ (800f2ac <data_stage_xact+0xc0>)
 800f1f8:	899a      	ldrh	r2, [r3, #12]
 800f1fa:	4b2c      	ldr	r3, [pc, #176]	@ (800f2ac <data_stage_xact+0xc0>)
 800f1fc:	89db      	ldrh	r3, [r3, #14]
 800f1fe:	1ad3      	subs	r3, r2, r3
 800f200:	b29b      	uxth	r3, r3
 800f202:	837b      	strh	r3, [r7, #26]
 800f204:	2340      	movs	r3, #64	@ 0x40
 800f206:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f208:	8b7a      	ldrh	r2, [r7, #26]
 800f20a:	8b3b      	ldrh	r3, [r7, #24]
 800f20c:	4293      	cmp	r3, r2
 800f20e:	bf28      	it	cs
 800f210:	4613      	movcs	r3, r2
 800f212:	b29b      	uxth	r3, r3
 800f214:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800f216:	2300      	movs	r3, #0
 800f218:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800f21a:	4b24      	ldr	r3, [pc, #144]	@ (800f2ac <data_stage_xact+0xc0>)
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f222:	b2db      	uxtb	r3, r3
 800f224:	2b00      	cmp	r3, #0
 800f226:	d02f      	beq.n	800f288 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800f228:	2380      	movs	r3, #128	@ 0x80
 800f22a:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800f22c:	8bbb      	ldrh	r3, [r7, #28]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d02a      	beq.n	800f288 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800f232:	4b1e      	ldr	r3, [pc, #120]	@ (800f2ac <data_stage_xact+0xc0>)
 800f234:	689a      	ldr	r2, [r3, #8]
 800f236:	8bbb      	ldrh	r3, [r7, #28]
 800f238:	491d      	ldr	r1, [pc, #116]	@ (800f2b0 <data_stage_xact+0xc4>)
 800f23a:	6179      	str	r1, [r7, #20]
 800f23c:	2140      	movs	r1, #64	@ 0x40
 800f23e:	6139      	str	r1, [r7, #16]
 800f240:	60fa      	str	r2, [r7, #12]
 800f242:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800f244:	697b      	ldr	r3, [r7, #20]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d102      	bne.n	800f250 <data_stage_xact+0x64>
    return -1;
 800f24a:	f04f 33ff 	mov.w	r3, #4294967295
 800f24e:	e017      	b.n	800f280 <data_stage_xact+0x94>
  if (count == 0u) {
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d101      	bne.n	800f25a <data_stage_xact+0x6e>
    return 0;
 800f256:	2300      	movs	r3, #0
 800f258:	e012      	b.n	800f280 <data_stage_xact+0x94>
  if (src == NULL) {
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d102      	bne.n	800f266 <data_stage_xact+0x7a>
    return -1;
 800f260:	f04f 33ff 	mov.w	r3, #4294967295
 800f264:	e00c      	b.n	800f280 <data_stage_xact+0x94>
  if (count > destsz) {
 800f266:	693a      	ldr	r2, [r7, #16]
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d202      	bcs.n	800f274 <data_stage_xact+0x88>
    return -1;
 800f26e:	f04f 33ff 	mov.w	r3, #4294967295
 800f272:	e005      	b.n	800f280 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800f274:	68ba      	ldr	r2, [r7, #8]
 800f276:	68f9      	ldr	r1, [r7, #12]
 800f278:	6978      	ldr	r0, [r7, #20]
 800f27a:	f003 fb9c 	bl	80129b6 <memcpy>
  return 0;
 800f27e:	2300      	movs	r3, #0
 800f280:	2b00      	cmp	r3, #0
 800f282:	d001      	beq.n	800f288 <data_stage_xact+0x9c>
 800f284:	2300      	movs	r3, #0
 800f286:	e00d      	b.n	800f2a4 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800f288:	8bbb      	ldrh	r3, [r7, #28]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d001      	beq.n	800f292 <data_stage_xact+0xa6>
 800f28e:	4a08      	ldr	r2, [pc, #32]	@ (800f2b0 <data_stage_xact+0xc4>)
 800f290:	e000      	b.n	800f294 <data_stage_xact+0xa8>
 800f292:	2200      	movs	r2, #0
 800f294:	8bbb      	ldrh	r3, [r7, #28]
 800f296:	7ff9      	ldrb	r1, [r7, #31]
 800f298:	79f8      	ldrb	r0, [r7, #7]
 800f29a:	2400      	movs	r4, #0
 800f29c:	9400      	str	r4, [sp, #0]
 800f29e:	f7ff fd8f 	bl	800edc0 <usbd_edpt_xfer>
 800f2a2:	4603      	mov	r3, r0
}
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	3724      	adds	r7, #36	@ 0x24
 800f2a8:	46bd      	mov	sp, r7
 800f2aa:	bd90      	pop	{r4, r7, pc}
 800f2ac:	2000a0c4 	.word	0x2000a0c4
 800f2b0:	2000a0d8 	.word	0x2000a0d8

0800f2b4 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b088      	sub	sp, #32
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	60b9      	str	r1, [r7, #8]
 800f2bc:	607a      	str	r2, [r7, #4]
 800f2be:	461a      	mov	r2, r3
 800f2c0:	4603      	mov	r3, r0
 800f2c2:	73fb      	strb	r3, [r7, #15]
 800f2c4:	4613      	mov	r3, r2
 800f2c6:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800f2c8:	4b30      	ldr	r3, [pc, #192]	@ (800f38c <tud_control_xfer+0xd8>)
 800f2ca:	68ba      	ldr	r2, [r7, #8]
 800f2cc:	6810      	ldr	r0, [r2, #0]
 800f2ce:	6851      	ldr	r1, [r2, #4]
 800f2d0:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800f2d2:	4a2e      	ldr	r2, [pc, #184]	@ (800f38c <tud_control_xfer+0xd8>)
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800f2d8:	4b2c      	ldr	r3, [pc, #176]	@ (800f38c <tud_control_xfer+0xd8>)
 800f2da:	2200      	movs	r2, #0
 800f2dc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	88db      	ldrh	r3, [r3, #6]
 800f2e2:	b29a      	uxth	r2, r3
 800f2e4:	89bb      	ldrh	r3, [r7, #12]
 800f2e6:	827b      	strh	r3, [r7, #18]
 800f2e8:	4613      	mov	r3, r2
 800f2ea:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f2ec:	8a7a      	ldrh	r2, [r7, #18]
 800f2ee:	8a3b      	ldrh	r3, [r7, #16]
 800f2f0:	4293      	cmp	r3, r2
 800f2f2:	bf28      	it	cs
 800f2f4:	4613      	movcs	r3, r2
 800f2f6:	b29a      	uxth	r2, r3
 800f2f8:	4b24      	ldr	r3, [pc, #144]	@ (800f38c <tud_control_xfer+0xd8>)
 800f2fa:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	88db      	ldrh	r3, [r3, #6]
 800f300:	b29b      	uxth	r3, r3
 800f302:	2b00      	cmp	r3, #0
 800f304:	d026      	beq.n	800f354 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800f306:	4b21      	ldr	r3, [pc, #132]	@ (800f38c <tud_control_xfer+0xd8>)
 800f308:	899b      	ldrh	r3, [r3, #12]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d00d      	beq.n	800f32a <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	2b00      	cmp	r3, #0
 800f312:	d10a      	bne.n	800f32a <tud_control_xfer+0x76>
 800f314:	4b1e      	ldr	r3, [pc, #120]	@ (800f390 <tud_control_xfer+0xdc>)
 800f316:	61bb      	str	r3, [r7, #24]
 800f318:	69bb      	ldr	r3, [r7, #24]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f003 0301 	and.w	r3, r3, #1
 800f320:	2b00      	cmp	r3, #0
 800f322:	d000      	beq.n	800f326 <tud_control_xfer+0x72>
 800f324:	be00      	bkpt	0x0000
 800f326:	2300      	movs	r3, #0
 800f328:	e02b      	b.n	800f382 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800f32a:	7bfb      	ldrb	r3, [r7, #15]
 800f32c:	4618      	mov	r0, r3
 800f32e:	f7ff ff5d 	bl	800f1ec <data_stage_xact>
 800f332:	4603      	mov	r3, r0
 800f334:	f083 0301 	eor.w	r3, r3, #1
 800f338:	b2db      	uxtb	r3, r3
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d020      	beq.n	800f380 <tud_control_xfer+0xcc>
 800f33e:	4b14      	ldr	r3, [pc, #80]	@ (800f390 <tud_control_xfer+0xdc>)
 800f340:	617b      	str	r3, [r7, #20]
 800f342:	697b      	ldr	r3, [r7, #20]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	f003 0301 	and.w	r3, r3, #1
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d000      	beq.n	800f350 <tud_control_xfer+0x9c>
 800f34e:	be00      	bkpt	0x0000
 800f350:	2300      	movs	r3, #0
 800f352:	e016      	b.n	800f382 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800f354:	7bfb      	ldrb	r3, [r7, #15]
 800f356:	68b9      	ldr	r1, [r7, #8]
 800f358:	4618      	mov	r0, r3
 800f35a:	f7ff ff09 	bl	800f170 <status_stage_xact>
 800f35e:	4603      	mov	r3, r0
 800f360:	f083 0301 	eor.w	r3, r3, #1
 800f364:	b2db      	uxtb	r3, r3
 800f366:	2b00      	cmp	r3, #0
 800f368:	d00a      	beq.n	800f380 <tud_control_xfer+0xcc>
 800f36a:	4b09      	ldr	r3, [pc, #36]	@ (800f390 <tud_control_xfer+0xdc>)
 800f36c:	61fb      	str	r3, [r7, #28]
 800f36e:	69fb      	ldr	r3, [r7, #28]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	f003 0301 	and.w	r3, r3, #1
 800f376:	2b00      	cmp	r3, #0
 800f378:	d000      	beq.n	800f37c <tud_control_xfer+0xc8>
 800f37a:	be00      	bkpt	0x0000
 800f37c:	2300      	movs	r3, #0
 800f37e:	e000      	b.n	800f382 <tud_control_xfer+0xce>
  }

  return true;
 800f380:	2301      	movs	r3, #1
}
 800f382:	4618      	mov	r0, r3
 800f384:	3720      	adds	r7, #32
 800f386:	46bd      	mov	sp, r7
 800f388:	bd80      	pop	{r7, pc}
 800f38a:	bf00      	nop
 800f38c:	2000a0c4 	.word	0x2000a0c4
 800f390:	e000edf0 	.word	0xe000edf0

0800f394 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800f394:	b580      	push	{r7, lr}
 800f396:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800f398:	2214      	movs	r2, #20
 800f39a:	2100      	movs	r1, #0
 800f39c:	4802      	ldr	r0, [pc, #8]	@ (800f3a8 <usbd_control_reset+0x14>)
 800f39e:	f003 fa8f 	bl	80128c0 <memset>
}
 800f3a2:	bf00      	nop
 800f3a4:	bd80      	pop	{r7, pc}
 800f3a6:	bf00      	nop
 800f3a8:	2000a0c4 	.word	0x2000a0c4

0800f3ac <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800f3ac:	b480      	push	{r7}
 800f3ae:	b083      	sub	sp, #12
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800f3b4:	4a04      	ldr	r2, [pc, #16]	@ (800f3c8 <usbd_control_set_complete_callback+0x1c>)
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	6113      	str	r3, [r2, #16]
}
 800f3ba:	bf00      	nop
 800f3bc:	370c      	adds	r7, #12
 800f3be:	46bd      	mov	sp, r7
 800f3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c4:	4770      	bx	lr
 800f3c6:	bf00      	nop
 800f3c8:	2000a0c4 	.word	0x2000a0c4

0800f3cc <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800f3cc:	b480      	push	{r7}
 800f3ce:	b083      	sub	sp, #12
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800f3d4:	4b09      	ldr	r3, [pc, #36]	@ (800f3fc <usbd_control_set_request+0x30>)
 800f3d6:	687a      	ldr	r2, [r7, #4]
 800f3d8:	6810      	ldr	r0, [r2, #0]
 800f3da:	6851      	ldr	r1, [r2, #4]
 800f3dc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800f3de:	4b07      	ldr	r3, [pc, #28]	@ (800f3fc <usbd_control_set_request+0x30>)
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800f3e4:	4b05      	ldr	r3, [pc, #20]	@ (800f3fc <usbd_control_set_request+0x30>)
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800f3ea:	4b04      	ldr	r3, [pc, #16]	@ (800f3fc <usbd_control_set_request+0x30>)
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	819a      	strh	r2, [r3, #12]
}
 800f3f0:	bf00      	nop
 800f3f2:	370c      	adds	r7, #12
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3fa:	4770      	bx	lr
 800f3fc:	2000a0c4 	.word	0x2000a0c4

0800f400 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800f400:	b580      	push	{r7, lr}
 800f402:	b088      	sub	sp, #32
 800f404:	af00      	add	r7, sp, #0
 800f406:	603b      	str	r3, [r7, #0]
 800f408:	4603      	mov	r3, r0
 800f40a:	71fb      	strb	r3, [r7, #7]
 800f40c:	460b      	mov	r3, r1
 800f40e:	71bb      	strb	r3, [r7, #6]
 800f410:	4613      	mov	r3, r2
 800f412:	717b      	strb	r3, [r7, #5]
 800f414:	79bb      	ldrb	r3, [r7, #6]
 800f416:	73fb      	strb	r3, [r7, #15]
 800f418:	7bfb      	ldrb	r3, [r7, #15]
 800f41a:	09db      	lsrs	r3, r3, #7
 800f41c:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800f41e:	4a4f      	ldr	r2, [pc, #316]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f420:	7812      	ldrb	r2, [r2, #0]
 800f422:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800f426:	b2d2      	uxtb	r2, r2
 800f428:	4293      	cmp	r3, r2
 800f42a:	d01e      	beq.n	800f46a <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800f42c:	683b      	ldr	r3, [r7, #0]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d00a      	beq.n	800f448 <usbd_control_xfer_cb+0x48>
 800f432:	4b4b      	ldr	r3, [pc, #300]	@ (800f560 <usbd_control_xfer_cb+0x160>)
 800f434:	613b      	str	r3, [r7, #16]
 800f436:	693b      	ldr	r3, [r7, #16]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	f003 0301 	and.w	r3, r3, #1
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d000      	beq.n	800f444 <usbd_control_xfer_cb+0x44>
 800f442:	be00      	bkpt	0x0000
 800f444:	2300      	movs	r3, #0
 800f446:	e084      	b.n	800f552 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800f448:	79fb      	ldrb	r3, [r7, #7]
 800f44a:	4944      	ldr	r1, [pc, #272]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f44c:	4618      	mov	r0, r3
 800f44e:	f7ff fe83 	bl	800f158 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800f452:	4b42      	ldr	r3, [pc, #264]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f454:	691b      	ldr	r3, [r3, #16]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d005      	beq.n	800f466 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800f45a:	4b40      	ldr	r3, [pc, #256]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f45c:	691b      	ldr	r3, [r3, #16]
 800f45e:	79f8      	ldrb	r0, [r7, #7]
 800f460:	4a3e      	ldr	r2, [pc, #248]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f462:	2103      	movs	r1, #3
 800f464:	4798      	blx	r3
    }

    return true;
 800f466:	2301      	movs	r3, #1
 800f468:	e073      	b.n	800f552 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800f46a:	4b3c      	ldr	r3, [pc, #240]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f46c:	781b      	ldrb	r3, [r3, #0]
 800f46e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f472:	b2db      	uxtb	r3, r3
 800f474:	2b00      	cmp	r3, #0
 800f476:	d10c      	bne.n	800f492 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800f478:	4b38      	ldr	r3, [pc, #224]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f47a:	689b      	ldr	r3, [r3, #8]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d101      	bne.n	800f484 <usbd_control_xfer_cb+0x84>
 800f480:	2300      	movs	r3, #0
 800f482:	e066      	b.n	800f552 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800f484:	4b35      	ldr	r3, [pc, #212]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f486:	689b      	ldr	r3, [r3, #8]
 800f488:	683a      	ldr	r2, [r7, #0]
 800f48a:	4936      	ldr	r1, [pc, #216]	@ (800f564 <usbd_control_xfer_cb+0x164>)
 800f48c:	4618      	mov	r0, r3
 800f48e:	f003 fa92 	bl	80129b6 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800f492:	4b32      	ldr	r3, [pc, #200]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f494:	89da      	ldrh	r2, [r3, #14]
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	b29b      	uxth	r3, r3
 800f49a:	4413      	add	r3, r2
 800f49c:	b29a      	uxth	r2, r3
 800f49e:	4b2f      	ldr	r3, [pc, #188]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4a0:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800f4a2:	4b2e      	ldr	r3, [pc, #184]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4a4:	689a      	ldr	r2, [r3, #8]
 800f4a6:	683b      	ldr	r3, [r7, #0]
 800f4a8:	4413      	add	r3, r2
 800f4aa:	4a2c      	ldr	r2, [pc, #176]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4ac:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800f4ae:	4b2b      	ldr	r3, [pc, #172]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4b0:	88da      	ldrh	r2, [r3, #6]
 800f4b2:	4b2a      	ldr	r3, [pc, #168]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4b4:	89db      	ldrh	r3, [r3, #14]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d002      	beq.n	800f4c0 <usbd_control_xfer_cb+0xc0>
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	2b3f      	cmp	r3, #63	@ 0x3f
 800f4be:	d831      	bhi.n	800f524 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800f4c0:	2301      	movs	r3, #1
 800f4c2:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800f4c4:	4b25      	ldr	r3, [pc, #148]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4c6:	691b      	ldr	r3, [r3, #16]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d007      	beq.n	800f4dc <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800f4cc:	4b23      	ldr	r3, [pc, #140]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4ce:	691b      	ldr	r3, [r3, #16]
 800f4d0:	79f8      	ldrb	r0, [r7, #7]
 800f4d2:	4a22      	ldr	r2, [pc, #136]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4d4:	2102      	movs	r1, #2
 800f4d6:	4798      	blx	r3
 800f4d8:	4603      	mov	r3, r0
 800f4da:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800f4dc:	7ffb      	ldrb	r3, [r7, #31]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d015      	beq.n	800f50e <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800f4e2:	79fb      	ldrb	r3, [r7, #7]
 800f4e4:	491d      	ldr	r1, [pc, #116]	@ (800f55c <usbd_control_xfer_cb+0x15c>)
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	f7ff fe42 	bl	800f170 <status_stage_xact>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	f083 0301 	eor.w	r3, r3, #1
 800f4f2:	b2db      	uxtb	r3, r3
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d02a      	beq.n	800f54e <usbd_control_xfer_cb+0x14e>
 800f4f8:	4b19      	ldr	r3, [pc, #100]	@ (800f560 <usbd_control_xfer_cb+0x160>)
 800f4fa:	617b      	str	r3, [r7, #20]
 800f4fc:	697b      	ldr	r3, [r7, #20]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	f003 0301 	and.w	r3, r3, #1
 800f504:	2b00      	cmp	r3, #0
 800f506:	d000      	beq.n	800f50a <usbd_control_xfer_cb+0x10a>
 800f508:	be00      	bkpt	0x0000
 800f50a:	2300      	movs	r3, #0
 800f50c:	e021      	b.n	800f552 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800f50e:	79fb      	ldrb	r3, [r7, #7]
 800f510:	2100      	movs	r1, #0
 800f512:	4618      	mov	r0, r3
 800f514:	f001 f81c 	bl	8010550 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800f518:	79fb      	ldrb	r3, [r7, #7]
 800f51a:	2180      	movs	r1, #128	@ 0x80
 800f51c:	4618      	mov	r0, r3
 800f51e:	f001 f817 	bl	8010550 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800f522:	e014      	b.n	800f54e <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800f524:	79fb      	ldrb	r3, [r7, #7]
 800f526:	4618      	mov	r0, r3
 800f528:	f7ff fe60 	bl	800f1ec <data_stage_xact>
 800f52c:	4603      	mov	r3, r0
 800f52e:	f083 0301 	eor.w	r3, r3, #1
 800f532:	b2db      	uxtb	r3, r3
 800f534:	2b00      	cmp	r3, #0
 800f536:	d00b      	beq.n	800f550 <usbd_control_xfer_cb+0x150>
 800f538:	4b09      	ldr	r3, [pc, #36]	@ (800f560 <usbd_control_xfer_cb+0x160>)
 800f53a:	61bb      	str	r3, [r7, #24]
 800f53c:	69bb      	ldr	r3, [r7, #24]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f003 0301 	and.w	r3, r3, #1
 800f544:	2b00      	cmp	r3, #0
 800f546:	d000      	beq.n	800f54a <usbd_control_xfer_cb+0x14a>
 800f548:	be00      	bkpt	0x0000
 800f54a:	2300      	movs	r3, #0
 800f54c:	e001      	b.n	800f552 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800f54e:	bf00      	nop
  }

  return true;
 800f550:	2301      	movs	r3, #1
}
 800f552:	4618      	mov	r0, r3
 800f554:	3720      	adds	r7, #32
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}
 800f55a:	bf00      	nop
 800f55c:	2000a0c4 	.word	0x2000a0c4
 800f560:	e000edf0 	.word	0xe000edf0
 800f564:	2000a0d8 	.word	0x2000a0d8

0800f568 <__NVIC_EnableIRQ>:
{
 800f568:	b480      	push	{r7}
 800f56a:	b083      	sub	sp, #12
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	4603      	mov	r3, r0
 800f570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f576:	2b00      	cmp	r3, #0
 800f578:	db0b      	blt.n	800f592 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f57a:	79fb      	ldrb	r3, [r7, #7]
 800f57c:	f003 021f 	and.w	r2, r3, #31
 800f580:	4907      	ldr	r1, [pc, #28]	@ (800f5a0 <__NVIC_EnableIRQ+0x38>)
 800f582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f586:	095b      	lsrs	r3, r3, #5
 800f588:	2001      	movs	r0, #1
 800f58a:	fa00 f202 	lsl.w	r2, r0, r2
 800f58e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800f592:	bf00      	nop
 800f594:	370c      	adds	r7, #12
 800f596:	46bd      	mov	sp, r7
 800f598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59c:	4770      	bx	lr
 800f59e:	bf00      	nop
 800f5a0:	e000e100 	.word	0xe000e100

0800f5a4 <__NVIC_DisableIRQ>:
{
 800f5a4:	b480      	push	{r7}
 800f5a6:	b083      	sub	sp, #12
 800f5a8:	af00      	add	r7, sp, #0
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f5ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	db12      	blt.n	800f5dc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f5b6:	79fb      	ldrb	r3, [r7, #7]
 800f5b8:	f003 021f 	and.w	r2, r3, #31
 800f5bc:	490a      	ldr	r1, [pc, #40]	@ (800f5e8 <__NVIC_DisableIRQ+0x44>)
 800f5be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5c2:	095b      	lsrs	r3, r3, #5
 800f5c4:	2001      	movs	r0, #1
 800f5c6:	fa00 f202 	lsl.w	r2, r0, r2
 800f5ca:	3320      	adds	r3, #32
 800f5cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800f5d0:	f3bf 8f4f 	dsb	sy
}
 800f5d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800f5d6:	f3bf 8f6f 	isb	sy
}
 800f5da:	bf00      	nop
}
 800f5dc:	bf00      	nop
 800f5de:	370c      	adds	r7, #12
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e6:	4770      	bx	lr
 800f5e8:	e000e100 	.word	0xe000e100

0800f5ec <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800f5ec:	b480      	push	{r7}
 800f5ee:	b087      	sub	sp, #28
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	4603      	mov	r3, r0
 800f5f4:	71fb      	strb	r3, [r7, #7]
 800f5f6:	79fb      	ldrb	r3, [r7, #7]
 800f5f8:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f5fa:	7cfb      	ldrb	r3, [r7, #19]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d001      	beq.n	800f604 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800f600:	2300      	movs	r3, #0
 800f602:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f604:	7cfb      	ldrb	r3, [r7, #19]
 800f606:	4a15      	ldr	r2, [pc, #84]	@ (800f65c <dma_setup_prepare+0x70>)
 800f608:	011b      	lsls	r3, r3, #4
 800f60a:	4413      	add	r3, r2
 800f60c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f60e:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800f610:	697b      	ldr	r3, [r7, #20]
 800f612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f614:	4a12      	ldr	r2, [pc, #72]	@ (800f660 <dma_setup_prepare+0x74>)
 800f616:	4293      	cmp	r3, r2
 800f618:	d909      	bls.n	800f62e <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f620:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	0fdb      	lsrs	r3, r3, #31
 800f628:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d110      	bne.n	800f650 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	4a0c      	ldr	r2, [pc, #48]	@ (800f664 <dma_setup_prepare+0x78>)
 800f632:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800f636:	4a0c      	ldr	r2, [pc, #48]	@ (800f668 <dma_setup_prepare+0x7c>)
 800f638:	697b      	ldr	r3, [r7, #20]
 800f63a:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800f63e:	697b      	ldr	r3, [r7, #20]
 800f640:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800f644:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800f648:	697b      	ldr	r3, [r7, #20]
 800f64a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800f64e:	e000      	b.n	800f652 <dma_setup_prepare+0x66>
      return;
 800f650:	bf00      	nop
}
 800f652:	371c      	adds	r7, #28
 800f654:	46bd      	mov	sp, r7
 800f656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65a:	4770      	bx	lr
 800f65c:	08013b5c 	.word	0x08013b5c
 800f660:	4f543009 	.word	0x4f543009
 800f664:	20080008 	.word	0x20080008
 800f668:	2000a1a0 	.word	0x2000a1a0

0800f66c <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800f66c:	b480      	push	{r7}
 800f66e:	b091      	sub	sp, #68	@ 0x44
 800f670:	af00      	add	r7, sp, #0
 800f672:	4603      	mov	r3, r0
 800f674:	71fb      	strb	r3, [r7, #7]
 800f676:	460b      	mov	r3, r1
 800f678:	71bb      	strb	r3, [r7, #6]
 800f67a:	4613      	mov	r3, r2
 800f67c:	80bb      	strh	r3, [r7, #4]
 800f67e:	79fb      	ldrb	r3, [r7, #7]
 800f680:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f682:	7e7b      	ldrb	r3, [r7, #25]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d001      	beq.n	800f68c <dfifo_alloc+0x20>
    rhport = 0;
 800f688:	2300      	movs	r3, #0
 800f68a:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f68c:	7e7b      	ldrb	r3, [r7, #25]
 800f68e:	4a64      	ldr	r2, [pc, #400]	@ (800f820 <dfifo_alloc+0x1b4>)
 800f690:	011b      	lsls	r3, r3, #4
 800f692:	4413      	add	r3, r2
 800f694:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f696:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800f698:	79fb      	ldrb	r3, [r7, #7]
 800f69a:	011b      	lsls	r3, r3, #4
 800f69c:	4a60      	ldr	r2, [pc, #384]	@ (800f820 <dfifo_alloc+0x1b4>)
 800f69e:	4413      	add	r3, r2
 800f6a0:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800f6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6a4:	7a1b      	ldrb	r3, [r3, #8]
 800f6a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800f6aa:	79bb      	ldrb	r3, [r7, #6]
 800f6ac:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f6ae:	7ebb      	ldrb	r3, [r7, #26]
 800f6b0:	f003 030f 	and.w	r3, r3, #15
 800f6b4:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800f6b6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800f6ba:	79bb      	ldrb	r3, [r7, #6]
 800f6bc:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f6be:	7efb      	ldrb	r3, [r7, #27]
 800f6c0:	09db      	lsrs	r3, r3, #7
 800f6c2:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800f6c4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800f6c8:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800f6cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f6d0:	429a      	cmp	r2, r3
 800f6d2:	d30a      	bcc.n	800f6ea <dfifo_alloc+0x7e>
 800f6d4:	4b53      	ldr	r3, [pc, #332]	@ (800f824 <dfifo_alloc+0x1b8>)
 800f6d6:	61fb      	str	r3, [r7, #28]
 800f6d8:	69fb      	ldr	r3, [r7, #28]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	f003 0301 	and.w	r3, r3, #1
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d000      	beq.n	800f6e6 <dfifo_alloc+0x7a>
 800f6e4:	be00      	bkpt	0x0000
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	e094      	b.n	800f814 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800f6ea:	88bb      	ldrh	r3, [r7, #4]
 800f6ec:	617b      	str	r3, [r7, #20]
 800f6ee:	2304      	movs	r3, #4
 800f6f0:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800f6f2:	697a      	ldr	r2, [r7, #20]
 800f6f4:	693b      	ldr	r3, [r7, #16]
 800f6f6:	4413      	add	r3, r2
 800f6f8:	1e5a      	subs	r2, r3, #1
 800f6fa:	693b      	ldr	r3, [r7, #16]
 800f6fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800f700:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800f702:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800f706:	2b00      	cmp	r3, #0
 800f708:	d12a      	bne.n	800f760 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800f70a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f70c:	009b      	lsls	r3, r3, #2
 800f70e:	b29b      	uxth	r3, r3
 800f710:	81fb      	strh	r3, [r7, #14]
 800f712:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f716:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800f718:	89fb      	ldrh	r3, [r7, #14]
 800f71a:	089b      	lsrs	r3, r3, #2
 800f71c:	b29b      	uxth	r3, r3
 800f71e:	f103 0208 	add.w	r2, r3, #8
 800f722:	7b7b      	ldrb	r3, [r7, #13]
 800f724:	4413      	add	r3, r2
 800f726:	b29b      	uxth	r3, r3
 800f728:	005b      	lsls	r3, r3, #1
 800f72a:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800f72c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800f72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f730:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f732:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f734:	429a      	cmp	r2, r3
 800f736:	d26c      	bcs.n	800f812 <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800f738:	4b3b      	ldr	r3, [pc, #236]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f73a:	889b      	ldrh	r3, [r3, #4]
 800f73c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f73e:	429a      	cmp	r2, r3
 800f740:	d90a      	bls.n	800f758 <dfifo_alloc+0xec>
 800f742:	4b38      	ldr	r3, [pc, #224]	@ (800f824 <dfifo_alloc+0x1b8>)
 800f744:	623b      	str	r3, [r7, #32]
 800f746:	6a3b      	ldr	r3, [r7, #32]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	f003 0301 	and.w	r3, r3, #1
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d000      	beq.n	800f754 <dfifo_alloc+0xe8>
 800f752:	be00      	bkpt	0x0000
 800f754:	2300      	movs	r3, #0
 800f756:	e05d      	b.n	800f814 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800f758:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75c:	625a      	str	r2, [r3, #36]	@ 0x24
 800f75e:	e058      	b.n	800f812 <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800f760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f762:	7a5b      	ldrb	r3, [r3, #9]
 800f764:	2b00      	cmp	r3, #0
 800f766:	d016      	beq.n	800f796 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800f768:	4b2f      	ldr	r3, [pc, #188]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f76a:	799a      	ldrb	r2, [r3, #6]
 800f76c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f76e:	7a5b      	ldrb	r3, [r3, #9]
 800f770:	429a      	cmp	r2, r3
 800f772:	d30a      	bcc.n	800f78a <dfifo_alloc+0x11e>
 800f774:	4b2b      	ldr	r3, [pc, #172]	@ (800f824 <dfifo_alloc+0x1b8>)
 800f776:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	f003 0301 	and.w	r3, r3, #1
 800f780:	2b00      	cmp	r3, #0
 800f782:	d000      	beq.n	800f786 <dfifo_alloc+0x11a>
 800f784:	be00      	bkpt	0x0000
 800f786:	2300      	movs	r3, #0
 800f788:	e044      	b.n	800f814 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800f78a:	4b27      	ldr	r3, [pc, #156]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f78c:	799b      	ldrb	r3, [r3, #6]
 800f78e:	3301      	adds	r3, #1
 800f790:	b2da      	uxtb	r2, r3
 800f792:	4b25      	ldr	r3, [pc, #148]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f794:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800f796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f798:	689b      	ldr	r3, [r3, #8]
 800f79a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d102      	bne.n	800f7a8 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800f7a2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7a4:	005b      	lsls	r3, r3, #1
 800f7a6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800f7a8:	4b1f      	ldr	r3, [pc, #124]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f7aa:	889b      	ldrh	r3, [r3, #4]
 800f7ac:	4619      	mov	r1, r3
 800f7ae:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7b4:	4413      	add	r3, r2
 800f7b6:	4299      	cmp	r1, r3
 800f7b8:	d20a      	bcs.n	800f7d0 <dfifo_alloc+0x164>
 800f7ba:	4b1a      	ldr	r3, [pc, #104]	@ (800f824 <dfifo_alloc+0x1b8>)
 800f7bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	f003 0301 	and.w	r3, r3, #1
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d000      	beq.n	800f7cc <dfifo_alloc+0x160>
 800f7ca:	be00      	bkpt	0x0000
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	e021      	b.n	800f814 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800f7d0:	4b15      	ldr	r3, [pc, #84]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f7d2:	889a      	ldrh	r2, [r3, #4]
 800f7d4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7d6:	1ad3      	subs	r3, r2, r3
 800f7d8:	b29a      	uxth	r2, r3
 800f7da:	4b13      	ldr	r3, [pc, #76]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f7dc:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800f7de:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d107      	bne.n	800f7f6 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800f7e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7e8:	041b      	lsls	r3, r3, #16
 800f7ea:	4a0f      	ldr	r2, [pc, #60]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f7ec:	8892      	ldrh	r2, [r2, #4]
 800f7ee:	431a      	orrs	r2, r3
 800f7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7f2:	629a      	str	r2, [r3, #40]	@ 0x28
 800f7f4:	e00d      	b.n	800f812 <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800f7f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7f8:	041a      	lsls	r2, r3, #16
 800f7fa:	4b0b      	ldr	r3, [pc, #44]	@ (800f828 <dfifo_alloc+0x1bc>)
 800f7fc:	889b      	ldrh	r3, [r3, #4]
 800f7fe:	4619      	mov	r1, r3
 800f800:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f804:	3b01      	subs	r3, #1
 800f806:	430a      	orrs	r2, r1
 800f808:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f80a:	3340      	adds	r3, #64	@ 0x40
 800f80c:	009b      	lsls	r3, r3, #2
 800f80e:	440b      	add	r3, r1
 800f810:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800f812:	2301      	movs	r3, #1
}
 800f814:	4618      	mov	r0, r3
 800f816:	3744      	adds	r7, #68	@ 0x44
 800f818:	46bd      	mov	sp, r7
 800f81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81e:	4770      	bx	lr
 800f820:	08013b5c 	.word	0x08013b5c
 800f824:	e000edf0 	.word	0xe000edf0
 800f828:	2000a198 	.word	0x2000a198

0800f82c <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800f82c:	b580      	push	{r7, lr}
 800f82e:	b088      	sub	sp, #32
 800f830:	af00      	add	r7, sp, #0
 800f832:	4603      	mov	r3, r0
 800f834:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800f836:	79fb      	ldrb	r3, [r7, #7]
 800f838:	011b      	lsls	r3, r3, #4
 800f83a:	4a27      	ldr	r2, [pc, #156]	@ (800f8d8 <dfifo_device_init+0xac>)
 800f83c:	4413      	add	r3, r2
 800f83e:	61fb      	str	r3, [r7, #28]
 800f840:	79fb      	ldrb	r3, [r7, #7]
 800f842:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f844:	7b3b      	ldrb	r3, [r7, #12]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d001      	beq.n	800f84e <dfifo_device_init+0x22>
    rhport = 0;
 800f84a:	2300      	movs	r3, #0
 800f84c:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f84e:	7b3b      	ldrb	r3, [r7, #12]
 800f850:	4a21      	ldr	r2, [pc, #132]	@ (800f8d8 <dfifo_device_init+0xac>)
 800f852:	011b      	lsls	r3, r3, #4
 800f854:	4413      	add	r3, r2
 800f856:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f858:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800f85a:	69fb      	ldr	r3, [r7, #28]
 800f85c:	7a1b      	ldrb	r3, [r3, #8]
 800f85e:	2240      	movs	r2, #64	@ 0x40
 800f860:	81fa      	strh	r2, [r7, #14]
 800f862:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800f864:	89fb      	ldrh	r3, [r7, #14]
 800f866:	089b      	lsrs	r3, r3, #2
 800f868:	b29b      	uxth	r3, r3
 800f86a:	f103 0208 	add.w	r2, r3, #8
 800f86e:	7b7b      	ldrb	r3, [r7, #13]
 800f870:	4413      	add	r3, r2
 800f872:	b29b      	uxth	r3, r3
 800f874:	005b      	lsls	r3, r3, #1
 800f876:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800f878:	461a      	mov	r2, r3
 800f87a:	69bb      	ldr	r3, [r7, #24]
 800f87c:	625a      	str	r2, [r3, #36]	@ 0x24
 800f87e:	69bb      	ldr	r3, [r7, #24]
 800f880:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f882:	693b      	ldr	r3, [r7, #16]
 800f884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f886:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f888:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800f88a:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800f88c:	69fb      	ldr	r3, [r7, #28]
 800f88e:	68db      	ldr	r3, [r3, #12]
 800f890:	089b      	lsrs	r3, r3, #2
 800f892:	b29a      	uxth	r2, r3
 800f894:	4b11      	ldr	r3, [pc, #68]	@ (800f8dc <dfifo_device_init+0xb0>)
 800f896:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800f898:	7dfb      	ldrb	r3, [r7, #23]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d009      	beq.n	800f8b2 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800f89e:	4b0f      	ldr	r3, [pc, #60]	@ (800f8dc <dfifo_device_init+0xb0>)
 800f8a0:	889a      	ldrh	r2, [r3, #4]
 800f8a2:	69fb      	ldr	r3, [r7, #28]
 800f8a4:	7a1b      	ldrb	r3, [r3, #8]
 800f8a6:	005b      	lsls	r3, r3, #1
 800f8a8:	b29b      	uxth	r3, r3
 800f8aa:	1ad3      	subs	r3, r2, r3
 800f8ac:	b29a      	uxth	r2, r3
 800f8ae:	4b0b      	ldr	r3, [pc, #44]	@ (800f8dc <dfifo_device_init+0xb0>)
 800f8b0:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800f8b2:	4b0a      	ldr	r3, [pc, #40]	@ (800f8dc <dfifo_device_init+0xb0>)
 800f8b4:	889b      	ldrh	r3, [r3, #4]
 800f8b6:	461a      	mov	r2, r3
 800f8b8:	4613      	mov	r3, r2
 800f8ba:	041b      	lsls	r3, r3, #16
 800f8bc:	441a      	add	r2, r3
 800f8be:	69bb      	ldr	r3, [r7, #24]
 800f8c0:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800f8c2:	79fb      	ldrb	r3, [r7, #7]
 800f8c4:	2240      	movs	r2, #64	@ 0x40
 800f8c6:	2180      	movs	r1, #128	@ 0x80
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f7ff fecf 	bl	800f66c <dfifo_alloc>
}
 800f8ce:	bf00      	nop
 800f8d0:	3720      	adds	r7, #32
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	bd80      	pop	{r7, pc}
 800f8d6:	bf00      	nop
 800f8d8:	08013b5c 	.word	0x08013b5c
 800f8dc:	2000a198 	.word	0x2000a198

0800f8e0 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800f8e0:	b480      	push	{r7}
 800f8e2:	b08b      	sub	sp, #44	@ 0x2c
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	6039      	str	r1, [r7, #0]
 800f8ea:	71fb      	strb	r3, [r7, #7]
 800f8ec:	79fb      	ldrb	r3, [r7, #7]
 800f8ee:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f8f0:	7c7b      	ldrb	r3, [r7, #17]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d001      	beq.n	800f8fa <edpt_activate+0x1a>
    rhport = 0;
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f8fa:	7c7b      	ldrb	r3, [r7, #17]
 800f8fc:	4a4f      	ldr	r2, [pc, #316]	@ (800fa3c <edpt_activate+0x15c>)
 800f8fe:	011b      	lsls	r3, r3, #4
 800f900:	4413      	add	r3, r2
 800f902:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f904:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800f906:	683b      	ldr	r3, [r7, #0]
 800f908:	789b      	ldrb	r3, [r3, #2]
 800f90a:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f90c:	7cbb      	ldrb	r3, [r7, #18]
 800f90e:	f003 030f 	and.w	r3, r3, #15
 800f912:	b2db      	uxtb	r3, r3
 800f914:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800f918:	683b      	ldr	r3, [r7, #0]
 800f91a:	789b      	ldrb	r3, [r3, #2]
 800f91c:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f91e:	7cfb      	ldrb	r3, [r7, #19]
 800f920:	09db      	lsrs	r3, r3, #7
 800f922:	b2db      	uxtb	r3, r3
 800f924:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800f928:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800f92c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f930:	0052      	lsls	r2, r2, #1
 800f932:	4413      	add	r3, r2
 800f934:	011b      	lsls	r3, r3, #4
 800f936:	4a42      	ldr	r2, [pc, #264]	@ (800fa40 <edpt_activate+0x160>)
 800f938:	4413      	add	r3, r2
 800f93a:	61fb      	str	r3, [r7, #28]
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800f940:	697b      	ldr	r3, [r7, #20]
 800f942:	889b      	ldrh	r3, [r3, #4]
 800f944:	b29b      	uxth	r3, r3
 800f946:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f94a:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800f94c:	69fb      	ldr	r3, [r7, #28]
 800f94e:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800f950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f952:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f956:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800f958:	7b3b      	ldrb	r3, [r7, #12]
 800f95a:	f003 0306 	and.w	r3, r3, #6
 800f95e:	b2db      	uxtb	r3, r3
 800f960:	2b00      	cmp	r3, #0
 800f962:	d109      	bne.n	800f978 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	799b      	ldrb	r3, [r3, #6]
 800f968:	3b01      	subs	r3, #1
 800f96a:	2201      	movs	r2, #1
 800f96c:	fa02 f303 	lsl.w	r3, r2, r3
 800f970:	b2da      	uxtb	r2, r3
 800f972:	69fb      	ldr	r3, [r7, #28]
 800f974:	731a      	strb	r2, [r3, #12]
 800f976:	e003      	b.n	800f980 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	799a      	ldrb	r2, [r3, #6]
 800f97c:	69fb      	ldr	r3, [r7, #28]
 800f97e:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800f980:	2300      	movs	r3, #0
 800f982:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800f984:	69fb      	ldr	r3, [r7, #28]
 800f986:	895b      	ldrh	r3, [r3, #10]
 800f988:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	893b      	ldrh	r3, [r7, #8]
 800f990:	f362 030a 	bfi	r3, r2, #0, #11
 800f994:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800f996:	7a7b      	ldrb	r3, [r7, #9]
 800f998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f99c:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	78db      	ldrb	r3, [r3, #3]
 800f9a2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f9a6:	b2da      	uxtb	r2, r3
 800f9a8:	7abb      	ldrb	r3, [r7, #10]
 800f9aa:	f362 0383 	bfi	r3, r2, #2, #2
 800f9ae:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	78db      	ldrb	r3, [r3, #3]
 800f9b4:	f003 0303 	and.w	r3, r3, #3
 800f9b8:	b2db      	uxtb	r3, r3
 800f9ba:	2b01      	cmp	r3, #1
 800f9bc:	d003      	beq.n	800f9c6 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800f9be:	7afb      	ldrb	r3, [r7, #11]
 800f9c0:	f043 0310 	orr.w	r3, r3, #16
 800f9c4:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800f9c6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f9ca:	2b01      	cmp	r3, #1
 800f9cc:	d108      	bne.n	800f9e0 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800f9ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f9d2:	f003 030f 	and.w	r3, r3, #15
 800f9d6:	b2da      	uxtb	r2, r3
 800f9d8:	897b      	ldrh	r3, [r7, #10]
 800f9da:	f362 1389 	bfi	r3, r2, #6, #4
 800f9de:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800f9e0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f9e4:	2b01      	cmp	r3, #1
 800f9e6:	bf14      	ite	ne
 800f9e8:	2301      	movne	r3, #1
 800f9ea:	2300      	moveq	r3, #0
 800f9ec:	b2db      	uxtb	r3, r3
 800f9ee:	461a      	mov	r2, r3
 800f9f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f9f4:	0112      	lsls	r2, r2, #4
 800f9f6:	4413      	add	r3, r2
 800f9f8:	3348      	adds	r3, #72	@ 0x48
 800f9fa:	015b      	lsls	r3, r3, #5
 800f9fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f9fe:	4413      	add	r3, r2
 800fa00:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800fa02:	68ba      	ldr	r2, [r7, #8]
 800fa04:	69bb      	ldr	r3, [r7, #24]
 800fa06:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800fa08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa0a:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800fa0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fa12:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800fa16:	2901      	cmp	r1, #1
 800fa18:	d101      	bne.n	800fa1e <edpt_activate+0x13e>
 800fa1a:	2100      	movs	r1, #0
 800fa1c:	e000      	b.n	800fa20 <edpt_activate+0x140>
 800fa1e:	2110      	movs	r1, #16
 800fa20:	440b      	add	r3, r1
 800fa22:	2101      	movs	r1, #1
 800fa24:	fa01 f303 	lsl.w	r3, r1, r3
 800fa28:	431a      	orrs	r2, r3
 800fa2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa2c:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800fa30:	bf00      	nop
 800fa32:	372c      	adds	r7, #44	@ 0x2c
 800fa34:	46bd      	mov	sp, r7
 800fa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3a:	4770      	bx	lr
 800fa3c:	08013b5c 	.word	0x08013b5c
 800fa40:	2000a118 	.word	0x2000a118

0800fa44 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800fa44:	b480      	push	{r7}
 800fa46:	b08d      	sub	sp, #52	@ 0x34
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	71fb      	strb	r3, [r7, #7]
 800fa4e:	460b      	mov	r3, r1
 800fa50:	71bb      	strb	r3, [r7, #6]
 800fa52:	4613      	mov	r3, r2
 800fa54:	717b      	strb	r3, [r7, #5]
 800fa56:	79fb      	ldrb	r3, [r7, #7]
 800fa58:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fa5a:	7f7b      	ldrb	r3, [r7, #29]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d001      	beq.n	800fa64 <edpt_disable+0x20>
    rhport = 0;
 800fa60:	2300      	movs	r3, #0
 800fa62:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fa64:	7f7b      	ldrb	r3, [r7, #29]
 800fa66:	4a5e      	ldr	r2, [pc, #376]	@ (800fbe0 <edpt_disable+0x19c>)
 800fa68:	011b      	lsls	r3, r3, #4
 800fa6a:	4413      	add	r3, r2
 800fa6c:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fa6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fa70:	79bb      	ldrb	r3, [r7, #6]
 800fa72:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800fa74:	7fbb      	ldrb	r3, [r7, #30]
 800fa76:	f003 030f 	and.w	r3, r3, #15
 800fa7a:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800fa7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa80:	79bb      	ldrb	r3, [r7, #6]
 800fa82:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800fa84:	7ffb      	ldrb	r3, [r7, #31]
 800fa86:	09db      	lsrs	r3, r3, #7
 800fa88:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800fa8a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800fa8e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800fa92:	2b01      	cmp	r3, #1
 800fa94:	bf14      	ite	ne
 800fa96:	2301      	movne	r3, #1
 800fa98:	2300      	moveq	r3, #0
 800fa9a:	b2db      	uxtb	r3, r3
 800fa9c:	461a      	mov	r2, r3
 800fa9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800faa2:	0112      	lsls	r2, r2, #4
 800faa4:	4413      	add	r3, r2
 800faa6:	3348      	adds	r3, #72	@ 0x48
 800faa8:	015b      	lsls	r3, r3, #5
 800faaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800faac:	4413      	add	r3, r2
 800faae:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800fab0:	797b      	ldrb	r3, [r7, #5]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d002      	beq.n	800fabc <edpt_disable+0x78>
 800fab6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800faba:	e000      	b.n	800fabe <edpt_disable+0x7a>
 800fabc:	2300      	movs	r3, #0
 800fabe:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800fac0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800fac4:	2b01      	cmp	r3, #1
 800fac6:	d145      	bne.n	800fb54 <edpt_disable+0x110>
 800fac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faca:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800facc:	69bb      	ldr	r3, [r7, #24]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	0fdb      	lsrs	r3, r3, #31
 800fad2:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800fad4:	f083 0301 	eor.w	r3, r3, #1
 800fad8:	b2db      	uxtb	r3, r3
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d008      	beq.n	800faf0 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800fade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fae0:	681a      	ldr	r2, [r3, #0]
 800fae2:	6a3b      	ldr	r3, [r7, #32]
 800fae4:	4313      	orrs	r3, r2
 800fae6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800faea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faec:	601a      	str	r2, [r3, #0]
 800faee:	e01e      	b.n	800fb2e <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800faf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800faf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fafa:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800fafc:	bf00      	nop
 800fafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb00:	689b      	ldr	r3, [r3, #8]
 800fb02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d0f9      	beq.n	800fafe <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800fb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb0c:	681a      	ldr	r2, [r3, #0]
 800fb0e:	6a3b      	ldr	r3, [r7, #32]
 800fb10:	4313      	orrs	r3, r2
 800fb12:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fb16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb18:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800fb1a:	bf00      	nop
 800fb1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb1e:	689b      	ldr	r3, [r3, #8]
 800fb20:	f003 0302 	and.w	r3, r3, #2
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d0f9      	beq.n	800fb1c <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800fb28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb2a:	2202      	movs	r2, #2
 800fb2c:	609a      	str	r2, [r3, #8]
 800fb2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb30:	617b      	str	r3, [r7, #20]
 800fb32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb36:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800fb38:	7cfb      	ldrb	r3, [r7, #19]
 800fb3a:	019b      	lsls	r3, r3, #6
 800fb3c:	f043 0220 	orr.w	r2, r3, #32
 800fb40:	697b      	ldr	r3, [r7, #20]
 800fb42:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800fb44:	bf00      	nop
 800fb46:	697b      	ldr	r3, [r7, #20]
 800fb48:	691b      	ldr	r3, [r3, #16]
 800fb4a:	f003 0320 	and.w	r3, r3, #32
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d1f9      	bne.n	800fb46 <edpt_disable+0x102>
}
 800fb52:	e03f      	b.n	800fbd4 <edpt_disable+0x190>
 800fb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb56:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	0fdb      	lsrs	r3, r3, #31
 800fb5e:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800fb60:	f083 0301 	eor.w	r3, r3, #1
 800fb64:	b2db      	uxtb	r3, r3
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d103      	bne.n	800fb72 <edpt_disable+0x12e>
 800fb6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d106      	bne.n	800fb80 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800fb72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb74:	681a      	ldr	r2, [r3, #0]
 800fb76:	6a3b      	ldr	r3, [r7, #32]
 800fb78:	431a      	orrs	r2, r3
 800fb7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb7c:	601a      	str	r2, [r3, #0]
 800fb7e:	e029      	b.n	800fbd4 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800fb80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb82:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800fb86:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800fb8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb8c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800fb90:	bf00      	nop
 800fb92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb94:	695b      	ldr	r3, [r3, #20]
 800fb96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d0f9      	beq.n	800fb92 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800fb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba0:	681a      	ldr	r2, [r3, #0]
 800fba2:	6a3b      	ldr	r3, [r7, #32]
 800fba4:	4313      	orrs	r3, r2
 800fba6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fbaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbac:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800fbae:	bf00      	nop
 800fbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbb2:	689b      	ldr	r3, [r3, #8]
 800fbb4:	f003 0302 	and.w	r3, r3, #2
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d0f9      	beq.n	800fbb0 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800fbbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbbe:	2202      	movs	r2, #2
 800fbc0:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800fbc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbc4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800fbc8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800fbcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbce:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800fbd2:	bf00      	nop
 800fbd4:	bf00      	nop
 800fbd6:	3734      	adds	r7, #52	@ 0x34
 800fbd8:	46bd      	mov	sp, r7
 800fbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbde:	4770      	bx	lr
 800fbe0:	08013b5c 	.word	0x08013b5c

0800fbe4 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b08c      	sub	sp, #48	@ 0x30
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	4603      	mov	r3, r0
 800fbec:	460a      	mov	r2, r1
 800fbee:	71fb      	strb	r3, [r7, #7]
 800fbf0:	4613      	mov	r3, r2
 800fbf2:	71bb      	strb	r3, [r7, #6]
 800fbf4:	79fb      	ldrb	r3, [r7, #7]
 800fbf6:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fbf8:	7cfb      	ldrb	r3, [r7, #19]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d001      	beq.n	800fc02 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fc02:	7cfb      	ldrb	r3, [r7, #19]
 800fc04:	4a37      	ldr	r2, [pc, #220]	@ (800fce4 <epin_write_tx_fifo+0x100>)
 800fc06:	011b      	lsls	r3, r3, #4
 800fc08:	4413      	add	r3, r2
 800fc0a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fc0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800fc0e:	79bb      	ldrb	r3, [r7, #6]
 800fc10:	3348      	adds	r3, #72	@ 0x48
 800fc12:	015b      	lsls	r3, r3, #5
 800fc14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc16:	4413      	add	r3, r2
 800fc18:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800fc1a:	79bb      	ldrb	r3, [r7, #6]
 800fc1c:	015b      	lsls	r3, r3, #5
 800fc1e:	3310      	adds	r3, #16
 800fc20:	4a31      	ldr	r2, [pc, #196]	@ (800fce8 <epin_write_tx_fifo+0x104>)
 800fc22:	4413      	add	r3, r2
 800fc24:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800fc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc28:	691b      	ldr	r3, [r3, #16]
 800fc2a:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800fc2c:	897b      	ldrh	r3, [r7, #10]
 800fc2e:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800fc32:	b29b      	uxth	r3, r3
 800fc34:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800fc36:	2300      	movs	r3, #0
 800fc38:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fc3e:	e045      	b.n	800fccc <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800fc40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc42:	691b      	ldr	r3, [r3, #16]
 800fc44:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fc4c:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800fc4e:	6a3b      	ldr	r3, [r7, #32]
 800fc50:	895a      	ldrh	r2, [r3, #10]
 800fc52:	8bbb      	ldrh	r3, [r7, #28]
 800fc54:	823b      	strh	r3, [r7, #16]
 800fc56:	4613      	mov	r3, r2
 800fc58:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800fc5a:	8a3a      	ldrh	r2, [r7, #16]
 800fc5c:	89fb      	ldrh	r3, [r7, #14]
 800fc5e:	4293      	cmp	r3, r2
 800fc60:	bf28      	it	cs
 800fc62:	4613      	movcs	r3, r2
 800fc64:	b29b      	uxth	r3, r3
 800fc66:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800fc68:	8b7a      	ldrh	r2, [r7, #26]
 800fc6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc6c:	699b      	ldr	r3, [r3, #24]
 800fc6e:	0099      	lsls	r1, r3, #2
 800fc70:	4b1e      	ldr	r3, [pc, #120]	@ (800fcec <epin_write_tx_fifo+0x108>)
 800fc72:	400b      	ands	r3, r1
 800fc74:	429a      	cmp	r2, r3
 800fc76:	d82e      	bhi.n	800fcd6 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800fc78:	6a3b      	ldr	r3, [r7, #32]
 800fc7a:	685b      	ldr	r3, [r3, #4]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d011      	beq.n	800fca4 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800fc80:	79bb      	ldrb	r3, [r7, #6]
 800fc82:	3301      	adds	r3, #1
 800fc84:	031b      	lsls	r3, r3, #12
 800fc86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc88:	4413      	add	r3, r2
 800fc8a:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800fc8c:	6a3b      	ldr	r3, [r7, #32]
 800fc8e:	6858      	ldr	r0, [r3, #4]
 800fc90:	8b7a      	ldrh	r2, [r7, #26]
 800fc92:	2301      	movs	r3, #1
 800fc94:	6979      	ldr	r1, [r7, #20]
 800fc96:	f7fd f861 	bl	800cd5c <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800fc9a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fc9c:	8b7b      	ldrh	r3, [r7, #26]
 800fc9e:	4413      	add	r3, r2
 800fca0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800fca2:	e010      	b.n	800fcc6 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800fca4:	6a3b      	ldr	r3, [r7, #32]
 800fca6:	681a      	ldr	r2, [r3, #0]
 800fca8:	8b7b      	ldrh	r3, [r7, #26]
 800fcaa:	79b9      	ldrb	r1, [r7, #6]
 800fcac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcae:	f001 fd3a 	bl	8011726 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800fcb2:	6a3b      	ldr	r3, [r7, #32]
 800fcb4:	681a      	ldr	r2, [r3, #0]
 800fcb6:	8b7b      	ldrh	r3, [r7, #26]
 800fcb8:	441a      	add	r2, r3
 800fcba:	6a3b      	ldr	r3, [r7, #32]
 800fcbc:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800fcbe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fcc0:	8b7b      	ldrh	r3, [r7, #26]
 800fcc2:	4413      	add	r3, r2
 800fcc4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800fcc6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800fcc8:	3301      	adds	r3, #1
 800fcca:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fccc:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fcce:	8bfb      	ldrh	r3, [r7, #30]
 800fcd0:	429a      	cmp	r2, r3
 800fcd2:	d3b5      	bcc.n	800fc40 <epin_write_tx_fifo+0x5c>
 800fcd4:	e000      	b.n	800fcd8 <epin_write_tx_fifo+0xf4>
      break;
 800fcd6:	bf00      	nop
    }
  }
  return total_bytes_written;
 800fcd8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800fcda:	4618      	mov	r0, r3
 800fcdc:	3730      	adds	r7, #48	@ 0x30
 800fcde:	46bd      	mov	sp, r7
 800fce0:	bd80      	pop	{r7, pc}
 800fce2:	bf00      	nop
 800fce4:	08013b5c 	.word	0x08013b5c
 800fce8:	2000a118 	.word	0x2000a118
 800fcec:	0003fffc 	.word	0x0003fffc

0800fcf0 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b092      	sub	sp, #72	@ 0x48
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	71fb      	strb	r3, [r7, #7]
 800fcfa:	460b      	mov	r3, r1
 800fcfc:	71bb      	strb	r3, [r7, #6]
 800fcfe:	4613      	mov	r3, r2
 800fd00:	717b      	strb	r3, [r7, #5]
 800fd02:	79fb      	ldrb	r3, [r7, #7]
 800fd04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fd08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d002      	beq.n	800fd16 <edpt_schedule_packets+0x26>
    rhport = 0;
 800fd10:	2300      	movs	r3, #0
 800fd12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fd16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd1a:	4a77      	ldr	r2, [pc, #476]	@ (800fef8 <edpt_schedule_packets+0x208>)
 800fd1c:	011b      	lsls	r3, r3, #4
 800fd1e:	4413      	add	r3, r2
 800fd20:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fd22:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800fd24:	79ba      	ldrb	r2, [r7, #6]
 800fd26:	797b      	ldrb	r3, [r7, #5]
 800fd28:	0052      	lsls	r2, r2, #1
 800fd2a:	4413      	add	r3, r2
 800fd2c:	011b      	lsls	r3, r3, #4
 800fd2e:	4a73      	ldr	r2, [pc, #460]	@ (800fefc <edpt_schedule_packets+0x20c>)
 800fd30:	4413      	add	r3, r2
 800fd32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800fd34:	797b      	ldrb	r3, [r7, #5]
 800fd36:	2b01      	cmp	r3, #1
 800fd38:	bf14      	ite	ne
 800fd3a:	2301      	movne	r3, #1
 800fd3c:	2300      	moveq	r3, #0
 800fd3e:	b2db      	uxtb	r3, r3
 800fd40:	461a      	mov	r2, r3
 800fd42:	79bb      	ldrb	r3, [r7, #6]
 800fd44:	0112      	lsls	r2, r2, #4
 800fd46:	4413      	add	r3, r2
 800fd48:	3348      	adds	r3, #72	@ 0x48
 800fd4a:	015b      	lsls	r3, r3, #5
 800fd4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fd4e:	4413      	add	r3, r2
 800fd50:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800fd52:	79bb      	ldrb	r3, [r7, #6]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d11e      	bne.n	800fd96 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800fd58:	797b      	ldrb	r3, [r7, #5]
 800fd5a:	4a69      	ldr	r2, [pc, #420]	@ (800ff00 <edpt_schedule_packets+0x210>)
 800fd5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd60:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fd62:	2340      	movs	r3, #64	@ 0x40
 800fd64:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800fd66:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fd68:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fd6a:	4293      	cmp	r3, r2
 800fd6c:	bf28      	it	cs
 800fd6e:	4613      	movcs	r3, r2
 800fd70:	b29b      	uxth	r3, r3
 800fd72:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800fd76:	797b      	ldrb	r3, [r7, #5]
 800fd78:	4a61      	ldr	r2, [pc, #388]	@ (800ff00 <edpt_schedule_packets+0x210>)
 800fd7a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800fd7e:	797b      	ldrb	r3, [r7, #5]
 800fd80:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fd84:	1a8a      	subs	r2, r1, r2
 800fd86:	b291      	uxth	r1, r2
 800fd88:	4a5d      	ldr	r2, [pc, #372]	@ (800ff00 <edpt_schedule_packets+0x210>)
 800fd8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800fd8e:	2301      	movs	r3, #1
 800fd90:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800fd94:	e019      	b.n	800fdca <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800fd96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd98:	891b      	ldrh	r3, [r3, #8]
 800fd9a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800fd9e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fda2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fda4:	8952      	ldrh	r2, [r2, #10]
 800fda6:	627b      	str	r3, [r7, #36]	@ 0x24
 800fda8:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800fdaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fdac:	6a3b      	ldr	r3, [r7, #32]
 800fdae:	4413      	add	r3, r2
 800fdb0:	1e5a      	subs	r2, r3, #1
 800fdb2:	6a3b      	ldr	r3, [r7, #32]
 800fdb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800fdb8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800fdbc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d102      	bne.n	800fdca <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800fdc4:	2301      	movs	r3, #1
 800fdc6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800fdca:	2300      	movs	r3, #0
 800fdcc:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800fdce:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fdd2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800fdd6:	69bb      	ldr	r3, [r7, #24]
 800fdd8:	f362 0312 	bfi	r3, r2, #0, #19
 800fddc:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800fdde:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800fde2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fde6:	b29a      	uxth	r2, r3
 800fde8:	8b7b      	ldrh	r3, [r7, #26]
 800fdea:	f362 03cc 	bfi	r3, r2, #3, #10
 800fdee:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800fdf0:	69ba      	ldr	r2, [r7, #24]
 800fdf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdf4:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800fdf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800fdfc:	7dfb      	ldrb	r3, [r7, #23]
 800fdfe:	f043 0304 	orr.w	r3, r3, #4
 800fe02:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800fe04:	7dfb      	ldrb	r3, [r7, #23]
 800fe06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe0a:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800fe0c:	7dbb      	ldrb	r3, [r7, #22]
 800fe0e:	f003 030c 	and.w	r3, r3, #12
 800fe12:	b2db      	uxtb	r3, r3
 800fe14:	2b04      	cmp	r3, #4
 800fe16:	d116      	bne.n	800fe46 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800fe18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe1a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800fe1e:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800fe26:	b29b      	uxth	r3, r3
 800fe28:	f003 0301 	and.w	r3, r3, #1
 800fe2c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800fe2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d004      	beq.n	800fe3e <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800fe34:	7dfb      	ldrb	r3, [r7, #23]
 800fe36:	f043 0310 	orr.w	r3, r3, #16
 800fe3a:	75fb      	strb	r3, [r7, #23]
 800fe3c:	e003      	b.n	800fe46 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800fe3e:	7dfb      	ldrb	r3, [r7, #23]
 800fe40:	f043 0320 	orr.w	r3, r3, #32
 800fe44:	75fb      	strb	r3, [r7, #23]
 800fe46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe48:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fe4a:	69fb      	ldr	r3, [r7, #28]
 800fe4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fe4e:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800fe50:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800fe52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800fe56:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d021      	beq.n	800fea2 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800fe5e:	797b      	ldrb	r3, [r7, #5]
 800fe60:	2b01      	cmp	r3, #1
 800fe62:	d10b      	bne.n	800fe7c <edpt_schedule_packets+0x18c>
 800fe64:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d007      	beq.n	800fe7c <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800fe6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fe74:	4611      	mov	r1, r2
 800fe76:	4618      	mov	r0, r3
 800fe78:	f7fd faff 	bl	800d47a <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800fe7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	461a      	mov	r2, r3
 800fe82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe84:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800fe86:	697a      	ldr	r2, [r7, #20]
 800fe88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe8a:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800fe8c:	79bb      	ldrb	r3, [r7, #6]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d12e      	bne.n	800fef0 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800fe92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe94:	681a      	ldr	r2, [r3, #0]
 800fe96:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fe9a:	441a      	add	r2, r3
 800fe9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe9e:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800fea0:	e026      	b.n	800fef0 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800fea2:	697a      	ldr	r2, [r7, #20]
 800fea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fea6:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800fea8:	797b      	ldrb	r3, [r7, #5]
 800feaa:	2b01      	cmp	r3, #1
 800feac:	d120      	bne.n	800fef0 <edpt_schedule_packets+0x200>
 800feae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d01c      	beq.n	800fef0 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800feb6:	79ba      	ldrb	r2, [r7, #6]
 800feb8:	79fb      	ldrb	r3, [r7, #7]
 800feba:	4611      	mov	r1, r2
 800febc:	4618      	mov	r0, r3
 800febe:	f7ff fe91 	bl	800fbe4 <epin_write_tx_fifo>
 800fec2:	4603      	mov	r3, r0
 800fec4:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800fec6:	79bb      	ldrb	r3, [r7, #6]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d011      	beq.n	800fef0 <edpt_schedule_packets+0x200>
 800fecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fece:	891b      	ldrh	r3, [r3, #8]
 800fed0:	461a      	mov	r2, r3
 800fed2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fed4:	1ad3      	subs	r3, r2, r3
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	dd0a      	ble.n	800fef0 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800feda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fedc:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800fee0:	79bb      	ldrb	r3, [r7, #6]
 800fee2:	2101      	movs	r1, #1
 800fee4:	fa01 f303 	lsl.w	r3, r1, r3
 800fee8:	431a      	orrs	r2, r3
 800feea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800feec:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800fef0:	bf00      	nop
 800fef2:	3748      	adds	r7, #72	@ 0x48
 800fef4:	46bd      	mov	sp, r7
 800fef6:	bd80      	pop	{r7, pc}
 800fef8:	08013b5c 	.word	0x08013b5c
 800fefc:	2000a118 	.word	0x2000a118
 800ff00:	2000a198 	.word	0x2000a198

0800ff04 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b08c      	sub	sp, #48	@ 0x30
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	6039      	str	r1, [r7, #0]
 800ff0e:	71fb      	strb	r3, [r7, #7]
 800ff10:	79fb      	ldrb	r3, [r7, #7]
 800ff12:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ff14:	7dfb      	ldrb	r3, [r7, #23]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d001      	beq.n	800ff1e <dcd_init+0x1a>
    rhport = 0;
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ff1e:	7dfb      	ldrb	r3, [r7, #23]
 800ff20:	4a43      	ldr	r2, [pc, #268]	@ (8010030 <dcd_init+0x12c>)
 800ff22:	011b      	lsls	r3, r3, #4
 800ff24:	4413      	add	r3, r2
 800ff26:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ff28:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800ff2a:	2208      	movs	r2, #8
 800ff2c:	2100      	movs	r1, #0
 800ff2e:	4841      	ldr	r0, [pc, #260]	@ (8010034 <dcd_init+0x130>)
 800ff30:	f002 fcc6 	bl	80128c0 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800ff34:	2101      	movs	r1, #1
 800ff36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff38:	f001 fafa 	bl	8011530 <dwc2_core_is_highspeed>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ff42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff44:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ff46:	69bb      	ldr	r3, [r7, #24]
 800ff48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ff4a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ff4c:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800ff4e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800ff52:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ff56:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800ff5a:	79fb      	ldrb	r3, [r7, #7]
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	f001 fb05 	bl	801156c <dwc2_core_init>
 800ff62:	4603      	mov	r3, r0
 800ff64:	f083 0301 	eor.w	r3, r3, #1
 800ff68:	b2db      	uxtb	r3, r3
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d00a      	beq.n	800ff84 <dcd_init+0x80>
 800ff6e:	4b32      	ldr	r3, [pc, #200]	@ (8010038 <dcd_init+0x134>)
 800ff70:	61fb      	str	r3, [r7, #28]
 800ff72:	69fb      	ldr	r3, [r7, #28]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	f003 0301 	and.w	r3, r3, #1
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d000      	beq.n	800ff80 <dcd_init+0x7c>
 800ff7e:	be00      	bkpt	0x0000
 800ff80:	2300      	movs	r3, #0
 800ff82:	e050      	b.n	8010026 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800ff84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff86:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800ff8a:	f023 0303 	bic.w	r3, r3, #3
 800ff8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800ff90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d00d      	beq.n	800ffb4 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ff98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ff9c:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800ff9e:	7b3b      	ldrb	r3, [r7, #12]
 800ffa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ffa4:	b2db      	uxtb	r3, r3
 800ffa6:	2b80      	cmp	r3, #128	@ 0x80
 800ffa8:	d108      	bne.n	800ffbc <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800ffaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ffb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ffb2:	e003      	b.n	800ffbc <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800ffb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffb6:	f043 0303 	orr.w	r3, r3, #3
 800ffba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800ffbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffbe:	f043 0304 	orr.w	r3, r3, #4
 800ffc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800ffc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ffc8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800ffcc:	79fb      	ldrb	r3, [r7, #7]
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f000 f8e2 	bl	8010198 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800ffd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffd6:	68db      	ldr	r3, [r3, #12]
 800ffd8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ffdc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ffe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffe2:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800ffe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800ffec:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800fff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff2:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800fff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff6:	699a      	ldr	r2, [r3, #24]
 800fff8:	4b10      	ldr	r3, [pc, #64]	@ (801003c <dcd_init+0x138>)
 800fffa:	4313      	orrs	r3, r2
 800fffc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fffe:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 8010000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010002:	689b      	ldr	r3, [r3, #8]
 8010004:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 8010006:	6a3b      	ldr	r3, [r7, #32]
 8010008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801000c:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 801000e:	6a3b      	ldr	r3, [r7, #32]
 8010010:	f043 0301 	orr.w	r3, r3, #1
 8010014:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 8010016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010018:	6a3a      	ldr	r2, [r7, #32]
 801001a:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 801001c:	79fb      	ldrb	r3, [r7, #7]
 801001e:	4618      	mov	r0, r3
 8010020:	f000 f898 	bl	8010154 <dcd_connect>
  return true;
 8010024:	2301      	movs	r3, #1
}
 8010026:	4618      	mov	r0, r3
 8010028:	3730      	adds	r7, #48	@ 0x30
 801002a:	46bd      	mov	sp, r7
 801002c:	bd80      	pop	{r7, pc}
 801002e:	bf00      	nop
 8010030:	08013b5c 	.word	0x08013b5c
 8010034:	2000a198 	.word	0x2000a198
 8010038:	e000edf0 	.word	0xe000edf0
 801003c:	80003004 	.word	0x80003004

08010040 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 8010040:	b580      	push	{r7, lr}
 8010042:	b084      	sub	sp, #16
 8010044:	af00      	add	r7, sp, #0
 8010046:	4603      	mov	r3, r0
 8010048:	71fb      	strb	r3, [r7, #7]
 801004a:	79fb      	ldrb	r3, [r7, #7]
 801004c:	73fb      	strb	r3, [r7, #15]
 801004e:	2301      	movs	r3, #1
 8010050:	73bb      	strb	r3, [r7, #14]
 8010052:	2301      	movs	r3, #1
 8010054:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8010056:	7bfb      	ldrb	r3, [r7, #15]
 8010058:	4a0c      	ldr	r2, [pc, #48]	@ (801008c <dcd_int_enable+0x4c>)
 801005a:	011b      	lsls	r3, r3, #4
 801005c:	4413      	add	r3, r2
 801005e:	3304      	adds	r3, #4
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8010064:	7b7b      	ldrb	r3, [r7, #13]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d005      	beq.n	8010076 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 801006a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 801006e:	4618      	mov	r0, r3
 8010070:	f7ff fa7a 	bl	800f568 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 8010074:	e004      	b.n	8010080 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 8010076:	f997 300c 	ldrsb.w	r3, [r7, #12]
 801007a:	4618      	mov	r0, r3
 801007c:	f7ff fa92 	bl	800f5a4 <__NVIC_DisableIRQ>
}
 8010080:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 8010082:	bf00      	nop
 8010084:	3710      	adds	r7, #16
 8010086:	46bd      	mov	sp, r7
 8010088:	bd80      	pop	{r7, pc}
 801008a:	bf00      	nop
 801008c:	08013b5c 	.word	0x08013b5c

08010090 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 8010090:	b580      	push	{r7, lr}
 8010092:	b084      	sub	sp, #16
 8010094:	af00      	add	r7, sp, #0
 8010096:	4603      	mov	r3, r0
 8010098:	71fb      	strb	r3, [r7, #7]
 801009a:	79fb      	ldrb	r3, [r7, #7]
 801009c:	73fb      	strb	r3, [r7, #15]
 801009e:	2301      	movs	r3, #1
 80100a0:	73bb      	strb	r3, [r7, #14]
 80100a2:	2300      	movs	r3, #0
 80100a4:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 80100a6:	7bfb      	ldrb	r3, [r7, #15]
 80100a8:	4a0c      	ldr	r2, [pc, #48]	@ (80100dc <dcd_int_disable+0x4c>)
 80100aa:	011b      	lsls	r3, r3, #4
 80100ac:	4413      	add	r3, r2
 80100ae:	3304      	adds	r3, #4
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80100b4:	7b7b      	ldrb	r3, [r7, #13]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d005      	beq.n	80100c6 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 80100ba:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80100be:	4618      	mov	r0, r3
 80100c0:	f7ff fa52 	bl	800f568 <__NVIC_EnableIRQ>
}
 80100c4:	e004      	b.n	80100d0 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 80100c6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80100ca:	4618      	mov	r0, r3
 80100cc:	f7ff fa6a 	bl	800f5a4 <__NVIC_DisableIRQ>
}
 80100d0:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 80100d2:	bf00      	nop
 80100d4:	3710      	adds	r7, #16
 80100d6:	46bd      	mov	sp, r7
 80100d8:	bd80      	pop	{r7, pc}
 80100da:	bf00      	nop
 80100dc:	08013b5c 	.word	0x08013b5c

080100e0 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b086      	sub	sp, #24
 80100e4:	af02      	add	r7, sp, #8
 80100e6:	4603      	mov	r3, r0
 80100e8:	460a      	mov	r2, r1
 80100ea:	71fb      	strb	r3, [r7, #7]
 80100ec:	4613      	mov	r3, r2
 80100ee:	71bb      	strb	r3, [r7, #6]
 80100f0:	79fb      	ldrb	r3, [r7, #7]
 80100f2:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80100f4:	7a7b      	ldrb	r3, [r7, #9]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d001      	beq.n	80100fe <dcd_set_address+0x1e>
    rhport = 0;
 80100fa:	2300      	movs	r3, #0
 80100fc:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80100fe:	7a7b      	ldrb	r3, [r7, #9]
 8010100:	4a13      	ldr	r2, [pc, #76]	@ (8010150 <dcd_set_address+0x70>)
 8010102:	011b      	lsls	r3, r3, #4
 8010104:	4413      	add	r3, r2
 8010106:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010108:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8010110:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8010114:	79bb      	ldrb	r3, [r7, #6]
 8010116:	011b      	lsls	r3, r3, #4
 8010118:	431a      	orrs	r2, r3
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 8010120:	2300      	movs	r3, #0
 8010122:	72fb      	strb	r3, [r7, #11]
 8010124:	2301      	movs	r3, #1
 8010126:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 8010128:	7abb      	ldrb	r3, [r7, #10]
 801012a:	2b01      	cmp	r3, #1
 801012c:	d101      	bne.n	8010132 <dcd_set_address+0x52>
 801012e:	2280      	movs	r2, #128	@ 0x80
 8010130:	e000      	b.n	8010134 <dcd_set_address+0x54>
 8010132:	2200      	movs	r2, #0
 8010134:	7afb      	ldrb	r3, [r7, #11]
 8010136:	4313      	orrs	r3, r2
 8010138:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 801013a:	79f8      	ldrb	r0, [r7, #7]
 801013c:	2300      	movs	r3, #0
 801013e:	9300      	str	r3, [sp, #0]
 8010140:	2300      	movs	r3, #0
 8010142:	2200      	movs	r2, #0
 8010144:	f000 f94a 	bl	80103dc <dcd_edpt_xfer>
}
 8010148:	bf00      	nop
 801014a:	3710      	adds	r7, #16
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}
 8010150:	08013b5c 	.word	0x08013b5c

08010154 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 8010154:	b480      	push	{r7}
 8010156:	b085      	sub	sp, #20
 8010158:	af00      	add	r7, sp, #0
 801015a:	4603      	mov	r3, r0
 801015c:	71fb      	strb	r3, [r7, #7]
 801015e:	79fb      	ldrb	r3, [r7, #7]
 8010160:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010162:	7afb      	ldrb	r3, [r7, #11]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d001      	beq.n	801016c <dcd_connect+0x18>
    rhport = 0;
 8010168:	2300      	movs	r3, #0
 801016a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801016c:	7afb      	ldrb	r3, [r7, #11]
 801016e:	4a09      	ldr	r2, [pc, #36]	@ (8010194 <dcd_connect+0x40>)
 8010170:	011b      	lsls	r3, r3, #4
 8010172:	4413      	add	r3, r2
 8010174:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010176:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 801017e:	f023 0202 	bic.w	r2, r3, #2
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 8010188:	bf00      	nop
 801018a:	3714      	adds	r7, #20
 801018c:	46bd      	mov	sp, r7
 801018e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010192:	4770      	bx	lr
 8010194:	08013b5c 	.word	0x08013b5c

08010198 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 8010198:	b480      	push	{r7}
 801019a:	b085      	sub	sp, #20
 801019c:	af00      	add	r7, sp, #0
 801019e:	4603      	mov	r3, r0
 80101a0:	71fb      	strb	r3, [r7, #7]
 80101a2:	79fb      	ldrb	r3, [r7, #7]
 80101a4:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80101a6:	7afb      	ldrb	r3, [r7, #11]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d001      	beq.n	80101b0 <dcd_disconnect+0x18>
    rhport = 0;
 80101ac:	2300      	movs	r3, #0
 80101ae:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80101b0:	7afb      	ldrb	r3, [r7, #11]
 80101b2:	4a09      	ldr	r2, [pc, #36]	@ (80101d8 <dcd_disconnect+0x40>)
 80101b4:	011b      	lsls	r3, r3, #4
 80101b6:	4413      	add	r3, r2
 80101b8:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80101ba:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80101c2:	f043 0202 	orr.w	r2, r3, #2
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80101cc:	bf00      	nop
 80101ce:	3714      	adds	r7, #20
 80101d0:	46bd      	mov	sp, r7
 80101d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d6:	4770      	bx	lr
 80101d8:	08013b5c 	.word	0x08013b5c

080101dc <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 80101dc:	b480      	push	{r7}
 80101de:	b085      	sub	sp, #20
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	4603      	mov	r3, r0
 80101e4:	460a      	mov	r2, r1
 80101e6:	71fb      	strb	r3, [r7, #7]
 80101e8:	4613      	mov	r3, r2
 80101ea:	71bb      	strb	r3, [r7, #6]
 80101ec:	79fb      	ldrb	r3, [r7, #7]
 80101ee:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80101f0:	7afb      	ldrb	r3, [r7, #11]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d001      	beq.n	80101fa <dcd_sof_enable+0x1e>
    rhport = 0;
 80101f6:	2300      	movs	r3, #0
 80101f8:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80101fa:	7afb      	ldrb	r3, [r7, #11]
 80101fc:	4a10      	ldr	r2, [pc, #64]	@ (8010240 <dcd_sof_enable+0x64>)
 80101fe:	011b      	lsls	r3, r3, #4
 8010200:	4413      	add	r3, r2
 8010202:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010204:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 8010206:	4a0f      	ldr	r2, [pc, #60]	@ (8010244 <dcd_sof_enable+0x68>)
 8010208:	79bb      	ldrb	r3, [r7, #6]
 801020a:	71d3      	strb	r3, [r2, #7]

  if (en) {
 801020c:	79bb      	ldrb	r3, [r7, #6]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d009      	beq.n	8010226 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	2208      	movs	r2, #8
 8010216:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	699b      	ldr	r3, [r3, #24]
 801021c:	f043 0208 	orr.w	r2, r3, #8
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8010224:	e005      	b.n	8010232 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	699b      	ldr	r3, [r3, #24]
 801022a:	f023 0208 	bic.w	r2, r3, #8
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	619a      	str	r2, [r3, #24]
}
 8010232:	bf00      	nop
 8010234:	3714      	adds	r7, #20
 8010236:	46bd      	mov	sp, r7
 8010238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801023c:	4770      	bx	lr
 801023e:	bf00      	nop
 8010240:	08013b5c 	.word	0x08013b5c
 8010244:	2000a198 	.word	0x2000a198

08010248 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8010248:	b580      	push	{r7, lr}
 801024a:	b084      	sub	sp, #16
 801024c:	af00      	add	r7, sp, #0
 801024e:	4603      	mov	r3, r0
 8010250:	6039      	str	r1, [r7, #0]
 8010252:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 8010254:	683b      	ldr	r3, [r7, #0]
 8010256:	7899      	ldrb	r1, [r3, #2]
 8010258:	683b      	ldr	r3, [r7, #0]
 801025a:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 801025c:	68bb      	ldr	r3, [r7, #8]
 801025e:	889b      	ldrh	r3, [r3, #4]
 8010260:	b29b      	uxth	r3, r3
 8010262:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010266:	b29a      	uxth	r2, r3
 8010268:	79fb      	ldrb	r3, [r7, #7]
 801026a:	4618      	mov	r0, r3
 801026c:	f7ff f9fe 	bl	800f66c <dfifo_alloc>
 8010270:	4603      	mov	r3, r0
 8010272:	f083 0301 	eor.w	r3, r3, #1
 8010276:	b2db      	uxtb	r3, r3
 8010278:	2b00      	cmp	r3, #0
 801027a:	d00a      	beq.n	8010292 <dcd_edpt_open+0x4a>
 801027c:	4b0a      	ldr	r3, [pc, #40]	@ (80102a8 <dcd_edpt_open+0x60>)
 801027e:	60fb      	str	r3, [r7, #12]
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	f003 0301 	and.w	r3, r3, #1
 8010288:	2b00      	cmp	r3, #0
 801028a:	d000      	beq.n	801028e <dcd_edpt_open+0x46>
 801028c:	be00      	bkpt	0x0000
 801028e:	2300      	movs	r3, #0
 8010290:	e005      	b.n	801029e <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 8010292:	79fb      	ldrb	r3, [r7, #7]
 8010294:	6839      	ldr	r1, [r7, #0]
 8010296:	4618      	mov	r0, r3
 8010298:	f7ff fb22 	bl	800f8e0 <edpt_activate>
  return true;
 801029c:	2301      	movs	r3, #1
}
 801029e:	4618      	mov	r0, r3
 80102a0:	3710      	adds	r7, #16
 80102a2:	46bd      	mov	sp, r7
 80102a4:	bd80      	pop	{r7, pc}
 80102a6:	bf00      	nop
 80102a8:	e000edf0 	.word	0xe000edf0

080102ac <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b08c      	sub	sp, #48	@ 0x30
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	4603      	mov	r3, r0
 80102b4:	71fb      	strb	r3, [r7, #7]
 80102b6:	79fb      	ldrb	r3, [r7, #7]
 80102b8:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80102ba:	7ffb      	ldrb	r3, [r7, #31]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d001      	beq.n	80102c4 <dcd_edpt_close_all+0x18>
    rhport = 0;
 80102c0:	2300      	movs	r3, #0
 80102c2:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80102c4:	7ffb      	ldrb	r3, [r7, #31]
 80102c6:	4a42      	ldr	r2, [pc, #264]	@ (80103d0 <dcd_edpt_close_all+0x124>)
 80102c8:	011b      	lsls	r3, r3, #4
 80102ca:	4413      	add	r3, r2
 80102cc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80102ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 80102d0:	79fb      	ldrb	r3, [r7, #7]
 80102d2:	4a3f      	ldr	r2, [pc, #252]	@ (80103d0 <dcd_edpt_close_all+0x124>)
 80102d4:	011b      	lsls	r3, r3, #4
 80102d6:	4413      	add	r3, r2
 80102d8:	3308      	adds	r3, #8
 80102da:	781b      	ldrb	r3, [r3, #0]
 80102dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 80102e0:	2000      	movs	r0, #0
 80102e2:	f7fe fc23 	bl	800eb2c <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 80102e6:	4b3b      	ldr	r3, [pc, #236]	@ (80103d4 <dcd_edpt_close_all+0x128>)
 80102e8:	2200      	movs	r2, #0
 80102ea:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 80102ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102ee:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 80102f2:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 80102f6:	2301      	movs	r3, #1
 80102f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80102fc:	e038      	b.n	8010370 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 80102fe:	2300      	movs	r3, #0
 8010300:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8010304:	e02b      	b.n	801035e <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 8010306:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 801030a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801030e:	0112      	lsls	r2, r2, #4
 8010310:	4413      	add	r3, r2
 8010312:	3348      	adds	r3, #72	@ 0x48
 8010314:	015b      	lsls	r3, r3, #5
 8010316:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010318:	4413      	add	r3, r2
 801031a:	623b      	str	r3, [r7, #32]
 801031c:	6a3b      	ldr	r3, [r7, #32]
 801031e:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8010320:	69bb      	ldr	r3, [r7, #24]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	0fdb      	lsrs	r3, r3, #31
 8010326:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8010328:	2b00      	cmp	r3, #0
 801032a:	d005      	beq.n	8010338 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 801032c:	6a3b      	ldr	r3, [r7, #32]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8010334:	6a3b      	ldr	r3, [r7, #32]
 8010336:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8010338:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801033c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010340:	f1c3 0301 	rsb	r3, r3, #1
 8010344:	4924      	ldr	r1, [pc, #144]	@ (80103d8 <dcd_edpt_close_all+0x12c>)
 8010346:	0052      	lsls	r2, r2, #1
 8010348:	4413      	add	r3, r2
 801034a:	011b      	lsls	r3, r3, #4
 801034c:	440b      	add	r3, r1
 801034e:	330a      	adds	r3, #10
 8010350:	2200      	movs	r2, #0
 8010352:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8010354:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010358:	3301      	adds	r3, #1
 801035a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801035e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010362:	2b01      	cmp	r3, #1
 8010364:	d9cf      	bls.n	8010306 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 8010366:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801036a:	3301      	adds	r3, #1
 801036c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010370:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010374:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010378:	429a      	cmp	r2, r3
 801037a:	d3c0      	bcc.n	80102fe <dcd_edpt_close_all+0x52>
 801037c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801037e:	613b      	str	r3, [r7, #16]
 8010380:	2310      	movs	r3, #16
 8010382:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8010384:	7bfb      	ldrb	r3, [r7, #15]
 8010386:	019b      	lsls	r3, r3, #6
 8010388:	f043 0220 	orr.w	r2, r3, #32
 801038c:	693b      	ldr	r3, [r7, #16]
 801038e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8010390:	bf00      	nop
 8010392:	693b      	ldr	r3, [r7, #16]
 8010394:	691b      	ldr	r3, [r3, #16]
 8010396:	f003 0320 	and.w	r3, r3, #32
 801039a:	2b00      	cmp	r3, #0
 801039c:	d1f9      	bne.n	8010392 <dcd_edpt_close_all+0xe6>
}
 801039e:	bf00      	nop
 80103a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103a2:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 80103a4:	697b      	ldr	r3, [r7, #20]
 80103a6:	2210      	movs	r2, #16
 80103a8:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 80103aa:	bf00      	nop
 80103ac:	697b      	ldr	r3, [r7, #20]
 80103ae:	691b      	ldr	r3, [r3, #16]
 80103b0:	f003 0310 	and.w	r3, r3, #16
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d1f9      	bne.n	80103ac <dcd_edpt_close_all+0x100>
}
 80103b8:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 80103ba:	79fb      	ldrb	r3, [r7, #7]
 80103bc:	4618      	mov	r0, r3
 80103be:	f7ff fa35 	bl	800f82c <dfifo_device_init>

  usbd_spin_unlock(false);
 80103c2:	2000      	movs	r0, #0
 80103c4:	f7fe fbd6 	bl	800eb74 <usbd_spin_unlock>
}
 80103c8:	bf00      	nop
 80103ca:	3730      	adds	r7, #48	@ 0x30
 80103cc:	46bd      	mov	sp, r7
 80103ce:	bd80      	pop	{r7, pc}
 80103d0:	08013b5c 	.word	0x08013b5c
 80103d4:	2000a198 	.word	0x2000a198
 80103d8:	2000a118 	.word	0x2000a118

080103dc <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80103dc:	b580      	push	{r7, lr}
 80103de:	b086      	sub	sp, #24
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	603a      	str	r2, [r7, #0]
 80103e4:	461a      	mov	r2, r3
 80103e6:	4603      	mov	r3, r0
 80103e8:	71fb      	strb	r3, [r7, #7]
 80103ea:	460b      	mov	r3, r1
 80103ec:	71bb      	strb	r3, [r7, #6]
 80103ee:	4613      	mov	r3, r2
 80103f0:	80bb      	strh	r3, [r7, #4]
 80103f2:	79bb      	ldrb	r3, [r7, #6]
 80103f4:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80103f6:	7bbb      	ldrb	r3, [r7, #14]
 80103f8:	f003 030f 	and.w	r3, r3, #15
 80103fc:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 80103fe:	75bb      	strb	r3, [r7, #22]
 8010400:	79bb      	ldrb	r3, [r7, #6]
 8010402:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010404:	7bfb      	ldrb	r3, [r7, #15]
 8010406:	09db      	lsrs	r3, r3, #7
 8010408:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801040a:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 801040c:	7dba      	ldrb	r2, [r7, #22]
 801040e:	7d7b      	ldrb	r3, [r7, #21]
 8010410:	0052      	lsls	r2, r2, #1
 8010412:	4413      	add	r3, r2
 8010414:	011b      	lsls	r3, r3, #4
 8010416:	4a1b      	ldr	r2, [pc, #108]	@ (8010484 <dcd_edpt_xfer+0xa8>)
 8010418:	4413      	add	r3, r2
 801041a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 801041c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010420:	4618      	mov	r0, r3
 8010422:	f7fe fb83 	bl	800eb2c <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8010426:	693b      	ldr	r3, [r7, #16]
 8010428:	895b      	ldrh	r3, [r3, #10]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d102      	bne.n	8010434 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 801042e:	2300      	movs	r3, #0
 8010430:	75fb      	strb	r3, [r7, #23]
 8010432:	e01c      	b.n	801046e <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8010434:	693b      	ldr	r3, [r7, #16]
 8010436:	683a      	ldr	r2, [r7, #0]
 8010438:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 801043a:	693b      	ldr	r3, [r7, #16]
 801043c:	2200      	movs	r2, #0
 801043e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	88ba      	ldrh	r2, [r7, #4]
 8010444:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8010446:	693b      	ldr	r3, [r7, #16]
 8010448:	7b1a      	ldrb	r2, [r3, #12]
 801044a:	693b      	ldr	r3, [r7, #16]
 801044c:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 801044e:	7dbb      	ldrb	r3, [r7, #22]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d104      	bne.n	801045e <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8010454:	7d7b      	ldrb	r3, [r7, #21]
 8010456:	490c      	ldr	r1, [pc, #48]	@ (8010488 <dcd_edpt_xfer+0xac>)
 8010458:	88ba      	ldrh	r2, [r7, #4]
 801045a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 801045e:	7d7a      	ldrb	r2, [r7, #21]
 8010460:	7db9      	ldrb	r1, [r7, #22]
 8010462:	79fb      	ldrb	r3, [r7, #7]
 8010464:	4618      	mov	r0, r3
 8010466:	f7ff fc43 	bl	800fcf0 <edpt_schedule_packets>
    ret = true;
 801046a:	2301      	movs	r3, #1
 801046c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 801046e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010472:	4618      	mov	r0, r3
 8010474:	f7fe fb7e 	bl	800eb74 <usbd_spin_unlock>

  return ret;
 8010478:	7dfb      	ldrb	r3, [r7, #23]
}
 801047a:	4618      	mov	r0, r3
 801047c:	3718      	adds	r7, #24
 801047e:	46bd      	mov	sp, r7
 8010480:	bd80      	pop	{r7, pc}
 8010482:	bf00      	nop
 8010484:	2000a118 	.word	0x2000a118
 8010488:	2000a198 	.word	0x2000a198

0801048c <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 801048c:	b580      	push	{r7, lr}
 801048e:	b086      	sub	sp, #24
 8010490:	af00      	add	r7, sp, #0
 8010492:	603a      	str	r2, [r7, #0]
 8010494:	461a      	mov	r2, r3
 8010496:	4603      	mov	r3, r0
 8010498:	71fb      	strb	r3, [r7, #7]
 801049a:	460b      	mov	r3, r1
 801049c:	71bb      	strb	r3, [r7, #6]
 801049e:	4613      	mov	r3, r2
 80104a0:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	88db      	ldrh	r3, [r3, #6]
 80104a6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80104aa:	b29b      	uxth	r3, r3
 80104ac:	2b01      	cmp	r3, #1
 80104ae:	d00a      	beq.n	80104c6 <dcd_edpt_xfer_fifo+0x3a>
 80104b0:	4b25      	ldr	r3, [pc, #148]	@ (8010548 <dcd_edpt_xfer_fifo+0xbc>)
 80104b2:	60fb      	str	r3, [r7, #12]
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	f003 0301 	and.w	r3, r3, #1
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d000      	beq.n	80104c2 <dcd_edpt_xfer_fifo+0x36>
 80104c0:	be00      	bkpt	0x0000
 80104c2:	2300      	movs	r3, #0
 80104c4:	e03b      	b.n	801053e <dcd_edpt_xfer_fifo+0xb2>
 80104c6:	79bb      	ldrb	r3, [r7, #6]
 80104c8:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80104ca:	7abb      	ldrb	r3, [r7, #10]
 80104cc:	f003 030f 	and.w	r3, r3, #15
 80104d0:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80104d2:	75bb      	strb	r3, [r7, #22]
 80104d4:	79bb      	ldrb	r3, [r7, #6]
 80104d6:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80104d8:	7afb      	ldrb	r3, [r7, #11]
 80104da:	09db      	lsrs	r3, r3, #7
 80104dc:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80104de:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 80104e0:	7dba      	ldrb	r2, [r7, #22]
 80104e2:	7d7b      	ldrb	r3, [r7, #21]
 80104e4:	0052      	lsls	r2, r2, #1
 80104e6:	4413      	add	r3, r2
 80104e8:	011b      	lsls	r3, r3, #4
 80104ea:	4a18      	ldr	r2, [pc, #96]	@ (801054c <dcd_edpt_xfer_fifo+0xc0>)
 80104ec:	4413      	add	r3, r2
 80104ee:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 80104f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80104f4:	4618      	mov	r0, r3
 80104f6:	f7fe fb19 	bl	800eb2c <usbd_spin_lock>

  if (xfer->max_size == 0) {
 80104fa:	693b      	ldr	r3, [r7, #16]
 80104fc:	895b      	ldrh	r3, [r3, #10]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d102      	bne.n	8010508 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 8010502:	2300      	movs	r3, #0
 8010504:	75fb      	strb	r3, [r7, #23]
 8010506:	e014      	b.n	8010532 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 8010508:	693b      	ldr	r3, [r7, #16]
 801050a:	2200      	movs	r2, #0
 801050c:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 801050e:	693b      	ldr	r3, [r7, #16]
 8010510:	683a      	ldr	r2, [r7, #0]
 8010512:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8010514:	693b      	ldr	r3, [r7, #16]
 8010516:	88ba      	ldrh	r2, [r7, #4]
 8010518:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 801051a:	693b      	ldr	r3, [r7, #16]
 801051c:	7b1a      	ldrb	r2, [r3, #12]
 801051e:	693b      	ldr	r3, [r7, #16]
 8010520:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 8010522:	7d7a      	ldrb	r2, [r7, #21]
 8010524:	7db9      	ldrb	r1, [r7, #22]
 8010526:	79fb      	ldrb	r3, [r7, #7]
 8010528:	4618      	mov	r0, r3
 801052a:	f7ff fbe1 	bl	800fcf0 <edpt_schedule_packets>
    ret = true;
 801052e:	2301      	movs	r3, #1
 8010530:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8010532:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010536:	4618      	mov	r0, r3
 8010538:	f7fe fb1c 	bl	800eb74 <usbd_spin_unlock>

  return ret;
 801053c:	7dfb      	ldrb	r3, [r7, #23]
}
 801053e:	4618      	mov	r0, r3
 8010540:	3718      	adds	r7, #24
 8010542:	46bd      	mov	sp, r7
 8010544:	bd80      	pop	{r7, pc}
 8010546:	bf00      	nop
 8010548:	e000edf0 	.word	0xe000edf0
 801054c:	2000a118 	.word	0x2000a118

08010550 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8010550:	b580      	push	{r7, lr}
 8010552:	b086      	sub	sp, #24
 8010554:	af00      	add	r7, sp, #0
 8010556:	4603      	mov	r3, r0
 8010558:	460a      	mov	r2, r1
 801055a:	71fb      	strb	r3, [r7, #7]
 801055c:	4613      	mov	r3, r2
 801055e:	71bb      	strb	r3, [r7, #6]
 8010560:	79fb      	ldrb	r3, [r7, #7]
 8010562:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010564:	7cbb      	ldrb	r3, [r7, #18]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d001      	beq.n	801056e <dcd_edpt_stall+0x1e>
    rhport = 0;
 801056a:	2300      	movs	r3, #0
 801056c:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801056e:	7cbb      	ldrb	r3, [r7, #18]
 8010570:	4a11      	ldr	r2, [pc, #68]	@ (80105b8 <dcd_edpt_stall+0x68>)
 8010572:	011b      	lsls	r3, r3, #4
 8010574:	4413      	add	r3, r2
 8010576:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010578:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 801057a:	79b9      	ldrb	r1, [r7, #6]
 801057c:	79fb      	ldrb	r3, [r7, #7]
 801057e:	2201      	movs	r2, #1
 8010580:	4618      	mov	r0, r3
 8010582:	f7ff fa5f 	bl	800fa44 <edpt_disable>
 8010586:	79bb      	ldrb	r3, [r7, #6]
 8010588:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801058a:	7cfb      	ldrb	r3, [r7, #19]
 801058c:	f003 030f 	and.w	r3, r3, #15
 8010590:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 8010592:	2b00      	cmp	r3, #0
 8010594:	d10b      	bne.n	80105ae <dcd_edpt_stall+0x5e>
 8010596:	697b      	ldr	r3, [r7, #20]
 8010598:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801059e:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80105a0:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d003      	beq.n	80105ae <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 80105a6:	79fb      	ldrb	r3, [r7, #7]
 80105a8:	4618      	mov	r0, r3
 80105aa:	f7ff f81f 	bl	800f5ec <dma_setup_prepare>
    }
  }
}
 80105ae:	bf00      	nop
 80105b0:	3718      	adds	r7, #24
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}
 80105b6:	bf00      	nop
 80105b8:	08013b5c 	.word	0x08013b5c

080105bc <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 80105bc:	b480      	push	{r7}
 80105be:	b087      	sub	sp, #28
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	4603      	mov	r3, r0
 80105c4:	460a      	mov	r2, r1
 80105c6:	71fb      	strb	r3, [r7, #7]
 80105c8:	4613      	mov	r3, r2
 80105ca:	71bb      	strb	r3, [r7, #6]
 80105cc:	79fb      	ldrb	r3, [r7, #7]
 80105ce:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80105d0:	7a7b      	ldrb	r3, [r7, #9]
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d001      	beq.n	80105da <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 80105d6:	2300      	movs	r3, #0
 80105d8:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80105da:	7a7b      	ldrb	r3, [r7, #9]
 80105dc:	4a19      	ldr	r2, [pc, #100]	@ (8010644 <dcd_edpt_clear_stall+0x88>)
 80105de:	011b      	lsls	r3, r3, #4
 80105e0:	4413      	add	r3, r2
 80105e2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80105e4:	617b      	str	r3, [r7, #20]
 80105e6:	79bb      	ldrb	r3, [r7, #6]
 80105e8:	72bb      	strb	r3, [r7, #10]
 80105ea:	7abb      	ldrb	r3, [r7, #10]
 80105ec:	f003 030f 	and.w	r3, r3, #15
 80105f0:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 80105f2:	74fb      	strb	r3, [r7, #19]
 80105f4:	79bb      	ldrb	r3, [r7, #6]
 80105f6:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80105f8:	7afb      	ldrb	r3, [r7, #11]
 80105fa:	09db      	lsrs	r3, r3, #7
 80105fc:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80105fe:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8010600:	7cbb      	ldrb	r3, [r7, #18]
 8010602:	2b01      	cmp	r3, #1
 8010604:	bf14      	ite	ne
 8010606:	2301      	movne	r3, #1
 8010608:	2300      	moveq	r3, #0
 801060a:	b2db      	uxtb	r3, r3
 801060c:	461a      	mov	r2, r3
 801060e:	7cfb      	ldrb	r3, [r7, #19]
 8010610:	0112      	lsls	r2, r2, #4
 8010612:	4413      	add	r3, r2
 8010614:	3348      	adds	r3, #72	@ 0x48
 8010616:	015b      	lsls	r3, r3, #5
 8010618:	697a      	ldr	r2, [r7, #20]
 801061a:	4413      	add	r3, r2
 801061c:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	601a      	str	r2, [r3, #0]
}
 8010636:	bf00      	nop
 8010638:	371c      	adds	r7, #28
 801063a:	46bd      	mov	sp, r7
 801063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010640:	4770      	bx	lr
 8010642:	bf00      	nop
 8010644:	08013b5c 	.word	0x08013b5c

08010648 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8010648:	b580      	push	{r7, lr}
 801064a:	b090      	sub	sp, #64	@ 0x40
 801064c:	af00      	add	r7, sp, #0
 801064e:	4603      	mov	r3, r0
 8010650:	71fb      	strb	r3, [r7, #7]
 8010652:	79fb      	ldrb	r3, [r7, #7]
 8010654:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010658:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801065c:	2b00      	cmp	r3, #0
 801065e:	d002      	beq.n	8010666 <handle_bus_reset+0x1e>
    rhport = 0;
 8010660:	2300      	movs	r3, #0
 8010662:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010666:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801066a:	4a75      	ldr	r2, [pc, #468]	@ (8010840 <handle_bus_reset+0x1f8>)
 801066c:	011b      	lsls	r3, r3, #4
 801066e:	4413      	add	r3, r2
 8010670:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8010672:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801067a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801067c:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 801067e:	7a7b      	ldrb	r3, [r7, #9]
 8010680:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8010684:	b2db      	uxtb	r3, r3
 8010686:	3301      	adds	r3, #1
 8010688:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 801068a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 801068e:	2280      	movs	r2, #128	@ 0x80
 8010690:	2100      	movs	r1, #0
 8010692:	486c      	ldr	r0, [pc, #432]	@ (8010844 <handle_bus_reset+0x1fc>)
 8010694:	f002 f914 	bl	80128c0 <memset>

  _dcd_data.sof_en = false;
 8010698:	4b6b      	ldr	r3, [pc, #428]	@ (8010848 <handle_bus_reset+0x200>)
 801069a:	2200      	movs	r2, #0
 801069c:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 801069e:	4b6a      	ldr	r3, [pc, #424]	@ (8010848 <handle_bus_reset+0x200>)
 80106a0:	2200      	movs	r2, #0
 80106a2:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 80106a4:	2300      	movs	r3, #0
 80106a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80106aa:	e014      	b.n	80106d6 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 80106ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80106b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80106b2:	3358      	adds	r3, #88	@ 0x58
 80106b4:	015b      	lsls	r3, r3, #5
 80106b6:	4413      	add	r3, r2
 80106b8:	681a      	ldr	r2, [r3, #0]
 80106ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80106be:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80106c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80106c4:	3358      	adds	r3, #88	@ 0x58
 80106c6:	015b      	lsls	r3, r3, #5
 80106c8:	440b      	add	r3, r1
 80106ca:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 80106cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80106d0:	3301      	adds	r3, #1
 80106d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80106d6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80106da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80106de:	429a      	cmp	r2, r3
 80106e0:	d3e4      	bcc.n	80106ac <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 80106e2:	2300      	movs	r3, #0
 80106e4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80106e8:	e019      	b.n	801071e <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 80106ea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80106ee:	3348      	adds	r3, #72	@ 0x48
 80106f0:	015b      	lsls	r3, r3, #5
 80106f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80106f4:	4413      	add	r3, r2
 80106f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80106f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106fa:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 80106fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	0fdb      	lsrs	r3, r3, #31
 8010702:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8010704:	2b00      	cmp	r3, #0
 8010706:	d005      	beq.n	8010714 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8010708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8010710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010712:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8010714:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8010718:	3301      	adds	r3, #1
 801071a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 801071e:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8010722:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010726:	429a      	cmp	r2, r3
 8010728:	d3df      	bcc.n	80106ea <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 801072a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801072c:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8010730:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8010734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010736:	2209      	movs	r2, #9
 8010738:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 801073c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801073e:	2209      	movs	r2, #9
 8010740:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8010744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010746:	61fb      	str	r3, [r7, #28]
 8010748:	2310      	movs	r3, #16
 801074a:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 801074c:	7efb      	ldrb	r3, [r7, #27]
 801074e:	019b      	lsls	r3, r3, #6
 8010750:	f043 0220 	orr.w	r2, r3, #32
 8010754:	69fb      	ldr	r3, [r7, #28]
 8010756:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8010758:	bf00      	nop
 801075a:	69fb      	ldr	r3, [r7, #28]
 801075c:	691b      	ldr	r3, [r3, #16]
 801075e:	f003 0320 	and.w	r3, r3, #32
 8010762:	2b00      	cmp	r3, #0
 8010764:	d1f9      	bne.n	801075a <handle_bus_reset+0x112>
}
 8010766:	bf00      	nop
 8010768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801076a:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 801076c:	6a3b      	ldr	r3, [r7, #32]
 801076e:	2210      	movs	r2, #16
 8010770:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8010772:	bf00      	nop
 8010774:	6a3b      	ldr	r3, [r7, #32]
 8010776:	691b      	ldr	r3, [r3, #16]
 8010778:	f003 0310 	and.w	r3, r3, #16
 801077c:	2b00      	cmp	r3, #0
 801077e:	d1f9      	bne.n	8010774 <handle_bus_reset+0x12c>
}
 8010780:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 8010782:	79fb      	ldrb	r3, [r7, #7]
 8010784:	4618      	mov	r0, r3
 8010786:	f7ff f851 	bl	800f82c <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 801078a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801078c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8010790:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 8010792:	8a3b      	ldrh	r3, [r7, #16]
 8010794:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8010798:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 801079a:	693a      	ldr	r2, [r7, #16]
 801079c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801079e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 80107a2:	2300      	movs	r3, #0
 80107a4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 80107a8:	2300      	movs	r3, #0
 80107aa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80107ae:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 80107b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107b2:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 80107b6:	f023 0203 	bic.w	r2, r3, #3
 80107ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107bc:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 80107c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107c2:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 80107c6:	f023 0203 	bic.w	r2, r3, #3
 80107ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107cc:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 80107d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107d2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80107d6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80107da:	431a      	orrs	r2, r3
 80107dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107de:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 80107e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80107e8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80107ec:	431a      	orrs	r2, r3
 80107ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107f0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 80107f4:	4b13      	ldr	r3, [pc, #76]	@ (8010844 <handle_bus_reset+0x1fc>)
 80107f6:	2240      	movs	r2, #64	@ 0x40
 80107f8:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 80107fa:	4b12      	ldr	r3, [pc, #72]	@ (8010844 <handle_bus_reset+0x1fc>)
 80107fc:	2240      	movs	r2, #64	@ 0x40
 80107fe:	835a      	strh	r2, [r3, #26]
 8010800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010802:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010808:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 801080a:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 801080c:	2b00      	cmp	r3, #0
 801080e:	d004      	beq.n	801081a <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 8010810:	79fb      	ldrb	r3, [r7, #7]
 8010812:	4618      	mov	r0, r3
 8010814:	f7fe feea 	bl	800f5ec <dma_setup_prepare>
 8010818:	e007      	b.n	801082a <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 801081a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801081c:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8010820:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8010824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010826:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 801082a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801082c:	699b      	ldr	r3, [r3, #24]
 801082e:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 8010832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010834:	619a      	str	r2, [r3, #24]
}
 8010836:	bf00      	nop
 8010838:	3740      	adds	r7, #64	@ 0x40
 801083a:	46bd      	mov	sp, r7
 801083c:	bd80      	pop	{r7, pc}
 801083e:	bf00      	nop
 8010840:	08013b5c 	.word	0x08013b5c
 8010844:	2000a118 	.word	0x2000a118
 8010848:	2000a198 	.word	0x2000a198

0801084c <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 801084c:	b580      	push	{r7, lr}
 801084e:	b08a      	sub	sp, #40	@ 0x28
 8010850:	af00      	add	r7, sp, #0
 8010852:	4603      	mov	r3, r0
 8010854:	71fb      	strb	r3, [r7, #7]
 8010856:	79fb      	ldrb	r3, [r7, #7]
 8010858:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801085a:	7ffb      	ldrb	r3, [r7, #31]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d001      	beq.n	8010864 <handle_enum_done+0x18>
    rhport = 0;
 8010860:	2300      	movs	r3, #0
 8010862:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010864:	7ffb      	ldrb	r3, [r7, #31]
 8010866:	4a1b      	ldr	r2, [pc, #108]	@ (80108d4 <handle_enum_done+0x88>)
 8010868:	011b      	lsls	r3, r3, #4
 801086a:	4413      	add	r3, r2
 801086c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 801086e:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8010870:	6a3b      	ldr	r3, [r7, #32]
 8010872:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8010876:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 8010878:	7e3b      	ldrb	r3, [r7, #24]
 801087a:	f3c3 0341 	ubfx	r3, r3, #1, #2
 801087e:	b2db      	uxtb	r3, r3
 8010880:	2b00      	cmp	r3, #0
 8010882:	d002      	beq.n	801088a <handle_enum_done+0x3e>
 8010884:	2b02      	cmp	r3, #2
 8010886:	d004      	beq.n	8010892 <handle_enum_done+0x46>
 8010888:	e007      	b.n	801089a <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 801088a:	2302      	movs	r3, #2
 801088c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8010890:	e007      	b.n	80108a2 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 8010892:	2301      	movs	r3, #1
 8010894:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8010898:	e003      	b.n	80108a2 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 801089a:	2300      	movs	r3, #0
 801089c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80108a0:	bf00      	nop
 80108a2:	79fb      	ldrb	r3, [r7, #7]
 80108a4:	77bb      	strb	r3, [r7, #30]
 80108a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80108aa:	777b      	strb	r3, [r7, #29]
 80108ac:	2301      	movs	r3, #1
 80108ae:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 80108b0:	7fbb      	ldrb	r3, [r7, #30]
 80108b2:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 80108b4:	2301      	movs	r3, #1
 80108b6:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 80108b8:	7f7b      	ldrb	r3, [r7, #29]
 80108ba:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 80108bc:	7f3a      	ldrb	r2, [r7, #28]
 80108be:	f107 030c 	add.w	r3, r7, #12
 80108c2:	4611      	mov	r1, r2
 80108c4:	4618      	mov	r0, r3
 80108c6:	f7fd fe61 	bl	800e58c <dcd_event_handler>
}
 80108ca:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 80108cc:	bf00      	nop
 80108ce:	3728      	adds	r7, #40	@ 0x28
 80108d0:	46bd      	mov	sp, r7
 80108d2:	bd80      	pop	{r7, pc}
 80108d4:	08013b5c 	.word	0x08013b5c

080108d8 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 80108d8:	b580      	push	{r7, lr}
 80108da:	b08c      	sub	sp, #48	@ 0x30
 80108dc:	af00      	add	r7, sp, #0
 80108de:	4603      	mov	r3, r0
 80108e0:	71fb      	strb	r3, [r7, #7]
 80108e2:	79fb      	ldrb	r3, [r7, #7]
 80108e4:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80108e6:	7cfb      	ldrb	r3, [r7, #19]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d001      	beq.n	80108f0 <handle_rxflvl_irq+0x18>
    rhport = 0;
 80108ec:	2300      	movs	r3, #0
 80108ee:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80108f0:	7cfb      	ldrb	r3, [r7, #19]
 80108f2:	4a45      	ldr	r2, [pc, #276]	@ (8010a08 <handle_rxflvl_irq+0x130>)
 80108f4:	011b      	lsls	r3, r3, #4
 80108f6:	4413      	add	r3, r2
 80108f8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80108fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 80108fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010902:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8010904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010906:	6a1b      	ldr	r3, [r3, #32]
 8010908:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 801090a:	7b3b      	ldrb	r3, [r7, #12]
 801090c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8010910:	b2db      	uxtb	r3, r3
 8010912:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 8010916:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801091a:	3358      	adds	r3, #88	@ 0x58
 801091c:	015b      	lsls	r3, r3, #5
 801091e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010920:	4413      	add	r3, r2
 8010922:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8010924:	7bbb      	ldrb	r3, [r7, #14]
 8010926:	f3c3 0343 	ubfx	r3, r3, #1, #4
 801092a:	b2db      	uxtb	r3, r3
 801092c:	3b01      	subs	r3, #1
 801092e:	2b05      	cmp	r3, #5
 8010930:	d862      	bhi.n	80109f8 <handle_rxflvl_irq+0x120>
 8010932:	a201      	add	r2, pc, #4	@ (adr r2, 8010938 <handle_rxflvl_irq+0x60>)
 8010934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010938:	080109f9 	.word	0x080109f9
 801093c:	08010977 	.word	0x08010977
 8010940:	080109f9 	.word	0x080109f9
 8010944:	08010969 	.word	0x08010969
 8010948:	080109f9 	.word	0x080109f9
 801094c:	08010951 	.word	0x08010951
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 8010950:	4b2e      	ldr	r3, [pc, #184]	@ (8010a0c <handle_rxflvl_irq+0x134>)
 8010952:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8010954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010956:	681a      	ldr	r2, [r3, #0]
 8010958:	69fb      	ldr	r3, [r7, #28]
 801095a:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 801095c:	69fb      	ldr	r3, [r7, #28]
 801095e:	3304      	adds	r3, #4
 8010960:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010962:	6812      	ldr	r2, [r2, #0]
 8010964:	601a      	str	r2, [r3, #0]
      break;
 8010966:	e04a      	b.n	80109fe <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8010968:	6a3b      	ldr	r3, [r7, #32]
 801096a:	691b      	ldr	r3, [r3, #16]
 801096c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8010970:	6a3b      	ldr	r3, [r7, #32]
 8010972:	611a      	str	r2, [r3, #16]
      break;
 8010974:	e043      	b.n	80109fe <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 8010976:	89bb      	ldrh	r3, [r7, #12]
 8010978:	f3c3 130a 	ubfx	r3, r3, #4, #11
 801097c:	b29b      	uxth	r3, r3
 801097e:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8010980:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010984:	015b      	lsls	r3, r3, #5
 8010986:	4a22      	ldr	r2, [pc, #136]	@ (8010a10 <handle_rxflvl_irq+0x138>)
 8010988:	4413      	add	r3, r2
 801098a:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 801098c:	8b7b      	ldrh	r3, [r7, #26]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d018      	beq.n	80109c4 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 8010992:	697b      	ldr	r3, [r7, #20]
 8010994:	685b      	ldr	r3, [r3, #4]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d007      	beq.n	80109aa <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 801099a:	697b      	ldr	r3, [r7, #20]
 801099c:	6858      	ldr	r0, [r3, #4]
 801099e:	8b7a      	ldrh	r2, [r7, #26]
 80109a0:	2301      	movs	r3, #1
 80109a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80109a4:	f7fc fa1e 	bl	800cde4 <tu_fifo_write_n_access_mode>
 80109a8:	e00c      	b.n	80109c4 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 80109aa:	697b      	ldr	r3, [r7, #20]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	8b7a      	ldrh	r2, [r7, #26]
 80109b0:	4619      	mov	r1, r3
 80109b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80109b4:	f000 fe66 	bl	8011684 <dfifo_read_packet>
          xfer->buffer += byte_count;
 80109b8:	697b      	ldr	r3, [r7, #20]
 80109ba:	681a      	ldr	r2, [r3, #0]
 80109bc:	8b7b      	ldrh	r3, [r7, #26]
 80109be:	441a      	add	r2, r3
 80109c0:	697b      	ldr	r3, [r7, #20]
 80109c2:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 80109c4:	697b      	ldr	r3, [r7, #20]
 80109c6:	895b      	ldrh	r3, [r3, #10]
 80109c8:	8b7a      	ldrh	r2, [r7, #26]
 80109ca:	429a      	cmp	r2, r3
 80109cc:	d216      	bcs.n	80109fc <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 80109ce:	6a3b      	ldr	r3, [r7, #32]
 80109d0:	691b      	ldr	r3, [r3, #16]
 80109d2:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 80109d4:	697b      	ldr	r3, [r7, #20]
 80109d6:	891a      	ldrh	r2, [r3, #8]
 80109d8:	68bb      	ldr	r3, [r7, #8]
 80109da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80109de:	b29b      	uxth	r3, r3
 80109e0:	1ad3      	subs	r3, r2, r3
 80109e2:	b29a      	uxth	r2, r3
 80109e4:	697b      	ldr	r3, [r7, #20]
 80109e6:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 80109e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d105      	bne.n	80109fc <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 80109f0:	4b08      	ldr	r3, [pc, #32]	@ (8010a14 <handle_rxflvl_irq+0x13c>)
 80109f2:	2200      	movs	r2, #0
 80109f4:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 80109f6:	e001      	b.n	80109fc <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 80109f8:	bf00      	nop
 80109fa:	e000      	b.n	80109fe <handle_rxflvl_irq+0x126>
      break;
 80109fc:	bf00      	nop
  }
}
 80109fe:	bf00      	nop
 8010a00:	3730      	adds	r7, #48	@ 0x30
 8010a02:	46bd      	mov	sp, r7
 8010a04:	bd80      	pop	{r7, pc}
 8010a06:	bf00      	nop
 8010a08:	08013b5c 	.word	0x08013b5c
 8010a0c:	2000a1a0 	.word	0x2000a1a0
 8010a10:	2000a118 	.word	0x2000a118
 8010a14:	2000a198 	.word	0x2000a198

08010a18 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	b090      	sub	sp, #64	@ 0x40
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	4603      	mov	r3, r0
 8010a20:	603a      	str	r2, [r7, #0]
 8010a22:	71fb      	strb	r3, [r7, #7]
 8010a24:	460b      	mov	r3, r1
 8010a26:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8010a28:	783b      	ldrb	r3, [r7, #0]
 8010a2a:	f003 0308 	and.w	r3, r3, #8
 8010a2e:	b2db      	uxtb	r3, r3
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d03d      	beq.n	8010ab0 <handle_epout_slave+0x98>
 8010a34:	79fb      	ldrb	r3, [r7, #7]
 8010a36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010a3a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d002      	beq.n	8010a48 <handle_epout_slave+0x30>
    rhport = 0;
 8010a42:	2300      	movs	r3, #0
 8010a44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010a48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010a4c:	4a3f      	ldr	r2, [pc, #252]	@ (8010b4c <handle_epout_slave+0x134>)
 8010a4e:	011b      	lsls	r3, r3, #4
 8010a50:	4413      	add	r3, r2
 8010a52:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8010a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a58:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a5c:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 8010a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	0fdb      	lsrs	r3, r3, #31
 8010a64:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d005      	beq.n	8010a76 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 8010a6a:	79fb      	ldrb	r3, [r7, #7]
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	2180      	movs	r1, #128	@ 0x80
 8010a70:	4618      	mov	r0, r3
 8010a72:	f7fe ffe7 	bl	800fa44 <edpt_disable>
 8010a76:	79fb      	ldrb	r3, [r7, #7]
 8010a78:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8010a7c:	4b34      	ldr	r3, [pc, #208]	@ (8010b50 <handle_epout_slave+0x138>)
 8010a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010a80:	2301      	movs	r3, #1
 8010a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 8010a86:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010a8a:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 8010a8c:	2306      	movs	r3, #6
 8010a8e:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8010a90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a92:	f107 0318 	add.w	r3, r7, #24
 8010a96:	6810      	ldr	r0, [r2, #0]
 8010a98:	6851      	ldr	r1, [r2, #4]
 8010a9a:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 8010a9c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8010aa0:	f107 0314 	add.w	r3, r7, #20
 8010aa4:	4611      	mov	r1, r2
 8010aa6:	4618      	mov	r0, r3
 8010aa8:	f7fd fd70 	bl	800e58c <dcd_event_handler>
}
 8010aac:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 8010aae:	e04a      	b.n	8010b46 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 8010ab0:	783b      	ldrb	r3, [r7, #0]
 8010ab2:	f003 0301 	and.w	r3, r3, #1
 8010ab6:	b2db      	uxtb	r3, r3
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d044      	beq.n	8010b46 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 8010abc:	783b      	ldrb	r3, [r7, #0]
 8010abe:	f003 0320 	and.w	r3, r3, #32
 8010ac2:	b2db      	uxtb	r3, r3
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d13e      	bne.n	8010b46 <handle_epout_slave+0x12e>
 8010ac8:	787b      	ldrb	r3, [r7, #1]
 8010aca:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010ace:	b2db      	uxtb	r3, r3
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d138      	bne.n	8010b46 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8010ad4:	79bb      	ldrb	r3, [r7, #6]
 8010ad6:	015b      	lsls	r3, r3, #5
 8010ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8010b54 <handle_epout_slave+0x13c>)
 8010ada:	4413      	add	r3, r2
 8010adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 8010ade:	79bb      	ldrb	r3, [r7, #6]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d10a      	bne.n	8010afa <handle_epout_slave+0xe2>
 8010ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8010b58 <handle_epout_slave+0x140>)
 8010ae6:	881b      	ldrh	r3, [r3, #0]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d006      	beq.n	8010afa <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8010aec:	79b9      	ldrb	r1, [r7, #6]
 8010aee:	79fb      	ldrb	r3, [r7, #7]
 8010af0:	2200      	movs	r2, #0
 8010af2:	4618      	mov	r0, r3
 8010af4:	f7ff f8fc 	bl	800fcf0 <edpt_schedule_packets>
 8010af8:	e025      	b.n	8010b46 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8010afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010afc:	891b      	ldrh	r3, [r3, #8]
 8010afe:	461a      	mov	r2, r3
 8010b00:	79fb      	ldrb	r3, [r7, #7]
 8010b02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010b06:	79bb      	ldrb	r3, [r7, #6]
 8010b08:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8010b0c:	627a      	str	r2, [r7, #36]	@ 0x24
 8010b0e:	2300      	movs	r3, #0
 8010b10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010b14:	2301      	movs	r3, #1
 8010b16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8010b1a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010b1e:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010b20:	2307      	movs	r3, #7
 8010b22:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8010b24:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010b28:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8010b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b2c:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8010b2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010b32:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8010b34:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8010b38:	f107 0308 	add.w	r3, r7, #8
 8010b3c:	4611      	mov	r1, r2
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7fd fd24 	bl	800e58c <dcd_event_handler>
}
 8010b44:	bf00      	nop
      }
    }
  }
}
 8010b46:	3740      	adds	r7, #64	@ 0x40
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	bd80      	pop	{r7, pc}
 8010b4c:	08013b5c 	.word	0x08013b5c
 8010b50:	2000a1a0 	.word	0x2000a1a0
 8010b54:	2000a118 	.word	0x2000a118
 8010b58:	2000a198 	.word	0x2000a198

08010b5c <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b08e      	sub	sp, #56	@ 0x38
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	4603      	mov	r3, r0
 8010b64:	603a      	str	r2, [r7, #0]
 8010b66:	71fb      	strb	r3, [r7, #7]
 8010b68:	460b      	mov	r3, r1
 8010b6a:	71bb      	strb	r3, [r7, #6]
 8010b6c:	79fb      	ldrb	r3, [r7, #7]
 8010b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010b72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d002      	beq.n	8010b80 <handle_epin_slave+0x24>
    rhport = 0;
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010b80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010b84:	4a42      	ldr	r2, [pc, #264]	@ (8010c90 <handle_epin_slave+0x134>)
 8010b86:	011b      	lsls	r3, r3, #4
 8010b88:	4413      	add	r3, r2
 8010b8a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010b8c:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 8010b8e:	79bb      	ldrb	r3, [r7, #6]
 8010b90:	3348      	adds	r3, #72	@ 0x48
 8010b92:	015b      	lsls	r3, r3, #5
 8010b94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010b96:	4413      	add	r3, r2
 8010b98:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8010b9a:	79bb      	ldrb	r3, [r7, #6]
 8010b9c:	015b      	lsls	r3, r3, #5
 8010b9e:	3310      	adds	r3, #16
 8010ba0:	4a3c      	ldr	r2, [pc, #240]	@ (8010c94 <handle_epin_slave+0x138>)
 8010ba2:	4413      	add	r3, r2
 8010ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 8010ba6:	783b      	ldrb	r3, [r7, #0]
 8010ba8:	f003 0301 	and.w	r3, r3, #1
 8010bac:	b2db      	uxtb	r3, r3
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d037      	beq.n	8010c22 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 8010bb2:	79bb      	ldrb	r3, [r7, #6]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d10a      	bne.n	8010bce <handle_epin_slave+0x72>
 8010bb8:	4b37      	ldr	r3, [pc, #220]	@ (8010c98 <handle_epin_slave+0x13c>)
 8010bba:	885b      	ldrh	r3, [r3, #2]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d006      	beq.n	8010bce <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 8010bc0:	79b9      	ldrb	r1, [r7, #6]
 8010bc2:	79fb      	ldrb	r3, [r7, #7]
 8010bc4:	2201      	movs	r2, #1
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	f7ff f892 	bl	800fcf0 <edpt_schedule_packets>
 8010bcc:	e029      	b.n	8010c22 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8010bce:	79bb      	ldrb	r3, [r7, #6]
 8010bd0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010bd4:	b2d9      	uxtb	r1, r3
 8010bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bd8:	891b      	ldrh	r3, [r3, #8]
 8010bda:	461a      	mov	r2, r3
 8010bdc:	79fb      	ldrb	r3, [r7, #7]
 8010bde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010be2:	460b      	mov	r3, r1
 8010be4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8010be8:	627a      	str	r2, [r7, #36]	@ 0x24
 8010bea:	2300      	movs	r3, #0
 8010bec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8010bf6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010bfa:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010bfc:	2307      	movs	r3, #7
 8010bfe:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8010c00:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010c04:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8010c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c08:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8010c0a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010c0e:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8010c10:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8010c14:	f107 030c 	add.w	r3, r7, #12
 8010c18:	4611      	mov	r1, r2
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	f7fd fcb6 	bl	800e58c <dcd_event_handler>
}
 8010c20:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 8010c22:	783b      	ldrb	r3, [r7, #0]
 8010c24:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010c28:	b2db      	uxtb	r3, r3
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d02c      	beq.n	8010c88 <handle_epin_slave+0x12c>
 8010c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c30:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8010c34:	61fb      	str	r3, [r7, #28]
 8010c36:	79bb      	ldrb	r3, [r7, #6]
 8010c38:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8010c3a:	7efb      	ldrb	r3, [r7, #27]
 8010c3c:	69fa      	ldr	r2, [r7, #28]
 8010c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8010c42:	f003 0301 	and.w	r3, r3, #1
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	bf14      	ite	ne
 8010c4a:	2301      	movne	r3, #1
 8010c4c:	2300      	moveq	r3, #0
 8010c4e:	b2db      	uxtb	r3, r3
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d019      	beq.n	8010c88 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 8010c54:	79ba      	ldrb	r2, [r7, #6]
 8010c56:	79fb      	ldrb	r3, [r7, #7]
 8010c58:	4611      	mov	r1, r2
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f7fe ffc2 	bl	800fbe4 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8010c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c62:	691b      	ldr	r3, [r3, #16]
 8010c64:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 8010c66:	68bb      	ldr	r3, [r7, #8]
 8010c68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d10b      	bne.n	8010c88 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 8010c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c72:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8010c76:	79bb      	ldrb	r3, [r7, #6]
 8010c78:	2101      	movs	r1, #1
 8010c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8010c7e:	43db      	mvns	r3, r3
 8010c80:	401a      	ands	r2, r3
 8010c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c84:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 8010c88:	bf00      	nop
 8010c8a:	3738      	adds	r7, #56	@ 0x38
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	bd80      	pop	{r7, pc}
 8010c90:	08013b5c 	.word	0x08013b5c
 8010c94:	2000a118 	.word	0x2000a118
 8010c98:	2000a198 	.word	0x2000a198

08010c9c <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b090      	sub	sp, #64	@ 0x40
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	4603      	mov	r3, r0
 8010ca4:	460a      	mov	r2, r1
 8010ca6:	71fb      	strb	r3, [r7, #7]
 8010ca8:	4613      	mov	r3, r2
 8010caa:	71bb      	strb	r3, [r7, #6]
 8010cac:	79fb      	ldrb	r3, [r7, #7]
 8010cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010cb2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d002      	beq.n	8010cc0 <handle_ep_irq+0x24>
    rhport = 0;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010cc0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010cc4:	4a3e      	ldr	r2, [pc, #248]	@ (8010dc0 <handle_ep_irq+0x124>)
 8010cc6:	011b      	lsls	r3, r3, #4
 8010cc8:	4413      	add	r3, r2
 8010cca:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010cd6:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8010cd8:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 8010cda:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ce6:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 8010ce8:	7c7b      	ldrb	r3, [r7, #17]
 8010cea:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8010cee:	b2db      	uxtb	r3, r3
 8010cf0:	3301      	adds	r3, #1
 8010cf2:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8010cf4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 8010cf8:	79bb      	ldrb	r3, [r7, #6]
 8010cfa:	2b01      	cmp	r3, #1
 8010cfc:	d101      	bne.n	8010d02 <handle_ep_irq+0x66>
 8010cfe:	2300      	movs	r3, #0
 8010d00:	e000      	b.n	8010d04 <handle_ep_irq+0x68>
 8010d02:	2310      	movs	r3, #16
 8010d04:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 8010d08:	79bb      	ldrb	r3, [r7, #6]
 8010d0a:	2b01      	cmp	r3, #1
 8010d0c:	bf14      	ite	ne
 8010d0e:	2301      	movne	r3, #1
 8010d10:	2300      	moveq	r3, #0
 8010d12:	b2db      	uxtb	r3, r3
 8010d14:	025b      	lsls	r3, r3, #9
 8010d16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010d1c:	4413      	add	r3, r2
 8010d1e:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010d20:	2300      	movs	r3, #0
 8010d22:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010d26:	e03f      	b.n	8010da8 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8010d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d2a:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 8010d2e:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8010d32:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010d36:	440a      	add	r2, r1
 8010d38:	b2d2      	uxtb	r2, r2
 8010d3a:	61fb      	str	r3, [r7, #28]
 8010d3c:	4613      	mov	r3, r2
 8010d3e:	76fb      	strb	r3, [r7, #27]
 8010d40:	7efb      	ldrb	r3, [r7, #27]
 8010d42:	69fa      	ldr	r2, [r7, #28]
 8010d44:	fa22 f303 	lsr.w	r3, r2, r3
 8010d48:	f003 0301 	and.w	r3, r3, #1
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	bf14      	ite	ne
 8010d50:	2301      	movne	r3, #1
 8010d52:	2300      	moveq	r3, #0
 8010d54:	b2db      	uxtb	r3, r3
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d021      	beq.n	8010d9e <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 8010d5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010d5e:	015b      	lsls	r3, r3, #5
 8010d60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d62:	4413      	add	r3, r2
 8010d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 8010d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d68:	689b      	ldr	r3, [r3, #8]
 8010d6a:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 8010d6c:	68fa      	ldr	r2, [r7, #12]
 8010d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d70:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 8010d72:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d111      	bne.n	8010d9e <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 8010d7a:	79bb      	ldrb	r3, [r7, #6]
 8010d7c:	2b01      	cmp	r3, #1
 8010d7e:	d107      	bne.n	8010d90 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 8010d80:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010d84:	79fb      	ldrb	r3, [r7, #7]
 8010d86:	68fa      	ldr	r2, [r7, #12]
 8010d88:	4618      	mov	r0, r3
 8010d8a:	f7ff fee7 	bl	8010b5c <handle_epin_slave>
 8010d8e:	e006      	b.n	8010d9e <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 8010d90:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010d94:	79fb      	ldrb	r3, [r7, #7]
 8010d96:	68fa      	ldr	r2, [r7, #12]
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f7ff fe3d 	bl	8010a18 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010d9e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010da2:	3301      	adds	r3, #1
 8010da4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010da8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010dac:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010db0:	429a      	cmp	r2, r3
 8010db2:	d3b9      	bcc.n	8010d28 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 8010db4:	bf00      	nop
 8010db6:	bf00      	nop
 8010db8:	3740      	adds	r7, #64	@ 0x40
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd80      	pop	{r7, pc}
 8010dbe:	bf00      	nop
 8010dc0:	08013b5c 	.word	0x08013b5c

08010dc4 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b096      	sub	sp, #88	@ 0x58
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	4603      	mov	r3, r0
 8010dcc:	71fb      	strb	r3, [r7, #7]
 8010dce:	79fb      	ldrb	r3, [r7, #7]
 8010dd0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010dd4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d002      	beq.n	8010de2 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010de2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010de6:	4a64      	ldr	r2, [pc, #400]	@ (8010f78 <handle_incomplete_iso_in+0x1b4>)
 8010de8:	011b      	lsls	r3, r3, #4
 8010dea:	4413      	add	r3, r2
 8010dec:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 8010dee:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 8010df0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010df2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8010df6:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 8010df8:	6a3b      	ldr	r3, [r7, #32]
 8010dfa:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8010dfe:	b29b      	uxth	r3, r3
 8010e00:	f003 0301 	and.w	r3, r3, #1
 8010e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010e06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010e0e:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 8010e10:	7f7b      	ldrb	r3, [r7, #29]
 8010e12:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8010e16:	b2db      	uxtb	r3, r3
 8010e18:	3301      	adds	r3, #1
 8010e1a:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8010e1c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010e20:	2300      	movs	r3, #0
 8010e22:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8010e26:	e09a      	b.n	8010f5e <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8010e28:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010e2c:	3348      	adds	r3, #72	@ 0x48
 8010e2e:	015b      	lsls	r3, r3, #5
 8010e30:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010e32:	4413      	add	r3, r2
 8010e34:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 8010e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8010e3c:	7efb      	ldrb	r3, [r7, #27]
 8010e3e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010e42:	b2db      	uxtb	r3, r3
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	f000 8085 	beq.w	8010f54 <handle_incomplete_iso_in+0x190>
 8010e4a:	7ebb      	ldrb	r3, [r7, #26]
 8010e4c:	f003 030c 	and.w	r3, r3, #12
 8010e50:	b2db      	uxtb	r3, r3
 8010e52:	2b04      	cmp	r3, #4
 8010e54:	d17e      	bne.n	8010f54 <handle_incomplete_iso_in+0x190>
 8010e56:	7ebb      	ldrb	r3, [r7, #26]
 8010e58:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010e5c:	b2db      	uxtb	r3, r3
 8010e5e:	461a      	mov	r2, r3
 8010e60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e62:	4293      	cmp	r3, r2
 8010e64:	d176      	bne.n	8010f54 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8010e66:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010e6a:	015b      	lsls	r3, r3, #5
 8010e6c:	3310      	adds	r3, #16
 8010e6e:	4a43      	ldr	r2, [pc, #268]	@ (8010f7c <handle_incomplete_iso_in+0x1b8>)
 8010e70:	4413      	add	r3, r2
 8010e72:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 8010e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e76:	7b5b      	ldrb	r3, [r3, #13]
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d038      	beq.n	8010eee <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 8010e7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e7e:	7b5b      	ldrb	r3, [r3, #13]
 8010e80:	3b01      	subs	r3, #1
 8010e82:	b2da      	uxtb	r2, r3
 8010e84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e86:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 8010e88:	2300      	movs	r3, #0
 8010e8a:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 8010e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e8e:	891b      	ldrh	r3, [r3, #8]
 8010e90:	461a      	mov	r2, r3
 8010e92:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8010e96:	68bb      	ldr	r3, [r7, #8]
 8010e98:	f362 0312 	bfi	r3, r2, #0, #19
 8010e9c:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 8010e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ea0:	891b      	ldrh	r3, [r3, #8]
 8010ea2:	461a      	mov	r2, r3
 8010ea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ea6:	895b      	ldrh	r3, [r3, #10]
 8010ea8:	637a      	str	r2, [r7, #52]	@ 0x34
 8010eaa:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8010eac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eb0:	4413      	add	r3, r2
 8010eb2:	1e5a      	subs	r2, r3, #1
 8010eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8010eba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010ebe:	b29a      	uxth	r2, r3
 8010ec0:	897b      	ldrh	r3, [r7, #10]
 8010ec2:	f362 03cc 	bfi	r3, r2, #3, #10
 8010ec6:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 8010ec8:	68ba      	ldr	r2, [r7, #8]
 8010eca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ecc:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 8010ece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d004      	beq.n	8010ede <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 8010ed4:	7efb      	ldrb	r3, [r7, #27]
 8010ed6:	f043 0310 	orr.w	r3, r3, #16
 8010eda:	76fb      	strb	r3, [r7, #27]
 8010edc:	e003      	b.n	8010ee6 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 8010ede:	7efb      	ldrb	r3, [r7, #27]
 8010ee0:	f043 0320 	orr.w	r3, r3, #32
 8010ee4:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 8010ee6:	69ba      	ldr	r2, [r7, #24]
 8010ee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010eea:	601a      	str	r2, [r3, #0]
 8010eec:	e032      	b.n	8010f54 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 8010eee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010ef2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010ef6:	b2d9      	uxtb	r1, r3
 8010ef8:	79fb      	ldrb	r3, [r7, #7]
 8010efa:	2200      	movs	r2, #0
 8010efc:	4618      	mov	r0, r3
 8010efe:	f7fe fda1 	bl	800fa44 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 8010f02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010f06:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010f0a:	b2da      	uxtb	r2, r3
 8010f0c:	79fb      	ldrb	r3, [r7, #7]
 8010f0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010f12:	4613      	mov	r3, r2
 8010f14:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8010f18:	2300      	movs	r3, #0
 8010f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010f1c:	2301      	movs	r3, #1
 8010f1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010f22:	2301      	movs	r3, #1
 8010f24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8010f28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010f2c:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010f2e:	2307      	movs	r3, #7
 8010f30:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8010f32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010f36:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8010f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f3a:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8010f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f40:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8010f42:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010f46:	f107 030c 	add.w	r3, r7, #12
 8010f4a:	4611      	mov	r1, r2
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	f7fd fb1d 	bl	800e58c <dcd_event_handler>
}
 8010f52:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010f54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010f58:	3301      	adds	r3, #1
 8010f5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8010f5e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8010f62:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010f66:	429a      	cmp	r2, r3
 8010f68:	f4ff af5e 	bcc.w	8010e28 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 8010f6c:	bf00      	nop
 8010f6e:	bf00      	nop
 8010f70:	3758      	adds	r7, #88	@ 0x58
 8010f72:	46bd      	mov	sp, r7
 8010f74:	bd80      	pop	{r7, pc}
 8010f76:	bf00      	nop
 8010f78:	08013b5c 	.word	0x08013b5c
 8010f7c:	2000a118 	.word	0x2000a118

08010f80 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b098      	sub	sp, #96	@ 0x60
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	4603      	mov	r3, r0
 8010f88:	71fb      	strb	r3, [r7, #7]
 8010f8a:	79fb      	ldrb	r3, [r7, #7]
 8010f8c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010f90:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d002      	beq.n	8010f9e <dcd_int_handler+0x1e>
    rhport = 0;
 8010f98:	2300      	movs	r3, #0
 8010f9a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010f9e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010fa2:	4a94      	ldr	r2, [pc, #592]	@ (80111f4 <dcd_int_handler+0x274>)
 8010fa4:	011b      	lsls	r3, r3, #4
 8010fa6:	4413      	add	r3, r2
 8010fa8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010faa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 8010fac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fae:	699b      	ldr	r3, [r3, #24]
 8010fb0:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 8010fb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fb4:	695b      	ldr	r3, [r3, #20]
 8010fb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010fb8:	4013      	ands	r3, r2
 8010fba:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 8010fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d00d      	beq.n	8010fe2 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 8010fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fc8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010fcc:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 8010fce:	2001      	movs	r0, #1
 8010fd0:	f7fd fdac 	bl	800eb2c <usbd_spin_lock>
    handle_bus_reset(rhport);
 8010fd4:	79fb      	ldrb	r3, [r7, #7]
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	f7ff fb36 	bl	8010648 <handle_bus_reset>
    usbd_spin_unlock(true);
 8010fdc:	2001      	movs	r0, #1
 8010fde:	f7fd fdc9 	bl	800eb74 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 8010fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fe4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d011      	beq.n	8011010 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 8010fec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8010ff2:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 8010ff4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ff6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010ffa:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8010ffc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ffe:	699b      	ldr	r3, [r3, #24]
 8011000:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8011004:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011006:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 8011008:	79fb      	ldrb	r3, [r7, #7]
 801100a:	4618      	mov	r0, r3
 801100c:	f7ff fc1e 	bl	801084c <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 8011010:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011012:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011016:	2b00      	cmp	r3, #0
 8011018:	d023      	beq.n	8011062 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 801101a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801101c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011020:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 8011022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011024:	699b      	ldr	r3, [r3, #24]
 8011026:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801102a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801102c:	619a      	str	r2, [r3, #24]
 801102e:	79fb      	ldrb	r3, [r7, #7]
 8011030:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8011034:	2304      	movs	r3, #4
 8011036:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 801103a:	2301      	movs	r3, #1
 801103c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 8011040:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8011044:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8011048:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 801104c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 8011050:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8011054:	f107 0320 	add.w	r3, r7, #32
 8011058:	4611      	mov	r1, r2
 801105a:	4618      	mov	r0, r3
 801105c:	f7fd fa96 	bl	800e58c <dcd_event_handler>
}
 8011060:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 8011062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011064:	2b00      	cmp	r3, #0
 8011066:	da23      	bge.n	80110b0 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8011068:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801106a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801106e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8011070:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011072:	699b      	ldr	r3, [r3, #24]
 8011074:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8011078:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801107a:	619a      	str	r2, [r3, #24]
 801107c:	79fb      	ldrb	r3, [r7, #7]
 801107e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8011082:	2305      	movs	r3, #5
 8011084:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8011088:	2301      	movs	r3, #1
 801108a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 801108e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011092:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 8011096:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801109a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 801109e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80110a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80110a6:	4611      	mov	r1, r2
 80110a8:	4618      	mov	r0, r3
 80110aa:	f7fd fa6f 	bl	800e58c <dcd_event_handler>
}
 80110ae:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 80110b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110b2:	f003 0304 	and.w	r3, r3, #4
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d022      	beq.n	8011100 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 80110ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80110bc:	685b      	ldr	r3, [r3, #4]
 80110be:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 80110c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110c2:	f003 0304 	and.w	r3, r3, #4
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d017      	beq.n	80110fa <dcd_int_handler+0x17a>
 80110ca:	79fb      	ldrb	r3, [r7, #7]
 80110cc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80110d0:	2302      	movs	r3, #2
 80110d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110d6:	2301      	movs	r3, #1
 80110d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 80110dc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80110e0:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 80110e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80110e6:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 80110e8:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80110ec:	f107 0314 	add.w	r3, r7, #20
 80110f0:	4611      	mov	r1, r2
 80110f2:	4618      	mov	r0, r3
 80110f4:	f7fd fa4a 	bl	800e58c <dcd_event_handler>
}
 80110f8:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 80110fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80110fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80110fe:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 8011100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011102:	f003 0308 	and.w	r3, r3, #8
 8011106:	2b00      	cmp	r3, #0
 8011108:	d034      	beq.n	8011174 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 801110a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801110c:	2208      	movs	r2, #8
 801110e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8011110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011112:	699b      	ldr	r3, [r3, #24]
 8011114:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8011118:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801111a:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 801111c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801111e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8011122:	0a1b      	lsrs	r3, r3, #8
 8011124:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011128:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 801112a:	4b33      	ldr	r3, [pc, #204]	@ (80111f8 <dcd_int_handler+0x278>)
 801112c:	79db      	ldrb	r3, [r3, #7]
 801112e:	f083 0301 	eor.w	r3, r3, #1
 8011132:	b2db      	uxtb	r3, r3
 8011134:	2b00      	cmp	r3, #0
 8011136:	d005      	beq.n	8011144 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8011138:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801113a:	699b      	ldr	r3, [r3, #24]
 801113c:	f023 0208 	bic.w	r2, r3, #8
 8011140:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011142:	619a      	str	r2, [r3, #24]
 8011144:	79fb      	ldrb	r3, [r7, #7]
 8011146:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 801114a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801114c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801114e:	2301      	movs	r3, #1
 8011150:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8011154:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8011158:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 801115a:	2303      	movs	r3, #3
 801115c:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 801115e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011160:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 8011162:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8011166:	f107 0308 	add.w	r3, r7, #8
 801116a:	4611      	mov	r1, r2
 801116c:	4618      	mov	r0, r3
 801116e:	f7fd fa0d 	bl	800e58c <dcd_event_handler>
}
 8011172:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 8011174:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011176:	f003 0310 	and.w	r3, r3, #16
 801117a:	2b00      	cmp	r3, #0
 801117c:	d015      	beq.n	80111aa <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 801117e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011180:	699b      	ldr	r3, [r3, #24]
 8011182:	f023 0210 	bic.w	r2, r3, #16
 8011186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011188:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 801118a:	79fb      	ldrb	r3, [r7, #7]
 801118c:	4618      	mov	r0, r3
 801118e:	f7ff fba3 	bl	80108d8 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 8011192:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011194:	695b      	ldr	r3, [r3, #20]
 8011196:	f003 0310 	and.w	r3, r3, #16
 801119a:	2b00      	cmp	r3, #0
 801119c:	d1f5      	bne.n	801118a <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 801119e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111a0:	699b      	ldr	r3, [r3, #24]
 80111a2:	f043 0210 	orr.w	r2, r3, #16
 80111a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111a8:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 80111aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d004      	beq.n	80111be <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 80111b4:	79fb      	ldrb	r3, [r7, #7]
 80111b6:	2100      	movs	r1, #0
 80111b8:	4618      	mov	r0, r3
 80111ba:	f7ff fd6f 	bl	8010c9c <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 80111be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d004      	beq.n	80111d2 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 80111c8:	79fb      	ldrb	r3, [r7, #7]
 80111ca:	2101      	movs	r1, #1
 80111cc:	4618      	mov	r0, r3
 80111ce:	f7ff fd65 	bl	8010c9c <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 80111d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d007      	beq.n	80111ec <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 80111dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80111e2:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 80111e4:	79fb      	ldrb	r3, [r7, #7]
 80111e6:	4618      	mov	r0, r3
 80111e8:	f7ff fdec 	bl	8010dc4 <handle_incomplete_iso_in>
  }
}
 80111ec:	bf00      	nop
 80111ee:	3760      	adds	r7, #96	@ 0x60
 80111f0:	46bd      	mov	sp, r7
 80111f2:	bd80      	pop	{r7, pc}
 80111f4:	08013b5c 	.word	0x08013b5c
 80111f8:	2000a198 	.word	0x2000a198

080111fc <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 80111fc:	b480      	push	{r7}
 80111fe:	b083      	sub	sp, #12
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
 8011204:	460b      	mov	r3, r1
 8011206:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8011208:	78fb      	ldrb	r3, [r7, #3]
 801120a:	2b00      	cmp	r3, #0
 801120c:	d106      	bne.n	801121c <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011212:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 801121a:	e005      	b.n	8011228 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011220:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8011228:	bf00      	nop
 801122a:	370c      	adds	r7, #12
 801122c:	46bd      	mov	sp, r7
 801122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011232:	4770      	bx	lr

08011234 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8011234:	b480      	push	{r7}
 8011236:	b085      	sub	sp, #20
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
 801123c:	460b      	mov	r3, r1
 801123e:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8011240:	78fb      	ldrb	r3, [r7, #3]
 8011242:	2b00      	cmp	r3, #0
 8011244:	d152      	bne.n	80112ec <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 8011246:	4b2c      	ldr	r3, [pc, #176]	@ (80112f8 <dwc2_phy_update+0xc4>)
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	4a2c      	ldr	r2, [pc, #176]	@ (80112fc <dwc2_phy_update+0xc8>)
 801124c:	4293      	cmp	r3, r2
 801124e:	d302      	bcc.n	8011256 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8011250:	2306      	movs	r3, #6
 8011252:	60fb      	str	r3, [r7, #12]
 8011254:	e041      	b.n	80112da <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8011256:	4b28      	ldr	r3, [pc, #160]	@ (80112f8 <dwc2_phy_update+0xc4>)
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	4a29      	ldr	r2, [pc, #164]	@ (8011300 <dwc2_phy_update+0xcc>)
 801125c:	4293      	cmp	r3, r2
 801125e:	d902      	bls.n	8011266 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8011260:	2307      	movs	r3, #7
 8011262:	60fb      	str	r3, [r7, #12]
 8011264:	e039      	b.n	80112da <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 8011266:	4b24      	ldr	r3, [pc, #144]	@ (80112f8 <dwc2_phy_update+0xc4>)
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	4a26      	ldr	r2, [pc, #152]	@ (8011304 <dwc2_phy_update+0xd0>)
 801126c:	4293      	cmp	r3, r2
 801126e:	d302      	bcc.n	8011276 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 8011270:	2308      	movs	r3, #8
 8011272:	60fb      	str	r3, [r7, #12]
 8011274:	e031      	b.n	80112da <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 8011276:	4b20      	ldr	r3, [pc, #128]	@ (80112f8 <dwc2_phy_update+0xc4>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	4a23      	ldr	r2, [pc, #140]	@ (8011308 <dwc2_phy_update+0xd4>)
 801127c:	4293      	cmp	r3, r2
 801127e:	d902      	bls.n	8011286 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 8011280:	2309      	movs	r3, #9
 8011282:	60fb      	str	r3, [r7, #12]
 8011284:	e029      	b.n	80112da <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 8011286:	4b1c      	ldr	r3, [pc, #112]	@ (80112f8 <dwc2_phy_update+0xc4>)
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	4a20      	ldr	r2, [pc, #128]	@ (801130c <dwc2_phy_update+0xd8>)
 801128c:	4293      	cmp	r3, r2
 801128e:	d902      	bls.n	8011296 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 8011290:	230a      	movs	r3, #10
 8011292:	60fb      	str	r3, [r7, #12]
 8011294:	e021      	b.n	80112da <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 8011296:	4b18      	ldr	r3, [pc, #96]	@ (80112f8 <dwc2_phy_update+0xc4>)
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	4a1d      	ldr	r2, [pc, #116]	@ (8011310 <dwc2_phy_update+0xdc>)
 801129c:	4293      	cmp	r3, r2
 801129e:	d902      	bls.n	80112a6 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80112a0:	230b      	movs	r3, #11
 80112a2:	60fb      	str	r3, [r7, #12]
 80112a4:	e019      	b.n	80112da <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 80112a6:	4b14      	ldr	r3, [pc, #80]	@ (80112f8 <dwc2_phy_update+0xc4>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	4a1a      	ldr	r2, [pc, #104]	@ (8011314 <dwc2_phy_update+0xe0>)
 80112ac:	4293      	cmp	r3, r2
 80112ae:	d302      	bcc.n	80112b6 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80112b0:	230c      	movs	r3, #12
 80112b2:	60fb      	str	r3, [r7, #12]
 80112b4:	e011      	b.n	80112da <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80112b6:	4b10      	ldr	r3, [pc, #64]	@ (80112f8 <dwc2_phy_update+0xc4>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	4a17      	ldr	r2, [pc, #92]	@ (8011318 <dwc2_phy_update+0xe4>)
 80112bc:	4293      	cmp	r3, r2
 80112be:	d302      	bcc.n	80112c6 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80112c0:	230d      	movs	r3, #13
 80112c2:	60fb      	str	r3, [r7, #12]
 80112c4:	e009      	b.n	80112da <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 80112c6:	4b0c      	ldr	r3, [pc, #48]	@ (80112f8 <dwc2_phy_update+0xc4>)
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	4a14      	ldr	r2, [pc, #80]	@ (801131c <dwc2_phy_update+0xe8>)
 80112cc:	4293      	cmp	r3, r2
 80112ce:	d302      	bcc.n	80112d6 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 80112d0:	230e      	movs	r3, #14
 80112d2:	60fb      	str	r3, [r7, #12]
 80112d4:	e001      	b.n	80112da <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 80112d6:	230f      	movs	r3, #15
 80112d8:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	68db      	ldr	r3, [r3, #12]
 80112de:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	029b      	lsls	r3, r3, #10
 80112e6:	431a      	orrs	r2, r3
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	60da      	str	r2, [r3, #12]
  }
}
 80112ec:	bf00      	nop
 80112ee:	3714      	adds	r7, #20
 80112f0:	46bd      	mov	sp, r7
 80112f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f6:	4770      	bx	lr
 80112f8:	20000010 	.word	0x20000010
 80112fc:	01e84800 	.word	0x01e84800
 8011300:	01a39ddf 	.word	0x01a39ddf
 8011304:	016e3600 	.word	0x016e3600
 8011308:	014ca43f 	.word	0x014ca43f
 801130c:	01312cff 	.word	0x01312cff
 8011310:	011a499f 	.word	0x011a499f
 8011314:	01067380 	.word	0x01067380
 8011318:	00f42400 	.word	0x00f42400
 801131c:	00e4e1c0 	.word	0x00e4e1c0

08011320 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 8011320:	b480      	push	{r7}
 8011322:	b085      	sub	sp, #20
 8011324:	af00      	add	r7, sp, #0
 8011326:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8011328:	bf00      	nop
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	691b      	ldr	r3, [r3, #16]
 801132e:	2b00      	cmp	r3, #0
 8011330:	dafb      	bge.n	801132a <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011336:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	691b      	ldr	r3, [r3, #16]
 801133c:	f043 0201 	orr.w	r2, r3, #1
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	b29b      	uxth	r3, r3
 8011348:	f244 2209 	movw	r2, #16905	@ 0x4209
 801134c:	4293      	cmp	r3, r2
 801134e:	d807      	bhi.n	8011360 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8011350:	bf00      	nop
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	691b      	ldr	r3, [r3, #16]
 8011356:	f003 0301 	and.w	r3, r3, #1
 801135a:	2b00      	cmp	r3, #0
 801135c:	d1f9      	bne.n	8011352 <reset_core+0x32>
 801135e:	e010      	b.n	8011382 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8011360:	bf00      	nop
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	691b      	ldr	r3, [r3, #16]
 8011366:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801136a:	2b00      	cmp	r3, #0
 801136c:	d0f9      	beq.n	8011362 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	691b      	ldr	r3, [r3, #16]
 8011372:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011376:	f023 0301 	bic.w	r3, r3, #1
 801137a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 8011382:	bf00      	nop
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	691b      	ldr	r3, [r3, #16]
 8011388:	2b00      	cmp	r3, #0
 801138a:	dafb      	bge.n	8011384 <reset_core+0x64>
}
 801138c:	bf00      	nop
 801138e:	bf00      	nop
 8011390:	3714      	adds	r7, #20
 8011392:	46bd      	mov	sp, r7
 8011394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011398:	4770      	bx	lr

0801139a <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 801139a:	b580      	push	{r7, lr}
 801139c:	b084      	sub	sp, #16
 801139e:	af00      	add	r7, sp, #0
 80113a0:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	68db      	ldr	r3, [r3, #12]
 80113a6:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113ae:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	68fa      	ldr	r2, [r7, #12]
 80113b4:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80113b6:	2100      	movs	r1, #0
 80113b8:	6878      	ldr	r0, [r7, #4]
 80113ba:	f7ff ff1f 	bl	80111fc <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80113be:	6878      	ldr	r0, [r7, #4]
 80113c0:	f7ff ffae 	bl	8011320 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80113ca:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80113d2:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	68fa      	ldr	r2, [r7, #12]
 80113d8:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80113da:	2100      	movs	r1, #0
 80113dc:	6878      	ldr	r0, [r7, #4]
 80113de:	f7ff ff29 	bl	8011234 <dwc2_phy_update>
}
 80113e2:	bf00      	nop
 80113e4:	3710      	adds	r7, #16
 80113e6:	46bd      	mov	sp, r7
 80113e8:	bd80      	pop	{r7, pc}

080113ea <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 80113ea:	b580      	push	{r7, lr}
 80113ec:	b086      	sub	sp, #24
 80113ee:	af00      	add	r7, sp, #0
 80113f0:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	68db      	ldr	r3, [r3, #12]
 80113f6:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80113fc:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011402:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8011404:	7a7b      	ldrb	r3, [r7, #9]
 8011406:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801140a:	b2db      	uxtb	r3, r3
 801140c:	2b00      	cmp	r3, #0
 801140e:	d002      	beq.n	8011416 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 8011410:	2310      	movs	r3, #16
 8011412:	74fb      	strb	r3, [r7, #19]
 8011414:	e001      	b.n	801141a <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 8011416:	2308      	movs	r3, #8
 8011418:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 801141a:	697b      	ldr	r3, [r7, #20]
 801141c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011420:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 8011422:	7b3b      	ldrb	r3, [r7, #12]
 8011424:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011428:	b2db      	uxtb	r3, r3
 801142a:	2b80      	cmp	r3, #128	@ 0x80
 801142c:	d114      	bne.n	8011458 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 801142e:	697b      	ldr	r3, [r7, #20]
 8011430:	f043 0310 	orr.w	r3, r3, #16
 8011434:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	f023 0308 	bic.w	r3, r3, #8
 801143c:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 801143e:	697b      	ldr	r3, [r7, #20]
 8011440:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011444:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8011446:	697b      	ldr	r3, [r7, #20]
 8011448:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 801144c:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 801144e:	697b      	ldr	r3, [r7, #20]
 8011450:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8011454:	617b      	str	r3, [r7, #20]
 8011456:	e00f      	b.n	8011478 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8011458:	697b      	ldr	r3, [r7, #20]
 801145a:	f023 0310 	bic.w	r3, r3, #16
 801145e:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8011460:	7cfb      	ldrb	r3, [r7, #19]
 8011462:	2b10      	cmp	r3, #16
 8011464:	d104      	bne.n	8011470 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 8011466:	697b      	ldr	r3, [r7, #20]
 8011468:	f043 0308 	orr.w	r3, r3, #8
 801146c:	617b      	str	r3, [r7, #20]
 801146e:	e003      	b.n	8011478 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 8011470:	697b      	ldr	r3, [r7, #20]
 8011472:	f023 0308 	bic.w	r3, r3, #8
 8011476:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	697a      	ldr	r2, [r7, #20]
 801147c:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 801147e:	7b3b      	ldrb	r3, [r7, #12]
 8011480:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8011484:	b2db      	uxtb	r3, r3
 8011486:	4619      	mov	r1, r3
 8011488:	6878      	ldr	r0, [r7, #4]
 801148a:	f7ff feb7 	bl	80111fc <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 801148e:	6878      	ldr	r0, [r7, #4]
 8011490:	f7ff ff46 	bl	8011320 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8011494:	697b      	ldr	r3, [r7, #20]
 8011496:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 801149a:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 801149c:	7cfb      	ldrb	r3, [r7, #19]
 801149e:	2b10      	cmp	r3, #16
 80114a0:	d102      	bne.n	80114a8 <phy_hs_init+0xbe>
 80114a2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80114a6:	e001      	b.n	80114ac <phy_hs_init+0xc2>
 80114a8:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80114ac:	697a      	ldr	r2, [r7, #20]
 80114ae:	4313      	orrs	r3, r2
 80114b0:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	697a      	ldr	r2, [r7, #20]
 80114b6:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 80114b8:	7b3b      	ldrb	r3, [r7, #12]
 80114ba:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80114be:	b2db      	uxtb	r3, r3
 80114c0:	4619      	mov	r1, r3
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f7ff feb6 	bl	8011234 <dwc2_phy_update>
}
 80114c8:	bf00      	nop
 80114ca:	3718      	adds	r7, #24
 80114cc:	46bd      	mov	sp, r7
 80114ce:	bd80      	pop	{r7, pc}

080114d0 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 80114d0:	b480      	push	{r7}
 80114d2:	b085      	sub	sp, #20
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114dc:	0c1b      	lsrs	r3, r3, #16
 80114de:	041b      	lsls	r3, r3, #16
 80114e0:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	4a0e      	ldr	r2, [pc, #56]	@ (8011520 <check_dwc2+0x50>)
 80114e6:	4293      	cmp	r3, r2
 80114e8:	d012      	beq.n	8011510 <check_dwc2+0x40>
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	4a0d      	ldr	r2, [pc, #52]	@ (8011524 <check_dwc2+0x54>)
 80114ee:	4293      	cmp	r3, r2
 80114f0:	d00e      	beq.n	8011510 <check_dwc2+0x40>
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	4a0c      	ldr	r2, [pc, #48]	@ (8011528 <check_dwc2+0x58>)
 80114f6:	4293      	cmp	r3, r2
 80114f8:	d00a      	beq.n	8011510 <check_dwc2+0x40>
 80114fa:	4b0c      	ldr	r3, [pc, #48]	@ (801152c <check_dwc2+0x5c>)
 80114fc:	60bb      	str	r3, [r7, #8]
 80114fe:	68bb      	ldr	r3, [r7, #8]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	f003 0301 	and.w	r3, r3, #1
 8011506:	2b00      	cmp	r3, #0
 8011508:	d000      	beq.n	801150c <check_dwc2+0x3c>
 801150a:	be00      	bkpt	0x0000
 801150c:	2300      	movs	r3, #0
 801150e:	e000      	b.n	8011512 <check_dwc2+0x42>
#endif

  return true;
 8011510:	2301      	movs	r3, #1
}
 8011512:	4618      	mov	r0, r3
 8011514:	3714      	adds	r7, #20
 8011516:	46bd      	mov	sp, r7
 8011518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151c:	4770      	bx	lr
 801151e:	bf00      	nop
 8011520:	4f540000 	.word	0x4f540000
 8011524:	55310000 	.word	0x55310000
 8011528:	55320000 	.word	0x55320000
 801152c:	e000edf0 	.word	0xe000edf0

08011530 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8011530:	b480      	push	{r7}
 8011532:	b085      	sub	sp, #20
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
 8011538:	460b      	mov	r3, r1
 801153a:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 801153c:	78fb      	ldrb	r3, [r7, #3]
 801153e:	2b01      	cmp	r3, #1
 8011540:	d101      	bne.n	8011546 <dwc2_core_is_highspeed+0x16>
    return false;
 8011542:	2300      	movs	r3, #0
 8011544:	e00b      	b.n	801155e <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801154a:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 801154c:	7b3b      	ldrb	r3, [r7, #12]
 801154e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011552:	b2db      	uxtb	r3, r3
 8011554:	2b00      	cmp	r3, #0
 8011556:	bf14      	ite	ne
 8011558:	2301      	movne	r3, #1
 801155a:	2300      	moveq	r3, #0
 801155c:	b2db      	uxtb	r3, r3
}
 801155e:	4618      	mov	r0, r3
 8011560:	3714      	adds	r7, #20
 8011562:	46bd      	mov	sp, r7
 8011564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011568:	4770      	bx	lr
	...

0801156c <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 801156c:	b580      	push	{r7, lr}
 801156e:	b088      	sub	sp, #32
 8011570:	af00      	add	r7, sp, #0
 8011572:	4603      	mov	r3, r0
 8011574:	71fb      	strb	r3, [r7, #7]
 8011576:	460b      	mov	r3, r1
 8011578:	71bb      	strb	r3, [r7, #6]
 801157a:	4613      	mov	r3, r2
 801157c:	717b      	strb	r3, [r7, #5]
 801157e:	79fb      	ldrb	r3, [r7, #7]
 8011580:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8011582:	7dfb      	ldrb	r3, [r7, #23]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d001      	beq.n	801158c <dwc2_core_init+0x20>
    rhport = 0;
 8011588:	2300      	movs	r3, #0
 801158a:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801158c:	7dfb      	ldrb	r3, [r7, #23]
 801158e:	4a3b      	ldr	r2, [pc, #236]	@ (801167c <dwc2_core_init+0x110>)
 8011590:	011b      	lsls	r3, r3, #4
 8011592:	4413      	add	r3, r2
 8011594:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8011596:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8011598:	69f8      	ldr	r0, [r7, #28]
 801159a:	f7ff ff99 	bl	80114d0 <check_dwc2>
 801159e:	4603      	mov	r3, r0
 80115a0:	f083 0301 	eor.w	r3, r3, #1
 80115a4:	b2db      	uxtb	r3, r3
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d00a      	beq.n	80115c0 <dwc2_core_init+0x54>
 80115aa:	4b35      	ldr	r3, [pc, #212]	@ (8011680 <dwc2_core_init+0x114>)
 80115ac:	61bb      	str	r3, [r7, #24]
 80115ae:	69bb      	ldr	r3, [r7, #24]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	f003 0301 	and.w	r3, r3, #1
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d000      	beq.n	80115bc <dwc2_core_init+0x50>
 80115ba:	be00      	bkpt	0x0000
 80115bc:	2300      	movs	r3, #0
 80115be:	e058      	b.n	8011672 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 80115c0:	69fb      	ldr	r3, [r7, #28]
 80115c2:	689b      	ldr	r3, [r3, #8]
 80115c4:	f023 0201 	bic.w	r2, r3, #1
 80115c8:	69fb      	ldr	r3, [r7, #28]
 80115ca:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 80115cc:	79bb      	ldrb	r3, [r7, #6]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d003      	beq.n	80115da <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 80115d2:	69f8      	ldr	r0, [r7, #28]
 80115d4:	f7ff ff09 	bl	80113ea <phy_hs_init>
 80115d8:	e002      	b.n	80115e0 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 80115da:	69f8      	ldr	r0, [r7, #28]
 80115dc:	f7ff fedd 	bl	801139a <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 80115e0:	69fb      	ldr	r3, [r7, #28]
 80115e2:	68db      	ldr	r3, [r3, #12]
 80115e4:	f043 0207 	orr.w	r2, r3, #7
 80115e8:	69fb      	ldr	r3, [r7, #28]
 80115ea:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 80115ec:	69fb      	ldr	r3, [r7, #28]
 80115ee:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80115f2:	f023 020f 	bic.w	r2, r3, #15
 80115f6:	69fb      	ldr	r3, [r7, #28]
 80115f8:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 80115fc:	69fb      	ldr	r3, [r7, #28]
 80115fe:	60fb      	str	r3, [r7, #12]
 8011600:	2310      	movs	r3, #16
 8011602:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8011604:	7afb      	ldrb	r3, [r7, #11]
 8011606:	019b      	lsls	r3, r3, #6
 8011608:	f043 0220 	orr.w	r2, r3, #32
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8011610:	bf00      	nop
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	691b      	ldr	r3, [r3, #16]
 8011616:	f003 0320 	and.w	r3, r3, #32
 801161a:	2b00      	cmp	r3, #0
 801161c:	d1f9      	bne.n	8011612 <dwc2_core_init+0xa6>
}
 801161e:	bf00      	nop
 8011620:	69fb      	ldr	r3, [r7, #28]
 8011622:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8011624:	693b      	ldr	r3, [r7, #16]
 8011626:	2210      	movs	r2, #16
 8011628:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 801162a:	bf00      	nop
 801162c:	693b      	ldr	r3, [r7, #16]
 801162e:	691b      	ldr	r3, [r3, #16]
 8011630:	f003 0310 	and.w	r3, r3, #16
 8011634:	2b00      	cmp	r3, #0
 8011636:	d1f9      	bne.n	801162c <dwc2_core_init+0xc0>
}
 8011638:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 801163a:	69fb      	ldr	r3, [r7, #28]
 801163c:	f04f 32ff 	mov.w	r2, #4294967295
 8011640:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8011642:	69fb      	ldr	r3, [r7, #28]
 8011644:	f04f 32ff 	mov.w	r2, #4294967295
 8011648:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 801164a:	69fb      	ldr	r3, [r7, #28]
 801164c:	2200      	movs	r2, #0
 801164e:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8011650:	797b      	ldrb	r3, [r7, #5]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d006      	beq.n	8011664 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8011656:	69fb      	ldr	r3, [r7, #28]
 8011658:	689b      	ldr	r3, [r3, #8]
 801165a:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 801165e:	69fb      	ldr	r3, [r7, #28]
 8011660:	609a      	str	r2, [r3, #8]
 8011662:	e005      	b.n	8011670 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8011664:	69fb      	ldr	r3, [r7, #28]
 8011666:	699b      	ldr	r3, [r3, #24]
 8011668:	f043 0210 	orr.w	r2, r3, #16
 801166c:	69fb      	ldr	r3, [r7, #28]
 801166e:	619a      	str	r2, [r3, #24]
  }

  return true;
 8011670:	2301      	movs	r3, #1
}
 8011672:	4618      	mov	r0, r3
 8011674:	3720      	adds	r7, #32
 8011676:	46bd      	mov	sp, r7
 8011678:	bd80      	pop	{r7, pc}
 801167a:	bf00      	nop
 801167c:	08013b6c 	.word	0x08013b6c
 8011680:	e000edf0 	.word	0xe000edf0

08011684 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 8011684:	b480      	push	{r7}
 8011686:	b08f      	sub	sp, #60	@ 0x3c
 8011688:	af00      	add	r7, sp, #0
 801168a:	60f8      	str	r0, [r7, #12]
 801168c:	60b9      	str	r1, [r7, #8]
 801168e:	4613      	mov	r3, r2
 8011690:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011698:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 801169a:	88fb      	ldrh	r3, [r7, #6]
 801169c:	089b      	lsrs	r3, r3, #2
 801169e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 80116a0:	e00b      	b.n	80116ba <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 80116a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	68ba      	ldr	r2, [r7, #8]
 80116a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80116aa:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 80116ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ae:	6a3a      	ldr	r2, [r7, #32]
 80116b0:	601a      	str	r2, [r3, #0]
}
 80116b2:	bf00      	nop
    dst += 4;
 80116b4:	68bb      	ldr	r3, [r7, #8]
 80116b6:	3304      	adds	r3, #4
 80116b8:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 80116ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80116bc:	1e5a      	subs	r2, r3, #1
 80116be:	86fa      	strh	r2, [r7, #54]	@ 0x36
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d1ee      	bne.n	80116a2 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 80116c4:	88fb      	ldrh	r3, [r7, #6]
 80116c6:	b2db      	uxtb	r3, r3
 80116c8:	f003 0303 	and.w	r3, r3, #3
 80116cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 80116d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d020      	beq.n	801171a <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 80116d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80116de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116e0:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 80116e2:	69fb      	ldr	r3, [r7, #28]
 80116e4:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 80116e6:	68bb      	ldr	r3, [r7, #8]
 80116e8:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 80116ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80116ee:	2b01      	cmp	r3, #1
 80116f0:	d907      	bls.n	8011702 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 80116f2:	68bb      	ldr	r3, [r7, #8]
 80116f4:	3301      	adds	r3, #1
 80116f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80116f8:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 80116fa:	69ba      	ldr	r2, [r7, #24]
 80116fc:	0a12      	lsrs	r2, r2, #8
 80116fe:	b2d2      	uxtb	r2, r2
 8011700:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8011702:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011706:	2b02      	cmp	r3, #2
 8011708:	d907      	bls.n	801171a <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 801170a:	68bb      	ldr	r3, [r7, #8]
 801170c:	3302      	adds	r3, #2
 801170e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011710:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8011712:	697a      	ldr	r2, [r7, #20]
 8011714:	0c12      	lsrs	r2, r2, #16
 8011716:	b2d2      	uxtb	r2, r2
 8011718:	701a      	strb	r2, [r3, #0]
    }
  }
}
 801171a:	bf00      	nop
 801171c:	373c      	adds	r7, #60	@ 0x3c
 801171e:	46bd      	mov	sp, r7
 8011720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011724:	4770      	bx	lr

08011726 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8011726:	b480      	push	{r7}
 8011728:	b08b      	sub	sp, #44	@ 0x2c
 801172a:	af00      	add	r7, sp, #0
 801172c:	60f8      	str	r0, [r7, #12]
 801172e:	607a      	str	r2, [r7, #4]
 8011730:	461a      	mov	r2, r3
 8011732:	460b      	mov	r3, r1
 8011734:	72fb      	strb	r3, [r7, #11]
 8011736:	4613      	mov	r3, r2
 8011738:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 801173a:	7afb      	ldrb	r3, [r7, #11]
 801173c:	3301      	adds	r3, #1
 801173e:	031b      	lsls	r3, r3, #12
 8011740:	68fa      	ldr	r2, [r7, #12]
 8011742:	4413      	add	r3, r2
 8011744:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8011746:	893b      	ldrh	r3, [r7, #8]
 8011748:	089b      	lsrs	r3, r3, #2
 801174a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 801174c:	e008      	b.n	8011760 <dfifo_write_packet+0x3a>
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8011752:	697b      	ldr	r3, [r7, #20]
 8011754:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8011756:	69fb      	ldr	r3, [r7, #28]
 8011758:	601a      	str	r2, [r3, #0]
    src += 4;
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	3304      	adds	r3, #4
 801175e:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8011760:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011762:	1e5a      	subs	r2, r3, #1
 8011764:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8011766:	2b00      	cmp	r3, #0
 8011768:	d1f1      	bne.n	801174e <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 801176a:	893b      	ldrh	r3, [r7, #8]
 801176c:	b2db      	uxtb	r3, r3
 801176e:	f003 0303 	and.w	r3, r3, #3
 8011772:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 8011774:	7efb      	ldrb	r3, [r7, #27]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d019      	beq.n	80117ae <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	781b      	ldrb	r3, [r3, #0]
 801177e:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 8011780:	7efb      	ldrb	r3, [r7, #27]
 8011782:	2b01      	cmp	r3, #1
 8011784:	d906      	bls.n	8011794 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	3301      	adds	r3, #1
 801178a:	781b      	ldrb	r3, [r3, #0]
 801178c:	021b      	lsls	r3, r3, #8
 801178e:	6a3a      	ldr	r2, [r7, #32]
 8011790:	4313      	orrs	r3, r2
 8011792:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 8011794:	7efb      	ldrb	r3, [r7, #27]
 8011796:	2b02      	cmp	r3, #2
 8011798:	d906      	bls.n	80117a8 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	3302      	adds	r3, #2
 801179e:	781b      	ldrb	r3, [r3, #0]
 80117a0:	041b      	lsls	r3, r3, #16
 80117a2:	6a3a      	ldr	r2, [r7, #32]
 80117a4:	4313      	orrs	r3, r2
 80117a6:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 80117a8:	69fb      	ldr	r3, [r7, #28]
 80117aa:	6a3a      	ldr	r2, [r7, #32]
 80117ac:	601a      	str	r2, [r3, #0]
  }
}
 80117ae:	bf00      	nop
 80117b0:	372c      	adds	r7, #44	@ 0x2c
 80117b2:	46bd      	mov	sp, r7
 80117b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b8:	4770      	bx	lr
	...

080117bc <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80117bc:	b580      	push	{r7, lr}
 80117be:	b086      	sub	sp, #24
 80117c0:	af00      	add	r7, sp, #0
 80117c2:	4603      	mov	r3, r0
 80117c4:	6039      	str	r1, [r7, #0]
 80117c6:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 80117c8:	683b      	ldr	r3, [r7, #0]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d11f      	bne.n	801180e <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 80117ce:	2301      	movs	r3, #1
 80117d0:	723b      	strb	r3, [r7, #8]
 80117d2:	2300      	movs	r3, #0
 80117d4:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 80117d6:	f107 0308 	add.w	r3, r7, #8
 80117da:	4619      	mov	r1, r3
 80117dc:	2000      	movs	r0, #0
 80117de:	f7fb feb5 	bl	800d54c <tud_rhport_init>
 80117e2:	4603      	mov	r3, r0
 80117e4:	f083 0301 	eor.w	r3, r3, #1
 80117e8:	b2db      	uxtb	r3, r3
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d00a      	beq.n	8011804 <tusb_rhport_init+0x48>
 80117ee:	4b23      	ldr	r3, [pc, #140]	@ (801187c <tusb_rhport_init+0xc0>)
 80117f0:	60fb      	str	r3, [r7, #12]
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	f003 0301 	and.w	r3, r3, #1
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d000      	beq.n	8011800 <tusb_rhport_init+0x44>
 80117fe:	be00      	bkpt	0x0000
 8011800:	2300      	movs	r3, #0
 8011802:	e036      	b.n	8011872 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8011804:	4b1e      	ldr	r3, [pc, #120]	@ (8011880 <tusb_rhport_init+0xc4>)
 8011806:	2201      	movs	r2, #1
 8011808:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 801180a:	2301      	movs	r3, #1
 801180c:	e031      	b.n	8011872 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 801180e:	79fb      	ldrb	r3, [r7, #7]
 8011810:	2b01      	cmp	r3, #1
 8011812:	d803      	bhi.n	801181c <tusb_rhport_init+0x60>
 8011814:	683b      	ldr	r3, [r7, #0]
 8011816:	781b      	ldrb	r3, [r3, #0]
 8011818:	2b00      	cmp	r3, #0
 801181a:	d10a      	bne.n	8011832 <tusb_rhport_init+0x76>
 801181c:	4b17      	ldr	r3, [pc, #92]	@ (801187c <tusb_rhport_init+0xc0>)
 801181e:	613b      	str	r3, [r7, #16]
 8011820:	693b      	ldr	r3, [r7, #16]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	f003 0301 	and.w	r3, r3, #1
 8011828:	2b00      	cmp	r3, #0
 801182a:	d000      	beq.n	801182e <tusb_rhport_init+0x72>
 801182c:	be00      	bkpt	0x0000
 801182e:	2300      	movs	r3, #0
 8011830:	e01f      	b.n	8011872 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 8011832:	79fb      	ldrb	r3, [r7, #7]
 8011834:	683a      	ldr	r2, [r7, #0]
 8011836:	7811      	ldrb	r1, [r2, #0]
 8011838:	4a11      	ldr	r2, [pc, #68]	@ (8011880 <tusb_rhport_init+0xc4>)
 801183a:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	781b      	ldrb	r3, [r3, #0]
 8011840:	2b01      	cmp	r3, #1
 8011842:	d115      	bne.n	8011870 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8011844:	79fb      	ldrb	r3, [r7, #7]
 8011846:	6839      	ldr	r1, [r7, #0]
 8011848:	4618      	mov	r0, r3
 801184a:	f7fb fe7f 	bl	800d54c <tud_rhport_init>
 801184e:	4603      	mov	r3, r0
 8011850:	f083 0301 	eor.w	r3, r3, #1
 8011854:	b2db      	uxtb	r3, r3
 8011856:	2b00      	cmp	r3, #0
 8011858:	d00a      	beq.n	8011870 <tusb_rhport_init+0xb4>
 801185a:	4b08      	ldr	r3, [pc, #32]	@ (801187c <tusb_rhport_init+0xc0>)
 801185c:	617b      	str	r3, [r7, #20]
 801185e:	697b      	ldr	r3, [r7, #20]
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	f003 0301 	and.w	r3, r3, #1
 8011866:	2b00      	cmp	r3, #0
 8011868:	d000      	beq.n	801186c <tusb_rhport_init+0xb0>
 801186a:	be00      	bkpt	0x0000
 801186c:	2300      	movs	r3, #0
 801186e:	e000      	b.n	8011872 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 8011870:	2301      	movs	r3, #1
}
 8011872:	4618      	mov	r0, r3
 8011874:	3718      	adds	r7, #24
 8011876:	46bd      	mov	sp, r7
 8011878:	bd80      	pop	{r7, pc}
 801187a:	bf00      	nop
 801187c:	e000edf0 	.word	0xe000edf0
 8011880:	2000a1a8 	.word	0x2000a1a8

08011884 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8011884:	b480      	push	{r7}
 8011886:	b085      	sub	sp, #20
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
 801188c:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	781b      	ldrb	r3, [r3, #0]
 8011892:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8011896:	b2db      	uxtb	r3, r3
 8011898:	2b00      	cmp	r3, #0
 801189a:	d001      	beq.n	80118a0 <tu_edpt_claim+0x1c>
 801189c:	2300      	movs	r3, #0
 801189e:	e027      	b.n	80118f0 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80118a8:	b2db      	uxtb	r3, r3
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d001      	beq.n	80118b2 <tu_edpt_claim+0x2e>
 80118ae:	2300      	movs	r3, #0
 80118b0:	e01e      	b.n	80118f0 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	781b      	ldrb	r3, [r3, #0]
 80118b6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80118ba:	b2db      	uxtb	r3, r3
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d108      	bne.n	80118d2 <tu_edpt_claim+0x4e>
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	781b      	ldrb	r3, [r3, #0]
 80118c4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80118c8:	b2db      	uxtb	r3, r3
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d101      	bne.n	80118d2 <tu_edpt_claim+0x4e>
 80118ce:	2301      	movs	r3, #1
 80118d0:	e000      	b.n	80118d4 <tu_edpt_claim+0x50>
 80118d2:	2300      	movs	r3, #0
 80118d4:	73fb      	strb	r3, [r7, #15]
 80118d6:	7bfb      	ldrb	r3, [r7, #15]
 80118d8:	f003 0301 	and.w	r3, r3, #1
 80118dc:	73fb      	strb	r3, [r7, #15]
  if (available) {
 80118de:	7bfb      	ldrb	r3, [r7, #15]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d004      	beq.n	80118ee <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 80118e4:	687a      	ldr	r2, [r7, #4]
 80118e6:	7813      	ldrb	r3, [r2, #0]
 80118e8:	f043 0304 	orr.w	r3, r3, #4
 80118ec:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 80118ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80118f0:	4618      	mov	r0, r3
 80118f2:	3714      	adds	r7, #20
 80118f4:	46bd      	mov	sp, r7
 80118f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fa:	4770      	bx	lr

080118fc <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 80118fc:	b480      	push	{r7}
 80118fe:	b085      	sub	sp, #20
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
 8011904:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	781b      	ldrb	r3, [r3, #0]
 801190a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801190e:	b2db      	uxtb	r3, r3
 8011910:	2b01      	cmp	r3, #1
 8011912:	d108      	bne.n	8011926 <tu_edpt_release+0x2a>
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	781b      	ldrb	r3, [r3, #0]
 8011918:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801191c:	b2db      	uxtb	r3, r3
 801191e:	2b00      	cmp	r3, #0
 8011920:	d101      	bne.n	8011926 <tu_edpt_release+0x2a>
 8011922:	2301      	movs	r3, #1
 8011924:	e000      	b.n	8011928 <tu_edpt_release+0x2c>
 8011926:	2300      	movs	r3, #0
 8011928:	73fb      	strb	r3, [r7, #15]
 801192a:	7bfb      	ldrb	r3, [r7, #15]
 801192c:	f003 0301 	and.w	r3, r3, #1
 8011930:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 8011932:	7bfb      	ldrb	r3, [r7, #15]
 8011934:	2b00      	cmp	r3, #0
 8011936:	d004      	beq.n	8011942 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 8011938:	687a      	ldr	r2, [r7, #4]
 801193a:	7813      	ldrb	r3, [r2, #0]
 801193c:	f023 0304 	bic.w	r3, r3, #4
 8011940:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 8011942:	7bfb      	ldrb	r3, [r7, #15]
}
 8011944:	4618      	mov	r0, r3
 8011946:	3714      	adds	r7, #20
 8011948:	46bd      	mov	sp, r7
 801194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801194e:	4770      	bx	lr

08011950 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 8011950:	b480      	push	{r7}
 8011952:	b08b      	sub	sp, #44	@ 0x2c
 8011954:	af00      	add	r7, sp, #0
 8011956:	6078      	str	r0, [r7, #4]
 8011958:	460b      	mov	r3, r1
 801195a:	70fb      	strb	r3, [r7, #3]
 801195c:	4613      	mov	r3, r2
 801195e:	70bb      	strb	r3, [r7, #2]
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8011964:	68bb      	ldr	r3, [r7, #8]
 8011966:	889b      	ldrh	r3, [r3, #4]
 8011968:	b29b      	uxth	r3, r3
 801196a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801196e:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 8011970:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	78db      	ldrb	r3, [r3, #3]
 8011976:	f3c3 0301 	ubfx	r3, r3, #0, #2
 801197a:	b2db      	uxtb	r3, r3
 801197c:	2b03      	cmp	r3, #3
 801197e:	d059      	beq.n	8011a34 <tu_edpt_validate+0xe4>
 8011980:	2b03      	cmp	r3, #3
 8011982:	dc6e      	bgt.n	8011a62 <tu_edpt_validate+0x112>
 8011984:	2b01      	cmp	r3, #1
 8011986:	d002      	beq.n	801198e <tu_edpt_validate+0x3e>
 8011988:	2b02      	cmp	r3, #2
 801198a:	d018      	beq.n	80119be <tu_edpt_validate+0x6e>
 801198c:	e069      	b.n	8011a62 <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 801198e:	78fb      	ldrb	r3, [r7, #3]
 8011990:	2b02      	cmp	r3, #2
 8011992:	d102      	bne.n	801199a <tu_edpt_validate+0x4a>
 8011994:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011998:	e001      	b.n	801199e <tu_edpt_validate+0x4e>
 801199a:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 801199e:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 80119a0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80119a2:	8a7b      	ldrh	r3, [r7, #18]
 80119a4:	429a      	cmp	r2, r3
 80119a6:	d95e      	bls.n	8011a66 <tu_edpt_validate+0x116>
 80119a8:	4b35      	ldr	r3, [pc, #212]	@ (8011a80 <tu_edpt_validate+0x130>)
 80119aa:	60fb      	str	r3, [r7, #12]
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	f003 0301 	and.w	r3, r3, #1
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d000      	beq.n	80119ba <tu_edpt_validate+0x6a>
 80119b8:	be00      	bkpt	0x0000
 80119ba:	2300      	movs	r3, #0
 80119bc:	e059      	b.n	8011a72 <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 80119be:	78fb      	ldrb	r3, [r7, #3]
 80119c0:	2b02      	cmp	r3, #2
 80119c2:	d10e      	bne.n	80119e2 <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 80119c4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80119c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80119ca:	d04e      	beq.n	8011a6a <tu_edpt_validate+0x11a>
 80119cc:	4b2c      	ldr	r3, [pc, #176]	@ (8011a80 <tu_edpt_validate+0x130>)
 80119ce:	617b      	str	r3, [r7, #20]
 80119d0:	697b      	ldr	r3, [r7, #20]
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	f003 0301 	and.w	r3, r3, #1
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d000      	beq.n	80119de <tu_edpt_validate+0x8e>
 80119dc:	be00      	bkpt	0x0000
 80119de:	2300      	movs	r3, #0
 80119e0:	e047      	b.n	8011a72 <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 80119e2:	78bb      	ldrb	r3, [r7, #2]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d00e      	beq.n	8011a06 <tu_edpt_validate+0xb6>
 80119e8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80119ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80119ee:	d10a      	bne.n	8011a06 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 80119f4:	69fb      	ldr	r3, [r7, #28]
 80119f6:	2200      	movs	r2, #0
 80119f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80119fc:	711a      	strb	r2, [r3, #4]
 80119fe:	2200      	movs	r2, #0
 8011a00:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 8011a02:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 8011a04:	e031      	b.n	8011a6a <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 8011a06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a08:	2b08      	cmp	r3, #8
 8011a0a:	d02e      	beq.n	8011a6a <tu_edpt_validate+0x11a>
 8011a0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a0e:	2b10      	cmp	r3, #16
 8011a10:	d02b      	beq.n	8011a6a <tu_edpt_validate+0x11a>
 8011a12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a14:	2b20      	cmp	r3, #32
 8011a16:	d028      	beq.n	8011a6a <tu_edpt_validate+0x11a>
 8011a18:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a1a:	2b40      	cmp	r3, #64	@ 0x40
 8011a1c:	d025      	beq.n	8011a6a <tu_edpt_validate+0x11a>
 8011a1e:	4b18      	ldr	r3, [pc, #96]	@ (8011a80 <tu_edpt_validate+0x130>)
 8011a20:	61bb      	str	r3, [r7, #24]
 8011a22:	69bb      	ldr	r3, [r7, #24]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	f003 0301 	and.w	r3, r3, #1
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d000      	beq.n	8011a30 <tu_edpt_validate+0xe0>
 8011a2e:	be00      	bkpt	0x0000
 8011a30:	2300      	movs	r3, #0
 8011a32:	e01e      	b.n	8011a72 <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8011a34:	78fb      	ldrb	r3, [r7, #3]
 8011a36:	2b02      	cmp	r3, #2
 8011a38:	d102      	bne.n	8011a40 <tu_edpt_validate+0xf0>
 8011a3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011a3e:	e000      	b.n	8011a42 <tu_edpt_validate+0xf2>
 8011a40:	2340      	movs	r3, #64	@ 0x40
 8011a42:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8011a44:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011a46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a48:	429a      	cmp	r2, r3
 8011a4a:	d910      	bls.n	8011a6e <tu_edpt_validate+0x11e>
 8011a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8011a80 <tu_edpt_validate+0x130>)
 8011a4e:	623b      	str	r3, [r7, #32]
 8011a50:	6a3b      	ldr	r3, [r7, #32]
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	f003 0301 	and.w	r3, r3, #1
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d000      	beq.n	8011a5e <tu_edpt_validate+0x10e>
 8011a5c:	be00      	bkpt	0x0000
 8011a5e:	2300      	movs	r3, #0
 8011a60:	e007      	b.n	8011a72 <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 8011a62:	2300      	movs	r3, #0
 8011a64:	e005      	b.n	8011a72 <tu_edpt_validate+0x122>
      break;
 8011a66:	bf00      	nop
 8011a68:	e002      	b.n	8011a70 <tu_edpt_validate+0x120>
      break;
 8011a6a:	bf00      	nop
 8011a6c:	e000      	b.n	8011a70 <tu_edpt_validate+0x120>
      break;
 8011a6e:	bf00      	nop
  }

  return true;
 8011a70:	2301      	movs	r3, #1
}
 8011a72:	4618      	mov	r0, r3
 8011a74:	372c      	adds	r7, #44	@ 0x2c
 8011a76:	46bd      	mov	sp, r7
 8011a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a7c:	4770      	bx	lr
 8011a7e:	bf00      	nop
 8011a80:	e000edf0 	.word	0xe000edf0

08011a84 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 8011a84:	b480      	push	{r7}
 8011a86:	b08d      	sub	sp, #52	@ 0x34
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	60f8      	str	r0, [r7, #12]
 8011a8c:	60b9      	str	r1, [r7, #8]
 8011a8e:	4611      	mov	r1, r2
 8011a90:	461a      	mov	r2, r3
 8011a92:	460b      	mov	r3, r1
 8011a94:	80fb      	strh	r3, [r7, #6]
 8011a96:	4613      	mov	r3, r2
 8011a98:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 8011a9a:	68bb      	ldr	r3, [r7, #8]
 8011a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 8011a9e:	88fb      	ldrh	r3, [r7, #6]
 8011aa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011aa2:	4413      	add	r3, r2
 8011aa4:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 8011aa6:	e027      	b.n	8011af8 <tu_edpt_bind_driver+0x74>
 8011aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011aaa:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8011aac:	6a3b      	ldr	r3, [r7, #32]
 8011aae:	3301      	adds	r3, #1
 8011ab0:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8011ab2:	2b05      	cmp	r3, #5
 8011ab4:	d116      	bne.n	8011ae4 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8011ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ab8:	789b      	ldrb	r3, [r3, #2]
 8011aba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ac2:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8011ac4:	7fbb      	ldrb	r3, [r7, #30]
 8011ac6:	f003 030f 	and.w	r3, r3, #15
 8011aca:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8011acc:	005b      	lsls	r3, r3, #1
 8011ace:	68fa      	ldr	r2, [r7, #12]
 8011ad0:	4413      	add	r3, r2
 8011ad2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011ad6:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011ad8:	7ffa      	ldrb	r2, [r7, #31]
 8011ada:	09d2      	lsrs	r2, r2, #7
 8011adc:	b2d2      	uxtb	r2, r2
 8011ade:	4611      	mov	r1, r2
 8011ae0:	797a      	ldrb	r2, [r7, #5]
 8011ae2:	545a      	strb	r2, [r3, r1]
 8011ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ae6:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8011ae8:	69bb      	ldr	r3, [r7, #24]
 8011aea:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8011aec:	697b      	ldr	r3, [r7, #20]
 8011aee:	781b      	ldrb	r3, [r3, #0]
 8011af0:	461a      	mov	r2, r3
 8011af2:	697b      	ldr	r3, [r7, #20]
 8011af4:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 8011af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 8011af8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011afc:	429a      	cmp	r2, r3
 8011afe:	d3d3      	bcc.n	8011aa8 <tu_edpt_bind_driver+0x24>
  }
}
 8011b00:	bf00      	nop
 8011b02:	bf00      	nop
 8011b04:	3734      	adds	r7, #52	@ 0x34
 8011b06:	46bd      	mov	sp, r7
 8011b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0c:	4770      	bx	lr

08011b0e <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 8011b0e:	b580      	push	{r7, lr}
 8011b10:	b084      	sub	sp, #16
 8011b12:	af02      	add	r7, sp, #8
 8011b14:	6078      	str	r0, [r7, #4]
 8011b16:	4608      	mov	r0, r1
 8011b18:	4611      	mov	r1, r2
 8011b1a:	461a      	mov	r2, r3
 8011b1c:	4603      	mov	r3, r0
 8011b1e:	70fb      	strb	r3, [r7, #3]
 8011b20:	460b      	mov	r3, r1
 8011b22:	70bb      	strb	r3, [r7, #2]
 8011b24:	4613      	mov	r3, r2
 8011b26:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 8011b28:	687a      	ldr	r2, [r7, #4]
 8011b2a:	7813      	ldrb	r3, [r2, #0]
 8011b2c:	78f9      	ldrb	r1, [r7, #3]
 8011b2e:	f361 0300 	bfi	r3, r1, #0, #1
 8011b32:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	f103 0008 	add.w	r0, r3, #8
 8011b3a:	8aba      	ldrh	r2, [r7, #20]
 8011b3c:	787b      	ldrb	r3, [r7, #1]
 8011b3e:	9300      	str	r3, [sp, #0]
 8011b40:	2301      	movs	r3, #1
 8011b42:	6939      	ldr	r1, [r7, #16]
 8011b44:	f7fa fdce 	bl	800c6e4 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	69ba      	ldr	r2, [r7, #24]
 8011b4c:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	8bba      	ldrh	r2, [r7, #28]
 8011b52:	805a      	strh	r2, [r3, #2]

  return true;
 8011b54:	2301      	movs	r3, #1
}
 8011b56:	4618      	mov	r0, r3
 8011b58:	3708      	adds	r7, #8
 8011b5a:	46bd      	mov	sp, r7
 8011b5c:	bd80      	pop	{r7, pc}

08011b5e <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 8011b5e:	b480      	push	{r7}
 8011b60:	b083      	sub	sp, #12
 8011b62:	af00      	add	r7, sp, #0
 8011b64:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 8011b66:	2301      	movs	r3, #1
}
 8011b68:	4618      	mov	r0, r3
 8011b6a:	370c      	adds	r7, #12
 8011b6c:	46bd      	mov	sp, r7
 8011b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b72:	4770      	bx	lr

08011b74 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 8011b74:	b590      	push	{r4, r7, lr}
 8011b76:	b091      	sub	sp, #68	@ 0x44
 8011b78:	af02      	add	r7, sp, #8
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	60b9      	str	r1, [r7, #8]
 8011b7e:	607a      	str	r2, [r7, #4]
 8011b80:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011b82:	68bb      	ldr	r3, [r7, #8]
 8011b84:	781b      	ldrb	r3, [r3, #0]
 8011b86:	f003 0302 	and.w	r3, r3, #2
 8011b8a:	b2db      	uxtb	r3, r3
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d002      	beq.n	8011b96 <tu_edpt_stream_write_zlp_if_needed+0x22>
 8011b90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011b94:	e000      	b.n	8011b98 <tu_edpt_stream_write_zlp_if_needed+0x24>
 8011b96:	2340      	movs	r3, #64	@ 0x40
 8011b98:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 8011b9a:	68bb      	ldr	r3, [r7, #8]
 8011b9c:	3308      	adds	r3, #8
 8011b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 8011ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ba2:	891b      	ldrh	r3, [r3, #8]
 8011ba4:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 8011ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ba8:	895b      	ldrh	r3, [r3, #10]
 8011baa:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 8011bac:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8011bae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011bb0:	429a      	cmp	r2, r3
 8011bb2:	bf0c      	ite	eq
 8011bb4:	2301      	moveq	r3, #1
 8011bb6:	2300      	movne	r3, #0
 8011bb8:	b2db      	uxtb	r3, r3
 8011bba:	f083 0301 	eor.w	r3, r3, #1
 8011bbe:	b2db      	uxtb	r3, r3
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d109      	bne.n	8011bd8 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d006      	beq.n	8011bd8 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8011bca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011bcc:	3b01      	subs	r3, #1
 8011bce:	461a      	mov	r2, r3
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	4013      	ands	r3, r2
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d001      	beq.n	8011bdc <tu_edpt_stream_write_zlp_if_needed+0x68>
 8011bd8:	2300      	movs	r3, #0
 8011bda:	e05e      	b.n	8011c9a <tu_edpt_stream_write_zlp_if_needed+0x126>
 8011bdc:	7bfb      	ldrb	r3, [r7, #15]
 8011bde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011be2:	68bb      	ldr	r3, [r7, #8]
 8011be4:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 8011be6:	6a3b      	ldr	r3, [r7, #32]
 8011be8:	781b      	ldrb	r3, [r3, #0]
 8011bea:	f003 0301 	and.w	r3, r3, #1
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d109      	bne.n	8011c08 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011bf4:	6a3b      	ldr	r3, [r7, #32]
 8011bf6:	785a      	ldrb	r2, [r3, #1]
 8011bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011bfc:	4611      	mov	r1, r2
 8011bfe:	4618      	mov	r0, r3
 8011c00:	f7fd f88e 	bl	800ed20 <usbd_edpt_claim>
 8011c04:	4603      	mov	r3, r0
 8011c06:	e000      	b.n	8011c0a <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 8011c08:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 8011c0a:	f083 0301 	eor.w	r3, r3, #1
 8011c0e:	b2db      	uxtb	r3, r3
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d001      	beq.n	8011c18 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 8011c14:	2300      	movs	r3, #0
 8011c16:	e040      	b.n	8011c9a <tu_edpt_stream_write_zlp_if_needed+0x126>
 8011c18:	7bfb      	ldrb	r3, [r7, #15]
 8011c1a:	77fb      	strb	r3, [r7, #31]
 8011c1c:	68bb      	ldr	r3, [r7, #8]
 8011c1e:	61bb      	str	r3, [r7, #24]
 8011c20:	2300      	movs	r3, #0
 8011c22:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 8011c24:	69bb      	ldr	r3, [r7, #24]
 8011c26:	781b      	ldrb	r3, [r3, #0]
 8011c28:	f003 0301 	and.w	r3, r3, #1
 8011c2c:	b2db      	uxtb	r3, r3
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d121      	bne.n	8011c76 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 8011c32:	69bb      	ldr	r3, [r7, #24]
 8011c34:	685b      	ldr	r3, [r3, #4]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d10c      	bne.n	8011c54 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011c3a:	69bb      	ldr	r3, [r7, #24]
 8011c3c:	7859      	ldrb	r1, [r3, #1]
 8011c3e:	69bb      	ldr	r3, [r7, #24]
 8011c40:	f103 0208 	add.w	r2, r3, #8
 8011c44:	8afb      	ldrh	r3, [r7, #22]
 8011c46:	7ff8      	ldrb	r0, [r7, #31]
 8011c48:	2400      	movs	r4, #0
 8011c4a:	9400      	str	r4, [sp, #0]
 8011c4c:	f7fd f932 	bl	800eeb4 <usbd_edpt_xfer_fifo>
 8011c50:	4603      	mov	r3, r0
 8011c52:	e011      	b.n	8011c78 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011c54:	69bb      	ldr	r3, [r7, #24]
 8011c56:	7859      	ldrb	r1, [r3, #1]
 8011c58:	8afb      	ldrh	r3, [r7, #22]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d002      	beq.n	8011c64 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 8011c5e:	69bb      	ldr	r3, [r7, #24]
 8011c60:	685a      	ldr	r2, [r3, #4]
 8011c62:	e000      	b.n	8011c66 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 8011c64:	2200      	movs	r2, #0
 8011c66:	8afb      	ldrh	r3, [r7, #22]
 8011c68:	7ff8      	ldrb	r0, [r7, #31]
 8011c6a:	2400      	movs	r4, #0
 8011c6c:	9400      	str	r4, [sp, #0]
 8011c6e:	f7fd f8a7 	bl	800edc0 <usbd_edpt_xfer>
 8011c72:	4603      	mov	r3, r0
 8011c74:	e000      	b.n	8011c78 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 8011c76:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 8011c78:	f083 0301 	eor.w	r3, r3, #1
 8011c7c:	b2db      	uxtb	r3, r3
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d00a      	beq.n	8011c98 <tu_edpt_stream_write_zlp_if_needed+0x124>
 8011c82:	4b08      	ldr	r3, [pc, #32]	@ (8011ca4 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 8011c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8011c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	f003 0301 	and.w	r3, r3, #1
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d000      	beq.n	8011c94 <tu_edpt_stream_write_zlp_if_needed+0x120>
 8011c92:	be00      	bkpt	0x0000
 8011c94:	2300      	movs	r3, #0
 8011c96:	e000      	b.n	8011c9a <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 8011c98:	2301      	movs	r3, #1
}
 8011c9a:	4618      	mov	r0, r3
 8011c9c:	373c      	adds	r7, #60	@ 0x3c
 8011c9e:	46bd      	mov	sp, r7
 8011ca0:	bd90      	pop	{r4, r7, pc}
 8011ca2:	bf00      	nop
 8011ca4:	e000edf0 	.word	0xe000edf0

08011ca8 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8011ca8:	b590      	push	{r4, r7, lr}
 8011caa:	b093      	sub	sp, #76	@ 0x4c
 8011cac:	af02      	add	r7, sp, #8
 8011cae:	4603      	mov	r3, r0
 8011cb0:	6039      	str	r1, [r7, #0]
 8011cb2:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 8011cb4:	683b      	ldr	r3, [r7, #0]
 8011cb6:	3308      	adds	r3, #8
 8011cb8:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cbc:	8899      	ldrh	r1, [r3, #4]
 8011cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cc0:	891b      	ldrh	r3, [r3, #8]
 8011cc2:	b29a      	uxth	r2, r3
 8011cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cc6:	895b      	ldrh	r3, [r3, #10]
 8011cc8:	b29b      	uxth	r3, r3
 8011cca:	8679      	strh	r1, [r7, #50]	@ 0x32
 8011ccc:	863a      	strh	r2, [r7, #48]	@ 0x30
 8011cce:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 8011cd0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011cd2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011cd4:	429a      	cmp	r2, r3
 8011cd6:	d304      	bcc.n	8011ce2 <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 8011cd8:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011cda:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011cdc:	1ad3      	subs	r3, r2, r3
 8011cde:	b29b      	uxth	r3, r3
 8011ce0:	e008      	b.n	8011cf4 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011ce2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011ce4:	005b      	lsls	r3, r3, #1
 8011ce6:	b29a      	uxth	r2, r3
 8011ce8:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8011cea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011cec:	1acb      	subs	r3, r1, r3
 8011cee:	b29b      	uxth	r3, r3
 8011cf0:	4413      	add	r3, r2
 8011cf2:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011cf4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cf6:	8892      	ldrh	r2, [r2, #4]
 8011cf8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011cfa:	4613      	mov	r3, r2
 8011cfc:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011cfe:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8011d00:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011d02:	4293      	cmp	r3, r2
 8011d04:	bf28      	it	cs
 8011d06:	4613      	movcs	r3, r2
 8011d08:	b29b      	uxth	r3, r3
 8011d0a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 8011d0c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d101      	bne.n	8011d16 <tu_edpt_stream_write_xfer+0x6e>
 8011d12:	2300      	movs	r3, #0
 8011d14:	e091      	b.n	8011e3a <tu_edpt_stream_write_xfer+0x192>
 8011d16:	79fb      	ldrb	r3, [r7, #7]
 8011d18:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8011d1c:	683b      	ldr	r3, [r7, #0]
 8011d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 8011d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d22:	781b      	ldrb	r3, [r3, #0]
 8011d24:	f003 0301 	and.w	r3, r3, #1
 8011d28:	b2db      	uxtb	r3, r3
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d109      	bne.n	8011d42 <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d30:	785a      	ldrb	r2, [r3, #1]
 8011d32:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8011d36:	4611      	mov	r1, r2
 8011d38:	4618      	mov	r0, r3
 8011d3a:	f7fc fff1 	bl	800ed20 <usbd_edpt_claim>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	e000      	b.n	8011d44 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 8011d42:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 8011d44:	f083 0301 	eor.w	r3, r3, #1
 8011d48:	b2db      	uxtb	r3, r3
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d001      	beq.n	8011d52 <tu_edpt_stream_write_xfer+0xaa>
 8011d4e:	2300      	movs	r3, #0
 8011d50:	e073      	b.n	8011e3a <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 8011d52:	683b      	ldr	r3, [r7, #0]
 8011d54:	685b      	ldr	r3, [r3, #4]
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d102      	bne.n	8011d60 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 8011d5a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d5c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8011d5e:	e012      	b.n	8011d86 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 8011d60:	683b      	ldr	r3, [r7, #0]
 8011d62:	f103 0208 	add.w	r2, r3, #8
 8011d66:	683b      	ldr	r3, [r7, #0]
 8011d68:	685b      	ldr	r3, [r3, #4]
 8011d6a:	6839      	ldr	r1, [r7, #0]
 8011d6c:	8849      	ldrh	r1, [r1, #2]
 8011d6e:	623a      	str	r2, [r7, #32]
 8011d70:	61fb      	str	r3, [r7, #28]
 8011d72:	460b      	mov	r3, r1
 8011d74:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 8011d76:	8b7a      	ldrh	r2, [r7, #26]
 8011d78:	2300      	movs	r3, #0
 8011d7a:	69f9      	ldr	r1, [r7, #28]
 8011d7c:	6a38      	ldr	r0, [r7, #32]
 8011d7e:	f7fa ffed 	bl	800cd5c <tu_fifo_read_n_access_mode>
 8011d82:	4603      	mov	r3, r0
 8011d84:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 8011d86:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d041      	beq.n	8011e10 <tu_edpt_stream_write_xfer+0x168>
 8011d8c:	79fb      	ldrb	r3, [r7, #7]
 8011d8e:	767b      	strb	r3, [r7, #25]
 8011d90:	683b      	ldr	r3, [r7, #0]
 8011d92:	617b      	str	r3, [r7, #20]
 8011d94:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011d96:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 8011d98:	697b      	ldr	r3, [r7, #20]
 8011d9a:	781b      	ldrb	r3, [r3, #0]
 8011d9c:	f003 0301 	and.w	r3, r3, #1
 8011da0:	b2db      	uxtb	r3, r3
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d121      	bne.n	8011dea <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 8011da6:	697b      	ldr	r3, [r7, #20]
 8011da8:	685b      	ldr	r3, [r3, #4]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d10c      	bne.n	8011dc8 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011dae:	697b      	ldr	r3, [r7, #20]
 8011db0:	7859      	ldrb	r1, [r3, #1]
 8011db2:	697b      	ldr	r3, [r7, #20]
 8011db4:	f103 0208 	add.w	r2, r3, #8
 8011db8:	8a7b      	ldrh	r3, [r7, #18]
 8011dba:	7e78      	ldrb	r0, [r7, #25]
 8011dbc:	2400      	movs	r4, #0
 8011dbe:	9400      	str	r4, [sp, #0]
 8011dc0:	f7fd f878 	bl	800eeb4 <usbd_edpt_xfer_fifo>
 8011dc4:	4603      	mov	r3, r0
 8011dc6:	e011      	b.n	8011dec <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011dc8:	697b      	ldr	r3, [r7, #20]
 8011dca:	7859      	ldrb	r1, [r3, #1]
 8011dcc:	8a7b      	ldrh	r3, [r7, #18]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d002      	beq.n	8011dd8 <tu_edpt_stream_write_xfer+0x130>
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	685a      	ldr	r2, [r3, #4]
 8011dd6:	e000      	b.n	8011dda <tu_edpt_stream_write_xfer+0x132>
 8011dd8:	2200      	movs	r2, #0
 8011dda:	8a7b      	ldrh	r3, [r7, #18]
 8011ddc:	7e78      	ldrb	r0, [r7, #25]
 8011dde:	2400      	movs	r4, #0
 8011de0:	9400      	str	r4, [sp, #0]
 8011de2:	f7fc ffed 	bl	800edc0 <usbd_edpt_xfer>
 8011de6:	4603      	mov	r3, r0
 8011de8:	e000      	b.n	8011dec <tu_edpt_stream_write_xfer+0x144>
  return false;
 8011dea:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 8011dec:	f083 0301 	eor.w	r3, r3, #1
 8011df0:	b2db      	uxtb	r3, r3
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d00a      	beq.n	8011e0c <tu_edpt_stream_write_xfer+0x164>
 8011df6:	4b13      	ldr	r3, [pc, #76]	@ (8011e44 <tu_edpt_stream_write_xfer+0x19c>)
 8011df8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dfc:	681b      	ldr	r3, [r3, #0]
 8011dfe:	f003 0301 	and.w	r3, r3, #1
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d000      	beq.n	8011e08 <tu_edpt_stream_write_xfer+0x160>
 8011e06:	be00      	bkpt	0x0000
 8011e08:	2300      	movs	r3, #0
 8011e0a:	e016      	b.n	8011e3a <tu_edpt_stream_write_xfer+0x192>
    return count;
 8011e0c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011e0e:	e014      	b.n	8011e3a <tu_edpt_stream_write_xfer+0x192>
 8011e10:	79fb      	ldrb	r3, [r7, #7]
 8011e12:	747b      	strb	r3, [r7, #17]
 8011e14:	683b      	ldr	r3, [r7, #0]
 8011e16:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 8011e18:	68fb      	ldr	r3, [r7, #12]
 8011e1a:	781b      	ldrb	r3, [r3, #0]
 8011e1c:	f003 0301 	and.w	r3, r3, #1
 8011e20:	b2db      	uxtb	r3, r3
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d107      	bne.n	8011e36 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	785a      	ldrb	r2, [r3, #1]
 8011e2a:	7c7b      	ldrb	r3, [r7, #17]
 8011e2c:	4611      	mov	r1, r2
 8011e2e:	4618      	mov	r0, r3
 8011e30:	f7fc ff9e 	bl	800ed70 <usbd_edpt_release>
 8011e34:	e000      	b.n	8011e38 <tu_edpt_stream_write_xfer+0x190>
  return false;
 8011e36:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 8011e38:	2300      	movs	r3, #0
  }
}
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	3744      	adds	r7, #68	@ 0x44
 8011e3e:	46bd      	mov	sp, r7
 8011e40:	bd90      	pop	{r4, r7, pc}
 8011e42:	bf00      	nop
 8011e44:	e000edf0 	.word	0xe000edf0

08011e48 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 8011e48:	b590      	push	{r4, r7, lr}
 8011e4a:	b09b      	sub	sp, #108	@ 0x6c
 8011e4c:	af02      	add	r7, sp, #8
 8011e4e:	60b9      	str	r1, [r7, #8]
 8011e50:	607a      	str	r2, [r7, #4]
 8011e52:	603b      	str	r3, [r7, #0]
 8011e54:	4603      	mov	r3, r0
 8011e56:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 8011e58:	683b      	ldr	r3, [r7, #0]
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d101      	bne.n	8011e62 <tu_edpt_stream_write+0x1a>
 8011e5e:	2300      	movs	r3, #0
 8011e60:	e0e3      	b.n	801202a <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 8011e62:	68bb      	ldr	r3, [r7, #8]
 8011e64:	3308      	adds	r3, #8
 8011e66:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 8011e68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e6a:	889b      	ldrh	r3, [r3, #4]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d17e      	bne.n	8011f6e <tu_edpt_stream_write+0x126>
 8011e70:	7bfb      	ldrb	r3, [r7, #15]
 8011e72:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8011e76:	68bb      	ldr	r3, [r7, #8]
 8011e78:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 8011e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e7c:	781b      	ldrb	r3, [r3, #0]
 8011e7e:	f003 0301 	and.w	r3, r3, #1
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d109      	bne.n	8011e9c <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011e88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e8a:	785a      	ldrb	r2, [r3, #1]
 8011e8c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011e90:	4611      	mov	r1, r2
 8011e92:	4618      	mov	r0, r3
 8011e94:	f7fc ff44 	bl	800ed20 <usbd_edpt_claim>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	e000      	b.n	8011e9e <tu_edpt_stream_write+0x56>
  return false;
 8011e9c:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 8011e9e:	f083 0301 	eor.w	r3, r3, #1
 8011ea2:	b2db      	uxtb	r3, r3
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d001      	beq.n	8011eac <tu_edpt_stream_write+0x64>
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	e0be      	b.n	801202a <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 8011eac:	68bb      	ldr	r3, [r7, #8]
 8011eae:	685b      	ldr	r3, [r3, #4]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d013      	beq.n	8011edc <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 8011eb4:	68bb      	ldr	r3, [r7, #8]
 8011eb6:	885b      	ldrh	r3, [r3, #2]
 8011eb8:	461a      	mov	r2, r3
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8011ebe:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8011ec0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ec4:	4293      	cmp	r3, r2
 8011ec6:	bf28      	it	cs
 8011ec8:	4613      	movcs	r3, r2
 8011eca:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 8011ecc:	68bb      	ldr	r3, [r7, #8]
 8011ece:	685b      	ldr	r3, [r3, #4]
 8011ed0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011ed2:	6879      	ldr	r1, [r7, #4]
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	f000 fd6e 	bl	80129b6 <memcpy>
 8011eda:	e001      	b.n	8011ee0 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8011ee0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ee2:	b29a      	uxth	r2, r3
 8011ee4:	7bfb      	ldrb	r3, [r7, #15]
 8011ee6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011eea:	68bb      	ldr	r3, [r7, #8]
 8011eec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011eee:	4613      	mov	r3, r2
 8011ef0:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 8011ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ef4:	781b      	ldrb	r3, [r3, #0]
 8011ef6:	f003 0301 	and.w	r3, r3, #1
 8011efa:	b2db      	uxtb	r3, r3
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d123      	bne.n	8011f48 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 8011f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f02:	685b      	ldr	r3, [r3, #4]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d10d      	bne.n	8011f24 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f0a:	7859      	ldrb	r1, [r3, #1]
 8011f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f0e:	f103 0208 	add.w	r2, r3, #8
 8011f12:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011f14:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8011f18:	2400      	movs	r4, #0
 8011f1a:	9400      	str	r4, [sp, #0]
 8011f1c:	f7fc ffca 	bl	800eeb4 <usbd_edpt_xfer_fifo>
 8011f20:	4603      	mov	r3, r0
 8011f22:	e012      	b.n	8011f4a <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f26:	7859      	ldrb	r1, [r3, #1]
 8011f28:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d002      	beq.n	8011f34 <tu_edpt_stream_write+0xec>
 8011f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f30:	685a      	ldr	r2, [r3, #4]
 8011f32:	e000      	b.n	8011f36 <tu_edpt_stream_write+0xee>
 8011f34:	2200      	movs	r2, #0
 8011f36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011f38:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8011f3c:	2400      	movs	r4, #0
 8011f3e:	9400      	str	r4, [sp, #0]
 8011f40:	f7fc ff3e 	bl	800edc0 <usbd_edpt_xfer>
 8011f44:	4603      	mov	r3, r0
 8011f46:	e000      	b.n	8011f4a <tu_edpt_stream_write+0x102>
  return false;
 8011f48:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8011f4a:	f083 0301 	eor.w	r3, r3, #1
 8011f4e:	b2db      	uxtb	r3, r3
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d00a      	beq.n	8011f6a <tu_edpt_stream_write+0x122>
 8011f54:	4b37      	ldr	r3, [pc, #220]	@ (8012034 <tu_edpt_stream_write+0x1ec>)
 8011f56:	657b      	str	r3, [r7, #84]	@ 0x54
 8011f58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	f003 0301 	and.w	r3, r3, #1
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d000      	beq.n	8011f66 <tu_edpt_stream_write+0x11e>
 8011f64:	be00      	bkpt	0x0000
 8011f66:	2300      	movs	r3, #0
 8011f68:	e05f      	b.n	801202a <tu_edpt_stream_write+0x1e2>

    return xact_len;
 8011f6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011f6c:	e05d      	b.n	801202a <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 8011f6e:	68bb      	ldr	r3, [r7, #8]
 8011f70:	3308      	adds	r3, #8
 8011f72:	683a      	ldr	r2, [r7, #0]
 8011f74:	b292      	uxth	r2, r2
 8011f76:	633b      	str	r3, [r7, #48]	@ 0x30
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011f7c:	4613      	mov	r3, r2
 8011f7e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8011f80:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8011f82:	2300      	movs	r3, #0
 8011f84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011f86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f88:	f7fa ff2c 	bl	800cde4 <tu_fifo_write_n_access_mode>
 8011f8c:	4603      	mov	r3, r0
 8011f8e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011f92:	68bb      	ldr	r3, [r7, #8]
 8011f94:	781b      	ldrb	r3, [r3, #0]
 8011f96:	f003 0302 	and.w	r3, r3, #2
 8011f9a:	b2db      	uxtb	r3, r3
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d002      	beq.n	8011fa6 <tu_edpt_stream_write+0x15e>
 8011fa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011fa4:	e000      	b.n	8011fa8 <tu_edpt_stream_write+0x160>
 8011fa6:	2340      	movs	r3, #64	@ 0x40
 8011fa8:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 8011fac:	68bb      	ldr	r3, [r7, #8]
 8011fae:	3308      	adds	r3, #8
 8011fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fb4:	8899      	ldrh	r1, [r3, #4]
 8011fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fb8:	891b      	ldrh	r3, [r3, #8]
 8011fba:	b29a      	uxth	r2, r3
 8011fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fbe:	895b      	ldrh	r3, [r3, #10]
 8011fc0:	b29b      	uxth	r3, r3
 8011fc2:	8479      	strh	r1, [r7, #34]	@ 0x22
 8011fc4:	843a      	strh	r2, [r7, #32]
 8011fc6:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8011fc8:	8c3a      	ldrh	r2, [r7, #32]
 8011fca:	8bfb      	ldrh	r3, [r7, #30]
 8011fcc:	429a      	cmp	r2, r3
 8011fce:	d304      	bcc.n	8011fda <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 8011fd0:	8c3a      	ldrh	r2, [r7, #32]
 8011fd2:	8bfb      	ldrh	r3, [r7, #30]
 8011fd4:	1ad3      	subs	r3, r2, r3
 8011fd6:	b29b      	uxth	r3, r3
 8011fd8:	e008      	b.n	8011fec <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011fda:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011fdc:	005b      	lsls	r3, r3, #1
 8011fde:	b29a      	uxth	r2, r3
 8011fe0:	8c39      	ldrh	r1, [r7, #32]
 8011fe2:	8bfb      	ldrh	r3, [r7, #30]
 8011fe4:	1acb      	subs	r3, r1, r3
 8011fe6:	b29b      	uxth	r3, r3
 8011fe8:	4413      	add	r3, r2
 8011fea:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fee:	8892      	ldrh	r2, [r2, #4]
 8011ff0:	83bb      	strh	r3, [r7, #28]
 8011ff2:	4613      	mov	r3, r2
 8011ff4:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011ff6:	8bba      	ldrh	r2, [r7, #28]
 8011ff8:	8b7b      	ldrh	r3, [r7, #26]
 8011ffa:	4293      	cmp	r3, r2
 8011ffc:	bf28      	it	cs
 8011ffe:	4613      	movcs	r3, r2
 8012000:	b29b      	uxth	r3, r3
 8012002:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8012006:	429a      	cmp	r2, r3
 8012008:	d908      	bls.n	801201c <tu_edpt_stream_write+0x1d4>
 801200a:	68bb      	ldr	r3, [r7, #8]
 801200c:	3308      	adds	r3, #8
 801200e:	617b      	str	r3, [r7, #20]
  return f->depth;
 8012010:	697b      	ldr	r3, [r7, #20]
 8012012:	889b      	ldrh	r3, [r3, #4]
 8012014:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8012018:	429a      	cmp	r2, r3
 801201a:	d904      	bls.n	8012026 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 801201c:	7bfb      	ldrb	r3, [r7, #15]
 801201e:	68b9      	ldr	r1, [r7, #8]
 8012020:	4618      	mov	r0, r3
 8012022:	f7ff fe41 	bl	8011ca8 <tu_edpt_stream_write_xfer>
    }
    return ret;
 8012026:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 801202a:	4618      	mov	r0, r3
 801202c:	3764      	adds	r7, #100	@ 0x64
 801202e:	46bd      	mov	sp, r7
 8012030:	bd90      	pop	{r4, r7, pc}
 8012032:	bf00      	nop
 8012034:	e000edf0 	.word	0xe000edf0

08012038 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 8012038:	b580      	push	{r7, lr}
 801203a:	b08a      	sub	sp, #40	@ 0x28
 801203c:	af00      	add	r7, sp, #0
 801203e:	4603      	mov	r3, r0
 8012040:	6039      	str	r1, [r7, #0]
 8012042:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	3308      	adds	r3, #8
 8012048:	623b      	str	r3, [r7, #32]
 801204a:	6a3b      	ldr	r3, [r7, #32]
 801204c:	889b      	ldrh	r3, [r3, #4]
 801204e:	2b00      	cmp	r3, #0
 8012050:	d031      	beq.n	80120b6 <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 8012052:	683b      	ldr	r3, [r7, #0]
 8012054:	3308      	adds	r3, #8
 8012056:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8012058:	69fb      	ldr	r3, [r7, #28]
 801205a:	8899      	ldrh	r1, [r3, #4]
 801205c:	69fb      	ldr	r3, [r7, #28]
 801205e:	891b      	ldrh	r3, [r3, #8]
 8012060:	b29a      	uxth	r2, r3
 8012062:	69fb      	ldr	r3, [r7, #28]
 8012064:	895b      	ldrh	r3, [r3, #10]
 8012066:	b29b      	uxth	r3, r3
 8012068:	8379      	strh	r1, [r7, #26]
 801206a:	833a      	strh	r2, [r7, #24]
 801206c:	82fb      	strh	r3, [r7, #22]
 801206e:	8b7b      	ldrh	r3, [r7, #26]
 8012070:	82bb      	strh	r3, [r7, #20]
 8012072:	8b3b      	ldrh	r3, [r7, #24]
 8012074:	827b      	strh	r3, [r7, #18]
 8012076:	8afb      	ldrh	r3, [r7, #22]
 8012078:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 801207a:	8a7a      	ldrh	r2, [r7, #18]
 801207c:	8a3b      	ldrh	r3, [r7, #16]
 801207e:	429a      	cmp	r2, r3
 8012080:	d304      	bcc.n	801208c <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8012082:	8a7a      	ldrh	r2, [r7, #18]
 8012084:	8a3b      	ldrh	r3, [r7, #16]
 8012086:	1ad3      	subs	r3, r2, r3
 8012088:	b29b      	uxth	r3, r3
 801208a:	e008      	b.n	801209e <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 801208c:	8abb      	ldrh	r3, [r7, #20]
 801208e:	005b      	lsls	r3, r3, #1
 8012090:	b29a      	uxth	r2, r3
 8012092:	8a79      	ldrh	r1, [r7, #18]
 8012094:	8a3b      	ldrh	r3, [r7, #16]
 8012096:	1acb      	subs	r3, r1, r3
 8012098:	b29b      	uxth	r3, r3
 801209a:	4413      	add	r3, r2
 801209c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801209e:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 80120a0:	8b7a      	ldrh	r2, [r7, #26]
 80120a2:	89fb      	ldrh	r3, [r7, #14]
 80120a4:	429a      	cmp	r2, r3
 80120a6:	d904      	bls.n	80120b2 <tu_edpt_stream_write_available+0x7a>
 80120a8:	8b7a      	ldrh	r2, [r7, #26]
 80120aa:	89fb      	ldrh	r3, [r7, #14]
 80120ac:	1ad3      	subs	r3, r2, r3
 80120ae:	b29b      	uxth	r3, r3
 80120b0:	e01d      	b.n	80120ee <tu_edpt_stream_write_available+0xb6>
 80120b2:	2300      	movs	r3, #0
 80120b4:	e01b      	b.n	80120ee <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 80120b6:	2301      	movs	r3, #1
 80120b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	781b      	ldrb	r3, [r3, #0]
 80120c0:	f003 0301 	and.w	r3, r3, #1
 80120c4:	b2db      	uxtb	r3, r3
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d109      	bne.n	80120de <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 80120ca:	683b      	ldr	r3, [r7, #0]
 80120cc:	785a      	ldrb	r2, [r3, #1]
 80120ce:	79fb      	ldrb	r3, [r7, #7]
 80120d0:	4611      	mov	r1, r2
 80120d2:	4618      	mov	r0, r3
 80120d4:	f7fc ff68 	bl	800efa8 <usbd_edpt_busy>
 80120d8:	4603      	mov	r3, r0
 80120da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 80120de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d001      	beq.n	80120ea <tu_edpt_stream_write_available+0xb2>
 80120e6:	2300      	movs	r3, #0
 80120e8:	e001      	b.n	80120ee <tu_edpt_stream_write_available+0xb6>
 80120ea:	683b      	ldr	r3, [r7, #0]
 80120ec:	885b      	ldrh	r3, [r3, #2]
  }
}
 80120ee:	4618      	mov	r0, r3
 80120f0:	3728      	adds	r7, #40	@ 0x28
 80120f2:	46bd      	mov	sp, r7
 80120f4:	bd80      	pop	{r7, pc}
	...

080120f8 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 80120f8:	b590      	push	{r4, r7, lr}
 80120fa:	b09f      	sub	sp, #124	@ 0x7c
 80120fc:	af02      	add	r7, sp, #8
 80120fe:	4603      	mov	r3, r0
 8012100:	6039      	str	r1, [r7, #0]
 8012102:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 8012104:	683b      	ldr	r3, [r7, #0]
 8012106:	3308      	adds	r3, #8
 8012108:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 801210a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801210c:	889b      	ldrh	r3, [r3, #4]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d16f      	bne.n	80121f2 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 8012112:	683b      	ldr	r3, [r7, #0]
 8012114:	685b      	ldr	r3, [r3, #4]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d101      	bne.n	801211e <tu_edpt_stream_read_xfer+0x26>
 801211a:	2300      	movs	r3, #0
 801211c:	e181      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
 801211e:	79fb      	ldrb	r3, [r7, #7]
 8012120:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8012124:	683b      	ldr	r3, [r7, #0]
 8012126:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 8012128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801212a:	781b      	ldrb	r3, [r3, #0]
 801212c:	f003 0301 	and.w	r3, r3, #1
 8012130:	b2db      	uxtb	r3, r3
 8012132:	2b00      	cmp	r3, #0
 8012134:	d109      	bne.n	801214a <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8012136:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012138:	785a      	ldrb	r2, [r3, #1]
 801213a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 801213e:	4611      	mov	r1, r2
 8012140:	4618      	mov	r0, r3
 8012142:	f7fc fded 	bl	800ed20 <usbd_edpt_claim>
 8012146:	4603      	mov	r3, r0
 8012148:	e000      	b.n	801214c <tu_edpt_stream_read_xfer+0x54>
  return false;
 801214a:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 801214c:	f083 0301 	eor.w	r3, r3, #1
 8012150:	b2db      	uxtb	r3, r3
 8012152:	2b00      	cmp	r3, #0
 8012154:	d001      	beq.n	801215a <tu_edpt_stream_read_xfer+0x62>
 8012156:	2300      	movs	r3, #0
 8012158:	e163      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 801215a:	683b      	ldr	r3, [r7, #0]
 801215c:	885a      	ldrh	r2, [r3, #2]
 801215e:	79fb      	ldrb	r3, [r7, #7]
 8012160:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8012164:	683b      	ldr	r3, [r7, #0]
 8012166:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012168:	4613      	mov	r3, r2
 801216a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 801216e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012170:	781b      	ldrb	r3, [r3, #0]
 8012172:	f003 0301 	and.w	r3, r3, #1
 8012176:	b2db      	uxtb	r3, r3
 8012178:	2b00      	cmp	r3, #0
 801217a:	d126      	bne.n	80121ca <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 801217c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801217e:	685b      	ldr	r3, [r3, #4]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d10e      	bne.n	80121a2 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8012184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012186:	7859      	ldrb	r1, [r3, #1]
 8012188:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801218a:	f103 0208 	add.w	r2, r3, #8
 801218e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8012192:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 8012196:	2400      	movs	r4, #0
 8012198:	9400      	str	r4, [sp, #0]
 801219a:	f7fc fe8b 	bl	800eeb4 <usbd_edpt_xfer_fifo>
 801219e:	4603      	mov	r3, r0
 80121a0:	e014      	b.n	80121cc <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 80121a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121a4:	7859      	ldrb	r1, [r3, #1]
 80121a6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d002      	beq.n	80121b4 <tu_edpt_stream_read_xfer+0xbc>
 80121ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121b0:	685a      	ldr	r2, [r3, #4]
 80121b2:	e000      	b.n	80121b6 <tu_edpt_stream_read_xfer+0xbe>
 80121b4:	2200      	movs	r2, #0
 80121b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80121ba:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 80121be:	2400      	movs	r4, #0
 80121c0:	9400      	str	r4, [sp, #0]
 80121c2:	f7fc fdfd 	bl	800edc0 <usbd_edpt_xfer>
 80121c6:	4603      	mov	r3, r0
 80121c8:	e000      	b.n	80121cc <tu_edpt_stream_read_xfer+0xd4>
  return false;
 80121ca:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 80121cc:	f083 0301 	eor.w	r3, r3, #1
 80121d0:	b2db      	uxtb	r3, r3
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d00a      	beq.n	80121ec <tu_edpt_stream_read_xfer+0xf4>
 80121d6:	4b95      	ldr	r3, [pc, #596]	@ (801242c <tu_edpt_stream_read_xfer+0x334>)
 80121d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80121da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	f003 0301 	and.w	r3, r3, #1
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d000      	beq.n	80121e8 <tu_edpt_stream_read_xfer+0xf0>
 80121e6:	be00      	bkpt	0x0000
 80121e8:	2300      	movs	r3, #0
 80121ea:	e11a      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 80121ec:	683b      	ldr	r3, [r7, #0]
 80121ee:	885b      	ldrh	r3, [r3, #2]
 80121f0:	e117      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 80121f2:	683b      	ldr	r3, [r7, #0]
 80121f4:	781b      	ldrb	r3, [r3, #0]
 80121f6:	f003 0302 	and.w	r3, r3, #2
 80121fa:	b2db      	uxtb	r3, r3
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d002      	beq.n	8012206 <tu_edpt_stream_read_xfer+0x10e>
 8012200:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012204:	e000      	b.n	8012208 <tu_edpt_stream_read_xfer+0x110>
 8012206:	2340      	movs	r3, #64	@ 0x40
 8012208:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 801220c:	683b      	ldr	r3, [r7, #0]
 801220e:	3308      	adds	r3, #8
 8012210:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8012212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012214:	8899      	ldrh	r1, [r3, #4]
 8012216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012218:	891b      	ldrh	r3, [r3, #8]
 801221a:	b29a      	uxth	r2, r3
 801221c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801221e:	895b      	ldrh	r3, [r3, #10]
 8012220:	b29b      	uxth	r3, r3
 8012222:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 8012226:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 801222a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801222c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012230:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8012232:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012236:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8012238:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801223a:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 801223c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801223e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8012240:	429a      	cmp	r2, r3
 8012242:	d304      	bcc.n	801224e <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 8012244:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8012246:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8012248:	1ad3      	subs	r3, r2, r3
 801224a:	b29b      	uxth	r3, r3
 801224c:	e008      	b.n	8012260 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 801224e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8012250:	005b      	lsls	r3, r3, #1
 8012252:	b29a      	uxth	r2, r3
 8012254:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 8012256:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8012258:	1acb      	subs	r3, r1, r3
 801225a:	b29b      	uxth	r3, r3
 801225c:	4413      	add	r3, r2
 801225e:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8012260:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8012262:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012266:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012268:	429a      	cmp	r2, r3
 801226a:	d905      	bls.n	8012278 <tu_edpt_stream_read_xfer+0x180>
 801226c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012270:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012272:	1ad3      	subs	r3, r2, r3
 8012274:	b29b      	uxth	r3, r3
 8012276:	e000      	b.n	801227a <tu_edpt_stream_read_xfer+0x182>
 8012278:	2300      	movs	r3, #0
 801227a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 801227e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8012282:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012286:	429a      	cmp	r2, r3
 8012288:	d201      	bcs.n	801228e <tu_edpt_stream_read_xfer+0x196>
 801228a:	2300      	movs	r3, #0
 801228c:	e0c9      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
 801228e:	79fb      	ldrb	r3, [r7, #7]
 8012290:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 8012298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801229a:	781b      	ldrb	r3, [r3, #0]
 801229c:	f003 0301 	and.w	r3, r3, #1
 80122a0:	b2db      	uxtb	r3, r3
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d109      	bne.n	80122ba <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 80122a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122a8:	785a      	ldrb	r2, [r3, #1]
 80122aa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80122ae:	4611      	mov	r1, r2
 80122b0:	4618      	mov	r0, r3
 80122b2:	f7fc fd35 	bl	800ed20 <usbd_edpt_claim>
 80122b6:	4603      	mov	r3, r0
 80122b8:	e000      	b.n	80122bc <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 80122ba:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 80122bc:	f083 0301 	eor.w	r3, r3, #1
 80122c0:	b2db      	uxtb	r3, r3
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d001      	beq.n	80122ca <tu_edpt_stream_read_xfer+0x1d2>
 80122c6:	2300      	movs	r3, #0
 80122c8:	e0ab      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 80122ca:	683b      	ldr	r3, [r7, #0]
 80122cc:	3308      	adds	r3, #8
 80122ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 80122d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122d2:	8899      	ldrh	r1, [r3, #4]
 80122d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122d6:	891b      	ldrh	r3, [r3, #8]
 80122d8:	b29a      	uxth	r2, r3
 80122da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122dc:	895b      	ldrh	r3, [r3, #10]
 80122de:	b29b      	uxth	r3, r3
 80122e0:	8579      	strh	r1, [r7, #42]	@ 0x2a
 80122e2:	853a      	strh	r2, [r7, #40]	@ 0x28
 80122e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80122e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80122e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80122ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80122ec:	847b      	strh	r3, [r7, #34]	@ 0x22
 80122ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80122f0:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 80122f2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80122f4:	8c3b      	ldrh	r3, [r7, #32]
 80122f6:	429a      	cmp	r2, r3
 80122f8:	d304      	bcc.n	8012304 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 80122fa:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80122fc:	8c3b      	ldrh	r3, [r7, #32]
 80122fe:	1ad3      	subs	r3, r2, r3
 8012300:	b29b      	uxth	r3, r3
 8012302:	e008      	b.n	8012316 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8012304:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012306:	005b      	lsls	r3, r3, #1
 8012308:	b29a      	uxth	r2, r3
 801230a:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 801230c:	8c3b      	ldrh	r3, [r7, #32]
 801230e:	1acb      	subs	r3, r1, r3
 8012310:	b29b      	uxth	r3, r3
 8012312:	4413      	add	r3, r2
 8012314:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8012316:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8012318:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 801231a:	8bfb      	ldrh	r3, [r7, #30]
 801231c:	429a      	cmp	r2, r3
 801231e:	d904      	bls.n	801232a <tu_edpt_stream_read_xfer+0x232>
 8012320:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8012322:	8bfb      	ldrh	r3, [r7, #30]
 8012324:	1ad3      	subs	r3, r2, r3
 8012326:	b29b      	uxth	r3, r3
 8012328:	e000      	b.n	801232c <tu_edpt_stream_read_xfer+0x234>
 801232a:	2300      	movs	r3, #0
 801232c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 8012330:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8012334:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012338:	429a      	cmp	r2, r3
 801233a:	d35d      	bcc.n	80123f8 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 801233c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012340:	425b      	negs	r3, r3
 8012342:	b29b      	uxth	r3, r3
 8012344:	b21a      	sxth	r2, r3
 8012346:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 801234a:	4013      	ands	r3, r2
 801234c:	b21b      	sxth	r3, r3
 801234e:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 8012352:	683b      	ldr	r3, [r7, #0]
 8012354:	885a      	ldrh	r2, [r3, #2]
 8012356:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801235a:	82bb      	strh	r3, [r7, #20]
 801235c:	4613      	mov	r3, r2
 801235e:	827b      	strh	r3, [r7, #18]
 8012360:	8aba      	ldrh	r2, [r7, #20]
 8012362:	8a7b      	ldrh	r3, [r7, #18]
 8012364:	4293      	cmp	r3, r2
 8012366:	bf28      	it	cs
 8012368:	4613      	movcs	r3, r2
 801236a:	b29b      	uxth	r3, r3
 801236c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8012370:	79fb      	ldrb	r3, [r7, #7]
 8012372:	777b      	strb	r3, [r7, #29]
 8012374:	683b      	ldr	r3, [r7, #0]
 8012376:	61bb      	str	r3, [r7, #24]
 8012378:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801237c:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 801237e:	69bb      	ldr	r3, [r7, #24]
 8012380:	781b      	ldrb	r3, [r3, #0]
 8012382:	f003 0301 	and.w	r3, r3, #1
 8012386:	b2db      	uxtb	r3, r3
 8012388:	2b00      	cmp	r3, #0
 801238a:	d121      	bne.n	80123d0 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 801238c:	69bb      	ldr	r3, [r7, #24]
 801238e:	685b      	ldr	r3, [r3, #4]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d10c      	bne.n	80123ae <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8012394:	69bb      	ldr	r3, [r7, #24]
 8012396:	7859      	ldrb	r1, [r3, #1]
 8012398:	69bb      	ldr	r3, [r7, #24]
 801239a:	f103 0208 	add.w	r2, r3, #8
 801239e:	8afb      	ldrh	r3, [r7, #22]
 80123a0:	7f78      	ldrb	r0, [r7, #29]
 80123a2:	2400      	movs	r4, #0
 80123a4:	9400      	str	r4, [sp, #0]
 80123a6:	f7fc fd85 	bl	800eeb4 <usbd_edpt_xfer_fifo>
 80123aa:	4603      	mov	r3, r0
 80123ac:	e011      	b.n	80123d2 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 80123ae:	69bb      	ldr	r3, [r7, #24]
 80123b0:	7859      	ldrb	r1, [r3, #1]
 80123b2:	8afb      	ldrh	r3, [r7, #22]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d002      	beq.n	80123be <tu_edpt_stream_read_xfer+0x2c6>
 80123b8:	69bb      	ldr	r3, [r7, #24]
 80123ba:	685a      	ldr	r2, [r3, #4]
 80123bc:	e000      	b.n	80123c0 <tu_edpt_stream_read_xfer+0x2c8>
 80123be:	2200      	movs	r2, #0
 80123c0:	8afb      	ldrh	r3, [r7, #22]
 80123c2:	7f78      	ldrb	r0, [r7, #29]
 80123c4:	2400      	movs	r4, #0
 80123c6:	9400      	str	r4, [sp, #0]
 80123c8:	f7fc fcfa 	bl	800edc0 <usbd_edpt_xfer>
 80123cc:	4603      	mov	r3, r0
 80123ce:	e000      	b.n	80123d2 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 80123d0:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 80123d2:	f083 0301 	eor.w	r3, r3, #1
 80123d6:	b2db      	uxtb	r3, r3
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d00a      	beq.n	80123f2 <tu_edpt_stream_read_xfer+0x2fa>
 80123dc:	4b13      	ldr	r3, [pc, #76]	@ (801242c <tu_edpt_stream_read_xfer+0x334>)
 80123de:	667b      	str	r3, [r7, #100]	@ 0x64
 80123e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	f003 0301 	and.w	r3, r3, #1
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d000      	beq.n	80123ee <tu_edpt_stream_read_xfer+0x2f6>
 80123ec:	be00      	bkpt	0x0000
 80123ee:	2300      	movs	r3, #0
 80123f0:	e017      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 80123f2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80123f6:	e014      	b.n	8012422 <tu_edpt_stream_read_xfer+0x32a>
 80123f8:	79fb      	ldrb	r3, [r7, #7]
 80123fa:	747b      	strb	r3, [r7, #17]
 80123fc:	683b      	ldr	r3, [r7, #0]
 80123fe:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	781b      	ldrb	r3, [r3, #0]
 8012404:	f003 0301 	and.w	r3, r3, #1
 8012408:	b2db      	uxtb	r3, r3
 801240a:	2b00      	cmp	r3, #0
 801240c:	d107      	bne.n	801241e <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	785a      	ldrb	r2, [r3, #1]
 8012412:	7c7b      	ldrb	r3, [r7, #17]
 8012414:	4611      	mov	r1, r2
 8012416:	4618      	mov	r0, r3
 8012418:	f7fc fcaa 	bl	800ed70 <usbd_edpt_release>
 801241c:	e000      	b.n	8012420 <tu_edpt_stream_read_xfer+0x328>
  return false;
 801241e:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 8012420:	2300      	movs	r3, #0
    }
  }
}
 8012422:	4618      	mov	r0, r3
 8012424:	3774      	adds	r7, #116	@ 0x74
 8012426:	46bd      	mov	sp, r7
 8012428:	bd90      	pop	{r4, r7, pc}
 801242a:	bf00      	nop
 801242c:	e000edf0 	.word	0xe000edf0

08012430 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 8012430:	b580      	push	{r7, lr}
 8012432:	b088      	sub	sp, #32
 8012434:	af00      	add	r7, sp, #0
 8012436:	60b9      	str	r1, [r7, #8]
 8012438:	607a      	str	r2, [r7, #4]
 801243a:	603b      	str	r3, [r7, #0]
 801243c:	4603      	mov	r3, r0
 801243e:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 8012440:	68bb      	ldr	r3, [r7, #8]
 8012442:	3308      	adds	r3, #8
 8012444:	683a      	ldr	r2, [r7, #0]
 8012446:	b292      	uxth	r2, r2
 8012448:	61bb      	str	r3, [r7, #24]
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	617b      	str	r3, [r7, #20]
 801244e:	4613      	mov	r3, r2
 8012450:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 8012452:	8a7a      	ldrh	r2, [r7, #18]
 8012454:	2300      	movs	r3, #0
 8012456:	6979      	ldr	r1, [r7, #20]
 8012458:	69b8      	ldr	r0, [r7, #24]
 801245a:	f7fa fc7f 	bl	800cd5c <tu_fifo_read_n_access_mode>
 801245e:	4603      	mov	r3, r0
 8012460:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 8012462:	7bfb      	ldrb	r3, [r7, #15]
 8012464:	68b9      	ldr	r1, [r7, #8]
 8012466:	4618      	mov	r0, r3
 8012468:	f7ff fe46 	bl	80120f8 <tu_edpt_stream_read_xfer>
  return num_read;
 801246c:	69fb      	ldr	r3, [r7, #28]
}
 801246e:	4618      	mov	r0, r3
 8012470:	3720      	adds	r7, #32
 8012472:	46bd      	mov	sp, r7
 8012474:	bd80      	pop	{r7, pc}
	...

08012478 <std>:
 8012478:	2300      	movs	r3, #0
 801247a:	b510      	push	{r4, lr}
 801247c:	4604      	mov	r4, r0
 801247e:	e9c0 3300 	strd	r3, r3, [r0]
 8012482:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012486:	6083      	str	r3, [r0, #8]
 8012488:	8181      	strh	r1, [r0, #12]
 801248a:	6643      	str	r3, [r0, #100]	@ 0x64
 801248c:	81c2      	strh	r2, [r0, #14]
 801248e:	6183      	str	r3, [r0, #24]
 8012490:	4619      	mov	r1, r3
 8012492:	2208      	movs	r2, #8
 8012494:	305c      	adds	r0, #92	@ 0x5c
 8012496:	f000 fa13 	bl	80128c0 <memset>
 801249a:	4b0d      	ldr	r3, [pc, #52]	@ (80124d0 <std+0x58>)
 801249c:	6263      	str	r3, [r4, #36]	@ 0x24
 801249e:	4b0d      	ldr	r3, [pc, #52]	@ (80124d4 <std+0x5c>)
 80124a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80124a2:	4b0d      	ldr	r3, [pc, #52]	@ (80124d8 <std+0x60>)
 80124a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80124a6:	4b0d      	ldr	r3, [pc, #52]	@ (80124dc <std+0x64>)
 80124a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80124aa:	4b0d      	ldr	r3, [pc, #52]	@ (80124e0 <std+0x68>)
 80124ac:	6224      	str	r4, [r4, #32]
 80124ae:	429c      	cmp	r4, r3
 80124b0:	d006      	beq.n	80124c0 <std+0x48>
 80124b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80124b6:	4294      	cmp	r4, r2
 80124b8:	d002      	beq.n	80124c0 <std+0x48>
 80124ba:	33d0      	adds	r3, #208	@ 0xd0
 80124bc:	429c      	cmp	r4, r3
 80124be:	d105      	bne.n	80124cc <std+0x54>
 80124c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80124c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124c8:	f000 ba72 	b.w	80129b0 <__retarget_lock_init_recursive>
 80124cc:	bd10      	pop	{r4, pc}
 80124ce:	bf00      	nop
 80124d0:	080126dd 	.word	0x080126dd
 80124d4:	080126ff 	.word	0x080126ff
 80124d8:	08012737 	.word	0x08012737
 80124dc:	0801275b 	.word	0x0801275b
 80124e0:	2000a1ac 	.word	0x2000a1ac

080124e4 <stdio_exit_handler>:
 80124e4:	4a02      	ldr	r2, [pc, #8]	@ (80124f0 <stdio_exit_handler+0xc>)
 80124e6:	4903      	ldr	r1, [pc, #12]	@ (80124f4 <stdio_exit_handler+0x10>)
 80124e8:	4803      	ldr	r0, [pc, #12]	@ (80124f8 <stdio_exit_handler+0x14>)
 80124ea:	f000 b869 	b.w	80125c0 <_fwalk_sglue>
 80124ee:	bf00      	nop
 80124f0:	20000048 	.word	0x20000048
 80124f4:	08013269 	.word	0x08013269
 80124f8:	20000058 	.word	0x20000058

080124fc <cleanup_stdio>:
 80124fc:	6841      	ldr	r1, [r0, #4]
 80124fe:	4b0c      	ldr	r3, [pc, #48]	@ (8012530 <cleanup_stdio+0x34>)
 8012500:	4299      	cmp	r1, r3
 8012502:	b510      	push	{r4, lr}
 8012504:	4604      	mov	r4, r0
 8012506:	d001      	beq.n	801250c <cleanup_stdio+0x10>
 8012508:	f000 feae 	bl	8013268 <_fflush_r>
 801250c:	68a1      	ldr	r1, [r4, #8]
 801250e:	4b09      	ldr	r3, [pc, #36]	@ (8012534 <cleanup_stdio+0x38>)
 8012510:	4299      	cmp	r1, r3
 8012512:	d002      	beq.n	801251a <cleanup_stdio+0x1e>
 8012514:	4620      	mov	r0, r4
 8012516:	f000 fea7 	bl	8013268 <_fflush_r>
 801251a:	68e1      	ldr	r1, [r4, #12]
 801251c:	4b06      	ldr	r3, [pc, #24]	@ (8012538 <cleanup_stdio+0x3c>)
 801251e:	4299      	cmp	r1, r3
 8012520:	d004      	beq.n	801252c <cleanup_stdio+0x30>
 8012522:	4620      	mov	r0, r4
 8012524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012528:	f000 be9e 	b.w	8013268 <_fflush_r>
 801252c:	bd10      	pop	{r4, pc}
 801252e:	bf00      	nop
 8012530:	2000a1ac 	.word	0x2000a1ac
 8012534:	2000a214 	.word	0x2000a214
 8012538:	2000a27c 	.word	0x2000a27c

0801253c <global_stdio_init.part.0>:
 801253c:	b510      	push	{r4, lr}
 801253e:	4b0b      	ldr	r3, [pc, #44]	@ (801256c <global_stdio_init.part.0+0x30>)
 8012540:	4c0b      	ldr	r4, [pc, #44]	@ (8012570 <global_stdio_init.part.0+0x34>)
 8012542:	4a0c      	ldr	r2, [pc, #48]	@ (8012574 <global_stdio_init.part.0+0x38>)
 8012544:	601a      	str	r2, [r3, #0]
 8012546:	4620      	mov	r0, r4
 8012548:	2200      	movs	r2, #0
 801254a:	2104      	movs	r1, #4
 801254c:	f7ff ff94 	bl	8012478 <std>
 8012550:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012554:	2201      	movs	r2, #1
 8012556:	2109      	movs	r1, #9
 8012558:	f7ff ff8e 	bl	8012478 <std>
 801255c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012560:	2202      	movs	r2, #2
 8012562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012566:	2112      	movs	r1, #18
 8012568:	f7ff bf86 	b.w	8012478 <std>
 801256c:	2000a2e4 	.word	0x2000a2e4
 8012570:	2000a1ac 	.word	0x2000a1ac
 8012574:	080124e5 	.word	0x080124e5

08012578 <__sfp_lock_acquire>:
 8012578:	4801      	ldr	r0, [pc, #4]	@ (8012580 <__sfp_lock_acquire+0x8>)
 801257a:	f000 ba1a 	b.w	80129b2 <__retarget_lock_acquire_recursive>
 801257e:	bf00      	nop
 8012580:	2000a2ed 	.word	0x2000a2ed

08012584 <__sfp_lock_release>:
 8012584:	4801      	ldr	r0, [pc, #4]	@ (801258c <__sfp_lock_release+0x8>)
 8012586:	f000 ba15 	b.w	80129b4 <__retarget_lock_release_recursive>
 801258a:	bf00      	nop
 801258c:	2000a2ed 	.word	0x2000a2ed

08012590 <__sinit>:
 8012590:	b510      	push	{r4, lr}
 8012592:	4604      	mov	r4, r0
 8012594:	f7ff fff0 	bl	8012578 <__sfp_lock_acquire>
 8012598:	6a23      	ldr	r3, [r4, #32]
 801259a:	b11b      	cbz	r3, 80125a4 <__sinit+0x14>
 801259c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80125a0:	f7ff bff0 	b.w	8012584 <__sfp_lock_release>
 80125a4:	4b04      	ldr	r3, [pc, #16]	@ (80125b8 <__sinit+0x28>)
 80125a6:	6223      	str	r3, [r4, #32]
 80125a8:	4b04      	ldr	r3, [pc, #16]	@ (80125bc <__sinit+0x2c>)
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d1f5      	bne.n	801259c <__sinit+0xc>
 80125b0:	f7ff ffc4 	bl	801253c <global_stdio_init.part.0>
 80125b4:	e7f2      	b.n	801259c <__sinit+0xc>
 80125b6:	bf00      	nop
 80125b8:	080124fd 	.word	0x080124fd
 80125bc:	2000a2e4 	.word	0x2000a2e4

080125c0 <_fwalk_sglue>:
 80125c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125c4:	4607      	mov	r7, r0
 80125c6:	4688      	mov	r8, r1
 80125c8:	4614      	mov	r4, r2
 80125ca:	2600      	movs	r6, #0
 80125cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80125d0:	f1b9 0901 	subs.w	r9, r9, #1
 80125d4:	d505      	bpl.n	80125e2 <_fwalk_sglue+0x22>
 80125d6:	6824      	ldr	r4, [r4, #0]
 80125d8:	2c00      	cmp	r4, #0
 80125da:	d1f7      	bne.n	80125cc <_fwalk_sglue+0xc>
 80125dc:	4630      	mov	r0, r6
 80125de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125e2:	89ab      	ldrh	r3, [r5, #12]
 80125e4:	2b01      	cmp	r3, #1
 80125e6:	d907      	bls.n	80125f8 <_fwalk_sglue+0x38>
 80125e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80125ec:	3301      	adds	r3, #1
 80125ee:	d003      	beq.n	80125f8 <_fwalk_sglue+0x38>
 80125f0:	4629      	mov	r1, r5
 80125f2:	4638      	mov	r0, r7
 80125f4:	47c0      	blx	r8
 80125f6:	4306      	orrs	r6, r0
 80125f8:	3568      	adds	r5, #104	@ 0x68
 80125fa:	e7e9      	b.n	80125d0 <_fwalk_sglue+0x10>

080125fc <iprintf>:
 80125fc:	b40f      	push	{r0, r1, r2, r3}
 80125fe:	b507      	push	{r0, r1, r2, lr}
 8012600:	4906      	ldr	r1, [pc, #24]	@ (801261c <iprintf+0x20>)
 8012602:	ab04      	add	r3, sp, #16
 8012604:	6808      	ldr	r0, [r1, #0]
 8012606:	f853 2b04 	ldr.w	r2, [r3], #4
 801260a:	6881      	ldr	r1, [r0, #8]
 801260c:	9301      	str	r3, [sp, #4]
 801260e:	f000 fb03 	bl	8012c18 <_vfiprintf_r>
 8012612:	b003      	add	sp, #12
 8012614:	f85d eb04 	ldr.w	lr, [sp], #4
 8012618:	b004      	add	sp, #16
 801261a:	4770      	bx	lr
 801261c:	20000054 	.word	0x20000054

08012620 <_puts_r>:
 8012620:	6a03      	ldr	r3, [r0, #32]
 8012622:	b570      	push	{r4, r5, r6, lr}
 8012624:	6884      	ldr	r4, [r0, #8]
 8012626:	4605      	mov	r5, r0
 8012628:	460e      	mov	r6, r1
 801262a:	b90b      	cbnz	r3, 8012630 <_puts_r+0x10>
 801262c:	f7ff ffb0 	bl	8012590 <__sinit>
 8012630:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012632:	07db      	lsls	r3, r3, #31
 8012634:	d405      	bmi.n	8012642 <_puts_r+0x22>
 8012636:	89a3      	ldrh	r3, [r4, #12]
 8012638:	0598      	lsls	r0, r3, #22
 801263a:	d402      	bmi.n	8012642 <_puts_r+0x22>
 801263c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801263e:	f000 f9b8 	bl	80129b2 <__retarget_lock_acquire_recursive>
 8012642:	89a3      	ldrh	r3, [r4, #12]
 8012644:	0719      	lsls	r1, r3, #28
 8012646:	d502      	bpl.n	801264e <_puts_r+0x2e>
 8012648:	6923      	ldr	r3, [r4, #16]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d135      	bne.n	80126ba <_puts_r+0x9a>
 801264e:	4621      	mov	r1, r4
 8012650:	4628      	mov	r0, r5
 8012652:	f000 f8c5 	bl	80127e0 <__swsetup_r>
 8012656:	b380      	cbz	r0, 80126ba <_puts_r+0x9a>
 8012658:	f04f 35ff 	mov.w	r5, #4294967295
 801265c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801265e:	07da      	lsls	r2, r3, #31
 8012660:	d405      	bmi.n	801266e <_puts_r+0x4e>
 8012662:	89a3      	ldrh	r3, [r4, #12]
 8012664:	059b      	lsls	r3, r3, #22
 8012666:	d402      	bmi.n	801266e <_puts_r+0x4e>
 8012668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801266a:	f000 f9a3 	bl	80129b4 <__retarget_lock_release_recursive>
 801266e:	4628      	mov	r0, r5
 8012670:	bd70      	pop	{r4, r5, r6, pc}
 8012672:	2b00      	cmp	r3, #0
 8012674:	da04      	bge.n	8012680 <_puts_r+0x60>
 8012676:	69a2      	ldr	r2, [r4, #24]
 8012678:	429a      	cmp	r2, r3
 801267a:	dc17      	bgt.n	80126ac <_puts_r+0x8c>
 801267c:	290a      	cmp	r1, #10
 801267e:	d015      	beq.n	80126ac <_puts_r+0x8c>
 8012680:	6823      	ldr	r3, [r4, #0]
 8012682:	1c5a      	adds	r2, r3, #1
 8012684:	6022      	str	r2, [r4, #0]
 8012686:	7019      	strb	r1, [r3, #0]
 8012688:	68a3      	ldr	r3, [r4, #8]
 801268a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801268e:	3b01      	subs	r3, #1
 8012690:	60a3      	str	r3, [r4, #8]
 8012692:	2900      	cmp	r1, #0
 8012694:	d1ed      	bne.n	8012672 <_puts_r+0x52>
 8012696:	2b00      	cmp	r3, #0
 8012698:	da11      	bge.n	80126be <_puts_r+0x9e>
 801269a:	4622      	mov	r2, r4
 801269c:	210a      	movs	r1, #10
 801269e:	4628      	mov	r0, r5
 80126a0:	f000 f85f 	bl	8012762 <__swbuf_r>
 80126a4:	3001      	adds	r0, #1
 80126a6:	d0d7      	beq.n	8012658 <_puts_r+0x38>
 80126a8:	250a      	movs	r5, #10
 80126aa:	e7d7      	b.n	801265c <_puts_r+0x3c>
 80126ac:	4622      	mov	r2, r4
 80126ae:	4628      	mov	r0, r5
 80126b0:	f000 f857 	bl	8012762 <__swbuf_r>
 80126b4:	3001      	adds	r0, #1
 80126b6:	d1e7      	bne.n	8012688 <_puts_r+0x68>
 80126b8:	e7ce      	b.n	8012658 <_puts_r+0x38>
 80126ba:	3e01      	subs	r6, #1
 80126bc:	e7e4      	b.n	8012688 <_puts_r+0x68>
 80126be:	6823      	ldr	r3, [r4, #0]
 80126c0:	1c5a      	adds	r2, r3, #1
 80126c2:	6022      	str	r2, [r4, #0]
 80126c4:	220a      	movs	r2, #10
 80126c6:	701a      	strb	r2, [r3, #0]
 80126c8:	e7ee      	b.n	80126a8 <_puts_r+0x88>
	...

080126cc <puts>:
 80126cc:	4b02      	ldr	r3, [pc, #8]	@ (80126d8 <puts+0xc>)
 80126ce:	4601      	mov	r1, r0
 80126d0:	6818      	ldr	r0, [r3, #0]
 80126d2:	f7ff bfa5 	b.w	8012620 <_puts_r>
 80126d6:	bf00      	nop
 80126d8:	20000054 	.word	0x20000054

080126dc <__sread>:
 80126dc:	b510      	push	{r4, lr}
 80126de:	460c      	mov	r4, r1
 80126e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126e4:	f000 f916 	bl	8012914 <_read_r>
 80126e8:	2800      	cmp	r0, #0
 80126ea:	bfab      	itete	ge
 80126ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80126ee:	89a3      	ldrhlt	r3, [r4, #12]
 80126f0:	181b      	addge	r3, r3, r0
 80126f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80126f6:	bfac      	ite	ge
 80126f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80126fa:	81a3      	strhlt	r3, [r4, #12]
 80126fc:	bd10      	pop	{r4, pc}

080126fe <__swrite>:
 80126fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012702:	461f      	mov	r7, r3
 8012704:	898b      	ldrh	r3, [r1, #12]
 8012706:	05db      	lsls	r3, r3, #23
 8012708:	4605      	mov	r5, r0
 801270a:	460c      	mov	r4, r1
 801270c:	4616      	mov	r6, r2
 801270e:	d505      	bpl.n	801271c <__swrite+0x1e>
 8012710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012714:	2302      	movs	r3, #2
 8012716:	2200      	movs	r2, #0
 8012718:	f000 f8ea 	bl	80128f0 <_lseek_r>
 801271c:	89a3      	ldrh	r3, [r4, #12]
 801271e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012722:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012726:	81a3      	strh	r3, [r4, #12]
 8012728:	4632      	mov	r2, r6
 801272a:	463b      	mov	r3, r7
 801272c:	4628      	mov	r0, r5
 801272e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012732:	f000 b901 	b.w	8012938 <_write_r>

08012736 <__sseek>:
 8012736:	b510      	push	{r4, lr}
 8012738:	460c      	mov	r4, r1
 801273a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801273e:	f000 f8d7 	bl	80128f0 <_lseek_r>
 8012742:	1c43      	adds	r3, r0, #1
 8012744:	89a3      	ldrh	r3, [r4, #12]
 8012746:	bf15      	itete	ne
 8012748:	6560      	strne	r0, [r4, #84]	@ 0x54
 801274a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801274e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012752:	81a3      	strheq	r3, [r4, #12]
 8012754:	bf18      	it	ne
 8012756:	81a3      	strhne	r3, [r4, #12]
 8012758:	bd10      	pop	{r4, pc}

0801275a <__sclose>:
 801275a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801275e:	f000 b8b7 	b.w	80128d0 <_close_r>

08012762 <__swbuf_r>:
 8012762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012764:	460e      	mov	r6, r1
 8012766:	4614      	mov	r4, r2
 8012768:	4605      	mov	r5, r0
 801276a:	b118      	cbz	r0, 8012774 <__swbuf_r+0x12>
 801276c:	6a03      	ldr	r3, [r0, #32]
 801276e:	b90b      	cbnz	r3, 8012774 <__swbuf_r+0x12>
 8012770:	f7ff ff0e 	bl	8012590 <__sinit>
 8012774:	69a3      	ldr	r3, [r4, #24]
 8012776:	60a3      	str	r3, [r4, #8]
 8012778:	89a3      	ldrh	r3, [r4, #12]
 801277a:	071a      	lsls	r2, r3, #28
 801277c:	d501      	bpl.n	8012782 <__swbuf_r+0x20>
 801277e:	6923      	ldr	r3, [r4, #16]
 8012780:	b943      	cbnz	r3, 8012794 <__swbuf_r+0x32>
 8012782:	4621      	mov	r1, r4
 8012784:	4628      	mov	r0, r5
 8012786:	f000 f82b 	bl	80127e0 <__swsetup_r>
 801278a:	b118      	cbz	r0, 8012794 <__swbuf_r+0x32>
 801278c:	f04f 37ff 	mov.w	r7, #4294967295
 8012790:	4638      	mov	r0, r7
 8012792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012794:	6823      	ldr	r3, [r4, #0]
 8012796:	6922      	ldr	r2, [r4, #16]
 8012798:	1a98      	subs	r0, r3, r2
 801279a:	6963      	ldr	r3, [r4, #20]
 801279c:	b2f6      	uxtb	r6, r6
 801279e:	4283      	cmp	r3, r0
 80127a0:	4637      	mov	r7, r6
 80127a2:	dc05      	bgt.n	80127b0 <__swbuf_r+0x4e>
 80127a4:	4621      	mov	r1, r4
 80127a6:	4628      	mov	r0, r5
 80127a8:	f000 fd5e 	bl	8013268 <_fflush_r>
 80127ac:	2800      	cmp	r0, #0
 80127ae:	d1ed      	bne.n	801278c <__swbuf_r+0x2a>
 80127b0:	68a3      	ldr	r3, [r4, #8]
 80127b2:	3b01      	subs	r3, #1
 80127b4:	60a3      	str	r3, [r4, #8]
 80127b6:	6823      	ldr	r3, [r4, #0]
 80127b8:	1c5a      	adds	r2, r3, #1
 80127ba:	6022      	str	r2, [r4, #0]
 80127bc:	701e      	strb	r6, [r3, #0]
 80127be:	6962      	ldr	r2, [r4, #20]
 80127c0:	1c43      	adds	r3, r0, #1
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d004      	beq.n	80127d0 <__swbuf_r+0x6e>
 80127c6:	89a3      	ldrh	r3, [r4, #12]
 80127c8:	07db      	lsls	r3, r3, #31
 80127ca:	d5e1      	bpl.n	8012790 <__swbuf_r+0x2e>
 80127cc:	2e0a      	cmp	r6, #10
 80127ce:	d1df      	bne.n	8012790 <__swbuf_r+0x2e>
 80127d0:	4621      	mov	r1, r4
 80127d2:	4628      	mov	r0, r5
 80127d4:	f000 fd48 	bl	8013268 <_fflush_r>
 80127d8:	2800      	cmp	r0, #0
 80127da:	d0d9      	beq.n	8012790 <__swbuf_r+0x2e>
 80127dc:	e7d6      	b.n	801278c <__swbuf_r+0x2a>
	...

080127e0 <__swsetup_r>:
 80127e0:	b538      	push	{r3, r4, r5, lr}
 80127e2:	4b29      	ldr	r3, [pc, #164]	@ (8012888 <__swsetup_r+0xa8>)
 80127e4:	4605      	mov	r5, r0
 80127e6:	6818      	ldr	r0, [r3, #0]
 80127e8:	460c      	mov	r4, r1
 80127ea:	b118      	cbz	r0, 80127f4 <__swsetup_r+0x14>
 80127ec:	6a03      	ldr	r3, [r0, #32]
 80127ee:	b90b      	cbnz	r3, 80127f4 <__swsetup_r+0x14>
 80127f0:	f7ff fece 	bl	8012590 <__sinit>
 80127f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127f8:	0719      	lsls	r1, r3, #28
 80127fa:	d422      	bmi.n	8012842 <__swsetup_r+0x62>
 80127fc:	06da      	lsls	r2, r3, #27
 80127fe:	d407      	bmi.n	8012810 <__swsetup_r+0x30>
 8012800:	2209      	movs	r2, #9
 8012802:	602a      	str	r2, [r5, #0]
 8012804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012808:	81a3      	strh	r3, [r4, #12]
 801280a:	f04f 30ff 	mov.w	r0, #4294967295
 801280e:	e033      	b.n	8012878 <__swsetup_r+0x98>
 8012810:	0758      	lsls	r0, r3, #29
 8012812:	d512      	bpl.n	801283a <__swsetup_r+0x5a>
 8012814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012816:	b141      	cbz	r1, 801282a <__swsetup_r+0x4a>
 8012818:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801281c:	4299      	cmp	r1, r3
 801281e:	d002      	beq.n	8012826 <__swsetup_r+0x46>
 8012820:	4628      	mov	r0, r5
 8012822:	f000 f8d7 	bl	80129d4 <_free_r>
 8012826:	2300      	movs	r3, #0
 8012828:	6363      	str	r3, [r4, #52]	@ 0x34
 801282a:	89a3      	ldrh	r3, [r4, #12]
 801282c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012830:	81a3      	strh	r3, [r4, #12]
 8012832:	2300      	movs	r3, #0
 8012834:	6063      	str	r3, [r4, #4]
 8012836:	6923      	ldr	r3, [r4, #16]
 8012838:	6023      	str	r3, [r4, #0]
 801283a:	89a3      	ldrh	r3, [r4, #12]
 801283c:	f043 0308 	orr.w	r3, r3, #8
 8012840:	81a3      	strh	r3, [r4, #12]
 8012842:	6923      	ldr	r3, [r4, #16]
 8012844:	b94b      	cbnz	r3, 801285a <__swsetup_r+0x7a>
 8012846:	89a3      	ldrh	r3, [r4, #12]
 8012848:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801284c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012850:	d003      	beq.n	801285a <__swsetup_r+0x7a>
 8012852:	4621      	mov	r1, r4
 8012854:	4628      	mov	r0, r5
 8012856:	f000 fd55 	bl	8013304 <__smakebuf_r>
 801285a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801285e:	f013 0201 	ands.w	r2, r3, #1
 8012862:	d00a      	beq.n	801287a <__swsetup_r+0x9a>
 8012864:	2200      	movs	r2, #0
 8012866:	60a2      	str	r2, [r4, #8]
 8012868:	6962      	ldr	r2, [r4, #20]
 801286a:	4252      	negs	r2, r2
 801286c:	61a2      	str	r2, [r4, #24]
 801286e:	6922      	ldr	r2, [r4, #16]
 8012870:	b942      	cbnz	r2, 8012884 <__swsetup_r+0xa4>
 8012872:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012876:	d1c5      	bne.n	8012804 <__swsetup_r+0x24>
 8012878:	bd38      	pop	{r3, r4, r5, pc}
 801287a:	0799      	lsls	r1, r3, #30
 801287c:	bf58      	it	pl
 801287e:	6962      	ldrpl	r2, [r4, #20]
 8012880:	60a2      	str	r2, [r4, #8]
 8012882:	e7f4      	b.n	801286e <__swsetup_r+0x8e>
 8012884:	2000      	movs	r0, #0
 8012886:	e7f7      	b.n	8012878 <__swsetup_r+0x98>
 8012888:	20000054 	.word	0x20000054

0801288c <memmove>:
 801288c:	4288      	cmp	r0, r1
 801288e:	b510      	push	{r4, lr}
 8012890:	eb01 0402 	add.w	r4, r1, r2
 8012894:	d902      	bls.n	801289c <memmove+0x10>
 8012896:	4284      	cmp	r4, r0
 8012898:	4623      	mov	r3, r4
 801289a:	d807      	bhi.n	80128ac <memmove+0x20>
 801289c:	1e43      	subs	r3, r0, #1
 801289e:	42a1      	cmp	r1, r4
 80128a0:	d008      	beq.n	80128b4 <memmove+0x28>
 80128a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80128a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80128aa:	e7f8      	b.n	801289e <memmove+0x12>
 80128ac:	4402      	add	r2, r0
 80128ae:	4601      	mov	r1, r0
 80128b0:	428a      	cmp	r2, r1
 80128b2:	d100      	bne.n	80128b6 <memmove+0x2a>
 80128b4:	bd10      	pop	{r4, pc}
 80128b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80128ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80128be:	e7f7      	b.n	80128b0 <memmove+0x24>

080128c0 <memset>:
 80128c0:	4402      	add	r2, r0
 80128c2:	4603      	mov	r3, r0
 80128c4:	4293      	cmp	r3, r2
 80128c6:	d100      	bne.n	80128ca <memset+0xa>
 80128c8:	4770      	bx	lr
 80128ca:	f803 1b01 	strb.w	r1, [r3], #1
 80128ce:	e7f9      	b.n	80128c4 <memset+0x4>

080128d0 <_close_r>:
 80128d0:	b538      	push	{r3, r4, r5, lr}
 80128d2:	4d06      	ldr	r5, [pc, #24]	@ (80128ec <_close_r+0x1c>)
 80128d4:	2300      	movs	r3, #0
 80128d6:	4604      	mov	r4, r0
 80128d8:	4608      	mov	r0, r1
 80128da:	602b      	str	r3, [r5, #0]
 80128dc:	f7ef fc19 	bl	8002112 <_close>
 80128e0:	1c43      	adds	r3, r0, #1
 80128e2:	d102      	bne.n	80128ea <_close_r+0x1a>
 80128e4:	682b      	ldr	r3, [r5, #0]
 80128e6:	b103      	cbz	r3, 80128ea <_close_r+0x1a>
 80128e8:	6023      	str	r3, [r4, #0]
 80128ea:	bd38      	pop	{r3, r4, r5, pc}
 80128ec:	2000a2e8 	.word	0x2000a2e8

080128f0 <_lseek_r>:
 80128f0:	b538      	push	{r3, r4, r5, lr}
 80128f2:	4d07      	ldr	r5, [pc, #28]	@ (8012910 <_lseek_r+0x20>)
 80128f4:	4604      	mov	r4, r0
 80128f6:	4608      	mov	r0, r1
 80128f8:	4611      	mov	r1, r2
 80128fa:	2200      	movs	r2, #0
 80128fc:	602a      	str	r2, [r5, #0]
 80128fe:	461a      	mov	r2, r3
 8012900:	f7ef fc2e 	bl	8002160 <_lseek>
 8012904:	1c43      	adds	r3, r0, #1
 8012906:	d102      	bne.n	801290e <_lseek_r+0x1e>
 8012908:	682b      	ldr	r3, [r5, #0]
 801290a:	b103      	cbz	r3, 801290e <_lseek_r+0x1e>
 801290c:	6023      	str	r3, [r4, #0]
 801290e:	bd38      	pop	{r3, r4, r5, pc}
 8012910:	2000a2e8 	.word	0x2000a2e8

08012914 <_read_r>:
 8012914:	b538      	push	{r3, r4, r5, lr}
 8012916:	4d07      	ldr	r5, [pc, #28]	@ (8012934 <_read_r+0x20>)
 8012918:	4604      	mov	r4, r0
 801291a:	4608      	mov	r0, r1
 801291c:	4611      	mov	r1, r2
 801291e:	2200      	movs	r2, #0
 8012920:	602a      	str	r2, [r5, #0]
 8012922:	461a      	mov	r2, r3
 8012924:	f7ef fbd8 	bl	80020d8 <_read>
 8012928:	1c43      	adds	r3, r0, #1
 801292a:	d102      	bne.n	8012932 <_read_r+0x1e>
 801292c:	682b      	ldr	r3, [r5, #0]
 801292e:	b103      	cbz	r3, 8012932 <_read_r+0x1e>
 8012930:	6023      	str	r3, [r4, #0]
 8012932:	bd38      	pop	{r3, r4, r5, pc}
 8012934:	2000a2e8 	.word	0x2000a2e8

08012938 <_write_r>:
 8012938:	b538      	push	{r3, r4, r5, lr}
 801293a:	4d07      	ldr	r5, [pc, #28]	@ (8012958 <_write_r+0x20>)
 801293c:	4604      	mov	r4, r0
 801293e:	4608      	mov	r0, r1
 8012940:	4611      	mov	r1, r2
 8012942:	2200      	movs	r2, #0
 8012944:	602a      	str	r2, [r5, #0]
 8012946:	461a      	mov	r2, r3
 8012948:	f7ed fe5a 	bl	8000600 <_write>
 801294c:	1c43      	adds	r3, r0, #1
 801294e:	d102      	bne.n	8012956 <_write_r+0x1e>
 8012950:	682b      	ldr	r3, [r5, #0]
 8012952:	b103      	cbz	r3, 8012956 <_write_r+0x1e>
 8012954:	6023      	str	r3, [r4, #0]
 8012956:	bd38      	pop	{r3, r4, r5, pc}
 8012958:	2000a2e8 	.word	0x2000a2e8

0801295c <__errno>:
 801295c:	4b01      	ldr	r3, [pc, #4]	@ (8012964 <__errno+0x8>)
 801295e:	6818      	ldr	r0, [r3, #0]
 8012960:	4770      	bx	lr
 8012962:	bf00      	nop
 8012964:	20000054 	.word	0x20000054

08012968 <__libc_init_array>:
 8012968:	b570      	push	{r4, r5, r6, lr}
 801296a:	4d0d      	ldr	r5, [pc, #52]	@ (80129a0 <__libc_init_array+0x38>)
 801296c:	4c0d      	ldr	r4, [pc, #52]	@ (80129a4 <__libc_init_array+0x3c>)
 801296e:	1b64      	subs	r4, r4, r5
 8012970:	10a4      	asrs	r4, r4, #2
 8012972:	2600      	movs	r6, #0
 8012974:	42a6      	cmp	r6, r4
 8012976:	d109      	bne.n	801298c <__libc_init_array+0x24>
 8012978:	4d0b      	ldr	r5, [pc, #44]	@ (80129a8 <__libc_init_array+0x40>)
 801297a:	4c0c      	ldr	r4, [pc, #48]	@ (80129ac <__libc_init_array+0x44>)
 801297c:	f000 fd30 	bl	80133e0 <_init>
 8012980:	1b64      	subs	r4, r4, r5
 8012982:	10a4      	asrs	r4, r4, #2
 8012984:	2600      	movs	r6, #0
 8012986:	42a6      	cmp	r6, r4
 8012988:	d105      	bne.n	8012996 <__libc_init_array+0x2e>
 801298a:	bd70      	pop	{r4, r5, r6, pc}
 801298c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012990:	4798      	blx	r3
 8012992:	3601      	adds	r6, #1
 8012994:	e7ee      	b.n	8012974 <__libc_init_array+0xc>
 8012996:	f855 3b04 	ldr.w	r3, [r5], #4
 801299a:	4798      	blx	r3
 801299c:	3601      	adds	r6, #1
 801299e:	e7f2      	b.n	8012986 <__libc_init_array+0x1e>
 80129a0:	08013bb8 	.word	0x08013bb8
 80129a4:	08013bb8 	.word	0x08013bb8
 80129a8:	08013bb8 	.word	0x08013bb8
 80129ac:	08013bbc 	.word	0x08013bbc

080129b0 <__retarget_lock_init_recursive>:
 80129b0:	4770      	bx	lr

080129b2 <__retarget_lock_acquire_recursive>:
 80129b2:	4770      	bx	lr

080129b4 <__retarget_lock_release_recursive>:
 80129b4:	4770      	bx	lr

080129b6 <memcpy>:
 80129b6:	440a      	add	r2, r1
 80129b8:	4291      	cmp	r1, r2
 80129ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80129be:	d100      	bne.n	80129c2 <memcpy+0xc>
 80129c0:	4770      	bx	lr
 80129c2:	b510      	push	{r4, lr}
 80129c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80129c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80129cc:	4291      	cmp	r1, r2
 80129ce:	d1f9      	bne.n	80129c4 <memcpy+0xe>
 80129d0:	bd10      	pop	{r4, pc}
	...

080129d4 <_free_r>:
 80129d4:	b538      	push	{r3, r4, r5, lr}
 80129d6:	4605      	mov	r5, r0
 80129d8:	2900      	cmp	r1, #0
 80129da:	d041      	beq.n	8012a60 <_free_r+0x8c>
 80129dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129e0:	1f0c      	subs	r4, r1, #4
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	bfb8      	it	lt
 80129e6:	18e4      	addlt	r4, r4, r3
 80129e8:	f000 f8e0 	bl	8012bac <__malloc_lock>
 80129ec:	4a1d      	ldr	r2, [pc, #116]	@ (8012a64 <_free_r+0x90>)
 80129ee:	6813      	ldr	r3, [r2, #0]
 80129f0:	b933      	cbnz	r3, 8012a00 <_free_r+0x2c>
 80129f2:	6063      	str	r3, [r4, #4]
 80129f4:	6014      	str	r4, [r2, #0]
 80129f6:	4628      	mov	r0, r5
 80129f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129fc:	f000 b8dc 	b.w	8012bb8 <__malloc_unlock>
 8012a00:	42a3      	cmp	r3, r4
 8012a02:	d908      	bls.n	8012a16 <_free_r+0x42>
 8012a04:	6820      	ldr	r0, [r4, #0]
 8012a06:	1821      	adds	r1, r4, r0
 8012a08:	428b      	cmp	r3, r1
 8012a0a:	bf01      	itttt	eq
 8012a0c:	6819      	ldreq	r1, [r3, #0]
 8012a0e:	685b      	ldreq	r3, [r3, #4]
 8012a10:	1809      	addeq	r1, r1, r0
 8012a12:	6021      	streq	r1, [r4, #0]
 8012a14:	e7ed      	b.n	80129f2 <_free_r+0x1e>
 8012a16:	461a      	mov	r2, r3
 8012a18:	685b      	ldr	r3, [r3, #4]
 8012a1a:	b10b      	cbz	r3, 8012a20 <_free_r+0x4c>
 8012a1c:	42a3      	cmp	r3, r4
 8012a1e:	d9fa      	bls.n	8012a16 <_free_r+0x42>
 8012a20:	6811      	ldr	r1, [r2, #0]
 8012a22:	1850      	adds	r0, r2, r1
 8012a24:	42a0      	cmp	r0, r4
 8012a26:	d10b      	bne.n	8012a40 <_free_r+0x6c>
 8012a28:	6820      	ldr	r0, [r4, #0]
 8012a2a:	4401      	add	r1, r0
 8012a2c:	1850      	adds	r0, r2, r1
 8012a2e:	4283      	cmp	r3, r0
 8012a30:	6011      	str	r1, [r2, #0]
 8012a32:	d1e0      	bne.n	80129f6 <_free_r+0x22>
 8012a34:	6818      	ldr	r0, [r3, #0]
 8012a36:	685b      	ldr	r3, [r3, #4]
 8012a38:	6053      	str	r3, [r2, #4]
 8012a3a:	4408      	add	r0, r1
 8012a3c:	6010      	str	r0, [r2, #0]
 8012a3e:	e7da      	b.n	80129f6 <_free_r+0x22>
 8012a40:	d902      	bls.n	8012a48 <_free_r+0x74>
 8012a42:	230c      	movs	r3, #12
 8012a44:	602b      	str	r3, [r5, #0]
 8012a46:	e7d6      	b.n	80129f6 <_free_r+0x22>
 8012a48:	6820      	ldr	r0, [r4, #0]
 8012a4a:	1821      	adds	r1, r4, r0
 8012a4c:	428b      	cmp	r3, r1
 8012a4e:	bf04      	itt	eq
 8012a50:	6819      	ldreq	r1, [r3, #0]
 8012a52:	685b      	ldreq	r3, [r3, #4]
 8012a54:	6063      	str	r3, [r4, #4]
 8012a56:	bf04      	itt	eq
 8012a58:	1809      	addeq	r1, r1, r0
 8012a5a:	6021      	streq	r1, [r4, #0]
 8012a5c:	6054      	str	r4, [r2, #4]
 8012a5e:	e7ca      	b.n	80129f6 <_free_r+0x22>
 8012a60:	bd38      	pop	{r3, r4, r5, pc}
 8012a62:	bf00      	nop
 8012a64:	2000a2f4 	.word	0x2000a2f4

08012a68 <sbrk_aligned>:
 8012a68:	b570      	push	{r4, r5, r6, lr}
 8012a6a:	4e0f      	ldr	r6, [pc, #60]	@ (8012aa8 <sbrk_aligned+0x40>)
 8012a6c:	460c      	mov	r4, r1
 8012a6e:	6831      	ldr	r1, [r6, #0]
 8012a70:	4605      	mov	r5, r0
 8012a72:	b911      	cbnz	r1, 8012a7a <sbrk_aligned+0x12>
 8012a74:	f000 fca4 	bl	80133c0 <_sbrk_r>
 8012a78:	6030      	str	r0, [r6, #0]
 8012a7a:	4621      	mov	r1, r4
 8012a7c:	4628      	mov	r0, r5
 8012a7e:	f000 fc9f 	bl	80133c0 <_sbrk_r>
 8012a82:	1c43      	adds	r3, r0, #1
 8012a84:	d103      	bne.n	8012a8e <sbrk_aligned+0x26>
 8012a86:	f04f 34ff 	mov.w	r4, #4294967295
 8012a8a:	4620      	mov	r0, r4
 8012a8c:	bd70      	pop	{r4, r5, r6, pc}
 8012a8e:	1cc4      	adds	r4, r0, #3
 8012a90:	f024 0403 	bic.w	r4, r4, #3
 8012a94:	42a0      	cmp	r0, r4
 8012a96:	d0f8      	beq.n	8012a8a <sbrk_aligned+0x22>
 8012a98:	1a21      	subs	r1, r4, r0
 8012a9a:	4628      	mov	r0, r5
 8012a9c:	f000 fc90 	bl	80133c0 <_sbrk_r>
 8012aa0:	3001      	adds	r0, #1
 8012aa2:	d1f2      	bne.n	8012a8a <sbrk_aligned+0x22>
 8012aa4:	e7ef      	b.n	8012a86 <sbrk_aligned+0x1e>
 8012aa6:	bf00      	nop
 8012aa8:	2000a2f0 	.word	0x2000a2f0

08012aac <_malloc_r>:
 8012aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ab0:	1ccd      	adds	r5, r1, #3
 8012ab2:	f025 0503 	bic.w	r5, r5, #3
 8012ab6:	3508      	adds	r5, #8
 8012ab8:	2d0c      	cmp	r5, #12
 8012aba:	bf38      	it	cc
 8012abc:	250c      	movcc	r5, #12
 8012abe:	2d00      	cmp	r5, #0
 8012ac0:	4606      	mov	r6, r0
 8012ac2:	db01      	blt.n	8012ac8 <_malloc_r+0x1c>
 8012ac4:	42a9      	cmp	r1, r5
 8012ac6:	d904      	bls.n	8012ad2 <_malloc_r+0x26>
 8012ac8:	230c      	movs	r3, #12
 8012aca:	6033      	str	r3, [r6, #0]
 8012acc:	2000      	movs	r0, #0
 8012ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ad2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012ba8 <_malloc_r+0xfc>
 8012ad6:	f000 f869 	bl	8012bac <__malloc_lock>
 8012ada:	f8d8 3000 	ldr.w	r3, [r8]
 8012ade:	461c      	mov	r4, r3
 8012ae0:	bb44      	cbnz	r4, 8012b34 <_malloc_r+0x88>
 8012ae2:	4629      	mov	r1, r5
 8012ae4:	4630      	mov	r0, r6
 8012ae6:	f7ff ffbf 	bl	8012a68 <sbrk_aligned>
 8012aea:	1c43      	adds	r3, r0, #1
 8012aec:	4604      	mov	r4, r0
 8012aee:	d158      	bne.n	8012ba2 <_malloc_r+0xf6>
 8012af0:	f8d8 4000 	ldr.w	r4, [r8]
 8012af4:	4627      	mov	r7, r4
 8012af6:	2f00      	cmp	r7, #0
 8012af8:	d143      	bne.n	8012b82 <_malloc_r+0xd6>
 8012afa:	2c00      	cmp	r4, #0
 8012afc:	d04b      	beq.n	8012b96 <_malloc_r+0xea>
 8012afe:	6823      	ldr	r3, [r4, #0]
 8012b00:	4639      	mov	r1, r7
 8012b02:	4630      	mov	r0, r6
 8012b04:	eb04 0903 	add.w	r9, r4, r3
 8012b08:	f000 fc5a 	bl	80133c0 <_sbrk_r>
 8012b0c:	4581      	cmp	r9, r0
 8012b0e:	d142      	bne.n	8012b96 <_malloc_r+0xea>
 8012b10:	6821      	ldr	r1, [r4, #0]
 8012b12:	1a6d      	subs	r5, r5, r1
 8012b14:	4629      	mov	r1, r5
 8012b16:	4630      	mov	r0, r6
 8012b18:	f7ff ffa6 	bl	8012a68 <sbrk_aligned>
 8012b1c:	3001      	adds	r0, #1
 8012b1e:	d03a      	beq.n	8012b96 <_malloc_r+0xea>
 8012b20:	6823      	ldr	r3, [r4, #0]
 8012b22:	442b      	add	r3, r5
 8012b24:	6023      	str	r3, [r4, #0]
 8012b26:	f8d8 3000 	ldr.w	r3, [r8]
 8012b2a:	685a      	ldr	r2, [r3, #4]
 8012b2c:	bb62      	cbnz	r2, 8012b88 <_malloc_r+0xdc>
 8012b2e:	f8c8 7000 	str.w	r7, [r8]
 8012b32:	e00f      	b.n	8012b54 <_malloc_r+0xa8>
 8012b34:	6822      	ldr	r2, [r4, #0]
 8012b36:	1b52      	subs	r2, r2, r5
 8012b38:	d420      	bmi.n	8012b7c <_malloc_r+0xd0>
 8012b3a:	2a0b      	cmp	r2, #11
 8012b3c:	d917      	bls.n	8012b6e <_malloc_r+0xc2>
 8012b3e:	1961      	adds	r1, r4, r5
 8012b40:	42a3      	cmp	r3, r4
 8012b42:	6025      	str	r5, [r4, #0]
 8012b44:	bf18      	it	ne
 8012b46:	6059      	strne	r1, [r3, #4]
 8012b48:	6863      	ldr	r3, [r4, #4]
 8012b4a:	bf08      	it	eq
 8012b4c:	f8c8 1000 	streq.w	r1, [r8]
 8012b50:	5162      	str	r2, [r4, r5]
 8012b52:	604b      	str	r3, [r1, #4]
 8012b54:	4630      	mov	r0, r6
 8012b56:	f000 f82f 	bl	8012bb8 <__malloc_unlock>
 8012b5a:	f104 000b 	add.w	r0, r4, #11
 8012b5e:	1d23      	adds	r3, r4, #4
 8012b60:	f020 0007 	bic.w	r0, r0, #7
 8012b64:	1ac2      	subs	r2, r0, r3
 8012b66:	bf1c      	itt	ne
 8012b68:	1a1b      	subne	r3, r3, r0
 8012b6a:	50a3      	strne	r3, [r4, r2]
 8012b6c:	e7af      	b.n	8012ace <_malloc_r+0x22>
 8012b6e:	6862      	ldr	r2, [r4, #4]
 8012b70:	42a3      	cmp	r3, r4
 8012b72:	bf0c      	ite	eq
 8012b74:	f8c8 2000 	streq.w	r2, [r8]
 8012b78:	605a      	strne	r2, [r3, #4]
 8012b7a:	e7eb      	b.n	8012b54 <_malloc_r+0xa8>
 8012b7c:	4623      	mov	r3, r4
 8012b7e:	6864      	ldr	r4, [r4, #4]
 8012b80:	e7ae      	b.n	8012ae0 <_malloc_r+0x34>
 8012b82:	463c      	mov	r4, r7
 8012b84:	687f      	ldr	r7, [r7, #4]
 8012b86:	e7b6      	b.n	8012af6 <_malloc_r+0x4a>
 8012b88:	461a      	mov	r2, r3
 8012b8a:	685b      	ldr	r3, [r3, #4]
 8012b8c:	42a3      	cmp	r3, r4
 8012b8e:	d1fb      	bne.n	8012b88 <_malloc_r+0xdc>
 8012b90:	2300      	movs	r3, #0
 8012b92:	6053      	str	r3, [r2, #4]
 8012b94:	e7de      	b.n	8012b54 <_malloc_r+0xa8>
 8012b96:	230c      	movs	r3, #12
 8012b98:	6033      	str	r3, [r6, #0]
 8012b9a:	4630      	mov	r0, r6
 8012b9c:	f000 f80c 	bl	8012bb8 <__malloc_unlock>
 8012ba0:	e794      	b.n	8012acc <_malloc_r+0x20>
 8012ba2:	6005      	str	r5, [r0, #0]
 8012ba4:	e7d6      	b.n	8012b54 <_malloc_r+0xa8>
 8012ba6:	bf00      	nop
 8012ba8:	2000a2f4 	.word	0x2000a2f4

08012bac <__malloc_lock>:
 8012bac:	4801      	ldr	r0, [pc, #4]	@ (8012bb4 <__malloc_lock+0x8>)
 8012bae:	f7ff bf00 	b.w	80129b2 <__retarget_lock_acquire_recursive>
 8012bb2:	bf00      	nop
 8012bb4:	2000a2ec 	.word	0x2000a2ec

08012bb8 <__malloc_unlock>:
 8012bb8:	4801      	ldr	r0, [pc, #4]	@ (8012bc0 <__malloc_unlock+0x8>)
 8012bba:	f7ff befb 	b.w	80129b4 <__retarget_lock_release_recursive>
 8012bbe:	bf00      	nop
 8012bc0:	2000a2ec 	.word	0x2000a2ec

08012bc4 <__sfputc_r>:
 8012bc4:	6893      	ldr	r3, [r2, #8]
 8012bc6:	3b01      	subs	r3, #1
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	b410      	push	{r4}
 8012bcc:	6093      	str	r3, [r2, #8]
 8012bce:	da08      	bge.n	8012be2 <__sfputc_r+0x1e>
 8012bd0:	6994      	ldr	r4, [r2, #24]
 8012bd2:	42a3      	cmp	r3, r4
 8012bd4:	db01      	blt.n	8012bda <__sfputc_r+0x16>
 8012bd6:	290a      	cmp	r1, #10
 8012bd8:	d103      	bne.n	8012be2 <__sfputc_r+0x1e>
 8012bda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012bde:	f7ff bdc0 	b.w	8012762 <__swbuf_r>
 8012be2:	6813      	ldr	r3, [r2, #0]
 8012be4:	1c58      	adds	r0, r3, #1
 8012be6:	6010      	str	r0, [r2, #0]
 8012be8:	7019      	strb	r1, [r3, #0]
 8012bea:	4608      	mov	r0, r1
 8012bec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012bf0:	4770      	bx	lr

08012bf2 <__sfputs_r>:
 8012bf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bf4:	4606      	mov	r6, r0
 8012bf6:	460f      	mov	r7, r1
 8012bf8:	4614      	mov	r4, r2
 8012bfa:	18d5      	adds	r5, r2, r3
 8012bfc:	42ac      	cmp	r4, r5
 8012bfe:	d101      	bne.n	8012c04 <__sfputs_r+0x12>
 8012c00:	2000      	movs	r0, #0
 8012c02:	e007      	b.n	8012c14 <__sfputs_r+0x22>
 8012c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c08:	463a      	mov	r2, r7
 8012c0a:	4630      	mov	r0, r6
 8012c0c:	f7ff ffda 	bl	8012bc4 <__sfputc_r>
 8012c10:	1c43      	adds	r3, r0, #1
 8012c12:	d1f3      	bne.n	8012bfc <__sfputs_r+0xa>
 8012c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012c18 <_vfiprintf_r>:
 8012c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c1c:	460d      	mov	r5, r1
 8012c1e:	b09d      	sub	sp, #116	@ 0x74
 8012c20:	4614      	mov	r4, r2
 8012c22:	4698      	mov	r8, r3
 8012c24:	4606      	mov	r6, r0
 8012c26:	b118      	cbz	r0, 8012c30 <_vfiprintf_r+0x18>
 8012c28:	6a03      	ldr	r3, [r0, #32]
 8012c2a:	b90b      	cbnz	r3, 8012c30 <_vfiprintf_r+0x18>
 8012c2c:	f7ff fcb0 	bl	8012590 <__sinit>
 8012c30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c32:	07d9      	lsls	r1, r3, #31
 8012c34:	d405      	bmi.n	8012c42 <_vfiprintf_r+0x2a>
 8012c36:	89ab      	ldrh	r3, [r5, #12]
 8012c38:	059a      	lsls	r2, r3, #22
 8012c3a:	d402      	bmi.n	8012c42 <_vfiprintf_r+0x2a>
 8012c3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012c3e:	f7ff feb8 	bl	80129b2 <__retarget_lock_acquire_recursive>
 8012c42:	89ab      	ldrh	r3, [r5, #12]
 8012c44:	071b      	lsls	r3, r3, #28
 8012c46:	d501      	bpl.n	8012c4c <_vfiprintf_r+0x34>
 8012c48:	692b      	ldr	r3, [r5, #16]
 8012c4a:	b99b      	cbnz	r3, 8012c74 <_vfiprintf_r+0x5c>
 8012c4c:	4629      	mov	r1, r5
 8012c4e:	4630      	mov	r0, r6
 8012c50:	f7ff fdc6 	bl	80127e0 <__swsetup_r>
 8012c54:	b170      	cbz	r0, 8012c74 <_vfiprintf_r+0x5c>
 8012c56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c58:	07dc      	lsls	r4, r3, #31
 8012c5a:	d504      	bpl.n	8012c66 <_vfiprintf_r+0x4e>
 8012c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8012c60:	b01d      	add	sp, #116	@ 0x74
 8012c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c66:	89ab      	ldrh	r3, [r5, #12]
 8012c68:	0598      	lsls	r0, r3, #22
 8012c6a:	d4f7      	bmi.n	8012c5c <_vfiprintf_r+0x44>
 8012c6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012c6e:	f7ff fea1 	bl	80129b4 <__retarget_lock_release_recursive>
 8012c72:	e7f3      	b.n	8012c5c <_vfiprintf_r+0x44>
 8012c74:	2300      	movs	r3, #0
 8012c76:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c78:	2320      	movs	r3, #32
 8012c7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012c7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c82:	2330      	movs	r3, #48	@ 0x30
 8012c84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012e34 <_vfiprintf_r+0x21c>
 8012c88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012c8c:	f04f 0901 	mov.w	r9, #1
 8012c90:	4623      	mov	r3, r4
 8012c92:	469a      	mov	sl, r3
 8012c94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c98:	b10a      	cbz	r2, 8012c9e <_vfiprintf_r+0x86>
 8012c9a:	2a25      	cmp	r2, #37	@ 0x25
 8012c9c:	d1f9      	bne.n	8012c92 <_vfiprintf_r+0x7a>
 8012c9e:	ebba 0b04 	subs.w	fp, sl, r4
 8012ca2:	d00b      	beq.n	8012cbc <_vfiprintf_r+0xa4>
 8012ca4:	465b      	mov	r3, fp
 8012ca6:	4622      	mov	r2, r4
 8012ca8:	4629      	mov	r1, r5
 8012caa:	4630      	mov	r0, r6
 8012cac:	f7ff ffa1 	bl	8012bf2 <__sfputs_r>
 8012cb0:	3001      	adds	r0, #1
 8012cb2:	f000 80a7 	beq.w	8012e04 <_vfiprintf_r+0x1ec>
 8012cb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012cb8:	445a      	add	r2, fp
 8012cba:	9209      	str	r2, [sp, #36]	@ 0x24
 8012cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	f000 809f 	beq.w	8012e04 <_vfiprintf_r+0x1ec>
 8012cc6:	2300      	movs	r3, #0
 8012cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8012ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012cd0:	f10a 0a01 	add.w	sl, sl, #1
 8012cd4:	9304      	str	r3, [sp, #16]
 8012cd6:	9307      	str	r3, [sp, #28]
 8012cd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012cdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8012cde:	4654      	mov	r4, sl
 8012ce0:	2205      	movs	r2, #5
 8012ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012ce6:	4853      	ldr	r0, [pc, #332]	@ (8012e34 <_vfiprintf_r+0x21c>)
 8012ce8:	f7ed fa82 	bl	80001f0 <memchr>
 8012cec:	9a04      	ldr	r2, [sp, #16]
 8012cee:	b9d8      	cbnz	r0, 8012d28 <_vfiprintf_r+0x110>
 8012cf0:	06d1      	lsls	r1, r2, #27
 8012cf2:	bf44      	itt	mi
 8012cf4:	2320      	movmi	r3, #32
 8012cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012cfa:	0713      	lsls	r3, r2, #28
 8012cfc:	bf44      	itt	mi
 8012cfe:	232b      	movmi	r3, #43	@ 0x2b
 8012d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012d04:	f89a 3000 	ldrb.w	r3, [sl]
 8012d08:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d0a:	d015      	beq.n	8012d38 <_vfiprintf_r+0x120>
 8012d0c:	9a07      	ldr	r2, [sp, #28]
 8012d0e:	4654      	mov	r4, sl
 8012d10:	2000      	movs	r0, #0
 8012d12:	f04f 0c0a 	mov.w	ip, #10
 8012d16:	4621      	mov	r1, r4
 8012d18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d1c:	3b30      	subs	r3, #48	@ 0x30
 8012d1e:	2b09      	cmp	r3, #9
 8012d20:	d94b      	bls.n	8012dba <_vfiprintf_r+0x1a2>
 8012d22:	b1b0      	cbz	r0, 8012d52 <_vfiprintf_r+0x13a>
 8012d24:	9207      	str	r2, [sp, #28]
 8012d26:	e014      	b.n	8012d52 <_vfiprintf_r+0x13a>
 8012d28:	eba0 0308 	sub.w	r3, r0, r8
 8012d2c:	fa09 f303 	lsl.w	r3, r9, r3
 8012d30:	4313      	orrs	r3, r2
 8012d32:	9304      	str	r3, [sp, #16]
 8012d34:	46a2      	mov	sl, r4
 8012d36:	e7d2      	b.n	8012cde <_vfiprintf_r+0xc6>
 8012d38:	9b03      	ldr	r3, [sp, #12]
 8012d3a:	1d19      	adds	r1, r3, #4
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	9103      	str	r1, [sp, #12]
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	bfbb      	ittet	lt
 8012d44:	425b      	neglt	r3, r3
 8012d46:	f042 0202 	orrlt.w	r2, r2, #2
 8012d4a:	9307      	strge	r3, [sp, #28]
 8012d4c:	9307      	strlt	r3, [sp, #28]
 8012d4e:	bfb8      	it	lt
 8012d50:	9204      	strlt	r2, [sp, #16]
 8012d52:	7823      	ldrb	r3, [r4, #0]
 8012d54:	2b2e      	cmp	r3, #46	@ 0x2e
 8012d56:	d10a      	bne.n	8012d6e <_vfiprintf_r+0x156>
 8012d58:	7863      	ldrb	r3, [r4, #1]
 8012d5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d5c:	d132      	bne.n	8012dc4 <_vfiprintf_r+0x1ac>
 8012d5e:	9b03      	ldr	r3, [sp, #12]
 8012d60:	1d1a      	adds	r2, r3, #4
 8012d62:	681b      	ldr	r3, [r3, #0]
 8012d64:	9203      	str	r2, [sp, #12]
 8012d66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012d6a:	3402      	adds	r4, #2
 8012d6c:	9305      	str	r3, [sp, #20]
 8012d6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012e44 <_vfiprintf_r+0x22c>
 8012d72:	7821      	ldrb	r1, [r4, #0]
 8012d74:	2203      	movs	r2, #3
 8012d76:	4650      	mov	r0, sl
 8012d78:	f7ed fa3a 	bl	80001f0 <memchr>
 8012d7c:	b138      	cbz	r0, 8012d8e <_vfiprintf_r+0x176>
 8012d7e:	9b04      	ldr	r3, [sp, #16]
 8012d80:	eba0 000a 	sub.w	r0, r0, sl
 8012d84:	2240      	movs	r2, #64	@ 0x40
 8012d86:	4082      	lsls	r2, r0
 8012d88:	4313      	orrs	r3, r2
 8012d8a:	3401      	adds	r4, #1
 8012d8c:	9304      	str	r3, [sp, #16]
 8012d8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d92:	4829      	ldr	r0, [pc, #164]	@ (8012e38 <_vfiprintf_r+0x220>)
 8012d94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012d98:	2206      	movs	r2, #6
 8012d9a:	f7ed fa29 	bl	80001f0 <memchr>
 8012d9e:	2800      	cmp	r0, #0
 8012da0:	d03f      	beq.n	8012e22 <_vfiprintf_r+0x20a>
 8012da2:	4b26      	ldr	r3, [pc, #152]	@ (8012e3c <_vfiprintf_r+0x224>)
 8012da4:	bb1b      	cbnz	r3, 8012dee <_vfiprintf_r+0x1d6>
 8012da6:	9b03      	ldr	r3, [sp, #12]
 8012da8:	3307      	adds	r3, #7
 8012daa:	f023 0307 	bic.w	r3, r3, #7
 8012dae:	3308      	adds	r3, #8
 8012db0:	9303      	str	r3, [sp, #12]
 8012db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012db4:	443b      	add	r3, r7
 8012db6:	9309      	str	r3, [sp, #36]	@ 0x24
 8012db8:	e76a      	b.n	8012c90 <_vfiprintf_r+0x78>
 8012dba:	fb0c 3202 	mla	r2, ip, r2, r3
 8012dbe:	460c      	mov	r4, r1
 8012dc0:	2001      	movs	r0, #1
 8012dc2:	e7a8      	b.n	8012d16 <_vfiprintf_r+0xfe>
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	3401      	adds	r4, #1
 8012dc8:	9305      	str	r3, [sp, #20]
 8012dca:	4619      	mov	r1, r3
 8012dcc:	f04f 0c0a 	mov.w	ip, #10
 8012dd0:	4620      	mov	r0, r4
 8012dd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012dd6:	3a30      	subs	r2, #48	@ 0x30
 8012dd8:	2a09      	cmp	r2, #9
 8012dda:	d903      	bls.n	8012de4 <_vfiprintf_r+0x1cc>
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d0c6      	beq.n	8012d6e <_vfiprintf_r+0x156>
 8012de0:	9105      	str	r1, [sp, #20]
 8012de2:	e7c4      	b.n	8012d6e <_vfiprintf_r+0x156>
 8012de4:	fb0c 2101 	mla	r1, ip, r1, r2
 8012de8:	4604      	mov	r4, r0
 8012dea:	2301      	movs	r3, #1
 8012dec:	e7f0      	b.n	8012dd0 <_vfiprintf_r+0x1b8>
 8012dee:	ab03      	add	r3, sp, #12
 8012df0:	9300      	str	r3, [sp, #0]
 8012df2:	462a      	mov	r2, r5
 8012df4:	4b12      	ldr	r3, [pc, #72]	@ (8012e40 <_vfiprintf_r+0x228>)
 8012df6:	a904      	add	r1, sp, #16
 8012df8:	4630      	mov	r0, r6
 8012dfa:	f3af 8000 	nop.w
 8012dfe:	4607      	mov	r7, r0
 8012e00:	1c78      	adds	r0, r7, #1
 8012e02:	d1d6      	bne.n	8012db2 <_vfiprintf_r+0x19a>
 8012e04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012e06:	07d9      	lsls	r1, r3, #31
 8012e08:	d405      	bmi.n	8012e16 <_vfiprintf_r+0x1fe>
 8012e0a:	89ab      	ldrh	r3, [r5, #12]
 8012e0c:	059a      	lsls	r2, r3, #22
 8012e0e:	d402      	bmi.n	8012e16 <_vfiprintf_r+0x1fe>
 8012e10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012e12:	f7ff fdcf 	bl	80129b4 <__retarget_lock_release_recursive>
 8012e16:	89ab      	ldrh	r3, [r5, #12]
 8012e18:	065b      	lsls	r3, r3, #25
 8012e1a:	f53f af1f 	bmi.w	8012c5c <_vfiprintf_r+0x44>
 8012e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012e20:	e71e      	b.n	8012c60 <_vfiprintf_r+0x48>
 8012e22:	ab03      	add	r3, sp, #12
 8012e24:	9300      	str	r3, [sp, #0]
 8012e26:	462a      	mov	r2, r5
 8012e28:	4b05      	ldr	r3, [pc, #20]	@ (8012e40 <_vfiprintf_r+0x228>)
 8012e2a:	a904      	add	r1, sp, #16
 8012e2c:	4630      	mov	r0, r6
 8012e2e:	f000 f879 	bl	8012f24 <_printf_i>
 8012e32:	e7e4      	b.n	8012dfe <_vfiprintf_r+0x1e6>
 8012e34:	08013b7c 	.word	0x08013b7c
 8012e38:	08013b86 	.word	0x08013b86
 8012e3c:	00000000 	.word	0x00000000
 8012e40:	08012bf3 	.word	0x08012bf3
 8012e44:	08013b82 	.word	0x08013b82

08012e48 <_printf_common>:
 8012e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e4c:	4616      	mov	r6, r2
 8012e4e:	4698      	mov	r8, r3
 8012e50:	688a      	ldr	r2, [r1, #8]
 8012e52:	690b      	ldr	r3, [r1, #16]
 8012e54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012e58:	4293      	cmp	r3, r2
 8012e5a:	bfb8      	it	lt
 8012e5c:	4613      	movlt	r3, r2
 8012e5e:	6033      	str	r3, [r6, #0]
 8012e60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012e64:	4607      	mov	r7, r0
 8012e66:	460c      	mov	r4, r1
 8012e68:	b10a      	cbz	r2, 8012e6e <_printf_common+0x26>
 8012e6a:	3301      	adds	r3, #1
 8012e6c:	6033      	str	r3, [r6, #0]
 8012e6e:	6823      	ldr	r3, [r4, #0]
 8012e70:	0699      	lsls	r1, r3, #26
 8012e72:	bf42      	ittt	mi
 8012e74:	6833      	ldrmi	r3, [r6, #0]
 8012e76:	3302      	addmi	r3, #2
 8012e78:	6033      	strmi	r3, [r6, #0]
 8012e7a:	6825      	ldr	r5, [r4, #0]
 8012e7c:	f015 0506 	ands.w	r5, r5, #6
 8012e80:	d106      	bne.n	8012e90 <_printf_common+0x48>
 8012e82:	f104 0a19 	add.w	sl, r4, #25
 8012e86:	68e3      	ldr	r3, [r4, #12]
 8012e88:	6832      	ldr	r2, [r6, #0]
 8012e8a:	1a9b      	subs	r3, r3, r2
 8012e8c:	42ab      	cmp	r3, r5
 8012e8e:	dc26      	bgt.n	8012ede <_printf_common+0x96>
 8012e90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012e94:	6822      	ldr	r2, [r4, #0]
 8012e96:	3b00      	subs	r3, #0
 8012e98:	bf18      	it	ne
 8012e9a:	2301      	movne	r3, #1
 8012e9c:	0692      	lsls	r2, r2, #26
 8012e9e:	d42b      	bmi.n	8012ef8 <_printf_common+0xb0>
 8012ea0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012ea4:	4641      	mov	r1, r8
 8012ea6:	4638      	mov	r0, r7
 8012ea8:	47c8      	blx	r9
 8012eaa:	3001      	adds	r0, #1
 8012eac:	d01e      	beq.n	8012eec <_printf_common+0xa4>
 8012eae:	6823      	ldr	r3, [r4, #0]
 8012eb0:	6922      	ldr	r2, [r4, #16]
 8012eb2:	f003 0306 	and.w	r3, r3, #6
 8012eb6:	2b04      	cmp	r3, #4
 8012eb8:	bf02      	ittt	eq
 8012eba:	68e5      	ldreq	r5, [r4, #12]
 8012ebc:	6833      	ldreq	r3, [r6, #0]
 8012ebe:	1aed      	subeq	r5, r5, r3
 8012ec0:	68a3      	ldr	r3, [r4, #8]
 8012ec2:	bf0c      	ite	eq
 8012ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012ec8:	2500      	movne	r5, #0
 8012eca:	4293      	cmp	r3, r2
 8012ecc:	bfc4      	itt	gt
 8012ece:	1a9b      	subgt	r3, r3, r2
 8012ed0:	18ed      	addgt	r5, r5, r3
 8012ed2:	2600      	movs	r6, #0
 8012ed4:	341a      	adds	r4, #26
 8012ed6:	42b5      	cmp	r5, r6
 8012ed8:	d11a      	bne.n	8012f10 <_printf_common+0xc8>
 8012eda:	2000      	movs	r0, #0
 8012edc:	e008      	b.n	8012ef0 <_printf_common+0xa8>
 8012ede:	2301      	movs	r3, #1
 8012ee0:	4652      	mov	r2, sl
 8012ee2:	4641      	mov	r1, r8
 8012ee4:	4638      	mov	r0, r7
 8012ee6:	47c8      	blx	r9
 8012ee8:	3001      	adds	r0, #1
 8012eea:	d103      	bne.n	8012ef4 <_printf_common+0xac>
 8012eec:	f04f 30ff 	mov.w	r0, #4294967295
 8012ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ef4:	3501      	adds	r5, #1
 8012ef6:	e7c6      	b.n	8012e86 <_printf_common+0x3e>
 8012ef8:	18e1      	adds	r1, r4, r3
 8012efa:	1c5a      	adds	r2, r3, #1
 8012efc:	2030      	movs	r0, #48	@ 0x30
 8012efe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012f02:	4422      	add	r2, r4
 8012f04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012f08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012f0c:	3302      	adds	r3, #2
 8012f0e:	e7c7      	b.n	8012ea0 <_printf_common+0x58>
 8012f10:	2301      	movs	r3, #1
 8012f12:	4622      	mov	r2, r4
 8012f14:	4641      	mov	r1, r8
 8012f16:	4638      	mov	r0, r7
 8012f18:	47c8      	blx	r9
 8012f1a:	3001      	adds	r0, #1
 8012f1c:	d0e6      	beq.n	8012eec <_printf_common+0xa4>
 8012f1e:	3601      	adds	r6, #1
 8012f20:	e7d9      	b.n	8012ed6 <_printf_common+0x8e>
	...

08012f24 <_printf_i>:
 8012f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012f28:	7e0f      	ldrb	r7, [r1, #24]
 8012f2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012f2c:	2f78      	cmp	r7, #120	@ 0x78
 8012f2e:	4691      	mov	r9, r2
 8012f30:	4680      	mov	r8, r0
 8012f32:	460c      	mov	r4, r1
 8012f34:	469a      	mov	sl, r3
 8012f36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012f3a:	d807      	bhi.n	8012f4c <_printf_i+0x28>
 8012f3c:	2f62      	cmp	r7, #98	@ 0x62
 8012f3e:	d80a      	bhi.n	8012f56 <_printf_i+0x32>
 8012f40:	2f00      	cmp	r7, #0
 8012f42:	f000 80d1 	beq.w	80130e8 <_printf_i+0x1c4>
 8012f46:	2f58      	cmp	r7, #88	@ 0x58
 8012f48:	f000 80b8 	beq.w	80130bc <_printf_i+0x198>
 8012f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012f50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012f54:	e03a      	b.n	8012fcc <_printf_i+0xa8>
 8012f56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012f5a:	2b15      	cmp	r3, #21
 8012f5c:	d8f6      	bhi.n	8012f4c <_printf_i+0x28>
 8012f5e:	a101      	add	r1, pc, #4	@ (adr r1, 8012f64 <_printf_i+0x40>)
 8012f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012f64:	08012fbd 	.word	0x08012fbd
 8012f68:	08012fd1 	.word	0x08012fd1
 8012f6c:	08012f4d 	.word	0x08012f4d
 8012f70:	08012f4d 	.word	0x08012f4d
 8012f74:	08012f4d 	.word	0x08012f4d
 8012f78:	08012f4d 	.word	0x08012f4d
 8012f7c:	08012fd1 	.word	0x08012fd1
 8012f80:	08012f4d 	.word	0x08012f4d
 8012f84:	08012f4d 	.word	0x08012f4d
 8012f88:	08012f4d 	.word	0x08012f4d
 8012f8c:	08012f4d 	.word	0x08012f4d
 8012f90:	080130cf 	.word	0x080130cf
 8012f94:	08012ffb 	.word	0x08012ffb
 8012f98:	08013089 	.word	0x08013089
 8012f9c:	08012f4d 	.word	0x08012f4d
 8012fa0:	08012f4d 	.word	0x08012f4d
 8012fa4:	080130f1 	.word	0x080130f1
 8012fa8:	08012f4d 	.word	0x08012f4d
 8012fac:	08012ffb 	.word	0x08012ffb
 8012fb0:	08012f4d 	.word	0x08012f4d
 8012fb4:	08012f4d 	.word	0x08012f4d
 8012fb8:	08013091 	.word	0x08013091
 8012fbc:	6833      	ldr	r3, [r6, #0]
 8012fbe:	1d1a      	adds	r2, r3, #4
 8012fc0:	681b      	ldr	r3, [r3, #0]
 8012fc2:	6032      	str	r2, [r6, #0]
 8012fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012fc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012fcc:	2301      	movs	r3, #1
 8012fce:	e09c      	b.n	801310a <_printf_i+0x1e6>
 8012fd0:	6833      	ldr	r3, [r6, #0]
 8012fd2:	6820      	ldr	r0, [r4, #0]
 8012fd4:	1d19      	adds	r1, r3, #4
 8012fd6:	6031      	str	r1, [r6, #0]
 8012fd8:	0606      	lsls	r6, r0, #24
 8012fda:	d501      	bpl.n	8012fe0 <_printf_i+0xbc>
 8012fdc:	681d      	ldr	r5, [r3, #0]
 8012fde:	e003      	b.n	8012fe8 <_printf_i+0xc4>
 8012fe0:	0645      	lsls	r5, r0, #25
 8012fe2:	d5fb      	bpl.n	8012fdc <_printf_i+0xb8>
 8012fe4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012fe8:	2d00      	cmp	r5, #0
 8012fea:	da03      	bge.n	8012ff4 <_printf_i+0xd0>
 8012fec:	232d      	movs	r3, #45	@ 0x2d
 8012fee:	426d      	negs	r5, r5
 8012ff0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ff4:	4858      	ldr	r0, [pc, #352]	@ (8013158 <_printf_i+0x234>)
 8012ff6:	230a      	movs	r3, #10
 8012ff8:	e011      	b.n	801301e <_printf_i+0xfa>
 8012ffa:	6821      	ldr	r1, [r4, #0]
 8012ffc:	6833      	ldr	r3, [r6, #0]
 8012ffe:	0608      	lsls	r0, r1, #24
 8013000:	f853 5b04 	ldr.w	r5, [r3], #4
 8013004:	d402      	bmi.n	801300c <_printf_i+0xe8>
 8013006:	0649      	lsls	r1, r1, #25
 8013008:	bf48      	it	mi
 801300a:	b2ad      	uxthmi	r5, r5
 801300c:	2f6f      	cmp	r7, #111	@ 0x6f
 801300e:	4852      	ldr	r0, [pc, #328]	@ (8013158 <_printf_i+0x234>)
 8013010:	6033      	str	r3, [r6, #0]
 8013012:	bf14      	ite	ne
 8013014:	230a      	movne	r3, #10
 8013016:	2308      	moveq	r3, #8
 8013018:	2100      	movs	r1, #0
 801301a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801301e:	6866      	ldr	r6, [r4, #4]
 8013020:	60a6      	str	r6, [r4, #8]
 8013022:	2e00      	cmp	r6, #0
 8013024:	db05      	blt.n	8013032 <_printf_i+0x10e>
 8013026:	6821      	ldr	r1, [r4, #0]
 8013028:	432e      	orrs	r6, r5
 801302a:	f021 0104 	bic.w	r1, r1, #4
 801302e:	6021      	str	r1, [r4, #0]
 8013030:	d04b      	beq.n	80130ca <_printf_i+0x1a6>
 8013032:	4616      	mov	r6, r2
 8013034:	fbb5 f1f3 	udiv	r1, r5, r3
 8013038:	fb03 5711 	mls	r7, r3, r1, r5
 801303c:	5dc7      	ldrb	r7, [r0, r7]
 801303e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013042:	462f      	mov	r7, r5
 8013044:	42bb      	cmp	r3, r7
 8013046:	460d      	mov	r5, r1
 8013048:	d9f4      	bls.n	8013034 <_printf_i+0x110>
 801304a:	2b08      	cmp	r3, #8
 801304c:	d10b      	bne.n	8013066 <_printf_i+0x142>
 801304e:	6823      	ldr	r3, [r4, #0]
 8013050:	07df      	lsls	r7, r3, #31
 8013052:	d508      	bpl.n	8013066 <_printf_i+0x142>
 8013054:	6923      	ldr	r3, [r4, #16]
 8013056:	6861      	ldr	r1, [r4, #4]
 8013058:	4299      	cmp	r1, r3
 801305a:	bfde      	ittt	le
 801305c:	2330      	movle	r3, #48	@ 0x30
 801305e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013062:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013066:	1b92      	subs	r2, r2, r6
 8013068:	6122      	str	r2, [r4, #16]
 801306a:	f8cd a000 	str.w	sl, [sp]
 801306e:	464b      	mov	r3, r9
 8013070:	aa03      	add	r2, sp, #12
 8013072:	4621      	mov	r1, r4
 8013074:	4640      	mov	r0, r8
 8013076:	f7ff fee7 	bl	8012e48 <_printf_common>
 801307a:	3001      	adds	r0, #1
 801307c:	d14a      	bne.n	8013114 <_printf_i+0x1f0>
 801307e:	f04f 30ff 	mov.w	r0, #4294967295
 8013082:	b004      	add	sp, #16
 8013084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013088:	6823      	ldr	r3, [r4, #0]
 801308a:	f043 0320 	orr.w	r3, r3, #32
 801308e:	6023      	str	r3, [r4, #0]
 8013090:	4832      	ldr	r0, [pc, #200]	@ (801315c <_printf_i+0x238>)
 8013092:	2778      	movs	r7, #120	@ 0x78
 8013094:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013098:	6823      	ldr	r3, [r4, #0]
 801309a:	6831      	ldr	r1, [r6, #0]
 801309c:	061f      	lsls	r7, r3, #24
 801309e:	f851 5b04 	ldr.w	r5, [r1], #4
 80130a2:	d402      	bmi.n	80130aa <_printf_i+0x186>
 80130a4:	065f      	lsls	r7, r3, #25
 80130a6:	bf48      	it	mi
 80130a8:	b2ad      	uxthmi	r5, r5
 80130aa:	6031      	str	r1, [r6, #0]
 80130ac:	07d9      	lsls	r1, r3, #31
 80130ae:	bf44      	itt	mi
 80130b0:	f043 0320 	orrmi.w	r3, r3, #32
 80130b4:	6023      	strmi	r3, [r4, #0]
 80130b6:	b11d      	cbz	r5, 80130c0 <_printf_i+0x19c>
 80130b8:	2310      	movs	r3, #16
 80130ba:	e7ad      	b.n	8013018 <_printf_i+0xf4>
 80130bc:	4826      	ldr	r0, [pc, #152]	@ (8013158 <_printf_i+0x234>)
 80130be:	e7e9      	b.n	8013094 <_printf_i+0x170>
 80130c0:	6823      	ldr	r3, [r4, #0]
 80130c2:	f023 0320 	bic.w	r3, r3, #32
 80130c6:	6023      	str	r3, [r4, #0]
 80130c8:	e7f6      	b.n	80130b8 <_printf_i+0x194>
 80130ca:	4616      	mov	r6, r2
 80130cc:	e7bd      	b.n	801304a <_printf_i+0x126>
 80130ce:	6833      	ldr	r3, [r6, #0]
 80130d0:	6825      	ldr	r5, [r4, #0]
 80130d2:	6961      	ldr	r1, [r4, #20]
 80130d4:	1d18      	adds	r0, r3, #4
 80130d6:	6030      	str	r0, [r6, #0]
 80130d8:	062e      	lsls	r6, r5, #24
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	d501      	bpl.n	80130e2 <_printf_i+0x1be>
 80130de:	6019      	str	r1, [r3, #0]
 80130e0:	e002      	b.n	80130e8 <_printf_i+0x1c4>
 80130e2:	0668      	lsls	r0, r5, #25
 80130e4:	d5fb      	bpl.n	80130de <_printf_i+0x1ba>
 80130e6:	8019      	strh	r1, [r3, #0]
 80130e8:	2300      	movs	r3, #0
 80130ea:	6123      	str	r3, [r4, #16]
 80130ec:	4616      	mov	r6, r2
 80130ee:	e7bc      	b.n	801306a <_printf_i+0x146>
 80130f0:	6833      	ldr	r3, [r6, #0]
 80130f2:	1d1a      	adds	r2, r3, #4
 80130f4:	6032      	str	r2, [r6, #0]
 80130f6:	681e      	ldr	r6, [r3, #0]
 80130f8:	6862      	ldr	r2, [r4, #4]
 80130fa:	2100      	movs	r1, #0
 80130fc:	4630      	mov	r0, r6
 80130fe:	f7ed f877 	bl	80001f0 <memchr>
 8013102:	b108      	cbz	r0, 8013108 <_printf_i+0x1e4>
 8013104:	1b80      	subs	r0, r0, r6
 8013106:	6060      	str	r0, [r4, #4]
 8013108:	6863      	ldr	r3, [r4, #4]
 801310a:	6123      	str	r3, [r4, #16]
 801310c:	2300      	movs	r3, #0
 801310e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013112:	e7aa      	b.n	801306a <_printf_i+0x146>
 8013114:	6923      	ldr	r3, [r4, #16]
 8013116:	4632      	mov	r2, r6
 8013118:	4649      	mov	r1, r9
 801311a:	4640      	mov	r0, r8
 801311c:	47d0      	blx	sl
 801311e:	3001      	adds	r0, #1
 8013120:	d0ad      	beq.n	801307e <_printf_i+0x15a>
 8013122:	6823      	ldr	r3, [r4, #0]
 8013124:	079b      	lsls	r3, r3, #30
 8013126:	d413      	bmi.n	8013150 <_printf_i+0x22c>
 8013128:	68e0      	ldr	r0, [r4, #12]
 801312a:	9b03      	ldr	r3, [sp, #12]
 801312c:	4298      	cmp	r0, r3
 801312e:	bfb8      	it	lt
 8013130:	4618      	movlt	r0, r3
 8013132:	e7a6      	b.n	8013082 <_printf_i+0x15e>
 8013134:	2301      	movs	r3, #1
 8013136:	4632      	mov	r2, r6
 8013138:	4649      	mov	r1, r9
 801313a:	4640      	mov	r0, r8
 801313c:	47d0      	blx	sl
 801313e:	3001      	adds	r0, #1
 8013140:	d09d      	beq.n	801307e <_printf_i+0x15a>
 8013142:	3501      	adds	r5, #1
 8013144:	68e3      	ldr	r3, [r4, #12]
 8013146:	9903      	ldr	r1, [sp, #12]
 8013148:	1a5b      	subs	r3, r3, r1
 801314a:	42ab      	cmp	r3, r5
 801314c:	dcf2      	bgt.n	8013134 <_printf_i+0x210>
 801314e:	e7eb      	b.n	8013128 <_printf_i+0x204>
 8013150:	2500      	movs	r5, #0
 8013152:	f104 0619 	add.w	r6, r4, #25
 8013156:	e7f5      	b.n	8013144 <_printf_i+0x220>
 8013158:	08013b8d 	.word	0x08013b8d
 801315c:	08013b9e 	.word	0x08013b9e

08013160 <__sflush_r>:
 8013160:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013168:	0716      	lsls	r6, r2, #28
 801316a:	4605      	mov	r5, r0
 801316c:	460c      	mov	r4, r1
 801316e:	d454      	bmi.n	801321a <__sflush_r+0xba>
 8013170:	684b      	ldr	r3, [r1, #4]
 8013172:	2b00      	cmp	r3, #0
 8013174:	dc02      	bgt.n	801317c <__sflush_r+0x1c>
 8013176:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013178:	2b00      	cmp	r3, #0
 801317a:	dd48      	ble.n	801320e <__sflush_r+0xae>
 801317c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801317e:	2e00      	cmp	r6, #0
 8013180:	d045      	beq.n	801320e <__sflush_r+0xae>
 8013182:	2300      	movs	r3, #0
 8013184:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013188:	682f      	ldr	r7, [r5, #0]
 801318a:	6a21      	ldr	r1, [r4, #32]
 801318c:	602b      	str	r3, [r5, #0]
 801318e:	d030      	beq.n	80131f2 <__sflush_r+0x92>
 8013190:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013192:	89a3      	ldrh	r3, [r4, #12]
 8013194:	0759      	lsls	r1, r3, #29
 8013196:	d505      	bpl.n	80131a4 <__sflush_r+0x44>
 8013198:	6863      	ldr	r3, [r4, #4]
 801319a:	1ad2      	subs	r2, r2, r3
 801319c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801319e:	b10b      	cbz	r3, 80131a4 <__sflush_r+0x44>
 80131a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80131a2:	1ad2      	subs	r2, r2, r3
 80131a4:	2300      	movs	r3, #0
 80131a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80131a8:	6a21      	ldr	r1, [r4, #32]
 80131aa:	4628      	mov	r0, r5
 80131ac:	47b0      	blx	r6
 80131ae:	1c43      	adds	r3, r0, #1
 80131b0:	89a3      	ldrh	r3, [r4, #12]
 80131b2:	d106      	bne.n	80131c2 <__sflush_r+0x62>
 80131b4:	6829      	ldr	r1, [r5, #0]
 80131b6:	291d      	cmp	r1, #29
 80131b8:	d82b      	bhi.n	8013212 <__sflush_r+0xb2>
 80131ba:	4a2a      	ldr	r2, [pc, #168]	@ (8013264 <__sflush_r+0x104>)
 80131bc:	40ca      	lsrs	r2, r1
 80131be:	07d6      	lsls	r6, r2, #31
 80131c0:	d527      	bpl.n	8013212 <__sflush_r+0xb2>
 80131c2:	2200      	movs	r2, #0
 80131c4:	6062      	str	r2, [r4, #4]
 80131c6:	04d9      	lsls	r1, r3, #19
 80131c8:	6922      	ldr	r2, [r4, #16]
 80131ca:	6022      	str	r2, [r4, #0]
 80131cc:	d504      	bpl.n	80131d8 <__sflush_r+0x78>
 80131ce:	1c42      	adds	r2, r0, #1
 80131d0:	d101      	bne.n	80131d6 <__sflush_r+0x76>
 80131d2:	682b      	ldr	r3, [r5, #0]
 80131d4:	b903      	cbnz	r3, 80131d8 <__sflush_r+0x78>
 80131d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80131d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80131da:	602f      	str	r7, [r5, #0]
 80131dc:	b1b9      	cbz	r1, 801320e <__sflush_r+0xae>
 80131de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80131e2:	4299      	cmp	r1, r3
 80131e4:	d002      	beq.n	80131ec <__sflush_r+0x8c>
 80131e6:	4628      	mov	r0, r5
 80131e8:	f7ff fbf4 	bl	80129d4 <_free_r>
 80131ec:	2300      	movs	r3, #0
 80131ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80131f0:	e00d      	b.n	801320e <__sflush_r+0xae>
 80131f2:	2301      	movs	r3, #1
 80131f4:	4628      	mov	r0, r5
 80131f6:	47b0      	blx	r6
 80131f8:	4602      	mov	r2, r0
 80131fa:	1c50      	adds	r0, r2, #1
 80131fc:	d1c9      	bne.n	8013192 <__sflush_r+0x32>
 80131fe:	682b      	ldr	r3, [r5, #0]
 8013200:	2b00      	cmp	r3, #0
 8013202:	d0c6      	beq.n	8013192 <__sflush_r+0x32>
 8013204:	2b1d      	cmp	r3, #29
 8013206:	d001      	beq.n	801320c <__sflush_r+0xac>
 8013208:	2b16      	cmp	r3, #22
 801320a:	d11e      	bne.n	801324a <__sflush_r+0xea>
 801320c:	602f      	str	r7, [r5, #0]
 801320e:	2000      	movs	r0, #0
 8013210:	e022      	b.n	8013258 <__sflush_r+0xf8>
 8013212:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013216:	b21b      	sxth	r3, r3
 8013218:	e01b      	b.n	8013252 <__sflush_r+0xf2>
 801321a:	690f      	ldr	r7, [r1, #16]
 801321c:	2f00      	cmp	r7, #0
 801321e:	d0f6      	beq.n	801320e <__sflush_r+0xae>
 8013220:	0793      	lsls	r3, r2, #30
 8013222:	680e      	ldr	r6, [r1, #0]
 8013224:	bf08      	it	eq
 8013226:	694b      	ldreq	r3, [r1, #20]
 8013228:	600f      	str	r7, [r1, #0]
 801322a:	bf18      	it	ne
 801322c:	2300      	movne	r3, #0
 801322e:	eba6 0807 	sub.w	r8, r6, r7
 8013232:	608b      	str	r3, [r1, #8]
 8013234:	f1b8 0f00 	cmp.w	r8, #0
 8013238:	dde9      	ble.n	801320e <__sflush_r+0xae>
 801323a:	6a21      	ldr	r1, [r4, #32]
 801323c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801323e:	4643      	mov	r3, r8
 8013240:	463a      	mov	r2, r7
 8013242:	4628      	mov	r0, r5
 8013244:	47b0      	blx	r6
 8013246:	2800      	cmp	r0, #0
 8013248:	dc08      	bgt.n	801325c <__sflush_r+0xfc>
 801324a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801324e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013252:	81a3      	strh	r3, [r4, #12]
 8013254:	f04f 30ff 	mov.w	r0, #4294967295
 8013258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801325c:	4407      	add	r7, r0
 801325e:	eba8 0800 	sub.w	r8, r8, r0
 8013262:	e7e7      	b.n	8013234 <__sflush_r+0xd4>
 8013264:	20400001 	.word	0x20400001

08013268 <_fflush_r>:
 8013268:	b538      	push	{r3, r4, r5, lr}
 801326a:	690b      	ldr	r3, [r1, #16]
 801326c:	4605      	mov	r5, r0
 801326e:	460c      	mov	r4, r1
 8013270:	b913      	cbnz	r3, 8013278 <_fflush_r+0x10>
 8013272:	2500      	movs	r5, #0
 8013274:	4628      	mov	r0, r5
 8013276:	bd38      	pop	{r3, r4, r5, pc}
 8013278:	b118      	cbz	r0, 8013282 <_fflush_r+0x1a>
 801327a:	6a03      	ldr	r3, [r0, #32]
 801327c:	b90b      	cbnz	r3, 8013282 <_fflush_r+0x1a>
 801327e:	f7ff f987 	bl	8012590 <__sinit>
 8013282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d0f3      	beq.n	8013272 <_fflush_r+0xa>
 801328a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801328c:	07d0      	lsls	r0, r2, #31
 801328e:	d404      	bmi.n	801329a <_fflush_r+0x32>
 8013290:	0599      	lsls	r1, r3, #22
 8013292:	d402      	bmi.n	801329a <_fflush_r+0x32>
 8013294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013296:	f7ff fb8c 	bl	80129b2 <__retarget_lock_acquire_recursive>
 801329a:	4628      	mov	r0, r5
 801329c:	4621      	mov	r1, r4
 801329e:	f7ff ff5f 	bl	8013160 <__sflush_r>
 80132a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80132a4:	07da      	lsls	r2, r3, #31
 80132a6:	4605      	mov	r5, r0
 80132a8:	d4e4      	bmi.n	8013274 <_fflush_r+0xc>
 80132aa:	89a3      	ldrh	r3, [r4, #12]
 80132ac:	059b      	lsls	r3, r3, #22
 80132ae:	d4e1      	bmi.n	8013274 <_fflush_r+0xc>
 80132b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80132b2:	f7ff fb7f 	bl	80129b4 <__retarget_lock_release_recursive>
 80132b6:	e7dd      	b.n	8013274 <_fflush_r+0xc>

080132b8 <__swhatbuf_r>:
 80132b8:	b570      	push	{r4, r5, r6, lr}
 80132ba:	460c      	mov	r4, r1
 80132bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132c0:	2900      	cmp	r1, #0
 80132c2:	b096      	sub	sp, #88	@ 0x58
 80132c4:	4615      	mov	r5, r2
 80132c6:	461e      	mov	r6, r3
 80132c8:	da0d      	bge.n	80132e6 <__swhatbuf_r+0x2e>
 80132ca:	89a3      	ldrh	r3, [r4, #12]
 80132cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80132d0:	f04f 0100 	mov.w	r1, #0
 80132d4:	bf14      	ite	ne
 80132d6:	2340      	movne	r3, #64	@ 0x40
 80132d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80132dc:	2000      	movs	r0, #0
 80132de:	6031      	str	r1, [r6, #0]
 80132e0:	602b      	str	r3, [r5, #0]
 80132e2:	b016      	add	sp, #88	@ 0x58
 80132e4:	bd70      	pop	{r4, r5, r6, pc}
 80132e6:	466a      	mov	r2, sp
 80132e8:	f000 f848 	bl	801337c <_fstat_r>
 80132ec:	2800      	cmp	r0, #0
 80132ee:	dbec      	blt.n	80132ca <__swhatbuf_r+0x12>
 80132f0:	9901      	ldr	r1, [sp, #4]
 80132f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80132f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80132fa:	4259      	negs	r1, r3
 80132fc:	4159      	adcs	r1, r3
 80132fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013302:	e7eb      	b.n	80132dc <__swhatbuf_r+0x24>

08013304 <__smakebuf_r>:
 8013304:	898b      	ldrh	r3, [r1, #12]
 8013306:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013308:	079d      	lsls	r5, r3, #30
 801330a:	4606      	mov	r6, r0
 801330c:	460c      	mov	r4, r1
 801330e:	d507      	bpl.n	8013320 <__smakebuf_r+0x1c>
 8013310:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013314:	6023      	str	r3, [r4, #0]
 8013316:	6123      	str	r3, [r4, #16]
 8013318:	2301      	movs	r3, #1
 801331a:	6163      	str	r3, [r4, #20]
 801331c:	b003      	add	sp, #12
 801331e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013320:	ab01      	add	r3, sp, #4
 8013322:	466a      	mov	r2, sp
 8013324:	f7ff ffc8 	bl	80132b8 <__swhatbuf_r>
 8013328:	9f00      	ldr	r7, [sp, #0]
 801332a:	4605      	mov	r5, r0
 801332c:	4639      	mov	r1, r7
 801332e:	4630      	mov	r0, r6
 8013330:	f7ff fbbc 	bl	8012aac <_malloc_r>
 8013334:	b948      	cbnz	r0, 801334a <__smakebuf_r+0x46>
 8013336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801333a:	059a      	lsls	r2, r3, #22
 801333c:	d4ee      	bmi.n	801331c <__smakebuf_r+0x18>
 801333e:	f023 0303 	bic.w	r3, r3, #3
 8013342:	f043 0302 	orr.w	r3, r3, #2
 8013346:	81a3      	strh	r3, [r4, #12]
 8013348:	e7e2      	b.n	8013310 <__smakebuf_r+0xc>
 801334a:	89a3      	ldrh	r3, [r4, #12]
 801334c:	6020      	str	r0, [r4, #0]
 801334e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013352:	81a3      	strh	r3, [r4, #12]
 8013354:	9b01      	ldr	r3, [sp, #4]
 8013356:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801335a:	b15b      	cbz	r3, 8013374 <__smakebuf_r+0x70>
 801335c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013360:	4630      	mov	r0, r6
 8013362:	f000 f81d 	bl	80133a0 <_isatty_r>
 8013366:	b128      	cbz	r0, 8013374 <__smakebuf_r+0x70>
 8013368:	89a3      	ldrh	r3, [r4, #12]
 801336a:	f023 0303 	bic.w	r3, r3, #3
 801336e:	f043 0301 	orr.w	r3, r3, #1
 8013372:	81a3      	strh	r3, [r4, #12]
 8013374:	89a3      	ldrh	r3, [r4, #12]
 8013376:	431d      	orrs	r5, r3
 8013378:	81a5      	strh	r5, [r4, #12]
 801337a:	e7cf      	b.n	801331c <__smakebuf_r+0x18>

0801337c <_fstat_r>:
 801337c:	b538      	push	{r3, r4, r5, lr}
 801337e:	4d07      	ldr	r5, [pc, #28]	@ (801339c <_fstat_r+0x20>)
 8013380:	2300      	movs	r3, #0
 8013382:	4604      	mov	r4, r0
 8013384:	4608      	mov	r0, r1
 8013386:	4611      	mov	r1, r2
 8013388:	602b      	str	r3, [r5, #0]
 801338a:	f7ee fece 	bl	800212a <_fstat>
 801338e:	1c43      	adds	r3, r0, #1
 8013390:	d102      	bne.n	8013398 <_fstat_r+0x1c>
 8013392:	682b      	ldr	r3, [r5, #0]
 8013394:	b103      	cbz	r3, 8013398 <_fstat_r+0x1c>
 8013396:	6023      	str	r3, [r4, #0]
 8013398:	bd38      	pop	{r3, r4, r5, pc}
 801339a:	bf00      	nop
 801339c:	2000a2e8 	.word	0x2000a2e8

080133a0 <_isatty_r>:
 80133a0:	b538      	push	{r3, r4, r5, lr}
 80133a2:	4d06      	ldr	r5, [pc, #24]	@ (80133bc <_isatty_r+0x1c>)
 80133a4:	2300      	movs	r3, #0
 80133a6:	4604      	mov	r4, r0
 80133a8:	4608      	mov	r0, r1
 80133aa:	602b      	str	r3, [r5, #0]
 80133ac:	f7ee fecd 	bl	800214a <_isatty>
 80133b0:	1c43      	adds	r3, r0, #1
 80133b2:	d102      	bne.n	80133ba <_isatty_r+0x1a>
 80133b4:	682b      	ldr	r3, [r5, #0]
 80133b6:	b103      	cbz	r3, 80133ba <_isatty_r+0x1a>
 80133b8:	6023      	str	r3, [r4, #0]
 80133ba:	bd38      	pop	{r3, r4, r5, pc}
 80133bc:	2000a2e8 	.word	0x2000a2e8

080133c0 <_sbrk_r>:
 80133c0:	b538      	push	{r3, r4, r5, lr}
 80133c2:	4d06      	ldr	r5, [pc, #24]	@ (80133dc <_sbrk_r+0x1c>)
 80133c4:	2300      	movs	r3, #0
 80133c6:	4604      	mov	r4, r0
 80133c8:	4608      	mov	r0, r1
 80133ca:	602b      	str	r3, [r5, #0]
 80133cc:	f7ee fed6 	bl	800217c <_sbrk>
 80133d0:	1c43      	adds	r3, r0, #1
 80133d2:	d102      	bne.n	80133da <_sbrk_r+0x1a>
 80133d4:	682b      	ldr	r3, [r5, #0]
 80133d6:	b103      	cbz	r3, 80133da <_sbrk_r+0x1a>
 80133d8:	6023      	str	r3, [r4, #0]
 80133da:	bd38      	pop	{r3, r4, r5, pc}
 80133dc:	2000a2e8 	.word	0x2000a2e8

080133e0 <_init>:
 80133e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133e2:	bf00      	nop
 80133e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80133e6:	bc08      	pop	{r3}
 80133e8:	469e      	mov	lr, r3
 80133ea:	4770      	bx	lr

080133ec <_fini>:
 80133ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133ee:	bf00      	nop
 80133f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80133f2:	bc08      	pop	{r3}
 80133f4:	469e      	mov	lr, r3
 80133f6:	4770      	bx	lr
