Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/QSis/FisrtProjetcPSE/ --output-directory=C:/QSis/FisrtProjetcPSE/SOC/ --report-file=bsf:C:/QSis/FisrtProjetcPSE/SOC.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/QSis/FisrtProjetcPSE/SOC.qsys
Progress: Loading FisrtProjetcPSE/SOC.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding NIOS [altera_nios2_qsys 13.0]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Adding PCU [altera_avalon_performance_counter 13.0.1]
Progress: Parameterizing module PCU
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module SYSID
Progress: Adding RECEIVE_REQ [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RECEIVE_REQ
Progress: Adding REQ_PING [altera_avalon_pio 13.0.1]
Progress: Parameterizing module REQ_PING
Progress: Adding RECEIVE_ACK [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RECEIVE_ACK
Progress: Adding ACK_PONG [altera_avalon_pio 13.0.1]
Progress: Parameterizing module ACK_PONG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOC.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOC.SYSID: Time stamp will be automatically updated when this component is generated.
Info: SOC.RECEIVE_REQ: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOC.RECEIVE_ACK: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/QSis/FisrtProjetcPSE/ --output-directory=C:/QSis/FisrtProjetcPSE/SOC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/QSis/FisrtProjetcPSE/SOC.sopcinfo --report-file=html:C:/QSis/FisrtProjetcPSE/SOC.html --report-file=qip:C:/QSis/FisrtProjetcPSE/SOC/synthesis/SOC.qip --report-file=cmp:C:/QSis/FisrtProjetcPSE/SOC.cmp --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/QSis/FisrtProjetcPSE/SOC.qsys --language=VERILOG
Progress: Loading FisrtProjetcPSE/SOC.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding NIOS [altera_nios2_qsys 13.0]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Adding PCU [altera_avalon_performance_counter 13.0.1]
Progress: Parameterizing module PCU
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module SYSID
Progress: Adding RECEIVE_REQ [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RECEIVE_REQ
Progress: Adding REQ_PING [altera_avalon_pio 13.0.1]
Progress: Parameterizing module REQ_PING
Progress: Adding RECEIVE_ACK [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RECEIVE_ACK
Progress: Adding ACK_PONG [altera_avalon_pio 13.0.1]
Progress: Parameterizing module ACK_PONG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOC.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOC.SYSID: Time stamp will be automatically updated when this component is generated.
Info: SOC.RECEIVE_REQ: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOC.RECEIVE_ACK: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOC: Generating SOC "SOC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 38 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 79 connections
Info: merlin_domain_transform: After transform: 42 modules, 214 connections
Info: merlin_router_transform: After transform: 53 modules, 255 connections
Info: reset_adaptation_transform: After transform: 55 modules, 212 connections
Info: merlin_network_to_switch_transform: After transform: 76 modules, 256 connections
Info: merlin_mm_transform: After transform: 76 modules, 256 connections
Info: merlin_interrupt_mapper_transform: After transform: 77 modules, 259 connections
Info: NIOS: Starting RTL generation for module 'SOC_NIOS'
Info: NIOS:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SOC_NIOS --dir=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0099_NIOS_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0099_NIOS_gen//SOC_NIOS_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: NIOS: # 2024.10.25 00:32:59 (*) Starting Nios II generation
Info: NIOS: # 2024.10.25 00:32:59 (*)   Checking for plaintext license.
Info: NIOS: # 2024.10.25 00:33:00 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: NIOS: # 2024.10.25 00:33:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: NIOS: # 2024.10.25 00:33:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: NIOS: # 2024.10.25 00:33:00 (*)   Plaintext license not found.
Info: NIOS: # 2024.10.25 00:33:00 (*)   No license required to generate encrypted Nios II/e.
Info: NIOS: # 2024.10.25 00:33:00 (*)   Elaborating CPU configuration settings
Info: NIOS: # 2024.10.25 00:33:00 (*)   Creating all objects for CPU
Info: NIOS: # 2024.10.25 00:33:00 (*)   Generating RTL from CPU objects
Info: NIOS: # 2024.10.25 00:33:00 (*)   Creating plain-text RTL
Info: NIOS: # 2024.10.25 00:33:02 (*) Done Nios II generation
Info: NIOS: Done RTL generation for module 'SOC_NIOS'
Info: NIOS: "SOC" instantiated altera_nios2_qsys "NIOS"
Info: RAM: Starting RTL generation for module 'SOC_RAM'
Info: RAM:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SOC_RAM --dir=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0100_RAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0100_RAM_gen//SOC_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'SOC_RAM'
Info: RAM: "SOC" instantiated altera_avalon_onchip_memory2 "RAM"
Info: JTAG: Starting RTL generation for module 'SOC_JTAG'
Info: JTAG:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOC_JTAG --dir=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0101_JTAG_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0101_JTAG_gen//SOC_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'SOC_JTAG'
Info: JTAG: "SOC" instantiated altera_avalon_jtag_uart "JTAG"
Info: PCU: Starting RTL generation for module 'SOC_PCU'
Info: PCU:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=SOC_PCU --dir=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0102_PCU_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0102_PCU_gen//SOC_PCU_component_configuration.pl  --do_build_sim=0  ]
Info: PCU: Done RTL generation for module 'SOC_PCU'
Info: PCU: "SOC" instantiated altera_avalon_performance_counter "PCU"
Info: SYSID: "SOC" instantiated altera_avalon_sysid_qsys "SYSID"
Info: RECEIVE_REQ: Starting RTL generation for module 'SOC_RECEIVE_REQ'
Info: RECEIVE_REQ:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOC_RECEIVE_REQ --dir=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0104_RECEIVE_REQ_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0104_RECEIVE_REQ_gen//SOC_RECEIVE_REQ_component_configuration.pl  --do_build_sim=0  ]
Info: RECEIVE_REQ: Done RTL generation for module 'SOC_RECEIVE_REQ'
Info: RECEIVE_REQ: "SOC" instantiated altera_avalon_pio "RECEIVE_REQ"
Info: REQ_PING: Starting RTL generation for module 'SOC_REQ_PING'
Info: REQ_PING:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOC_REQ_PING --dir=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0105_REQ_PING_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ohgh0/AppData/Local/Temp/alt0021_6192768772043197079.dir/0105_REQ_PING_gen//SOC_REQ_PING_component_configuration.pl  --do_build_sim=0  ]
Info: REQ_PING: Done RTL generation for module 'SOC_REQ_PING'
Info: REQ_PING: "SOC" instantiated altera_avalon_pio "REQ_PING"
Info: NIOS_instruction_master_translator: "SOC" instantiated altera_merlin_master_translator "NIOS_instruction_master_translator"
Info: NIOS_jtag_debug_module_translator: "SOC" instantiated altera_merlin_slave_translator "NIOS_jtag_debug_module_translator"
Info: NIOS_instruction_master_translator_avalon_universal_master_0_agent: "SOC" instantiated altera_merlin_master_agent "NIOS_instruction_master_translator_avalon_universal_master_0_agent"
Info: NIOS_jtag_debug_module_translator_avalon_universal_slave_0_agent: "SOC" instantiated altera_merlin_slave_agent "NIOS_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: NIOS_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "SOC" instantiated altera_avalon_sc_fifo "NIOS_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SOC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SOC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "SOC" instantiated altera_merlin_router "id_router"
Info: id_router_002: "SOC" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "SOC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SOC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SOC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "SOC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "SOC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "SOC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/QSis/FisrtProjetcPSE/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SOC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/QSis/FisrtProjetcPSE/SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "SOC" instantiated altera_irq_mapper "irq_mapper"
Info: SOC: Done SOC" with 25 modules, 95 files, 1965889 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
