Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "X:/0_xlinx_ISE/BlockRam/Ram_test_isim_beh.exe" -prj "X:/0_xlinx_ISE/BlockRam/Ram_test_beh.prj" "work.Ram_test" "work.glbl" 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/0_xlinx_ISE/BlockRam/ipcore_dir/BlockRAM.v" into library work
Analyzing Verilog file "X:/0_xlinx_ISE/BlockRam/ram_top.v" into library work
Analyzing Verilog file "X:/0_xlinx_ISE/BlockRam/Ram_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_1_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_1_softecc_output_...
Compiling module BLK_MEM_GEN_V7_1_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_1(C_FAMILY="spart...
Compiling module BlockRAM
Compiling module ram_top
Compiling module Ram_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable X:/0_xlinx_ISE/BlockRam/Ram_test_isim_beh.exe
Fuse Memory Usage: 30104 KB
Fuse CPU Usage: 531 ms
