# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do projetoProcessador_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/projetoProcessador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module projetoProcessador
# 
# Top level modules:
# 	projetoProcessador
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/memoriaPrincipal.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memoriaPrincipal
# 
# Top level modules:
# 	memoriaPrincipal
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/barrel.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module barrel
# 
# Top level modules:
# 	barrel
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/Alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/pc_counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/regn.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regn
# 
# Top level modules:
# 	regn
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/F.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module F
# 
# Top level modules:
# 	F
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/regW.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regW
# 
# Top level modules:
# 	regW
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/display.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Display
# 
# Top level modules:
# 	Display
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/dec3to8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/Main.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Main
# 
# Top level modules:
# 	Main
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/instr_memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module instr_memory
# 
# Top level modules:
# 	instr_memory
# 
# vlog -vlog01compat -work work +incdir+C:/altera/projetoProcessador {C:/altera/projetoProcessador/projetoProcessador_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module projetoProcessador_tb
# 
# Top level modules:
# 	projetoProcessador_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  projetoProcessador_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps projetoProcessador_tb 
# Loading work.projetoProcessador_tb
# Loading work.projetoProcessador
# Loading work.dec3to8
# Loading work.instr_memory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.memoriaPrincipal
# Loading work.regn
# Loading work.pc_counter
# Loading work.regW
# Loading work.Alu
# Loading work.F
# Loading work.barrel
# ** Warning: (vsim-3015) C:/altera/projetoProcessador/projetoProcessador.v(52): [PCDPC] - Port size (5 or 5) does not match connection size (32) for port 'address'. The port definition is at: C:/altera/projetoProcessador/instr_memory.v(40).
# 
#         Region: /projetoProcessador_tb/proc/memInstr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../instrucao4.mif" for reading.
# 
# No such file or directory. (errno = ENOENT)    : C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(187)
#    Time: 0 ps  Iteration: 0  Instance: /projetoProcessador_tb/proc/memInstr/altsyncram_component
# ERROR: cannot read ../instrucao4.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../instrucao4.ver" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /projetoProcessador_tb/proc/memInstr/altsyncram_component
# --------------------------------------  mv r0, #2 --------------------------------------
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0000 | pc_incr: 1
# addr:     0 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0001 | pc: 0001 | pc_incr: 0
# addr:     0 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0001 | pc: 0001 | pc_incr: 0
# addr:     0 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0001 | pc_incr: 0
# addr:     0 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0001 | pc: 0001 | pc_incr: 1
# addr:     0 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0002 | pc: 0002 | pc_incr: 0
# addr:     1 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0002 | pc: 0002 | pc_incr: 0
# addr:     1 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0002 | pc_incr: 0
# addr:     1 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# -------------------------------------- sub r0, #1 --------------------------------------
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0002 | pc: 0002 | pc_incr: 1
# addr:     1 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0003 | pc: 0003 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0003 | pc: 0003 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0003 | pc_incr: 0
# addr:     2 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0003 | pc: 0003 | pc_incr: 1
# addr:     2 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0004 | pc: 0004 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# --------------------------------------  bne LOOP --------------------------------------
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0004 | pc: 0004 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA: 0000 | dout: 0006 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0004 | pc_incr: 0
# addr:     3 | addr_in: 0 | DATA: 0000 | dout: 0006 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0004 | pc: 0004 | pc_incr: 1
# addr:     3 | addr_in: 1 | DATA: 0000 | dout: 0006 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0005 | pc: 0005 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA: 0000 | dout: 0006 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0005 | pc: 0005 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0005 | pc_incr: 0
# addr:     4 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# -------------------------------------- sub r0, #1  --------------------------------------
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0005 | pc: 0005 | pc_incr: 1
# addr:     4 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0006 | pc: 0006 | pc_incr: 0
# addr:     5 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0006 | pc: 0006 | pc_incr: 0
# addr:     5 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0006 | pc_incr: 0
# addr:     5 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0006 | pc: 0006 | pc_incr: 1
# addr:     5 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0007 | pc: 0007 | pc_incr: 0
# addr:     6 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# -------------------------------------- bne LOOP  --------------------------------------
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0007 | pc: 0007 | pc_incr: 0
# addr:     6 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0007 | pc_incr: 0
# addr:     6 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0007 | pc: 0007 | pc_incr: 1
# addr:     6 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0008 | pc: 0008 | pc_incr: 0
# addr:     7 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0008 | pc: 0008 | pc_incr: 0
# addr:     7 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0008 | pc_incr: 0
# addr:     7 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# -------------------------------------- Beq T1  --------------------------------------
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0008 | pc: 0008 | pc_incr: 1
# addr:     7 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0009 | pc: 0009 | pc_incr: 0
# addr:     8 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0009 | pc: 0009 | pc_incr: 0
# addr:     8 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 0009 | pc_incr: 0
# addr:     8 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0009 | pc: 0009 | pc_incr: 1
# addr:     8 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000a | pc: 000a | pc_incr: 0
# addr:     9 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# -------------------------------------- mvt r0, #0xFF  --------------------------------------
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000a | pc: 000a | pc_incr: 0
# addr:     9 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 000a | pc_incr: 0
# addr:     9 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000a | pc: 000a | pc_incr: 1
# addr:     9 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000b | pc: 000b | pc_incr: 0
# addr:    10 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# -------------------------------------- add r0, #0xFF   --------------------------------------
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000b | pc: 000b | pc_incr: 0
# addr:    10 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 000b | pc_incr: 0
# addr:    10 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000b | pc: 000b | pc_incr: 1
# addr:    10 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000c | pc: 000c | pc_incr: 0
# addr:    11 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000c | pc: 000c | pc_incr: 0
# addr:    11 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 000c | pc_incr: 0
# addr:    11 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# -------------------------------------- B MAIN   --------------------------------------
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000c | pc: 000c | pc_incr: 1
# addr:    11 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000d | pc: 000d | pc_incr: 0
# addr:    12 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000d | pc: 000d | pc_incr: 0
# addr:    12 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 000d | pc_incr: 0
# addr:    12 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000d | pc: 000d | pc_incr: 1
# addr:    12 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000e | pc: 000e | pc_incr: 0
# addr:    13 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# --------------------------------------  mv r0, #2 --------------------------------------
# T2 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000e | pc: 000e | pc_incr: 0
# addr:    13 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T3 | Done: 1 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 0000 | pc: 000e | pc_incr: 0
# addr:    13 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T0 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000e | pc: 000e | pc_incr: 1
# addr:    13 | addr_in: 1 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
# T1 | Done: 0 | r0: 0000 | r1: 0000 | r2: 0000 | r3: 0000 | r4: 0000 | r5: 0000 | r6: 0000 | buswires: 000f | pc: 000f | pc_incr: 0
# addr:    14 | addr_in: 0 | DATA: 0000 | dout: 0000 | dout_in: x | a: 0000 | g: 0000 | f: x | F_in: 0 | zero: x | IR: 0000000000000000 | W: 0
# 
