

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 17:53:23 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 11 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln137_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln137_1"   --->   Operation 13 'read' 'trunc_ln137_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln144_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub_ln144"   --->   Operation 14 'read' 'sub_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw_2 = load i8 %bw" [src/conv1.cpp:141]   --->   Operation 17 'load' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln141 = icmp_eq  i8 %bw_2, i8 255" [src/conv1.cpp:141]   --->   Operation 18 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln141 = add i8 %bw_2, i8 1" [src/conv1.cpp:141]   --->   Operation 19 'add' 'add_ln141' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.body8.0.split, void %for.end.0.exitStub" [src/conv1.cpp:141]   --->   Operation 20 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i8 %bw_2" [src/conv1.cpp:144]   --->   Operation 21 'zext' 'zext_ln144' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.82ns)   --->   "%add_ln144 = add i13 %sub_ln144_read, i13 %zext_ln144" [src/conv1.cpp:144]   --->   Operation 22 'add' 'add_ln144' <Predicate = (!icmp_ln141)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i13 %add_ln144" [src/conv1.cpp:144]   --->   Operation 23 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln144_2" [src/conv1.cpp:144]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln144_2" [src/conv1.cpp:144]   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln144_2" [src/conv1.cpp:144]   --->   Operation 26 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln144_2" [src/conv1.cpp:144]   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" [src/conv1.cpp:144]   --->   Operation 28 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" [src/conv1.cpp:144]   --->   Operation 29 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:144]   --->   Operation 30 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:144]   --->   Operation 31 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%switch_ln144 = switch i2 %trunc_ln137_1_read, void %arrayidx12412.0.case.3, i2 0, void %arrayidx12412.0.case.0, i2 1, void %arrayidx12412.0.case.1, i2 2, void %arrayidx12412.0.case.2" [src/conv1.cpp:144]   --->   Operation 32 'switch' 'switch_ln144' <Predicate = (!icmp_ln141)> <Delay = 0.73>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln141 = store i8 %add_ln141, i8 %bw" [src/conv1.cpp:141]   --->   Operation 33 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.body8.0" [src/conv1.cpp:141]   --->   Operation 34 'br' 'br_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" [src/conv1.cpp:144]   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" [src/conv1.cpp:144]   --->   Operation 36 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:144]   --->   Operation 37 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:144]   --->   Operation 38 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 39 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19, i2 %trunc_ln137_1_read" [src/conv1.cpp:144]   --->   Operation 39 'mux' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.85ns)   --->   Input mux for Operation 40 '%add = fadd i32 %tmp, i32 %tmp_1'
ST_3 : Operation 40 [4/4] (5.58ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:144]   --->   Operation 40 'fadd' 'add' <Predicate = true> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 41 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:144]   --->   Operation 41 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 42 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:144]   --->   Operation 42 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_6" [src/conv1.cpp:142]   --->   Operation 43 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:141]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:141]   --->   Operation 45 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [src/conv1.cpp:144]   --->   Operation 46 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 %add, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:144]   --->   Operation 47 'store' 'store_ln144' <Predicate = (trunc_ln137_1_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx12412.0.exit" [src/conv1.cpp:144]   --->   Operation 48 'br' 'br_ln144' <Predicate = (trunc_ln137_1_read == 2)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 %add, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" [src/conv1.cpp:144]   --->   Operation 49 'store' 'store_ln144' <Predicate = (trunc_ln137_1_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx12412.0.exit" [src/conv1.cpp:144]   --->   Operation 50 'br' 'br_ln144' <Predicate = (trunc_ln137_1_read == 1)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 %add, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" [src/conv1.cpp:144]   --->   Operation 51 'store' 'store_ln144' <Predicate = (trunc_ln137_1_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx12412.0.exit" [src/conv1.cpp:144]   --->   Operation 52 'br' 'br_ln144' <Predicate = (trunc_ln137_1_read == 0)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 %add, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:144]   --->   Operation 53 'store' 'store_ln144' <Predicate = (trunc_ln137_1_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx12412.0.exit" [src/conv1.cpp:144]   --->   Operation 54 'br' 'br_ln144' <Predicate = (trunc_ln137_1_read == 3)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln146 = bitcast i32 %add" [src/conv1.cpp:146]   --->   Operation 55 'bitcast' 'bitcast_ln146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln146, i32 23, i32 30" [src/conv1.cpp:146]   --->   Operation 56 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i32 %bitcast_ln146" [src/conv1.cpp:146]   --->   Operation 57 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.76ns)   --->   "%icmp_ln146 = icmp_ne  i8 %tmp_4, i8 255" [src/conv1.cpp:146]   --->   Operation 58 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.92ns)   --->   "%icmp_ln146_1 = icmp_eq  i23 %trunc_ln146, i23 0" [src/conv1.cpp:146]   --->   Operation 59 'icmp' 'icmp_ln146_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 60 '%tmp_5 = fcmp_olt  i32 %add, i32 0'
ST_7 : Operation 60 [2/2] (2.15ns)   --->   "%tmp_5 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:146]   --->   Operation 60 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln146)   --->   "%or_ln146 = or i1 %icmp_ln146_1, i1 %icmp_ln146" [src/conv1.cpp:146]   --->   Operation 61 'or' 'or_ln146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:146]   --->   Operation 62 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln146 = and i1 %or_ln146, i1 %tmp_5" [src/conv1.cpp:146]   --->   Operation 63 'and' 'and_ln146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %and_ln146, void %for.inc.0, void %if.then.0" [src/conv1.cpp:146]   --->   Operation 64 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.73ns)   --->   "%switch_ln147 = switch i2 %trunc_ln137_1_read, void %arrayidx12412.0.case.326, i2 0, void %arrayidx12412.0.case.023, i2 1, void %arrayidx12412.0.case.124, i2 2, void %arrayidx12412.0.case.225" [src/conv1.cpp:147]   --->   Operation 65 'switch' 'switch_ln147' <Predicate = (and_ln146)> <Delay = 0.73>
ST_8 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:147]   --->   Operation 66 'store' 'store_ln147' <Predicate = (trunc_ln137_1_read == 2 & and_ln146)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx12412.0.exit22" [src/conv1.cpp:147]   --->   Operation 67 'br' 'br_ln147' <Predicate = (trunc_ln137_1_read == 2 & and_ln146)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" [src/conv1.cpp:147]   --->   Operation 68 'store' 'store_ln147' <Predicate = (trunc_ln137_1_read == 1 & and_ln146)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx12412.0.exit22" [src/conv1.cpp:147]   --->   Operation 69 'br' 'br_ln147' <Predicate = (trunc_ln137_1_read == 1 & and_ln146)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" [src/conv1.cpp:147]   --->   Operation 70 'store' 'store_ln147' <Predicate = (trunc_ln137_1_read == 0 & and_ln146)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx12412.0.exit22" [src/conv1.cpp:147]   --->   Operation 71 'br' 'br_ln147' <Predicate = (trunc_ln137_1_read == 0 & and_ln146)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln147 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:147]   --->   Operation 72 'store' 'store_ln147' <Predicate = (trunc_ln137_1_read == 3 & and_ln146)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln147 = br void %arrayidx12412.0.exit22" [src/conv1.cpp:147]   --->   Operation 73 'br' 'br_ln147' <Predicate = (trunc_ln137_1_read == 3 & and_ln146)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc.0" [src/conv1.cpp:148]   --->   Operation 74 'br' 'br_ln148' <Predicate = (and_ln146)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.057ns
The critical path consists of the following:
	'alloca' operation ('bw') [8]  (0.000 ns)
	'load' operation ('bw', src/conv1.cpp:141) on local variable 'bw' [15]  (0.000 ns)
	'add' operation ('add_ln144', src/conv1.cpp:144) [21]  (0.820 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12', src/conv1.cpp:144) [23]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16', src/conv1.cpp:144) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' [30]  (1.237 ns)

 <State 2>: 1.762ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16', src/conv1.cpp:144) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' [30]  (1.237 ns)
	'mux' operation ('tmp', src/conv1.cpp:144) [34]  (0.525 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.854 ns)
'fadd' operation ('add', src/conv1.cpp:144) [35]  (5.583 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:144) [35]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:144) [35]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:144) [35]  (6.437 ns)

 <State 7>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.623 ns)
'fcmp' operation ('tmp_5', src/conv1.cpp:146) [56]  (2.159 ns)

 <State 8>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', src/conv1.cpp:146) [56]  (2.782 ns)
	'and' operation ('and_ln146', src/conv1.cpp:146) [57]  (0.287 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
