Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 06:51:56 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/ycbcr_tr/NonUniformILP/ycbcr_tr_NonUniformILP_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract3_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.940ns (29.822%)  route 2.212ns (70.178%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 6.572 - 4.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.880ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.798ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=4283, routed)        2.084     3.125    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X135Y498       FDCE                                         r  Delay1No9_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y498       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.204 r  Delay1No9_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.350     3.554    Delay1No8_instance/Y_reg[33]_0[0]
    SLICE_X132Y502       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.703 r  Delay1No8_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.009     3.712    Subtract3_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X132Y502       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.902 r  Subtract3_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.928    Subtract3_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y503       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.943 r  Subtract3_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.969    Subtract3_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y504       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.021 r  Subtract3_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.481     4.502    Delay1No9_instance/CO[0]
    SLICE_X132Y508       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.635 f  Delay1No9_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.217     4.852    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X131Y507       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.951 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.090     5.041    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X132Y507       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.076 f  Delay1No8_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.353     5.429    Delay1No8_instance/shiftVal__5[0]
    SLICE_X128Y503       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.519 r  Delay1No8_instance/shiftedFracY_d1[32]_i_3/O
                         net (fo=6, routed)           0.277     5.796    Delay1No8_instance/shiftedFracY_d1[32]_i_3_n_0
    SLICE_X127Y505       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     5.894 r  Delay1No8_instance/shiftedFracY_d1[44]_i_1/O
                         net (fo=1, routed)           0.383     6.277    Subtract3_0_impl_instance/FPAddSubOp_instance/Y_reg[22]_0
    SLICE_X129Y506       FDRE                                         r  Subtract3_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=4283, routed)        1.825     6.572    Subtract3_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X129Y506       FDRE                                         r  Subtract3_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/C
                         clock pessimism              0.438     7.010    
                         clock uncertainty           -0.035     6.975    
    SLICE_X129Y506       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.000    Subtract3_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.722    




