#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 15 16:20:28 2016
# Process ID: 16078
# Current directory: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1
# Command line: vivado -log Oscilloscope_v1.vdi -applog -messageDb vivado.pb -mode batch -source Oscilloscope_v1.tcl -notrace
# Log file: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1.vdi
# Journal file: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Oscilloscope_v1.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/.Xil/Vivado-16078-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp]
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'ClockDivider'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/.Xil/Vivado-16078-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XLXI_7'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'Buffer/bram0'
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'ClockDivider/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'ClockDivider/inst'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'ClockDivider/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.648 ; gain = 464.457 ; free physical = 1826 ; free virtual = 13005
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'ClockDivider/inst'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn10'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp10'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn2'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp2'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/.Xil/Vivado-16078-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.648 ; gain = 803.891 ; free physical = 1827 ; free virtual = 13002
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1848.680 ; gain = 64.031 ; free physical = 1827 ; free virtual = 13002
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 822cd195

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10d2d64cc

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1848.680 ; gain = 0.000 ; free physical = 1827 ; free virtual = 13002

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 18 cells.
Phase 2 Constant Propagation | Checksum: 1940dacfb

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1848.680 ; gain = 0.000 ; free physical = 1827 ; free virtual = 13002

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7].
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-12] Eliminated 343 unconnected nets.
INFO: [Opt 31-11] Eliminated 9 unconnected cells.
Phase 3 Sweep | Checksum: 1e5ec0167

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1848.680 ; gain = 0.000 ; free physical = 1827 ; free virtual = 13002

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.680 ; gain = 0.000 ; free physical = 1827 ; free virtual = 13002
Ending Logic Optimization Task | Checksum: 1e5ec0167

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1848.680 ; gain = 0.000 ; free physical = 1827 ; free virtual = 13002

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 24 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1af871e4a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1716 ; free virtual = 12890
Ending Power Optimization Task | Checksum: 1af871e4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2105.898 ; gain = 257.219 ; free physical = 1716 ; free virtual = 12890
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 108 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1709 ; free virtual = 12886
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 875c1736

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 875c1736

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.3 DSPChecker

Phase 1.1.1.6 IOBufferPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker
Phase 1.1.1.3 DSPChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
Phase 1.1.1.6 IOBufferPlacementChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.9 DisallowedInsts

Phase 1.1.1.4 IOLockPlacementChecker
Phase 1.1.1.9 DisallowedInsts | Checksum: 875c1736

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.10 Laguna PBlock Checker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.11 CheckerForUnsupportedConstraints
Phase 1.1.1.10 Laguna PBlock Checker | Checksum: 875c1736

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.12 ShapePlacementValidityChecker
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.13 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: 875c1736

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.14 ShapesExcludeCompatibilityChecker
Phase 1.1.1.13 CheckerForMandatoryPrePlacedCells | Checksum: 875c1736

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.15 CascadeElementConstraintsChecker
Phase 1.1.1.14 ShapesExcludeCompatibilityChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.16 IOStdCompatabilityChecker
Phase 1.1.1.15 CascadeElementConstraintsChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.17 HdioRelatedChecker
Phase 1.1.1.16 IOStdCompatabilityChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
Phase 1.1.1.17 HdioRelatedChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
Phase 1.1.1.12 ShapePlacementValidityChecker | Checksum: 875c1736

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 875c1736

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 875c1736

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 875c1736

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 43917b29

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 43917b29

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1121fddd2

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1711 ; free virtual = 12886

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1e8cb6d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1710 ; free virtual = 12886

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1e8cb6d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1710 ; free virtual = 12886
Phase 1.2.1 Place Init Design | Checksum: 1ff6901a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1703 ; free virtual = 12878
Phase 1.2 Build Placer Netlist Model | Checksum: 1ff6901a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1703 ; free virtual = 12878

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ff6901a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1703 ; free virtual = 12878
Phase 1 Placer Initialization | Checksum: 1ff6901a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1703 ; free virtual = 12878

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f72d2f3e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12874

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f72d2f3e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12874

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 134396b75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d24fae86

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1d24fae86

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16dddda11

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16dddda11

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1cc97e1e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2375669cf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2375669cf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12875

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2375669cf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12877
Phase 3 Detail Placement | Checksum: 2375669cf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12877

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1fe6f83da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.340. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 21d15405e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878
Phase 4.1 Post Commit Optimization | Checksum: 21d15405e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 21d15405e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 21d15405e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 21d15405e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 21d15405e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 201c0c510

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201c0c510

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878
Ending Placer Task | Checksum: 17ba57ab6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1702 ; free virtual = 12878
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 110 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1698 ; free virtual = 12878
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1700 ; free virtual = 12877
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1699 ; free virtual = 12876
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1698 ; free virtual = 12875
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[9:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[9], SW[8]); LVCMOS33 (SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ace9a579 ConstDB: 0 ShapeSum: cebbd53d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 128a83c6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1610 ; free virtual = 12787

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 128a83c6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1610 ; free virtual = 12787

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 128a83c6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1600 ; free virtual = 12777

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 128a83c6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1600 ; free virtual = 12777
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a1271003

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.386  | TNS=0.000  | WHS=-0.439 | THS=-122.833|

Phase 2 Router Initialization | Checksum: 121b9ed14

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15a53da75

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10191ee5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.075  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 147808e18

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
Phase 4 Rip-up And Reroute | Checksum: 147808e18

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1551b88c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1551b88c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1551b88c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
Phase 5 Delay and Skew Optimization | Checksum: 1551b88c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 172547f63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 172547f63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
Phase 6 Post Hold Fix | Checksum: 172547f63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.194804 %
  Global Horizontal Routing Utilization  = 0.192953 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 138d023af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 138d023af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c646b9fd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c646b9fd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 111 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1597 ; free virtual = 12774
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2105.898 ; gain = 0.000 ; free physical = 1592 ; free virtual = 12775
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 16:21:12 2016...
