

================================================================
== Vitis HLS Report for 'xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s'
================================================================
* Date:           Mon Nov  2 13:48:35 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.230 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082003|  2082003| 20.820 ms | 20.820 ms |  2082003|  2082003|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bufColLoop  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- rowLoop     |  2080080|  2080080|      1926|          -|          -|  1080|    no    |
        | + colLoop1   |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 6 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%angle_V_0 = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:301->source/edge_canny_detector.cpp:189]   --->   Operation 12 'alloca' 'angle_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%angle_V_1 = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:301->source/edge_canny_detector.cpp:189]   --->   Operation 13 'alloca' 'angle_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_V_0 = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189]   --->   Operation 14 'alloca' 'buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_V_1 = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189]   --->   Operation 15 'alloca' 'buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_V_2 = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189]   --->   Operation 16 'alloca' 'buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nms_mat_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lowthreshold, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %highthreshold, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.14ns)   --->   "%lowthreshold_read = read i8 @_ssdm_op_Read.ap_fifo.i8P, i8 %lowthreshold"   --->   Operation 22 'read' 'lowthreshold_read' <Predicate = true> <Delay = 2.14> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 23 [1/1] (2.14ns)   --->   "%highthreshold_read = read i8 @_ssdm_op_Read.ap_fifo.i8P, i8 %highthreshold"   --->   Operation 23 'read' 'highthreshold_read' <Predicate = true> <Delay = 2.14> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nms_mat_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%br_ln317 = br void %bb872.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:317->source/edge_canny_detector.cpp:189]   --->   Operation 27 'br' 'br_ln317' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = phi i11, void %entry, i11 %add_ln695, void %bb872.split.i.i"   --->   Operation 28 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln882 = icmp_eq  i11 %empty, i11"   --->   Operation 29 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.94ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 30 'add' 'add_ln695' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln882, void %bb872.split.i.i, void %.lr.ph614.i.i.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:317->source/edge_canny_detector.cpp:189]   --->   Operation 31 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %empty"   --->   Operation 32 'zext' 'zext_ln538' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i16 %buf_V_0, i64, i64 %zext_ln538" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:322->source/edge_canny_detector.cpp:189]   --->   Operation 33 'getelementptr' 'buf_V_0_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.35ns)   --->   "%store_ln0 = store i16, i11 %buf_V_0_addr"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.94ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %magnitude_mat_data" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'tmp_V' <Predicate = (!icmp_ln882)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5760> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i16 %buf_V_1, i64, i64 %zext_ln538" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:323->source/edge_canny_detector.cpp:189]   --->   Operation 39 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.35ns)   --->   "%store_ln0 = store i16 %tmp_V, i11 %buf_V_1_addr"   --->   Operation 40 'store' 'store_ln0' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_3 : Operation 41 [1/1] (1.94ns)   --->   "%tmp_V_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %phase_mat_data" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_V_1' <Predicate = (!icmp_ln882)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5760> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%angle_V_0_addr = getelementptr i8 %angle_V_0, i64, i64 %zext_ln538" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:324->source/edge_canny_detector.cpp:189]   --->   Operation 42 'getelementptr' 'angle_V_0_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.35ns)   --->   "%store_ln0 = store i8 %tmp_V_1, i11 %angle_V_0_addr"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb872.i.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.75>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32"   --->   Operation 45 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32"   --->   Operation 46 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32"   --->   Operation 47 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.75ns)   --->   "%br_ln334 = br void %.lr.ph614.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:334->source/edge_canny_detector.cpp:189]   --->   Operation 48 'br' 'br_ln334' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 3.03>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_43 = phi i11 %add_ln695_4, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi1080ELi1920ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1920ELi5760ELi5760EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i11, void %.lr.ph614.i.i.preheader"   --->   Operation 49 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_44 = phi i13 %select_ln386, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi1080ELi1920ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1920ELi5760ELi5760EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i13, void %.lr.ph614.i.i.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:386->source/edge_canny_detector.cpp:189]   --->   Operation 50 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%read_ind635_load_0372530_i_i = phi i13 %select_ln389, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi1080ELi1920ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1920ELi5760ELi5760EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i13, void %.lr.ph614.i.i.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:389->source/edge_canny_detector.cpp:189]   --->   Operation 51 'phi' 'read_ind635_load_0372530_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%write_ind628_load_0374529_i_i = phi i13 %select_ln393, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi1080ELi1920ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1920ELi5760ELi5760EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i13, void %.lr.ph614.i.i.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:393->source/edge_canny_detector.cpp:189]   --->   Operation 52 'phi' 'write_ind628_load_0374529_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln334 = icmp_eq  i11 %empty_43, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:334->source/edge_canny_detector.cpp:189]   --->   Operation 53 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %.split4.i.i, void %.exit" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:334->source/edge_canny_detector.cpp:189]   --->   Operation 54 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.69ns)   --->   "%switch_ln340 = switch i13 %empty_44, void, i13, void %.split4.i.i..lr.ph.i.i_crit_edge, i13, void %.fold.split.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 57 'switch' 'switch_ln340' <Predicate = (!icmp_ln334)> <Delay = 0.69>
ST_5 : Operation 58 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_42"   --->   Operation 58 'store' 'store_ln0' <Predicate = (!icmp_ln334 & empty_44 == 0)> <Delay = 1.18>
ST_5 : Operation 59 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_41"   --->   Operation 59 'store' 'store_ln0' <Predicate = (!icmp_ln334 & empty_44 == 0)> <Delay = 1.18>
ST_5 : Operation 60 [1/1] (1.18ns)   --->   "%store_ln0 = store i2, i2 %empty_40"   --->   Operation 60 'store' 'store_ln0' <Predicate = (!icmp_ln334 & empty_44 == 0)> <Delay = 1.18>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln334 & empty_44 == 0)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.18ns)   --->   "%store_ln340 = store i2, i2 %empty_42" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 62 'store' 'store_ln340' <Predicate = (!icmp_ln334 & empty_44 == 2)> <Delay = 1.18>
ST_5 : Operation 63 [1/1] (1.18ns)   --->   "%store_ln340 = store i2, i2 %empty_41" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 63 'store' 'store_ln340' <Predicate = (!icmp_ln334 & empty_44 == 2)> <Delay = 1.18>
ST_5 : Operation 64 [1/1] (1.18ns)   --->   "%store_ln340 = store i2, i2 %empty_40" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 64 'store' 'store_ln340' <Predicate = (!icmp_ln334 & empty_44 == 2)> <Delay = 1.18>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln340 = br void %.lr.ph.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 65 'br' 'br_ln340' <Predicate = (!icmp_ln334 & empty_44 == 2)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_load112 = load i2 %empty_40" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 66 'load' 'p_load112' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_load110 = load i2 %empty_41" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 67 'load' 'p_load110' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty_42" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 68 'load' 'p_load' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.86ns)   --->   "%icmp_ln874 = icmp_eq  i13 %empty_44, i13"   --->   Operation 69 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.26ns)   --->   "%select_ln348 = select i1 %icmp_ln874, i2, i2 %p_load112" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 70 'select' 'select_ln348' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.26ns)   --->   "%select_ln348_1 = select i1 %icmp_ln874, i2, i2 %p_load110" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 71 'select' 'select_ln348_1' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.26ns)   --->   "%select_ln348_2 = select i1 %icmp_ln874, i2, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 72 'select' 'select_ln348_2' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.18ns)   --->   "%store_ln348 = store i2 %select_ln348_2, i2 %empty_42, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 73 'store' 'store_ln348' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 1.18>
ST_5 : Operation 74 [1/1] (1.18ns)   --->   "%store_ln348 = store i2 %select_ln348_1, i2 %empty_41, i2 %p_load110" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 74 'store' 'store_ln348' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 1.18>
ST_5 : Operation 75 [1/1] (1.18ns)   --->   "%store_ln348 = store i2 %select_ln348, i2 %empty_40, i2 %p_load112" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 75 'store' 'store_ln348' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 1.18>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln334 & empty_44 != 2 & empty_44 != 0)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.85ns)   --->   "%cmp_i_i161_i_i_i = icmp_ult  i11 %empty_43, i11"   --->   Operation 77 'icmp' 'cmp_i_i161_i_i_i' <Predicate = (!icmp_ln334)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i13 %empty_44" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:187]   --->   Operation 78 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i13 %read_ind635_load_0372530_i_i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:188]   --->   Operation 79 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i13 %write_ind628_load_0374529_i_i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 80 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.75ns)   --->   "%br_ln180 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:180]   --->   Operation 81 'br' 'br_ln180' <Predicate = (!icmp_ln334)> <Delay = 0.75>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.94>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_45 = phi i11, void %.lr.ph.i.i, i11 %add_ln695_5, void %bb.i.i"   --->   Operation 83 'phi' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.85ns)   --->   "%icmp_ln882_1 = icmp_eq  i11 %empty_45, i11"   --->   Operation 84 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.94ns)   --->   "%add_ln695_5 = add i11 %empty_45, i11"   --->   Operation 85 'add' 'add_ln695_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln882_1, void %.split.i.i, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi1080ELi1920ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1920ELi5760ELi5760EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:180]   --->   Operation 86 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %cmp_i_i161_i_i_i, void %bb871.i.i, void %bb870.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:186]   --->   Operation 90 'br' 'br_ln186' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.69ns)   --->   "%switch_ln0 = switch i2 %trunc_ln187, void %branch8.i.i, i2, void %branch6.i.i, i2, void %branch7.i.i"   --->   Operation 91 'switch' 'switch_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.69>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %trunc_ln188, void %branch2.i.i, void %branch3.i.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i764.i.i_ifconv"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.69ns)   --->   "%switch_ln0 = switch i2 %trunc_ln187, void %branch11.i.i, i2, void %branch9.i.i, i2, void %branch10.i.i"   --->   Operation 94 'switch' 'switch_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.69>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %trunc_ln188, void %branch4.i.i, void %branch5.i.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln189 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i764.i.i_ifconv" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:189]   --->   Operation 96 'br' 'br_ln189' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.29>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i11 %empty_45"   --->   Operation 98 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%buf_V_0_addr_2 = getelementptr i16 %buf_V_0, i64, i64 %zext_ln538_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:190]   --->   Operation 99 'getelementptr' 'buf_V_0_addr_2' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%buf_V_1_addr_2 = getelementptr i16 %buf_V_1, i64, i64 %zext_ln538_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:190]   --->   Operation 100 'getelementptr' 'buf_V_1_addr_2' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%buf_V_2_addr_1 = getelementptr i16 %buf_V_2, i64, i64 %zext_ln538_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:190]   --->   Operation 101 'getelementptr' 'buf_V_2_addr_1' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.35ns)   --->   "%store_ln0 = store i16, i11 %buf_V_1_addr_2"   --->   Operation 102 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln187 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb871100.i.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln187 == 1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.35ns)   --->   "%store_ln0 = store i16, i11 %buf_V_0_addr_2"   --->   Operation 104 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln187 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb871100.i.i"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln187 == 0)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.35ns)   --->   "%store_ln0 = store i16, i11 %buf_V_2_addr_1"   --->   Operation 106 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb871100.i.i"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%angle_V_0_addr_2 = getelementptr i8 %angle_V_0, i64, i64 %zext_ln538_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:191]   --->   Operation 108 'getelementptr' 'angle_V_0_addr_2' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%angle_V_1_addr_1 = getelementptr i8 %angle_V_1, i64, i64 %zext_ln538_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:191]   --->   Operation 109 'getelementptr' 'angle_V_1_addr_1' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.35ns)   --->   "%store_ln0 = store i8, i11 %angle_V_0_addr_2"   --->   Operation 110 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb87180.i.i"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & !trunc_ln188)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.35ns)   --->   "%store_ln0 = store i8, i11 %angle_V_1_addr_1"   --->   Operation 112 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb87180.i.i"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i161_i_i_i & trunc_ln188)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.94ns)   --->   "%tmp_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %magnitude_mat_data" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'read' 'tmp_V_2' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5760> <FIFO>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i11 %empty_45"   --->   Operation 115 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%buf_V_0_addr_1 = getelementptr i16 %buf_V_0, i64, i64 %zext_ln538_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:187]   --->   Operation 116 'getelementptr' 'buf_V_0_addr_1' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%buf_V_1_addr_1 = getelementptr i16 %buf_V_1, i64, i64 %zext_ln538_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:187]   --->   Operation 117 'getelementptr' 'buf_V_1_addr_1' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i16 %buf_V_2, i64, i64 %zext_ln538_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:187]   --->   Operation 118 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.35ns)   --->   "%store_ln0 = store i16 %tmp_V_2, i11 %buf_V_1_addr_1"   --->   Operation 119 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln187 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb870105.i.i"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln187 == 1)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.35ns)   --->   "%store_ln0 = store i16 %tmp_V_2, i11 %buf_V_0_addr_1"   --->   Operation 121 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln187 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb870105.i.i"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln187 == 0)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.35ns)   --->   "%store_ln0 = store i16 %tmp_V_2, i11 %buf_V_2_addr"   --->   Operation 123 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb870105.i.i"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.94ns)   --->   "%tmp_V_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %phase_mat_data" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'tmp_V_3' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5760> <FIFO>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%angle_V_0_addr_1 = getelementptr i8 %angle_V_0, i64, i64 %zext_ln538_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:188]   --->   Operation 126 'getelementptr' 'angle_V_0_addr_1' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%angle_V_1_addr = getelementptr i8 %angle_V_1, i64, i64 %zext_ln538_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:188]   --->   Operation 127 'getelementptr' 'angle_V_1_addr' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.35ns)   --->   "%store_ln0 = store i8 %tmp_V_3, i11 %angle_V_0_addr_1"   --->   Operation 128 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & !trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb87084.i.i"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & !trunc_ln188)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.35ns)   --->   "%store_ln0 = store i8 %tmp_V_3, i11 %angle_V_1_addr"   --->   Operation 130 'store' 'store_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb87084.i.i"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & cmp_i_i161_i_i_i & trunc_ln188)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i11 %empty_45"   --->   Operation 132 'zext' 'zext_ln324' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i16 %buf_V_0, i64, i64 %zext_ln324"   --->   Operation 133 'getelementptr' 'buf_V_0_addr_3' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (1.35ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3, void %store_ln0, void %store_ln0"   --->   Operation 134 'load' 'buf_V_0_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i16 %buf_V_1, i64, i64 %zext_ln324"   --->   Operation 135 'getelementptr' 'buf_V_1_addr_3' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_8 : Operation 136 [2/2] (1.35ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3, void %store_ln0, void %store_ln0"   --->   Operation 136 'load' 'buf_V_1_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i16 %buf_V_2, i64, i64 %zext_ln324"   --->   Operation 137 'getelementptr' 'buf_V_2_addr_2' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (1.35ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2, void %store_ln0, void %store_ln0"   --->   Operation 138 'load' 'buf_V_2_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_8 : Operation 139 [1/1] (0.85ns)   --->   "%icmp_ln874_4 = icmp_eq  i11 %empty_45, i11"   --->   Operation 139 'icmp' 'icmp_ln874_4' <Predicate = (!icmp_ln882_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln874_4, void, void %bb.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:209]   --->   Operation 140 'br' 'br_ln209' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.92>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%agg_tmp31_i_i_0_i_i = phi i8, void %.lr.ph.i.i, i8 %angle_buf_V_2, void %bb.i.i"   --->   Operation 141 'phi' 'agg_tmp31_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%agg_tmp23_i_i_0_i_i = phi i16, void %.lr.ph.i.i, i16 %l20_buf_V_2, void %bb.i.i"   --->   Operation 142 'phi' 'agg_tmp23_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%agg_tmp20_i_i_0_i_i = phi i16, void %.lr.ph.i.i, i16 %agg_tmp23_i_i_0_i_i, void %bb.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:202]   --->   Operation 143 'phi' 'agg_tmp20_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%agg_tmp12_i_i_0_i_i = phi i16, void %.lr.ph.i.i, i16 %l10_buf_V_2, void %bb.i.i"   --->   Operation 144 'phi' 'agg_tmp12_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%agg_tmp9_i_i_0_i_i = phi i16, void %.lr.ph.i.i, i16 %agg_tmp12_i_i_0_i_i, void %bb.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:201]   --->   Operation 145 'phi' 'agg_tmp9_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%agg_tmp2_i_i_0_i_i = phi i16, void %.lr.ph.i.i, i16 %l00_buf_V_2, void %bb.i.i"   --->   Operation 146 'phi' 'agg_tmp2_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%agg_tmp139_0_i_i = phi i16, void %.lr.ph.i.i, i16 %agg_tmp2_i_i_0_i_i, void %bb.i.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:200]   --->   Operation 147 'phi' 'agg_tmp139_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%p_load113 = load i2 %empty_40, void %store_ln0, void %store_ln340, void %store_ln348"   --->   Operation 148 'load' 'p_load113' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%p_load111 = load i2 %empty_41, void %store_ln0, void %store_ln340, void %store_ln348"   --->   Operation 149 'load' 'p_load111' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%p_load109 = load i2 %empty_42, void %store_ln0, void %store_ln340, void %store_ln348"   --->   Operation 150 'load' 'p_load109' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (1.35ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3, void %store_ln0, void %store_ln0"   --->   Operation 151 'load' 'buf_V_0_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_9 : Operation 152 [1/2] (1.35ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3, void %store_ln0, void %store_ln0"   --->   Operation 152 'load' 'buf_V_1_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_9 : Operation 153 [1/2] (1.35ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2, void %store_ln0, void %store_ln0"   --->   Operation 153 'load' 'buf_V_2_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_9 : Operation 154 [1/1] (0.57ns)   --->   "%buf0_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %p_load109"   --->   Operation 154 'mux' 'buf0_V' <Predicate = (!icmp_ln882_1)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.57ns)   --->   "%buf1_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %p_load111"   --->   Operation 155 'mux' 'buf1_V' <Predicate = (!icmp_ln882_1)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.57ns)   --->   "%buf2_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %p_load113"   --->   Operation 156 'mux' 'buf2_V' <Predicate = (!icmp_ln882_1)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%l00_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf0_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:200]   --->   Operation 157 'call' 'l00_buf_V_2' <Predicate = (!icmp_ln882_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%l10_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf1_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:201]   --->   Operation 158 'call' 'l10_buf_V_2' <Predicate = (!icmp_ln882_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%l20_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf2_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:202]   --->   Operation 159 'call' 'l20_buf_V_2' <Predicate = (!icmp_ln882_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%angle_V_0_addr_3 = getelementptr i8 %angle_V_0, i64, i64 %zext_ln324" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 160 'getelementptr' 'angle_V_0_addr_3' <Predicate = (!icmp_ln882_1 & !trunc_ln204)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%angle_V_1_addr_2 = getelementptr i8 %angle_V_1, i64, i64 %zext_ln324" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 161 'getelementptr' 'angle_V_1_addr_2' <Predicate = (!icmp_ln882_1 & trunc_ln204)> <Delay = 0.00>
ST_9 : Operation 162 [2/2] (1.35ns)   --->   "%angle_V_1_load = load i11 %angle_V_1_addr_2, void %store_ln0, void %store_ln0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 162 'load' 'angle_V_1_load' <Predicate = (!icmp_ln882_1 & trunc_ln204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 163 [2/2] (1.35ns)   --->   "%angle_V_0_load = load i11 %angle_V_0_addr_3, void %store_ln0, void %store_ln0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 163 'load' 'angle_V_0_load' <Predicate = (!icmp_ln882_1 & !trunc_ln204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 10 <SV = 8> <Delay = 7.23>
ST_10 : Operation 164 [1/2] (1.35ns)   --->   "%angle_V_1_load = load i11 %angle_V_1_addr_2, void %store_ln0, void %store_ln0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 164 'load' 'angle_V_1_load' <Predicate = (!icmp_ln882_1 & trunc_ln204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_10 : Operation 165 [1/2] (1.35ns)   --->   "%angle_V_0_load = load i11 %angle_V_0_addr_3, void %store_ln0, void %store_ln0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 165 'load' 'angle_V_0_load' <Predicate = (!icmp_ln882_1 & !trunc_ln204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_10 : Operation 166 [1/1] (0.44ns)   --->   "%select_ln204 = select i1 %trunc_ln204, i8 %angle_V_1_load, i8 %angle_V_0_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 166 'select' 'select_ln204' <Predicate = (!icmp_ln882_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%angle_buf_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %select_ln204" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:204]   --->   Operation 167 'call' 'angle_buf_V_2' <Predicate = (!icmp_ln882_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 168 [1/1] (5.28ns)   --->   "%p_Repl2_s = call i8 @xFFindmax3x3<3, 0, 0>, i16 %agg_tmp139_0_i_i, i16 %agg_tmp2_i_i_0_i_i, i16 %l00_buf_V_2, i16 %agg_tmp9_i_i_0_i_i, i16 %agg_tmp12_i_i_0_i_i, i16 %l10_buf_V_2, i16 %agg_tmp20_i_i_0_i_i, i16 %agg_tmp23_i_i_0_i_i, i16 %l20_buf_V_2, i8 %agg_tmp31_i_i_0_i_i, i8 %lowthreshold_read, i8 %highthreshold_read" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:125]   --->   Operation 168 'call' 'p_Repl2_s' <Predicate = (!icmp_ln882_1)> <Delay = 5.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 169 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %nms_mat_data, i8 %p_Repl2_s" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 169 'write' 'write_ln167' <Predicate = (!icmp_ln874_4)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 170 'br' 'br_ln0' <Predicate = (!icmp_ln874_4)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.23>
ST_11 : Operation 171 [1/1] (5.28ns)   --->   "%p_Repl2_2 = call i8 @xFFindmax3x3<3, 0, 0>, i16 %agg_tmp139_0_i_i, i16 %agg_tmp2_i_i_0_i_i, i16, i16 %agg_tmp9_i_i_0_i_i, i16 %agg_tmp12_i_i_0_i_i, i16, i16 %agg_tmp20_i_i_0_i_i, i16 %agg_tmp23_i_i_0_i_i, i16, i8 %agg_tmp31_i_i_0_i_i, i8 %lowthreshold_read, i8 %highthreshold_read" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:369->source/edge_canny_detector.cpp:189]   --->   Operation 171 'call' 'p_Repl2_2' <Predicate = true> <Delay = 5.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 172 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %nms_mat_data, i8 %p_Repl2_2" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 172 'write' 'write_ln167' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_11 : Operation 173 [1/1] (0.97ns)   --->   "%add_ln695_1 = add i13 %empty_44, i13"   --->   Operation 173 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.97ns)   --->   "%add_ln695_2 = add i13 %read_ind635_load_0372530_i_i, i13"   --->   Operation 174 'add' 'add_ln695_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.97ns)   --->   "%add_ln695_3 = add i13 %write_ind628_load_0374529_i_i, i13"   --->   Operation 175 'add' 'add_ln695_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.86ns)   --->   "%icmp_ln874_1 = icmp_eq  i13 %add_ln695_1, i13"   --->   Operation 176 'icmp' 'icmp_ln874_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.48ns)   --->   "%select_ln386 = select i1 %icmp_ln874_1, i13, i13 %add_ln695_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:386->source/edge_canny_detector.cpp:189]   --->   Operation 177 'select' 'select_ln386' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.86ns)   --->   "%icmp_ln874_2 = icmp_eq  i13 %add_ln695_2, i13"   --->   Operation 178 'icmp' 'icmp_ln874_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.48ns)   --->   "%select_ln389 = select i1 %icmp_ln874_2, i13, i13 %add_ln695_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:389->source/edge_canny_detector.cpp:189]   --->   Operation 179 'select' 'select_ln389' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.86ns)   --->   "%icmp_ln874_3 = icmp_eq  i13 %add_ln695_3, i13"   --->   Operation 180 'icmp' 'icmp_ln874_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.48ns)   --->   "%select_ln393 = select i1 %icmp_ln874_3, i13, i13 %add_ln695_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:393->source/edge_canny_detector.cpp:189]   --->   Operation 181 'select' 'select_ln393' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.94ns)   --->   "%add_ln695_4 = add i11 %empty_43, i11"   --->   Operation 182 'add' 'add_ln695_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph614.i.i"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	fifo read on port 'lowthreshold' [16]  (2.14 ns)

 <State 2>: 2.54ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('add_ln695') [23]  (0 ns)
	'getelementptr' operation ('buf_V_0_addr', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:322->source/edge_canny_detector.cpp:189) [32]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'buf.V[0]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [33]  (1.35 ns)
	blocking operation 1.19 ns on control path)

 <State 3>: 3.3ns
The critical path consists of the following:
	fifo read on port 'magnitude_mat_data' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [34]  (1.95 ns)
	'store' operation ('store_ln0') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [36]  (1.35 ns)

 <State 4>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_43') with incoming values : ('add_ln695_4') [47]  (0.755 ns)

 <State 5>: 3.04ns
The critical path consists of the following:
	'phi' operation ('empty_44', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:386->source/edge_canny_detector.cpp:189) with incoming values : ('select_ln386', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:386->source/edge_canny_detector.cpp:189) [48]  (0 ns)
	'icmp' operation ('icmp_ln874') [71]  (0.862 ns)
	'select' operation ('select_ln348_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189) [74]  (0.264 ns)
	'store' operation ('store_ln348', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189) of variable 'select_ln348_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189 on local variable 'empty_42' [75]  (1.18 ns)
	blocking operation 0.727 ns on control path)

 <State 6>: 0.948ns
The critical path consists of the following:
	'phi' operation ('empty_45') with incoming values : ('add_ln695_5') [93]  (0 ns)
	'add' operation ('add_ln695_5') [95]  (0.948 ns)

 <State 7>: 3.3ns
The critical path consists of the following:
	fifo read on port 'magnitude_mat_data' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [130]  (1.95 ns)
	'store' operation ('store_ln0') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [137]  (1.35 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('buf_V_0_addr_3') [163]  (0 ns)
	'load' operation ('buf_V_0_load') on array 'buf.V[0]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [164]  (1.35 ns)

 <State 9>: 1.92ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load') on array 'buf.V[0]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [164]  (1.35 ns)
	'mux' operation ('buf0.V') [169]  (0.573 ns)

 <State 10>: 7.23ns
The critical path consists of the following:
	'call' operation ('__Repl2__', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:125) to 'xFFindmax3x3<3, 0, 0>' [181]  (5.28 ns)
	fifo write on port 'nms_mat_data' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [185]  (1.95 ns)

 <State 11>: 7.23ns
The critical path consists of the following:
	'call' operation ('__Repl2__', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:369->source/edge_canny_detector.cpp:189) to 'xFFindmax3x3<3, 0, 0>' [190]  (5.28 ns)
	fifo write on port 'nms_mat_data' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [191]  (1.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
