{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690561510039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690561510039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 18:25:09 2023 " "Processing started: Fri Jul 28 18:25:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690561510039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690561510039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier " "Command: quartus_sta test_LLC_tank_rectifier -c TOP_test_LLC_tank_rectifier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690561510040 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1690561510140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1690561510353 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1690561510354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561510450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561510450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_test_LLC_tank_rectifier.sdc " "Synopsys Design Constraints File file not found: 'TOP_test_LLC_tank_rectifier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1690561511142 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561511142 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690561511144 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690561511144 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690561511144 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690561511144 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690561511144 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690561511144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561511145 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690561511146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC " "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690561511146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC " "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690561511146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690561511146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690561511146 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690561511146 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690561511150 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690561511150 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1690561511152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690561511153 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690561511154 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690561511175 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690561511208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690561511208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.645 " "Worst-case setup slack is -5.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.645            -292.732 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.645            -292.732 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.130             -70.514 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -5.130             -70.514 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924             -23.809 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.924             -23.809 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227              -0.715 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.227              -0.715 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561511210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.301               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.357               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.366               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.135               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.135               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561511217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690561511224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690561511228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.390 ADA_DCO  " "   -0.250              -4.390 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.200 ADB_DCO  " "   -0.250              -4.200 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.435 ADC_BAT_I_EOC  " "   -0.250              -2.435 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.224 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.250              -2.224 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.087 ADC_BAT_V_EOC  " "   -0.250              -2.087 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.463               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.463               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561511230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561511230 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690561511249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690561511291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690561512005 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690561512128 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690561512128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690561512128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690561512144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690561512144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.407 " "Worst-case setup slack is -5.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.407            -279.854 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.407            -279.854 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.861             -66.956 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -4.861             -66.956 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909             -23.516 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.909             -23.516 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.423 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.180              -0.423 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561512148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.316               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.349               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.358               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.991               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.991               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561512156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690561512162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690561512166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.354 ADA_DCO  " "   -0.250              -4.354 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.780 ADB_DCO  " "   -0.250              -3.780 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.982 ADC_BAT_I_EOC  " "   -0.250              -2.982 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.669 ADC_BAT_V_EOC  " "   -0.250              -2.669 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.328 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "   -0.250              -2.328 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.458               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.458               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.435               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.435               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561512169 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690561512196 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690561512357 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690561512357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690561512357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690561512361 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690561512361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.013 " "Worst-case setup slack is -3.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.013            -156.386 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.013            -156.386 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961             -40.536 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.961             -40.536 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -7.748 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.376              -7.748 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.293               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561512367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.137               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.200               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.203               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.659               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561512375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690561512378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690561512381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.145 " "Worst-case minimum pulse width slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -2.030 ADB_DCO  " "   -0.145              -2.030 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -1.940 ADA_DCO  " "   -0.139              -1.940 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -1.094 ADC_BAT_V_EOC  " "   -0.138              -1.094 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.840 ADC_BAT_I_EOC  " "   -0.105              -0.840 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state  " "    0.144               0.000 debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690561512383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690561512383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690561513271 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690561513273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690561513346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 18:25:13 2023 " "Processing ended: Fri Jul 28 18:25:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690561513346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690561513346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690561513346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690561513346 ""}
