

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Thu Oct 20 19:19:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 4 8 11 
2 --> 3 
3 --> 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.89>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%IORegionIdx_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %IORegionIdx" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 13 'read' 'IORegionIdx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%IOCheckIdx_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %IOCheckIdx" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 14 'read' 'IOCheckIdx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%trainedRegion_i_read = read i768 @_ssdm_op_Read.ap_none.i768, i768 %trainedRegion_i" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 15 'read' 'trainedRegion_i_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%inputData_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputData" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 16 'read' 'inputData_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%accel_mode_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %accel_mode" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 17 'read' 'accel_mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln680 = trunc i8 %IORegionIdx_read" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 18 'trunc' 'trunc_ln680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln680 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln680 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 20 'specinterface' 'specinterface_ln680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_33, i32 0, i32 0, void @empty_34, i32 64, i32 0, void @empty_22, void @empty_29, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %accel_mode"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %accel_mode, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_18, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %accel_mode, void @empty_19, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %copying"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copying, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_21, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copying, void @empty_19, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputData, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_7, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_5, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputData, void @empty_6, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_5, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %startCopy"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %startCopy, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_14, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %startCopy, void @empty_13, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_23, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_25, i32 0, i32 0, void @empty_34, i32 1, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %errorInTask"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_12, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_25, i32 0, i32 0, void @empty_34, i32 1, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %outcomeInRam"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %trainedRegion_i"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_i, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_i, void @empty_19, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %trainedRegion_o"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_o, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_15, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_o, void @empty_19, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IOCheckIdx"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IOCheckIdx, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_20, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IOCheckIdx, void @empty_19, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IORegionIdx"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IORegionIdx, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_16, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IORegionIdx, void @empty_19, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_4, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_19, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %failedTask, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_2, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %failedTask, void @empty_6, i32 0, i32 0, void @empty_34, i32 4294967295, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %failedTask"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_30, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_31, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 61 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_15, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 62 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_14, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 63 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_13, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 64 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_12, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 65 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_11, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 66 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_10, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 67 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_9, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 68 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_8, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 69 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_7, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 70 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_6, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 71 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_5, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 72 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_4, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 73 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_3, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 74 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_2, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 75 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_1, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 76 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln714 = specreset void @_ssdm_op_SpecReset, i1 %p_ZL22failedTaskExecutionIds_0, i64 1, void @empty_34" [detector_solid/abs_solid_detector.cpp:714]   --->   Operation 77 'specreset' 'specreset_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.95ns)   --->   "%switch_ln718 = switch i8 %accel_mode_read, void %if.end, i8 1, void %if.then, i8 2, void %if.then10, i8 3, void %if.then20" [detector_solid/abs_solid_detector.cpp:718]   --->   Operation 78 'switch' 'switch_ln718' <Predicate = true> <Delay = 0.95>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %IOCheckIdx_read, i3 0" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 79 'bitconcatenate' 'tmp_49' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i11 %tmp_49" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 80 'zext' 'zext_ln722' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %IORegionIdx_read, i32 1, i32 7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 81 'partselect' 'lshr_ln1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln722_1 = zext i7 %lshr_ln1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 82 'zext' 'zext_ln722_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln722 = add i12 %zext_ln722, i12 %zext_ln722_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 83 'add' 'add_ln722' <Predicate = (accel_mode_read == 2)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln722 = shl i12 %add_ln722, i12 3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 84 'shl' 'shl_ln722' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln722_2 = zext i12 %shl_ln722" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 85 'zext' 'zext_ln722_2' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%regions_addr_8 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 86 'getelementptr' 'regions_addr_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln722 = or i12 %shl_ln722, i12 1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 87 'or' 'or_ln722' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln722_3 = zext i12 %or_ln722" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 88 'zext' 'zext_ln722_3' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%regions_addr_9 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 89 'getelementptr' 'regions_addr_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%regions_1_addr_1 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 90 'getelementptr' 'regions_1_addr_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%regions_1_addr_2 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 91 'getelementptr' 'regions_1_addr_2' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%regions_2_addr_8 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 92 'getelementptr' 'regions_2_addr_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%regions_2_addr_9 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 93 'getelementptr' 'regions_2_addr_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 94 'getelementptr' 'regions_3_addr' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%regions_3_addr_1 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 95 'getelementptr' 'regions_3_addr_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%regions_4_addr_8 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 96 'getelementptr' 'regions_4_addr_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%regions_4_addr_9 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 97 'getelementptr' 'regions_4_addr_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%regions_5_addr = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 98 'getelementptr' 'regions_5_addr' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%regions_5_addr_1 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 99 'getelementptr' 'regions_5_addr_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%regions_load = load i12 %regions_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 100 'load' 'regions_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%regions_1_load = load i12 %regions_1_addr_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 101 'load' 'regions_1_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%regions_load_1 = load i12 %regions_addr_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 102 'load' 'regions_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%regions_1_load_1 = load i12 %regions_1_addr_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 103 'load' 'regions_1_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%regions_2_load = load i12 %regions_2_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 104 'load' 'regions_2_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%regions_3_load = load i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 105 'load' 'regions_3_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 106 [2/2] (3.25ns)   --->   "%regions_2_load_1 = load i12 %regions_2_addr_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 106 'load' 'regions_2_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%regions_3_load_1 = load i12 %regions_3_addr_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 107 'load' 'regions_3_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 108 [2/2] (3.25ns)   --->   "%regions_4_load = load i12 %regions_4_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 108 'load' 'regions_4_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 109 [2/2] (3.25ns)   --->   "%regions_5_load = load i12 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 109 'load' 'regions_5_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 110 [2/2] (3.25ns)   --->   "%regions_4_load_1 = load i12 %regions_4_addr_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 110 'load' 'regions_4_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 111 [2/2] (3.25ns)   --->   "%regions_5_load_1 = load i12 %regions_5_addr_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 111 'load' 'regions_5_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_0_load = load i8 %p_ZL9n_regions_0" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 112 'load' 'p_ZL9n_regions_0_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_1_load = load i8 %p_ZL9n_regions_1" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 113 'load' 'p_ZL9n_regions_1_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_2_load = load i8 %p_ZL9n_regions_2" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 114 'load' 'p_ZL9n_regions_2_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_3_load = load i8 %p_ZL9n_regions_3" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 115 'load' 'p_ZL9n_regions_3_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_4_load = load i8 %p_ZL9n_regions_4" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 116 'load' 'p_ZL9n_regions_4_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_5_load = load i8 %p_ZL9n_regions_5" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 117 'load' 'p_ZL9n_regions_5_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_6_load = load i8 %p_ZL9n_regions_6" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 118 'load' 'p_ZL9n_regions_6_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_7_load = load i8 %p_ZL9n_regions_7" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 119 'load' 'p_ZL9n_regions_7_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_8_load = load i8 %p_ZL9n_regions_8" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 120 'load' 'p_ZL9n_regions_8_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_9_load = load i8 %p_ZL9n_regions_9" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 121 'load' 'p_ZL9n_regions_9_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_10_load = load i8 %p_ZL9n_regions_10" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 122 'load' 'p_ZL9n_regions_10_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_11_load = load i8 %p_ZL9n_regions_11" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 123 'load' 'p_ZL9n_regions_11_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_12_load = load i8 %p_ZL9n_regions_12" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 124 'load' 'p_ZL9n_regions_12_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_13_load = load i8 %p_ZL9n_regions_13" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 125 'load' 'p_ZL9n_regions_13_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_14_load = load i8 %p_ZL9n_regions_14" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 126 'load' 'p_ZL9n_regions_14_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_15_load = load i8 %p_ZL9n_regions_15" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 127 'load' 'p_ZL9n_regions_15_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_16_load = load i8 %p_ZL9n_regions_16" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 128 'load' 'p_ZL9n_regions_16_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_17_load = load i8 %p_ZL9n_regions_17" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 129 'load' 'p_ZL9n_regions_17_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_18_load = load i8 %p_ZL9n_regions_18" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 130 'load' 'p_ZL9n_regions_18_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_19_load = load i8 %p_ZL9n_regions_19" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 131 'load' 'p_ZL9n_regions_19_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_20_load = load i8 %p_ZL9n_regions_20" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 132 'load' 'p_ZL9n_regions_20_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_21_load = load i8 %p_ZL9n_regions_21" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 133 'load' 'p_ZL9n_regions_21_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_22_load = load i8 %p_ZL9n_regions_22" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 134 'load' 'p_ZL9n_regions_22_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_23_load = load i8 %p_ZL9n_regions_23" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 135 'load' 'p_ZL9n_regions_23_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_24_load = load i8 %p_ZL9n_regions_24" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 136 'load' 'p_ZL9n_regions_24_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_25_load = load i8 %p_ZL9n_regions_25" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 137 'load' 'p_ZL9n_regions_25_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_26_load = load i8 %p_ZL9n_regions_26" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 138 'load' 'p_ZL9n_regions_26_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_27_load = load i8 %p_ZL9n_regions_27" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 139 'load' 'p_ZL9n_regions_27_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_28_load = load i8 %p_ZL9n_regions_28" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 140 'load' 'p_ZL9n_regions_28_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_29_load = load i8 %p_ZL9n_regions_29" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 141 'load' 'p_ZL9n_regions_29_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_30_load = load i8 %p_ZL9n_regions_30" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 142 'load' 'p_ZL9n_regions_30_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_31_load = load i8 %p_ZL9n_regions_31" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 143 'load' 'p_ZL9n_regions_31_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_32_load = load i8 %p_ZL9n_regions_32" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 144 'load' 'p_ZL9n_regions_32_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_33_load = load i8 %p_ZL9n_regions_33" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 145 'load' 'p_ZL9n_regions_33_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_34_load = load i8 %p_ZL9n_regions_34" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 146 'load' 'p_ZL9n_regions_34_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_35_load = load i8 %p_ZL9n_regions_35" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 147 'load' 'p_ZL9n_regions_35_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_36_load = load i8 %p_ZL9n_regions_36" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 148 'load' 'p_ZL9n_regions_36_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_37_load = load i8 %p_ZL9n_regions_37" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 149 'load' 'p_ZL9n_regions_37_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_38_load = load i8 %p_ZL9n_regions_38" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 150 'load' 'p_ZL9n_regions_38_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_39_load = load i8 %p_ZL9n_regions_39" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 151 'load' 'p_ZL9n_regions_39_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_40_load = load i8 %p_ZL9n_regions_40" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 152 'load' 'p_ZL9n_regions_40_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_41_load = load i8 %p_ZL9n_regions_41" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 153 'load' 'p_ZL9n_regions_41_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_42_load = load i8 %p_ZL9n_regions_42" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 154 'load' 'p_ZL9n_regions_42_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_43_load = load i8 %p_ZL9n_regions_43" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 155 'load' 'p_ZL9n_regions_43_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_44_load = load i8 %p_ZL9n_regions_44" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 156 'load' 'p_ZL9n_regions_44_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_45_load = load i8 %p_ZL9n_regions_45" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 157 'load' 'p_ZL9n_regions_45_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_46_load = load i8 %p_ZL9n_regions_46" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 158 'load' 'p_ZL9n_regions_46_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_47_load = load i8 %p_ZL9n_regions_47" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 159 'load' 'p_ZL9n_regions_47_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_48_load = load i8 %p_ZL9n_regions_48" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 160 'load' 'p_ZL9n_regions_48_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_49_load = load i8 %p_ZL9n_regions_49" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 161 'load' 'p_ZL9n_regions_49_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_50_load = load i8 %p_ZL9n_regions_50" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 162 'load' 'p_ZL9n_regions_50_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_51_load = load i8 %p_ZL9n_regions_51" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 163 'load' 'p_ZL9n_regions_51_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_52_load = load i8 %p_ZL9n_regions_52" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 164 'load' 'p_ZL9n_regions_52_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_53_load = load i8 %p_ZL9n_regions_53" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 165 'load' 'p_ZL9n_regions_53_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_54_load = load i8 %p_ZL9n_regions_54" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 166 'load' 'p_ZL9n_regions_54_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_55_load = load i8 %p_ZL9n_regions_55" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 167 'load' 'p_ZL9n_regions_55_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_56_load = load i8 %p_ZL9n_regions_56" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 168 'load' 'p_ZL9n_regions_56_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_57_load = load i8 %p_ZL9n_regions_57" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 169 'load' 'p_ZL9n_regions_57_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_58_load = load i8 %p_ZL9n_regions_58" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 170 'load' 'p_ZL9n_regions_58_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_59_load = load i8 %p_ZL9n_regions_59" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 171 'load' 'p_ZL9n_regions_59_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_60_load = load i8 %p_ZL9n_regions_60" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 172 'load' 'p_ZL9n_regions_60_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_61_load = load i8 %p_ZL9n_regions_61" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 173 'load' 'p_ZL9n_regions_61_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_62_load = load i8 %p_ZL9n_regions_62" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 174 'load' 'p_ZL9n_regions_62_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_63_load = load i8 %p_ZL9n_regions_63" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 175 'load' 'p_ZL9n_regions_63_load' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (3.13ns)   --->   "%tmp_52 = mux i8 @_ssdm_op_Mux.ap_auto.64i8.i8, i8 %p_ZL9n_regions_0_load, i8 %p_ZL9n_regions_1_load, i8 %p_ZL9n_regions_2_load, i8 %p_ZL9n_regions_3_load, i8 %p_ZL9n_regions_4_load, i8 %p_ZL9n_regions_5_load, i8 %p_ZL9n_regions_6_load, i8 %p_ZL9n_regions_7_load, i8 %p_ZL9n_regions_8_load, i8 %p_ZL9n_regions_9_load, i8 %p_ZL9n_regions_10_load, i8 %p_ZL9n_regions_11_load, i8 %p_ZL9n_regions_12_load, i8 %p_ZL9n_regions_13_load, i8 %p_ZL9n_regions_14_load, i8 %p_ZL9n_regions_15_load, i8 %p_ZL9n_regions_16_load, i8 %p_ZL9n_regions_17_load, i8 %p_ZL9n_regions_18_load, i8 %p_ZL9n_regions_19_load, i8 %p_ZL9n_regions_20_load, i8 %p_ZL9n_regions_21_load, i8 %p_ZL9n_regions_22_load, i8 %p_ZL9n_regions_23_load, i8 %p_ZL9n_regions_24_load, i8 %p_ZL9n_regions_25_load, i8 %p_ZL9n_regions_26_load, i8 %p_ZL9n_regions_27_load, i8 %p_ZL9n_regions_28_load, i8 %p_ZL9n_regions_29_load, i8 %p_ZL9n_regions_30_load, i8 %p_ZL9n_regions_31_load, i8 %p_ZL9n_regions_32_load, i8 %p_ZL9n_regions_33_load, i8 %p_ZL9n_regions_34_load, i8 %p_ZL9n_regions_35_load, i8 %p_ZL9n_regions_36_load, i8 %p_ZL9n_regions_37_load, i8 %p_ZL9n_regions_38_load, i8 %p_ZL9n_regions_39_load, i8 %p_ZL9n_regions_40_load, i8 %p_ZL9n_regions_41_load, i8 %p_ZL9n_regions_42_load, i8 %p_ZL9n_regions_43_load, i8 %p_ZL9n_regions_44_load, i8 %p_ZL9n_regions_45_load, i8 %p_ZL9n_regions_46_load, i8 %p_ZL9n_regions_47_load, i8 %p_ZL9n_regions_48_load, i8 %p_ZL9n_regions_49_load, i8 %p_ZL9n_regions_50_load, i8 %p_ZL9n_regions_51_load, i8 %p_ZL9n_regions_52_load, i8 %p_ZL9n_regions_53_load, i8 %p_ZL9n_regions_54_load, i8 %p_ZL9n_regions_55_load, i8 %p_ZL9n_regions_56_load, i8 %p_ZL9n_regions_57_load, i8 %p_ZL9n_regions_58_load, i8 %p_ZL9n_regions_59_load, i8 %p_ZL9n_regions_60_load, i8 %p_ZL9n_regions_61_load, i8 %p_ZL9n_regions_62_load, i8 %p_ZL9n_regions_63_load, i8 %IOCheckIdx_read" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 176 'mux' 'tmp_52' <Predicate = (accel_mode_read == 2)> <Delay = 3.13> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.00ns)   --->   "%write_ln723 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %n_regions_in, i8 %tmp_52" [detector_solid/abs_solid_detector.cpp:723]   --->   Operation 177 'write' 'write_ln723' <Predicate = (accel_mode_read == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %IOCheckIdx_read, i3 0" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 178 'bitconcatenate' 'tmp_s' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i11 %tmp_s" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 179 'zext' 'zext_ln719' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln719 = trunc i768 %trainedRegion_i_read" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 180 'trunc' 'trunc_ln719' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln719 = bitcast i32 %trunc_ln719" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 181 'bitcast' 'bitcast_ln719' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %IORegionIdx_read, i32 1, i32 7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 182 'partselect' 'lshr_ln' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln719_1 = zext i7 %lshr_ln" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 183 'zext' 'zext_ln719_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.63ns)   --->   "%add_ln719 = add i12 %zext_ln719, i12 %zext_ln719_1" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 184 'add' 'add_ln719' <Predicate = (accel_mode_read == 1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln719 = shl i12 %add_ln719, i12 3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 185 'shl' 'shl_ln719' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln719_2 = zext i12 %shl_ln719" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 186 'zext' 'zext_ln719_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln719_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 187 'getelementptr' 'regions_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln719 = or i12 %shl_ln719, i12 1" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 188 'or' 'or_ln719' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln719_3 = zext i12 %or_ln719" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 189 'zext' 'zext_ln719_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%regions_addr_1 = getelementptr i32 %regions, i64 0, i64 %zext_ln719_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 190 'getelementptr' 'regions_addr_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln719_1 = or i12 %shl_ln719, i12 2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 191 'or' 'or_ln719_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln719_4 = zext i12 %or_ln719_1" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 192 'zext' 'zext_ln719_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%regions_addr_2 = getelementptr i32 %regions, i64 0, i64 %zext_ln719_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 193 'getelementptr' 'regions_addr_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln719_2 = or i12 %shl_ln719, i12 3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 194 'or' 'or_ln719_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln719_5 = zext i12 %or_ln719_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 195 'zext' 'zext_ln719_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%regions_addr_3 = getelementptr i32 %regions, i64 0, i64 %zext_ln719_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 196 'getelementptr' 'regions_addr_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln719_3 = or i12 %shl_ln719, i12 4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 197 'or' 'or_ln719_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln719_6 = zext i12 %or_ln719_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 198 'zext' 'zext_ln719_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%regions_addr_4 = getelementptr i32 %regions, i64 0, i64 %zext_ln719_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 199 'getelementptr' 'regions_addr_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln719_4 = or i12 %shl_ln719, i12 5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 200 'or' 'or_ln719_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln719_7 = zext i12 %or_ln719_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 201 'zext' 'zext_ln719_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%regions_addr_5 = getelementptr i32 %regions, i64 0, i64 %zext_ln719_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 202 'getelementptr' 'regions_addr_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln719_5 = or i12 %shl_ln719, i12 6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 203 'or' 'or_ln719_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln719_8 = zext i12 %or_ln719_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 204 'zext' 'zext_ln719_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%regions_addr_6 = getelementptr i32 %regions, i64 0, i64 %zext_ln719_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 205 'getelementptr' 'regions_addr_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln719_6 = or i12 %shl_ln719, i12 7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 206 'or' 'or_ln719_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln719_9 = zext i12 %or_ln719_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 207 'zext' 'zext_ln719_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%regions_addr_7 = getelementptr i32 %regions, i64 0, i64 %zext_ln719_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 208 'getelementptr' 'regions_addr_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 209 'getelementptr' 'regions_1_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%regions_1_addr_9 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 210 'getelementptr' 'regions_1_addr_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%regions_1_addr_10 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 211 'getelementptr' 'regions_1_addr_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%regions_1_addr_11 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 212 'getelementptr' 'regions_1_addr_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%regions_1_addr_12 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 213 'getelementptr' 'regions_1_addr_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%regions_1_addr_13 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 214 'getelementptr' 'regions_1_addr_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%regions_1_addr_14 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 215 'getelementptr' 'regions_1_addr_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%regions_1_addr_15 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln719_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 216 'getelementptr' 'regions_1_addr_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 217 'getelementptr' 'regions_2_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%regions_2_addr_1 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 218 'getelementptr' 'regions_2_addr_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%regions_2_addr_2 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 219 'getelementptr' 'regions_2_addr_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%regions_2_addr_3 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 220 'getelementptr' 'regions_2_addr_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%regions_2_addr_4 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 221 'getelementptr' 'regions_2_addr_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%regions_2_addr_5 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 222 'getelementptr' 'regions_2_addr_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%regions_2_addr_6 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 223 'getelementptr' 'regions_2_addr_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%regions_2_addr_7 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln719_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 224 'getelementptr' 'regions_2_addr_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%regions_3_addr_8 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 225 'getelementptr' 'regions_3_addr_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%regions_3_addr_9 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 226 'getelementptr' 'regions_3_addr_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%regions_3_addr_10 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 227 'getelementptr' 'regions_3_addr_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%regions_3_addr_11 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 228 'getelementptr' 'regions_3_addr_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%regions_3_addr_12 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 229 'getelementptr' 'regions_3_addr_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%regions_3_addr_13 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 230 'getelementptr' 'regions_3_addr_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%regions_3_addr_14 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 231 'getelementptr' 'regions_3_addr_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%regions_3_addr_15 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln719_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 232 'getelementptr' 'regions_3_addr_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%regions_4_addr = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 233 'getelementptr' 'regions_4_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%regions_4_addr_1 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 234 'getelementptr' 'regions_4_addr_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%regions_4_addr_2 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 235 'getelementptr' 'regions_4_addr_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%regions_4_addr_3 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 236 'getelementptr' 'regions_4_addr_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%regions_4_addr_4 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 237 'getelementptr' 'regions_4_addr_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%regions_4_addr_5 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 238 'getelementptr' 'regions_4_addr_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%regions_4_addr_6 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 239 'getelementptr' 'regions_4_addr_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%regions_4_addr_7 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln719_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 240 'getelementptr' 'regions_4_addr_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%regions_5_addr_8 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 241 'getelementptr' 'regions_5_addr_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%regions_5_addr_9 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 242 'getelementptr' 'regions_5_addr_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%regions_5_addr_10 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 243 'getelementptr' 'regions_5_addr_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%regions_5_addr_11 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 244 'getelementptr' 'regions_5_addr_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%regions_5_addr_12 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 245 'getelementptr' 'regions_5_addr_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%regions_5_addr_13 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 246 'getelementptr' 'regions_5_addr_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%regions_5_addr_14 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 247 'getelementptr' 'regions_5_addr_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%regions_5_addr_15 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln719_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 248 'getelementptr' 'regions_5_addr_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 32, i32 63" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 249 'partselect' 'tmp' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln719_1 = bitcast i32 %tmp" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 250 'bitcast' 'bitcast_ln719_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 64, i32 95" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 251 'partselect' 'tmp_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln719_2 = bitcast i32 %tmp_14" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 252 'bitcast' 'bitcast_ln719_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 96, i32 127" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 253 'partselect' 'tmp_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln719_3 = bitcast i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 254 'bitcast' 'bitcast_ln719_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 128, i32 159" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 255 'partselect' 'tmp_16' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln719_4 = bitcast i32 %tmp_16" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 256 'bitcast' 'bitcast_ln719_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 160, i32 191" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 257 'partselect' 'tmp_17' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln719_5 = bitcast i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 258 'bitcast' 'bitcast_ln719_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 192, i32 223" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 259 'partselect' 'tmp_18' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln719_6 = bitcast i32 %tmp_18" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 260 'bitcast' 'bitcast_ln719_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 224, i32 255" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 261 'partselect' 'tmp_19' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln719_7 = bitcast i32 %tmp_19" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 262 'bitcast' 'bitcast_ln719_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 256, i32 287" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 263 'partselect' 'tmp_20' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln719_8 = bitcast i32 %tmp_20" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 264 'bitcast' 'bitcast_ln719_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 288, i32 319" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 265 'partselect' 'tmp_21' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln719_9 = bitcast i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 266 'bitcast' 'bitcast_ln719_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 320, i32 351" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 267 'partselect' 'tmp_46' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln719_10 = bitcast i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 268 'bitcast' 'bitcast_ln719_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 352, i32 383" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 269 'partselect' 'tmp_47' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln719_11 = bitcast i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 270 'bitcast' 'bitcast_ln719_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 384, i32 415" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 271 'partselect' 'tmp_48' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln719_12 = bitcast i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 272 'bitcast' 'bitcast_ln719_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 416, i32 447" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 273 'partselect' 'tmp_50' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln719_13 = bitcast i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 274 'bitcast' 'bitcast_ln719_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 448, i32 479" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 275 'partselect' 'tmp_51' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln719_14 = bitcast i32 %tmp_51" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 276 'bitcast' 'bitcast_ln719_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 480, i32 511" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 277 'partselect' 'tmp_53' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln719_15 = bitcast i32 %tmp_53" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 278 'bitcast' 'bitcast_ln719_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 512, i32 543" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 279 'partselect' 'tmp_54' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%bitcast_ln719_16 = bitcast i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 280 'bitcast' 'bitcast_ln719_16' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 544, i32 575" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 281 'partselect' 'tmp_55' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln719_17 = bitcast i32 %tmp_55" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 282 'bitcast' 'bitcast_ln719_17' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 576, i32 607" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 283 'partselect' 'tmp_56' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln719_18 = bitcast i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 284 'bitcast' 'bitcast_ln719_18' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 608, i32 639" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 285 'partselect' 'tmp_57' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln719_19 = bitcast i32 %tmp_57" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 286 'bitcast' 'bitcast_ln719_19' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 640, i32 671" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 287 'partselect' 'tmp_58' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln719_20 = bitcast i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 288 'bitcast' 'bitcast_ln719_20' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 672, i32 703" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 289 'partselect' 'tmp_59' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln719_21 = bitcast i32 %tmp_59" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 290 'bitcast' 'bitcast_ln719_21' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 704, i32 735" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 291 'partselect' 'tmp_60' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln719_22 = bitcast i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 292 'bitcast' 'bitcast_ln719_22' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 736, i32 767" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 293 'partselect' 'tmp_61' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln719_23 = bitcast i32 %tmp_61" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 294 'bitcast' 'bitcast_ln719_23' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln719 = br i1 %trunc_ln680, void %arrayidx52.2.781.case.0, void %arrayidx52.2.781.case.1" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 295 'br' 'br_ln719' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719, i12 %regions_addr" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 296 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & !trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_1, i12 %regions_addr_1" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 297 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & !trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 298 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_8, i12 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 298 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & !trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_9, i12 %regions_2_addr_1" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 299 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & !trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_16, i12 %regions_4_addr" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 300 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & !trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 301 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_17, i12 %regions_4_addr_1" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 301 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & !trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719, i12 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 302 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 303 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_1, i12 %regions_1_addr_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 303 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_8, i12 %regions_3_addr_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 304 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 305 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_9, i12 %regions_3_addr_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 305 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_16, i12 %regions_5_addr_8" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 306 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_17, i12 %regions_5_addr_9" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 307 'store' 'store_ln719' <Predicate = (accel_mode_read == 1 & trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 308 [2/2] (13.1ns)   --->   "%call_ln725 = call void @runTest, i512 %gmem, i64 %inputData_read, i8 %startCopy, i8 %errorInTask, i8 %copying, i8 %p_ZL9n_regions_0, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_62, i8 %p_ZL9n_regions_63, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i1 %p_ZL22failedTaskExecutionIds_0, i1 %p_ZL22failedTaskExecutionIds_1, i1 %p_ZL22failedTaskExecutionIds_2, i1 %p_ZL22failedTaskExecutionIds_3, i1 %p_ZL22failedTaskExecutionIds_4, i1 %p_ZL22failedTaskExecutionIds_5, i1 %p_ZL22failedTaskExecutionIds_6, i1 %p_ZL22failedTaskExecutionIds_7, i1 %p_ZL22failedTaskExecutionIds_8, i1 %p_ZL22failedTaskExecutionIds_9, i1 %p_ZL22failedTaskExecutionIds_10, i1 %p_ZL22failedTaskExecutionIds_11, i1 %p_ZL22failedTaskExecutionIds_12, i1 %p_ZL22failedTaskExecutionIds_13, i1 %p_ZL22failedTaskExecutionIds_14, i1 %p_ZL22failedTaskExecutionIds_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 308 'call' 'call_ln725' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln725 = call void @runTest, i512 %gmem, i64 %inputData_read, i8 %startCopy, i8 %errorInTask, i8 %copying, i8 %p_ZL9n_regions_0, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_62, i8 %p_ZL9n_regions_63, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i1 %p_ZL22failedTaskExecutionIds_0, i1 %p_ZL22failedTaskExecutionIds_1, i1 %p_ZL22failedTaskExecutionIds_2, i1 %p_ZL22failedTaskExecutionIds_3, i1 %p_ZL22failedTaskExecutionIds_4, i1 %p_ZL22failedTaskExecutionIds_5, i1 %p_ZL22failedTaskExecutionIds_6, i1 %p_ZL22failedTaskExecutionIds_7, i1 %p_ZL22failedTaskExecutionIds_8, i1 %p_ZL22failedTaskExecutionIds_9, i1 %p_ZL22failedTaskExecutionIds_10, i1 %p_ZL22failedTaskExecutionIds_11, i1 %p_ZL22failedTaskExecutionIds_12, i1 %p_ZL22failedTaskExecutionIds_13, i1 %p_ZL22failedTaskExecutionIds_14, i1 %p_ZL22failedTaskExecutionIds_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 309 'call' 'call_ln725' <Predicate = (accel_mode_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln726 = br void %if.end" [detector_solid/abs_solid_detector.cpp:726]   --->   Operation 310 'br' 'br_ln726' <Predicate = (accel_mode_read == 3)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end21"   --->   Operation 311 'br' 'br_ln0' <Predicate = (accel_mode_read != 1 & accel_mode_read != 2)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 4.84>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%or_ln722_1 = or i12 %shl_ln722, i12 2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 312 'or' 'or_ln722_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln722_4 = zext i12 %or_ln722_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 313 'zext' 'zext_ln722_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%regions_addr_10 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 314 'getelementptr' 'regions_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln722_2 = or i12 %shl_ln722, i12 3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 315 'or' 'or_ln722_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln722_5 = zext i12 %or_ln722_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 316 'zext' 'zext_ln722_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%regions_addr_11 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 317 'getelementptr' 'regions_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%regions_1_addr_3 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 318 'getelementptr' 'regions_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%regions_1_addr_4 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 319 'getelementptr' 'regions_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%regions_2_addr_10 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 320 'getelementptr' 'regions_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%regions_2_addr_11 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 321 'getelementptr' 'regions_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%regions_3_addr_2 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 322 'getelementptr' 'regions_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%regions_3_addr_3 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 323 'getelementptr' 'regions_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%regions_4_addr_10 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 324 'getelementptr' 'regions_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%regions_4_addr_11 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 325 'getelementptr' 'regions_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%regions_5_addr_2 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 326 'getelementptr' 'regions_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%regions_5_addr_3 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 327 'getelementptr' 'regions_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/2] (3.25ns)   --->   "%regions_load = load i12 %regions_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 328 'load' 'regions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 329 [1/2] (3.25ns)   --->   "%regions_1_load = load i12 %regions_1_addr_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 329 'load' 'regions_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 330 [1/1] (1.58ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load, i32 %regions_1_load, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 330 'mux' 'tmp_22' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/2] (3.25ns)   --->   "%regions_load_1 = load i12 %regions_addr_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 331 'load' 'regions_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 332 [1/2] (3.25ns)   --->   "%regions_1_load_1 = load i12 %regions_1_addr_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 332 'load' 'regions_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 333 [1/1] (1.58ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_1, i32 %regions_1_load_1, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 333 'mux' 'tmp_23' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [2/2] (3.25ns)   --->   "%regions_load_2 = load i12 %regions_addr_10" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 334 'load' 'regions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 335 [2/2] (3.25ns)   --->   "%regions_1_load_2 = load i12 %regions_1_addr_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 335 'load' 'regions_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 336 [2/2] (3.25ns)   --->   "%regions_load_3 = load i12 %regions_addr_11" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 336 'load' 'regions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 337 [2/2] (3.25ns)   --->   "%regions_1_load_3 = load i12 %regions_1_addr_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 337 'load' 'regions_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 338 [1/2] (3.25ns)   --->   "%regions_2_load = load i12 %regions_2_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 338 'load' 'regions_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 339 [1/2] (3.25ns)   --->   "%regions_3_load = load i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 339 'load' 'regions_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 340 [1/1] (1.58ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load, i32 %regions_3_load, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 340 'mux' 'tmp_30' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/2] (3.25ns)   --->   "%regions_2_load_1 = load i12 %regions_2_addr_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 341 'load' 'regions_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 342 [1/2] (3.25ns)   --->   "%regions_3_load_1 = load i12 %regions_3_addr_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 342 'load' 'regions_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 343 [1/1] (1.58ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_1, i32 %regions_3_load_1, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 343 'mux' 'tmp_31' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [2/2] (3.25ns)   --->   "%regions_2_load_2 = load i12 %regions_2_addr_10" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 344 'load' 'regions_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 345 [2/2] (3.25ns)   --->   "%regions_3_load_2 = load i12 %regions_3_addr_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 345 'load' 'regions_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 346 [2/2] (3.25ns)   --->   "%regions_2_load_3 = load i12 %regions_2_addr_11" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 346 'load' 'regions_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 347 [2/2] (3.25ns)   --->   "%regions_3_load_3 = load i12 %regions_3_addr_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 347 'load' 'regions_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 348 [1/2] (3.25ns)   --->   "%regions_4_load = load i12 %regions_4_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 348 'load' 'regions_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 349 [1/2] (3.25ns)   --->   "%regions_5_load = load i12 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 349 'load' 'regions_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 350 [1/1] (1.58ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load, i32 %regions_5_load, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 350 'mux' 'tmp_38' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/2] (3.25ns)   --->   "%regions_4_load_1 = load i12 %regions_4_addr_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 351 'load' 'regions_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 352 [1/2] (3.25ns)   --->   "%regions_5_load_1 = load i12 %regions_5_addr_1" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 352 'load' 'regions_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 353 [1/1] (1.58ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_1, i32 %regions_5_load_1, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 353 'mux' 'tmp_39' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [2/2] (3.25ns)   --->   "%regions_4_load_2 = load i12 %regions_4_addr_10" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 354 'load' 'regions_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 355 [2/2] (3.25ns)   --->   "%regions_5_load_2 = load i12 %regions_5_addr_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 355 'load' 'regions_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 356 [2/2] (3.25ns)   --->   "%regions_4_load_3 = load i12 %regions_4_addr_11" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 356 'load' 'regions_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 357 [2/2] (3.25ns)   --->   "%regions_5_load_3 = load i12 %regions_5_addr_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 357 'load' 'regions_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 2> <Delay = 4.84>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln722_3 = or i12 %shl_ln722, i12 4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 358 'or' 'or_ln722_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln722_6 = zext i12 %or_ln722_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 359 'zext' 'zext_ln722_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%regions_addr_12 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 360 'getelementptr' 'regions_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln722_4 = or i12 %shl_ln722, i12 5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 361 'or' 'or_ln722_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln722_7 = zext i12 %or_ln722_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 362 'zext' 'zext_ln722_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%regions_addr_13 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 363 'getelementptr' 'regions_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%regions_1_addr_5 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 364 'getelementptr' 'regions_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%regions_1_addr_6 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 365 'getelementptr' 'regions_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%regions_2_addr_12 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 366 'getelementptr' 'regions_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%regions_2_addr_13 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 367 'getelementptr' 'regions_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%regions_3_addr_4 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 368 'getelementptr' 'regions_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%regions_3_addr_5 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 369 'getelementptr' 'regions_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%regions_4_addr_12 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 370 'getelementptr' 'regions_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%regions_4_addr_13 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 371 'getelementptr' 'regions_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%regions_5_addr_4 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 372 'getelementptr' 'regions_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%regions_5_addr_5 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 373 'getelementptr' 'regions_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/2] (3.25ns)   --->   "%regions_load_2 = load i12 %regions_addr_10" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 374 'load' 'regions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 375 [1/2] (3.25ns)   --->   "%regions_1_load_2 = load i12 %regions_1_addr_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 375 'load' 'regions_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 376 [1/1] (1.58ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_2, i32 %regions_1_load_2, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 376 'mux' 'tmp_24' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/2] (3.25ns)   --->   "%regions_load_3 = load i12 %regions_addr_11" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 377 'load' 'regions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 378 [1/2] (3.25ns)   --->   "%regions_1_load_3 = load i12 %regions_1_addr_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 378 'load' 'regions_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 379 [1/1] (1.58ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_3, i32 %regions_1_load_3, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 379 'mux' 'tmp_25' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [2/2] (3.25ns)   --->   "%regions_load_4 = load i12 %regions_addr_12" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 380 'load' 'regions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 381 [2/2] (3.25ns)   --->   "%regions_1_load_4 = load i12 %regions_1_addr_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 381 'load' 'regions_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 382 [2/2] (3.25ns)   --->   "%regions_load_5 = load i12 %regions_addr_13" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 382 'load' 'regions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 383 [2/2] (3.25ns)   --->   "%regions_1_load_5 = load i12 %regions_1_addr_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 383 'load' 'regions_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 384 [1/2] (3.25ns)   --->   "%regions_2_load_2 = load i12 %regions_2_addr_10" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 384 'load' 'regions_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 385 [1/2] (3.25ns)   --->   "%regions_3_load_2 = load i12 %regions_3_addr_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 385 'load' 'regions_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 386 [1/1] (1.58ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_2, i32 %regions_3_load_2, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 386 'mux' 'tmp_32' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/2] (3.25ns)   --->   "%regions_2_load_3 = load i12 %regions_2_addr_11" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 387 'load' 'regions_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 388 [1/2] (3.25ns)   --->   "%regions_3_load_3 = load i12 %regions_3_addr_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 388 'load' 'regions_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 389 [1/1] (1.58ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_3, i32 %regions_3_load_3, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 389 'mux' 'tmp_33' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [2/2] (3.25ns)   --->   "%regions_2_load_4 = load i12 %regions_2_addr_12" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 390 'load' 'regions_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 391 [2/2] (3.25ns)   --->   "%regions_3_load_4 = load i12 %regions_3_addr_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 391 'load' 'regions_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 392 [2/2] (3.25ns)   --->   "%regions_2_load_5 = load i12 %regions_2_addr_13" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 392 'load' 'regions_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 393 [2/2] (3.25ns)   --->   "%regions_3_load_5 = load i12 %regions_3_addr_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 393 'load' 'regions_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 394 [1/2] (3.25ns)   --->   "%regions_4_load_2 = load i12 %regions_4_addr_10" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 394 'load' 'regions_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 395 [1/2] (3.25ns)   --->   "%regions_5_load_2 = load i12 %regions_5_addr_2" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 395 'load' 'regions_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 396 [1/1] (1.58ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_2, i32 %regions_5_load_2, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 396 'mux' 'tmp_40' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/2] (3.25ns)   --->   "%regions_4_load_3 = load i12 %regions_4_addr_11" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 397 'load' 'regions_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 398 [1/2] (3.25ns)   --->   "%regions_5_load_3 = load i12 %regions_5_addr_3" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 398 'load' 'regions_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 399 [1/1] (1.58ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_3, i32 %regions_5_load_3, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 399 'mux' 'tmp_41' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [2/2] (3.25ns)   --->   "%regions_4_load_4 = load i12 %regions_4_addr_12" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 400 'load' 'regions_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 401 [2/2] (3.25ns)   --->   "%regions_5_load_4 = load i12 %regions_5_addr_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 401 'load' 'regions_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 402 [2/2] (3.25ns)   --->   "%regions_4_load_5 = load i12 %regions_4_addr_13" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 402 'load' 'regions_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 403 [2/2] (3.25ns)   --->   "%regions_5_load_5 = load i12 %regions_5_addr_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 403 'load' 'regions_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 3> <Delay = 4.84>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln722_5 = or i12 %shl_ln722, i12 6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 404 'or' 'or_ln722_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln722_8 = zext i12 %or_ln722_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 405 'zext' 'zext_ln722_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%regions_addr_14 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 406 'getelementptr' 'regions_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln722_6 = or i12 %shl_ln722, i12 7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 407 'or' 'or_ln722_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln722_9 = zext i12 %or_ln722_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 408 'zext' 'zext_ln722_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%regions_addr_15 = getelementptr i32 %regions, i64 0, i64 %zext_ln722_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 409 'getelementptr' 'regions_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%regions_1_addr_7 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 410 'getelementptr' 'regions_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%regions_1_addr_8 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln722_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 411 'getelementptr' 'regions_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%regions_2_addr_14 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 412 'getelementptr' 'regions_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%regions_2_addr_15 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln722_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 413 'getelementptr' 'regions_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%regions_3_addr_6 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 414 'getelementptr' 'regions_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%regions_3_addr_7 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln722_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 415 'getelementptr' 'regions_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%regions_4_addr_14 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 416 'getelementptr' 'regions_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%regions_4_addr_15 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln722_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 417 'getelementptr' 'regions_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%regions_5_addr_6 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 418 'getelementptr' 'regions_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%regions_5_addr_7 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln722_9" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 419 'getelementptr' 'regions_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 420 [1/2] (3.25ns)   --->   "%regions_load_4 = load i12 %regions_addr_12" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 420 'load' 'regions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 421 [1/2] (3.25ns)   --->   "%regions_1_load_4 = load i12 %regions_1_addr_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 421 'load' 'regions_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 422 [1/1] (1.58ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_4, i32 %regions_1_load_4, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 422 'mux' 'tmp_26' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/2] (3.25ns)   --->   "%regions_load_5 = load i12 %regions_addr_13" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 423 'load' 'regions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 424 [1/2] (3.25ns)   --->   "%regions_1_load_5 = load i12 %regions_1_addr_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 424 'load' 'regions_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 425 [1/1] (1.58ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_5, i32 %regions_1_load_5, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 425 'mux' 'tmp_27' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 426 [2/2] (3.25ns)   --->   "%regions_load_6 = load i12 %regions_addr_14" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 426 'load' 'regions_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 427 [2/2] (3.25ns)   --->   "%regions_1_load_6 = load i12 %regions_1_addr_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 427 'load' 'regions_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 428 [2/2] (3.25ns)   --->   "%regions_load_7 = load i12 %regions_addr_15" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 428 'load' 'regions_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 429 [2/2] (3.25ns)   --->   "%regions_1_load_7 = load i12 %regions_1_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 429 'load' 'regions_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 430 [1/2] (3.25ns)   --->   "%regions_2_load_4 = load i12 %regions_2_addr_12" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 430 'load' 'regions_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 431 [1/2] (3.25ns)   --->   "%regions_3_load_4 = load i12 %regions_3_addr_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 431 'load' 'regions_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 432 [1/1] (1.58ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_4, i32 %regions_3_load_4, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 432 'mux' 'tmp_34' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/2] (3.25ns)   --->   "%regions_2_load_5 = load i12 %regions_2_addr_13" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 433 'load' 'regions_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 434 [1/2] (3.25ns)   --->   "%regions_3_load_5 = load i12 %regions_3_addr_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 434 'load' 'regions_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 435 [1/1] (1.58ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_5, i32 %regions_3_load_5, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 435 'mux' 'tmp_35' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [2/2] (3.25ns)   --->   "%regions_2_load_6 = load i12 %regions_2_addr_14" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 436 'load' 'regions_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 437 [2/2] (3.25ns)   --->   "%regions_3_load_6 = load i12 %regions_3_addr_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 437 'load' 'regions_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 438 [2/2] (3.25ns)   --->   "%regions_2_load_7 = load i12 %regions_2_addr_15" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 438 'load' 'regions_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 439 [2/2] (3.25ns)   --->   "%regions_3_load_7 = load i12 %regions_3_addr_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 439 'load' 'regions_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 440 [1/2] (3.25ns)   --->   "%regions_4_load_4 = load i12 %regions_4_addr_12" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 440 'load' 'regions_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 441 [1/2] (3.25ns)   --->   "%regions_5_load_4 = load i12 %regions_5_addr_4" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 441 'load' 'regions_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 442 [1/1] (1.58ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_4, i32 %regions_5_load_4, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 442 'mux' 'tmp_42' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/2] (3.25ns)   --->   "%regions_4_load_5 = load i12 %regions_4_addr_13" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 443 'load' 'regions_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 444 [1/2] (3.25ns)   --->   "%regions_5_load_5 = load i12 %regions_5_addr_5" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 444 'load' 'regions_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 445 [1/1] (1.58ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_5, i32 %regions_5_load_5, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 445 'mux' 'tmp_43' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [2/2] (3.25ns)   --->   "%regions_4_load_6 = load i12 %regions_4_addr_14" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 446 'load' 'regions_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 447 [2/2] (3.25ns)   --->   "%regions_5_load_6 = load i12 %regions_5_addr_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 447 'load' 'regions_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 448 [2/2] (3.25ns)   --->   "%regions_4_load_7 = load i12 %regions_4_addr_15" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 448 'load' 'regions_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 449 [2/2] (3.25ns)   --->   "%regions_5_load_7 = load i12 %regions_5_addr_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 449 'load' 'regions_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 4> <Delay = 5.84>
ST_7 : Operation 450 [1/2] (3.25ns)   --->   "%regions_load_6 = load i12 %regions_addr_14" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 450 'load' 'regions_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 451 [1/2] (3.25ns)   --->   "%regions_1_load_6 = load i12 %regions_1_addr_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 451 'load' 'regions_1_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 452 [1/1] (1.58ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_6, i32 %regions_1_load_6, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 452 'mux' 'tmp_28' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [1/2] (3.25ns)   --->   "%regions_load_7 = load i12 %regions_addr_15" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 453 'load' 'regions_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 454 [1/2] (3.25ns)   --->   "%regions_1_load_7 = load i12 %regions_1_addr_8" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 454 'load' 'regions_1_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 455 [1/1] (1.58ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_7, i32 %regions_1_load_7, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 455 'mux' 'tmp_29' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 456 [1/2] (3.25ns)   --->   "%regions_2_load_6 = load i12 %regions_2_addr_14" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 456 'load' 'regions_2_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 457 [1/2] (3.25ns)   --->   "%regions_3_load_6 = load i12 %regions_3_addr_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 457 'load' 'regions_3_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 458 [1/1] (1.58ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_6, i32 %regions_3_load_6, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 458 'mux' 'tmp_36' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 459 [1/2] (3.25ns)   --->   "%regions_2_load_7 = load i12 %regions_2_addr_15" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 459 'load' 'regions_2_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 460 [1/2] (3.25ns)   --->   "%regions_3_load_7 = load i12 %regions_3_addr_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 460 'load' 'regions_3_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 461 [1/1] (1.58ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_7, i32 %regions_3_load_7, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 461 'mux' 'tmp_37' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 462 [1/2] (3.25ns)   --->   "%regions_4_load_6 = load i12 %regions_4_addr_14" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 462 'load' 'regions_4_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 463 [1/2] (3.25ns)   --->   "%regions_5_load_6 = load i12 %regions_5_addr_6" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 463 'load' 'regions_5_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 464 [1/1] (1.58ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_6, i32 %regions_5_load_6, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 464 'mux' 'tmp_44' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/2] (3.25ns)   --->   "%regions_4_load_7 = load i12 %regions_4_addr_15" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 465 'load' 'regions_4_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 466 [1/2] (3.25ns)   --->   "%regions_5_load_7 = load i12 %regions_5_addr_7" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 466 'load' 'regions_5_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 467 [1/1] (1.58ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_7, i32 %regions_5_load_7, i1 %trunc_ln680" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 467 'mux' 'tmp_45' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.00ns)   --->   "%bitcast_ln722 = bitcast i32 %tmp_22" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 468 'bitcast' 'bitcast_ln722' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "%bitcast_ln722_1 = bitcast i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 469 'bitcast' 'bitcast_ln722_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln722_2 = bitcast i32 %tmp_24" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 470 'bitcast' 'bitcast_ln722_2' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln722_3 = bitcast i32 %tmp_25" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 471 'bitcast' 'bitcast_ln722_3' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln722_4 = bitcast i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 472 'bitcast' 'bitcast_ln722_4' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln722_5 = bitcast i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 473 'bitcast' 'bitcast_ln722_5' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln722_6 = bitcast i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 474 'bitcast' 'bitcast_ln722_6' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln722_7 = bitcast i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 475 'bitcast' 'bitcast_ln722_7' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln722_8 = bitcast i32 %tmp_30" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 476 'bitcast' 'bitcast_ln722_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln722_9 = bitcast i32 %tmp_31" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 477 'bitcast' 'bitcast_ln722_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln722_10 = bitcast i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 478 'bitcast' 'bitcast_ln722_10' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln722_11 = bitcast i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 479 'bitcast' 'bitcast_ln722_11' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln722_12 = bitcast i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 480 'bitcast' 'bitcast_ln722_12' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln722_13 = bitcast i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 481 'bitcast' 'bitcast_ln722_13' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%bitcast_ln722_14 = bitcast i32 %tmp_36" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 482 'bitcast' 'bitcast_ln722_14' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln722_15 = bitcast i32 %tmp_37" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 483 'bitcast' 'bitcast_ln722_15' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln722_16 = bitcast i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 484 'bitcast' 'bitcast_ln722_16' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%bitcast_ln722_17 = bitcast i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 485 'bitcast' 'bitcast_ln722_17' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln722_18 = bitcast i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 486 'bitcast' 'bitcast_ln722_18' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln722_19 = bitcast i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 487 'bitcast' 'bitcast_ln722_19' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln722_20 = bitcast i32 %tmp_42" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 488 'bitcast' 'bitcast_ln722_20' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln722_21 = bitcast i32 %tmp_43" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 489 'bitcast' 'bitcast_ln722_21' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln722_22 = bitcast i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 490 'bitcast' 'bitcast_ln722_22' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln722_23 = bitcast i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 491 'bitcast' 'bitcast_ln722_23' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln722_s = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln722_23, i32 %bitcast_ln722_22, i32 %bitcast_ln722_21, i32 %bitcast_ln722_20, i32 %bitcast_ln722_19, i32 %bitcast_ln722_18, i32 %bitcast_ln722_17, i32 %bitcast_ln722_16, i32 %bitcast_ln722_15, i32 %bitcast_ln722_14, i32 %bitcast_ln722_13, i32 %bitcast_ln722_12, i32 %bitcast_ln722_11, i32 %bitcast_ln722_10, i32 %bitcast_ln722_9, i32 %bitcast_ln722_8, i32 %bitcast_ln722_7, i32 %bitcast_ln722_6, i32 %bitcast_ln722_5, i32 %bitcast_ln722_4, i32 %bitcast_ln722_3, i32 %bitcast_ln722_2, i32 %bitcast_ln722_1, i32 %bitcast_ln722" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 492 'bitconcatenate' 'or_ln722_s' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (1.00ns)   --->   "%write_ln722 = write void @_ssdm_op_Write.ap_none.i768P0A, i768 %trainedRegion_o, i768 %or_ln722_s" [detector_solid/abs_solid_detector.cpp:722]   --->   Operation 493 'write' 'write_ln722' <Predicate = (accel_mode_read == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln724 = br void %if.end21" [detector_solid/abs_solid_detector.cpp:724]   --->   Operation 494 'br' 'br_ln724' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln721 = br void %if.end22" [detector_solid/abs_solid_detector.cpp:721]   --->   Operation 495 'br' 'br_ln721' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end22"   --->   Operation 496 'br' 'br_ln0' <Predicate = (accel_mode_read != 1)> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%ret_ln729 = ret" [detector_solid/abs_solid_detector.cpp:729]   --->   Operation 497 'ret' 'ret_ln729' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 3.25>
ST_8 : Operation 498 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_2, i12 %regions_addr_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 498 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 499 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_3, i12 %regions_addr_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 499 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 500 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_10, i12 %regions_2_addr_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 500 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 501 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_11, i12 %regions_2_addr_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 501 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 502 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_18, i12 %regions_4_addr_2" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 502 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 503 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_19, i12 %regions_4_addr_3" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 503 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 2> <Delay = 3.25>
ST_9 : Operation 504 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_4, i12 %regions_addr_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 504 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 505 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_5, i12 %regions_addr_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 505 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_12, i12 %regions_2_addr_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 506 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 507 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_13, i12 %regions_2_addr_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 507 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 508 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_20, i12 %regions_4_addr_4" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 508 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 509 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_21, i12 %regions_4_addr_5" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 509 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_6, i12 %regions_addr_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 510 'store' 'store_ln719' <Predicate = (!trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 511 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_7, i12 %regions_addr_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 511 'store' 'store_ln719' <Predicate = (!trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 512 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_14, i12 %regions_2_addr_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 512 'store' 'store_ln719' <Predicate = (!trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 513 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_15, i12 %regions_2_addr_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 513 'store' 'store_ln719' <Predicate = (!trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 514 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_22, i12 %regions_4_addr_6" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 514 'store' 'store_ln719' <Predicate = (!trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 515 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_23, i12 %regions_4_addr_7" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 515 'store' 'store_ln719' <Predicate = (!trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln719 = br void %arrayidx52.2.781.exit" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 516 'br' 'br_ln719' <Predicate = (!trunc_ln680)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_6, i12 %regions_1_addr_14" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 517 'store' 'store_ln719' <Predicate = (trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 518 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_7, i12 %regions_1_addr_15" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 518 'store' 'store_ln719' <Predicate = (trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 519 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_14, i12 %regions_3_addr_14" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 519 'store' 'store_ln719' <Predicate = (trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 520 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_15, i12 %regions_3_addr_15" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 520 'store' 'store_ln719' <Predicate = (trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 521 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_22, i12 %regions_5_addr_14" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 521 'store' 'store_ln719' <Predicate = (trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_23, i12 %regions_5_addr_15" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 522 'store' 'store_ln719' <Predicate = (trunc_ln680)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln719 = br void %arrayidx52.2.781.exit" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 523 'br' 'br_ln719' <Predicate = (trunc_ln680)> <Delay = 0.00>
ST_10 : Operation 524 [1/1] (1.00ns)   --->   "%n_regions_in_read = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %n_regions_in" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 524 'read' 'n_regions_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln720 = trunc i8 %IOCheckIdx_read" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 525 'trunc' 'trunc_ln720' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (0.95ns)   --->   "%switch_ln720 = switch i6 %trunc_ln720, void %arrayidx7.0.0.082.case.63, i6 0, void %arrayidx7.0.0.082.case.0, i6 1, void %arrayidx7.0.0.082.case.1, i6 2, void %arrayidx7.0.0.082.case.2, i6 3, void %arrayidx7.0.0.082.case.3, i6 4, void %arrayidx7.0.0.082.case.4, i6 5, void %arrayidx7.0.0.082.case.5, i6 6, void %arrayidx7.0.0.082.case.6, i6 7, void %arrayidx7.0.0.082.case.7, i6 8, void %arrayidx7.0.0.082.case.8, i6 9, void %arrayidx7.0.0.082.case.9, i6 10, void %arrayidx7.0.0.082.case.10, i6 11, void %arrayidx7.0.0.082.case.11, i6 12, void %arrayidx7.0.0.082.case.12, i6 13, void %arrayidx7.0.0.082.case.13, i6 14, void %arrayidx7.0.0.082.case.14, i6 15, void %arrayidx7.0.0.082.case.15, i6 16, void %arrayidx7.0.0.082.case.16, i6 17, void %arrayidx7.0.0.082.case.17, i6 18, void %arrayidx7.0.0.082.case.18, i6 19, void %arrayidx7.0.0.082.case.19, i6 20, void %arrayidx7.0.0.082.case.20, i6 21, void %arrayidx7.0.0.082.case.21, i6 22, void %arrayidx7.0.0.082.case.22, i6 23, void %arrayidx7.0.0.082.case.23, i6 24, void %arrayidx7.0.0.082.case.24, i6 25, void %arrayidx7.0.0.082.case.25, i6 26, void %arrayidx7.0.0.082.case.26, i6 27, void %arrayidx7.0.0.082.case.27, i6 28, void %arrayidx7.0.0.082.case.28, i6 29, void %arrayidx7.0.0.082.case.29, i6 30, void %arrayidx7.0.0.082.case.30, i6 31, void %arrayidx7.0.0.082.case.31, i6 32, void %arrayidx7.0.0.082.case.32, i6 33, void %arrayidx7.0.0.082.case.33, i6 34, void %arrayidx7.0.0.082.case.34, i6 35, void %arrayidx7.0.0.082.case.35, i6 36, void %arrayidx7.0.0.082.case.36, i6 37, void %arrayidx7.0.0.082.case.37, i6 38, void %arrayidx7.0.0.082.case.38, i6 39, void %arrayidx7.0.0.082.case.39, i6 40, void %arrayidx7.0.0.082.case.40, i6 41, void %arrayidx7.0.0.082.case.41, i6 42, void %arrayidx7.0.0.082.case.42, i6 43, void %arrayidx7.0.0.082.case.43, i6 44, void %arrayidx7.0.0.082.case.44, i6 45, void %arrayidx7.0.0.082.case.45, i6 46, void %arrayidx7.0.0.082.case.46, i6 47, void %arrayidx7.0.0.082.case.47, i6 48, void %arrayidx7.0.0.082.case.48, i6 49, void %arrayidx7.0.0.082.case.49, i6 50, void %arrayidx7.0.0.082.case.50, i6 51, void %arrayidx7.0.0.082.case.51, i6 52, void %arrayidx7.0.0.082.case.52, i6 53, void %arrayidx7.0.0.082.case.53, i6 54, void %arrayidx7.0.0.082.case.54, i6 55, void %arrayidx7.0.0.082.case.55, i6 56, void %arrayidx7.0.0.082.case.56, i6 57, void %arrayidx7.0.0.082.case.57, i6 58, void %arrayidx7.0.0.082.case.58, i6 59, void %arrayidx7.0.0.082.case.59, i6 60, void %arrayidx7.0.0.082.case.60, i6 61, void %arrayidx7.0.0.082.case.61, i6 62, void %arrayidx7.0.0.082.case.62" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 526 'switch' 'switch_ln720' <Predicate = true> <Delay = 0.95>
ST_10 : Operation 527 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_62" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 527 'store' 'store_ln720' <Predicate = (trunc_ln720 == 62)> <Delay = 0.00>
ST_10 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 528 'br' 'br_ln720' <Predicate = (trunc_ln720 == 62)> <Delay = 0.00>
ST_10 : Operation 529 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_61" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 529 'store' 'store_ln720' <Predicate = (trunc_ln720 == 61)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 530 'br' 'br_ln720' <Predicate = (trunc_ln720 == 61)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_60" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 531 'store' 'store_ln720' <Predicate = (trunc_ln720 == 60)> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 532 'br' 'br_ln720' <Predicate = (trunc_ln720 == 60)> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_59" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 533 'store' 'store_ln720' <Predicate = (trunc_ln720 == 59)> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 534 'br' 'br_ln720' <Predicate = (trunc_ln720 == 59)> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_58" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 535 'store' 'store_ln720' <Predicate = (trunc_ln720 == 58)> <Delay = 0.00>
ST_10 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 536 'br' 'br_ln720' <Predicate = (trunc_ln720 == 58)> <Delay = 0.00>
ST_10 : Operation 537 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_57" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 537 'store' 'store_ln720' <Predicate = (trunc_ln720 == 57)> <Delay = 0.00>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 538 'br' 'br_ln720' <Predicate = (trunc_ln720 == 57)> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_56" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 539 'store' 'store_ln720' <Predicate = (trunc_ln720 == 56)> <Delay = 0.00>
ST_10 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 540 'br' 'br_ln720' <Predicate = (trunc_ln720 == 56)> <Delay = 0.00>
ST_10 : Operation 541 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_55" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 541 'store' 'store_ln720' <Predicate = (trunc_ln720 == 55)> <Delay = 0.00>
ST_10 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 542 'br' 'br_ln720' <Predicate = (trunc_ln720 == 55)> <Delay = 0.00>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_54" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 543 'store' 'store_ln720' <Predicate = (trunc_ln720 == 54)> <Delay = 0.00>
ST_10 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 544 'br' 'br_ln720' <Predicate = (trunc_ln720 == 54)> <Delay = 0.00>
ST_10 : Operation 545 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_53" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 545 'store' 'store_ln720' <Predicate = (trunc_ln720 == 53)> <Delay = 0.00>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 546 'br' 'br_ln720' <Predicate = (trunc_ln720 == 53)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_52" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 547 'store' 'store_ln720' <Predicate = (trunc_ln720 == 52)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 548 'br' 'br_ln720' <Predicate = (trunc_ln720 == 52)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_51" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 549 'store' 'store_ln720' <Predicate = (trunc_ln720 == 51)> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 550 'br' 'br_ln720' <Predicate = (trunc_ln720 == 51)> <Delay = 0.00>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_50" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 551 'store' 'store_ln720' <Predicate = (trunc_ln720 == 50)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 552 'br' 'br_ln720' <Predicate = (trunc_ln720 == 50)> <Delay = 0.00>
ST_10 : Operation 553 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_49" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 553 'store' 'store_ln720' <Predicate = (trunc_ln720 == 49)> <Delay = 0.00>
ST_10 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 554 'br' 'br_ln720' <Predicate = (trunc_ln720 == 49)> <Delay = 0.00>
ST_10 : Operation 555 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_48" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 555 'store' 'store_ln720' <Predicate = (trunc_ln720 == 48)> <Delay = 0.00>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 556 'br' 'br_ln720' <Predicate = (trunc_ln720 == 48)> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_47" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 557 'store' 'store_ln720' <Predicate = (trunc_ln720 == 47)> <Delay = 0.00>
ST_10 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 558 'br' 'br_ln720' <Predicate = (trunc_ln720 == 47)> <Delay = 0.00>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_46" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 559 'store' 'store_ln720' <Predicate = (trunc_ln720 == 46)> <Delay = 0.00>
ST_10 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 560 'br' 'br_ln720' <Predicate = (trunc_ln720 == 46)> <Delay = 0.00>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_45" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 561 'store' 'store_ln720' <Predicate = (trunc_ln720 == 45)> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 562 'br' 'br_ln720' <Predicate = (trunc_ln720 == 45)> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_44" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 563 'store' 'store_ln720' <Predicate = (trunc_ln720 == 44)> <Delay = 0.00>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 564 'br' 'br_ln720' <Predicate = (trunc_ln720 == 44)> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_43" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 565 'store' 'store_ln720' <Predicate = (trunc_ln720 == 43)> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 566 'br' 'br_ln720' <Predicate = (trunc_ln720 == 43)> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_42" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 567 'store' 'store_ln720' <Predicate = (trunc_ln720 == 42)> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 568 'br' 'br_ln720' <Predicate = (trunc_ln720 == 42)> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_41" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 569 'store' 'store_ln720' <Predicate = (trunc_ln720 == 41)> <Delay = 0.00>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 570 'br' 'br_ln720' <Predicate = (trunc_ln720 == 41)> <Delay = 0.00>
ST_10 : Operation 571 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_40" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 571 'store' 'store_ln720' <Predicate = (trunc_ln720 == 40)> <Delay = 0.00>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 572 'br' 'br_ln720' <Predicate = (trunc_ln720 == 40)> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_39" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 573 'store' 'store_ln720' <Predicate = (trunc_ln720 == 39)> <Delay = 0.00>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 574 'br' 'br_ln720' <Predicate = (trunc_ln720 == 39)> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_38" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 575 'store' 'store_ln720' <Predicate = (trunc_ln720 == 38)> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 576 'br' 'br_ln720' <Predicate = (trunc_ln720 == 38)> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_37" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 577 'store' 'store_ln720' <Predicate = (trunc_ln720 == 37)> <Delay = 0.00>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 578 'br' 'br_ln720' <Predicate = (trunc_ln720 == 37)> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_36" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 579 'store' 'store_ln720' <Predicate = (trunc_ln720 == 36)> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 580 'br' 'br_ln720' <Predicate = (trunc_ln720 == 36)> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_35" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 581 'store' 'store_ln720' <Predicate = (trunc_ln720 == 35)> <Delay = 0.00>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 582 'br' 'br_ln720' <Predicate = (trunc_ln720 == 35)> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_34" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 583 'store' 'store_ln720' <Predicate = (trunc_ln720 == 34)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 584 'br' 'br_ln720' <Predicate = (trunc_ln720 == 34)> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_33" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 585 'store' 'store_ln720' <Predicate = (trunc_ln720 == 33)> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 586 'br' 'br_ln720' <Predicate = (trunc_ln720 == 33)> <Delay = 0.00>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_32" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 587 'store' 'store_ln720' <Predicate = (trunc_ln720 == 32)> <Delay = 0.00>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 588 'br' 'br_ln720' <Predicate = (trunc_ln720 == 32)> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_31" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 589 'store' 'store_ln720' <Predicate = (trunc_ln720 == 31)> <Delay = 0.00>
ST_10 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 590 'br' 'br_ln720' <Predicate = (trunc_ln720 == 31)> <Delay = 0.00>
ST_10 : Operation 591 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_30" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 591 'store' 'store_ln720' <Predicate = (trunc_ln720 == 30)> <Delay = 0.00>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 592 'br' 'br_ln720' <Predicate = (trunc_ln720 == 30)> <Delay = 0.00>
ST_10 : Operation 593 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_29" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 593 'store' 'store_ln720' <Predicate = (trunc_ln720 == 29)> <Delay = 0.00>
ST_10 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 594 'br' 'br_ln720' <Predicate = (trunc_ln720 == 29)> <Delay = 0.00>
ST_10 : Operation 595 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_28" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 595 'store' 'store_ln720' <Predicate = (trunc_ln720 == 28)> <Delay = 0.00>
ST_10 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 596 'br' 'br_ln720' <Predicate = (trunc_ln720 == 28)> <Delay = 0.00>
ST_10 : Operation 597 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_27" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 597 'store' 'store_ln720' <Predicate = (trunc_ln720 == 27)> <Delay = 0.00>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 598 'br' 'br_ln720' <Predicate = (trunc_ln720 == 27)> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_26" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 599 'store' 'store_ln720' <Predicate = (trunc_ln720 == 26)> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 600 'br' 'br_ln720' <Predicate = (trunc_ln720 == 26)> <Delay = 0.00>
ST_10 : Operation 601 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_25" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 601 'store' 'store_ln720' <Predicate = (trunc_ln720 == 25)> <Delay = 0.00>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 602 'br' 'br_ln720' <Predicate = (trunc_ln720 == 25)> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_24" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 603 'store' 'store_ln720' <Predicate = (trunc_ln720 == 24)> <Delay = 0.00>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 604 'br' 'br_ln720' <Predicate = (trunc_ln720 == 24)> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_23" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 605 'store' 'store_ln720' <Predicate = (trunc_ln720 == 23)> <Delay = 0.00>
ST_10 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 606 'br' 'br_ln720' <Predicate = (trunc_ln720 == 23)> <Delay = 0.00>
ST_10 : Operation 607 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_22" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 607 'store' 'store_ln720' <Predicate = (trunc_ln720 == 22)> <Delay = 0.00>
ST_10 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 608 'br' 'br_ln720' <Predicate = (trunc_ln720 == 22)> <Delay = 0.00>
ST_10 : Operation 609 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_21" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 609 'store' 'store_ln720' <Predicate = (trunc_ln720 == 21)> <Delay = 0.00>
ST_10 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 610 'br' 'br_ln720' <Predicate = (trunc_ln720 == 21)> <Delay = 0.00>
ST_10 : Operation 611 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_20" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 611 'store' 'store_ln720' <Predicate = (trunc_ln720 == 20)> <Delay = 0.00>
ST_10 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 612 'br' 'br_ln720' <Predicate = (trunc_ln720 == 20)> <Delay = 0.00>
ST_10 : Operation 613 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_19" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 613 'store' 'store_ln720' <Predicate = (trunc_ln720 == 19)> <Delay = 0.00>
ST_10 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 614 'br' 'br_ln720' <Predicate = (trunc_ln720 == 19)> <Delay = 0.00>
ST_10 : Operation 615 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_18" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 615 'store' 'store_ln720' <Predicate = (trunc_ln720 == 18)> <Delay = 0.00>
ST_10 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 616 'br' 'br_ln720' <Predicate = (trunc_ln720 == 18)> <Delay = 0.00>
ST_10 : Operation 617 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_17" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 617 'store' 'store_ln720' <Predicate = (trunc_ln720 == 17)> <Delay = 0.00>
ST_10 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 618 'br' 'br_ln720' <Predicate = (trunc_ln720 == 17)> <Delay = 0.00>
ST_10 : Operation 619 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_16" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 619 'store' 'store_ln720' <Predicate = (trunc_ln720 == 16)> <Delay = 0.00>
ST_10 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 620 'br' 'br_ln720' <Predicate = (trunc_ln720 == 16)> <Delay = 0.00>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_15" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 621 'store' 'store_ln720' <Predicate = (trunc_ln720 == 15)> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 622 'br' 'br_ln720' <Predicate = (trunc_ln720 == 15)> <Delay = 0.00>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_14" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 623 'store' 'store_ln720' <Predicate = (trunc_ln720 == 14)> <Delay = 0.00>
ST_10 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 624 'br' 'br_ln720' <Predicate = (trunc_ln720 == 14)> <Delay = 0.00>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_13" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 625 'store' 'store_ln720' <Predicate = (trunc_ln720 == 13)> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 626 'br' 'br_ln720' <Predicate = (trunc_ln720 == 13)> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_12" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 627 'store' 'store_ln720' <Predicate = (trunc_ln720 == 12)> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 628 'br' 'br_ln720' <Predicate = (trunc_ln720 == 12)> <Delay = 0.00>
ST_10 : Operation 629 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_11" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 629 'store' 'store_ln720' <Predicate = (trunc_ln720 == 11)> <Delay = 0.00>
ST_10 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 630 'br' 'br_ln720' <Predicate = (trunc_ln720 == 11)> <Delay = 0.00>
ST_10 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_10" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 631 'store' 'store_ln720' <Predicate = (trunc_ln720 == 10)> <Delay = 0.00>
ST_10 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 632 'br' 'br_ln720' <Predicate = (trunc_ln720 == 10)> <Delay = 0.00>
ST_10 : Operation 633 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_9" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 633 'store' 'store_ln720' <Predicate = (trunc_ln720 == 9)> <Delay = 0.00>
ST_10 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 634 'br' 'br_ln720' <Predicate = (trunc_ln720 == 9)> <Delay = 0.00>
ST_10 : Operation 635 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_8" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 635 'store' 'store_ln720' <Predicate = (trunc_ln720 == 8)> <Delay = 0.00>
ST_10 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 636 'br' 'br_ln720' <Predicate = (trunc_ln720 == 8)> <Delay = 0.00>
ST_10 : Operation 637 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_7" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 637 'store' 'store_ln720' <Predicate = (trunc_ln720 == 7)> <Delay = 0.00>
ST_10 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 638 'br' 'br_ln720' <Predicate = (trunc_ln720 == 7)> <Delay = 0.00>
ST_10 : Operation 639 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_6" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 639 'store' 'store_ln720' <Predicate = (trunc_ln720 == 6)> <Delay = 0.00>
ST_10 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 640 'br' 'br_ln720' <Predicate = (trunc_ln720 == 6)> <Delay = 0.00>
ST_10 : Operation 641 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_5" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 641 'store' 'store_ln720' <Predicate = (trunc_ln720 == 5)> <Delay = 0.00>
ST_10 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 642 'br' 'br_ln720' <Predicate = (trunc_ln720 == 5)> <Delay = 0.00>
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_4" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 643 'store' 'store_ln720' <Predicate = (trunc_ln720 == 4)> <Delay = 0.00>
ST_10 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 644 'br' 'br_ln720' <Predicate = (trunc_ln720 == 4)> <Delay = 0.00>
ST_10 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_3" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 645 'store' 'store_ln720' <Predicate = (trunc_ln720 == 3)> <Delay = 0.00>
ST_10 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 646 'br' 'br_ln720' <Predicate = (trunc_ln720 == 3)> <Delay = 0.00>
ST_10 : Operation 647 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_2" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 647 'store' 'store_ln720' <Predicate = (trunc_ln720 == 2)> <Delay = 0.00>
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 648 'br' 'br_ln720' <Predicate = (trunc_ln720 == 2)> <Delay = 0.00>
ST_10 : Operation 649 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_1" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 649 'store' 'store_ln720' <Predicate = (trunc_ln720 == 1)> <Delay = 0.00>
ST_10 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 650 'br' 'br_ln720' <Predicate = (trunc_ln720 == 1)> <Delay = 0.00>
ST_10 : Operation 651 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_0" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 651 'store' 'store_ln720' <Predicate = (trunc_ln720 == 0)> <Delay = 0.00>
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 652 'br' 'br_ln720' <Predicate = (trunc_ln720 == 0)> <Delay = 0.00>
ST_10 : Operation 653 [1/1] (0.00ns)   --->   "%store_ln720 = store i8 %n_regions_in_read, i8 %p_ZL9n_regions_63" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 653 'store' 'store_ln720' <Predicate = (trunc_ln720 == 63)> <Delay = 0.00>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln720 = br void %arrayidx7.0.0.082.exit" [detector_solid/abs_solid_detector.cpp:720]   --->   Operation 654 'br' 'br_ln720' <Predicate = (trunc_ln720 == 63)> <Delay = 0.00>

State 11 <SV = 1> <Delay = 3.25>
ST_11 : Operation 655 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_2, i12 %regions_1_addr_10" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 655 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 656 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_3, i12 %regions_1_addr_11" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 656 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 657 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_10, i12 %regions_3_addr_10" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 657 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 658 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_11, i12 %regions_3_addr_11" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 658 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 659 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_18, i12 %regions_5_addr_10" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 659 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 660 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_19, i12 %regions_5_addr_11" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 660 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 2> <Delay = 3.25>
ST_12 : Operation 661 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_4, i12 %regions_1_addr_12" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 661 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 662 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_5, i12 %regions_1_addr_13" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 662 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_12, i12 %regions_3_addr_12" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 663 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 664 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_13, i12 %regions_3_addr_13" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 664 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 665 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_20, i12 %regions_5_addr_12" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 665 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 666 [1/1] (3.25ns)   --->   "%store_ln719 = store i32 %bitcast_ln719_21, i12 %regions_5_addr_13" [detector_solid/abs_solid_detector.cpp:719]   --->   Operation 666 'store' 'store_ln719' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 5.89ns
The critical path consists of the following:
	wire read operation ('IORegionIdx_read', detector_solid/abs_solid_detector.cpp:680) on port 'IORegionIdx' (detector_solid/abs_solid_detector.cpp:680) [100]  (1 ns)
	'add' operation ('add_ln719', detector_solid/abs_solid_detector.cpp:719) [411]  (1.64 ns)
	'shl' operation ('shl_ln719', detector_solid/abs_solid_detector.cpp:719) [412]  (0 ns)
	'getelementptr' operation ('regions_addr', detector_solid/abs_solid_detector.cpp:719) [414]  (0 ns)
	'store' operation ('store_ln719', detector_solid/abs_solid_detector.cpp:719) of variable 'bitcast_ln719', detector_solid/abs_solid_detector.cpp:719 on array 'regions' [524]  (3.25 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	'call' operation ('call_ln725', detector_solid/abs_solid_detector.cpp:725) to 'runTest' [167]  (13.1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 4.84ns
The critical path consists of the following:
	'load' operation ('regions_load', detector_solid/abs_solid_detector.cpp:722) on array 'regions' [239]  (3.25 ns)
	'mux' operation ('tmp_22', detector_solid/abs_solid_detector.cpp:722) [241]  (1.59 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'load' operation ('regions_load_2', detector_solid/abs_solid_detector.cpp:722) on array 'regions' [245]  (3.25 ns)
	'mux' operation ('tmp_24', detector_solid/abs_solid_detector.cpp:722) [247]  (1.59 ns)

 <State 6>: 4.84ns
The critical path consists of the following:
	'load' operation ('regions_load_4', detector_solid/abs_solid_detector.cpp:722) on array 'regions' [251]  (3.25 ns)
	'mux' operation ('tmp_26', detector_solid/abs_solid_detector.cpp:722) [253]  (1.59 ns)

 <State 7>: 5.84ns
The critical path consists of the following:
	'load' operation ('regions_load_6', detector_solid/abs_solid_detector.cpp:722) on array 'regions' [257]  (3.25 ns)
	'mux' operation ('tmp_28', detector_solid/abs_solid_detector.cpp:722) [259]  (1.59 ns)
	wire write operation ('write_ln722', detector_solid/abs_solid_detector.cpp:722) on port 'trainedRegion_o' (detector_solid/abs_solid_detector.cpp:722) [336]  (1 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln719', detector_solid/abs_solid_detector.cpp:719) of variable 'bitcast_ln719_2', detector_solid/abs_solid_detector.cpp:719 on array 'regions' [526]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln719', detector_solid/abs_solid_detector.cpp:719) of variable 'bitcast_ln719_4', detector_solid/abs_solid_detector.cpp:719 on array 'regions' [528]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln719', detector_solid/abs_solid_detector.cpp:719) of variable 'bitcast_ln719_6', detector_solid/abs_solid_detector.cpp:719 on array 'regions' [530]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln719', detector_solid/abs_solid_detector.cpp:719) of variable 'bitcast_ln719_2', detector_solid/abs_solid_detector.cpp:719 on array 'regions_1' [552]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln719', detector_solid/abs_solid_detector.cpp:719) of variable 'bitcast_ln719_4', detector_solid/abs_solid_detector.cpp:719 on array 'regions_1' [554]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
