{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573810959084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573810959090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 10:42:38 2019 " "Processing started: Fri Nov 15 10:42:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573810959090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573810959090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PWM -c PWM " "Command: quartus_sta PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573810959090 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573810959292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573810960396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573810960396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573810960476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573810960476 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/pwm/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelfpga_lite/pwm/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1573810961132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 46 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_break:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(46): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_break:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 46 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(46): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961137 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 47 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(47): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 47 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(47): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961139 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 48 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(48): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 48 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(48): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961139 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 49 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(49): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 49 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(49): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961142 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 50 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_ocimem:the_PWM_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(50): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_ocimem:the_PWM_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$PWM_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961142 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 51 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(51): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_tck:the_PWM_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 51 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(51): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$PWM_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$PWM_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$PWM_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$PWM_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961144 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 52 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(52): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper\|PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$PWM_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$PWM_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961147 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PWM_system_nios2_gen2_0_cpu.sdc 53 *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at PWM_system_nios2_gen2_0_cpu.sdc(53): *PWM_system_nios2_gen2_0_cpu:*\|PWM_system_nios2_gen2_0_cpu_nios2_oci:the_PWM_system_nios2_gen2_0_cpu_nios2_oci\|PWM_system_nios2_gen2_0_cpu_nios2_oci_debug:the_PWM_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$PWM_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1573810961149 ""}  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PWM_system_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at PWM_system_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/PWM_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1573810961149 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/pwm/hw/quartus/db/ip/pwm_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/pwm/hw/quartus/db/ip/pwm_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1573810961160 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573810961171 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1573810961171 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1573810961171 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573810961171 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1573810961171 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573810961172 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1573810961183 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573810961192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810961194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810961239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810961248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810961257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810961267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810961324 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573810961335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573810961381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573810962087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573810962151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1573810962151 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1573810962151 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1573810962151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810962152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810962168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810962176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810962185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810962191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810962202 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573810962213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573810962406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573810962997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573810963057 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1573810963058 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1573810963058 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1573810963058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963097 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573810963105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573810963281 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1573810963281 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1573810963285 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1573810963286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573810963334 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573810965127 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573810965127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5036 " "Peak virtual memory: 5036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573810965250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 10:42:45 2019 " "Processing ended: Fri Nov 15 10:42:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573810965250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573810965250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573810965250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573810965250 ""}
