// Seed: 2551391066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    input logic id_4,
    output supply0 id_5,
    inout supply0 id_6,
    input tri1 id_7,
    output uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    output logic id_11,
    input wor id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    output wor id_17,
    input tri1 id_18,
    input wor id_19,
    input supply1 id_20,
    input wor id_21,
    input tri1 id_22,
    input tri1 id_23,
    output tri id_24
);
  wire id_26;
  and primCall (
      id_24,
      id_14,
      id_2,
      id_22,
      id_0,
      id_10,
      id_7,
      id_6,
      id_21,
      id_15,
      id_19,
      id_3,
      id_16,
      id_13,
      id_23,
      id_4,
      id_26,
      id_18,
      id_12
  );
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
  initial begin : LABEL_0
    #1 id_1 = id_13;
    id_11 = #1 id_4;
  end
endmodule
