

================================================================
== Vitis HLS Report for 'conv3_Pipeline_TY_TX'
================================================================
* Date:           Tue Oct 31 16:55:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58418|    58418|  0.584 ms|  0.584 ms|  58418|  58418|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TY_TX   |    58416|    58416|       817|        200|          1|   289|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 200, depth = 817


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 817
* Pipeline : 1
  Pipeline-0 : II = 200, D = 817, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 776 
776 --> 777 
777 --> 778 
778 --> 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 
788 --> 789 
789 --> 790 
790 --> 791 
791 --> 792 
792 --> 793 
793 --> 794 
794 --> 795 
795 --> 796 
796 --> 797 
797 --> 798 
798 --> 799 
799 --> 800 
800 --> 801 
801 --> 802 
802 --> 803 
803 --> 804 
804 --> 805 
805 --> 806 
806 --> 807 
807 --> 808 
808 --> 809 
809 --> 810 
810 --> 811 
811 --> 812 
812 --> 813 
813 --> 814 
814 --> 815 
815 --> 816 
816 --> 817 
817 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 820 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%ty_1 = alloca i32 1"   --->   Operation 821 'alloca' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%indvar_flatten270 = alloca i32 1"   --->   Operation 822 'alloca' 'indvar_flatten270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln58_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln58"   --->   Operation 823 'read' 'zext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%p_cast27_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_cast27"   --->   Operation 824 'read' 'p_cast27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights"   --->   Operation 825 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%p_cast37_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_cast37"   --->   Operation 826 'read' 'p_cast37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln58_cast = zext i12 %zext_ln58_read"   --->   Operation 827 'zext' 'zext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%p_cast27_cast = zext i12 %p_cast27_read"   --->   Operation 828 'zext' 'p_cast27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%p_cast37_cast = zext i12 %p_cast37_read"   --->   Operation 829 'zext' 'p_cast37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 830 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten270"   --->   Operation 831 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 832 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty_1"   --->   Operation 832 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 833 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 833 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln0 = br void %KY"   --->   Operation 834 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%indvar_flatten270_load = load i9 %indvar_flatten270" [src/conv3.cpp:58]   --->   Operation 835 'load' 'indvar_flatten270_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 836 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.77ns)   --->   "%icmp_ln58 = icmp_eq  i9 %indvar_flatten270_load, i9 289" [src/conv3.cpp:58]   --->   Operation 837 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.77ns)   --->   "%add_ln58_1 = add i9 %indvar_flatten270_load, i9 1" [src/conv3.cpp:58]   --->   Operation 838 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc67, void %for.inc73.exitStub" [src/conv3.cpp:58]   --->   Operation 839 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv3.cpp:59]   --->   Operation 840 'load' 'tx_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%ty_1_load = load i5 %ty_1" [src/conv3.cpp:58]   --->   Operation 841 'load' 'ty_1_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %ty_1_load, i5 1" [src/conv3.cpp:58]   --->   Operation 842 'add' 'add_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.78ns)   --->   "%icmp_ln59 = icmp_eq  i5 %tx_load, i5 17" [src/conv3.cpp:59]   --->   Operation 843 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (0.41ns)   --->   "%select_ln58 = select i1 %icmp_ln59, i5 0, i5 %tx_load" [src/conv3.cpp:58]   --->   Operation 844 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.41ns)   --->   "%select_ln58_1 = select i1 %icmp_ln59, i5 %add_ln58, i5 %ty_1_load" [src/conv3.cpp:58]   --->   Operation 845 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i5 %select_ln58_1" [src/conv3.cpp:72]   --->   Operation 846 'zext' 'zext_ln72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i5 %select_ln58_1" [src/conv3.cpp:72]   --->   Operation 847 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (1.23ns)   --->   "%mul_ln72 = mul i10 %zext_ln72_1, i10 21" [src/conv3.cpp:72]   --->   Operation 848 'mul' 'mul_ln72' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i10 %mul_ln72" [src/conv3.cpp:72]   --->   Operation 849 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.78ns)   --->   "%add_ln72_160 = add i11 %zext_ln72_3, i11 441" [src/conv3.cpp:72]   --->   Operation 850 'add' 'add_ln72_160' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln58_1, i4 0" [src/conv3.cpp:58]   --->   Operation 851 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i9 %tmp_4, i9 %zext_ln72" [src/conv3.cpp:58]   --->   Operation 852 'add' 'empty' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i5 %select_ln58" [src/conv3.cpp:72]   --->   Operation 853 'zext' 'zext_ln72_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i5 %select_ln58" [src/conv3.cpp:72]   --->   Operation 854 'zext' 'zext_ln72_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln72_7 = zext i5 %select_ln58" [src/conv3.cpp:72]   --->   Operation 855 'zext' 'zext_ln72_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.78ns)   --->   "%add_ln72_167 = add i10 %mul_ln72, i10 %zext_ln72_7" [src/conv3.cpp:72]   --->   Operation 856 'add' 'add_ln72_167' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln72_8 = zext i10 %add_ln72_167" [src/conv3.cpp:72]   --->   Operation 857 'zext' 'zext_ln72_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_8" [src/conv3.cpp:72]   --->   Operation 858 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.79ns)   --->   "%add_ln72_168 = add i11 %add_ln72_160, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 859 'add' 'add_ln72_168' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln72_9 = zext i11 %add_ln72_168" [src/conv3.cpp:72]   --->   Operation 860 'zext' 'zext_ln72_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_9" [src/conv3.cpp:72]   --->   Operation 861 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%empty_53 = add i9 %empty, i9 %zext_ln72_4" [src/conv3.cpp:58]   --->   Operation 862 'add' 'empty_53' <Predicate = (!icmp_ln58)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%p_cast21 = zext i9 %empty_53" [src/conv3.cpp:58]   --->   Operation 863 'zext' 'p_cast21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast21" [src/conv3.cpp:58]   --->   Operation 864 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 865 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:72]   --->   Operation 865 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_1 : Operation 866 [1/1] (1.08ns)   --->   "%empty_61 = add i64 %zext_ln58_cast, i64 %conv3_weights_read"   --->   Operation 866 'add' 'empty_61' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_61, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 867 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 868 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr" [src/conv3.cpp:72]   --->   Operation 868 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_1 : Operation 869 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1" [src/conv3.cpp:72]   --->   Operation 869 'load' 'input_fm_buffer_load_1' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_1 : Operation 870 [1/1] (0.42ns)   --->   "%store_ln59 = store i9 %add_ln58_1, i9 %indvar_flatten270" [src/conv3.cpp:59]   --->   Operation 870 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_1 : Operation 871 [1/1] (0.42ns)   --->   "%store_ln59 = store i5 %select_ln58_1, i5 %ty_1" [src/conv3.cpp:59]   --->   Operation 871 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 872 [1/1] (0.79ns)   --->   "%add_ln72_161 = add i11 %zext_ln72_3, i11 882" [src/conv3.cpp:72]   --->   Operation 872 'add' 'add_ln72_161' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.79ns)   --->   "%add_ln72_162 = add i11 %zext_ln72_3, i11 1323" [src/conv3.cpp:72]   --->   Operation 873 'add' 'add_ln72_162' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.79ns)   --->   "%add_ln72_169 = add i11 %add_ln72_161, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 874 'add' 'add_ln72_169' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln72_10 = zext i11 %add_ln72_169" [src/conv3.cpp:72]   --->   Operation 875 'zext' 'zext_ln72_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_10" [src/conv3.cpp:72]   --->   Operation 876 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.79ns)   --->   "%add_ln72_170 = add i11 %add_ln72_162, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 877 'add' 'add_ln72_170' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln72_11 = zext i11 %add_ln72_170" [src/conv3.cpp:72]   --->   Operation 878 'zext' 'zext_ln72_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_11" [src/conv3.cpp:72]   --->   Operation 879 'getelementptr' 'input_fm_buffer_addr_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 880 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:72]   --->   Operation 880 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_2 : Operation 881 [1/1] (0.80ns)   --->   "%tmp15 = add i13 %p_cast27_cast, i13 7592"   --->   Operation 881 'add' 'tmp15' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i13 %tmp15"   --->   Operation 882 'sext' 'tmp15_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (1.08ns)   --->   "%empty_60 = add i64 %tmp15_cast, i64 %conv3_weights_read"   --->   Operation 883 'add' 'empty_60' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i62 %trunc_ln5" [src/conv3.cpp:63]   --->   Operation 884 'sext' 'sext_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_60, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 885 'partselect' 'trunc_ln63_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln63" [src/conv3.cpp:72]   --->   Operation 886 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 887 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 887 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 888 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr" [src/conv3.cpp:72]   --->   Operation 888 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_2 : Operation 889 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1" [src/conv3.cpp:72]   --->   Operation 889 'load' 'input_fm_buffer_load_1' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_2 : Operation 890 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:72]   --->   Operation 890 'load' 'input_fm_buffer_load_2' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_2 : Operation 891 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3" [src/conv3.cpp:72]   --->   Operation 891 'load' 'input_fm_buffer_load_3' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_2 : Operation 892 [1/1] (0.78ns)   --->   "%empty_70 = add i5 %select_ln58_1, i5 1" [src/conv3.cpp:58]   --->   Operation 892 'add' 'empty_70' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln72_60 = zext i5 %empty_70" [src/conv3.cpp:72]   --->   Operation 893 'zext' 'zext_ln72_60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (1.23ns)   --->   "%mul_ln72_1 = mul i10 %zext_ln72_60, i10 21" [src/conv3.cpp:72]   --->   Operation 894 'mul' 'mul_ln72_1' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i10 %mul_ln72" [src/conv3.cpp:72]   --->   Operation 895 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.80ns)   --->   "%add_ln72_163 = add i12 %zext_ln72_2, i12 1764" [src/conv3.cpp:72]   --->   Operation 896 'add' 'add_ln72_163' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.80ns)   --->   "%add_ln72_164 = add i12 %zext_ln72_2, i12 2205" [src/conv3.cpp:72]   --->   Operation 897 'add' 'add_ln72_164' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i5 %select_ln58" [src/conv3.cpp:72]   --->   Operation 898 'zext' 'zext_ln72_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.80ns)   --->   "%add_ln72_171 = add i12 %add_ln72_163, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 899 'add' 'add_ln72_171' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln72_12 = zext i12 %add_ln72_171" [src/conv3.cpp:72]   --->   Operation 900 'zext' 'zext_ln72_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_4 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_12" [src/conv3.cpp:72]   --->   Operation 901 'getelementptr' 'input_fm_buffer_addr_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.80ns)   --->   "%add_ln72_172 = add i12 %add_ln72_164, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 902 'add' 'add_ln72_172' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln72_13 = zext i12 %add_ln72_172" [src/conv3.cpp:72]   --->   Operation 903 'zext' 'zext_ln72_13' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_5 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_13" [src/conv3.cpp:72]   --->   Operation 904 'getelementptr' 'input_fm_buffer_addr_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 905 [1/1] (0.80ns)   --->   "%tmp14 = add i13 %p_cast27_cast, i13 7692"   --->   Operation 905 'add' 'tmp14' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i13 %tmp14"   --->   Operation 906 'sext' 'tmp14_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (1.08ns)   --->   "%empty_59 = add i64 %tmp14_cast, i64 %conv3_weights_read"   --->   Operation 907 'add' 'empty_59' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i62 %trunc_ln63_1" [src/conv3.cpp:63]   --->   Operation 908 'sext' 'sext_ln63_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_59, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 909 'partselect' 'trunc_ln63_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 910 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 910 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln63_1" [src/conv3.cpp:72]   --->   Operation 911 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 912 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 912 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 913 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:72]   --->   Operation 913 'load' 'input_fm_buffer_load_2' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_3 : Operation 914 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3" [src/conv3.cpp:72]   --->   Operation 914 'load' 'input_fm_buffer_load_3' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_3 : Operation 915 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4" [src/conv3.cpp:72]   --->   Operation 915 'load' 'input_fm_buffer_load_4' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_3 : Operation 916 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5" [src/conv3.cpp:72]   --->   Operation 916 'load' 'input_fm_buffer_load_5' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_3 : Operation 917 [1/1] (0.78ns)   --->   "%empty_79 = add i5 %select_ln58_1, i5 2" [src/conv3.cpp:58]   --->   Operation 917 'add' 'empty_79' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln72_103 = zext i5 %empty_79" [src/conv3.cpp:72]   --->   Operation 918 'zext' 'zext_ln72_103' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (1.23ns)   --->   "%mul_ln72_2 = mul i10 %zext_ln72_103, i10 21" [src/conv3.cpp:72]   --->   Operation 919 'mul' 'mul_ln72_2' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 920 [1/1] (0.80ns)   --->   "%add_ln72_165 = add i12 %zext_ln72_2, i12 2646" [src/conv3.cpp:72]   --->   Operation 920 'add' 'add_ln72_165' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 921 [1/1] (0.79ns)   --->   "%add_ln72_166 = add i11 %zext_ln72_3, i11 1039" [src/conv3.cpp:72]   --->   Operation 921 'add' 'add_ln72_166' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 922 [1/1] (0.80ns)   --->   "%add_ln72_173 = add i12 %add_ln72_165, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 922 'add' 'add_ln72_173' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln72_14 = zext i12 %add_ln72_173" [src/conv3.cpp:72]   --->   Operation 923 'zext' 'zext_ln72_14' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_6 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_14" [src/conv3.cpp:72]   --->   Operation 924 'getelementptr' 'input_fm_buffer_addr_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.79ns)   --->   "%add_ln72_174 = add i11 %add_ln72_166, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 925 'add' 'add_ln72_174' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln72_165 = sext i11 %add_ln72_174" [src/conv3.cpp:72]   --->   Operation 926 'sext' 'sext_ln72_165' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln72_15 = zext i12 %sext_ln72_165" [src/conv3.cpp:72]   --->   Operation 927 'zext' 'zext_ln72_15' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_7 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_15" [src/conv3.cpp:72]   --->   Operation 928 'getelementptr' 'input_fm_buffer_addr_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.80ns)   --->   "%tmp13 = add i13 %p_cast27_cast, i13 7792"   --->   Operation 929 'add' 'tmp13' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i13 %tmp13"   --->   Operation 930 'sext' 'tmp13_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (1.08ns)   --->   "%empty_58 = add i64 %tmp13_cast, i64 %conv3_weights_read"   --->   Operation 931 'add' 'empty_58' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i62 %trunc_ln63_2" [src/conv3.cpp:63]   --->   Operation 932 'sext' 'sext_ln63_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_58, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 933 'partselect' 'trunc_ln63_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 934 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 934 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 935 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 935 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln63_2" [src/conv3.cpp:72]   --->   Operation 936 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 937 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 937 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 938 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4" [src/conv3.cpp:72]   --->   Operation 938 'load' 'input_fm_buffer_load_4' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_4 : Operation 939 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5" [src/conv3.cpp:72]   --->   Operation 939 'load' 'input_fm_buffer_load_5' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_4 : Operation 940 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6" [src/conv3.cpp:72]   --->   Operation 940 'load' 'input_fm_buffer_load_6' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_4 : Operation 941 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7" [src/conv3.cpp:72]   --->   Operation 941 'load' 'input_fm_buffer_load_7' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_4 : Operation 942 [1/1] (0.78ns)   --->   "%empty_88 = add i5 %select_ln58_1, i5 3" [src/conv3.cpp:58]   --->   Operation 942 'add' 'empty_88' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln72_146 = zext i5 %empty_88" [src/conv3.cpp:72]   --->   Operation 943 'zext' 'zext_ln72_146' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (1.23ns)   --->   "%mul_ln72_3 = mul i10 %zext_ln72_146, i10 21" [src/conv3.cpp:72]   --->   Operation 944 'mul' 'mul_ln72_3' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 945 [1/1] (0.80ns)   --->   "%tmp12 = add i13 %p_cast27_cast, i13 7892"   --->   Operation 945 'add' 'tmp12' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i13 %tmp12"   --->   Operation 946 'sext' 'tmp12_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (1.08ns)   --->   "%empty_57 = add i64 %tmp12_cast, i64 %conv3_weights_read"   --->   Operation 947 'add' 'empty_57' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i62 %trunc_ln63_3" [src/conv3.cpp:63]   --->   Operation 948 'sext' 'sext_ln63_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln63_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_57, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 949 'partselect' 'trunc_ln63_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 950 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 950 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 951 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 951 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 952 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 952 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln63_3" [src/conv3.cpp:72]   --->   Operation 953 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 954 [8/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 954 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 955 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6" [src/conv3.cpp:72]   --->   Operation 955 'load' 'input_fm_buffer_load_6' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_5 : Operation 956 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7" [src/conv3.cpp:72]   --->   Operation 956 'load' 'input_fm_buffer_load_7' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_5 : Operation 957 [1/1] (0.78ns)   --->   "%add_ln67 = add i5 %select_ln58, i5 1" [src/conv3.cpp:67]   --->   Operation 957 'add' 'add_ln67' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln72_17 = zext i5 %add_ln67" [src/conv3.cpp:72]   --->   Operation 958 'zext' 'zext_ln72_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln72_18 = zext i5 %add_ln67" [src/conv3.cpp:72]   --->   Operation 959 'zext' 'zext_ln72_18' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (0.78ns)   --->   "%add_ln72_175 = add i10 %mul_ln72, i10 %zext_ln72_18" [src/conv3.cpp:72]   --->   Operation 960 'add' 'add_ln72_175' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln72_19 = zext i10 %add_ln72_175" [src/conv3.cpp:72]   --->   Operation 961 'zext' 'zext_ln72_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_8 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_19" [src/conv3.cpp:72]   --->   Operation 962 'getelementptr' 'input_fm_buffer_addr_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 963 [1/1] (0.79ns)   --->   "%add_ln72_176 = add i11 %add_ln72_160, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 963 'add' 'add_ln72_176' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln72_20 = zext i11 %add_ln72_176" [src/conv3.cpp:72]   --->   Operation 964 'zext' 'zext_ln72_20' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_9 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_20" [src/conv3.cpp:72]   --->   Operation 965 'getelementptr' 'input_fm_buffer_addr_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 966 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_8 = load i12 %input_fm_buffer_addr_8" [src/conv3.cpp:72]   --->   Operation 966 'load' 'input_fm_buffer_load_8' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_5 : Operation 967 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_9 = load i12 %input_fm_buffer_addr_9" [src/conv3.cpp:72]   --->   Operation 967 'load' 'input_fm_buffer_load_9' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_5 : Operation 968 [1/1] (0.78ns)   --->   "%empty_97 = add i5 %select_ln58_1, i5 4" [src/conv3.cpp:58]   --->   Operation 968 'add' 'empty_97' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln72_189 = zext i5 %empty_97" [src/conv3.cpp:72]   --->   Operation 969 'zext' 'zext_ln72_189' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 970 [1/1] (1.23ns)   --->   "%mul_ln72_4 = mul i10 %zext_ln72_189, i10 21" [src/conv3.cpp:72]   --->   Operation 970 'mul' 'mul_ln72_4' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 971 [1/1] (0.42ns)   --->   "%store_ln59 = store i5 %add_ln67, i5 %tx" [src/conv3.cpp:59]   --->   Operation 971 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 972 [1/1] (0.80ns)   --->   "%tmp11 = add i13 %p_cast27_cast, i13 7992"   --->   Operation 972 'add' 'tmp11' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i13 %tmp11"   --->   Operation 973 'sext' 'tmp11_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 974 [1/1] (1.08ns)   --->   "%empty_56 = add i64 %tmp11_cast, i64 %conv3_weights_read"   --->   Operation 974 'add' 'empty_56' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i62 %trunc_ln63_4" [src/conv3.cpp:63]   --->   Operation 975 'sext' 'sext_ln63_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln63_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_56, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 976 'partselect' 'trunc_ln63_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 977 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 977 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 978 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 978 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 979 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 979 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 980 [7/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 980 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 981 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln63_4" [src/conv3.cpp:72]   --->   Operation 981 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 982 [8/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 982 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 983 [1/1] (0.79ns)   --->   "%add_ln72_177 = add i11 %add_ln72_161, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 983 'add' 'add_ln72_177' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln72_21 = zext i11 %add_ln72_177" [src/conv3.cpp:72]   --->   Operation 984 'zext' 'zext_ln72_21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 985 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_10 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_21" [src/conv3.cpp:72]   --->   Operation 985 'getelementptr' 'input_fm_buffer_addr_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 986 [1/1] (0.79ns)   --->   "%add_ln72_178 = add i11 %add_ln72_162, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 986 'add' 'add_ln72_178' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln72_22 = zext i11 %add_ln72_178" [src/conv3.cpp:72]   --->   Operation 987 'zext' 'zext_ln72_22' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 988 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_11 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_22" [src/conv3.cpp:72]   --->   Operation 988 'getelementptr' 'input_fm_buffer_addr_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 989 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_8 = load i12 %input_fm_buffer_addr_8" [src/conv3.cpp:72]   --->   Operation 989 'load' 'input_fm_buffer_load_8' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_6 : Operation 990 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_9 = load i12 %input_fm_buffer_addr_9" [src/conv3.cpp:72]   --->   Operation 990 'load' 'input_fm_buffer_load_9' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_6 : Operation 991 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_10 = load i12 %input_fm_buffer_addr_10" [src/conv3.cpp:72]   --->   Operation 991 'load' 'input_fm_buffer_load_10' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_6 : Operation 992 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_11 = load i12 %input_fm_buffer_addr_11" [src/conv3.cpp:72]   --->   Operation 992 'load' 'input_fm_buffer_load_11' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 993 [1/1] (0.80ns)   --->   "%tmp10 = add i13 %p_cast27_cast, i13 8092"   --->   Operation 993 'add' 'tmp10' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 994 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i13 %tmp10"   --->   Operation 994 'sext' 'tmp10_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 995 [1/1] (1.08ns)   --->   "%empty_55 = add i64 %tmp10_cast, i64 %conv3_weights_read"   --->   Operation 995 'add' 'empty_55' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i62 %trunc_ln63_5" [src/conv3.cpp:63]   --->   Operation 996 'sext' 'sext_ln63_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln63_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_55, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 997 'partselect' 'trunc_ln63_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 998 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 998 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 999 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 999 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 1000 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 1000 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 1001 [6/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 1001 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 1002 [7/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 1002 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 1003 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln63_5" [src/conv3.cpp:72]   --->   Operation 1003 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 1004 [8/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1004 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln72_16 = zext i5 %add_ln67" [src/conv3.cpp:72]   --->   Operation 1005 'zext' 'zext_ln72_16' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 1006 [1/1] (0.80ns)   --->   "%add_ln72_179 = add i12 %add_ln72_163, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 1006 'add' 'add_ln72_179' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln72_23 = zext i12 %add_ln72_179" [src/conv3.cpp:72]   --->   Operation 1007 'zext' 'zext_ln72_23' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 1008 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_12 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_23" [src/conv3.cpp:72]   --->   Operation 1008 'getelementptr' 'input_fm_buffer_addr_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 1009 [1/1] (0.80ns)   --->   "%add_ln72_180 = add i12 %add_ln72_164, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 1009 'add' 'add_ln72_180' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln72_24 = zext i12 %add_ln72_180" [src/conv3.cpp:72]   --->   Operation 1010 'zext' 'zext_ln72_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 1011 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_13 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_24" [src/conv3.cpp:72]   --->   Operation 1011 'getelementptr' 'input_fm_buffer_addr_13' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 1012 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_10 = load i12 %input_fm_buffer_addr_10" [src/conv3.cpp:72]   --->   Operation 1012 'load' 'input_fm_buffer_load_10' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_7 : Operation 1013 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_11 = load i12 %input_fm_buffer_addr_11" [src/conv3.cpp:72]   --->   Operation 1013 'load' 'input_fm_buffer_load_11' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_7 : Operation 1014 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_12 = load i12 %input_fm_buffer_addr_12" [src/conv3.cpp:72]   --->   Operation 1014 'load' 'input_fm_buffer_load_12' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_7 : Operation 1015 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_13 = load i12 %input_fm_buffer_addr_13" [src/conv3.cpp:72]   --->   Operation 1015 'load' 'input_fm_buffer_load_13' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 1016 [1/1] (1.08ns)   --->   "%empty_54 = add i64 %p_cast37_cast, i64 %conv3_weights_read"   --->   Operation 1016 'add' 'empty_54' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i62 %trunc_ln63_6" [src/conv3.cpp:63]   --->   Operation 1017 'sext' 'sext_ln63_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln63_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_54, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 1018 'partselect' 'trunc_ln63_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1019 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 1019 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1020 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 1020 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1021 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 1021 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1022 [5/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 1022 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1023 [6/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 1023 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1024 [7/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1024 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1025 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln63_6" [src/conv3.cpp:72]   --->   Operation 1025 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1026 [8/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1026 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1027 [1/1] (0.80ns)   --->   "%add_ln72_181 = add i12 %add_ln72_165, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 1027 'add' 'add_ln72_181' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln72_25 = zext i12 %add_ln72_181" [src/conv3.cpp:72]   --->   Operation 1028 'zext' 'zext_ln72_25' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1029 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_14 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_25" [src/conv3.cpp:72]   --->   Operation 1029 'getelementptr' 'input_fm_buffer_addr_14' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1030 [1/1] (0.79ns)   --->   "%add_ln72_182 = add i11 %add_ln72_166, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 1030 'add' 'add_ln72_182' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln72_166 = sext i11 %add_ln72_182" [src/conv3.cpp:72]   --->   Operation 1031 'sext' 'sext_ln72_166' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln72_26 = zext i12 %sext_ln72_166" [src/conv3.cpp:72]   --->   Operation 1032 'zext' 'zext_ln72_26' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1033 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_15 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_26" [src/conv3.cpp:72]   --->   Operation 1033 'getelementptr' 'input_fm_buffer_addr_15' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 1034 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_12 = load i12 %input_fm_buffer_addr_12" [src/conv3.cpp:72]   --->   Operation 1034 'load' 'input_fm_buffer_load_12' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_8 : Operation 1035 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_13 = load i12 %input_fm_buffer_addr_13" [src/conv3.cpp:72]   --->   Operation 1035 'load' 'input_fm_buffer_load_13' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_8 : Operation 1036 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_14 = load i12 %input_fm_buffer_addr_14" [src/conv3.cpp:72]   --->   Operation 1036 'load' 'input_fm_buffer_load_14' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_8 : Operation 1037 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_15 = load i12 %input_fm_buffer_addr_15" [src/conv3.cpp:72]   --->   Operation 1037 'load' 'input_fm_buffer_load_15' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln63_40 = sext i62 %trunc_ln5" [src/conv3.cpp:63]   --->   Operation 1038 'sext' 'sext_ln63_40' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln63_7 = sext i62 %trunc_ln63_7" [src/conv3.cpp:63]   --->   Operation 1039 'sext' 'sext_ln63_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1040 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:72]   --->   Operation 1040 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1041 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 1041 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1042 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 1042 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1043 [4/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 1043 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1044 [5/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 1044 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1045 [6/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1045 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1046 [7/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1046 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1047 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln63_7" [src/conv3.cpp:72]   --->   Operation 1047 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1048 [8/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1048 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1049 [1/1] (1.08ns)   --->   "%add_ln72 = add i63 %sext_ln63_40, i63 1" [src/conv3.cpp:72]   --->   Operation 1049 'add' 'add_ln72' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln72_1 = sext i63 %add_ln72" [src/conv3.cpp:72]   --->   Operation 1050 'sext' 'sext_ln72_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1051 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln72_1" [src/conv3.cpp:72]   --->   Operation 1051 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1052 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_14 = load i12 %input_fm_buffer_addr_14" [src/conv3.cpp:72]   --->   Operation 1052 'load' 'input_fm_buffer_load_14' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_9 : Operation 1053 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_15 = load i12 %input_fm_buffer_addr_15" [src/conv3.cpp:72]   --->   Operation 1053 'load' 'input_fm_buffer_load_15' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_9 : Operation 1054 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i5 %select_ln58, i5 2" [src/conv3.cpp:67]   --->   Operation 1054 'add' 'add_ln67_1' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln72_28 = zext i5 %add_ln67_1" [src/conv3.cpp:72]   --->   Operation 1055 'zext' 'zext_ln72_28' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln72_29 = zext i5 %add_ln67_1" [src/conv3.cpp:72]   --->   Operation 1056 'zext' 'zext_ln72_29' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1057 [1/1] (0.78ns)   --->   "%add_ln72_183 = add i10 %mul_ln72, i10 %zext_ln72_29" [src/conv3.cpp:72]   --->   Operation 1057 'add' 'add_ln72_183' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln72_30 = zext i10 %add_ln72_183" [src/conv3.cpp:72]   --->   Operation 1058 'zext' 'zext_ln72_30' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1059 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_16 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_30" [src/conv3.cpp:72]   --->   Operation 1059 'getelementptr' 'input_fm_buffer_addr_16' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1060 [1/1] (0.79ns)   --->   "%add_ln72_184 = add i11 %add_ln72_160, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1060 'add' 'add_ln72_184' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln72_31 = zext i11 %add_ln72_184" [src/conv3.cpp:72]   --->   Operation 1061 'zext' 'zext_ln72_31' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1062 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_17 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_31" [src/conv3.cpp:72]   --->   Operation 1062 'getelementptr' 'input_fm_buffer_addr_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 1063 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_16 = load i12 %input_fm_buffer_addr_16" [src/conv3.cpp:72]   --->   Operation 1063 'load' 'input_fm_buffer_load_16' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_9 : Operation 1064 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_17 = load i12 %input_fm_buffer_addr_17" [src/conv3.cpp:72]   --->   Operation 1064 'load' 'input_fm_buffer_load_17' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln63_41 = sext i62 %trunc_ln63_1" [src/conv3.cpp:63]   --->   Operation 1065 'sext' 'sext_ln63_41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 1066 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:72]   --->   Operation 1066 'read' 'gmem_addr_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1067 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv3.cpp:72]   --->   Operation 1067 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1068 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 1068 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1069 [3/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 1069 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1070 [4/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 1070 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1071 [5/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1071 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1072 [6/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1072 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1073 [7/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1073 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1074 [8/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1074 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1075 [1/1] (1.08ns)   --->   "%add_ln72_1 = add i63 %sext_ln63_41, i63 1" [src/conv3.cpp:72]   --->   Operation 1075 'add' 'add_ln72_1' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln72_2 = sext i63 %add_ln72_1" [src/conv3.cpp:72]   --->   Operation 1076 'sext' 'sext_ln72_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 1077 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln72_2" [src/conv3.cpp:72]   --->   Operation 1077 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 1078 [1/1] (0.79ns)   --->   "%add_ln72_185 = add i11 %add_ln72_161, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1078 'add' 'add_ln72_185' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln72_32 = zext i11 %add_ln72_185" [src/conv3.cpp:72]   --->   Operation 1079 'zext' 'zext_ln72_32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 1080 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_18 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_32" [src/conv3.cpp:72]   --->   Operation 1080 'getelementptr' 'input_fm_buffer_addr_18' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 1081 [1/1] (0.79ns)   --->   "%add_ln72_186 = add i11 %add_ln72_162, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1081 'add' 'add_ln72_186' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln72_33 = zext i11 %add_ln72_186" [src/conv3.cpp:72]   --->   Operation 1082 'zext' 'zext_ln72_33' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 1083 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_19 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_33" [src/conv3.cpp:72]   --->   Operation 1083 'getelementptr' 'input_fm_buffer_addr_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 1084 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_16 = load i12 %input_fm_buffer_addr_16" [src/conv3.cpp:72]   --->   Operation 1084 'load' 'input_fm_buffer_load_16' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_10 : Operation 1085 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_17 = load i12 %input_fm_buffer_addr_17" [src/conv3.cpp:72]   --->   Operation 1085 'load' 'input_fm_buffer_load_17' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_10 : Operation 1086 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_18 = load i12 %input_fm_buffer_addr_18" [src/conv3.cpp:72]   --->   Operation 1086 'load' 'input_fm_buffer_load_18' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_10 : Operation 1087 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_19 = load i12 %input_fm_buffer_addr_19" [src/conv3.cpp:72]   --->   Operation 1087 'load' 'input_fm_buffer_load_19' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln63_42 = sext i62 %trunc_ln63_2" [src/conv3.cpp:63]   --->   Operation 1088 'sext' 'sext_ln63_42' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1089 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %gmem_addr_read" [src/conv3.cpp:72]   --->   Operation 1089 'bitcast' 'bitcast_ln72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 1090 '%mul = fmul i32 %bitcast_ln72, i32 %input_fm_buffer_load'
ST_11 : Operation 1090 [3/3] (5.69ns)   --->   "%mul = fmul i32 %bitcast_ln72, i32 %input_fm_buffer_load" [src/conv3.cpp:72]   --->   Operation 1090 'fmul' 'mul' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1091 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [src/conv3.cpp:72]   --->   Operation 1091 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1092 [1/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:72]   --->   Operation 1092 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1093 [2/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 1093 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1094 [3/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 1094 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1095 [4/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1095 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1096 [5/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1096 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1097 [6/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1097 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1098 [7/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1098 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1099 [8/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1099 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1100 [1/1] (1.08ns)   --->   "%add_ln72_2 = add i63 %sext_ln63_42, i63 1" [src/conv3.cpp:72]   --->   Operation 1100 'add' 'add_ln72_2' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln72_3 = sext i63 %add_ln72_2" [src/conv3.cpp:72]   --->   Operation 1101 'sext' 'sext_ln72_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1102 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln72_3" [src/conv3.cpp:72]   --->   Operation 1102 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln72_27 = zext i5 %add_ln67_1" [src/conv3.cpp:72]   --->   Operation 1103 'zext' 'zext_ln72_27' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1104 [1/1] (0.80ns)   --->   "%add_ln72_187 = add i12 %add_ln72_163, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 1104 'add' 'add_ln72_187' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln72_34 = zext i12 %add_ln72_187" [src/conv3.cpp:72]   --->   Operation 1105 'zext' 'zext_ln72_34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1106 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_20 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_34" [src/conv3.cpp:72]   --->   Operation 1106 'getelementptr' 'input_fm_buffer_addr_20' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1107 [1/1] (0.80ns)   --->   "%add_ln72_188 = add i12 %add_ln72_164, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 1107 'add' 'add_ln72_188' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln72_35 = zext i12 %add_ln72_188" [src/conv3.cpp:72]   --->   Operation 1108 'zext' 'zext_ln72_35' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1109 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_21 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_35" [src/conv3.cpp:72]   --->   Operation 1109 'getelementptr' 'input_fm_buffer_addr_21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_11 : Operation 1110 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_18 = load i12 %input_fm_buffer_addr_18" [src/conv3.cpp:72]   --->   Operation 1110 'load' 'input_fm_buffer_load_18' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_11 : Operation 1111 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_19 = load i12 %input_fm_buffer_addr_19" [src/conv3.cpp:72]   --->   Operation 1111 'load' 'input_fm_buffer_load_19' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_11 : Operation 1112 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_20 = load i12 %input_fm_buffer_addr_20" [src/conv3.cpp:72]   --->   Operation 1112 'load' 'input_fm_buffer_load_20' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_11 : Operation 1113 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_21 = load i12 %input_fm_buffer_addr_21" [src/conv3.cpp:72]   --->   Operation 1113 'load' 'input_fm_buffer_load_21' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln63_43 = sext i62 %trunc_ln63_3" [src/conv3.cpp:63]   --->   Operation 1114 'sext' 'sext_ln63_43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1115 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln72, i32 %input_fm_buffer_load" [src/conv3.cpp:72]   --->   Operation 1115 'fmul' 'mul' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast i32 %gmem_addr_3_read" [src/conv3.cpp:72]   --->   Operation 1116 'bitcast' 'bitcast_ln72_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 1117 '%mul50_1 = fmul i32 %bitcast_ln72_1, i32 %input_fm_buffer_load_1'
ST_12 : Operation 1117 [3/3] (5.69ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln72_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:72]   --->   Operation 1117 'fmul' 'mul50_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1118 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [src/conv3.cpp:72]   --->   Operation 1118 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1119 [1/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:72]   --->   Operation 1119 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1120 [2/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 1120 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1121 [3/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1121 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1122 [4/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1122 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1123 [5/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1123 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1124 [6/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1124 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1125 [7/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1125 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1126 [8/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1126 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 1127 [1/1] (1.08ns)   --->   "%add_ln72_3 = add i63 %sext_ln63_43, i63 1" [src/conv3.cpp:72]   --->   Operation 1127 'add' 'add_ln72_3' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln72_4 = sext i63 %add_ln72_3" [src/conv3.cpp:72]   --->   Operation 1128 'sext' 'sext_ln72_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1129 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln72_4" [src/conv3.cpp:72]   --->   Operation 1129 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1130 [1/1] (0.80ns)   --->   "%add_ln72_189 = add i12 %add_ln72_165, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 1130 'add' 'add_ln72_189' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln72_36 = zext i12 %add_ln72_189" [src/conv3.cpp:72]   --->   Operation 1131 'zext' 'zext_ln72_36' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1132 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_22 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_36" [src/conv3.cpp:72]   --->   Operation 1132 'getelementptr' 'input_fm_buffer_addr_22' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1133 [1/1] (0.79ns)   --->   "%add_ln72_190 = add i11 %add_ln72_166, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1133 'add' 'add_ln72_190' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln72_167 = sext i11 %add_ln72_190" [src/conv3.cpp:72]   --->   Operation 1134 'sext' 'sext_ln72_167' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln72_37 = zext i12 %sext_ln72_167" [src/conv3.cpp:72]   --->   Operation 1135 'zext' 'zext_ln72_37' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1136 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_23 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_37" [src/conv3.cpp:72]   --->   Operation 1136 'getelementptr' 'input_fm_buffer_addr_23' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_12 : Operation 1137 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_20 = load i12 %input_fm_buffer_addr_20" [src/conv3.cpp:72]   --->   Operation 1137 'load' 'input_fm_buffer_load_20' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_12 : Operation 1138 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_21 = load i12 %input_fm_buffer_addr_21" [src/conv3.cpp:72]   --->   Operation 1138 'load' 'input_fm_buffer_load_21' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_12 : Operation 1139 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_22 = load i12 %input_fm_buffer_addr_22" [src/conv3.cpp:72]   --->   Operation 1139 'load' 'input_fm_buffer_load_22' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_12 : Operation 1140 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_23 = load i12 %input_fm_buffer_addr_23" [src/conv3.cpp:72]   --->   Operation 1140 'load' 'input_fm_buffer_load_23' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln63_44 = sext i62 %trunc_ln63_4" [src/conv3.cpp:63]   --->   Operation 1141 'sext' 'sext_ln63_44' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1142 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln72, i32 %input_fm_buffer_load" [src/conv3.cpp:72]   --->   Operation 1142 'fmul' 'mul' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1143 [2/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln72_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:72]   --->   Operation 1143 'fmul' 'mul50_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1144 [1/1] (0.00ns)   --->   "%bitcast_ln72_2 = bitcast i32 %gmem_addr_4_read" [src/conv3.cpp:72]   --->   Operation 1144 'bitcast' 'bitcast_ln72_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : [1/1] (1.31ns)   --->   Input mux for Operation 1145 '%mul50_2 = fmul i32 %bitcast_ln72_2, i32 %input_fm_buffer_load_2'
ST_13 : Operation 1145 [3/3] (5.69ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln72_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:72]   --->   Operation 1145 'fmul' 'mul50_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1146 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [src/conv3.cpp:72]   --->   Operation 1146 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1147 [1/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:72]   --->   Operation 1147 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1148 [2/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1148 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1149 [3/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1149 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1150 [4/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1150 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1151 [5/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1151 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1152 [6/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1152 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1153 [7/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1153 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1154 [8/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1154 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 1155 [1/1] (1.08ns)   --->   "%add_ln72_4 = add i63 %sext_ln63_44, i63 1" [src/conv3.cpp:72]   --->   Operation 1155 'add' 'add_ln72_4' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln72_5 = sext i63 %add_ln72_4" [src/conv3.cpp:72]   --->   Operation 1156 'sext' 'sext_ln72_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1157 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln72_5" [src/conv3.cpp:72]   --->   Operation 1157 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1158 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_22 = load i12 %input_fm_buffer_addr_22" [src/conv3.cpp:72]   --->   Operation 1158 'load' 'input_fm_buffer_load_22' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_13 : Operation 1159 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_23 = load i12 %input_fm_buffer_addr_23" [src/conv3.cpp:72]   --->   Operation 1159 'load' 'input_fm_buffer_load_23' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_13 : Operation 1160 [1/1] (0.78ns)   --->   "%add_ln67_2 = add i5 %select_ln58, i5 3" [src/conv3.cpp:67]   --->   Operation 1160 'add' 'add_ln67_2' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln72_39 = zext i5 %add_ln67_2" [src/conv3.cpp:72]   --->   Operation 1161 'zext' 'zext_ln72_39' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln72_40 = zext i5 %add_ln67_2" [src/conv3.cpp:72]   --->   Operation 1162 'zext' 'zext_ln72_40' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1163 [1/1] (0.78ns)   --->   "%add_ln72_191 = add i10 %mul_ln72, i10 %zext_ln72_40" [src/conv3.cpp:72]   --->   Operation 1163 'add' 'add_ln72_191' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln72_41 = zext i10 %add_ln72_191" [src/conv3.cpp:72]   --->   Operation 1164 'zext' 'zext_ln72_41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1165 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_24 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_41" [src/conv3.cpp:72]   --->   Operation 1165 'getelementptr' 'input_fm_buffer_addr_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1166 [1/1] (0.79ns)   --->   "%add_ln72_192 = add i11 %add_ln72_160, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1166 'add' 'add_ln72_192' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln72_42 = zext i11 %add_ln72_192" [src/conv3.cpp:72]   --->   Operation 1167 'zext' 'zext_ln72_42' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1168 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_25 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_42" [src/conv3.cpp:72]   --->   Operation 1168 'getelementptr' 'input_fm_buffer_addr_25' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 1169 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_24 = load i12 %input_fm_buffer_addr_24" [src/conv3.cpp:72]   --->   Operation 1169 'load' 'input_fm_buffer_load_24' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_13 : Operation 1170 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_25 = load i12 %input_fm_buffer_addr_25" [src/conv3.cpp:72]   --->   Operation 1170 'load' 'input_fm_buffer_load_25' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln63_45 = sext i62 %trunc_ln63_5" [src/conv3.cpp:63]   --->   Operation 1171 'sext' 'sext_ln63_45' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : [1/1] (1.31ns)   --->   Input mux for Operation 1172 '%add = fadd i32 %output_fm_buffer_0_load, i32 %mul'
ST_14 : Operation 1172 [4/4] (5.11ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %mul" [src/conv3.cpp:72]   --->   Operation 1172 'fadd' 'add' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1173 [1/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln72_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:72]   --->   Operation 1173 'fmul' 'mul50_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1174 [2/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln72_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:72]   --->   Operation 1174 'fmul' 'mul50_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1175 [1/1] (0.00ns)   --->   "%bitcast_ln72_3 = bitcast i32 %gmem_addr_5_read" [src/conv3.cpp:72]   --->   Operation 1175 'bitcast' 'bitcast_ln72_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : [1/1] (1.31ns)   --->   Input mux for Operation 1176 '%mul50_3 = fmul i32 %bitcast_ln72_3, i32 %input_fm_buffer_load_3'
ST_14 : Operation 1176 [3/3] (5.69ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln72_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:72]   --->   Operation 1176 'fmul' 'mul50_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1177 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv3.cpp:72]   --->   Operation 1177 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1178 [1/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:72]   --->   Operation 1178 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1179 [2/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1179 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1180 [3/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1180 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1181 [4/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1181 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1182 [5/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1182 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1183 [6/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1183 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1184 [7/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1184 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1185 [8/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1185 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 1186 [1/1] (1.08ns)   --->   "%add_ln72_5 = add i63 %sext_ln63_45, i63 1" [src/conv3.cpp:72]   --->   Operation 1186 'add' 'add_ln72_5' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln72_6 = sext i63 %add_ln72_5" [src/conv3.cpp:72]   --->   Operation 1187 'sext' 'sext_ln72_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 1188 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1188 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 1189 [1/1] (0.79ns)   --->   "%add_ln72_193 = add i11 %add_ln72_161, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1189 'add' 'add_ln72_193' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln72_43 = zext i11 %add_ln72_193" [src/conv3.cpp:72]   --->   Operation 1190 'zext' 'zext_ln72_43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 1191 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_26 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_43" [src/conv3.cpp:72]   --->   Operation 1191 'getelementptr' 'input_fm_buffer_addr_26' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 1192 [1/1] (0.79ns)   --->   "%add_ln72_194 = add i11 %add_ln72_162, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1192 'add' 'add_ln72_194' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln72_44 = zext i11 %add_ln72_194" [src/conv3.cpp:72]   --->   Operation 1193 'zext' 'zext_ln72_44' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 1194 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_27 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_44" [src/conv3.cpp:72]   --->   Operation 1194 'getelementptr' 'input_fm_buffer_addr_27' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 1195 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_24 = load i12 %input_fm_buffer_addr_24" [src/conv3.cpp:72]   --->   Operation 1195 'load' 'input_fm_buffer_load_24' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_14 : Operation 1196 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_25 = load i12 %input_fm_buffer_addr_25" [src/conv3.cpp:72]   --->   Operation 1196 'load' 'input_fm_buffer_load_25' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_14 : Operation 1197 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_26 = load i12 %input_fm_buffer_addr_26" [src/conv3.cpp:72]   --->   Operation 1197 'load' 'input_fm_buffer_load_26' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_14 : Operation 1198 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_27 = load i12 %input_fm_buffer_addr_27" [src/conv3.cpp:72]   --->   Operation 1198 'load' 'input_fm_buffer_load_27' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln63_46 = sext i62 %trunc_ln63_6" [src/conv3.cpp:63]   --->   Operation 1199 'sext' 'sext_ln63_46' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1200 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %mul" [src/conv3.cpp:72]   --->   Operation 1200 'fadd' 'add' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1201 [1/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln72_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:72]   --->   Operation 1201 'fmul' 'mul50_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1202 [2/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln72_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:72]   --->   Operation 1202 'fmul' 'mul50_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1203 [1/1] (0.00ns)   --->   "%bitcast_ln72_4 = bitcast i32 %gmem_addr_6_read" [src/conv3.cpp:72]   --->   Operation 1203 'bitcast' 'bitcast_ln72_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 1204 '%mul50_4 = fmul i32 %bitcast_ln72_4, i32 %input_fm_buffer_load_4'
ST_15 : Operation 1204 [3/3] (5.69ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln72_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:72]   --->   Operation 1204 'fmul' 'mul50_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1205 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [src/conv3.cpp:72]   --->   Operation 1205 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1206 [1/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:72]   --->   Operation 1206 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1207 [2/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1207 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1208 [3/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1208 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1209 [4/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1209 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1210 [5/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1210 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1211 [6/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1211 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1212 [7/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1212 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1213 [8/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1213 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 1214 [1/1] (1.08ns)   --->   "%add_ln72_6 = add i63 %sext_ln63_46, i63 1" [src/conv3.cpp:72]   --->   Operation 1214 'add' 'add_ln72_6' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln72_7 = sext i63 %add_ln72_6" [src/conv3.cpp:72]   --->   Operation 1215 'sext' 'sext_ln72_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1216 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln72_7" [src/conv3.cpp:72]   --->   Operation 1216 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln72_38 = zext i5 %add_ln67_2" [src/conv3.cpp:72]   --->   Operation 1217 'zext' 'zext_ln72_38' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1218 [1/1] (0.80ns)   --->   "%add_ln72_195 = add i12 %add_ln72_163, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 1218 'add' 'add_ln72_195' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln72_45 = zext i12 %add_ln72_195" [src/conv3.cpp:72]   --->   Operation 1219 'zext' 'zext_ln72_45' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1220 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_28 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_45" [src/conv3.cpp:72]   --->   Operation 1220 'getelementptr' 'input_fm_buffer_addr_28' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1221 [1/1] (0.80ns)   --->   "%add_ln72_196 = add i12 %add_ln72_164, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 1221 'add' 'add_ln72_196' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln72_46 = zext i12 %add_ln72_196" [src/conv3.cpp:72]   --->   Operation 1222 'zext' 'zext_ln72_46' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1223 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_29 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_46" [src/conv3.cpp:72]   --->   Operation 1223 'getelementptr' 'input_fm_buffer_addr_29' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_15 : Operation 1224 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_26 = load i12 %input_fm_buffer_addr_26" [src/conv3.cpp:72]   --->   Operation 1224 'load' 'input_fm_buffer_load_26' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_15 : Operation 1225 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_27 = load i12 %input_fm_buffer_addr_27" [src/conv3.cpp:72]   --->   Operation 1225 'load' 'input_fm_buffer_load_27' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_15 : Operation 1226 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_28 = load i12 %input_fm_buffer_addr_28" [src/conv3.cpp:72]   --->   Operation 1226 'load' 'input_fm_buffer_load_28' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_15 : Operation 1227 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_29 = load i12 %input_fm_buffer_addr_29" [src/conv3.cpp:72]   --->   Operation 1227 'load' 'input_fm_buffer_load_29' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i62 %trunc_ln63_7" [src/conv3.cpp:72]   --->   Operation 1228 'sext' 'sext_ln72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1229 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %mul" [src/conv3.cpp:72]   --->   Operation 1229 'fadd' 'add' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1230 [1/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln72_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:72]   --->   Operation 1230 'fmul' 'mul50_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1231 [2/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln72_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:72]   --->   Operation 1231 'fmul' 'mul50_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln72_5 = bitcast i32 %gmem_addr_7_read" [src/conv3.cpp:72]   --->   Operation 1232 'bitcast' 'bitcast_ln72_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 1233 '%mul50_5 = fmul i32 %bitcast_ln72_5, i32 %input_fm_buffer_load_5'
ST_16 : Operation 1233 [3/3] (5.69ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln72_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:72]   --->   Operation 1233 'fmul' 'mul50_5' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1234 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [src/conv3.cpp:72]   --->   Operation 1234 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1235 [1/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:72]   --->   Operation 1235 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1236 [2/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1236 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1237 [3/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1237 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1238 [4/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1238 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1239 [5/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1239 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1240 [6/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1240 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1241 [7/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1241 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1242 [8/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1242 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 1243 [1/1] (1.08ns)   --->   "%add_ln72_7 = add i63 %sext_ln72, i63 1" [src/conv3.cpp:72]   --->   Operation 1243 'add' 'add_ln72_7' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln72_8 = sext i63 %add_ln72_7" [src/conv3.cpp:72]   --->   Operation 1244 'sext' 'sext_ln72_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1245 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln72_8" [src/conv3.cpp:72]   --->   Operation 1245 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1246 [1/1] (0.80ns)   --->   "%add_ln72_197 = add i12 %add_ln72_165, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 1246 'add' 'add_ln72_197' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln72_47 = zext i12 %add_ln72_197" [src/conv3.cpp:72]   --->   Operation 1247 'zext' 'zext_ln72_47' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1248 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_30 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_47" [src/conv3.cpp:72]   --->   Operation 1248 'getelementptr' 'input_fm_buffer_addr_30' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1249 [1/1] (0.79ns)   --->   "%add_ln72_198 = add i11 %add_ln72_166, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1249 'add' 'add_ln72_198' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln72_168 = sext i11 %add_ln72_198" [src/conv3.cpp:72]   --->   Operation 1250 'sext' 'sext_ln72_168' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln72_48 = zext i12 %sext_ln72_168" [src/conv3.cpp:72]   --->   Operation 1251 'zext' 'zext_ln72_48' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1252 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_31 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_48" [src/conv3.cpp:72]   --->   Operation 1252 'getelementptr' 'input_fm_buffer_addr_31' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 1253 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_28 = load i12 %input_fm_buffer_addr_28" [src/conv3.cpp:72]   --->   Operation 1253 'load' 'input_fm_buffer_load_28' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_16 : Operation 1254 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_29 = load i12 %input_fm_buffer_addr_29" [src/conv3.cpp:72]   --->   Operation 1254 'load' 'input_fm_buffer_load_29' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_16 : Operation 1255 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_30 = load i12 %input_fm_buffer_addr_30" [src/conv3.cpp:72]   --->   Operation 1255 'load' 'input_fm_buffer_load_30' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_16 : Operation 1256 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_31 = load i12 %input_fm_buffer_addr_31" [src/conv3.cpp:72]   --->   Operation 1256 'load' 'input_fm_buffer_load_31' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 1257 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %mul" [src/conv3.cpp:72]   --->   Operation 1257 'fadd' 'add' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1258 [1/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln72_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:72]   --->   Operation 1258 'fmul' 'mul50_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1259 [2/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln72_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:72]   --->   Operation 1259 'fmul' 'mul50_5' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1260 [1/1] (0.00ns)   --->   "%bitcast_ln72_6 = bitcast i32 %gmem_addr_8_read" [src/conv3.cpp:72]   --->   Operation 1260 'bitcast' 'bitcast_ln72_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 1261 '%mul50_6 = fmul i32 %bitcast_ln72_6, i32 %input_fm_buffer_load_6'
ST_17 : Operation 1261 [3/3] (5.69ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln72_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:72]   --->   Operation 1261 'fmul' 'mul50_6' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1262 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [src/conv3.cpp:72]   --->   Operation 1262 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1263 [1/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:72]   --->   Operation 1263 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1264 [2/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1264 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1265 [3/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1265 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1266 [4/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1266 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1267 [5/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1267 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1268 [6/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1268 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1269 [7/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1269 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1270 [8/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1270 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 1271 [1/1] (1.08ns)   --->   "%add_ln72_8 = add i63 %sext_ln63_40, i63 2" [src/conv3.cpp:72]   --->   Operation 1271 'add' 'add_ln72_8' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln72_9 = sext i63 %add_ln72_8" [src/conv3.cpp:72]   --->   Operation 1272 'sext' 'sext_ln72_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1273 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln72_9" [src/conv3.cpp:72]   --->   Operation 1273 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1274 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_30 = load i12 %input_fm_buffer_addr_30" [src/conv3.cpp:72]   --->   Operation 1274 'load' 'input_fm_buffer_load_30' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_17 : Operation 1275 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_31 = load i12 %input_fm_buffer_addr_31" [src/conv3.cpp:72]   --->   Operation 1275 'load' 'input_fm_buffer_load_31' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_17 : Operation 1276 [1/1] (0.78ns)   --->   "%add_ln67_3 = add i5 %select_ln58, i5 4" [src/conv3.cpp:67]   --->   Operation 1276 'add' 'add_ln67_3' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln72_50 = zext i5 %add_ln67_3" [src/conv3.cpp:72]   --->   Operation 1277 'zext' 'zext_ln72_50' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln72_51 = zext i5 %add_ln67_3" [src/conv3.cpp:72]   --->   Operation 1278 'zext' 'zext_ln72_51' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1279 [1/1] (0.78ns)   --->   "%add_ln72_199 = add i10 %mul_ln72, i10 %zext_ln72_51" [src/conv3.cpp:72]   --->   Operation 1279 'add' 'add_ln72_199' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln72_52 = zext i10 %add_ln72_199" [src/conv3.cpp:72]   --->   Operation 1280 'zext' 'zext_ln72_52' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1281 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_32 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_52" [src/conv3.cpp:72]   --->   Operation 1281 'getelementptr' 'input_fm_buffer_addr_32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1282 [1/1] (0.79ns)   --->   "%add_ln72_200 = add i11 %add_ln72_160, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1282 'add' 'add_ln72_200' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln72_53 = zext i11 %add_ln72_200" [src/conv3.cpp:72]   --->   Operation 1283 'zext' 'zext_ln72_53' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1284 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_33 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_53" [src/conv3.cpp:72]   --->   Operation 1284 'getelementptr' 'input_fm_buffer_addr_33' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_17 : Operation 1285 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_32 = load i12 %input_fm_buffer_addr_32" [src/conv3.cpp:72]   --->   Operation 1285 'load' 'input_fm_buffer_load_32' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_17 : Operation 1286 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_33 = load i12 %input_fm_buffer_addr_33" [src/conv3.cpp:72]   --->   Operation 1286 'load' 'input_fm_buffer_load_33' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 1287 '%add57_1 = fadd i32 %add, i32 %mul50_1'
ST_18 : Operation 1287 [4/4] (5.11ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:72]   --->   Operation 1287 'fadd' 'add57_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1288 [1/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln72_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:72]   --->   Operation 1288 'fmul' 'mul50_5' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1289 [2/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln72_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:72]   --->   Operation 1289 'fmul' 'mul50_6' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1290 [1/1] (0.00ns)   --->   "%bitcast_ln72_7 = bitcast i32 %gmem_addr_9_read" [src/conv3.cpp:72]   --->   Operation 1290 'bitcast' 'bitcast_ln72_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 1291 '%mul50_7 = fmul i32 %bitcast_ln72_7, i32 %input_fm_buffer_load_7'
ST_18 : Operation 1291 [3/3] (5.69ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln72_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:72]   --->   Operation 1291 'fmul' 'mul50_7' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1292 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [src/conv3.cpp:72]   --->   Operation 1292 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1293 [1/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:72]   --->   Operation 1293 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1294 [2/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1294 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1295 [3/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1295 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1296 [4/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1296 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1297 [5/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1297 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1298 [6/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1298 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1299 [7/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1299 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1300 [8/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1300 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1301 [1/1] (1.08ns)   --->   "%add_ln72_9 = add i63 %sext_ln63_41, i63 2" [src/conv3.cpp:72]   --->   Operation 1301 'add' 'add_ln72_9' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln72_10 = sext i63 %add_ln72_9" [src/conv3.cpp:72]   --->   Operation 1302 'sext' 'sext_ln72_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 1303 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln72_10" [src/conv3.cpp:72]   --->   Operation 1303 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 1304 [1/1] (0.79ns)   --->   "%add_ln72_201 = add i11 %add_ln72_161, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1304 'add' 'add_ln72_201' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln72_54 = zext i11 %add_ln72_201" [src/conv3.cpp:72]   --->   Operation 1305 'zext' 'zext_ln72_54' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 1306 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_34 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_54" [src/conv3.cpp:72]   --->   Operation 1306 'getelementptr' 'input_fm_buffer_addr_34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 1307 [1/1] (0.79ns)   --->   "%add_ln72_202 = add i11 %add_ln72_162, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1307 'add' 'add_ln72_202' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln72_55 = zext i11 %add_ln72_202" [src/conv3.cpp:72]   --->   Operation 1308 'zext' 'zext_ln72_55' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 1309 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_35 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_55" [src/conv3.cpp:72]   --->   Operation 1309 'getelementptr' 'input_fm_buffer_addr_35' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 1310 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_32 = load i12 %input_fm_buffer_addr_32" [src/conv3.cpp:72]   --->   Operation 1310 'load' 'input_fm_buffer_load_32' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_18 : Operation 1311 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_33 = load i12 %input_fm_buffer_addr_33" [src/conv3.cpp:72]   --->   Operation 1311 'load' 'input_fm_buffer_load_33' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_18 : Operation 1312 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_34 = load i12 %input_fm_buffer_addr_34" [src/conv3.cpp:72]   --->   Operation 1312 'load' 'input_fm_buffer_load_34' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_18 : Operation 1313 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_35 = load i12 %input_fm_buffer_addr_35" [src/conv3.cpp:72]   --->   Operation 1313 'load' 'input_fm_buffer_load_35' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 1314 [3/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:72]   --->   Operation 1314 'fadd' 'add57_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1315 [1/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln72_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:72]   --->   Operation 1315 'fmul' 'mul50_6' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1316 [2/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln72_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:72]   --->   Operation 1316 'fmul' 'mul50_7' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1317 [1/1] (0.00ns)   --->   "%bitcast_ln72_8 = bitcast i32 %gmem_addr_10_read" [src/conv3.cpp:72]   --->   Operation 1317 'bitcast' 'bitcast_ln72_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 1318 '%mul_0_1 = fmul i32 %bitcast_ln72_8, i32 %input_fm_buffer_load_8'
ST_19 : Operation 1318 [3/3] (5.69ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln72_8, i32 %input_fm_buffer_load_8" [src/conv3.cpp:72]   --->   Operation 1318 'fmul' 'mul_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1319 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv3.cpp:72]   --->   Operation 1319 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1320 [1/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:72]   --->   Operation 1320 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1321 [2/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1321 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1322 [3/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1322 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1323 [4/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1323 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1324 [5/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1324 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1325 [6/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1325 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1326 [7/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1326 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1327 [8/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1327 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1328 [1/1] (1.08ns)   --->   "%add_ln72_10 = add i63 %sext_ln63_42, i63 2" [src/conv3.cpp:72]   --->   Operation 1328 'add' 'add_ln72_10' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln72_11 = sext i63 %add_ln72_10" [src/conv3.cpp:72]   --->   Operation 1329 'sext' 'sext_ln72_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : Operation 1330 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln72_11" [src/conv3.cpp:72]   --->   Operation 1330 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln72_49 = zext i5 %add_ln67_3" [src/conv3.cpp:72]   --->   Operation 1331 'zext' 'zext_ln72_49' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : Operation 1332 [1/1] (0.80ns)   --->   "%add_ln72_203 = add i12 %add_ln72_163, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 1332 'add' 'add_ln72_203' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln72_56 = zext i12 %add_ln72_203" [src/conv3.cpp:72]   --->   Operation 1333 'zext' 'zext_ln72_56' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : Operation 1334 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_36 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_56" [src/conv3.cpp:72]   --->   Operation 1334 'getelementptr' 'input_fm_buffer_addr_36' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : Operation 1335 [1/1] (0.80ns)   --->   "%add_ln72_204 = add i12 %add_ln72_164, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 1335 'add' 'add_ln72_204' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln72_57 = zext i12 %add_ln72_204" [src/conv3.cpp:72]   --->   Operation 1336 'zext' 'zext_ln72_57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : Operation 1337 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_37 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_57" [src/conv3.cpp:72]   --->   Operation 1337 'getelementptr' 'input_fm_buffer_addr_37' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_19 : Operation 1338 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_34 = load i12 %input_fm_buffer_addr_34" [src/conv3.cpp:72]   --->   Operation 1338 'load' 'input_fm_buffer_load_34' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_19 : Operation 1339 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_35 = load i12 %input_fm_buffer_addr_35" [src/conv3.cpp:72]   --->   Operation 1339 'load' 'input_fm_buffer_load_35' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_19 : Operation 1340 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_36 = load i12 %input_fm_buffer_addr_36" [src/conv3.cpp:72]   --->   Operation 1340 'load' 'input_fm_buffer_load_36' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_19 : Operation 1341 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_37 = load i12 %input_fm_buffer_addr_37" [src/conv3.cpp:72]   --->   Operation 1341 'load' 'input_fm_buffer_load_37' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 1342 [2/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:72]   --->   Operation 1342 'fadd' 'add57_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1343 [1/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln72_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:72]   --->   Operation 1343 'fmul' 'mul50_7' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1344 [2/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln72_8, i32 %input_fm_buffer_load_8" [src/conv3.cpp:72]   --->   Operation 1344 'fmul' 'mul_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1345 [1/1] (0.00ns)   --->   "%bitcast_ln72_9 = bitcast i32 %gmem_addr_11_read" [src/conv3.cpp:72]   --->   Operation 1345 'bitcast' 'bitcast_ln72_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 1346 '%mul50_1_0_1 = fmul i32 %bitcast_ln72_9, i32 %input_fm_buffer_load_9'
ST_20 : Operation 1346 [3/3] (5.69ns)   --->   "%mul50_1_0_1 = fmul i32 %bitcast_ln72_9, i32 %input_fm_buffer_load_9" [src/conv3.cpp:72]   --->   Operation 1346 'fmul' 'mul50_1_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1347 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv3.cpp:72]   --->   Operation 1347 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1348 [1/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv3.cpp:72]   --->   Operation 1348 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1349 [2/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1349 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1350 [3/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1350 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1351 [4/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1351 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1352 [5/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1352 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1353 [6/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1353 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1354 [7/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1354 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1355 [8/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1355 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 1356 [1/1] (1.08ns)   --->   "%add_ln72_11 = add i63 %sext_ln63_43, i63 2" [src/conv3.cpp:72]   --->   Operation 1356 'add' 'add_ln72_11' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln72_12 = sext i63 %add_ln72_11" [src/conv3.cpp:72]   --->   Operation 1357 'sext' 'sext_ln72_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : Operation 1358 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln72_12" [src/conv3.cpp:72]   --->   Operation 1358 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : Operation 1359 [1/1] (0.80ns)   --->   "%add_ln72_205 = add i12 %add_ln72_165, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 1359 'add' 'add_ln72_205' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln72_58 = zext i12 %add_ln72_205" [src/conv3.cpp:72]   --->   Operation 1360 'zext' 'zext_ln72_58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : Operation 1361 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_38 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_58" [src/conv3.cpp:72]   --->   Operation 1361 'getelementptr' 'input_fm_buffer_addr_38' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : Operation 1362 [1/1] (0.79ns)   --->   "%add_ln72_206 = add i11 %add_ln72_166, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1362 'add' 'add_ln72_206' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln72_169 = sext i11 %add_ln72_206" [src/conv3.cpp:72]   --->   Operation 1363 'sext' 'sext_ln72_169' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln72_59 = zext i12 %sext_ln72_169" [src/conv3.cpp:72]   --->   Operation 1364 'zext' 'zext_ln72_59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : Operation 1365 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_39 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_59" [src/conv3.cpp:72]   --->   Operation 1365 'getelementptr' 'input_fm_buffer_addr_39' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_20 : Operation 1366 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_36 = load i12 %input_fm_buffer_addr_36" [src/conv3.cpp:72]   --->   Operation 1366 'load' 'input_fm_buffer_load_36' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_20 : Operation 1367 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_37 = load i12 %input_fm_buffer_addr_37" [src/conv3.cpp:72]   --->   Operation 1367 'load' 'input_fm_buffer_load_37' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_20 : Operation 1368 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_38 = load i12 %input_fm_buffer_addr_38" [src/conv3.cpp:72]   --->   Operation 1368 'load' 'input_fm_buffer_load_38' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_20 : Operation 1369 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_39 = load i12 %input_fm_buffer_addr_39" [src/conv3.cpp:72]   --->   Operation 1369 'load' 'input_fm_buffer_load_39' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 1370 [1/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:72]   --->   Operation 1370 'fadd' 'add57_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1371 [1/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln72_8, i32 %input_fm_buffer_load_8" [src/conv3.cpp:72]   --->   Operation 1371 'fmul' 'mul_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1372 [2/3] (7.01ns)   --->   "%mul50_1_0_1 = fmul i32 %bitcast_ln72_9, i32 %input_fm_buffer_load_9" [src/conv3.cpp:72]   --->   Operation 1372 'fmul' 'mul50_1_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1373 [1/1] (0.00ns)   --->   "%bitcast_ln72_10 = bitcast i32 %gmem_addr_12_read" [src/conv3.cpp:72]   --->   Operation 1373 'bitcast' 'bitcast_ln72_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1374 '%mul50_2_0_1 = fmul i32 %bitcast_ln72_10, i32 %input_fm_buffer_load_10'
ST_21 : Operation 1374 [3/3] (5.69ns)   --->   "%mul50_2_0_1 = fmul i32 %bitcast_ln72_10, i32 %input_fm_buffer_load_10" [src/conv3.cpp:72]   --->   Operation 1374 'fmul' 'mul50_2_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1375 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv3.cpp:72]   --->   Operation 1375 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1376 [1/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv3.cpp:72]   --->   Operation 1376 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1377 [2/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1377 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1378 [3/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1378 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1379 [4/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1379 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1380 [5/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1380 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1381 [6/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1381 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1382 [7/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1382 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1383 [8/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1383 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1384 [1/1] (1.08ns)   --->   "%add_ln72_12 = add i63 %sext_ln63_44, i63 2" [src/conv3.cpp:72]   --->   Operation 1384 'add' 'add_ln72_12' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln72_13 = sext i63 %add_ln72_12" [src/conv3.cpp:72]   --->   Operation 1385 'sext' 'sext_ln72_13' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 1386 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln72_13" [src/conv3.cpp:72]   --->   Operation 1386 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 1387 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_38 = load i12 %input_fm_buffer_addr_38" [src/conv3.cpp:72]   --->   Operation 1387 'load' 'input_fm_buffer_load_38' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_21 : Operation 1388 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_39 = load i12 %input_fm_buffer_addr_39" [src/conv3.cpp:72]   --->   Operation 1388 'load' 'input_fm_buffer_load_39' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_21 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln72_62 = zext i10 %mul_ln72_1" [src/conv3.cpp:72]   --->   Operation 1389 'zext' 'zext_ln72_62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 1390 [1/1] (0.78ns)   --->   "%add_ln72_207 = add i10 %mul_ln72_1, i10 %zext_ln72_7" [src/conv3.cpp:72]   --->   Operation 1390 'add' 'add_ln72_207' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln72_63 = zext i10 %add_ln72_207" [src/conv3.cpp:72]   --->   Operation 1391 'zext' 'zext_ln72_63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 1392 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_40 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_63" [src/conv3.cpp:72]   --->   Operation 1392 'getelementptr' 'input_fm_buffer_addr_40' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 1393 [1/1] (0.78ns)   --->   "%add_ln72_208 = add i11 %zext_ln72_62, i11 441" [src/conv3.cpp:72]   --->   Operation 1393 'add' 'add_ln72_208' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1394 [1/1] (0.79ns)   --->   "%add_ln72_209 = add i11 %add_ln72_208, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1394 'add' 'add_ln72_209' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln72_64 = zext i11 %add_ln72_209" [src/conv3.cpp:72]   --->   Operation 1395 'zext' 'zext_ln72_64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 1396 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_41 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_64" [src/conv3.cpp:72]   --->   Operation 1396 'getelementptr' 'input_fm_buffer_addr_41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 1397 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_40 = load i12 %input_fm_buffer_addr_40" [src/conv3.cpp:72]   --->   Operation 1397 'load' 'input_fm_buffer_load_40' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_21 : Operation 1398 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_41 = load i12 %input_fm_buffer_addr_41" [src/conv3.cpp:72]   --->   Operation 1398 'load' 'input_fm_buffer_load_41' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1399 '%add57_2 = fadd i32 %add57_1, i32 %mul50_2'
ST_22 : Operation 1399 [4/4] (5.11ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:72]   --->   Operation 1399 'fadd' 'add57_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1400 [1/3] (7.01ns)   --->   "%mul50_1_0_1 = fmul i32 %bitcast_ln72_9, i32 %input_fm_buffer_load_9" [src/conv3.cpp:72]   --->   Operation 1400 'fmul' 'mul50_1_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1401 [2/3] (7.01ns)   --->   "%mul50_2_0_1 = fmul i32 %bitcast_ln72_10, i32 %input_fm_buffer_load_10" [src/conv3.cpp:72]   --->   Operation 1401 'fmul' 'mul50_2_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1402 [1/1] (0.00ns)   --->   "%bitcast_ln72_11 = bitcast i32 %gmem_addr_13_read" [src/conv3.cpp:72]   --->   Operation 1402 'bitcast' 'bitcast_ln72_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1403 '%mul50_3_0_1 = fmul i32 %bitcast_ln72_11, i32 %input_fm_buffer_load_11'
ST_22 : Operation 1403 [3/3] (5.69ns)   --->   "%mul50_3_0_1 = fmul i32 %bitcast_ln72_11, i32 %input_fm_buffer_load_11" [src/conv3.cpp:72]   --->   Operation 1403 'fmul' 'mul50_3_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1404 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [src/conv3.cpp:72]   --->   Operation 1404 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1405 [1/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv3.cpp:72]   --->   Operation 1405 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1406 [2/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1406 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1407 [3/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1407 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1408 [4/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1408 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1409 [5/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1409 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1410 [6/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1410 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1411 [7/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1411 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1412 [8/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1412 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1413 [1/1] (1.08ns)   --->   "%add_ln72_13 = add i63 %sext_ln63_45, i63 2" [src/conv3.cpp:72]   --->   Operation 1413 'add' 'add_ln72_13' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln72_14 = sext i63 %add_ln72_13" [src/conv3.cpp:72]   --->   Operation 1414 'sext' 'sext_ln72_14' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 1415 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln72_14" [src/conv3.cpp:72]   --->   Operation 1415 'getelementptr' 'gmem_addr_23' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 1416 [1/1] (0.79ns)   --->   "%add_ln72_210 = add i11 %zext_ln72_62, i11 882" [src/conv3.cpp:72]   --->   Operation 1416 'add' 'add_ln72_210' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1417 [1/1] (0.79ns)   --->   "%add_ln72_211 = add i11 %add_ln72_210, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1417 'add' 'add_ln72_211' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln72_65 = zext i11 %add_ln72_211" [src/conv3.cpp:72]   --->   Operation 1418 'zext' 'zext_ln72_65' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 1419 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_42 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_65" [src/conv3.cpp:72]   --->   Operation 1419 'getelementptr' 'input_fm_buffer_addr_42' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 1420 [1/1] (0.79ns)   --->   "%add_ln72_212 = add i11 %zext_ln72_62, i11 1323" [src/conv3.cpp:72]   --->   Operation 1420 'add' 'add_ln72_212' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1421 [1/1] (0.79ns)   --->   "%add_ln72_213 = add i11 %add_ln72_212, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1421 'add' 'add_ln72_213' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln72_66 = zext i11 %add_ln72_213" [src/conv3.cpp:72]   --->   Operation 1422 'zext' 'zext_ln72_66' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 1423 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_43 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_66" [src/conv3.cpp:72]   --->   Operation 1423 'getelementptr' 'input_fm_buffer_addr_43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 1424 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_40 = load i12 %input_fm_buffer_addr_40" [src/conv3.cpp:72]   --->   Operation 1424 'load' 'input_fm_buffer_load_40' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_22 : Operation 1425 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_41 = load i12 %input_fm_buffer_addr_41" [src/conv3.cpp:72]   --->   Operation 1425 'load' 'input_fm_buffer_load_41' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_22 : Operation 1426 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_42 = load i12 %input_fm_buffer_addr_42" [src/conv3.cpp:72]   --->   Operation 1426 'load' 'input_fm_buffer_load_42' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_22 : Operation 1427 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_43 = load i12 %input_fm_buffer_addr_43" [src/conv3.cpp:72]   --->   Operation 1427 'load' 'input_fm_buffer_load_43' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 1428 [3/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:72]   --->   Operation 1428 'fadd' 'add57_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1429 [1/3] (7.01ns)   --->   "%mul50_2_0_1 = fmul i32 %bitcast_ln72_10, i32 %input_fm_buffer_load_10" [src/conv3.cpp:72]   --->   Operation 1429 'fmul' 'mul50_2_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1430 [2/3] (7.01ns)   --->   "%mul50_3_0_1 = fmul i32 %bitcast_ln72_11, i32 %input_fm_buffer_load_11" [src/conv3.cpp:72]   --->   Operation 1430 'fmul' 'mul50_3_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1431 [1/1] (0.00ns)   --->   "%bitcast_ln72_12 = bitcast i32 %gmem_addr_14_read" [src/conv3.cpp:72]   --->   Operation 1431 'bitcast' 'bitcast_ln72_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1432 '%mul50_4_0_1 = fmul i32 %bitcast_ln72_12, i32 %input_fm_buffer_load_12'
ST_23 : Operation 1432 [3/3] (5.69ns)   --->   "%mul50_4_0_1 = fmul i32 %bitcast_ln72_12, i32 %input_fm_buffer_load_12" [src/conv3.cpp:72]   --->   Operation 1432 'fmul' 'mul50_4_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1433 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [src/conv3.cpp:72]   --->   Operation 1433 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1434 [1/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv3.cpp:72]   --->   Operation 1434 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1435 [2/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1435 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1436 [3/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1436 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1437 [4/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1437 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1438 [5/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1438 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1439 [6/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1439 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1440 [7/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1440 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1441 [8/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1441 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1442 [1/1] (1.08ns)   --->   "%add_ln72_14 = add i63 %sext_ln63_46, i63 2" [src/conv3.cpp:72]   --->   Operation 1442 'add' 'add_ln72_14' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln72_15 = sext i63 %add_ln72_14" [src/conv3.cpp:72]   --->   Operation 1443 'sext' 'sext_ln72_15' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : Operation 1444 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln72_15" [src/conv3.cpp:72]   --->   Operation 1444 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln72_61 = zext i10 %mul_ln72_1" [src/conv3.cpp:72]   --->   Operation 1445 'zext' 'zext_ln72_61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : Operation 1446 [1/1] (0.80ns)   --->   "%add_ln72_214 = add i12 %zext_ln72_61, i12 1764" [src/conv3.cpp:72]   --->   Operation 1446 'add' 'add_ln72_214' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1447 [1/1] (0.80ns)   --->   "%add_ln72_215 = add i12 %add_ln72_214, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 1447 'add' 'add_ln72_215' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln72_67 = zext i12 %add_ln72_215" [src/conv3.cpp:72]   --->   Operation 1448 'zext' 'zext_ln72_67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : Operation 1449 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_44 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_67" [src/conv3.cpp:72]   --->   Operation 1449 'getelementptr' 'input_fm_buffer_addr_44' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : Operation 1450 [1/1] (0.80ns)   --->   "%add_ln72_216 = add i12 %zext_ln72_61, i12 2205" [src/conv3.cpp:72]   --->   Operation 1450 'add' 'add_ln72_216' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1451 [1/1] (0.80ns)   --->   "%add_ln72_217 = add i12 %add_ln72_216, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 1451 'add' 'add_ln72_217' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln72_68 = zext i12 %add_ln72_217" [src/conv3.cpp:72]   --->   Operation 1452 'zext' 'zext_ln72_68' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : Operation 1453 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_45 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_68" [src/conv3.cpp:72]   --->   Operation 1453 'getelementptr' 'input_fm_buffer_addr_45' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_23 : Operation 1454 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_42 = load i12 %input_fm_buffer_addr_42" [src/conv3.cpp:72]   --->   Operation 1454 'load' 'input_fm_buffer_load_42' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_23 : Operation 1455 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_43 = load i12 %input_fm_buffer_addr_43" [src/conv3.cpp:72]   --->   Operation 1455 'load' 'input_fm_buffer_load_43' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_23 : Operation 1456 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_44 = load i12 %input_fm_buffer_addr_44" [src/conv3.cpp:72]   --->   Operation 1456 'load' 'input_fm_buffer_load_44' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_23 : Operation 1457 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_45 = load i12 %input_fm_buffer_addr_45" [src/conv3.cpp:72]   --->   Operation 1457 'load' 'input_fm_buffer_load_45' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 1458 [2/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:72]   --->   Operation 1458 'fadd' 'add57_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1459 [1/3] (7.01ns)   --->   "%mul50_3_0_1 = fmul i32 %bitcast_ln72_11, i32 %input_fm_buffer_load_11" [src/conv3.cpp:72]   --->   Operation 1459 'fmul' 'mul50_3_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1460 [2/3] (7.01ns)   --->   "%mul50_4_0_1 = fmul i32 %bitcast_ln72_12, i32 %input_fm_buffer_load_12" [src/conv3.cpp:72]   --->   Operation 1460 'fmul' 'mul50_4_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1461 [1/1] (0.00ns)   --->   "%bitcast_ln72_13 = bitcast i32 %gmem_addr_15_read" [src/conv3.cpp:72]   --->   Operation 1461 'bitcast' 'bitcast_ln72_13' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1462 '%mul50_5_0_1 = fmul i32 %bitcast_ln72_13, i32 %input_fm_buffer_load_13'
ST_24 : Operation 1462 [3/3] (5.69ns)   --->   "%mul50_5_0_1 = fmul i32 %bitcast_ln72_13, i32 %input_fm_buffer_load_13" [src/conv3.cpp:72]   --->   Operation 1462 'fmul' 'mul50_5_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1463 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [src/conv3.cpp:72]   --->   Operation 1463 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1464 [1/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv3.cpp:72]   --->   Operation 1464 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1465 [2/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1465 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1466 [3/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1466 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1467 [4/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1467 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1468 [5/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1468 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1469 [6/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1469 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1470 [7/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1470 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1471 [8/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1471 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1472 [1/1] (1.08ns)   --->   "%add_ln72_15 = add i63 %sext_ln72, i63 2" [src/conv3.cpp:72]   --->   Operation 1472 'add' 'add_ln72_15' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln72_16 = sext i63 %add_ln72_15" [src/conv3.cpp:72]   --->   Operation 1473 'sext' 'sext_ln72_16' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 1474 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln72_16" [src/conv3.cpp:72]   --->   Operation 1474 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 1475 [1/1] (0.80ns)   --->   "%add_ln72_218 = add i12 %zext_ln72_61, i12 2646" [src/conv3.cpp:72]   --->   Operation 1475 'add' 'add_ln72_218' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1476 [1/1] (0.80ns)   --->   "%add_ln72_219 = add i12 %add_ln72_218, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 1476 'add' 'add_ln72_219' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln72_69 = zext i12 %add_ln72_219" [src/conv3.cpp:72]   --->   Operation 1477 'zext' 'zext_ln72_69' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 1478 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_46 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_69" [src/conv3.cpp:72]   --->   Operation 1478 'getelementptr' 'input_fm_buffer_addr_46' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 1479 [1/1] (0.79ns)   --->   "%add_ln72_220 = add i11 %zext_ln72_62, i11 1039" [src/conv3.cpp:72]   --->   Operation 1479 'add' 'add_ln72_220' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1480 [1/1] (0.79ns)   --->   "%add_ln72_221 = add i11 %add_ln72_220, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1480 'add' 'add_ln72_221' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln72_170 = sext i11 %add_ln72_221" [src/conv3.cpp:72]   --->   Operation 1481 'sext' 'sext_ln72_170' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln72_70 = zext i12 %sext_ln72_170" [src/conv3.cpp:72]   --->   Operation 1482 'zext' 'zext_ln72_70' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 1483 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_47 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_70" [src/conv3.cpp:72]   --->   Operation 1483 'getelementptr' 'input_fm_buffer_addr_47' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 1484 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_44 = load i12 %input_fm_buffer_addr_44" [src/conv3.cpp:72]   --->   Operation 1484 'load' 'input_fm_buffer_load_44' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_24 : Operation 1485 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_45 = load i12 %input_fm_buffer_addr_45" [src/conv3.cpp:72]   --->   Operation 1485 'load' 'input_fm_buffer_load_45' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_24 : Operation 1486 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_46 = load i12 %input_fm_buffer_addr_46" [src/conv3.cpp:72]   --->   Operation 1486 'load' 'input_fm_buffer_load_46' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_24 : Operation 1487 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_47 = load i12 %input_fm_buffer_addr_47" [src/conv3.cpp:72]   --->   Operation 1487 'load' 'input_fm_buffer_load_47' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1488 [1/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:72]   --->   Operation 1488 'fadd' 'add57_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1489 [1/3] (7.01ns)   --->   "%mul50_4_0_1 = fmul i32 %bitcast_ln72_12, i32 %input_fm_buffer_load_12" [src/conv3.cpp:72]   --->   Operation 1489 'fmul' 'mul50_4_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1490 [2/3] (7.01ns)   --->   "%mul50_5_0_1 = fmul i32 %bitcast_ln72_13, i32 %input_fm_buffer_load_13" [src/conv3.cpp:72]   --->   Operation 1490 'fmul' 'mul50_5_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1491 [1/1] (0.00ns)   --->   "%bitcast_ln72_14 = bitcast i32 %gmem_addr_16_read" [src/conv3.cpp:72]   --->   Operation 1491 'bitcast' 'bitcast_ln72_14' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1492 '%mul50_6_0_1 = fmul i32 %bitcast_ln72_14, i32 %input_fm_buffer_load_14'
ST_25 : Operation 1492 [3/3] (5.69ns)   --->   "%mul50_6_0_1 = fmul i32 %bitcast_ln72_14, i32 %input_fm_buffer_load_14" [src/conv3.cpp:72]   --->   Operation 1492 'fmul' 'mul50_6_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1493 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [src/conv3.cpp:72]   --->   Operation 1493 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1494 [1/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv3.cpp:72]   --->   Operation 1494 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1495 [2/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1495 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1496 [3/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1496 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1497 [4/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1497 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1498 [5/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1498 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1499 [6/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1499 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1500 [7/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1500 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1501 [8/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1501 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1502 [1/1] (1.08ns)   --->   "%add_ln72_16 = add i63 %sext_ln63_40, i63 3" [src/conv3.cpp:72]   --->   Operation 1502 'add' 'add_ln72_16' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln72_17 = sext i63 %add_ln72_16" [src/conv3.cpp:72]   --->   Operation 1503 'sext' 'sext_ln72_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1504 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln72_17" [src/conv3.cpp:72]   --->   Operation 1504 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1505 [1/1] (1.08ns)   --->   "%add_ln72_24 = add i63 %sext_ln63_40, i63 4" [src/conv3.cpp:72]   --->   Operation 1505 'add' 'add_ln72_24' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln72_25 = sext i63 %add_ln72_24" [src/conv3.cpp:72]   --->   Operation 1506 'sext' 'sext_ln72_25' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1507 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln72_25" [src/conv3.cpp:72]   --->   Operation 1507 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1508 [1/1] (0.78ns)   --->   "%add_ln72_222 = add i10 %mul_ln72_1, i10 %zext_ln72_18" [src/conv3.cpp:72]   --->   Operation 1508 'add' 'add_ln72_222' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln72_71 = zext i10 %add_ln72_222" [src/conv3.cpp:72]   --->   Operation 1509 'zext' 'zext_ln72_71' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1510 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_48 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_71" [src/conv3.cpp:72]   --->   Operation 1510 'getelementptr' 'input_fm_buffer_addr_48' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1511 [1/1] (0.79ns)   --->   "%add_ln72_223 = add i11 %add_ln72_208, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 1511 'add' 'add_ln72_223' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln72_72 = zext i11 %add_ln72_223" [src/conv3.cpp:72]   --->   Operation 1512 'zext' 'zext_ln72_72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1513 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_49 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_72" [src/conv3.cpp:72]   --->   Operation 1513 'getelementptr' 'input_fm_buffer_addr_49' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_25 : Operation 1514 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_46 = load i12 %input_fm_buffer_addr_46" [src/conv3.cpp:72]   --->   Operation 1514 'load' 'input_fm_buffer_load_46' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_25 : Operation 1515 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_47 = load i12 %input_fm_buffer_addr_47" [src/conv3.cpp:72]   --->   Operation 1515 'load' 'input_fm_buffer_load_47' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_25 : Operation 1516 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_48 = load i12 %input_fm_buffer_addr_48" [src/conv3.cpp:72]   --->   Operation 1516 'load' 'input_fm_buffer_load_48' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_25 : Operation 1517 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_49 = load i12 %input_fm_buffer_addr_49" [src/conv3.cpp:72]   --->   Operation 1517 'load' 'input_fm_buffer_load_49' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1518 '%add57_3 = fadd i32 %add57_2, i32 %mul50_3'
ST_26 : Operation 1518 [4/4] (5.11ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:72]   --->   Operation 1518 'fadd' 'add57_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1519 [1/3] (7.01ns)   --->   "%mul50_5_0_1 = fmul i32 %bitcast_ln72_13, i32 %input_fm_buffer_load_13" [src/conv3.cpp:72]   --->   Operation 1519 'fmul' 'mul50_5_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1520 [2/3] (7.01ns)   --->   "%mul50_6_0_1 = fmul i32 %bitcast_ln72_14, i32 %input_fm_buffer_load_14" [src/conv3.cpp:72]   --->   Operation 1520 'fmul' 'mul50_6_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1521 [1/1] (0.00ns)   --->   "%bitcast_ln72_15 = bitcast i32 %gmem_addr_17_read" [src/conv3.cpp:72]   --->   Operation 1521 'bitcast' 'bitcast_ln72_15' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1522 '%mul50_7_0_1 = fmul i32 %bitcast_ln72_15, i32 %input_fm_buffer_load_15'
ST_26 : Operation 1522 [3/3] (5.69ns)   --->   "%mul50_7_0_1 = fmul i32 %bitcast_ln72_15, i32 %input_fm_buffer_load_15" [src/conv3.cpp:72]   --->   Operation 1522 'fmul' 'mul50_7_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1523 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv3.cpp:72]   --->   Operation 1523 'read' 'gmem_addr_18_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1524 [1/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv3.cpp:72]   --->   Operation 1524 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1525 [2/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1525 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1526 [3/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1526 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1527 [4/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1527 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1528 [5/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1528 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1529 [6/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1529 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1530 [7/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1530 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1531 [8/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1531 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1532 [1/1] (1.08ns)   --->   "%add_ln72_17 = add i63 %sext_ln63_41, i63 3" [src/conv3.cpp:72]   --->   Operation 1532 'add' 'add_ln72_17' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln72_18 = sext i63 %add_ln72_17" [src/conv3.cpp:72]   --->   Operation 1533 'sext' 'sext_ln72_18' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1534 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln72_18" [src/conv3.cpp:72]   --->   Operation 1534 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1535 [1/1] (1.08ns)   --->   "%add_ln72_25 = add i63 %sext_ln63_41, i63 4" [src/conv3.cpp:72]   --->   Operation 1535 'add' 'add_ln72_25' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln72_26 = sext i63 %add_ln72_25" [src/conv3.cpp:72]   --->   Operation 1536 'sext' 'sext_ln72_26' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1537 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32 %gmem, i64 %sext_ln72_26" [src/conv3.cpp:72]   --->   Operation 1537 'getelementptr' 'gmem_addr_35' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1538 [1/1] (0.79ns)   --->   "%add_ln72_224 = add i11 %add_ln72_210, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 1538 'add' 'add_ln72_224' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln72_73 = zext i11 %add_ln72_224" [src/conv3.cpp:72]   --->   Operation 1539 'zext' 'zext_ln72_73' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1540 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_50 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_73" [src/conv3.cpp:72]   --->   Operation 1540 'getelementptr' 'input_fm_buffer_addr_50' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1541 [1/1] (0.79ns)   --->   "%add_ln72_225 = add i11 %add_ln72_212, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 1541 'add' 'add_ln72_225' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln72_74 = zext i11 %add_ln72_225" [src/conv3.cpp:72]   --->   Operation 1542 'zext' 'zext_ln72_74' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1543 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_51 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_74" [src/conv3.cpp:72]   --->   Operation 1543 'getelementptr' 'input_fm_buffer_addr_51' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 1544 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_48 = load i12 %input_fm_buffer_addr_48" [src/conv3.cpp:72]   --->   Operation 1544 'load' 'input_fm_buffer_load_48' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_26 : Operation 1545 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_49 = load i12 %input_fm_buffer_addr_49" [src/conv3.cpp:72]   --->   Operation 1545 'load' 'input_fm_buffer_load_49' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_26 : Operation 1546 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_50 = load i12 %input_fm_buffer_addr_50" [src/conv3.cpp:72]   --->   Operation 1546 'load' 'input_fm_buffer_load_50' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_26 : Operation 1547 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_51 = load i12 %input_fm_buffer_addr_51" [src/conv3.cpp:72]   --->   Operation 1547 'load' 'input_fm_buffer_load_51' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 1548 [3/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:72]   --->   Operation 1548 'fadd' 'add57_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1549 [1/3] (7.01ns)   --->   "%mul50_6_0_1 = fmul i32 %bitcast_ln72_14, i32 %input_fm_buffer_load_14" [src/conv3.cpp:72]   --->   Operation 1549 'fmul' 'mul50_6_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1550 [2/3] (7.01ns)   --->   "%mul50_7_0_1 = fmul i32 %bitcast_ln72_15, i32 %input_fm_buffer_load_15" [src/conv3.cpp:72]   --->   Operation 1550 'fmul' 'mul50_7_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1551 [1/1] (0.00ns)   --->   "%bitcast_ln72_16 = bitcast i32 %gmem_addr_18_read" [src/conv3.cpp:72]   --->   Operation 1551 'bitcast' 'bitcast_ln72_16' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1552 '%mul_0_2 = fmul i32 %bitcast_ln72_16, i32 %input_fm_buffer_load_16'
ST_27 : Operation 1552 [3/3] (5.69ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln72_16, i32 %input_fm_buffer_load_16" [src/conv3.cpp:72]   --->   Operation 1552 'fmul' 'mul_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1553 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [src/conv3.cpp:72]   --->   Operation 1553 'read' 'gmem_addr_19_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1554 [1/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv3.cpp:72]   --->   Operation 1554 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1555 [2/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1555 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1556 [3/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1556 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1557 [4/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1557 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1558 [5/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1558 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1559 [6/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1559 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1560 [7/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1560 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1561 [8/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1561 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1562 [1/1] (1.08ns)   --->   "%add_ln72_18 = add i63 %sext_ln63_42, i63 3" [src/conv3.cpp:72]   --->   Operation 1562 'add' 'add_ln72_18' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln72_19 = sext i63 %add_ln72_18" [src/conv3.cpp:72]   --->   Operation 1563 'sext' 'sext_ln72_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1564 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln72_19" [src/conv3.cpp:72]   --->   Operation 1564 'getelementptr' 'gmem_addr_28' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1565 [1/1] (1.08ns)   --->   "%add_ln72_26 = add i63 %sext_ln63_42, i63 4" [src/conv3.cpp:72]   --->   Operation 1565 'add' 'add_ln72_26' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln72_27 = sext i63 %add_ln72_26" [src/conv3.cpp:72]   --->   Operation 1566 'sext' 'sext_ln72_27' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1567 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32 %gmem, i64 %sext_ln72_27" [src/conv3.cpp:72]   --->   Operation 1567 'getelementptr' 'gmem_addr_36' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1568 [1/1] (0.80ns)   --->   "%add_ln72_226 = add i12 %add_ln72_214, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 1568 'add' 'add_ln72_226' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln72_75 = zext i12 %add_ln72_226" [src/conv3.cpp:72]   --->   Operation 1569 'zext' 'zext_ln72_75' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1570 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_52 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_75" [src/conv3.cpp:72]   --->   Operation 1570 'getelementptr' 'input_fm_buffer_addr_52' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1571 [1/1] (0.80ns)   --->   "%add_ln72_227 = add i12 %add_ln72_216, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 1571 'add' 'add_ln72_227' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln72_76 = zext i12 %add_ln72_227" [src/conv3.cpp:72]   --->   Operation 1572 'zext' 'zext_ln72_76' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1573 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_53 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_76" [src/conv3.cpp:72]   --->   Operation 1573 'getelementptr' 'input_fm_buffer_addr_53' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_27 : Operation 1574 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_50 = load i12 %input_fm_buffer_addr_50" [src/conv3.cpp:72]   --->   Operation 1574 'load' 'input_fm_buffer_load_50' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_27 : Operation 1575 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_51 = load i12 %input_fm_buffer_addr_51" [src/conv3.cpp:72]   --->   Operation 1575 'load' 'input_fm_buffer_load_51' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_27 : Operation 1576 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_52 = load i12 %input_fm_buffer_addr_52" [src/conv3.cpp:72]   --->   Operation 1576 'load' 'input_fm_buffer_load_52' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_27 : Operation 1577 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_53 = load i12 %input_fm_buffer_addr_53" [src/conv3.cpp:72]   --->   Operation 1577 'load' 'input_fm_buffer_load_53' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 1578 [2/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:72]   --->   Operation 1578 'fadd' 'add57_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1579 [1/3] (7.01ns)   --->   "%mul50_7_0_1 = fmul i32 %bitcast_ln72_15, i32 %input_fm_buffer_load_15" [src/conv3.cpp:72]   --->   Operation 1579 'fmul' 'mul50_7_0_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1580 [2/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln72_16, i32 %input_fm_buffer_load_16" [src/conv3.cpp:72]   --->   Operation 1580 'fmul' 'mul_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1581 [1/1] (0.00ns)   --->   "%bitcast_ln72_17 = bitcast i32 %gmem_addr_19_read" [src/conv3.cpp:72]   --->   Operation 1581 'bitcast' 'bitcast_ln72_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 1582 '%mul50_1_0_2 = fmul i32 %bitcast_ln72_17, i32 %input_fm_buffer_load_17'
ST_28 : Operation 1582 [3/3] (5.69ns)   --->   "%mul50_1_0_2 = fmul i32 %bitcast_ln72_17, i32 %input_fm_buffer_load_17" [src/conv3.cpp:72]   --->   Operation 1582 'fmul' 'mul50_1_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1583 [1/1] (7.30ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [src/conv3.cpp:72]   --->   Operation 1583 'read' 'gmem_addr_20_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1584 [1/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv3.cpp:72]   --->   Operation 1584 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1585 [2/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1585 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1586 [3/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1586 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1587 [4/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1587 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1588 [5/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1588 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1589 [6/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1589 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1590 [7/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1590 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1591 [8/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1591 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1592 [1/1] (1.08ns)   --->   "%add_ln72_19 = add i63 %sext_ln63_43, i63 3" [src/conv3.cpp:72]   --->   Operation 1592 'add' 'add_ln72_19' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln72_20 = sext i63 %add_ln72_19" [src/conv3.cpp:72]   --->   Operation 1593 'sext' 'sext_ln72_20' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1594 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln72_20" [src/conv3.cpp:72]   --->   Operation 1594 'getelementptr' 'gmem_addr_29' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1595 [1/1] (1.08ns)   --->   "%add_ln72_27 = add i63 %sext_ln63_43, i63 4" [src/conv3.cpp:72]   --->   Operation 1595 'add' 'add_ln72_27' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln72_28 = sext i63 %add_ln72_27" [src/conv3.cpp:72]   --->   Operation 1596 'sext' 'sext_ln72_28' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1597 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32 %gmem, i64 %sext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1597 'getelementptr' 'gmem_addr_37' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1598 [1/1] (0.80ns)   --->   "%add_ln72_228 = add i12 %add_ln72_218, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 1598 'add' 'add_ln72_228' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln72_77 = zext i12 %add_ln72_228" [src/conv3.cpp:72]   --->   Operation 1599 'zext' 'zext_ln72_77' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1600 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_54 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_77" [src/conv3.cpp:72]   --->   Operation 1600 'getelementptr' 'input_fm_buffer_addr_54' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1601 [1/1] (0.79ns)   --->   "%add_ln72_229 = add i11 %add_ln72_220, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 1601 'add' 'add_ln72_229' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln72_171 = sext i11 %add_ln72_229" [src/conv3.cpp:72]   --->   Operation 1602 'sext' 'sext_ln72_171' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln72_78 = zext i12 %sext_ln72_171" [src/conv3.cpp:72]   --->   Operation 1603 'zext' 'zext_ln72_78' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1604 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_55 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_78" [src/conv3.cpp:72]   --->   Operation 1604 'getelementptr' 'input_fm_buffer_addr_55' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1605 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_52 = load i12 %input_fm_buffer_addr_52" [src/conv3.cpp:72]   --->   Operation 1605 'load' 'input_fm_buffer_load_52' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_28 : Operation 1606 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_53 = load i12 %input_fm_buffer_addr_53" [src/conv3.cpp:72]   --->   Operation 1606 'load' 'input_fm_buffer_load_53' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_28 : Operation 1607 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_54 = load i12 %input_fm_buffer_addr_54" [src/conv3.cpp:72]   --->   Operation 1607 'load' 'input_fm_buffer_load_54' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_28 : Operation 1608 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_55 = load i12 %input_fm_buffer_addr_55" [src/conv3.cpp:72]   --->   Operation 1608 'load' 'input_fm_buffer_load_55' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1609 [1/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:72]   --->   Operation 1609 'fadd' 'add57_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1610 [1/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln72_16, i32 %input_fm_buffer_load_16" [src/conv3.cpp:72]   --->   Operation 1610 'fmul' 'mul_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1611 [2/3] (7.01ns)   --->   "%mul50_1_0_2 = fmul i32 %bitcast_ln72_17, i32 %input_fm_buffer_load_17" [src/conv3.cpp:72]   --->   Operation 1611 'fmul' 'mul50_1_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1612 [1/1] (0.00ns)   --->   "%bitcast_ln72_18 = bitcast i32 %gmem_addr_20_read" [src/conv3.cpp:72]   --->   Operation 1612 'bitcast' 'bitcast_ln72_18' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1613 '%mul50_2_0_2 = fmul i32 %bitcast_ln72_18, i32 %input_fm_buffer_load_18'
ST_29 : Operation 1613 [3/3] (5.69ns)   --->   "%mul50_2_0_2 = fmul i32 %bitcast_ln72_18, i32 %input_fm_buffer_load_18" [src/conv3.cpp:72]   --->   Operation 1613 'fmul' 'mul50_2_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1614 [1/1] (7.30ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21" [src/conv3.cpp:72]   --->   Operation 1614 'read' 'gmem_addr_21_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1615 [1/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv3.cpp:72]   --->   Operation 1615 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1616 [2/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1616 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1617 [3/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1617 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1618 [4/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1618 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1619 [5/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1619 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1620 [6/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1620 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1621 [7/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1621 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1622 [8/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1622 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1623 [1/1] (1.08ns)   --->   "%add_ln72_20 = add i63 %sext_ln63_44, i63 3" [src/conv3.cpp:72]   --->   Operation 1623 'add' 'add_ln72_20' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln72_21 = sext i63 %add_ln72_20" [src/conv3.cpp:72]   --->   Operation 1624 'sext' 'sext_ln72_21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1625 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln72_21" [src/conv3.cpp:72]   --->   Operation 1625 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1626 [1/1] (1.08ns)   --->   "%add_ln72_28 = add i63 %sext_ln63_44, i63 4" [src/conv3.cpp:72]   --->   Operation 1626 'add' 'add_ln72_28' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln72_29 = sext i63 %add_ln72_28" [src/conv3.cpp:72]   --->   Operation 1627 'sext' 'sext_ln72_29' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1628 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32 %gmem, i64 %sext_ln72_29" [src/conv3.cpp:72]   --->   Operation 1628 'getelementptr' 'gmem_addr_38' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1629 [1/1] (0.78ns)   --->   "%add_ln72_230 = add i10 %mul_ln72_1, i10 %zext_ln72_29" [src/conv3.cpp:72]   --->   Operation 1629 'add' 'add_ln72_230' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln72_79 = zext i10 %add_ln72_230" [src/conv3.cpp:72]   --->   Operation 1630 'zext' 'zext_ln72_79' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1631 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_56 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_79" [src/conv3.cpp:72]   --->   Operation 1631 'getelementptr' 'input_fm_buffer_addr_56' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1632 [1/1] (0.79ns)   --->   "%add_ln72_231 = add i11 %add_ln72_208, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1632 'add' 'add_ln72_231' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln72_80 = zext i11 %add_ln72_231" [src/conv3.cpp:72]   --->   Operation 1633 'zext' 'zext_ln72_80' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1634 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_57 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_80" [src/conv3.cpp:72]   --->   Operation 1634 'getelementptr' 'input_fm_buffer_addr_57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_29 : Operation 1635 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_54 = load i12 %input_fm_buffer_addr_54" [src/conv3.cpp:72]   --->   Operation 1635 'load' 'input_fm_buffer_load_54' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_29 : Operation 1636 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_55 = load i12 %input_fm_buffer_addr_55" [src/conv3.cpp:72]   --->   Operation 1636 'load' 'input_fm_buffer_load_55' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_29 : Operation 1637 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_56 = load i12 %input_fm_buffer_addr_56" [src/conv3.cpp:72]   --->   Operation 1637 'load' 'input_fm_buffer_load_56' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_29 : Operation 1638 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_57 = load i12 %input_fm_buffer_addr_57" [src/conv3.cpp:72]   --->   Operation 1638 'load' 'input_fm_buffer_load_57' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1639 '%add57_4 = fadd i32 %add57_3, i32 %mul50_4'
ST_30 : Operation 1639 [4/4] (5.11ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:72]   --->   Operation 1639 'fadd' 'add57_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1640 [1/3] (7.01ns)   --->   "%mul50_1_0_2 = fmul i32 %bitcast_ln72_17, i32 %input_fm_buffer_load_17" [src/conv3.cpp:72]   --->   Operation 1640 'fmul' 'mul50_1_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1641 [2/3] (7.01ns)   --->   "%mul50_2_0_2 = fmul i32 %bitcast_ln72_18, i32 %input_fm_buffer_load_18" [src/conv3.cpp:72]   --->   Operation 1641 'fmul' 'mul50_2_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1642 [1/1] (0.00ns)   --->   "%bitcast_ln72_19 = bitcast i32 %gmem_addr_21_read" [src/conv3.cpp:72]   --->   Operation 1642 'bitcast' 'bitcast_ln72_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1643 '%mul50_3_0_2 = fmul i32 %bitcast_ln72_19, i32 %input_fm_buffer_load_19'
ST_30 : Operation 1643 [3/3] (5.69ns)   --->   "%mul50_3_0_2 = fmul i32 %bitcast_ln72_19, i32 %input_fm_buffer_load_19" [src/conv3.cpp:72]   --->   Operation 1643 'fmul' 'mul50_3_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1644 [1/1] (7.30ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [src/conv3.cpp:72]   --->   Operation 1644 'read' 'gmem_addr_22_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1645 [1/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv3.cpp:72]   --->   Operation 1645 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1646 [2/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1646 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1647 [3/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1647 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1648 [4/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1648 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1649 [5/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1649 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1650 [6/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1650 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1651 [7/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1651 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1652 [8/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1652 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1653 [1/1] (1.08ns)   --->   "%add_ln72_21 = add i63 %sext_ln63_45, i63 3" [src/conv3.cpp:72]   --->   Operation 1653 'add' 'add_ln72_21' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln72_22 = sext i63 %add_ln72_21" [src/conv3.cpp:72]   --->   Operation 1654 'sext' 'sext_ln72_22' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1655 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln72_22" [src/conv3.cpp:72]   --->   Operation 1655 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1656 [1/1] (1.08ns)   --->   "%add_ln72_29 = add i63 %sext_ln63_45, i63 4" [src/conv3.cpp:72]   --->   Operation 1656 'add' 'add_ln72_29' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln72_30 = sext i63 %add_ln72_29" [src/conv3.cpp:72]   --->   Operation 1657 'sext' 'sext_ln72_30' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1658 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32 %gmem, i64 %sext_ln72_30" [src/conv3.cpp:72]   --->   Operation 1658 'getelementptr' 'gmem_addr_39' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1659 [1/1] (0.79ns)   --->   "%add_ln72_232 = add i11 %add_ln72_210, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1659 'add' 'add_ln72_232' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln72_81 = zext i11 %add_ln72_232" [src/conv3.cpp:72]   --->   Operation 1660 'zext' 'zext_ln72_81' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1661 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_58 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_81" [src/conv3.cpp:72]   --->   Operation 1661 'getelementptr' 'input_fm_buffer_addr_58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1662 [1/1] (0.79ns)   --->   "%add_ln72_233 = add i11 %add_ln72_212, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1662 'add' 'add_ln72_233' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln72_82 = zext i11 %add_ln72_233" [src/conv3.cpp:72]   --->   Operation 1663 'zext' 'zext_ln72_82' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1664 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_59 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_82" [src/conv3.cpp:72]   --->   Operation 1664 'getelementptr' 'input_fm_buffer_addr_59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_30 : Operation 1665 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_56 = load i12 %input_fm_buffer_addr_56" [src/conv3.cpp:72]   --->   Operation 1665 'load' 'input_fm_buffer_load_56' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_30 : Operation 1666 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_57 = load i12 %input_fm_buffer_addr_57" [src/conv3.cpp:72]   --->   Operation 1666 'load' 'input_fm_buffer_load_57' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_30 : Operation 1667 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_58 = load i12 %input_fm_buffer_addr_58" [src/conv3.cpp:72]   --->   Operation 1667 'load' 'input_fm_buffer_load_58' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_30 : Operation 1668 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_59 = load i12 %input_fm_buffer_addr_59" [src/conv3.cpp:72]   --->   Operation 1668 'load' 'input_fm_buffer_load_59' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1669 [3/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:72]   --->   Operation 1669 'fadd' 'add57_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1670 [1/3] (7.01ns)   --->   "%mul50_2_0_2 = fmul i32 %bitcast_ln72_18, i32 %input_fm_buffer_load_18" [src/conv3.cpp:72]   --->   Operation 1670 'fmul' 'mul50_2_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1671 [2/3] (7.01ns)   --->   "%mul50_3_0_2 = fmul i32 %bitcast_ln72_19, i32 %input_fm_buffer_load_19" [src/conv3.cpp:72]   --->   Operation 1671 'fmul' 'mul50_3_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1672 [1/1] (0.00ns)   --->   "%bitcast_ln72_20 = bitcast i32 %gmem_addr_22_read" [src/conv3.cpp:72]   --->   Operation 1672 'bitcast' 'bitcast_ln72_20' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : [1/1] (1.31ns)   --->   Input mux for Operation 1673 '%mul50_4_0_2 = fmul i32 %bitcast_ln72_20, i32 %input_fm_buffer_load_20'
ST_31 : Operation 1673 [3/3] (5.69ns)   --->   "%mul50_4_0_2 = fmul i32 %bitcast_ln72_20, i32 %input_fm_buffer_load_20" [src/conv3.cpp:72]   --->   Operation 1673 'fmul' 'mul50_4_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1674 [1/1] (7.30ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [src/conv3.cpp:72]   --->   Operation 1674 'read' 'gmem_addr_23_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1675 [1/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv3.cpp:72]   --->   Operation 1675 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1676 [2/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1676 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1677 [3/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1677 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1678 [4/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1678 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1679 [5/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1679 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1680 [6/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1680 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1681 [7/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1681 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1682 [8/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1682 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1683 [1/1] (1.08ns)   --->   "%add_ln72_22 = add i63 %sext_ln63_46, i63 3" [src/conv3.cpp:72]   --->   Operation 1683 'add' 'add_ln72_22' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln72_23 = sext i63 %add_ln72_22" [src/conv3.cpp:72]   --->   Operation 1684 'sext' 'sext_ln72_23' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1685 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln72_23" [src/conv3.cpp:72]   --->   Operation 1685 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1686 [1/1] (1.08ns)   --->   "%add_ln72_30 = add i63 %sext_ln63_46, i63 4" [src/conv3.cpp:72]   --->   Operation 1686 'add' 'add_ln72_30' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln72_31 = sext i63 %add_ln72_30" [src/conv3.cpp:72]   --->   Operation 1687 'sext' 'sext_ln72_31' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1688 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32 %gmem, i64 %sext_ln72_31" [src/conv3.cpp:72]   --->   Operation 1688 'getelementptr' 'gmem_addr_40' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1689 [1/1] (0.80ns)   --->   "%add_ln72_234 = add i12 %add_ln72_214, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 1689 'add' 'add_ln72_234' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln72_83 = zext i12 %add_ln72_234" [src/conv3.cpp:72]   --->   Operation 1690 'zext' 'zext_ln72_83' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1691 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_60 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_83" [src/conv3.cpp:72]   --->   Operation 1691 'getelementptr' 'input_fm_buffer_addr_60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1692 [1/1] (0.80ns)   --->   "%add_ln72_235 = add i12 %add_ln72_216, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 1692 'add' 'add_ln72_235' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln72_84 = zext i12 %add_ln72_235" [src/conv3.cpp:72]   --->   Operation 1693 'zext' 'zext_ln72_84' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1694 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_61 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_84" [src/conv3.cpp:72]   --->   Operation 1694 'getelementptr' 'input_fm_buffer_addr_61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_31 : Operation 1695 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_58 = load i12 %input_fm_buffer_addr_58" [src/conv3.cpp:72]   --->   Operation 1695 'load' 'input_fm_buffer_load_58' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_31 : Operation 1696 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_59 = load i12 %input_fm_buffer_addr_59" [src/conv3.cpp:72]   --->   Operation 1696 'load' 'input_fm_buffer_load_59' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_31 : Operation 1697 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_60 = load i12 %input_fm_buffer_addr_60" [src/conv3.cpp:72]   --->   Operation 1697 'load' 'input_fm_buffer_load_60' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_31 : Operation 1698 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_61 = load i12 %input_fm_buffer_addr_61" [src/conv3.cpp:72]   --->   Operation 1698 'load' 'input_fm_buffer_load_61' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1699 [2/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:72]   --->   Operation 1699 'fadd' 'add57_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1700 [1/3] (7.01ns)   --->   "%mul50_3_0_2 = fmul i32 %bitcast_ln72_19, i32 %input_fm_buffer_load_19" [src/conv3.cpp:72]   --->   Operation 1700 'fmul' 'mul50_3_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1701 [2/3] (7.01ns)   --->   "%mul50_4_0_2 = fmul i32 %bitcast_ln72_20, i32 %input_fm_buffer_load_20" [src/conv3.cpp:72]   --->   Operation 1701 'fmul' 'mul50_4_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1702 [1/1] (0.00ns)   --->   "%bitcast_ln72_21 = bitcast i32 %gmem_addr_23_read" [src/conv3.cpp:72]   --->   Operation 1702 'bitcast' 'bitcast_ln72_21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 1703 '%mul50_5_0_2 = fmul i32 %bitcast_ln72_21, i32 %input_fm_buffer_load_21'
ST_32 : Operation 1703 [3/3] (5.69ns)   --->   "%mul50_5_0_2 = fmul i32 %bitcast_ln72_21, i32 %input_fm_buffer_load_21" [src/conv3.cpp:72]   --->   Operation 1703 'fmul' 'mul50_5_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1704 [1/1] (7.30ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24" [src/conv3.cpp:72]   --->   Operation 1704 'read' 'gmem_addr_24_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1705 [1/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv3.cpp:72]   --->   Operation 1705 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1706 [2/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1706 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1707 [3/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1707 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1708 [4/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1708 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1709 [5/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1709 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1710 [6/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1710 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1711 [7/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1711 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1712 [8/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1712 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1713 [1/1] (1.08ns)   --->   "%add_ln72_23 = add i63 %sext_ln72, i63 3" [src/conv3.cpp:72]   --->   Operation 1713 'add' 'add_ln72_23' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln72_24 = sext i63 %add_ln72_23" [src/conv3.cpp:72]   --->   Operation 1714 'sext' 'sext_ln72_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1715 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln72_24" [src/conv3.cpp:72]   --->   Operation 1715 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1716 [1/1] (1.08ns)   --->   "%add_ln72_31 = add i63 %sext_ln72, i63 4" [src/conv3.cpp:72]   --->   Operation 1716 'add' 'add_ln72_31' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln72_32 = sext i63 %add_ln72_31" [src/conv3.cpp:72]   --->   Operation 1717 'sext' 'sext_ln72_32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1718 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32 %gmem, i64 %sext_ln72_32" [src/conv3.cpp:72]   --->   Operation 1718 'getelementptr' 'gmem_addr_41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1719 [1/1] (0.80ns)   --->   "%add_ln72_236 = add i12 %add_ln72_218, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 1719 'add' 'add_ln72_236' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln72_85 = zext i12 %add_ln72_236" [src/conv3.cpp:72]   --->   Operation 1720 'zext' 'zext_ln72_85' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1721 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_62 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_85" [src/conv3.cpp:72]   --->   Operation 1721 'getelementptr' 'input_fm_buffer_addr_62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1722 [1/1] (0.79ns)   --->   "%add_ln72_237 = add i11 %add_ln72_220, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 1722 'add' 'add_ln72_237' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln72_172 = sext i11 %add_ln72_237" [src/conv3.cpp:72]   --->   Operation 1723 'sext' 'sext_ln72_172' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln72_86 = zext i12 %sext_ln72_172" [src/conv3.cpp:72]   --->   Operation 1724 'zext' 'zext_ln72_86' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1725 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_63 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_86" [src/conv3.cpp:72]   --->   Operation 1725 'getelementptr' 'input_fm_buffer_addr_63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 1726 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_60 = load i12 %input_fm_buffer_addr_60" [src/conv3.cpp:72]   --->   Operation 1726 'load' 'input_fm_buffer_load_60' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_32 : Operation 1727 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_61 = load i12 %input_fm_buffer_addr_61" [src/conv3.cpp:72]   --->   Operation 1727 'load' 'input_fm_buffer_load_61' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_32 : Operation 1728 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_62 = load i12 %input_fm_buffer_addr_62" [src/conv3.cpp:72]   --->   Operation 1728 'load' 'input_fm_buffer_load_62' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_32 : Operation 1729 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_63 = load i12 %input_fm_buffer_addr_63" [src/conv3.cpp:72]   --->   Operation 1729 'load' 'input_fm_buffer_load_63' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1730 [1/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:72]   --->   Operation 1730 'fadd' 'add57_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1731 [1/3] (7.01ns)   --->   "%mul50_4_0_2 = fmul i32 %bitcast_ln72_20, i32 %input_fm_buffer_load_20" [src/conv3.cpp:72]   --->   Operation 1731 'fmul' 'mul50_4_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1732 [2/3] (7.01ns)   --->   "%mul50_5_0_2 = fmul i32 %bitcast_ln72_21, i32 %input_fm_buffer_load_21" [src/conv3.cpp:72]   --->   Operation 1732 'fmul' 'mul50_5_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1733 [1/1] (0.00ns)   --->   "%bitcast_ln72_22 = bitcast i32 %gmem_addr_24_read" [src/conv3.cpp:72]   --->   Operation 1733 'bitcast' 'bitcast_ln72_22' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 1734 '%mul50_6_0_2 = fmul i32 %bitcast_ln72_22, i32 %input_fm_buffer_load_22'
ST_33 : Operation 1734 [3/3] (5.69ns)   --->   "%mul50_6_0_2 = fmul i32 %bitcast_ln72_22, i32 %input_fm_buffer_load_22" [src/conv3.cpp:72]   --->   Operation 1734 'fmul' 'mul50_6_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1735 [1/1] (7.30ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [src/conv3.cpp:72]   --->   Operation 1735 'read' 'gmem_addr_25_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1736 [1/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv3.cpp:72]   --->   Operation 1736 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1737 [2/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1737 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1738 [3/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1738 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1739 [4/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1739 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1740 [5/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1740 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1741 [6/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1741 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1742 [7/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1742 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1743 [8/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1743 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1744 [1/1] (0.78ns)   --->   "%add_ln72_238 = add i10 %mul_ln72_1, i10 %zext_ln72_40" [src/conv3.cpp:72]   --->   Operation 1744 'add' 'add_ln72_238' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln72_87 = zext i10 %add_ln72_238" [src/conv3.cpp:72]   --->   Operation 1745 'zext' 'zext_ln72_87' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_33 : Operation 1746 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_64 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_87" [src/conv3.cpp:72]   --->   Operation 1746 'getelementptr' 'input_fm_buffer_addr_64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_33 : Operation 1747 [1/1] (0.79ns)   --->   "%add_ln72_239 = add i11 %add_ln72_208, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1747 'add' 'add_ln72_239' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln72_88 = zext i11 %add_ln72_239" [src/conv3.cpp:72]   --->   Operation 1748 'zext' 'zext_ln72_88' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_33 : Operation 1749 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_65 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_88" [src/conv3.cpp:72]   --->   Operation 1749 'getelementptr' 'input_fm_buffer_addr_65' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_33 : Operation 1750 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_62 = load i12 %input_fm_buffer_addr_62" [src/conv3.cpp:72]   --->   Operation 1750 'load' 'input_fm_buffer_load_62' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_33 : Operation 1751 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_63 = load i12 %input_fm_buffer_addr_63" [src/conv3.cpp:72]   --->   Operation 1751 'load' 'input_fm_buffer_load_63' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_33 : Operation 1752 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_64 = load i12 %input_fm_buffer_addr_64" [src/conv3.cpp:72]   --->   Operation 1752 'load' 'input_fm_buffer_load_64' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_33 : Operation 1753 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_65 = load i12 %input_fm_buffer_addr_65" [src/conv3.cpp:72]   --->   Operation 1753 'load' 'input_fm_buffer_load_65' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 1754 '%add57_5 = fadd i32 %add57_4, i32 %mul50_5'
ST_34 : Operation 1754 [4/4] (5.11ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:72]   --->   Operation 1754 'fadd' 'add57_5' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1755 [1/3] (7.01ns)   --->   "%mul50_5_0_2 = fmul i32 %bitcast_ln72_21, i32 %input_fm_buffer_load_21" [src/conv3.cpp:72]   --->   Operation 1755 'fmul' 'mul50_5_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1756 [2/3] (7.01ns)   --->   "%mul50_6_0_2 = fmul i32 %bitcast_ln72_22, i32 %input_fm_buffer_load_22" [src/conv3.cpp:72]   --->   Operation 1756 'fmul' 'mul50_6_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1757 [1/1] (0.00ns)   --->   "%bitcast_ln72_23 = bitcast i32 %gmem_addr_25_read" [src/conv3.cpp:72]   --->   Operation 1757 'bitcast' 'bitcast_ln72_23' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 1758 '%mul50_7_0_2 = fmul i32 %bitcast_ln72_23, i32 %input_fm_buffer_load_23'
ST_34 : Operation 1758 [3/3] (5.69ns)   --->   "%mul50_7_0_2 = fmul i32 %bitcast_ln72_23, i32 %input_fm_buffer_load_23" [src/conv3.cpp:72]   --->   Operation 1758 'fmul' 'mul50_7_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1759 [1/1] (7.30ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [src/conv3.cpp:72]   --->   Operation 1759 'read' 'gmem_addr_26_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1760 [1/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv3.cpp:72]   --->   Operation 1760 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1761 [2/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1761 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1762 [3/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1762 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1763 [4/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1763 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1764 [5/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1764 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1765 [6/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1765 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1766 [7/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1766 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1767 [8/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1767 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1768 [1/1] (0.79ns)   --->   "%add_ln72_240 = add i11 %add_ln72_210, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1768 'add' 'add_ln72_240' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln72_89 = zext i11 %add_ln72_240" [src/conv3.cpp:72]   --->   Operation 1769 'zext' 'zext_ln72_89' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_34 : Operation 1770 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_66 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_89" [src/conv3.cpp:72]   --->   Operation 1770 'getelementptr' 'input_fm_buffer_addr_66' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_34 : Operation 1771 [1/1] (0.79ns)   --->   "%add_ln72_241 = add i11 %add_ln72_212, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1771 'add' 'add_ln72_241' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln72_90 = zext i11 %add_ln72_241" [src/conv3.cpp:72]   --->   Operation 1772 'zext' 'zext_ln72_90' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_34 : Operation 1773 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_67 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_90" [src/conv3.cpp:72]   --->   Operation 1773 'getelementptr' 'input_fm_buffer_addr_67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_34 : Operation 1774 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_64 = load i12 %input_fm_buffer_addr_64" [src/conv3.cpp:72]   --->   Operation 1774 'load' 'input_fm_buffer_load_64' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_34 : Operation 1775 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_65 = load i12 %input_fm_buffer_addr_65" [src/conv3.cpp:72]   --->   Operation 1775 'load' 'input_fm_buffer_load_65' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_34 : Operation 1776 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_66 = load i12 %input_fm_buffer_addr_66" [src/conv3.cpp:72]   --->   Operation 1776 'load' 'input_fm_buffer_load_66' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_34 : Operation 1777 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_67 = load i12 %input_fm_buffer_addr_67" [src/conv3.cpp:72]   --->   Operation 1777 'load' 'input_fm_buffer_load_67' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1778 [3/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:72]   --->   Operation 1778 'fadd' 'add57_5' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1779 [1/3] (7.01ns)   --->   "%mul50_6_0_2 = fmul i32 %bitcast_ln72_22, i32 %input_fm_buffer_load_22" [src/conv3.cpp:72]   --->   Operation 1779 'fmul' 'mul50_6_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1780 [2/3] (7.01ns)   --->   "%mul50_7_0_2 = fmul i32 %bitcast_ln72_23, i32 %input_fm_buffer_load_23" [src/conv3.cpp:72]   --->   Operation 1780 'fmul' 'mul50_7_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1781 [1/1] (0.00ns)   --->   "%bitcast_ln72_24 = bitcast i32 %gmem_addr_26_read" [src/conv3.cpp:72]   --->   Operation 1781 'bitcast' 'bitcast_ln72_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_35 : [1/1] (1.31ns)   --->   Input mux for Operation 1782 '%mul_0_3 = fmul i32 %bitcast_ln72_24, i32 %input_fm_buffer_load_24'
ST_35 : Operation 1782 [3/3] (5.69ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln72_24, i32 %input_fm_buffer_load_24" [src/conv3.cpp:72]   --->   Operation 1782 'fmul' 'mul_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1783 [1/1] (7.30ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [src/conv3.cpp:72]   --->   Operation 1783 'read' 'gmem_addr_27_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1784 [1/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv3.cpp:72]   --->   Operation 1784 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1785 [2/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1785 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1786 [3/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1786 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1787 [4/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1787 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1788 [5/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1788 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1789 [6/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1789 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1790 [7/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1790 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1791 [8/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1791 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1792 [1/1] (0.80ns)   --->   "%add_ln72_242 = add i12 %add_ln72_214, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 1792 'add' 'add_ln72_242' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln72_91 = zext i12 %add_ln72_242" [src/conv3.cpp:72]   --->   Operation 1793 'zext' 'zext_ln72_91' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_35 : Operation 1794 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_68 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_91" [src/conv3.cpp:72]   --->   Operation 1794 'getelementptr' 'input_fm_buffer_addr_68' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_35 : Operation 1795 [1/1] (0.80ns)   --->   "%add_ln72_243 = add i12 %add_ln72_216, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 1795 'add' 'add_ln72_243' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln72_92 = zext i12 %add_ln72_243" [src/conv3.cpp:72]   --->   Operation 1796 'zext' 'zext_ln72_92' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_35 : Operation 1797 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_69 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_92" [src/conv3.cpp:72]   --->   Operation 1797 'getelementptr' 'input_fm_buffer_addr_69' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_35 : Operation 1798 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_66 = load i12 %input_fm_buffer_addr_66" [src/conv3.cpp:72]   --->   Operation 1798 'load' 'input_fm_buffer_load_66' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_35 : Operation 1799 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_67 = load i12 %input_fm_buffer_addr_67" [src/conv3.cpp:72]   --->   Operation 1799 'load' 'input_fm_buffer_load_67' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_35 : Operation 1800 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_68 = load i12 %input_fm_buffer_addr_68" [src/conv3.cpp:72]   --->   Operation 1800 'load' 'input_fm_buffer_load_68' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_35 : Operation 1801 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_69 = load i12 %input_fm_buffer_addr_69" [src/conv3.cpp:72]   --->   Operation 1801 'load' 'input_fm_buffer_load_69' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1802 [2/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:72]   --->   Operation 1802 'fadd' 'add57_5' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1803 [1/3] (7.01ns)   --->   "%mul50_7_0_2 = fmul i32 %bitcast_ln72_23, i32 %input_fm_buffer_load_23" [src/conv3.cpp:72]   --->   Operation 1803 'fmul' 'mul50_7_0_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1804 [2/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln72_24, i32 %input_fm_buffer_load_24" [src/conv3.cpp:72]   --->   Operation 1804 'fmul' 'mul_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1805 [1/1] (0.00ns)   --->   "%bitcast_ln72_25 = bitcast i32 %gmem_addr_27_read" [src/conv3.cpp:72]   --->   Operation 1805 'bitcast' 'bitcast_ln72_25' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : [1/1] (1.31ns)   --->   Input mux for Operation 1806 '%mul50_1_0_3 = fmul i32 %bitcast_ln72_25, i32 %input_fm_buffer_load_25'
ST_36 : Operation 1806 [3/3] (5.69ns)   --->   "%mul50_1_0_3 = fmul i32 %bitcast_ln72_25, i32 %input_fm_buffer_load_25" [src/conv3.cpp:72]   --->   Operation 1806 'fmul' 'mul50_1_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1807 [1/1] (7.30ns)   --->   "%gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28" [src/conv3.cpp:72]   --->   Operation 1807 'read' 'gmem_addr_28_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1808 [1/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv3.cpp:72]   --->   Operation 1808 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1809 [2/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1809 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1810 [3/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1810 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1811 [4/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1811 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1812 [5/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1812 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1813 [6/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1813 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1814 [7/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1814 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1815 [8/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1815 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1816 [1/1] (0.80ns)   --->   "%add_ln72_244 = add i12 %add_ln72_218, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 1816 'add' 'add_ln72_244' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln72_93 = zext i12 %add_ln72_244" [src/conv3.cpp:72]   --->   Operation 1817 'zext' 'zext_ln72_93' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 1818 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_70 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_93" [src/conv3.cpp:72]   --->   Operation 1818 'getelementptr' 'input_fm_buffer_addr_70' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 1819 [1/1] (0.79ns)   --->   "%add_ln72_245 = add i11 %add_ln72_220, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 1819 'add' 'add_ln72_245' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln72_173 = sext i11 %add_ln72_245" [src/conv3.cpp:72]   --->   Operation 1820 'sext' 'sext_ln72_173' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln72_94 = zext i12 %sext_ln72_173" [src/conv3.cpp:72]   --->   Operation 1821 'zext' 'zext_ln72_94' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 1822 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_71 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_94" [src/conv3.cpp:72]   --->   Operation 1822 'getelementptr' 'input_fm_buffer_addr_71' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 1823 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_68 = load i12 %input_fm_buffer_addr_68" [src/conv3.cpp:72]   --->   Operation 1823 'load' 'input_fm_buffer_load_68' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_36 : Operation 1824 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_69 = load i12 %input_fm_buffer_addr_69" [src/conv3.cpp:72]   --->   Operation 1824 'load' 'input_fm_buffer_load_69' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_36 : Operation 1825 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_70 = load i12 %input_fm_buffer_addr_70" [src/conv3.cpp:72]   --->   Operation 1825 'load' 'input_fm_buffer_load_70' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_36 : Operation 1826 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_71 = load i12 %input_fm_buffer_addr_71" [src/conv3.cpp:72]   --->   Operation 1826 'load' 'input_fm_buffer_load_71' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1827 [1/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:72]   --->   Operation 1827 'fadd' 'add57_5' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1828 [1/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln72_24, i32 %input_fm_buffer_load_24" [src/conv3.cpp:72]   --->   Operation 1828 'fmul' 'mul_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1829 [2/3] (7.01ns)   --->   "%mul50_1_0_3 = fmul i32 %bitcast_ln72_25, i32 %input_fm_buffer_load_25" [src/conv3.cpp:72]   --->   Operation 1829 'fmul' 'mul50_1_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1830 [1/1] (0.00ns)   --->   "%bitcast_ln72_26 = bitcast i32 %gmem_addr_28_read" [src/conv3.cpp:72]   --->   Operation 1830 'bitcast' 'bitcast_ln72_26' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : [1/1] (1.31ns)   --->   Input mux for Operation 1831 '%mul50_2_0_3 = fmul i32 %bitcast_ln72_26, i32 %input_fm_buffer_load_26'
ST_37 : Operation 1831 [3/3] (5.69ns)   --->   "%mul50_2_0_3 = fmul i32 %bitcast_ln72_26, i32 %input_fm_buffer_load_26" [src/conv3.cpp:72]   --->   Operation 1831 'fmul' 'mul50_2_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1832 [1/1] (7.30ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29" [src/conv3.cpp:72]   --->   Operation 1832 'read' 'gmem_addr_29_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1833 [1/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv3.cpp:72]   --->   Operation 1833 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1834 [2/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1834 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1835 [3/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1835 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1836 [4/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1836 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1837 [5/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1837 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1838 [6/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1838 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1839 [7/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1839 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1840 [8/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 1840 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1841 [1/1] (0.78ns)   --->   "%add_ln72_246 = add i10 %mul_ln72_1, i10 %zext_ln72_51" [src/conv3.cpp:72]   --->   Operation 1841 'add' 'add_ln72_246' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln72_95 = zext i10 %add_ln72_246" [src/conv3.cpp:72]   --->   Operation 1842 'zext' 'zext_ln72_95' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : Operation 1843 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_72 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_95" [src/conv3.cpp:72]   --->   Operation 1843 'getelementptr' 'input_fm_buffer_addr_72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : Operation 1844 [1/1] (0.79ns)   --->   "%add_ln72_247 = add i11 %add_ln72_208, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1844 'add' 'add_ln72_247' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln72_96 = zext i11 %add_ln72_247" [src/conv3.cpp:72]   --->   Operation 1845 'zext' 'zext_ln72_96' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : Operation 1846 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_73 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_96" [src/conv3.cpp:72]   --->   Operation 1846 'getelementptr' 'input_fm_buffer_addr_73' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : Operation 1847 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_70 = load i12 %input_fm_buffer_addr_70" [src/conv3.cpp:72]   --->   Operation 1847 'load' 'input_fm_buffer_load_70' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_37 : Operation 1848 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_71 = load i12 %input_fm_buffer_addr_71" [src/conv3.cpp:72]   --->   Operation 1848 'load' 'input_fm_buffer_load_71' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_37 : Operation 1849 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_72 = load i12 %input_fm_buffer_addr_72" [src/conv3.cpp:72]   --->   Operation 1849 'load' 'input_fm_buffer_load_72' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_37 : Operation 1850 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_73 = load i12 %input_fm_buffer_addr_73" [src/conv3.cpp:72]   --->   Operation 1850 'load' 'input_fm_buffer_load_73' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 1851 '%add57_6 = fadd i32 %add57_5, i32 %mul50_6'
ST_38 : Operation 1851 [4/4] (5.11ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:72]   --->   Operation 1851 'fadd' 'add57_6' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1852 [1/3] (7.01ns)   --->   "%mul50_1_0_3 = fmul i32 %bitcast_ln72_25, i32 %input_fm_buffer_load_25" [src/conv3.cpp:72]   --->   Operation 1852 'fmul' 'mul50_1_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1853 [2/3] (7.01ns)   --->   "%mul50_2_0_3 = fmul i32 %bitcast_ln72_26, i32 %input_fm_buffer_load_26" [src/conv3.cpp:72]   --->   Operation 1853 'fmul' 'mul50_2_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1854 [1/1] (0.00ns)   --->   "%bitcast_ln72_27 = bitcast i32 %gmem_addr_29_read" [src/conv3.cpp:72]   --->   Operation 1854 'bitcast' 'bitcast_ln72_27' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 1855 '%mul50_3_0_3 = fmul i32 %bitcast_ln72_27, i32 %input_fm_buffer_load_27'
ST_38 : Operation 1855 [3/3] (5.69ns)   --->   "%mul50_3_0_3 = fmul i32 %bitcast_ln72_27, i32 %input_fm_buffer_load_27" [src/conv3.cpp:72]   --->   Operation 1855 'fmul' 'mul50_3_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1856 [1/1] (7.30ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30" [src/conv3.cpp:72]   --->   Operation 1856 'read' 'gmem_addr_30_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1857 [1/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv3.cpp:72]   --->   Operation 1857 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1858 [2/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1858 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1859 [3/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1859 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1860 [4/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1860 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1861 [5/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1861 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1862 [6/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1862 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1863 [7/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 1863 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1864 [8/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 1864 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1865 [1/1] (0.79ns)   --->   "%add_ln72_248 = add i11 %add_ln72_210, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1865 'add' 'add_ln72_248' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln72_97 = zext i11 %add_ln72_248" [src/conv3.cpp:72]   --->   Operation 1866 'zext' 'zext_ln72_97' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 1867 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_74 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_97" [src/conv3.cpp:72]   --->   Operation 1867 'getelementptr' 'input_fm_buffer_addr_74' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 1868 [1/1] (0.79ns)   --->   "%add_ln72_249 = add i11 %add_ln72_212, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1868 'add' 'add_ln72_249' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1869 [1/1] (0.00ns)   --->   "%zext_ln72_98 = zext i11 %add_ln72_249" [src/conv3.cpp:72]   --->   Operation 1869 'zext' 'zext_ln72_98' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 1870 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_75 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_98" [src/conv3.cpp:72]   --->   Operation 1870 'getelementptr' 'input_fm_buffer_addr_75' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 1871 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_72 = load i12 %input_fm_buffer_addr_72" [src/conv3.cpp:72]   --->   Operation 1871 'load' 'input_fm_buffer_load_72' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_38 : Operation 1872 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_73 = load i12 %input_fm_buffer_addr_73" [src/conv3.cpp:72]   --->   Operation 1872 'load' 'input_fm_buffer_load_73' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_38 : Operation 1873 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_74 = load i12 %input_fm_buffer_addr_74" [src/conv3.cpp:72]   --->   Operation 1873 'load' 'input_fm_buffer_load_74' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_38 : Operation 1874 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_75 = load i12 %input_fm_buffer_addr_75" [src/conv3.cpp:72]   --->   Operation 1874 'load' 'input_fm_buffer_load_75' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 1875 [3/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:72]   --->   Operation 1875 'fadd' 'add57_6' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1876 [1/3] (7.01ns)   --->   "%mul50_2_0_3 = fmul i32 %bitcast_ln72_26, i32 %input_fm_buffer_load_26" [src/conv3.cpp:72]   --->   Operation 1876 'fmul' 'mul50_2_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1877 [2/3] (7.01ns)   --->   "%mul50_3_0_3 = fmul i32 %bitcast_ln72_27, i32 %input_fm_buffer_load_27" [src/conv3.cpp:72]   --->   Operation 1877 'fmul' 'mul50_3_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1878 [1/1] (0.00ns)   --->   "%bitcast_ln72_28 = bitcast i32 %gmem_addr_30_read" [src/conv3.cpp:72]   --->   Operation 1878 'bitcast' 'bitcast_ln72_28' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_39 : [1/1] (1.31ns)   --->   Input mux for Operation 1879 '%mul50_4_0_3 = fmul i32 %bitcast_ln72_28, i32 %input_fm_buffer_load_28'
ST_39 : Operation 1879 [3/3] (5.69ns)   --->   "%mul50_4_0_3 = fmul i32 %bitcast_ln72_28, i32 %input_fm_buffer_load_28" [src/conv3.cpp:72]   --->   Operation 1879 'fmul' 'mul50_4_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1880 [1/1] (7.30ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31" [src/conv3.cpp:72]   --->   Operation 1880 'read' 'gmem_addr_31_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1881 [1/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv3.cpp:72]   --->   Operation 1881 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1882 [2/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1882 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1883 [3/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1883 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1884 [4/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1884 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1885 [5/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1885 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1886 [6/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 1886 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1887 [7/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 1887 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1888 [8/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 1888 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1889 [1/1] (0.80ns)   --->   "%add_ln72_250 = add i12 %add_ln72_214, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 1889 'add' 'add_ln72_250' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln72_99 = zext i12 %add_ln72_250" [src/conv3.cpp:72]   --->   Operation 1890 'zext' 'zext_ln72_99' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_39 : Operation 1891 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_76 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_99" [src/conv3.cpp:72]   --->   Operation 1891 'getelementptr' 'input_fm_buffer_addr_76' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_39 : Operation 1892 [1/1] (0.80ns)   --->   "%add_ln72_251 = add i12 %add_ln72_216, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 1892 'add' 'add_ln72_251' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1893 [1/1] (0.00ns)   --->   "%zext_ln72_100 = zext i12 %add_ln72_251" [src/conv3.cpp:72]   --->   Operation 1893 'zext' 'zext_ln72_100' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_39 : Operation 1894 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_77 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_100" [src/conv3.cpp:72]   --->   Operation 1894 'getelementptr' 'input_fm_buffer_addr_77' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_39 : Operation 1895 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_74 = load i12 %input_fm_buffer_addr_74" [src/conv3.cpp:72]   --->   Operation 1895 'load' 'input_fm_buffer_load_74' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_39 : Operation 1896 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_75 = load i12 %input_fm_buffer_addr_75" [src/conv3.cpp:72]   --->   Operation 1896 'load' 'input_fm_buffer_load_75' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_39 : Operation 1897 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_76 = load i12 %input_fm_buffer_addr_76" [src/conv3.cpp:72]   --->   Operation 1897 'load' 'input_fm_buffer_load_76' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_39 : Operation 1898 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_77 = load i12 %input_fm_buffer_addr_77" [src/conv3.cpp:72]   --->   Operation 1898 'load' 'input_fm_buffer_load_77' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 1899 [2/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:72]   --->   Operation 1899 'fadd' 'add57_6' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1900 [1/3] (7.01ns)   --->   "%mul50_3_0_3 = fmul i32 %bitcast_ln72_27, i32 %input_fm_buffer_load_27" [src/conv3.cpp:72]   --->   Operation 1900 'fmul' 'mul50_3_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1901 [2/3] (7.01ns)   --->   "%mul50_4_0_3 = fmul i32 %bitcast_ln72_28, i32 %input_fm_buffer_load_28" [src/conv3.cpp:72]   --->   Operation 1901 'fmul' 'mul50_4_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1902 [1/1] (0.00ns)   --->   "%bitcast_ln72_29 = bitcast i32 %gmem_addr_31_read" [src/conv3.cpp:72]   --->   Operation 1902 'bitcast' 'bitcast_ln72_29' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_40 : [1/1] (1.31ns)   --->   Input mux for Operation 1903 '%mul50_5_0_3 = fmul i32 %bitcast_ln72_29, i32 %input_fm_buffer_load_29'
ST_40 : Operation 1903 [3/3] (5.69ns)   --->   "%mul50_5_0_3 = fmul i32 %bitcast_ln72_29, i32 %input_fm_buffer_load_29" [src/conv3.cpp:72]   --->   Operation 1903 'fmul' 'mul50_5_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1904 [1/1] (7.30ns)   --->   "%gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32" [src/conv3.cpp:72]   --->   Operation 1904 'read' 'gmem_addr_32_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1905 [1/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv3.cpp:72]   --->   Operation 1905 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1906 [2/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1906 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1907 [3/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1907 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1908 [4/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1908 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1909 [5/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 1909 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1910 [6/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 1910 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1911 [7/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 1911 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1912 [8/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 1912 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1913 [1/1] (0.80ns)   --->   "%add_ln72_252 = add i12 %add_ln72_218, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 1913 'add' 'add_ln72_252' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln72_101 = zext i12 %add_ln72_252" [src/conv3.cpp:72]   --->   Operation 1914 'zext' 'zext_ln72_101' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_40 : Operation 1915 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_78 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_101" [src/conv3.cpp:72]   --->   Operation 1915 'getelementptr' 'input_fm_buffer_addr_78' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_40 : Operation 1916 [1/1] (0.79ns)   --->   "%add_ln72_253 = add i11 %add_ln72_220, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 1916 'add' 'add_ln72_253' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln72_174 = sext i11 %add_ln72_253" [src/conv3.cpp:72]   --->   Operation 1917 'sext' 'sext_ln72_174' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_40 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln72_102 = zext i12 %sext_ln72_174" [src/conv3.cpp:72]   --->   Operation 1918 'zext' 'zext_ln72_102' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_40 : Operation 1919 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_79 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_102" [src/conv3.cpp:72]   --->   Operation 1919 'getelementptr' 'input_fm_buffer_addr_79' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_40 : Operation 1920 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_76 = load i12 %input_fm_buffer_addr_76" [src/conv3.cpp:72]   --->   Operation 1920 'load' 'input_fm_buffer_load_76' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_40 : Operation 1921 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_77 = load i12 %input_fm_buffer_addr_77" [src/conv3.cpp:72]   --->   Operation 1921 'load' 'input_fm_buffer_load_77' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_40 : Operation 1922 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_78 = load i12 %input_fm_buffer_addr_78" [src/conv3.cpp:72]   --->   Operation 1922 'load' 'input_fm_buffer_load_78' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_40 : Operation 1923 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_79 = load i12 %input_fm_buffer_addr_79" [src/conv3.cpp:72]   --->   Operation 1923 'load' 'input_fm_buffer_load_79' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 1924 [1/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:72]   --->   Operation 1924 'fadd' 'add57_6' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1925 [1/3] (7.01ns)   --->   "%mul50_4_0_3 = fmul i32 %bitcast_ln72_28, i32 %input_fm_buffer_load_28" [src/conv3.cpp:72]   --->   Operation 1925 'fmul' 'mul50_4_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1926 [2/3] (7.01ns)   --->   "%mul50_5_0_3 = fmul i32 %bitcast_ln72_29, i32 %input_fm_buffer_load_29" [src/conv3.cpp:72]   --->   Operation 1926 'fmul' 'mul50_5_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1927 [1/1] (0.00ns)   --->   "%bitcast_ln72_30 = bitcast i32 %gmem_addr_32_read" [src/conv3.cpp:72]   --->   Operation 1927 'bitcast' 'bitcast_ln72_30' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : [1/1] (1.31ns)   --->   Input mux for Operation 1928 '%mul50_6_0_3 = fmul i32 %bitcast_ln72_30, i32 %input_fm_buffer_load_30'
ST_41 : Operation 1928 [3/3] (5.69ns)   --->   "%mul50_6_0_3 = fmul i32 %bitcast_ln72_30, i32 %input_fm_buffer_load_30" [src/conv3.cpp:72]   --->   Operation 1928 'fmul' 'mul50_6_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1929 [1/1] (7.30ns)   --->   "%gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33" [src/conv3.cpp:72]   --->   Operation 1929 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1930 [1/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv3.cpp:72]   --->   Operation 1930 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1931 [2/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1931 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1932 [3/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1932 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1933 [4/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 1933 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1934 [5/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 1934 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1935 [6/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 1935 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1936 [7/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 1936 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1937 [8/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 1937 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1938 [1/1] (1.08ns)   --->   "%empty_69 = add i64 %empty_61, i64 20"   --->   Operation 1938 'add' 'empty_69' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln63_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 1939 'partselect' 'trunc_ln63_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : Operation 1940 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_78 = load i12 %input_fm_buffer_addr_78" [src/conv3.cpp:72]   --->   Operation 1940 'load' 'input_fm_buffer_load_78' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_41 : Operation 1941 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_79 = load i12 %input_fm_buffer_addr_79" [src/conv3.cpp:72]   --->   Operation 1941 'load' 'input_fm_buffer_load_79' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_41 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln72_105 = zext i10 %mul_ln72_2" [src/conv3.cpp:72]   --->   Operation 1942 'zext' 'zext_ln72_105' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : Operation 1943 [1/1] (0.78ns)   --->   "%add_ln72_254 = add i10 %mul_ln72_2, i10 %zext_ln72_7" [src/conv3.cpp:72]   --->   Operation 1943 'add' 'add_ln72_254' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln72_106 = zext i10 %add_ln72_254" [src/conv3.cpp:72]   --->   Operation 1944 'zext' 'zext_ln72_106' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : Operation 1945 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_80 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_106" [src/conv3.cpp:72]   --->   Operation 1945 'getelementptr' 'input_fm_buffer_addr_80' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : Operation 1946 [1/1] (0.78ns)   --->   "%add_ln72_255 = add i11 %zext_ln72_105, i11 441" [src/conv3.cpp:72]   --->   Operation 1946 'add' 'add_ln72_255' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1947 [1/1] (0.79ns)   --->   "%add_ln72_256 = add i11 %add_ln72_255, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1947 'add' 'add_ln72_256' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln72_107 = zext i11 %add_ln72_256" [src/conv3.cpp:72]   --->   Operation 1948 'zext' 'zext_ln72_107' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : Operation 1949 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_81 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_107" [src/conv3.cpp:72]   --->   Operation 1949 'getelementptr' 'input_fm_buffer_addr_81' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : Operation 1950 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_80 = load i12 %input_fm_buffer_addr_80" [src/conv3.cpp:72]   --->   Operation 1950 'load' 'input_fm_buffer_load_80' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_41 : Operation 1951 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_81 = load i12 %input_fm_buffer_addr_81" [src/conv3.cpp:72]   --->   Operation 1951 'load' 'input_fm_buffer_load_81' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : [1/1] (1.31ns)   --->   Input mux for Operation 1952 '%add57_7 = fadd i32 %add57_6, i32 %mul50_7'
ST_42 : Operation 1952 [4/4] (5.11ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:72]   --->   Operation 1952 'fadd' 'add57_7' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1953 [1/3] (7.01ns)   --->   "%mul50_5_0_3 = fmul i32 %bitcast_ln72_29, i32 %input_fm_buffer_load_29" [src/conv3.cpp:72]   --->   Operation 1953 'fmul' 'mul50_5_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1954 [2/3] (7.01ns)   --->   "%mul50_6_0_3 = fmul i32 %bitcast_ln72_30, i32 %input_fm_buffer_load_30" [src/conv3.cpp:72]   --->   Operation 1954 'fmul' 'mul50_6_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1955 [1/1] (0.00ns)   --->   "%bitcast_ln72_31 = bitcast i32 %gmem_addr_33_read" [src/conv3.cpp:72]   --->   Operation 1955 'bitcast' 'bitcast_ln72_31' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : [1/1] (1.31ns)   --->   Input mux for Operation 1956 '%mul50_7_0_3 = fmul i32 %bitcast_ln72_31, i32 %input_fm_buffer_load_31'
ST_42 : Operation 1956 [3/3] (5.69ns)   --->   "%mul50_7_0_3 = fmul i32 %bitcast_ln72_31, i32 %input_fm_buffer_load_31" [src/conv3.cpp:72]   --->   Operation 1956 'fmul' 'mul50_7_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1957 [1/1] (7.30ns)   --->   "%gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34" [src/conv3.cpp:72]   --->   Operation 1957 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1958 [1/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv3.cpp:72]   --->   Operation 1958 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1959 [2/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1959 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1960 [3/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 1960 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1961 [4/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 1961 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1962 [5/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 1962 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1963 [6/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 1963 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1964 [7/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 1964 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1965 [1/1] (1.08ns)   --->   "%empty_68 = add i64 %empty_60, i64 20"   --->   Operation 1965 'add' 'empty_68' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i62 %trunc_ln63_8" [src/conv3.cpp:63]   --->   Operation 1966 'sext' 'sext_ln63_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 1967 [1/1] (0.00ns)   --->   "%trunc_ln63_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_68, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 1967 'partselect' 'trunc_ln63_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 1968 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32 %gmem, i64 %sext_ln63_8" [src/conv3.cpp:72]   --->   Operation 1968 'getelementptr' 'gmem_addr_42' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 1969 [8/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 1969 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1970 [1/1] (0.79ns)   --->   "%add_ln72_257 = add i11 %zext_ln72_105, i11 882" [src/conv3.cpp:72]   --->   Operation 1970 'add' 'add_ln72_257' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1971 [1/1] (0.79ns)   --->   "%add_ln72_258 = add i11 %add_ln72_257, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1971 'add' 'add_ln72_258' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln72_108 = zext i11 %add_ln72_258" [src/conv3.cpp:72]   --->   Operation 1972 'zext' 'zext_ln72_108' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 1973 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_82 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_108" [src/conv3.cpp:72]   --->   Operation 1973 'getelementptr' 'input_fm_buffer_addr_82' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 1974 [1/1] (0.79ns)   --->   "%add_ln72_259 = add i11 %zext_ln72_105, i11 1323" [src/conv3.cpp:72]   --->   Operation 1974 'add' 'add_ln72_259' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1975 [1/1] (0.79ns)   --->   "%add_ln72_260 = add i11 %add_ln72_259, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 1975 'add' 'add_ln72_260' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln72_109 = zext i11 %add_ln72_260" [src/conv3.cpp:72]   --->   Operation 1976 'zext' 'zext_ln72_109' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 1977 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_83 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_109" [src/conv3.cpp:72]   --->   Operation 1977 'getelementptr' 'input_fm_buffer_addr_83' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 1978 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_80 = load i12 %input_fm_buffer_addr_80" [src/conv3.cpp:72]   --->   Operation 1978 'load' 'input_fm_buffer_load_80' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_42 : Operation 1979 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_81 = load i12 %input_fm_buffer_addr_81" [src/conv3.cpp:72]   --->   Operation 1979 'load' 'input_fm_buffer_load_81' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_42 : Operation 1980 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_82 = load i12 %input_fm_buffer_addr_82" [src/conv3.cpp:72]   --->   Operation 1980 'load' 'input_fm_buffer_load_82' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_42 : Operation 1981 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_83 = load i12 %input_fm_buffer_addr_83" [src/conv3.cpp:72]   --->   Operation 1981 'load' 'input_fm_buffer_load_83' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 1982 [3/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:72]   --->   Operation 1982 'fadd' 'add57_7' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1983 [1/3] (7.01ns)   --->   "%mul50_6_0_3 = fmul i32 %bitcast_ln72_30, i32 %input_fm_buffer_load_30" [src/conv3.cpp:72]   --->   Operation 1983 'fmul' 'mul50_6_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1984 [2/3] (7.01ns)   --->   "%mul50_7_0_3 = fmul i32 %bitcast_ln72_31, i32 %input_fm_buffer_load_31" [src/conv3.cpp:72]   --->   Operation 1984 'fmul' 'mul50_7_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1985 [1/1] (0.00ns)   --->   "%bitcast_ln72_32 = bitcast i32 %gmem_addr_34_read" [src/conv3.cpp:72]   --->   Operation 1985 'bitcast' 'bitcast_ln72_32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : [1/1] (1.31ns)   --->   Input mux for Operation 1986 '%mul_0_4 = fmul i32 %bitcast_ln72_32, i32 %input_fm_buffer_load_32'
ST_43 : Operation 1986 [3/3] (5.69ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln72_32, i32 %input_fm_buffer_load_32" [src/conv3.cpp:72]   --->   Operation 1986 'fmul' 'mul_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1987 [1/1] (7.30ns)   --->   "%gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35" [src/conv3.cpp:72]   --->   Operation 1987 'read' 'gmem_addr_35_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1988 [1/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv3.cpp:72]   --->   Operation 1988 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1989 [2/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 1989 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1990 [3/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 1990 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1991 [4/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 1991 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1992 [5/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 1992 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1993 [6/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 1993 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1994 [1/1] (1.08ns)   --->   "%empty_67 = add i64 %empty_59, i64 20"   --->   Operation 1994 'add' 'empty_67' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln63_9 = sext i62 %trunc_ln63_9" [src/conv3.cpp:63]   --->   Operation 1995 'sext' 'sext_ln63_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln63_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_67, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 1996 'partselect' 'trunc_ln63_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 1997 [7/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 1997 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1998 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32 %gmem, i64 %sext_ln63_9" [src/conv3.cpp:72]   --->   Operation 1998 'getelementptr' 'gmem_addr_43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 1999 [8/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 1999 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln72_104 = zext i10 %mul_ln72_2" [src/conv3.cpp:72]   --->   Operation 2000 'zext' 'zext_ln72_104' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 2001 [1/1] (0.80ns)   --->   "%add_ln72_261 = add i12 %zext_ln72_104, i12 1764" [src/conv3.cpp:72]   --->   Operation 2001 'add' 'add_ln72_261' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2002 [1/1] (0.80ns)   --->   "%add_ln72_262 = add i12 %add_ln72_261, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 2002 'add' 'add_ln72_262' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln72_110 = zext i12 %add_ln72_262" [src/conv3.cpp:72]   --->   Operation 2003 'zext' 'zext_ln72_110' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 2004 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_84 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_110" [src/conv3.cpp:72]   --->   Operation 2004 'getelementptr' 'input_fm_buffer_addr_84' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 2005 [1/1] (0.80ns)   --->   "%add_ln72_263 = add i12 %zext_ln72_104, i12 2205" [src/conv3.cpp:72]   --->   Operation 2005 'add' 'add_ln72_263' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2006 [1/1] (0.80ns)   --->   "%add_ln72_264 = add i12 %add_ln72_263, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 2006 'add' 'add_ln72_264' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln72_111 = zext i12 %add_ln72_264" [src/conv3.cpp:72]   --->   Operation 2007 'zext' 'zext_ln72_111' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 2008 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_85 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_111" [src/conv3.cpp:72]   --->   Operation 2008 'getelementptr' 'input_fm_buffer_addr_85' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_43 : Operation 2009 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_82 = load i12 %input_fm_buffer_addr_82" [src/conv3.cpp:72]   --->   Operation 2009 'load' 'input_fm_buffer_load_82' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_43 : Operation 2010 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_83 = load i12 %input_fm_buffer_addr_83" [src/conv3.cpp:72]   --->   Operation 2010 'load' 'input_fm_buffer_load_83' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_43 : Operation 2011 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_84 = load i12 %input_fm_buffer_addr_84" [src/conv3.cpp:72]   --->   Operation 2011 'load' 'input_fm_buffer_load_84' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_43 : Operation 2012 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_85 = load i12 %input_fm_buffer_addr_85" [src/conv3.cpp:72]   --->   Operation 2012 'load' 'input_fm_buffer_load_85' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 2013 [2/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:72]   --->   Operation 2013 'fadd' 'add57_7' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2014 [1/3] (7.01ns)   --->   "%mul50_7_0_3 = fmul i32 %bitcast_ln72_31, i32 %input_fm_buffer_load_31" [src/conv3.cpp:72]   --->   Operation 2014 'fmul' 'mul50_7_0_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2015 [2/3] (7.01ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln72_32, i32 %input_fm_buffer_load_32" [src/conv3.cpp:72]   --->   Operation 2015 'fmul' 'mul_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2016 [1/1] (0.00ns)   --->   "%bitcast_ln72_33 = bitcast i32 %gmem_addr_35_read" [src/conv3.cpp:72]   --->   Operation 2016 'bitcast' 'bitcast_ln72_33' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : [1/1] (1.31ns)   --->   Input mux for Operation 2017 '%mul50_1_0_4 = fmul i32 %bitcast_ln72_33, i32 %input_fm_buffer_load_33'
ST_44 : Operation 2017 [3/3] (5.69ns)   --->   "%mul50_1_0_4 = fmul i32 %bitcast_ln72_33, i32 %input_fm_buffer_load_33" [src/conv3.cpp:72]   --->   Operation 2017 'fmul' 'mul50_1_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2018 [1/1] (7.30ns)   --->   "%gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36" [src/conv3.cpp:72]   --->   Operation 2018 'read' 'gmem_addr_36_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2019 [1/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv3.cpp:72]   --->   Operation 2019 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2020 [2/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 2020 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2021 [3/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 2021 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2022 [4/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 2022 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2023 [5/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 2023 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2024 [1/1] (1.08ns)   --->   "%empty_66 = add i64 %empty_58, i64 20"   --->   Operation 2024 'add' 'empty_66' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln63_10 = sext i62 %trunc_ln63_s" [src/conv3.cpp:63]   --->   Operation 2025 'sext' 'sext_ln63_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln63_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_66, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 2026 'partselect' 'trunc_ln63_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2027 [6/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 2027 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2028 [7/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 2028 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2029 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32 %gmem, i64 %sext_ln63_10" [src/conv3.cpp:72]   --->   Operation 2029 'getelementptr' 'gmem_addr_44' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2030 [8/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2030 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 2031 [1/1] (0.80ns)   --->   "%add_ln72_265 = add i12 %zext_ln72_104, i12 2646" [src/conv3.cpp:72]   --->   Operation 2031 'add' 'add_ln72_265' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2032 [1/1] (0.80ns)   --->   "%add_ln72_266 = add i12 %add_ln72_265, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 2032 'add' 'add_ln72_266' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln72_112 = zext i12 %add_ln72_266" [src/conv3.cpp:72]   --->   Operation 2033 'zext' 'zext_ln72_112' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2034 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_86 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_112" [src/conv3.cpp:72]   --->   Operation 2034 'getelementptr' 'input_fm_buffer_addr_86' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2035 [1/1] (0.79ns)   --->   "%add_ln72_267 = add i11 %zext_ln72_105, i11 1039" [src/conv3.cpp:72]   --->   Operation 2035 'add' 'add_ln72_267' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2036 [1/1] (0.79ns)   --->   "%add_ln72_268 = add i11 %add_ln72_267, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 2036 'add' 'add_ln72_268' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln72_175 = sext i11 %add_ln72_268" [src/conv3.cpp:72]   --->   Operation 2037 'sext' 'sext_ln72_175' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln72_113 = zext i12 %sext_ln72_175" [src/conv3.cpp:72]   --->   Operation 2038 'zext' 'zext_ln72_113' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2039 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_87 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_113" [src/conv3.cpp:72]   --->   Operation 2039 'getelementptr' 'input_fm_buffer_addr_87' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_44 : Operation 2040 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_84 = load i12 %input_fm_buffer_addr_84" [src/conv3.cpp:72]   --->   Operation 2040 'load' 'input_fm_buffer_load_84' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_44 : Operation 2041 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_85 = load i12 %input_fm_buffer_addr_85" [src/conv3.cpp:72]   --->   Operation 2041 'load' 'input_fm_buffer_load_85' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_44 : Operation 2042 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_86 = load i12 %input_fm_buffer_addr_86" [src/conv3.cpp:72]   --->   Operation 2042 'load' 'input_fm_buffer_load_86' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_44 : Operation 2043 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_87 = load i12 %input_fm_buffer_addr_87" [src/conv3.cpp:72]   --->   Operation 2043 'load' 'input_fm_buffer_load_87' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 2044 [1/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:72]   --->   Operation 2044 'fadd' 'add57_7' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2045 [1/3] (7.01ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln72_32, i32 %input_fm_buffer_load_32" [src/conv3.cpp:72]   --->   Operation 2045 'fmul' 'mul_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2046 [2/3] (7.01ns)   --->   "%mul50_1_0_4 = fmul i32 %bitcast_ln72_33, i32 %input_fm_buffer_load_33" [src/conv3.cpp:72]   --->   Operation 2046 'fmul' 'mul50_1_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2047 [1/1] (0.00ns)   --->   "%bitcast_ln72_34 = bitcast i32 %gmem_addr_36_read" [src/conv3.cpp:72]   --->   Operation 2047 'bitcast' 'bitcast_ln72_34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : [1/1] (1.31ns)   --->   Input mux for Operation 2048 '%mul50_2_0_4 = fmul i32 %bitcast_ln72_34, i32 %input_fm_buffer_load_34'
ST_45 : Operation 2048 [3/3] (5.69ns)   --->   "%mul50_2_0_4 = fmul i32 %bitcast_ln72_34, i32 %input_fm_buffer_load_34" [src/conv3.cpp:72]   --->   Operation 2048 'fmul' 'mul50_2_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2049 [1/1] (7.30ns)   --->   "%gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37" [src/conv3.cpp:72]   --->   Operation 2049 'read' 'gmem_addr_37_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2050 [1/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv3.cpp:72]   --->   Operation 2050 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2051 [2/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 2051 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2052 [3/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 2052 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2053 [4/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 2053 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2054 [1/1] (1.08ns)   --->   "%empty_65 = add i64 %empty_57, i64 20"   --->   Operation 2054 'add' 'empty_65' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln63_11 = sext i62 %trunc_ln63_10" [src/conv3.cpp:63]   --->   Operation 2055 'sext' 'sext_ln63_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln63_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_65, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 2056 'partselect' 'trunc_ln63_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : Operation 2057 [5/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 2057 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2058 [6/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 2058 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2059 [7/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2059 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2060 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32 %gmem, i64 %sext_ln63_11" [src/conv3.cpp:72]   --->   Operation 2060 'getelementptr' 'gmem_addr_45' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : Operation 2061 [8/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2061 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 2062 [1/1] (0.78ns)   --->   "%add_ln72_269 = add i10 %mul_ln72_2, i10 %zext_ln72_18" [src/conv3.cpp:72]   --->   Operation 2062 'add' 'add_ln72_269' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln72_114 = zext i10 %add_ln72_269" [src/conv3.cpp:72]   --->   Operation 2063 'zext' 'zext_ln72_114' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : Operation 2064 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_88 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_114" [src/conv3.cpp:72]   --->   Operation 2064 'getelementptr' 'input_fm_buffer_addr_88' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : Operation 2065 [1/1] (0.79ns)   --->   "%add_ln72_270 = add i11 %add_ln72_255, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2065 'add' 'add_ln72_270' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln72_115 = zext i11 %add_ln72_270" [src/conv3.cpp:72]   --->   Operation 2066 'zext' 'zext_ln72_115' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : Operation 2067 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_89 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_115" [src/conv3.cpp:72]   --->   Operation 2067 'getelementptr' 'input_fm_buffer_addr_89' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_45 : Operation 2068 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_86 = load i12 %input_fm_buffer_addr_86" [src/conv3.cpp:72]   --->   Operation 2068 'load' 'input_fm_buffer_load_86' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_45 : Operation 2069 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_87 = load i12 %input_fm_buffer_addr_87" [src/conv3.cpp:72]   --->   Operation 2069 'load' 'input_fm_buffer_load_87' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_45 : Operation 2070 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_88 = load i12 %input_fm_buffer_addr_88" [src/conv3.cpp:72]   --->   Operation 2070 'load' 'input_fm_buffer_load_88' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_45 : Operation 2071 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_89 = load i12 %input_fm_buffer_addr_89" [src/conv3.cpp:72]   --->   Operation 2071 'load' 'input_fm_buffer_load_89' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : [1/1] (1.31ns)   --->   Input mux for Operation 2072 '%add_0_1 = fadd i32 %add57_7, i32 %mul_0_1'
ST_46 : Operation 2072 [4/4] (5.11ns)   --->   "%add_0_1 = fadd i32 %add57_7, i32 %mul_0_1" [src/conv3.cpp:72]   --->   Operation 2072 'fadd' 'add_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2073 [1/3] (7.01ns)   --->   "%mul50_1_0_4 = fmul i32 %bitcast_ln72_33, i32 %input_fm_buffer_load_33" [src/conv3.cpp:72]   --->   Operation 2073 'fmul' 'mul50_1_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2074 [2/3] (7.01ns)   --->   "%mul50_2_0_4 = fmul i32 %bitcast_ln72_34, i32 %input_fm_buffer_load_34" [src/conv3.cpp:72]   --->   Operation 2074 'fmul' 'mul50_2_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2075 [1/1] (0.00ns)   --->   "%bitcast_ln72_35 = bitcast i32 %gmem_addr_37_read" [src/conv3.cpp:72]   --->   Operation 2075 'bitcast' 'bitcast_ln72_35' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : [1/1] (1.31ns)   --->   Input mux for Operation 2076 '%mul50_3_0_4 = fmul i32 %bitcast_ln72_35, i32 %input_fm_buffer_load_35'
ST_46 : Operation 2076 [3/3] (5.69ns)   --->   "%mul50_3_0_4 = fmul i32 %bitcast_ln72_35, i32 %input_fm_buffer_load_35" [src/conv3.cpp:72]   --->   Operation 2076 'fmul' 'mul50_3_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2077 [1/1] (7.30ns)   --->   "%gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38" [src/conv3.cpp:72]   --->   Operation 2077 'read' 'gmem_addr_38_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2078 [1/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv3.cpp:72]   --->   Operation 2078 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2079 [2/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 2079 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2080 [3/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 2080 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2081 [1/1] (1.08ns)   --->   "%empty_64 = add i64 %empty_56, i64 20"   --->   Operation 2081 'add' 'empty_64' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln63_12 = sext i62 %trunc_ln63_11" [src/conv3.cpp:63]   --->   Operation 2082 'sext' 'sext_ln63_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln63_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_64, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 2083 'partselect' 'trunc_ln63_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 2084 [4/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 2084 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2085 [5/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 2085 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2086 [6/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2086 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2087 [7/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2087 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2088 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32 %gmem, i64 %sext_ln63_12" [src/conv3.cpp:72]   --->   Operation 2088 'getelementptr' 'gmem_addr_46' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 2089 [8/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2089 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 2090 [1/1] (0.79ns)   --->   "%add_ln72_271 = add i11 %add_ln72_257, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2090 'add' 'add_ln72_271' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2091 [1/1] (0.00ns)   --->   "%zext_ln72_116 = zext i11 %add_ln72_271" [src/conv3.cpp:72]   --->   Operation 2091 'zext' 'zext_ln72_116' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 2092 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_90 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_116" [src/conv3.cpp:72]   --->   Operation 2092 'getelementptr' 'input_fm_buffer_addr_90' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 2093 [1/1] (0.79ns)   --->   "%add_ln72_272 = add i11 %add_ln72_259, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2093 'add' 'add_ln72_272' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln72_117 = zext i11 %add_ln72_272" [src/conv3.cpp:72]   --->   Operation 2094 'zext' 'zext_ln72_117' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 2095 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_91 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_117" [src/conv3.cpp:72]   --->   Operation 2095 'getelementptr' 'input_fm_buffer_addr_91' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 2096 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_88 = load i12 %input_fm_buffer_addr_88" [src/conv3.cpp:72]   --->   Operation 2096 'load' 'input_fm_buffer_load_88' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_46 : Operation 2097 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_89 = load i12 %input_fm_buffer_addr_89" [src/conv3.cpp:72]   --->   Operation 2097 'load' 'input_fm_buffer_load_89' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_46 : Operation 2098 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_90 = load i12 %input_fm_buffer_addr_90" [src/conv3.cpp:72]   --->   Operation 2098 'load' 'input_fm_buffer_load_90' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_46 : Operation 2099 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_91 = load i12 %input_fm_buffer_addr_91" [src/conv3.cpp:72]   --->   Operation 2099 'load' 'input_fm_buffer_load_91' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 2100 [3/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add57_7, i32 %mul_0_1" [src/conv3.cpp:72]   --->   Operation 2100 'fadd' 'add_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2101 [1/3] (7.01ns)   --->   "%mul50_2_0_4 = fmul i32 %bitcast_ln72_34, i32 %input_fm_buffer_load_34" [src/conv3.cpp:72]   --->   Operation 2101 'fmul' 'mul50_2_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2102 [2/3] (7.01ns)   --->   "%mul50_3_0_4 = fmul i32 %bitcast_ln72_35, i32 %input_fm_buffer_load_35" [src/conv3.cpp:72]   --->   Operation 2102 'fmul' 'mul50_3_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2103 [1/1] (0.00ns)   --->   "%bitcast_ln72_36 = bitcast i32 %gmem_addr_38_read" [src/conv3.cpp:72]   --->   Operation 2103 'bitcast' 'bitcast_ln72_36' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : [1/1] (1.31ns)   --->   Input mux for Operation 2104 '%mul50_4_0_4 = fmul i32 %bitcast_ln72_36, i32 %input_fm_buffer_load_36'
ST_47 : Operation 2104 [3/3] (5.69ns)   --->   "%mul50_4_0_4 = fmul i32 %bitcast_ln72_36, i32 %input_fm_buffer_load_36" [src/conv3.cpp:72]   --->   Operation 2104 'fmul' 'mul50_4_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2105 [1/1] (7.30ns)   --->   "%gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39" [src/conv3.cpp:72]   --->   Operation 2105 'read' 'gmem_addr_39_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2106 [1/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv3.cpp:72]   --->   Operation 2106 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2107 [2/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 2107 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2108 [1/1] (1.08ns)   --->   "%empty_63 = add i64 %empty_55, i64 20"   --->   Operation 2108 'add' 'empty_63' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln63_13 = sext i62 %trunc_ln63_12" [src/conv3.cpp:63]   --->   Operation 2109 'sext' 'sext_ln63_13' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln63_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_63, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 2110 'partselect' 'trunc_ln63_13' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : Operation 2111 [3/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 2111 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2112 [4/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 2112 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2113 [5/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2113 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2114 [6/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2114 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2115 [7/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2115 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2116 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32 %gmem, i64 %sext_ln63_13" [src/conv3.cpp:72]   --->   Operation 2116 'getelementptr' 'gmem_addr_47' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : Operation 2117 [8/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2117 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2118 [1/1] (0.80ns)   --->   "%add_ln72_273 = add i12 %add_ln72_261, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 2118 'add' 'add_ln72_273' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln72_118 = zext i12 %add_ln72_273" [src/conv3.cpp:72]   --->   Operation 2119 'zext' 'zext_ln72_118' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : Operation 2120 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_92 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_118" [src/conv3.cpp:72]   --->   Operation 2120 'getelementptr' 'input_fm_buffer_addr_92' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : Operation 2121 [1/1] (0.80ns)   --->   "%add_ln72_274 = add i12 %add_ln72_263, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 2121 'add' 'add_ln72_274' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2122 [1/1] (0.00ns)   --->   "%zext_ln72_119 = zext i12 %add_ln72_274" [src/conv3.cpp:72]   --->   Operation 2122 'zext' 'zext_ln72_119' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : Operation 2123 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_93 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_119" [src/conv3.cpp:72]   --->   Operation 2123 'getelementptr' 'input_fm_buffer_addr_93' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_47 : Operation 2124 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_90 = load i12 %input_fm_buffer_addr_90" [src/conv3.cpp:72]   --->   Operation 2124 'load' 'input_fm_buffer_load_90' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_47 : Operation 2125 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_91 = load i12 %input_fm_buffer_addr_91" [src/conv3.cpp:72]   --->   Operation 2125 'load' 'input_fm_buffer_load_91' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_47 : Operation 2126 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_92 = load i12 %input_fm_buffer_addr_92" [src/conv3.cpp:72]   --->   Operation 2126 'load' 'input_fm_buffer_load_92' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_47 : Operation 2127 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_93 = load i12 %input_fm_buffer_addr_93" [src/conv3.cpp:72]   --->   Operation 2127 'load' 'input_fm_buffer_load_93' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 2128 [2/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add57_7, i32 %mul_0_1" [src/conv3.cpp:72]   --->   Operation 2128 'fadd' 'add_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2129 [1/3] (7.01ns)   --->   "%mul50_3_0_4 = fmul i32 %bitcast_ln72_35, i32 %input_fm_buffer_load_35" [src/conv3.cpp:72]   --->   Operation 2129 'fmul' 'mul50_3_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2130 [2/3] (7.01ns)   --->   "%mul50_4_0_4 = fmul i32 %bitcast_ln72_36, i32 %input_fm_buffer_load_36" [src/conv3.cpp:72]   --->   Operation 2130 'fmul' 'mul50_4_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2131 [1/1] (0.00ns)   --->   "%bitcast_ln72_37 = bitcast i32 %gmem_addr_39_read" [src/conv3.cpp:72]   --->   Operation 2131 'bitcast' 'bitcast_ln72_37' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : [1/1] (1.31ns)   --->   Input mux for Operation 2132 '%mul50_5_0_4 = fmul i32 %bitcast_ln72_37, i32 %input_fm_buffer_load_37'
ST_48 : Operation 2132 [3/3] (5.69ns)   --->   "%mul50_5_0_4 = fmul i32 %bitcast_ln72_37, i32 %input_fm_buffer_load_37" [src/conv3.cpp:72]   --->   Operation 2132 'fmul' 'mul50_5_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2133 [1/1] (7.30ns)   --->   "%gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40" [src/conv3.cpp:72]   --->   Operation 2133 'read' 'gmem_addr_40_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2134 [1/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv3.cpp:72]   --->   Operation 2134 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2135 [1/1] (1.08ns)   --->   "%empty_62 = add i64 %empty_54, i64 20"   --->   Operation 2135 'add' 'empty_62' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln63_14 = sext i62 %trunc_ln63_13" [src/conv3.cpp:63]   --->   Operation 2136 'sext' 'sext_ln63_14' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2137 [1/1] (0.00ns)   --->   "%trunc_ln63_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_62, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 2137 'partselect' 'trunc_ln63_14' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2138 [2/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 2138 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2139 [3/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 2139 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2140 [4/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2140 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2141 [5/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2141 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2142 [6/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2142 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2143 [7/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2143 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2144 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32 %gmem, i64 %sext_ln63_14" [src/conv3.cpp:72]   --->   Operation 2144 'getelementptr' 'gmem_addr_48' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2145 [8/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2145 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 2146 [1/1] (0.80ns)   --->   "%add_ln72_275 = add i12 %add_ln72_265, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 2146 'add' 'add_ln72_275' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln72_120 = zext i12 %add_ln72_275" [src/conv3.cpp:72]   --->   Operation 2147 'zext' 'zext_ln72_120' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2148 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_94 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_120" [src/conv3.cpp:72]   --->   Operation 2148 'getelementptr' 'input_fm_buffer_addr_94' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2149 [1/1] (0.79ns)   --->   "%add_ln72_276 = add i11 %add_ln72_267, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2149 'add' 'add_ln72_276' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln72_176 = sext i11 %add_ln72_276" [src/conv3.cpp:72]   --->   Operation 2150 'sext' 'sext_ln72_176' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln72_121 = zext i12 %sext_ln72_176" [src/conv3.cpp:72]   --->   Operation 2151 'zext' 'zext_ln72_121' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2152 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_95 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_121" [src/conv3.cpp:72]   --->   Operation 2152 'getelementptr' 'input_fm_buffer_addr_95' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 2153 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_92 = load i12 %input_fm_buffer_addr_92" [src/conv3.cpp:72]   --->   Operation 2153 'load' 'input_fm_buffer_load_92' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_48 : Operation 2154 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_93 = load i12 %input_fm_buffer_addr_93" [src/conv3.cpp:72]   --->   Operation 2154 'load' 'input_fm_buffer_load_93' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_48 : Operation 2155 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_94 = load i12 %input_fm_buffer_addr_94" [src/conv3.cpp:72]   --->   Operation 2155 'load' 'input_fm_buffer_load_94' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_48 : Operation 2156 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_95 = load i12 %input_fm_buffer_addr_95" [src/conv3.cpp:72]   --->   Operation 2156 'load' 'input_fm_buffer_load_95' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 2157 [1/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add57_7, i32 %mul_0_1" [src/conv3.cpp:72]   --->   Operation 2157 'fadd' 'add_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2158 [1/3] (7.01ns)   --->   "%mul50_4_0_4 = fmul i32 %bitcast_ln72_36, i32 %input_fm_buffer_load_36" [src/conv3.cpp:72]   --->   Operation 2158 'fmul' 'mul50_4_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2159 [2/3] (7.01ns)   --->   "%mul50_5_0_4 = fmul i32 %bitcast_ln72_37, i32 %input_fm_buffer_load_37" [src/conv3.cpp:72]   --->   Operation 2159 'fmul' 'mul50_5_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2160 [1/1] (0.00ns)   --->   "%bitcast_ln72_38 = bitcast i32 %gmem_addr_40_read" [src/conv3.cpp:72]   --->   Operation 2160 'bitcast' 'bitcast_ln72_38' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : [1/1] (1.31ns)   --->   Input mux for Operation 2161 '%mul50_6_0_4 = fmul i32 %bitcast_ln72_38, i32 %input_fm_buffer_load_38'
ST_49 : Operation 2161 [3/3] (5.69ns)   --->   "%mul50_6_0_4 = fmul i32 %bitcast_ln72_38, i32 %input_fm_buffer_load_38" [src/conv3.cpp:72]   --->   Operation 2161 'fmul' 'mul50_6_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2162 [1/1] (7.30ns)   --->   "%gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41" [src/conv3.cpp:72]   --->   Operation 2162 'read' 'gmem_addr_41_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln63_47 = sext i62 %trunc_ln63_8" [src/conv3.cpp:63]   --->   Operation 2163 'sext' 'sext_ln63_47' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln63_15 = sext i62 %trunc_ln63_14" [src/conv3.cpp:63]   --->   Operation 2164 'sext' 'sext_ln63_15' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2165 [1/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv3.cpp:72]   --->   Operation 2165 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2166 [2/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 2166 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2167 [3/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2167 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2168 [4/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2168 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2169 [5/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2169 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2170 [6/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2170 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2171 [7/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2171 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2172 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i32 %gmem, i64 %sext_ln63_15" [src/conv3.cpp:72]   --->   Operation 2172 'getelementptr' 'gmem_addr_49' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2173 [8/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2173 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 2174 [1/1] (1.08ns)   --->   "%add_ln72_32 = add i63 %sext_ln63_47, i63 1" [src/conv3.cpp:72]   --->   Operation 2174 'add' 'add_ln72_32' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln72_34 = sext i63 %add_ln72_32" [src/conv3.cpp:72]   --->   Operation 2175 'sext' 'sext_ln72_34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2176 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i32 %gmem, i64 %sext_ln72_34" [src/conv3.cpp:72]   --->   Operation 2176 'getelementptr' 'gmem_addr_50' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2177 [1/1] (0.78ns)   --->   "%add_ln72_277 = add i10 %mul_ln72_2, i10 %zext_ln72_29" [src/conv3.cpp:72]   --->   Operation 2177 'add' 'add_ln72_277' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln72_122 = zext i10 %add_ln72_277" [src/conv3.cpp:72]   --->   Operation 2178 'zext' 'zext_ln72_122' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2179 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_96 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_122" [src/conv3.cpp:72]   --->   Operation 2179 'getelementptr' 'input_fm_buffer_addr_96' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2180 [1/1] (0.79ns)   --->   "%add_ln72_278 = add i11 %add_ln72_255, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2180 'add' 'add_ln72_278' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2181 [1/1] (0.00ns)   --->   "%zext_ln72_123 = zext i11 %add_ln72_278" [src/conv3.cpp:72]   --->   Operation 2181 'zext' 'zext_ln72_123' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2182 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_97 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_123" [src/conv3.cpp:72]   --->   Operation 2182 'getelementptr' 'input_fm_buffer_addr_97' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_49 : Operation 2183 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_94 = load i12 %input_fm_buffer_addr_94" [src/conv3.cpp:72]   --->   Operation 2183 'load' 'input_fm_buffer_load_94' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_49 : Operation 2184 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_95 = load i12 %input_fm_buffer_addr_95" [src/conv3.cpp:72]   --->   Operation 2184 'load' 'input_fm_buffer_load_95' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_49 : Operation 2185 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_96 = load i12 %input_fm_buffer_addr_96" [src/conv3.cpp:72]   --->   Operation 2185 'load' 'input_fm_buffer_load_96' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_49 : Operation 2186 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_97 = load i12 %input_fm_buffer_addr_97" [src/conv3.cpp:72]   --->   Operation 2186 'load' 'input_fm_buffer_load_97' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : [1/1] (1.31ns)   --->   Input mux for Operation 2187 '%add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1'
ST_50 : Operation 2187 [4/4] (5.11ns)   --->   "%add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1" [src/conv3.cpp:72]   --->   Operation 2187 'fadd' 'add57_1_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2188 [1/3] (7.01ns)   --->   "%mul50_5_0_4 = fmul i32 %bitcast_ln72_37, i32 %input_fm_buffer_load_37" [src/conv3.cpp:72]   --->   Operation 2188 'fmul' 'mul50_5_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2189 [2/3] (7.01ns)   --->   "%mul50_6_0_4 = fmul i32 %bitcast_ln72_38, i32 %input_fm_buffer_load_38" [src/conv3.cpp:72]   --->   Operation 2189 'fmul' 'mul50_6_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2190 [1/1] (0.00ns)   --->   "%bitcast_ln72_39 = bitcast i32 %gmem_addr_41_read" [src/conv3.cpp:72]   --->   Operation 2190 'bitcast' 'bitcast_ln72_39' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : [1/1] (1.31ns)   --->   Input mux for Operation 2191 '%mul50_7_0_4 = fmul i32 %bitcast_ln72_39, i32 %input_fm_buffer_load_39'
ST_50 : Operation 2191 [3/3] (5.69ns)   --->   "%mul50_7_0_4 = fmul i32 %bitcast_ln72_39, i32 %input_fm_buffer_load_39" [src/conv3.cpp:72]   --->   Operation 2191 'fmul' 'mul50_7_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln63_48 = sext i62 %trunc_ln63_9" [src/conv3.cpp:63]   --->   Operation 2192 'sext' 'sext_ln63_48' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 2193 [1/1] (7.30ns)   --->   "%gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42" [src/conv3.cpp:72]   --->   Operation 2193 'read' 'gmem_addr_42_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2194 [1/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv3.cpp:72]   --->   Operation 2194 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2195 [2/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2195 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2196 [3/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2196 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2197 [4/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2197 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2198 [5/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2198 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2199 [6/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2199 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2200 [7/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2200 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2201 [8/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2201 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 2202 [1/1] (1.08ns)   --->   "%add_ln72_33 = add i63 %sext_ln63_48, i63 1" [src/conv3.cpp:72]   --->   Operation 2202 'add' 'add_ln72_33' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln72_35 = sext i63 %add_ln72_33" [src/conv3.cpp:72]   --->   Operation 2203 'sext' 'sext_ln72_35' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 2204 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i32 %gmem, i64 %sext_ln72_35" [src/conv3.cpp:72]   --->   Operation 2204 'getelementptr' 'gmem_addr_51' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 2205 [1/1] (0.79ns)   --->   "%add_ln72_279 = add i11 %add_ln72_257, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2205 'add' 'add_ln72_279' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2206 [1/1] (0.00ns)   --->   "%zext_ln72_124 = zext i11 %add_ln72_279" [src/conv3.cpp:72]   --->   Operation 2206 'zext' 'zext_ln72_124' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 2207 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_98 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_124" [src/conv3.cpp:72]   --->   Operation 2207 'getelementptr' 'input_fm_buffer_addr_98' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 2208 [1/1] (0.79ns)   --->   "%add_ln72_280 = add i11 %add_ln72_259, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2208 'add' 'add_ln72_280' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln72_125 = zext i11 %add_ln72_280" [src/conv3.cpp:72]   --->   Operation 2209 'zext' 'zext_ln72_125' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 2210 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_99 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_125" [src/conv3.cpp:72]   --->   Operation 2210 'getelementptr' 'input_fm_buffer_addr_99' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 2211 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_96 = load i12 %input_fm_buffer_addr_96" [src/conv3.cpp:72]   --->   Operation 2211 'load' 'input_fm_buffer_load_96' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_50 : Operation 2212 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_97 = load i12 %input_fm_buffer_addr_97" [src/conv3.cpp:72]   --->   Operation 2212 'load' 'input_fm_buffer_load_97' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_50 : Operation 2213 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_98 = load i12 %input_fm_buffer_addr_98" [src/conv3.cpp:72]   --->   Operation 2213 'load' 'input_fm_buffer_load_98' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_50 : Operation 2214 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_99 = load i12 %input_fm_buffer_addr_99" [src/conv3.cpp:72]   --->   Operation 2214 'load' 'input_fm_buffer_load_99' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 2215 [3/4] (6.43ns)   --->   "%add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1" [src/conv3.cpp:72]   --->   Operation 2215 'fadd' 'add57_1_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2216 [1/3] (7.01ns)   --->   "%mul50_6_0_4 = fmul i32 %bitcast_ln72_38, i32 %input_fm_buffer_load_38" [src/conv3.cpp:72]   --->   Operation 2216 'fmul' 'mul50_6_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2217 [2/3] (7.01ns)   --->   "%mul50_7_0_4 = fmul i32 %bitcast_ln72_39, i32 %input_fm_buffer_load_39" [src/conv3.cpp:72]   --->   Operation 2217 'fmul' 'mul50_7_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln63_49 = sext i62 %trunc_ln63_s" [src/conv3.cpp:63]   --->   Operation 2218 'sext' 'sext_ln63_49' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : Operation 2219 [1/1] (0.00ns)   --->   "%bitcast_ln72_40 = bitcast i32 %gmem_addr_42_read" [src/conv3.cpp:72]   --->   Operation 2219 'bitcast' 'bitcast_ln72_40' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : [1/1] (1.31ns)   --->   Input mux for Operation 2220 '%mul_1 = fmul i32 %bitcast_ln72_40, i32 %input_fm_buffer_load_40'
ST_51 : Operation 2220 [3/3] (5.69ns)   --->   "%mul_1 = fmul i32 %bitcast_ln72_40, i32 %input_fm_buffer_load_40" [src/conv3.cpp:72]   --->   Operation 2220 'fmul' 'mul_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2221 [1/1] (7.30ns)   --->   "%gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43" [src/conv3.cpp:72]   --->   Operation 2221 'read' 'gmem_addr_43_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2222 [1/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv3.cpp:72]   --->   Operation 2222 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2223 [2/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2223 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2224 [3/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2224 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2225 [4/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2225 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2226 [5/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2226 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2227 [6/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2227 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2228 [7/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2228 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2229 [8/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2229 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 2230 [1/1] (1.08ns)   --->   "%add_ln72_34 = add i63 %sext_ln63_49, i63 1" [src/conv3.cpp:72]   --->   Operation 2230 'add' 'add_ln72_34' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln72_36 = sext i63 %add_ln72_34" [src/conv3.cpp:72]   --->   Operation 2231 'sext' 'sext_ln72_36' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : Operation 2232 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i32 %gmem, i64 %sext_ln72_36" [src/conv3.cpp:72]   --->   Operation 2232 'getelementptr' 'gmem_addr_52' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : Operation 2233 [1/1] (0.80ns)   --->   "%add_ln72_281 = add i12 %add_ln72_261, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 2233 'add' 'add_ln72_281' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln72_126 = zext i12 %add_ln72_281" [src/conv3.cpp:72]   --->   Operation 2234 'zext' 'zext_ln72_126' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : Operation 2235 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_100 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_126" [src/conv3.cpp:72]   --->   Operation 2235 'getelementptr' 'input_fm_buffer_addr_100' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : Operation 2236 [1/1] (0.80ns)   --->   "%add_ln72_282 = add i12 %add_ln72_263, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 2236 'add' 'add_ln72_282' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln72_127 = zext i12 %add_ln72_282" [src/conv3.cpp:72]   --->   Operation 2237 'zext' 'zext_ln72_127' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : Operation 2238 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_101 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_127" [src/conv3.cpp:72]   --->   Operation 2238 'getelementptr' 'input_fm_buffer_addr_101' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_51 : Operation 2239 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_98 = load i12 %input_fm_buffer_addr_98" [src/conv3.cpp:72]   --->   Operation 2239 'load' 'input_fm_buffer_load_98' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_51 : Operation 2240 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_99 = load i12 %input_fm_buffer_addr_99" [src/conv3.cpp:72]   --->   Operation 2240 'load' 'input_fm_buffer_load_99' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_51 : Operation 2241 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_100 = load i12 %input_fm_buffer_addr_100" [src/conv3.cpp:72]   --->   Operation 2241 'load' 'input_fm_buffer_load_100' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_51 : Operation 2242 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_101 = load i12 %input_fm_buffer_addr_101" [src/conv3.cpp:72]   --->   Operation 2242 'load' 'input_fm_buffer_load_101' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 2243 [2/4] (6.43ns)   --->   "%add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1" [src/conv3.cpp:72]   --->   Operation 2243 'fadd' 'add57_1_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2244 [1/3] (7.01ns)   --->   "%mul50_7_0_4 = fmul i32 %bitcast_ln72_39, i32 %input_fm_buffer_load_39" [src/conv3.cpp:72]   --->   Operation 2244 'fmul' 'mul50_7_0_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln63_50 = sext i62 %trunc_ln63_10" [src/conv3.cpp:63]   --->   Operation 2245 'sext' 'sext_ln63_50' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2246 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln72_40, i32 %input_fm_buffer_load_40" [src/conv3.cpp:72]   --->   Operation 2246 'fmul' 'mul_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2247 [1/1] (0.00ns)   --->   "%bitcast_ln72_41 = bitcast i32 %gmem_addr_43_read" [src/conv3.cpp:72]   --->   Operation 2247 'bitcast' 'bitcast_ln72_41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : [1/1] (1.31ns)   --->   Input mux for Operation 2248 '%mul50_1_1 = fmul i32 %bitcast_ln72_41, i32 %input_fm_buffer_load_41'
ST_52 : Operation 2248 [3/3] (5.69ns)   --->   "%mul50_1_1 = fmul i32 %bitcast_ln72_41, i32 %input_fm_buffer_load_41" [src/conv3.cpp:72]   --->   Operation 2248 'fmul' 'mul50_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2249 [1/1] (7.30ns)   --->   "%gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44" [src/conv3.cpp:72]   --->   Operation 2249 'read' 'gmem_addr_44_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2250 [1/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv3.cpp:72]   --->   Operation 2250 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2251 [2/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2251 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2252 [3/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2252 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2253 [4/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2253 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2254 [5/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2254 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2255 [6/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2255 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2256 [7/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2256 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2257 [8/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2257 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2258 [1/1] (1.08ns)   --->   "%add_ln72_35 = add i63 %sext_ln63_50, i63 1" [src/conv3.cpp:72]   --->   Operation 2258 'add' 'add_ln72_35' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln72_37 = sext i63 %add_ln72_35" [src/conv3.cpp:72]   --->   Operation 2259 'sext' 'sext_ln72_37' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2260 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i32 %gmem, i64 %sext_ln72_37" [src/conv3.cpp:72]   --->   Operation 2260 'getelementptr' 'gmem_addr_53' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2261 [1/1] (0.80ns)   --->   "%add_ln72_283 = add i12 %add_ln72_265, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 2261 'add' 'add_ln72_283' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln72_128 = zext i12 %add_ln72_283" [src/conv3.cpp:72]   --->   Operation 2262 'zext' 'zext_ln72_128' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2263 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_102 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_128" [src/conv3.cpp:72]   --->   Operation 2263 'getelementptr' 'input_fm_buffer_addr_102' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2264 [1/1] (0.79ns)   --->   "%add_ln72_284 = add i11 %add_ln72_267, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2264 'add' 'add_ln72_284' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln72_177 = sext i11 %add_ln72_284" [src/conv3.cpp:72]   --->   Operation 2265 'sext' 'sext_ln72_177' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln72_129 = zext i12 %sext_ln72_177" [src/conv3.cpp:72]   --->   Operation 2266 'zext' 'zext_ln72_129' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2267 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_103 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_129" [src/conv3.cpp:72]   --->   Operation 2267 'getelementptr' 'input_fm_buffer_addr_103' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_52 : Operation 2268 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_100 = load i12 %input_fm_buffer_addr_100" [src/conv3.cpp:72]   --->   Operation 2268 'load' 'input_fm_buffer_load_100' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_52 : Operation 2269 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_101 = load i12 %input_fm_buffer_addr_101" [src/conv3.cpp:72]   --->   Operation 2269 'load' 'input_fm_buffer_load_101' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_52 : Operation 2270 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_102 = load i12 %input_fm_buffer_addr_102" [src/conv3.cpp:72]   --->   Operation 2270 'load' 'input_fm_buffer_load_102' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_52 : Operation 2271 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_103 = load i12 %input_fm_buffer_addr_103" [src/conv3.cpp:72]   --->   Operation 2271 'load' 'input_fm_buffer_load_103' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 2272 [1/4] (6.43ns)   --->   "%add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1" [src/conv3.cpp:72]   --->   Operation 2272 'fadd' 'add57_1_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln63_51 = sext i62 %trunc_ln63_11" [src/conv3.cpp:63]   --->   Operation 2273 'sext' 'sext_ln63_51' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : Operation 2274 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln72_40, i32 %input_fm_buffer_load_40" [src/conv3.cpp:72]   --->   Operation 2274 'fmul' 'mul_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2275 [2/3] (7.01ns)   --->   "%mul50_1_1 = fmul i32 %bitcast_ln72_41, i32 %input_fm_buffer_load_41" [src/conv3.cpp:72]   --->   Operation 2275 'fmul' 'mul50_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2276 [1/1] (0.00ns)   --->   "%bitcast_ln72_42 = bitcast i32 %gmem_addr_44_read" [src/conv3.cpp:72]   --->   Operation 2276 'bitcast' 'bitcast_ln72_42' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : [1/1] (1.31ns)   --->   Input mux for Operation 2277 '%mul50_2_1 = fmul i32 %bitcast_ln72_42, i32 %input_fm_buffer_load_42'
ST_53 : Operation 2277 [3/3] (5.69ns)   --->   "%mul50_2_1 = fmul i32 %bitcast_ln72_42, i32 %input_fm_buffer_load_42" [src/conv3.cpp:72]   --->   Operation 2277 'fmul' 'mul50_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2278 [1/1] (7.30ns)   --->   "%gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45" [src/conv3.cpp:72]   --->   Operation 2278 'read' 'gmem_addr_45_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2279 [1/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv3.cpp:72]   --->   Operation 2279 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2280 [2/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2280 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2281 [3/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2281 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2282 [4/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2282 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2283 [5/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2283 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2284 [6/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2284 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2285 [7/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2285 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2286 [8/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2286 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2287 [1/1] (1.08ns)   --->   "%add_ln72_36 = add i63 %sext_ln63_51, i63 1" [src/conv3.cpp:72]   --->   Operation 2287 'add' 'add_ln72_36' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln72_38 = sext i63 %add_ln72_36" [src/conv3.cpp:72]   --->   Operation 2288 'sext' 'sext_ln72_38' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : Operation 2289 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i32 %gmem, i64 %sext_ln72_38" [src/conv3.cpp:72]   --->   Operation 2289 'getelementptr' 'gmem_addr_54' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : Operation 2290 [1/1] (0.78ns)   --->   "%add_ln72_285 = add i10 %mul_ln72_2, i10 %zext_ln72_40" [src/conv3.cpp:72]   --->   Operation 2290 'add' 'add_ln72_285' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln72_130 = zext i10 %add_ln72_285" [src/conv3.cpp:72]   --->   Operation 2291 'zext' 'zext_ln72_130' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : Operation 2292 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_104 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_130" [src/conv3.cpp:72]   --->   Operation 2292 'getelementptr' 'input_fm_buffer_addr_104' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : Operation 2293 [1/1] (0.79ns)   --->   "%add_ln72_286 = add i11 %add_ln72_255, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2293 'add' 'add_ln72_286' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln72_131 = zext i11 %add_ln72_286" [src/conv3.cpp:72]   --->   Operation 2294 'zext' 'zext_ln72_131' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : Operation 2295 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_105 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_131" [src/conv3.cpp:72]   --->   Operation 2295 'getelementptr' 'input_fm_buffer_addr_105' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_53 : Operation 2296 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_102 = load i12 %input_fm_buffer_addr_102" [src/conv3.cpp:72]   --->   Operation 2296 'load' 'input_fm_buffer_load_102' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_53 : Operation 2297 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_103 = load i12 %input_fm_buffer_addr_103" [src/conv3.cpp:72]   --->   Operation 2297 'load' 'input_fm_buffer_load_103' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_53 : Operation 2298 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_104 = load i12 %input_fm_buffer_addr_104" [src/conv3.cpp:72]   --->   Operation 2298 'load' 'input_fm_buffer_load_104' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_53 : Operation 2299 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_105 = load i12 %input_fm_buffer_addr_105" [src/conv3.cpp:72]   --->   Operation 2299 'load' 'input_fm_buffer_load_105' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : [1/1] (1.31ns)   --->   Input mux for Operation 2300 '%add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1'
ST_54 : Operation 2300 [4/4] (5.11ns)   --->   "%add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1" [src/conv3.cpp:72]   --->   Operation 2300 'fadd' 'add57_2_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln63_52 = sext i62 %trunc_ln63_12" [src/conv3.cpp:63]   --->   Operation 2301 'sext' 'sext_ln63_52' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : Operation 2302 [1/3] (7.01ns)   --->   "%mul50_1_1 = fmul i32 %bitcast_ln72_41, i32 %input_fm_buffer_load_41" [src/conv3.cpp:72]   --->   Operation 2302 'fmul' 'mul50_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2303 [2/3] (7.01ns)   --->   "%mul50_2_1 = fmul i32 %bitcast_ln72_42, i32 %input_fm_buffer_load_42" [src/conv3.cpp:72]   --->   Operation 2303 'fmul' 'mul50_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2304 [1/1] (0.00ns)   --->   "%bitcast_ln72_43 = bitcast i32 %gmem_addr_45_read" [src/conv3.cpp:72]   --->   Operation 2304 'bitcast' 'bitcast_ln72_43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : [1/1] (1.31ns)   --->   Input mux for Operation 2305 '%mul50_3_1 = fmul i32 %bitcast_ln72_43, i32 %input_fm_buffer_load_43'
ST_54 : Operation 2305 [3/3] (5.69ns)   --->   "%mul50_3_1 = fmul i32 %bitcast_ln72_43, i32 %input_fm_buffer_load_43" [src/conv3.cpp:72]   --->   Operation 2305 'fmul' 'mul50_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2306 [1/1] (7.30ns)   --->   "%gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46" [src/conv3.cpp:72]   --->   Operation 2306 'read' 'gmem_addr_46_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2307 [1/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv3.cpp:72]   --->   Operation 2307 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2308 [2/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2308 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2309 [3/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2309 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2310 [4/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2310 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2311 [5/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2311 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2312 [6/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2312 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2313 [7/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2313 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2314 [8/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2314 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2315 [1/1] (1.08ns)   --->   "%add_ln72_37 = add i63 %sext_ln63_52, i63 1" [src/conv3.cpp:72]   --->   Operation 2315 'add' 'add_ln72_37' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln72_39 = sext i63 %add_ln72_37" [src/conv3.cpp:72]   --->   Operation 2316 'sext' 'sext_ln72_39' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : Operation 2317 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i32 %gmem, i64 %sext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2317 'getelementptr' 'gmem_addr_55' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : Operation 2318 [1/1] (0.79ns)   --->   "%add_ln72_287 = add i11 %add_ln72_257, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2318 'add' 'add_ln72_287' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln72_132 = zext i11 %add_ln72_287" [src/conv3.cpp:72]   --->   Operation 2319 'zext' 'zext_ln72_132' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : Operation 2320 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_106 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_132" [src/conv3.cpp:72]   --->   Operation 2320 'getelementptr' 'input_fm_buffer_addr_106' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : Operation 2321 [1/1] (0.79ns)   --->   "%add_ln72_288 = add i11 %add_ln72_259, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2321 'add' 'add_ln72_288' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln72_133 = zext i11 %add_ln72_288" [src/conv3.cpp:72]   --->   Operation 2322 'zext' 'zext_ln72_133' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : Operation 2323 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_107 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_133" [src/conv3.cpp:72]   --->   Operation 2323 'getelementptr' 'input_fm_buffer_addr_107' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_54 : Operation 2324 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_104 = load i12 %input_fm_buffer_addr_104" [src/conv3.cpp:72]   --->   Operation 2324 'load' 'input_fm_buffer_load_104' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_54 : Operation 2325 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_105 = load i12 %input_fm_buffer_addr_105" [src/conv3.cpp:72]   --->   Operation 2325 'load' 'input_fm_buffer_load_105' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_54 : Operation 2326 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_106 = load i12 %input_fm_buffer_addr_106" [src/conv3.cpp:72]   --->   Operation 2326 'load' 'input_fm_buffer_load_106' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_54 : Operation 2327 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_107 = load i12 %input_fm_buffer_addr_107" [src/conv3.cpp:72]   --->   Operation 2327 'load' 'input_fm_buffer_load_107' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 2328 [3/4] (6.43ns)   --->   "%add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1" [src/conv3.cpp:72]   --->   Operation 2328 'fadd' 'add57_2_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln63_53 = sext i62 %trunc_ln63_13" [src/conv3.cpp:63]   --->   Operation 2329 'sext' 'sext_ln63_53' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : Operation 2330 [1/3] (7.01ns)   --->   "%mul50_2_1 = fmul i32 %bitcast_ln72_42, i32 %input_fm_buffer_load_42" [src/conv3.cpp:72]   --->   Operation 2330 'fmul' 'mul50_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2331 [2/3] (7.01ns)   --->   "%mul50_3_1 = fmul i32 %bitcast_ln72_43, i32 %input_fm_buffer_load_43" [src/conv3.cpp:72]   --->   Operation 2331 'fmul' 'mul50_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2332 [1/1] (0.00ns)   --->   "%bitcast_ln72_44 = bitcast i32 %gmem_addr_46_read" [src/conv3.cpp:72]   --->   Operation 2332 'bitcast' 'bitcast_ln72_44' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : [1/1] (1.31ns)   --->   Input mux for Operation 2333 '%mul50_4_1 = fmul i32 %bitcast_ln72_44, i32 %input_fm_buffer_load_44'
ST_55 : Operation 2333 [3/3] (5.69ns)   --->   "%mul50_4_1 = fmul i32 %bitcast_ln72_44, i32 %input_fm_buffer_load_44" [src/conv3.cpp:72]   --->   Operation 2333 'fmul' 'mul50_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2334 [1/1] (7.30ns)   --->   "%gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47" [src/conv3.cpp:72]   --->   Operation 2334 'read' 'gmem_addr_47_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2335 [1/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv3.cpp:72]   --->   Operation 2335 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2336 [2/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2336 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2337 [3/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2337 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2338 [4/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2338 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2339 [5/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2339 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2340 [6/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2340 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2341 [7/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2341 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2342 [8/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2342 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2343 [1/1] (1.08ns)   --->   "%add_ln72_38 = add i63 %sext_ln63_53, i63 1" [src/conv3.cpp:72]   --->   Operation 2343 'add' 'add_ln72_38' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln72_40 = sext i63 %add_ln72_38" [src/conv3.cpp:72]   --->   Operation 2344 'sext' 'sext_ln72_40' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : Operation 2345 [1/1] (0.00ns)   --->   "%gmem_addr_56 = getelementptr i32 %gmem, i64 %sext_ln72_40" [src/conv3.cpp:72]   --->   Operation 2345 'getelementptr' 'gmem_addr_56' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : Operation 2346 [1/1] (0.80ns)   --->   "%add_ln72_289 = add i12 %add_ln72_261, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 2346 'add' 'add_ln72_289' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2347 [1/1] (0.00ns)   --->   "%zext_ln72_134 = zext i12 %add_ln72_289" [src/conv3.cpp:72]   --->   Operation 2347 'zext' 'zext_ln72_134' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : Operation 2348 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_108 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_134" [src/conv3.cpp:72]   --->   Operation 2348 'getelementptr' 'input_fm_buffer_addr_108' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : Operation 2349 [1/1] (0.80ns)   --->   "%add_ln72_290 = add i12 %add_ln72_263, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 2349 'add' 'add_ln72_290' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln72_135 = zext i12 %add_ln72_290" [src/conv3.cpp:72]   --->   Operation 2350 'zext' 'zext_ln72_135' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : Operation 2351 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_109 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_135" [src/conv3.cpp:72]   --->   Operation 2351 'getelementptr' 'input_fm_buffer_addr_109' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_55 : Operation 2352 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_106 = load i12 %input_fm_buffer_addr_106" [src/conv3.cpp:72]   --->   Operation 2352 'load' 'input_fm_buffer_load_106' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_55 : Operation 2353 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_107 = load i12 %input_fm_buffer_addr_107" [src/conv3.cpp:72]   --->   Operation 2353 'load' 'input_fm_buffer_load_107' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_55 : Operation 2354 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_108 = load i12 %input_fm_buffer_addr_108" [src/conv3.cpp:72]   --->   Operation 2354 'load' 'input_fm_buffer_load_108' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_55 : Operation 2355 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_109 = load i12 %input_fm_buffer_addr_109" [src/conv3.cpp:72]   --->   Operation 2355 'load' 'input_fm_buffer_load_109' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 2356 [2/4] (6.43ns)   --->   "%add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1" [src/conv3.cpp:72]   --->   Operation 2356 'fadd' 'add57_2_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln72_33 = sext i62 %trunc_ln63_14" [src/conv3.cpp:72]   --->   Operation 2357 'sext' 'sext_ln72_33' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2358 [1/3] (7.01ns)   --->   "%mul50_3_1 = fmul i32 %bitcast_ln72_43, i32 %input_fm_buffer_load_43" [src/conv3.cpp:72]   --->   Operation 2358 'fmul' 'mul50_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2359 [2/3] (7.01ns)   --->   "%mul50_4_1 = fmul i32 %bitcast_ln72_44, i32 %input_fm_buffer_load_44" [src/conv3.cpp:72]   --->   Operation 2359 'fmul' 'mul50_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2360 [1/1] (0.00ns)   --->   "%bitcast_ln72_45 = bitcast i32 %gmem_addr_47_read" [src/conv3.cpp:72]   --->   Operation 2360 'bitcast' 'bitcast_ln72_45' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : [1/1] (1.31ns)   --->   Input mux for Operation 2361 '%mul50_5_1 = fmul i32 %bitcast_ln72_45, i32 %input_fm_buffer_load_45'
ST_56 : Operation 2361 [3/3] (5.69ns)   --->   "%mul50_5_1 = fmul i32 %bitcast_ln72_45, i32 %input_fm_buffer_load_45" [src/conv3.cpp:72]   --->   Operation 2361 'fmul' 'mul50_5_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2362 [1/1] (7.30ns)   --->   "%gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48" [src/conv3.cpp:72]   --->   Operation 2362 'read' 'gmem_addr_48_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2363 [1/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv3.cpp:72]   --->   Operation 2363 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2364 [2/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2364 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2365 [3/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2365 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2366 [4/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2366 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2367 [5/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2367 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2368 [6/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2368 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2369 [7/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2369 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2370 [8/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2370 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2371 [1/1] (1.08ns)   --->   "%add_ln72_39 = add i63 %sext_ln72_33, i63 1" [src/conv3.cpp:72]   --->   Operation 2371 'add' 'add_ln72_39' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln72_41 = sext i63 %add_ln72_39" [src/conv3.cpp:72]   --->   Operation 2372 'sext' 'sext_ln72_41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2373 [1/1] (0.00ns)   --->   "%gmem_addr_57 = getelementptr i32 %gmem, i64 %sext_ln72_41" [src/conv3.cpp:72]   --->   Operation 2373 'getelementptr' 'gmem_addr_57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2374 [1/1] (0.80ns)   --->   "%add_ln72_291 = add i12 %add_ln72_265, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 2374 'add' 'add_ln72_291' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln72_136 = zext i12 %add_ln72_291" [src/conv3.cpp:72]   --->   Operation 2375 'zext' 'zext_ln72_136' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2376 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_110 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_136" [src/conv3.cpp:72]   --->   Operation 2376 'getelementptr' 'input_fm_buffer_addr_110' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2377 [1/1] (0.79ns)   --->   "%add_ln72_292 = add i11 %add_ln72_267, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2377 'add' 'add_ln72_292' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln72_178 = sext i11 %add_ln72_292" [src/conv3.cpp:72]   --->   Operation 2378 'sext' 'sext_ln72_178' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2379 [1/1] (0.00ns)   --->   "%zext_ln72_137 = zext i12 %sext_ln72_178" [src/conv3.cpp:72]   --->   Operation 2379 'zext' 'zext_ln72_137' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2380 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_111 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_137" [src/conv3.cpp:72]   --->   Operation 2380 'getelementptr' 'input_fm_buffer_addr_111' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_56 : Operation 2381 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_108 = load i12 %input_fm_buffer_addr_108" [src/conv3.cpp:72]   --->   Operation 2381 'load' 'input_fm_buffer_load_108' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_56 : Operation 2382 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_109 = load i12 %input_fm_buffer_addr_109" [src/conv3.cpp:72]   --->   Operation 2382 'load' 'input_fm_buffer_load_109' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_56 : Operation 2383 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_110 = load i12 %input_fm_buffer_addr_110" [src/conv3.cpp:72]   --->   Operation 2383 'load' 'input_fm_buffer_load_110' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_56 : Operation 2384 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_111 = load i12 %input_fm_buffer_addr_111" [src/conv3.cpp:72]   --->   Operation 2384 'load' 'input_fm_buffer_load_111' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 2385 [1/4] (6.43ns)   --->   "%add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1" [src/conv3.cpp:72]   --->   Operation 2385 'fadd' 'add57_2_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2386 [1/3] (7.01ns)   --->   "%mul50_4_1 = fmul i32 %bitcast_ln72_44, i32 %input_fm_buffer_load_44" [src/conv3.cpp:72]   --->   Operation 2386 'fmul' 'mul50_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2387 [2/3] (7.01ns)   --->   "%mul50_5_1 = fmul i32 %bitcast_ln72_45, i32 %input_fm_buffer_load_45" [src/conv3.cpp:72]   --->   Operation 2387 'fmul' 'mul50_5_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2388 [1/1] (0.00ns)   --->   "%bitcast_ln72_46 = bitcast i32 %gmem_addr_48_read" [src/conv3.cpp:72]   --->   Operation 2388 'bitcast' 'bitcast_ln72_46' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_57 : [1/1] (1.31ns)   --->   Input mux for Operation 2389 '%mul50_6_1 = fmul i32 %bitcast_ln72_46, i32 %input_fm_buffer_load_46'
ST_57 : Operation 2389 [3/3] (5.69ns)   --->   "%mul50_6_1 = fmul i32 %bitcast_ln72_46, i32 %input_fm_buffer_load_46" [src/conv3.cpp:72]   --->   Operation 2389 'fmul' 'mul50_6_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2390 [1/1] (7.30ns)   --->   "%gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49" [src/conv3.cpp:72]   --->   Operation 2390 'read' 'gmem_addr_49_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2391 [1/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv3.cpp:72]   --->   Operation 2391 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2392 [2/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2392 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2393 [3/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2393 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2394 [4/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2394 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2395 [5/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2395 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2396 [6/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2396 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2397 [7/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2397 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2398 [8/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2398 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2399 [1/1] (1.08ns)   --->   "%add_ln72_40 = add i63 %sext_ln63_47, i63 2" [src/conv3.cpp:72]   --->   Operation 2399 'add' 'add_ln72_40' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln72_42 = sext i63 %add_ln72_40" [src/conv3.cpp:72]   --->   Operation 2400 'sext' 'sext_ln72_42' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_57 : Operation 2401 [1/1] (0.00ns)   --->   "%gmem_addr_58 = getelementptr i32 %gmem, i64 %sext_ln72_42" [src/conv3.cpp:72]   --->   Operation 2401 'getelementptr' 'gmem_addr_58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_57 : Operation 2402 [1/1] (0.78ns)   --->   "%add_ln72_293 = add i10 %mul_ln72_2, i10 %zext_ln72_51" [src/conv3.cpp:72]   --->   Operation 2402 'add' 'add_ln72_293' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln72_138 = zext i10 %add_ln72_293" [src/conv3.cpp:72]   --->   Operation 2403 'zext' 'zext_ln72_138' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_57 : Operation 2404 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_112 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_138" [src/conv3.cpp:72]   --->   Operation 2404 'getelementptr' 'input_fm_buffer_addr_112' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_57 : Operation 2405 [1/1] (0.79ns)   --->   "%add_ln72_294 = add i11 %add_ln72_255, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2405 'add' 'add_ln72_294' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln72_139 = zext i11 %add_ln72_294" [src/conv3.cpp:72]   --->   Operation 2406 'zext' 'zext_ln72_139' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_57 : Operation 2407 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_113 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_139" [src/conv3.cpp:72]   --->   Operation 2407 'getelementptr' 'input_fm_buffer_addr_113' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_57 : Operation 2408 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_110 = load i12 %input_fm_buffer_addr_110" [src/conv3.cpp:72]   --->   Operation 2408 'load' 'input_fm_buffer_load_110' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_57 : Operation 2409 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_111 = load i12 %input_fm_buffer_addr_111" [src/conv3.cpp:72]   --->   Operation 2409 'load' 'input_fm_buffer_load_111' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_57 : Operation 2410 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_112 = load i12 %input_fm_buffer_addr_112" [src/conv3.cpp:72]   --->   Operation 2410 'load' 'input_fm_buffer_load_112' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_57 : Operation 2411 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_113 = load i12 %input_fm_buffer_addr_113" [src/conv3.cpp:72]   --->   Operation 2411 'load' 'input_fm_buffer_load_113' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : [1/1] (1.31ns)   --->   Input mux for Operation 2412 '%add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1'
ST_58 : Operation 2412 [4/4] (5.11ns)   --->   "%add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1" [src/conv3.cpp:72]   --->   Operation 2412 'fadd' 'add57_3_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2413 [1/3] (7.01ns)   --->   "%mul50_5_1 = fmul i32 %bitcast_ln72_45, i32 %input_fm_buffer_load_45" [src/conv3.cpp:72]   --->   Operation 2413 'fmul' 'mul50_5_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2414 [2/3] (7.01ns)   --->   "%mul50_6_1 = fmul i32 %bitcast_ln72_46, i32 %input_fm_buffer_load_46" [src/conv3.cpp:72]   --->   Operation 2414 'fmul' 'mul50_6_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2415 [1/1] (0.00ns)   --->   "%bitcast_ln72_47 = bitcast i32 %gmem_addr_49_read" [src/conv3.cpp:72]   --->   Operation 2415 'bitcast' 'bitcast_ln72_47' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_58 : [1/1] (1.31ns)   --->   Input mux for Operation 2416 '%mul50_7_1 = fmul i32 %bitcast_ln72_47, i32 %input_fm_buffer_load_47'
ST_58 : Operation 2416 [3/3] (5.69ns)   --->   "%mul50_7_1 = fmul i32 %bitcast_ln72_47, i32 %input_fm_buffer_load_47" [src/conv3.cpp:72]   --->   Operation 2416 'fmul' 'mul50_7_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2417 [1/1] (7.30ns)   --->   "%gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50" [src/conv3.cpp:72]   --->   Operation 2417 'read' 'gmem_addr_50_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2418 [1/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv3.cpp:72]   --->   Operation 2418 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2419 [2/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2419 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2420 [3/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2420 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2421 [4/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2421 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2422 [5/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2422 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2423 [6/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2423 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2424 [7/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2424 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2425 [8/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2425 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2426 [1/1] (1.08ns)   --->   "%add_ln72_41 = add i63 %sext_ln63_48, i63 2" [src/conv3.cpp:72]   --->   Operation 2426 'add' 'add_ln72_41' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln72_43 = sext i63 %add_ln72_41" [src/conv3.cpp:72]   --->   Operation 2427 'sext' 'sext_ln72_43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_58 : Operation 2428 [1/1] (0.00ns)   --->   "%gmem_addr_59 = getelementptr i32 %gmem, i64 %sext_ln72_43" [src/conv3.cpp:72]   --->   Operation 2428 'getelementptr' 'gmem_addr_59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_58 : Operation 2429 [1/1] (0.79ns)   --->   "%add_ln72_295 = add i11 %add_ln72_257, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2429 'add' 'add_ln72_295' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln72_140 = zext i11 %add_ln72_295" [src/conv3.cpp:72]   --->   Operation 2430 'zext' 'zext_ln72_140' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_58 : Operation 2431 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_114 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_140" [src/conv3.cpp:72]   --->   Operation 2431 'getelementptr' 'input_fm_buffer_addr_114' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_58 : Operation 2432 [1/1] (0.79ns)   --->   "%add_ln72_296 = add i11 %add_ln72_259, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2432 'add' 'add_ln72_296' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln72_141 = zext i11 %add_ln72_296" [src/conv3.cpp:72]   --->   Operation 2433 'zext' 'zext_ln72_141' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_58 : Operation 2434 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_115 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_141" [src/conv3.cpp:72]   --->   Operation 2434 'getelementptr' 'input_fm_buffer_addr_115' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_58 : Operation 2435 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_112 = load i12 %input_fm_buffer_addr_112" [src/conv3.cpp:72]   --->   Operation 2435 'load' 'input_fm_buffer_load_112' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_58 : Operation 2436 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_113 = load i12 %input_fm_buffer_addr_113" [src/conv3.cpp:72]   --->   Operation 2436 'load' 'input_fm_buffer_load_113' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_58 : Operation 2437 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_114 = load i12 %input_fm_buffer_addr_114" [src/conv3.cpp:72]   --->   Operation 2437 'load' 'input_fm_buffer_load_114' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_58 : Operation 2438 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_115 = load i12 %input_fm_buffer_addr_115" [src/conv3.cpp:72]   --->   Operation 2438 'load' 'input_fm_buffer_load_115' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 2439 [3/4] (6.43ns)   --->   "%add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1" [src/conv3.cpp:72]   --->   Operation 2439 'fadd' 'add57_3_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2440 [1/3] (7.01ns)   --->   "%mul50_6_1 = fmul i32 %bitcast_ln72_46, i32 %input_fm_buffer_load_46" [src/conv3.cpp:72]   --->   Operation 2440 'fmul' 'mul50_6_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2441 [2/3] (7.01ns)   --->   "%mul50_7_1 = fmul i32 %bitcast_ln72_47, i32 %input_fm_buffer_load_47" [src/conv3.cpp:72]   --->   Operation 2441 'fmul' 'mul50_7_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2442 [1/1] (0.00ns)   --->   "%bitcast_ln72_48 = bitcast i32 %gmem_addr_50_read" [src/conv3.cpp:72]   --->   Operation 2442 'bitcast' 'bitcast_ln72_48' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_59 : [1/1] (1.31ns)   --->   Input mux for Operation 2443 '%mul_1_1 = fmul i32 %bitcast_ln72_48, i32 %input_fm_buffer_load_48'
ST_59 : Operation 2443 [3/3] (5.69ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln72_48, i32 %input_fm_buffer_load_48" [src/conv3.cpp:72]   --->   Operation 2443 'fmul' 'mul_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2444 [1/1] (7.30ns)   --->   "%gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51" [src/conv3.cpp:72]   --->   Operation 2444 'read' 'gmem_addr_51_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2445 [1/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv3.cpp:72]   --->   Operation 2445 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2446 [2/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2446 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2447 [3/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2447 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2448 [4/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2448 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2449 [5/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2449 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2450 [6/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2450 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2451 [7/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2451 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2452 [8/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2452 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2453 [1/1] (1.08ns)   --->   "%add_ln72_42 = add i63 %sext_ln63_49, i63 2" [src/conv3.cpp:72]   --->   Operation 2453 'add' 'add_ln72_42' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln72_44 = sext i63 %add_ln72_42" [src/conv3.cpp:72]   --->   Operation 2454 'sext' 'sext_ln72_44' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_59 : Operation 2455 [1/1] (0.00ns)   --->   "%gmem_addr_60 = getelementptr i32 %gmem, i64 %sext_ln72_44" [src/conv3.cpp:72]   --->   Operation 2455 'getelementptr' 'gmem_addr_60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_59 : Operation 2456 [1/1] (0.80ns)   --->   "%add_ln72_297 = add i12 %add_ln72_261, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 2456 'add' 'add_ln72_297' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln72_142 = zext i12 %add_ln72_297" [src/conv3.cpp:72]   --->   Operation 2457 'zext' 'zext_ln72_142' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_59 : Operation 2458 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_116 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_142" [src/conv3.cpp:72]   --->   Operation 2458 'getelementptr' 'input_fm_buffer_addr_116' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_59 : Operation 2459 [1/1] (0.80ns)   --->   "%add_ln72_298 = add i12 %add_ln72_263, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 2459 'add' 'add_ln72_298' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2460 [1/1] (0.00ns)   --->   "%zext_ln72_143 = zext i12 %add_ln72_298" [src/conv3.cpp:72]   --->   Operation 2460 'zext' 'zext_ln72_143' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_59 : Operation 2461 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_117 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_143" [src/conv3.cpp:72]   --->   Operation 2461 'getelementptr' 'input_fm_buffer_addr_117' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_59 : Operation 2462 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_114 = load i12 %input_fm_buffer_addr_114" [src/conv3.cpp:72]   --->   Operation 2462 'load' 'input_fm_buffer_load_114' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_59 : Operation 2463 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_115 = load i12 %input_fm_buffer_addr_115" [src/conv3.cpp:72]   --->   Operation 2463 'load' 'input_fm_buffer_load_115' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_59 : Operation 2464 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_116 = load i12 %input_fm_buffer_addr_116" [src/conv3.cpp:72]   --->   Operation 2464 'load' 'input_fm_buffer_load_116' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_59 : Operation 2465 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_117 = load i12 %input_fm_buffer_addr_117" [src/conv3.cpp:72]   --->   Operation 2465 'load' 'input_fm_buffer_load_117' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 2466 [2/4] (6.43ns)   --->   "%add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1" [src/conv3.cpp:72]   --->   Operation 2466 'fadd' 'add57_3_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2467 [1/3] (7.01ns)   --->   "%mul50_7_1 = fmul i32 %bitcast_ln72_47, i32 %input_fm_buffer_load_47" [src/conv3.cpp:72]   --->   Operation 2467 'fmul' 'mul50_7_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2468 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln72_48, i32 %input_fm_buffer_load_48" [src/conv3.cpp:72]   --->   Operation 2468 'fmul' 'mul_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2469 [1/1] (0.00ns)   --->   "%bitcast_ln72_49 = bitcast i32 %gmem_addr_51_read" [src/conv3.cpp:72]   --->   Operation 2469 'bitcast' 'bitcast_ln72_49' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : [1/1] (1.31ns)   --->   Input mux for Operation 2470 '%mul50_1_1_1 = fmul i32 %bitcast_ln72_49, i32 %input_fm_buffer_load_49'
ST_60 : Operation 2470 [3/3] (5.69ns)   --->   "%mul50_1_1_1 = fmul i32 %bitcast_ln72_49, i32 %input_fm_buffer_load_49" [src/conv3.cpp:72]   --->   Operation 2470 'fmul' 'mul50_1_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2471 [1/1] (7.30ns)   --->   "%gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52" [src/conv3.cpp:72]   --->   Operation 2471 'read' 'gmem_addr_52_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2472 [1/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv3.cpp:72]   --->   Operation 2472 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2473 [2/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2473 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2474 [3/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2474 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2475 [4/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2475 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2476 [5/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2476 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2477 [6/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2477 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2478 [7/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2478 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2479 [8/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2479 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2480 [1/1] (1.08ns)   --->   "%add_ln72_43 = add i63 %sext_ln63_50, i63 2" [src/conv3.cpp:72]   --->   Operation 2480 'add' 'add_ln72_43' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln72_45 = sext i63 %add_ln72_43" [src/conv3.cpp:72]   --->   Operation 2481 'sext' 'sext_ln72_45' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : Operation 2482 [1/1] (0.00ns)   --->   "%gmem_addr_61 = getelementptr i32 %gmem, i64 %sext_ln72_45" [src/conv3.cpp:72]   --->   Operation 2482 'getelementptr' 'gmem_addr_61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : Operation 2483 [1/1] (0.80ns)   --->   "%add_ln72_299 = add i12 %add_ln72_265, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 2483 'add' 'add_ln72_299' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln72_144 = zext i12 %add_ln72_299" [src/conv3.cpp:72]   --->   Operation 2484 'zext' 'zext_ln72_144' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : Operation 2485 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_118 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_144" [src/conv3.cpp:72]   --->   Operation 2485 'getelementptr' 'input_fm_buffer_addr_118' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : Operation 2486 [1/1] (0.79ns)   --->   "%add_ln72_300 = add i11 %add_ln72_267, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2486 'add' 'add_ln72_300' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln72_179 = sext i11 %add_ln72_300" [src/conv3.cpp:72]   --->   Operation 2487 'sext' 'sext_ln72_179' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln72_145 = zext i12 %sext_ln72_179" [src/conv3.cpp:72]   --->   Operation 2488 'zext' 'zext_ln72_145' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : Operation 2489 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_119 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_145" [src/conv3.cpp:72]   --->   Operation 2489 'getelementptr' 'input_fm_buffer_addr_119' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_60 : Operation 2490 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_116 = load i12 %input_fm_buffer_addr_116" [src/conv3.cpp:72]   --->   Operation 2490 'load' 'input_fm_buffer_load_116' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_60 : Operation 2491 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_117 = load i12 %input_fm_buffer_addr_117" [src/conv3.cpp:72]   --->   Operation 2491 'load' 'input_fm_buffer_load_117' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_60 : Operation 2492 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_118 = load i12 %input_fm_buffer_addr_118" [src/conv3.cpp:72]   --->   Operation 2492 'load' 'input_fm_buffer_load_118' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_60 : Operation 2493 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_119 = load i12 %input_fm_buffer_addr_119" [src/conv3.cpp:72]   --->   Operation 2493 'load' 'input_fm_buffer_load_119' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 2494 [1/4] (6.43ns)   --->   "%add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1" [src/conv3.cpp:72]   --->   Operation 2494 'fadd' 'add57_3_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2495 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln72_48, i32 %input_fm_buffer_load_48" [src/conv3.cpp:72]   --->   Operation 2495 'fmul' 'mul_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2496 [2/3] (7.01ns)   --->   "%mul50_1_1_1 = fmul i32 %bitcast_ln72_49, i32 %input_fm_buffer_load_49" [src/conv3.cpp:72]   --->   Operation 2496 'fmul' 'mul50_1_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2497 [1/1] (0.00ns)   --->   "%bitcast_ln72_50 = bitcast i32 %gmem_addr_52_read" [src/conv3.cpp:72]   --->   Operation 2497 'bitcast' 'bitcast_ln72_50' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : [1/1] (1.31ns)   --->   Input mux for Operation 2498 '%mul50_2_1_1 = fmul i32 %bitcast_ln72_50, i32 %input_fm_buffer_load_50'
ST_61 : Operation 2498 [3/3] (5.69ns)   --->   "%mul50_2_1_1 = fmul i32 %bitcast_ln72_50, i32 %input_fm_buffer_load_50" [src/conv3.cpp:72]   --->   Operation 2498 'fmul' 'mul50_2_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2499 [1/1] (7.30ns)   --->   "%gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53" [src/conv3.cpp:72]   --->   Operation 2499 'read' 'gmem_addr_53_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2500 [1/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv3.cpp:72]   --->   Operation 2500 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2501 [2/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2501 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2502 [3/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2502 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2503 [4/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2503 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2504 [5/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2504 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2505 [6/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2505 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2506 [7/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2506 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2507 [8/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2507 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2508 [1/1] (1.08ns)   --->   "%add_ln72_44 = add i63 %sext_ln63_51, i63 2" [src/conv3.cpp:72]   --->   Operation 2508 'add' 'add_ln72_44' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln72_46 = sext i63 %add_ln72_44" [src/conv3.cpp:72]   --->   Operation 2509 'sext' 'sext_ln72_46' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : Operation 2510 [1/1] (0.00ns)   --->   "%gmem_addr_62 = getelementptr i32 %gmem, i64 %sext_ln72_46" [src/conv3.cpp:72]   --->   Operation 2510 'getelementptr' 'gmem_addr_62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : Operation 2511 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_118 = load i12 %input_fm_buffer_addr_118" [src/conv3.cpp:72]   --->   Operation 2511 'load' 'input_fm_buffer_load_118' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_61 : Operation 2512 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_119 = load i12 %input_fm_buffer_addr_119" [src/conv3.cpp:72]   --->   Operation 2512 'load' 'input_fm_buffer_load_119' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_61 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln72_148 = zext i10 %mul_ln72_3" [src/conv3.cpp:72]   --->   Operation 2513 'zext' 'zext_ln72_148' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : Operation 2514 [1/1] (0.78ns)   --->   "%add_ln72_301 = add i10 %mul_ln72_3, i10 %zext_ln72_7" [src/conv3.cpp:72]   --->   Operation 2514 'add' 'add_ln72_301' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln72_149 = zext i10 %add_ln72_301" [src/conv3.cpp:72]   --->   Operation 2515 'zext' 'zext_ln72_149' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : Operation 2516 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_120 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_149" [src/conv3.cpp:72]   --->   Operation 2516 'getelementptr' 'input_fm_buffer_addr_120' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : Operation 2517 [1/1] (0.78ns)   --->   "%add_ln72_302 = add i11 %zext_ln72_148, i11 441" [src/conv3.cpp:72]   --->   Operation 2517 'add' 'add_ln72_302' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2518 [1/1] (0.79ns)   --->   "%add_ln72_303 = add i11 %add_ln72_302, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 2518 'add' 'add_ln72_303' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln72_150 = zext i11 %add_ln72_303" [src/conv3.cpp:72]   --->   Operation 2519 'zext' 'zext_ln72_150' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : Operation 2520 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_121 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_150" [src/conv3.cpp:72]   --->   Operation 2520 'getelementptr' 'input_fm_buffer_addr_121' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_61 : Operation 2521 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_120 = load i12 %input_fm_buffer_addr_120" [src/conv3.cpp:72]   --->   Operation 2521 'load' 'input_fm_buffer_load_120' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_61 : Operation 2522 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_121 = load i12 %input_fm_buffer_addr_121" [src/conv3.cpp:72]   --->   Operation 2522 'load' 'input_fm_buffer_load_121' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : [1/1] (1.31ns)   --->   Input mux for Operation 2523 '%add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1'
ST_62 : Operation 2523 [4/4] (5.11ns)   --->   "%add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1" [src/conv3.cpp:72]   --->   Operation 2523 'fadd' 'add57_4_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2524 [1/3] (7.01ns)   --->   "%mul50_1_1_1 = fmul i32 %bitcast_ln72_49, i32 %input_fm_buffer_load_49" [src/conv3.cpp:72]   --->   Operation 2524 'fmul' 'mul50_1_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2525 [2/3] (7.01ns)   --->   "%mul50_2_1_1 = fmul i32 %bitcast_ln72_50, i32 %input_fm_buffer_load_50" [src/conv3.cpp:72]   --->   Operation 2525 'fmul' 'mul50_2_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2526 [1/1] (0.00ns)   --->   "%bitcast_ln72_51 = bitcast i32 %gmem_addr_53_read" [src/conv3.cpp:72]   --->   Operation 2526 'bitcast' 'bitcast_ln72_51' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_62 : [1/1] (1.31ns)   --->   Input mux for Operation 2527 '%mul50_3_1_1 = fmul i32 %bitcast_ln72_51, i32 %input_fm_buffer_load_51'
ST_62 : Operation 2527 [3/3] (5.69ns)   --->   "%mul50_3_1_1 = fmul i32 %bitcast_ln72_51, i32 %input_fm_buffer_load_51" [src/conv3.cpp:72]   --->   Operation 2527 'fmul' 'mul50_3_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2528 [1/1] (7.30ns)   --->   "%gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54" [src/conv3.cpp:72]   --->   Operation 2528 'read' 'gmem_addr_54_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2529 [1/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv3.cpp:72]   --->   Operation 2529 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2530 [2/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2530 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2531 [3/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2531 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2532 [4/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2532 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2533 [5/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2533 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2534 [6/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2534 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2535 [7/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2535 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2536 [8/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2536 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2537 [1/1] (1.08ns)   --->   "%add_ln72_45 = add i63 %sext_ln63_52, i63 2" [src/conv3.cpp:72]   --->   Operation 2537 'add' 'add_ln72_45' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln72_47 = sext i63 %add_ln72_45" [src/conv3.cpp:72]   --->   Operation 2538 'sext' 'sext_ln72_47' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_62 : Operation 2539 [1/1] (0.00ns)   --->   "%gmem_addr_63 = getelementptr i32 %gmem, i64 %sext_ln72_47" [src/conv3.cpp:72]   --->   Operation 2539 'getelementptr' 'gmem_addr_63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_62 : Operation 2540 [1/1] (0.79ns)   --->   "%add_ln72_304 = add i11 %zext_ln72_148, i11 882" [src/conv3.cpp:72]   --->   Operation 2540 'add' 'add_ln72_304' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2541 [1/1] (0.79ns)   --->   "%add_ln72_305 = add i11 %add_ln72_304, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 2541 'add' 'add_ln72_305' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln72_151 = zext i11 %add_ln72_305" [src/conv3.cpp:72]   --->   Operation 2542 'zext' 'zext_ln72_151' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_62 : Operation 2543 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_122 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_151" [src/conv3.cpp:72]   --->   Operation 2543 'getelementptr' 'input_fm_buffer_addr_122' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_62 : Operation 2544 [1/1] (0.79ns)   --->   "%add_ln72_306 = add i11 %zext_ln72_148, i11 1323" [src/conv3.cpp:72]   --->   Operation 2544 'add' 'add_ln72_306' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2545 [1/1] (0.79ns)   --->   "%add_ln72_307 = add i11 %add_ln72_306, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 2545 'add' 'add_ln72_307' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln72_152 = zext i11 %add_ln72_307" [src/conv3.cpp:72]   --->   Operation 2546 'zext' 'zext_ln72_152' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_62 : Operation 2547 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_123 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_152" [src/conv3.cpp:72]   --->   Operation 2547 'getelementptr' 'input_fm_buffer_addr_123' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_62 : Operation 2548 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_120 = load i12 %input_fm_buffer_addr_120" [src/conv3.cpp:72]   --->   Operation 2548 'load' 'input_fm_buffer_load_120' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_62 : Operation 2549 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_121 = load i12 %input_fm_buffer_addr_121" [src/conv3.cpp:72]   --->   Operation 2549 'load' 'input_fm_buffer_load_121' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_62 : Operation 2550 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_122 = load i12 %input_fm_buffer_addr_122" [src/conv3.cpp:72]   --->   Operation 2550 'load' 'input_fm_buffer_load_122' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_62 : Operation 2551 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_123 = load i12 %input_fm_buffer_addr_123" [src/conv3.cpp:72]   --->   Operation 2551 'load' 'input_fm_buffer_load_123' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 2552 [3/4] (6.43ns)   --->   "%add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1" [src/conv3.cpp:72]   --->   Operation 2552 'fadd' 'add57_4_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2553 [1/3] (7.01ns)   --->   "%mul50_2_1_1 = fmul i32 %bitcast_ln72_50, i32 %input_fm_buffer_load_50" [src/conv3.cpp:72]   --->   Operation 2553 'fmul' 'mul50_2_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2554 [2/3] (7.01ns)   --->   "%mul50_3_1_1 = fmul i32 %bitcast_ln72_51, i32 %input_fm_buffer_load_51" [src/conv3.cpp:72]   --->   Operation 2554 'fmul' 'mul50_3_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2555 [1/1] (0.00ns)   --->   "%bitcast_ln72_52 = bitcast i32 %gmem_addr_54_read" [src/conv3.cpp:72]   --->   Operation 2555 'bitcast' 'bitcast_ln72_52' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : [1/1] (1.31ns)   --->   Input mux for Operation 2556 '%mul50_4_1_1 = fmul i32 %bitcast_ln72_52, i32 %input_fm_buffer_load_52'
ST_63 : Operation 2556 [3/3] (5.69ns)   --->   "%mul50_4_1_1 = fmul i32 %bitcast_ln72_52, i32 %input_fm_buffer_load_52" [src/conv3.cpp:72]   --->   Operation 2556 'fmul' 'mul50_4_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2557 [1/1] (7.30ns)   --->   "%gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55" [src/conv3.cpp:72]   --->   Operation 2557 'read' 'gmem_addr_55_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2558 [1/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv3.cpp:72]   --->   Operation 2558 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2559 [2/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2559 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2560 [3/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2560 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2561 [4/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2561 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2562 [5/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2562 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2563 [6/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2563 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2564 [7/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2564 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2565 [8/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2565 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2566 [1/1] (1.08ns)   --->   "%add_ln72_46 = add i63 %sext_ln63_53, i63 2" [src/conv3.cpp:72]   --->   Operation 2566 'add' 'add_ln72_46' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln72_48 = sext i63 %add_ln72_46" [src/conv3.cpp:72]   --->   Operation 2567 'sext' 'sext_ln72_48' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : Operation 2568 [1/1] (0.00ns)   --->   "%gmem_addr_64 = getelementptr i32 %gmem, i64 %sext_ln72_48" [src/conv3.cpp:72]   --->   Operation 2568 'getelementptr' 'gmem_addr_64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln72_147 = zext i10 %mul_ln72_3" [src/conv3.cpp:72]   --->   Operation 2569 'zext' 'zext_ln72_147' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : Operation 2570 [1/1] (0.80ns)   --->   "%add_ln72_308 = add i12 %zext_ln72_147, i12 1764" [src/conv3.cpp:72]   --->   Operation 2570 'add' 'add_ln72_308' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2571 [1/1] (0.80ns)   --->   "%add_ln72_309 = add i12 %add_ln72_308, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 2571 'add' 'add_ln72_309' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln72_153 = zext i12 %add_ln72_309" [src/conv3.cpp:72]   --->   Operation 2572 'zext' 'zext_ln72_153' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : Operation 2573 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_124 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_153" [src/conv3.cpp:72]   --->   Operation 2573 'getelementptr' 'input_fm_buffer_addr_124' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : Operation 2574 [1/1] (0.80ns)   --->   "%add_ln72_310 = add i12 %zext_ln72_147, i12 2205" [src/conv3.cpp:72]   --->   Operation 2574 'add' 'add_ln72_310' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2575 [1/1] (0.80ns)   --->   "%add_ln72_311 = add i12 %add_ln72_310, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 2575 'add' 'add_ln72_311' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln72_154 = zext i12 %add_ln72_311" [src/conv3.cpp:72]   --->   Operation 2576 'zext' 'zext_ln72_154' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : Operation 2577 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_125 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_154" [src/conv3.cpp:72]   --->   Operation 2577 'getelementptr' 'input_fm_buffer_addr_125' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_63 : Operation 2578 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_122 = load i12 %input_fm_buffer_addr_122" [src/conv3.cpp:72]   --->   Operation 2578 'load' 'input_fm_buffer_load_122' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_63 : Operation 2579 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_123 = load i12 %input_fm_buffer_addr_123" [src/conv3.cpp:72]   --->   Operation 2579 'load' 'input_fm_buffer_load_123' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_63 : Operation 2580 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_124 = load i12 %input_fm_buffer_addr_124" [src/conv3.cpp:72]   --->   Operation 2580 'load' 'input_fm_buffer_load_124' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_63 : Operation 2581 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_125 = load i12 %input_fm_buffer_addr_125" [src/conv3.cpp:72]   --->   Operation 2581 'load' 'input_fm_buffer_load_125' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 2582 [2/4] (6.43ns)   --->   "%add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1" [src/conv3.cpp:72]   --->   Operation 2582 'fadd' 'add57_4_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2583 [1/3] (7.01ns)   --->   "%mul50_3_1_1 = fmul i32 %bitcast_ln72_51, i32 %input_fm_buffer_load_51" [src/conv3.cpp:72]   --->   Operation 2583 'fmul' 'mul50_3_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2584 [2/3] (7.01ns)   --->   "%mul50_4_1_1 = fmul i32 %bitcast_ln72_52, i32 %input_fm_buffer_load_52" [src/conv3.cpp:72]   --->   Operation 2584 'fmul' 'mul50_4_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2585 [1/1] (0.00ns)   --->   "%bitcast_ln72_53 = bitcast i32 %gmem_addr_55_read" [src/conv3.cpp:72]   --->   Operation 2585 'bitcast' 'bitcast_ln72_53' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : [1/1] (1.31ns)   --->   Input mux for Operation 2586 '%mul50_5_1_1 = fmul i32 %bitcast_ln72_53, i32 %input_fm_buffer_load_53'
ST_64 : Operation 2586 [3/3] (5.69ns)   --->   "%mul50_5_1_1 = fmul i32 %bitcast_ln72_53, i32 %input_fm_buffer_load_53" [src/conv3.cpp:72]   --->   Operation 2586 'fmul' 'mul50_5_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2587 [1/1] (7.30ns)   --->   "%gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56" [src/conv3.cpp:72]   --->   Operation 2587 'read' 'gmem_addr_56_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2588 [1/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv3.cpp:72]   --->   Operation 2588 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2589 [2/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2589 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2590 [3/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2590 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2591 [4/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2591 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2592 [5/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2592 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2593 [6/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2593 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2594 [7/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2594 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2595 [8/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2595 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2596 [1/1] (1.08ns)   --->   "%add_ln72_47 = add i63 %sext_ln72_33, i63 2" [src/conv3.cpp:72]   --->   Operation 2596 'add' 'add_ln72_47' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln72_49 = sext i63 %add_ln72_47" [src/conv3.cpp:72]   --->   Operation 2597 'sext' 'sext_ln72_49' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : Operation 2598 [1/1] (0.00ns)   --->   "%gmem_addr_65 = getelementptr i32 %gmem, i64 %sext_ln72_49" [src/conv3.cpp:72]   --->   Operation 2598 'getelementptr' 'gmem_addr_65' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : Operation 2599 [1/1] (0.80ns)   --->   "%add_ln72_312 = add i12 %zext_ln72_147, i12 2646" [src/conv3.cpp:72]   --->   Operation 2599 'add' 'add_ln72_312' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2600 [1/1] (0.80ns)   --->   "%add_ln72_313 = add i12 %add_ln72_312, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 2600 'add' 'add_ln72_313' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln72_155 = zext i12 %add_ln72_313" [src/conv3.cpp:72]   --->   Operation 2601 'zext' 'zext_ln72_155' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : Operation 2602 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_126 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_155" [src/conv3.cpp:72]   --->   Operation 2602 'getelementptr' 'input_fm_buffer_addr_126' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : Operation 2603 [1/1] (0.79ns)   --->   "%add_ln72_314 = add i11 %zext_ln72_148, i11 1039" [src/conv3.cpp:72]   --->   Operation 2603 'add' 'add_ln72_314' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2604 [1/1] (0.79ns)   --->   "%add_ln72_315 = add i11 %add_ln72_314, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 2604 'add' 'add_ln72_315' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln72_180 = sext i11 %add_ln72_315" [src/conv3.cpp:72]   --->   Operation 2605 'sext' 'sext_ln72_180' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : Operation 2606 [1/1] (0.00ns)   --->   "%zext_ln72_156 = zext i12 %sext_ln72_180" [src/conv3.cpp:72]   --->   Operation 2606 'zext' 'zext_ln72_156' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : Operation 2607 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_127 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_156" [src/conv3.cpp:72]   --->   Operation 2607 'getelementptr' 'input_fm_buffer_addr_127' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_64 : Operation 2608 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_124 = load i12 %input_fm_buffer_addr_124" [src/conv3.cpp:72]   --->   Operation 2608 'load' 'input_fm_buffer_load_124' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_64 : Operation 2609 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_125 = load i12 %input_fm_buffer_addr_125" [src/conv3.cpp:72]   --->   Operation 2609 'load' 'input_fm_buffer_load_125' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_64 : Operation 2610 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_126 = load i12 %input_fm_buffer_addr_126" [src/conv3.cpp:72]   --->   Operation 2610 'load' 'input_fm_buffer_load_126' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_64 : Operation 2611 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_127 = load i12 %input_fm_buffer_addr_127" [src/conv3.cpp:72]   --->   Operation 2611 'load' 'input_fm_buffer_load_127' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 2612 [1/4] (6.43ns)   --->   "%add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1" [src/conv3.cpp:72]   --->   Operation 2612 'fadd' 'add57_4_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2613 [1/3] (7.01ns)   --->   "%mul50_4_1_1 = fmul i32 %bitcast_ln72_52, i32 %input_fm_buffer_load_52" [src/conv3.cpp:72]   --->   Operation 2613 'fmul' 'mul50_4_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2614 [2/3] (7.01ns)   --->   "%mul50_5_1_1 = fmul i32 %bitcast_ln72_53, i32 %input_fm_buffer_load_53" [src/conv3.cpp:72]   --->   Operation 2614 'fmul' 'mul50_5_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2615 [1/1] (0.00ns)   --->   "%bitcast_ln72_54 = bitcast i32 %gmem_addr_56_read" [src/conv3.cpp:72]   --->   Operation 2615 'bitcast' 'bitcast_ln72_54' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : [1/1] (1.31ns)   --->   Input mux for Operation 2616 '%mul50_6_1_1 = fmul i32 %bitcast_ln72_54, i32 %input_fm_buffer_load_54'
ST_65 : Operation 2616 [3/3] (5.69ns)   --->   "%mul50_6_1_1 = fmul i32 %bitcast_ln72_54, i32 %input_fm_buffer_load_54" [src/conv3.cpp:72]   --->   Operation 2616 'fmul' 'mul50_6_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2617 [1/1] (7.30ns)   --->   "%gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57" [src/conv3.cpp:72]   --->   Operation 2617 'read' 'gmem_addr_57_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2618 [1/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv3.cpp:72]   --->   Operation 2618 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2619 [2/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2619 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2620 [3/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2620 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2621 [4/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2621 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2622 [5/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2622 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2623 [6/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2623 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2624 [7/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2624 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2625 [8/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2625 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2626 [1/1] (1.08ns)   --->   "%add_ln72_48 = add i63 %sext_ln63_47, i63 3" [src/conv3.cpp:72]   --->   Operation 2626 'add' 'add_ln72_48' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln72_50 = sext i63 %add_ln72_48" [src/conv3.cpp:72]   --->   Operation 2627 'sext' 'sext_ln72_50' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2628 [1/1] (0.00ns)   --->   "%gmem_addr_66 = getelementptr i32 %gmem, i64 %sext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2628 'getelementptr' 'gmem_addr_66' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2629 [1/1] (1.08ns)   --->   "%add_ln72_56 = add i63 %sext_ln63_47, i63 4" [src/conv3.cpp:72]   --->   Operation 2629 'add' 'add_ln72_56' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln72_58 = sext i63 %add_ln72_56" [src/conv3.cpp:72]   --->   Operation 2630 'sext' 'sext_ln72_58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2631 [1/1] (0.00ns)   --->   "%gmem_addr_74 = getelementptr i32 %gmem, i64 %sext_ln72_58" [src/conv3.cpp:72]   --->   Operation 2631 'getelementptr' 'gmem_addr_74' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2632 [1/1] (0.78ns)   --->   "%add_ln72_316 = add i10 %mul_ln72_3, i10 %zext_ln72_18" [src/conv3.cpp:72]   --->   Operation 2632 'add' 'add_ln72_316' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln72_157 = zext i10 %add_ln72_316" [src/conv3.cpp:72]   --->   Operation 2633 'zext' 'zext_ln72_157' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2634 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_128 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_157" [src/conv3.cpp:72]   --->   Operation 2634 'getelementptr' 'input_fm_buffer_addr_128' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2635 [1/1] (0.79ns)   --->   "%add_ln72_317 = add i11 %add_ln72_302, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2635 'add' 'add_ln72_317' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2636 [1/1] (0.00ns)   --->   "%zext_ln72_158 = zext i11 %add_ln72_317" [src/conv3.cpp:72]   --->   Operation 2636 'zext' 'zext_ln72_158' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2637 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_129 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_158" [src/conv3.cpp:72]   --->   Operation 2637 'getelementptr' 'input_fm_buffer_addr_129' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_65 : Operation 2638 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_126 = load i12 %input_fm_buffer_addr_126" [src/conv3.cpp:72]   --->   Operation 2638 'load' 'input_fm_buffer_load_126' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_65 : Operation 2639 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_127 = load i12 %input_fm_buffer_addr_127" [src/conv3.cpp:72]   --->   Operation 2639 'load' 'input_fm_buffer_load_127' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_65 : Operation 2640 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_128 = load i12 %input_fm_buffer_addr_128" [src/conv3.cpp:72]   --->   Operation 2640 'load' 'input_fm_buffer_load_128' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_65 : Operation 2641 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_129 = load i12 %input_fm_buffer_addr_129" [src/conv3.cpp:72]   --->   Operation 2641 'load' 'input_fm_buffer_load_129' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : [1/1] (1.31ns)   --->   Input mux for Operation 2642 '%add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1'
ST_66 : Operation 2642 [4/4] (5.11ns)   --->   "%add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1" [src/conv3.cpp:72]   --->   Operation 2642 'fadd' 'add57_5_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2643 [1/3] (7.01ns)   --->   "%mul50_5_1_1 = fmul i32 %bitcast_ln72_53, i32 %input_fm_buffer_load_53" [src/conv3.cpp:72]   --->   Operation 2643 'fmul' 'mul50_5_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2644 [2/3] (7.01ns)   --->   "%mul50_6_1_1 = fmul i32 %bitcast_ln72_54, i32 %input_fm_buffer_load_54" [src/conv3.cpp:72]   --->   Operation 2644 'fmul' 'mul50_6_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2645 [1/1] (0.00ns)   --->   "%bitcast_ln72_55 = bitcast i32 %gmem_addr_57_read" [src/conv3.cpp:72]   --->   Operation 2645 'bitcast' 'bitcast_ln72_55' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : [1/1] (1.31ns)   --->   Input mux for Operation 2646 '%mul50_7_1_1 = fmul i32 %bitcast_ln72_55, i32 %input_fm_buffer_load_55'
ST_66 : Operation 2646 [3/3] (5.69ns)   --->   "%mul50_7_1_1 = fmul i32 %bitcast_ln72_55, i32 %input_fm_buffer_load_55" [src/conv3.cpp:72]   --->   Operation 2646 'fmul' 'mul50_7_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2647 [1/1] (7.30ns)   --->   "%gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58" [src/conv3.cpp:72]   --->   Operation 2647 'read' 'gmem_addr_58_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2648 [1/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv3.cpp:72]   --->   Operation 2648 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2649 [2/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2649 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2650 [3/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2650 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2651 [4/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2651 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2652 [5/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2652 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2653 [6/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2653 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2654 [7/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2654 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2655 [8/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2655 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2656 [1/1] (1.08ns)   --->   "%add_ln72_49 = add i63 %sext_ln63_48, i63 3" [src/conv3.cpp:72]   --->   Operation 2656 'add' 'add_ln72_49' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln72_51 = sext i63 %add_ln72_49" [src/conv3.cpp:72]   --->   Operation 2657 'sext' 'sext_ln72_51' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2658 [1/1] (0.00ns)   --->   "%gmem_addr_67 = getelementptr i32 %gmem, i64 %sext_ln72_51" [src/conv3.cpp:72]   --->   Operation 2658 'getelementptr' 'gmem_addr_67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2659 [1/1] (1.08ns)   --->   "%add_ln72_57 = add i63 %sext_ln63_48, i63 4" [src/conv3.cpp:72]   --->   Operation 2659 'add' 'add_ln72_57' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln72_59 = sext i63 %add_ln72_57" [src/conv3.cpp:72]   --->   Operation 2660 'sext' 'sext_ln72_59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2661 [1/1] (0.00ns)   --->   "%gmem_addr_75 = getelementptr i32 %gmem, i64 %sext_ln72_59" [src/conv3.cpp:72]   --->   Operation 2661 'getelementptr' 'gmem_addr_75' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2662 [1/1] (0.79ns)   --->   "%add_ln72_318 = add i11 %add_ln72_304, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2662 'add' 'add_ln72_318' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln72_159 = zext i11 %add_ln72_318" [src/conv3.cpp:72]   --->   Operation 2663 'zext' 'zext_ln72_159' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2664 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_130 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_159" [src/conv3.cpp:72]   --->   Operation 2664 'getelementptr' 'input_fm_buffer_addr_130' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2665 [1/1] (0.79ns)   --->   "%add_ln72_319 = add i11 %add_ln72_306, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2665 'add' 'add_ln72_319' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2666 [1/1] (0.00ns)   --->   "%zext_ln72_160 = zext i11 %add_ln72_319" [src/conv3.cpp:72]   --->   Operation 2666 'zext' 'zext_ln72_160' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2667 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_131 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_160" [src/conv3.cpp:72]   --->   Operation 2667 'getelementptr' 'input_fm_buffer_addr_131' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_66 : Operation 2668 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_128 = load i12 %input_fm_buffer_addr_128" [src/conv3.cpp:72]   --->   Operation 2668 'load' 'input_fm_buffer_load_128' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_66 : Operation 2669 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_129 = load i12 %input_fm_buffer_addr_129" [src/conv3.cpp:72]   --->   Operation 2669 'load' 'input_fm_buffer_load_129' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_66 : Operation 2670 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_130 = load i12 %input_fm_buffer_addr_130" [src/conv3.cpp:72]   --->   Operation 2670 'load' 'input_fm_buffer_load_130' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_66 : Operation 2671 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_131 = load i12 %input_fm_buffer_addr_131" [src/conv3.cpp:72]   --->   Operation 2671 'load' 'input_fm_buffer_load_131' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 2672 [3/4] (6.43ns)   --->   "%add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1" [src/conv3.cpp:72]   --->   Operation 2672 'fadd' 'add57_5_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2673 [1/3] (7.01ns)   --->   "%mul50_6_1_1 = fmul i32 %bitcast_ln72_54, i32 %input_fm_buffer_load_54" [src/conv3.cpp:72]   --->   Operation 2673 'fmul' 'mul50_6_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2674 [2/3] (7.01ns)   --->   "%mul50_7_1_1 = fmul i32 %bitcast_ln72_55, i32 %input_fm_buffer_load_55" [src/conv3.cpp:72]   --->   Operation 2674 'fmul' 'mul50_7_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2675 [1/1] (0.00ns)   --->   "%bitcast_ln72_56 = bitcast i32 %gmem_addr_58_read" [src/conv3.cpp:72]   --->   Operation 2675 'bitcast' 'bitcast_ln72_56' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 2676 '%mul_1_2 = fmul i32 %bitcast_ln72_56, i32 %input_fm_buffer_load_56'
ST_67 : Operation 2676 [3/3] (5.69ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln72_56, i32 %input_fm_buffer_load_56" [src/conv3.cpp:72]   --->   Operation 2676 'fmul' 'mul_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2677 [1/1] (7.30ns)   --->   "%gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59" [src/conv3.cpp:72]   --->   Operation 2677 'read' 'gmem_addr_59_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2678 [1/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [src/conv3.cpp:72]   --->   Operation 2678 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2679 [2/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2679 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2680 [3/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2680 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2681 [4/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2681 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2682 [5/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2682 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2683 [6/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2683 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2684 [7/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2684 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2685 [8/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2685 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2686 [1/1] (1.08ns)   --->   "%add_ln72_50 = add i63 %sext_ln63_49, i63 3" [src/conv3.cpp:72]   --->   Operation 2686 'add' 'add_ln72_50' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln72_52 = sext i63 %add_ln72_50" [src/conv3.cpp:72]   --->   Operation 2687 'sext' 'sext_ln72_52' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2688 [1/1] (0.00ns)   --->   "%gmem_addr_68 = getelementptr i32 %gmem, i64 %sext_ln72_52" [src/conv3.cpp:72]   --->   Operation 2688 'getelementptr' 'gmem_addr_68' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2689 [1/1] (1.08ns)   --->   "%add_ln72_58 = add i63 %sext_ln63_49, i63 4" [src/conv3.cpp:72]   --->   Operation 2689 'add' 'add_ln72_58' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln72_60 = sext i63 %add_ln72_58" [src/conv3.cpp:72]   --->   Operation 2690 'sext' 'sext_ln72_60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2691 [1/1] (0.00ns)   --->   "%gmem_addr_76 = getelementptr i32 %gmem, i64 %sext_ln72_60" [src/conv3.cpp:72]   --->   Operation 2691 'getelementptr' 'gmem_addr_76' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2692 [1/1] (0.80ns)   --->   "%add_ln72_320 = add i12 %add_ln72_308, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 2692 'add' 'add_ln72_320' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln72_161 = zext i12 %add_ln72_320" [src/conv3.cpp:72]   --->   Operation 2693 'zext' 'zext_ln72_161' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2694 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_132 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_161" [src/conv3.cpp:72]   --->   Operation 2694 'getelementptr' 'input_fm_buffer_addr_132' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2695 [1/1] (0.80ns)   --->   "%add_ln72_321 = add i12 %add_ln72_310, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 2695 'add' 'add_ln72_321' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln72_162 = zext i12 %add_ln72_321" [src/conv3.cpp:72]   --->   Operation 2696 'zext' 'zext_ln72_162' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2697 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_133 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_162" [src/conv3.cpp:72]   --->   Operation 2697 'getelementptr' 'input_fm_buffer_addr_133' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_67 : Operation 2698 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_130 = load i12 %input_fm_buffer_addr_130" [src/conv3.cpp:72]   --->   Operation 2698 'load' 'input_fm_buffer_load_130' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_67 : Operation 2699 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_131 = load i12 %input_fm_buffer_addr_131" [src/conv3.cpp:72]   --->   Operation 2699 'load' 'input_fm_buffer_load_131' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_67 : Operation 2700 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_132 = load i12 %input_fm_buffer_addr_132" [src/conv3.cpp:72]   --->   Operation 2700 'load' 'input_fm_buffer_load_132' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_67 : Operation 2701 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_133 = load i12 %input_fm_buffer_addr_133" [src/conv3.cpp:72]   --->   Operation 2701 'load' 'input_fm_buffer_load_133' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 2702 [2/4] (6.43ns)   --->   "%add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1" [src/conv3.cpp:72]   --->   Operation 2702 'fadd' 'add57_5_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2703 [1/3] (7.01ns)   --->   "%mul50_7_1_1 = fmul i32 %bitcast_ln72_55, i32 %input_fm_buffer_load_55" [src/conv3.cpp:72]   --->   Operation 2703 'fmul' 'mul50_7_1_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2704 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln72_56, i32 %input_fm_buffer_load_56" [src/conv3.cpp:72]   --->   Operation 2704 'fmul' 'mul_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2705 [1/1] (0.00ns)   --->   "%bitcast_ln72_57 = bitcast i32 %gmem_addr_59_read" [src/conv3.cpp:72]   --->   Operation 2705 'bitcast' 'bitcast_ln72_57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : [1/1] (1.31ns)   --->   Input mux for Operation 2706 '%mul50_1_1_2 = fmul i32 %bitcast_ln72_57, i32 %input_fm_buffer_load_57'
ST_68 : Operation 2706 [3/3] (5.69ns)   --->   "%mul50_1_1_2 = fmul i32 %bitcast_ln72_57, i32 %input_fm_buffer_load_57" [src/conv3.cpp:72]   --->   Operation 2706 'fmul' 'mul50_1_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2707 [1/1] (7.30ns)   --->   "%gmem_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_60" [src/conv3.cpp:72]   --->   Operation 2707 'read' 'gmem_addr_60_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2708 [1/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [src/conv3.cpp:72]   --->   Operation 2708 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2709 [2/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2709 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2710 [3/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2710 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2711 [4/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2711 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2712 [5/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2712 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2713 [6/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2713 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2714 [7/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2714 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2715 [8/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2715 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2716 [1/1] (1.08ns)   --->   "%add_ln72_51 = add i63 %sext_ln63_50, i63 3" [src/conv3.cpp:72]   --->   Operation 2716 'add' 'add_ln72_51' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln72_53 = sext i63 %add_ln72_51" [src/conv3.cpp:72]   --->   Operation 2717 'sext' 'sext_ln72_53' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2718 [1/1] (0.00ns)   --->   "%gmem_addr_69 = getelementptr i32 %gmem, i64 %sext_ln72_53" [src/conv3.cpp:72]   --->   Operation 2718 'getelementptr' 'gmem_addr_69' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2719 [1/1] (1.08ns)   --->   "%add_ln72_59 = add i63 %sext_ln63_50, i63 4" [src/conv3.cpp:72]   --->   Operation 2719 'add' 'add_ln72_59' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln72_61 = sext i63 %add_ln72_59" [src/conv3.cpp:72]   --->   Operation 2720 'sext' 'sext_ln72_61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2721 [1/1] (0.00ns)   --->   "%gmem_addr_77 = getelementptr i32 %gmem, i64 %sext_ln72_61" [src/conv3.cpp:72]   --->   Operation 2721 'getelementptr' 'gmem_addr_77' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2722 [1/1] (0.80ns)   --->   "%add_ln72_322 = add i12 %add_ln72_312, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 2722 'add' 'add_ln72_322' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2723 [1/1] (0.00ns)   --->   "%zext_ln72_163 = zext i12 %add_ln72_322" [src/conv3.cpp:72]   --->   Operation 2723 'zext' 'zext_ln72_163' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2724 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_134 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_163" [src/conv3.cpp:72]   --->   Operation 2724 'getelementptr' 'input_fm_buffer_addr_134' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2725 [1/1] (0.79ns)   --->   "%add_ln72_323 = add i11 %add_ln72_314, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 2725 'add' 'add_ln72_323' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln72_181 = sext i11 %add_ln72_323" [src/conv3.cpp:72]   --->   Operation 2726 'sext' 'sext_ln72_181' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2727 [1/1] (0.00ns)   --->   "%zext_ln72_164 = zext i12 %sext_ln72_181" [src/conv3.cpp:72]   --->   Operation 2727 'zext' 'zext_ln72_164' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2728 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_135 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_164" [src/conv3.cpp:72]   --->   Operation 2728 'getelementptr' 'input_fm_buffer_addr_135' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_68 : Operation 2729 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_132 = load i12 %input_fm_buffer_addr_132" [src/conv3.cpp:72]   --->   Operation 2729 'load' 'input_fm_buffer_load_132' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_68 : Operation 2730 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_133 = load i12 %input_fm_buffer_addr_133" [src/conv3.cpp:72]   --->   Operation 2730 'load' 'input_fm_buffer_load_133' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_68 : Operation 2731 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_134 = load i12 %input_fm_buffer_addr_134" [src/conv3.cpp:72]   --->   Operation 2731 'load' 'input_fm_buffer_load_134' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_68 : Operation 2732 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_135 = load i12 %input_fm_buffer_addr_135" [src/conv3.cpp:72]   --->   Operation 2732 'load' 'input_fm_buffer_load_135' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 2733 [1/4] (6.43ns)   --->   "%add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1" [src/conv3.cpp:72]   --->   Operation 2733 'fadd' 'add57_5_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2734 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln72_56, i32 %input_fm_buffer_load_56" [src/conv3.cpp:72]   --->   Operation 2734 'fmul' 'mul_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2735 [2/3] (7.01ns)   --->   "%mul50_1_1_2 = fmul i32 %bitcast_ln72_57, i32 %input_fm_buffer_load_57" [src/conv3.cpp:72]   --->   Operation 2735 'fmul' 'mul50_1_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2736 [1/1] (0.00ns)   --->   "%bitcast_ln72_58 = bitcast i32 %gmem_addr_60_read" [src/conv3.cpp:72]   --->   Operation 2736 'bitcast' 'bitcast_ln72_58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : [1/1] (1.31ns)   --->   Input mux for Operation 2737 '%mul50_2_1_2 = fmul i32 %bitcast_ln72_58, i32 %input_fm_buffer_load_58'
ST_69 : Operation 2737 [3/3] (5.69ns)   --->   "%mul50_2_1_2 = fmul i32 %bitcast_ln72_58, i32 %input_fm_buffer_load_58" [src/conv3.cpp:72]   --->   Operation 2737 'fmul' 'mul50_2_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2738 [1/1] (7.30ns)   --->   "%gmem_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_61" [src/conv3.cpp:72]   --->   Operation 2738 'read' 'gmem_addr_61_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2739 [1/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [src/conv3.cpp:72]   --->   Operation 2739 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2740 [2/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2740 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2741 [3/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2741 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2742 [4/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2742 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2743 [5/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2743 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2744 [6/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2744 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2745 [7/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2745 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2746 [8/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2746 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2747 [1/1] (1.08ns)   --->   "%add_ln72_52 = add i63 %sext_ln63_51, i63 3" [src/conv3.cpp:72]   --->   Operation 2747 'add' 'add_ln72_52' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln72_54 = sext i63 %add_ln72_52" [src/conv3.cpp:72]   --->   Operation 2748 'sext' 'sext_ln72_54' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2749 [1/1] (0.00ns)   --->   "%gmem_addr_70 = getelementptr i32 %gmem, i64 %sext_ln72_54" [src/conv3.cpp:72]   --->   Operation 2749 'getelementptr' 'gmem_addr_70' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2750 [1/1] (1.08ns)   --->   "%add_ln72_60 = add i63 %sext_ln63_51, i63 4" [src/conv3.cpp:72]   --->   Operation 2750 'add' 'add_ln72_60' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln72_62 = sext i63 %add_ln72_60" [src/conv3.cpp:72]   --->   Operation 2751 'sext' 'sext_ln72_62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2752 [1/1] (0.00ns)   --->   "%gmem_addr_78 = getelementptr i32 %gmem, i64 %sext_ln72_62" [src/conv3.cpp:72]   --->   Operation 2752 'getelementptr' 'gmem_addr_78' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2753 [1/1] (0.78ns)   --->   "%add_ln72_324 = add i10 %mul_ln72_3, i10 %zext_ln72_29" [src/conv3.cpp:72]   --->   Operation 2753 'add' 'add_ln72_324' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln72_165 = zext i10 %add_ln72_324" [src/conv3.cpp:72]   --->   Operation 2754 'zext' 'zext_ln72_165' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2755 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_136 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_165" [src/conv3.cpp:72]   --->   Operation 2755 'getelementptr' 'input_fm_buffer_addr_136' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2756 [1/1] (0.79ns)   --->   "%add_ln72_325 = add i11 %add_ln72_302, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2756 'add' 'add_ln72_325' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln72_166 = zext i11 %add_ln72_325" [src/conv3.cpp:72]   --->   Operation 2757 'zext' 'zext_ln72_166' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2758 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_137 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_166" [src/conv3.cpp:72]   --->   Operation 2758 'getelementptr' 'input_fm_buffer_addr_137' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_69 : Operation 2759 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_134 = load i12 %input_fm_buffer_addr_134" [src/conv3.cpp:72]   --->   Operation 2759 'load' 'input_fm_buffer_load_134' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_69 : Operation 2760 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_135 = load i12 %input_fm_buffer_addr_135" [src/conv3.cpp:72]   --->   Operation 2760 'load' 'input_fm_buffer_load_135' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_69 : Operation 2761 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_136 = load i12 %input_fm_buffer_addr_136" [src/conv3.cpp:72]   --->   Operation 2761 'load' 'input_fm_buffer_load_136' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_69 : Operation 2762 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_137 = load i12 %input_fm_buffer_addr_137" [src/conv3.cpp:72]   --->   Operation 2762 'load' 'input_fm_buffer_load_137' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : [1/1] (1.31ns)   --->   Input mux for Operation 2763 '%add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1'
ST_70 : Operation 2763 [4/4] (5.11ns)   --->   "%add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1" [src/conv3.cpp:72]   --->   Operation 2763 'fadd' 'add57_6_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2764 [1/3] (7.01ns)   --->   "%mul50_1_1_2 = fmul i32 %bitcast_ln72_57, i32 %input_fm_buffer_load_57" [src/conv3.cpp:72]   --->   Operation 2764 'fmul' 'mul50_1_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2765 [2/3] (7.01ns)   --->   "%mul50_2_1_2 = fmul i32 %bitcast_ln72_58, i32 %input_fm_buffer_load_58" [src/conv3.cpp:72]   --->   Operation 2765 'fmul' 'mul50_2_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2766 [1/1] (0.00ns)   --->   "%bitcast_ln72_59 = bitcast i32 %gmem_addr_61_read" [src/conv3.cpp:72]   --->   Operation 2766 'bitcast' 'bitcast_ln72_59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : [1/1] (1.31ns)   --->   Input mux for Operation 2767 '%mul50_3_1_2 = fmul i32 %bitcast_ln72_59, i32 %input_fm_buffer_load_59'
ST_70 : Operation 2767 [3/3] (5.69ns)   --->   "%mul50_3_1_2 = fmul i32 %bitcast_ln72_59, i32 %input_fm_buffer_load_59" [src/conv3.cpp:72]   --->   Operation 2767 'fmul' 'mul50_3_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2768 [1/1] (7.30ns)   --->   "%gmem_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_62" [src/conv3.cpp:72]   --->   Operation 2768 'read' 'gmem_addr_62_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2769 [1/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [src/conv3.cpp:72]   --->   Operation 2769 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2770 [2/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2770 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2771 [3/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2771 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2772 [4/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2772 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2773 [5/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2773 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2774 [6/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2774 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2775 [7/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2775 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2776 [8/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2776 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2777 [1/1] (1.08ns)   --->   "%add_ln72_53 = add i63 %sext_ln63_52, i63 3" [src/conv3.cpp:72]   --->   Operation 2777 'add' 'add_ln72_53' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln72_55 = sext i63 %add_ln72_53" [src/conv3.cpp:72]   --->   Operation 2778 'sext' 'sext_ln72_55' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2779 [1/1] (0.00ns)   --->   "%gmem_addr_71 = getelementptr i32 %gmem, i64 %sext_ln72_55" [src/conv3.cpp:72]   --->   Operation 2779 'getelementptr' 'gmem_addr_71' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2780 [1/1] (1.08ns)   --->   "%add_ln72_61 = add i63 %sext_ln63_52, i63 4" [src/conv3.cpp:72]   --->   Operation 2780 'add' 'add_ln72_61' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln72_63 = sext i63 %add_ln72_61" [src/conv3.cpp:72]   --->   Operation 2781 'sext' 'sext_ln72_63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2782 [1/1] (0.00ns)   --->   "%gmem_addr_79 = getelementptr i32 %gmem, i64 %sext_ln72_63" [src/conv3.cpp:72]   --->   Operation 2782 'getelementptr' 'gmem_addr_79' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2783 [1/1] (0.79ns)   --->   "%add_ln72_326 = add i11 %add_ln72_304, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2783 'add' 'add_ln72_326' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln72_167 = zext i11 %add_ln72_326" [src/conv3.cpp:72]   --->   Operation 2784 'zext' 'zext_ln72_167' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2785 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_138 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_167" [src/conv3.cpp:72]   --->   Operation 2785 'getelementptr' 'input_fm_buffer_addr_138' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2786 [1/1] (0.79ns)   --->   "%add_ln72_327 = add i11 %add_ln72_306, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2786 'add' 'add_ln72_327' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln72_168 = zext i11 %add_ln72_327" [src/conv3.cpp:72]   --->   Operation 2787 'zext' 'zext_ln72_168' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2788 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_139 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_168" [src/conv3.cpp:72]   --->   Operation 2788 'getelementptr' 'input_fm_buffer_addr_139' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_70 : Operation 2789 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_136 = load i12 %input_fm_buffer_addr_136" [src/conv3.cpp:72]   --->   Operation 2789 'load' 'input_fm_buffer_load_136' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_70 : Operation 2790 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_137 = load i12 %input_fm_buffer_addr_137" [src/conv3.cpp:72]   --->   Operation 2790 'load' 'input_fm_buffer_load_137' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_70 : Operation 2791 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_138 = load i12 %input_fm_buffer_addr_138" [src/conv3.cpp:72]   --->   Operation 2791 'load' 'input_fm_buffer_load_138' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_70 : Operation 2792 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_139 = load i12 %input_fm_buffer_addr_139" [src/conv3.cpp:72]   --->   Operation 2792 'load' 'input_fm_buffer_load_139' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 2793 [3/4] (6.43ns)   --->   "%add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1" [src/conv3.cpp:72]   --->   Operation 2793 'fadd' 'add57_6_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2794 [1/3] (7.01ns)   --->   "%mul50_2_1_2 = fmul i32 %bitcast_ln72_58, i32 %input_fm_buffer_load_58" [src/conv3.cpp:72]   --->   Operation 2794 'fmul' 'mul50_2_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2795 [2/3] (7.01ns)   --->   "%mul50_3_1_2 = fmul i32 %bitcast_ln72_59, i32 %input_fm_buffer_load_59" [src/conv3.cpp:72]   --->   Operation 2795 'fmul' 'mul50_3_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2796 [1/1] (0.00ns)   --->   "%bitcast_ln72_60 = bitcast i32 %gmem_addr_62_read" [src/conv3.cpp:72]   --->   Operation 2796 'bitcast' 'bitcast_ln72_60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : [1/1] (1.31ns)   --->   Input mux for Operation 2797 '%mul50_4_1_2 = fmul i32 %bitcast_ln72_60, i32 %input_fm_buffer_load_60'
ST_71 : Operation 2797 [3/3] (5.69ns)   --->   "%mul50_4_1_2 = fmul i32 %bitcast_ln72_60, i32 %input_fm_buffer_load_60" [src/conv3.cpp:72]   --->   Operation 2797 'fmul' 'mul50_4_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2798 [1/1] (7.30ns)   --->   "%gmem_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_63" [src/conv3.cpp:72]   --->   Operation 2798 'read' 'gmem_addr_63_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2799 [1/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [src/conv3.cpp:72]   --->   Operation 2799 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2800 [2/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2800 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2801 [3/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2801 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2802 [4/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2802 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2803 [5/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2803 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2804 [6/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2804 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2805 [7/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2805 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2806 [8/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2806 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2807 [1/1] (1.08ns)   --->   "%add_ln72_54 = add i63 %sext_ln63_53, i63 3" [src/conv3.cpp:72]   --->   Operation 2807 'add' 'add_ln72_54' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln72_56 = sext i63 %add_ln72_54" [src/conv3.cpp:72]   --->   Operation 2808 'sext' 'sext_ln72_56' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2809 [1/1] (0.00ns)   --->   "%gmem_addr_72 = getelementptr i32 %gmem, i64 %sext_ln72_56" [src/conv3.cpp:72]   --->   Operation 2809 'getelementptr' 'gmem_addr_72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2810 [1/1] (1.08ns)   --->   "%add_ln72_62 = add i63 %sext_ln63_53, i63 4" [src/conv3.cpp:72]   --->   Operation 2810 'add' 'add_ln72_62' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln72_64 = sext i63 %add_ln72_62" [src/conv3.cpp:72]   --->   Operation 2811 'sext' 'sext_ln72_64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2812 [1/1] (0.00ns)   --->   "%gmem_addr_80 = getelementptr i32 %gmem, i64 %sext_ln72_64" [src/conv3.cpp:72]   --->   Operation 2812 'getelementptr' 'gmem_addr_80' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2813 [1/1] (0.80ns)   --->   "%add_ln72_328 = add i12 %add_ln72_308, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 2813 'add' 'add_ln72_328' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln72_169 = zext i12 %add_ln72_328" [src/conv3.cpp:72]   --->   Operation 2814 'zext' 'zext_ln72_169' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2815 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_140 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_169" [src/conv3.cpp:72]   --->   Operation 2815 'getelementptr' 'input_fm_buffer_addr_140' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2816 [1/1] (0.80ns)   --->   "%add_ln72_329 = add i12 %add_ln72_310, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 2816 'add' 'add_ln72_329' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln72_170 = zext i12 %add_ln72_329" [src/conv3.cpp:72]   --->   Operation 2817 'zext' 'zext_ln72_170' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2818 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_141 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_170" [src/conv3.cpp:72]   --->   Operation 2818 'getelementptr' 'input_fm_buffer_addr_141' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 2819 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_138 = load i12 %input_fm_buffer_addr_138" [src/conv3.cpp:72]   --->   Operation 2819 'load' 'input_fm_buffer_load_138' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_71 : Operation 2820 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_139 = load i12 %input_fm_buffer_addr_139" [src/conv3.cpp:72]   --->   Operation 2820 'load' 'input_fm_buffer_load_139' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_71 : Operation 2821 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_140 = load i12 %input_fm_buffer_addr_140" [src/conv3.cpp:72]   --->   Operation 2821 'load' 'input_fm_buffer_load_140' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_71 : Operation 2822 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_141 = load i12 %input_fm_buffer_addr_141" [src/conv3.cpp:72]   --->   Operation 2822 'load' 'input_fm_buffer_load_141' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 2823 [2/4] (6.43ns)   --->   "%add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1" [src/conv3.cpp:72]   --->   Operation 2823 'fadd' 'add57_6_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2824 [1/3] (7.01ns)   --->   "%mul50_3_1_2 = fmul i32 %bitcast_ln72_59, i32 %input_fm_buffer_load_59" [src/conv3.cpp:72]   --->   Operation 2824 'fmul' 'mul50_3_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2825 [2/3] (7.01ns)   --->   "%mul50_4_1_2 = fmul i32 %bitcast_ln72_60, i32 %input_fm_buffer_load_60" [src/conv3.cpp:72]   --->   Operation 2825 'fmul' 'mul50_4_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2826 [1/1] (0.00ns)   --->   "%bitcast_ln72_61 = bitcast i32 %gmem_addr_63_read" [src/conv3.cpp:72]   --->   Operation 2826 'bitcast' 'bitcast_ln72_61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : [1/1] (1.31ns)   --->   Input mux for Operation 2827 '%mul50_5_1_2 = fmul i32 %bitcast_ln72_61, i32 %input_fm_buffer_load_61'
ST_72 : Operation 2827 [3/3] (5.69ns)   --->   "%mul50_5_1_2 = fmul i32 %bitcast_ln72_61, i32 %input_fm_buffer_load_61" [src/conv3.cpp:72]   --->   Operation 2827 'fmul' 'mul50_5_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2828 [1/1] (7.30ns)   --->   "%gmem_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_64" [src/conv3.cpp:72]   --->   Operation 2828 'read' 'gmem_addr_64_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2829 [1/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [src/conv3.cpp:72]   --->   Operation 2829 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2830 [2/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2830 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2831 [3/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2831 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2832 [4/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2832 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2833 [5/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2833 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2834 [6/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2834 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2835 [7/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2835 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2836 [8/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 2836 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2837 [1/1] (1.08ns)   --->   "%add_ln72_55 = add i63 %sext_ln72_33, i63 3" [src/conv3.cpp:72]   --->   Operation 2837 'add' 'add_ln72_55' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln72_57 = sext i63 %add_ln72_55" [src/conv3.cpp:72]   --->   Operation 2838 'sext' 'sext_ln72_57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2839 [1/1] (0.00ns)   --->   "%gmem_addr_73 = getelementptr i32 %gmem, i64 %sext_ln72_57" [src/conv3.cpp:72]   --->   Operation 2839 'getelementptr' 'gmem_addr_73' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2840 [1/1] (1.08ns)   --->   "%add_ln72_63 = add i63 %sext_ln72_33, i63 4" [src/conv3.cpp:72]   --->   Operation 2840 'add' 'add_ln72_63' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln72_65 = sext i63 %add_ln72_63" [src/conv3.cpp:72]   --->   Operation 2841 'sext' 'sext_ln72_65' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2842 [1/1] (0.00ns)   --->   "%gmem_addr_81 = getelementptr i32 %gmem, i64 %sext_ln72_65" [src/conv3.cpp:72]   --->   Operation 2842 'getelementptr' 'gmem_addr_81' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2843 [1/1] (0.80ns)   --->   "%add_ln72_330 = add i12 %add_ln72_312, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 2843 'add' 'add_ln72_330' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln72_171 = zext i12 %add_ln72_330" [src/conv3.cpp:72]   --->   Operation 2844 'zext' 'zext_ln72_171' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2845 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_142 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_171" [src/conv3.cpp:72]   --->   Operation 2845 'getelementptr' 'input_fm_buffer_addr_142' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2846 [1/1] (0.79ns)   --->   "%add_ln72_331 = add i11 %add_ln72_314, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 2846 'add' 'add_ln72_331' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln72_182 = sext i11 %add_ln72_331" [src/conv3.cpp:72]   --->   Operation 2847 'sext' 'sext_ln72_182' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2848 [1/1] (0.00ns)   --->   "%zext_ln72_172 = zext i12 %sext_ln72_182" [src/conv3.cpp:72]   --->   Operation 2848 'zext' 'zext_ln72_172' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2849 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_143 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_172" [src/conv3.cpp:72]   --->   Operation 2849 'getelementptr' 'input_fm_buffer_addr_143' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_72 : Operation 2850 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_140 = load i12 %input_fm_buffer_addr_140" [src/conv3.cpp:72]   --->   Operation 2850 'load' 'input_fm_buffer_load_140' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_72 : Operation 2851 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_141 = load i12 %input_fm_buffer_addr_141" [src/conv3.cpp:72]   --->   Operation 2851 'load' 'input_fm_buffer_load_141' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_72 : Operation 2852 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_142 = load i12 %input_fm_buffer_addr_142" [src/conv3.cpp:72]   --->   Operation 2852 'load' 'input_fm_buffer_load_142' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_72 : Operation 2853 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_143 = load i12 %input_fm_buffer_addr_143" [src/conv3.cpp:72]   --->   Operation 2853 'load' 'input_fm_buffer_load_143' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 2854 [1/4] (6.43ns)   --->   "%add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1" [src/conv3.cpp:72]   --->   Operation 2854 'fadd' 'add57_6_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2855 [1/3] (7.01ns)   --->   "%mul50_4_1_2 = fmul i32 %bitcast_ln72_60, i32 %input_fm_buffer_load_60" [src/conv3.cpp:72]   --->   Operation 2855 'fmul' 'mul50_4_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2856 [2/3] (7.01ns)   --->   "%mul50_5_1_2 = fmul i32 %bitcast_ln72_61, i32 %input_fm_buffer_load_61" [src/conv3.cpp:72]   --->   Operation 2856 'fmul' 'mul50_5_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2857 [1/1] (0.00ns)   --->   "%bitcast_ln72_62 = bitcast i32 %gmem_addr_64_read" [src/conv3.cpp:72]   --->   Operation 2857 'bitcast' 'bitcast_ln72_62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_73 : [1/1] (1.31ns)   --->   Input mux for Operation 2858 '%mul50_6_1_2 = fmul i32 %bitcast_ln72_62, i32 %input_fm_buffer_load_62'
ST_73 : Operation 2858 [3/3] (5.69ns)   --->   "%mul50_6_1_2 = fmul i32 %bitcast_ln72_62, i32 %input_fm_buffer_load_62" [src/conv3.cpp:72]   --->   Operation 2858 'fmul' 'mul50_6_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2859 [1/1] (7.30ns)   --->   "%gmem_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_65" [src/conv3.cpp:72]   --->   Operation 2859 'read' 'gmem_addr_65_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2860 [1/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [src/conv3.cpp:72]   --->   Operation 2860 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2861 [2/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2861 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2862 [3/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2862 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2863 [4/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2863 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2864 [5/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2864 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2865 [6/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2865 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2866 [7/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 2866 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2867 [8/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 2867 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2868 [1/1] (0.78ns)   --->   "%add_ln72_332 = add i10 %mul_ln72_3, i10 %zext_ln72_40" [src/conv3.cpp:72]   --->   Operation 2868 'add' 'add_ln72_332' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2869 [1/1] (0.00ns)   --->   "%zext_ln72_173 = zext i10 %add_ln72_332" [src/conv3.cpp:72]   --->   Operation 2869 'zext' 'zext_ln72_173' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_73 : Operation 2870 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_144 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_173" [src/conv3.cpp:72]   --->   Operation 2870 'getelementptr' 'input_fm_buffer_addr_144' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_73 : Operation 2871 [1/1] (0.79ns)   --->   "%add_ln72_333 = add i11 %add_ln72_302, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2871 'add' 'add_ln72_333' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln72_174 = zext i11 %add_ln72_333" [src/conv3.cpp:72]   --->   Operation 2872 'zext' 'zext_ln72_174' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_73 : Operation 2873 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_145 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_174" [src/conv3.cpp:72]   --->   Operation 2873 'getelementptr' 'input_fm_buffer_addr_145' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_73 : Operation 2874 [1/1] (0.78ns)   --->   "%add_ln72_340 = add i10 %mul_ln72_3, i10 %zext_ln72_51" [src/conv3.cpp:72]   --->   Operation 2874 'add' 'add_ln72_340' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2875 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_142 = load i12 %input_fm_buffer_addr_142" [src/conv3.cpp:72]   --->   Operation 2875 'load' 'input_fm_buffer_load_142' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_73 : Operation 2876 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_143 = load i12 %input_fm_buffer_addr_143" [src/conv3.cpp:72]   --->   Operation 2876 'load' 'input_fm_buffer_load_143' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_73 : Operation 2877 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_144 = load i12 %input_fm_buffer_addr_144" [src/conv3.cpp:72]   --->   Operation 2877 'load' 'input_fm_buffer_load_144' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_73 : Operation 2878 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_145 = load i12 %input_fm_buffer_addr_145" [src/conv3.cpp:72]   --->   Operation 2878 'load' 'input_fm_buffer_load_145' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_73 : Operation 2879 [1/1] (0.78ns)   --->   "%add_ln72_387 = add i10 %mul_ln72_4, i10 %zext_ln72_51" [src/conv3.cpp:72]   --->   Operation 2879 'add' 'add_ln72_387' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : [1/1] (1.31ns)   --->   Input mux for Operation 2880 '%add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1'
ST_74 : Operation 2880 [4/4] (5.11ns)   --->   "%add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1" [src/conv3.cpp:72]   --->   Operation 2880 'fadd' 'add57_7_0_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2881 [1/3] (7.01ns)   --->   "%mul50_5_1_2 = fmul i32 %bitcast_ln72_61, i32 %input_fm_buffer_load_61" [src/conv3.cpp:72]   --->   Operation 2881 'fmul' 'mul50_5_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2882 [2/3] (7.01ns)   --->   "%mul50_6_1_2 = fmul i32 %bitcast_ln72_62, i32 %input_fm_buffer_load_62" [src/conv3.cpp:72]   --->   Operation 2882 'fmul' 'mul50_6_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2883 [1/1] (0.00ns)   --->   "%bitcast_ln72_63 = bitcast i32 %gmem_addr_65_read" [src/conv3.cpp:72]   --->   Operation 2883 'bitcast' 'bitcast_ln72_63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_74 : [1/1] (1.31ns)   --->   Input mux for Operation 2884 '%mul50_7_1_2 = fmul i32 %bitcast_ln72_63, i32 %input_fm_buffer_load_63'
ST_74 : Operation 2884 [3/3] (5.69ns)   --->   "%mul50_7_1_2 = fmul i32 %bitcast_ln72_63, i32 %input_fm_buffer_load_63" [src/conv3.cpp:72]   --->   Operation 2884 'fmul' 'mul50_7_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2885 [1/1] (7.30ns)   --->   "%gmem_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_66" [src/conv3.cpp:72]   --->   Operation 2885 'read' 'gmem_addr_66_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2886 [1/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [src/conv3.cpp:72]   --->   Operation 2886 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2887 [2/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2887 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2888 [3/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2888 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2889 [4/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2889 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2890 [5/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2890 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2891 [6/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 2891 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2892 [7/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 2892 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2893 [8/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 2893 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2894 [1/1] (0.79ns)   --->   "%add_ln72_334 = add i11 %add_ln72_304, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2894 'add' 'add_ln72_334' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2895 [1/1] (0.00ns)   --->   "%zext_ln72_175 = zext i11 %add_ln72_334" [src/conv3.cpp:72]   --->   Operation 2895 'zext' 'zext_ln72_175' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_74 : Operation 2896 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_146 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_175" [src/conv3.cpp:72]   --->   Operation 2896 'getelementptr' 'input_fm_buffer_addr_146' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_74 : Operation 2897 [1/1] (0.79ns)   --->   "%add_ln72_335 = add i11 %add_ln72_306, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2897 'add' 'add_ln72_335' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln72_176 = zext i11 %add_ln72_335" [src/conv3.cpp:72]   --->   Operation 2898 'zext' 'zext_ln72_176' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_74 : Operation 2899 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_147 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_176" [src/conv3.cpp:72]   --->   Operation 2899 'getelementptr' 'input_fm_buffer_addr_147' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_74 : Operation 2900 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_144 = load i12 %input_fm_buffer_addr_144" [src/conv3.cpp:72]   --->   Operation 2900 'load' 'input_fm_buffer_load_144' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_74 : Operation 2901 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_145 = load i12 %input_fm_buffer_addr_145" [src/conv3.cpp:72]   --->   Operation 2901 'load' 'input_fm_buffer_load_145' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_74 : Operation 2902 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_146 = load i12 %input_fm_buffer_addr_146" [src/conv3.cpp:72]   --->   Operation 2902 'load' 'input_fm_buffer_load_146' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_74 : Operation 2903 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_147 = load i12 %input_fm_buffer_addr_147" [src/conv3.cpp:72]   --->   Operation 2903 'load' 'input_fm_buffer_load_147' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 2904 [3/4] (6.43ns)   --->   "%add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1" [src/conv3.cpp:72]   --->   Operation 2904 'fadd' 'add57_7_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2905 [1/3] (7.01ns)   --->   "%mul50_6_1_2 = fmul i32 %bitcast_ln72_62, i32 %input_fm_buffer_load_62" [src/conv3.cpp:72]   --->   Operation 2905 'fmul' 'mul50_6_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2906 [2/3] (7.01ns)   --->   "%mul50_7_1_2 = fmul i32 %bitcast_ln72_63, i32 %input_fm_buffer_load_63" [src/conv3.cpp:72]   --->   Operation 2906 'fmul' 'mul50_7_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2907 [1/1] (0.00ns)   --->   "%bitcast_ln72_64 = bitcast i32 %gmem_addr_66_read" [src/conv3.cpp:72]   --->   Operation 2907 'bitcast' 'bitcast_ln72_64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_75 : [1/1] (1.31ns)   --->   Input mux for Operation 2908 '%mul_1_3 = fmul i32 %bitcast_ln72_64, i32 %input_fm_buffer_load_64'
ST_75 : Operation 2908 [3/3] (5.69ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln72_64, i32 %input_fm_buffer_load_64" [src/conv3.cpp:72]   --->   Operation 2908 'fmul' 'mul_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2909 [1/1] (7.30ns)   --->   "%gmem_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_67" [src/conv3.cpp:72]   --->   Operation 2909 'read' 'gmem_addr_67_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2910 [1/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [src/conv3.cpp:72]   --->   Operation 2910 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2911 [2/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2911 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2912 [3/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2912 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2913 [4/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2913 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2914 [5/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 2914 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2915 [6/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 2915 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2916 [7/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 2916 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2917 [8/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 2917 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2918 [1/1] (0.80ns)   --->   "%add_ln72_336 = add i12 %add_ln72_308, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 2918 'add' 'add_ln72_336' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln72_177 = zext i12 %add_ln72_336" [src/conv3.cpp:72]   --->   Operation 2919 'zext' 'zext_ln72_177' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_75 : Operation 2920 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_148 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_177" [src/conv3.cpp:72]   --->   Operation 2920 'getelementptr' 'input_fm_buffer_addr_148' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_75 : Operation 2921 [1/1] (0.80ns)   --->   "%add_ln72_337 = add i12 %add_ln72_310, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 2921 'add' 'add_ln72_337' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln72_178 = zext i12 %add_ln72_337" [src/conv3.cpp:72]   --->   Operation 2922 'zext' 'zext_ln72_178' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_75 : Operation 2923 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_149 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_178" [src/conv3.cpp:72]   --->   Operation 2923 'getelementptr' 'input_fm_buffer_addr_149' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_75 : Operation 2924 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_146 = load i12 %input_fm_buffer_addr_146" [src/conv3.cpp:72]   --->   Operation 2924 'load' 'input_fm_buffer_load_146' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_75 : Operation 2925 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_147 = load i12 %input_fm_buffer_addr_147" [src/conv3.cpp:72]   --->   Operation 2925 'load' 'input_fm_buffer_load_147' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_75 : Operation 2926 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_148 = load i12 %input_fm_buffer_addr_148" [src/conv3.cpp:72]   --->   Operation 2926 'load' 'input_fm_buffer_load_148' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_75 : Operation 2927 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_149 = load i12 %input_fm_buffer_addr_149" [src/conv3.cpp:72]   --->   Operation 2927 'load' 'input_fm_buffer_load_149' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 2928 [2/4] (6.43ns)   --->   "%add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1" [src/conv3.cpp:72]   --->   Operation 2928 'fadd' 'add57_7_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2929 [1/3] (7.01ns)   --->   "%mul50_7_1_2 = fmul i32 %bitcast_ln72_63, i32 %input_fm_buffer_load_63" [src/conv3.cpp:72]   --->   Operation 2929 'fmul' 'mul50_7_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2930 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln72_64, i32 %input_fm_buffer_load_64" [src/conv3.cpp:72]   --->   Operation 2930 'fmul' 'mul_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2931 [1/1] (0.00ns)   --->   "%bitcast_ln72_65 = bitcast i32 %gmem_addr_67_read" [src/conv3.cpp:72]   --->   Operation 2931 'bitcast' 'bitcast_ln72_65' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_76 : [1/1] (1.31ns)   --->   Input mux for Operation 2932 '%mul50_1_1_3 = fmul i32 %bitcast_ln72_65, i32 %input_fm_buffer_load_65'
ST_76 : Operation 2932 [3/3] (5.69ns)   --->   "%mul50_1_1_3 = fmul i32 %bitcast_ln72_65, i32 %input_fm_buffer_load_65" [src/conv3.cpp:72]   --->   Operation 2932 'fmul' 'mul50_1_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2933 [1/1] (7.30ns)   --->   "%gmem_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_68" [src/conv3.cpp:72]   --->   Operation 2933 'read' 'gmem_addr_68_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2934 [1/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [src/conv3.cpp:72]   --->   Operation 2934 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2935 [2/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2935 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2936 [3/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2936 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2937 [4/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 2937 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2938 [5/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 2938 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2939 [6/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 2939 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2940 [7/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 2940 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2941 [8/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 2941 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2942 [1/1] (0.80ns)   --->   "%add_ln72_338 = add i12 %add_ln72_312, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 2942 'add' 'add_ln72_338' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2943 [1/1] (0.00ns)   --->   "%zext_ln72_179 = zext i12 %add_ln72_338" [src/conv3.cpp:72]   --->   Operation 2943 'zext' 'zext_ln72_179' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_76 : Operation 2944 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_150 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_179" [src/conv3.cpp:72]   --->   Operation 2944 'getelementptr' 'input_fm_buffer_addr_150' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_76 : Operation 2945 [1/1] (0.79ns)   --->   "%add_ln72_339 = add i11 %add_ln72_314, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 2945 'add' 'add_ln72_339' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln72_183 = sext i11 %add_ln72_339" [src/conv3.cpp:72]   --->   Operation 2946 'sext' 'sext_ln72_183' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_76 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln72_180 = zext i12 %sext_ln72_183" [src/conv3.cpp:72]   --->   Operation 2947 'zext' 'zext_ln72_180' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_76 : Operation 2948 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_151 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_180" [src/conv3.cpp:72]   --->   Operation 2948 'getelementptr' 'input_fm_buffer_addr_151' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_76 : Operation 2949 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_148 = load i12 %input_fm_buffer_addr_148" [src/conv3.cpp:72]   --->   Operation 2949 'load' 'input_fm_buffer_load_148' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_76 : Operation 2950 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_149 = load i12 %input_fm_buffer_addr_149" [src/conv3.cpp:72]   --->   Operation 2950 'load' 'input_fm_buffer_load_149' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_76 : Operation 2951 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_150 = load i12 %input_fm_buffer_addr_150" [src/conv3.cpp:72]   --->   Operation 2951 'load' 'input_fm_buffer_load_150' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_76 : Operation 2952 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_151 = load i12 %input_fm_buffer_addr_151" [src/conv3.cpp:72]   --->   Operation 2952 'load' 'input_fm_buffer_load_151' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 2953 [1/4] (6.43ns)   --->   "%add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1" [src/conv3.cpp:72]   --->   Operation 2953 'fadd' 'add57_7_0_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2954 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln72_64, i32 %input_fm_buffer_load_64" [src/conv3.cpp:72]   --->   Operation 2954 'fmul' 'mul_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2955 [2/3] (7.01ns)   --->   "%mul50_1_1_3 = fmul i32 %bitcast_ln72_65, i32 %input_fm_buffer_load_65" [src/conv3.cpp:72]   --->   Operation 2955 'fmul' 'mul50_1_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2956 [1/1] (0.00ns)   --->   "%bitcast_ln72_66 = bitcast i32 %gmem_addr_68_read" [src/conv3.cpp:72]   --->   Operation 2956 'bitcast' 'bitcast_ln72_66' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_77 : [1/1] (1.31ns)   --->   Input mux for Operation 2957 '%mul50_2_1_3 = fmul i32 %bitcast_ln72_66, i32 %input_fm_buffer_load_66'
ST_77 : Operation 2957 [3/3] (5.69ns)   --->   "%mul50_2_1_3 = fmul i32 %bitcast_ln72_66, i32 %input_fm_buffer_load_66" [src/conv3.cpp:72]   --->   Operation 2957 'fmul' 'mul50_2_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2958 [1/1] (7.30ns)   --->   "%gmem_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_69" [src/conv3.cpp:72]   --->   Operation 2958 'read' 'gmem_addr_69_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2959 [1/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [src/conv3.cpp:72]   --->   Operation 2959 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2960 [2/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2960 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2961 [3/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 2961 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2962 [4/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 2962 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2963 [5/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 2963 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2964 [6/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 2964 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2965 [7/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 2965 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2966 [8/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 2966 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2967 [1/1] (0.00ns)   --->   "%zext_ln72_181 = zext i10 %add_ln72_340" [src/conv3.cpp:72]   --->   Operation 2967 'zext' 'zext_ln72_181' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_77 : Operation 2968 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_152 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_181" [src/conv3.cpp:72]   --->   Operation 2968 'getelementptr' 'input_fm_buffer_addr_152' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_77 : Operation 2969 [1/1] (0.79ns)   --->   "%add_ln72_341 = add i11 %add_ln72_302, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2969 'add' 'add_ln72_341' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2970 [1/1] (0.00ns)   --->   "%zext_ln72_182 = zext i11 %add_ln72_341" [src/conv3.cpp:72]   --->   Operation 2970 'zext' 'zext_ln72_182' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_77 : Operation 2971 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_153 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_182" [src/conv3.cpp:72]   --->   Operation 2971 'getelementptr' 'input_fm_buffer_addr_153' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_77 : Operation 2972 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_150 = load i12 %input_fm_buffer_addr_150" [src/conv3.cpp:72]   --->   Operation 2972 'load' 'input_fm_buffer_load_150' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_77 : Operation 2973 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_151 = load i12 %input_fm_buffer_addr_151" [src/conv3.cpp:72]   --->   Operation 2973 'load' 'input_fm_buffer_load_151' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_77 : Operation 2974 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_152 = load i12 %input_fm_buffer_addr_152" [src/conv3.cpp:72]   --->   Operation 2974 'load' 'input_fm_buffer_load_152' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_77 : Operation 2975 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_153 = load i12 %input_fm_buffer_addr_153" [src/conv3.cpp:72]   --->   Operation 2975 'load' 'input_fm_buffer_load_153' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : [1/1] (1.31ns)   --->   Input mux for Operation 2976 '%add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2'
ST_78 : Operation 2976 [4/4] (5.11ns)   --->   "%add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2" [src/conv3.cpp:72]   --->   Operation 2976 'fadd' 'add_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2977 [1/3] (7.01ns)   --->   "%mul50_1_1_3 = fmul i32 %bitcast_ln72_65, i32 %input_fm_buffer_load_65" [src/conv3.cpp:72]   --->   Operation 2977 'fmul' 'mul50_1_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2978 [2/3] (7.01ns)   --->   "%mul50_2_1_3 = fmul i32 %bitcast_ln72_66, i32 %input_fm_buffer_load_66" [src/conv3.cpp:72]   --->   Operation 2978 'fmul' 'mul50_2_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2979 [1/1] (0.00ns)   --->   "%bitcast_ln72_67 = bitcast i32 %gmem_addr_69_read" [src/conv3.cpp:72]   --->   Operation 2979 'bitcast' 'bitcast_ln72_67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_78 : [1/1] (1.31ns)   --->   Input mux for Operation 2980 '%mul50_3_1_3 = fmul i32 %bitcast_ln72_67, i32 %input_fm_buffer_load_67'
ST_78 : Operation 2980 [3/3] (5.69ns)   --->   "%mul50_3_1_3 = fmul i32 %bitcast_ln72_67, i32 %input_fm_buffer_load_67" [src/conv3.cpp:72]   --->   Operation 2980 'fmul' 'mul50_3_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2981 [1/1] (7.30ns)   --->   "%gmem_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_70" [src/conv3.cpp:72]   --->   Operation 2981 'read' 'gmem_addr_70_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2982 [1/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [src/conv3.cpp:72]   --->   Operation 2982 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2983 [2/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 2983 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2984 [3/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 2984 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2985 [4/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 2985 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2986 [5/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 2986 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2987 [6/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 2987 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2988 [7/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 2988 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2989 [8/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 2989 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2990 [1/1] (0.79ns)   --->   "%add_ln72_342 = add i11 %add_ln72_304, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2990 'add' 'add_ln72_342' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2991 [1/1] (0.00ns)   --->   "%zext_ln72_183 = zext i11 %add_ln72_342" [src/conv3.cpp:72]   --->   Operation 2991 'zext' 'zext_ln72_183' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_78 : Operation 2992 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_154 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_183" [src/conv3.cpp:72]   --->   Operation 2992 'getelementptr' 'input_fm_buffer_addr_154' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_78 : Operation 2993 [1/1] (0.79ns)   --->   "%add_ln72_343 = add i11 %add_ln72_306, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 2993 'add' 'add_ln72_343' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln72_184 = zext i11 %add_ln72_343" [src/conv3.cpp:72]   --->   Operation 2994 'zext' 'zext_ln72_184' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_78 : Operation 2995 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_155 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_184" [src/conv3.cpp:72]   --->   Operation 2995 'getelementptr' 'input_fm_buffer_addr_155' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_78 : Operation 2996 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_152 = load i12 %input_fm_buffer_addr_152" [src/conv3.cpp:72]   --->   Operation 2996 'load' 'input_fm_buffer_load_152' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_78 : Operation 2997 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_153 = load i12 %input_fm_buffer_addr_153" [src/conv3.cpp:72]   --->   Operation 2997 'load' 'input_fm_buffer_load_153' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_78 : Operation 2998 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_154 = load i12 %input_fm_buffer_addr_154" [src/conv3.cpp:72]   --->   Operation 2998 'load' 'input_fm_buffer_load_154' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_78 : Operation 2999 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_155 = load i12 %input_fm_buffer_addr_155" [src/conv3.cpp:72]   --->   Operation 2999 'load' 'input_fm_buffer_load_155' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 3000 [3/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2" [src/conv3.cpp:72]   --->   Operation 3000 'fadd' 'add_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3001 [1/3] (7.01ns)   --->   "%mul50_2_1_3 = fmul i32 %bitcast_ln72_66, i32 %input_fm_buffer_load_66" [src/conv3.cpp:72]   --->   Operation 3001 'fmul' 'mul50_2_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3002 [2/3] (7.01ns)   --->   "%mul50_3_1_3 = fmul i32 %bitcast_ln72_67, i32 %input_fm_buffer_load_67" [src/conv3.cpp:72]   --->   Operation 3002 'fmul' 'mul50_3_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3003 [1/1] (0.00ns)   --->   "%bitcast_ln72_68 = bitcast i32 %gmem_addr_70_read" [src/conv3.cpp:72]   --->   Operation 3003 'bitcast' 'bitcast_ln72_68' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_79 : [1/1] (1.31ns)   --->   Input mux for Operation 3004 '%mul50_4_1_3 = fmul i32 %bitcast_ln72_68, i32 %input_fm_buffer_load_68'
ST_79 : Operation 3004 [3/3] (5.69ns)   --->   "%mul50_4_1_3 = fmul i32 %bitcast_ln72_68, i32 %input_fm_buffer_load_68" [src/conv3.cpp:72]   --->   Operation 3004 'fmul' 'mul50_4_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3005 [1/1] (7.30ns)   --->   "%gmem_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_71" [src/conv3.cpp:72]   --->   Operation 3005 'read' 'gmem_addr_71_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3006 [1/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [src/conv3.cpp:72]   --->   Operation 3006 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3007 [2/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 3007 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3008 [3/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 3008 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3009 [4/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 3009 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3010 [5/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 3010 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3011 [6/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 3011 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3012 [7/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 3012 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3013 [8/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3013 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3014 [1/1] (0.80ns)   --->   "%add_ln72_344 = add i12 %add_ln72_308, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 3014 'add' 'add_ln72_344' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln72_185 = zext i12 %add_ln72_344" [src/conv3.cpp:72]   --->   Operation 3015 'zext' 'zext_ln72_185' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_79 : Operation 3016 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_156 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_185" [src/conv3.cpp:72]   --->   Operation 3016 'getelementptr' 'input_fm_buffer_addr_156' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_79 : Operation 3017 [1/1] (0.80ns)   --->   "%add_ln72_345 = add i12 %add_ln72_310, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 3017 'add' 'add_ln72_345' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln72_186 = zext i12 %add_ln72_345" [src/conv3.cpp:72]   --->   Operation 3018 'zext' 'zext_ln72_186' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_79 : Operation 3019 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_157 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_186" [src/conv3.cpp:72]   --->   Operation 3019 'getelementptr' 'input_fm_buffer_addr_157' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_79 : Operation 3020 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_154 = load i12 %input_fm_buffer_addr_154" [src/conv3.cpp:72]   --->   Operation 3020 'load' 'input_fm_buffer_load_154' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_79 : Operation 3021 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_155 = load i12 %input_fm_buffer_addr_155" [src/conv3.cpp:72]   --->   Operation 3021 'load' 'input_fm_buffer_load_155' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_79 : Operation 3022 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_156 = load i12 %input_fm_buffer_addr_156" [src/conv3.cpp:72]   --->   Operation 3022 'load' 'input_fm_buffer_load_156' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_79 : Operation 3023 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_157 = load i12 %input_fm_buffer_addr_157" [src/conv3.cpp:72]   --->   Operation 3023 'load' 'input_fm_buffer_load_157' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 3024 [2/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2" [src/conv3.cpp:72]   --->   Operation 3024 'fadd' 'add_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3025 [1/3] (7.01ns)   --->   "%mul50_3_1_3 = fmul i32 %bitcast_ln72_67, i32 %input_fm_buffer_load_67" [src/conv3.cpp:72]   --->   Operation 3025 'fmul' 'mul50_3_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3026 [2/3] (7.01ns)   --->   "%mul50_4_1_3 = fmul i32 %bitcast_ln72_68, i32 %input_fm_buffer_load_68" [src/conv3.cpp:72]   --->   Operation 3026 'fmul' 'mul50_4_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3027 [1/1] (0.00ns)   --->   "%bitcast_ln72_69 = bitcast i32 %gmem_addr_71_read" [src/conv3.cpp:72]   --->   Operation 3027 'bitcast' 'bitcast_ln72_69' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_80 : [1/1] (1.31ns)   --->   Input mux for Operation 3028 '%mul50_5_1_3 = fmul i32 %bitcast_ln72_69, i32 %input_fm_buffer_load_69'
ST_80 : Operation 3028 [3/3] (5.69ns)   --->   "%mul50_5_1_3 = fmul i32 %bitcast_ln72_69, i32 %input_fm_buffer_load_69" [src/conv3.cpp:72]   --->   Operation 3028 'fmul' 'mul50_5_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3029 [1/1] (7.30ns)   --->   "%gmem_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_72" [src/conv3.cpp:72]   --->   Operation 3029 'read' 'gmem_addr_72_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3030 [1/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [src/conv3.cpp:72]   --->   Operation 3030 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3031 [2/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 3031 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3032 [3/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 3032 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3033 [4/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 3033 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3034 [5/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 3034 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3035 [6/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 3035 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3036 [7/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3036 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3037 [8/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3037 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3038 [1/1] (0.80ns)   --->   "%add_ln72_346 = add i12 %add_ln72_312, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 3038 'add' 'add_ln72_346' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln72_187 = zext i12 %add_ln72_346" [src/conv3.cpp:72]   --->   Operation 3039 'zext' 'zext_ln72_187' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_80 : Operation 3040 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_158 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_187" [src/conv3.cpp:72]   --->   Operation 3040 'getelementptr' 'input_fm_buffer_addr_158' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_80 : Operation 3041 [1/1] (0.79ns)   --->   "%add_ln72_347 = add i11 %add_ln72_314, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 3041 'add' 'add_ln72_347' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln72_184 = sext i11 %add_ln72_347" [src/conv3.cpp:72]   --->   Operation 3042 'sext' 'sext_ln72_184' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_80 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln72_188 = zext i12 %sext_ln72_184" [src/conv3.cpp:72]   --->   Operation 3043 'zext' 'zext_ln72_188' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_80 : Operation 3044 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_159 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_188" [src/conv3.cpp:72]   --->   Operation 3044 'getelementptr' 'input_fm_buffer_addr_159' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_80 : Operation 3045 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_156 = load i12 %input_fm_buffer_addr_156" [src/conv3.cpp:72]   --->   Operation 3045 'load' 'input_fm_buffer_load_156' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_80 : Operation 3046 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_157 = load i12 %input_fm_buffer_addr_157" [src/conv3.cpp:72]   --->   Operation 3046 'load' 'input_fm_buffer_load_157' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_80 : Operation 3047 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_158 = load i12 %input_fm_buffer_addr_158" [src/conv3.cpp:72]   --->   Operation 3047 'load' 'input_fm_buffer_load_158' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_80 : Operation 3048 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_159 = load i12 %input_fm_buffer_addr_159" [src/conv3.cpp:72]   --->   Operation 3048 'load' 'input_fm_buffer_load_159' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 3049 [1/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2" [src/conv3.cpp:72]   --->   Operation 3049 'fadd' 'add_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3050 [1/3] (7.01ns)   --->   "%mul50_4_1_3 = fmul i32 %bitcast_ln72_68, i32 %input_fm_buffer_load_68" [src/conv3.cpp:72]   --->   Operation 3050 'fmul' 'mul50_4_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3051 [2/3] (7.01ns)   --->   "%mul50_5_1_3 = fmul i32 %bitcast_ln72_69, i32 %input_fm_buffer_load_69" [src/conv3.cpp:72]   --->   Operation 3051 'fmul' 'mul50_5_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3052 [1/1] (0.00ns)   --->   "%bitcast_ln72_70 = bitcast i32 %gmem_addr_72_read" [src/conv3.cpp:72]   --->   Operation 3052 'bitcast' 'bitcast_ln72_70' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_81 : [1/1] (1.31ns)   --->   Input mux for Operation 3053 '%mul50_6_1_3 = fmul i32 %bitcast_ln72_70, i32 %input_fm_buffer_load_70'
ST_81 : Operation 3053 [3/3] (5.69ns)   --->   "%mul50_6_1_3 = fmul i32 %bitcast_ln72_70, i32 %input_fm_buffer_load_70" [src/conv3.cpp:72]   --->   Operation 3053 'fmul' 'mul50_6_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3054 [1/1] (7.30ns)   --->   "%gmem_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_73" [src/conv3.cpp:72]   --->   Operation 3054 'read' 'gmem_addr_73_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3055 [1/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [src/conv3.cpp:72]   --->   Operation 3055 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3056 [2/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 3056 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3057 [3/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 3057 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3058 [4/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 3058 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3059 [5/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 3059 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3060 [6/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3060 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3061 [7/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3061 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3062 [8/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3062 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3063 [1/1] (1.08ns)   --->   "%empty_78 = add i64 %empty_61, i64 40"   --->   Operation 3063 'add' 'empty_78' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln63_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_78, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3064 'partselect' 'trunc_ln63_15' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_81 : Operation 3065 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_158 = load i12 %input_fm_buffer_addr_158" [src/conv3.cpp:72]   --->   Operation 3065 'load' 'input_fm_buffer_load_158' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_81 : Operation 3066 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_159 = load i12 %input_fm_buffer_addr_159" [src/conv3.cpp:72]   --->   Operation 3066 'load' 'input_fm_buffer_load_159' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_81 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln72_191 = zext i10 %mul_ln72_4" [src/conv3.cpp:72]   --->   Operation 3067 'zext' 'zext_ln72_191' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_81 : Operation 3068 [1/1] (0.78ns)   --->   "%add_ln72_348 = add i10 %mul_ln72_4, i10 %zext_ln72_7" [src/conv3.cpp:72]   --->   Operation 3068 'add' 'add_ln72_348' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln72_192 = zext i10 %add_ln72_348" [src/conv3.cpp:72]   --->   Operation 3069 'zext' 'zext_ln72_192' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_81 : Operation 3070 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_160 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_192" [src/conv3.cpp:72]   --->   Operation 3070 'getelementptr' 'input_fm_buffer_addr_160' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_81 : Operation 3071 [1/1] (0.78ns)   --->   "%add_ln72_349 = add i11 %zext_ln72_191, i11 441" [src/conv3.cpp:72]   --->   Operation 3071 'add' 'add_ln72_349' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3072 [1/1] (0.79ns)   --->   "%add_ln72_350 = add i11 %add_ln72_349, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 3072 'add' 'add_ln72_350' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln72_193 = zext i11 %add_ln72_350" [src/conv3.cpp:72]   --->   Operation 3073 'zext' 'zext_ln72_193' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_81 : Operation 3074 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_161 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_193" [src/conv3.cpp:72]   --->   Operation 3074 'getelementptr' 'input_fm_buffer_addr_161' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_81 : Operation 3075 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_160 = load i12 %input_fm_buffer_addr_160" [src/conv3.cpp:72]   --->   Operation 3075 'load' 'input_fm_buffer_load_160' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_81 : Operation 3076 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_161 = load i12 %input_fm_buffer_addr_161" [src/conv3.cpp:72]   --->   Operation 3076 'load' 'input_fm_buffer_load_161' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : [1/1] (1.31ns)   --->   Input mux for Operation 3077 '%add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2'
ST_82 : Operation 3077 [4/4] (5.11ns)   --->   "%add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2" [src/conv3.cpp:72]   --->   Operation 3077 'fadd' 'add57_1_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3078 [1/3] (7.01ns)   --->   "%mul50_5_1_3 = fmul i32 %bitcast_ln72_69, i32 %input_fm_buffer_load_69" [src/conv3.cpp:72]   --->   Operation 3078 'fmul' 'mul50_5_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3079 [2/3] (7.01ns)   --->   "%mul50_6_1_3 = fmul i32 %bitcast_ln72_70, i32 %input_fm_buffer_load_70" [src/conv3.cpp:72]   --->   Operation 3079 'fmul' 'mul50_6_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3080 [1/1] (0.00ns)   --->   "%bitcast_ln72_71 = bitcast i32 %gmem_addr_73_read" [src/conv3.cpp:72]   --->   Operation 3080 'bitcast' 'bitcast_ln72_71' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : [1/1] (1.31ns)   --->   Input mux for Operation 3081 '%mul50_7_1_3 = fmul i32 %bitcast_ln72_71, i32 %input_fm_buffer_load_71'
ST_82 : Operation 3081 [3/3] (5.69ns)   --->   "%mul50_7_1_3 = fmul i32 %bitcast_ln72_71, i32 %input_fm_buffer_load_71" [src/conv3.cpp:72]   --->   Operation 3081 'fmul' 'mul50_7_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3082 [1/1] (7.30ns)   --->   "%gmem_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_74" [src/conv3.cpp:72]   --->   Operation 3082 'read' 'gmem_addr_74_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3083 [1/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [src/conv3.cpp:72]   --->   Operation 3083 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3084 [2/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 3084 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3085 [3/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 3085 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3086 [4/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 3086 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3087 [5/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3087 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3088 [6/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3088 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3089 [7/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3089 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3090 [1/1] (1.08ns)   --->   "%empty_77 = add i64 %empty_60, i64 40"   --->   Operation 3090 'add' 'empty_77' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln63_16 = sext i62 %trunc_ln63_15" [src/conv3.cpp:63]   --->   Operation 3091 'sext' 'sext_ln63_16' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : Operation 3092 [1/1] (0.00ns)   --->   "%trunc_ln63_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_77, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3092 'partselect' 'trunc_ln63_16' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : Operation 3093 [1/1] (0.00ns)   --->   "%gmem_addr_82 = getelementptr i32 %gmem, i64 %sext_ln63_16" [src/conv3.cpp:72]   --->   Operation 3093 'getelementptr' 'gmem_addr_82' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : Operation 3094 [8/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3094 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3095 [1/1] (0.79ns)   --->   "%add_ln72_351 = add i11 %zext_ln72_191, i11 882" [src/conv3.cpp:72]   --->   Operation 3095 'add' 'add_ln72_351' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3096 [1/1] (0.79ns)   --->   "%add_ln72_352 = add i11 %add_ln72_351, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 3096 'add' 'add_ln72_352' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln72_194 = zext i11 %add_ln72_352" [src/conv3.cpp:72]   --->   Operation 3097 'zext' 'zext_ln72_194' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : Operation 3098 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_162 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_194" [src/conv3.cpp:72]   --->   Operation 3098 'getelementptr' 'input_fm_buffer_addr_162' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : Operation 3099 [1/1] (0.79ns)   --->   "%add_ln72_353 = add i11 %zext_ln72_191, i11 1323" [src/conv3.cpp:72]   --->   Operation 3099 'add' 'add_ln72_353' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3100 [1/1] (0.79ns)   --->   "%add_ln72_354 = add i11 %add_ln72_353, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 3100 'add' 'add_ln72_354' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln72_195 = zext i11 %add_ln72_354" [src/conv3.cpp:72]   --->   Operation 3101 'zext' 'zext_ln72_195' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : Operation 3102 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_163 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_195" [src/conv3.cpp:72]   --->   Operation 3102 'getelementptr' 'input_fm_buffer_addr_163' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_82 : Operation 3103 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_160 = load i12 %input_fm_buffer_addr_160" [src/conv3.cpp:72]   --->   Operation 3103 'load' 'input_fm_buffer_load_160' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_82 : Operation 3104 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_161 = load i12 %input_fm_buffer_addr_161" [src/conv3.cpp:72]   --->   Operation 3104 'load' 'input_fm_buffer_load_161' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_82 : Operation 3105 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_162 = load i12 %input_fm_buffer_addr_162" [src/conv3.cpp:72]   --->   Operation 3105 'load' 'input_fm_buffer_load_162' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_82 : Operation 3106 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_163 = load i12 %input_fm_buffer_addr_163" [src/conv3.cpp:72]   --->   Operation 3106 'load' 'input_fm_buffer_load_163' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 3107 [3/4] (6.43ns)   --->   "%add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2" [src/conv3.cpp:72]   --->   Operation 3107 'fadd' 'add57_1_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3108 [1/3] (7.01ns)   --->   "%mul50_6_1_3 = fmul i32 %bitcast_ln72_70, i32 %input_fm_buffer_load_70" [src/conv3.cpp:72]   --->   Operation 3108 'fmul' 'mul50_6_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3109 [2/3] (7.01ns)   --->   "%mul50_7_1_3 = fmul i32 %bitcast_ln72_71, i32 %input_fm_buffer_load_71" [src/conv3.cpp:72]   --->   Operation 3109 'fmul' 'mul50_7_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3110 [1/1] (0.00ns)   --->   "%bitcast_ln72_72 = bitcast i32 %gmem_addr_74_read" [src/conv3.cpp:72]   --->   Operation 3110 'bitcast' 'bitcast_ln72_72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : [1/1] (1.31ns)   --->   Input mux for Operation 3111 '%mul_1_4 = fmul i32 %bitcast_ln72_72, i32 %input_fm_buffer_load_72'
ST_83 : Operation 3111 [3/3] (5.69ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln72_72, i32 %input_fm_buffer_load_72" [src/conv3.cpp:72]   --->   Operation 3111 'fmul' 'mul_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3112 [1/1] (7.30ns)   --->   "%gmem_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_75" [src/conv3.cpp:72]   --->   Operation 3112 'read' 'gmem_addr_75_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3113 [1/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [src/conv3.cpp:72]   --->   Operation 3113 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3114 [2/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 3114 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3115 [3/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 3115 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3116 [4/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3116 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3117 [5/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3117 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3118 [6/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3118 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3119 [1/1] (1.08ns)   --->   "%empty_76 = add i64 %empty_59, i64 40"   --->   Operation 3119 'add' 'empty_76' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln63_17 = sext i62 %trunc_ln63_16" [src/conv3.cpp:63]   --->   Operation 3120 'sext' 'sext_ln63_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3121 [1/1] (0.00ns)   --->   "%trunc_ln63_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3121 'partselect' 'trunc_ln63_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3122 [7/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3122 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3123 [1/1] (0.00ns)   --->   "%gmem_addr_83 = getelementptr i32 %gmem, i64 %sext_ln63_17" [src/conv3.cpp:72]   --->   Operation 3123 'getelementptr' 'gmem_addr_83' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3124 [8/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3124 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3125 [1/1] (0.00ns)   --->   "%zext_ln72_190 = zext i10 %mul_ln72_4" [src/conv3.cpp:72]   --->   Operation 3125 'zext' 'zext_ln72_190' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3126 [1/1] (0.80ns)   --->   "%add_ln72_355 = add i12 %zext_ln72_190, i12 1764" [src/conv3.cpp:72]   --->   Operation 3126 'add' 'add_ln72_355' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3127 [1/1] (0.80ns)   --->   "%add_ln72_356 = add i12 %add_ln72_355, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 3127 'add' 'add_ln72_356' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3128 [1/1] (0.00ns)   --->   "%zext_ln72_196 = zext i12 %add_ln72_356" [src/conv3.cpp:72]   --->   Operation 3128 'zext' 'zext_ln72_196' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3129 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_164 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_196" [src/conv3.cpp:72]   --->   Operation 3129 'getelementptr' 'input_fm_buffer_addr_164' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3130 [1/1] (0.80ns)   --->   "%add_ln72_357 = add i12 %zext_ln72_190, i12 2205" [src/conv3.cpp:72]   --->   Operation 3130 'add' 'add_ln72_357' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3131 [1/1] (0.80ns)   --->   "%add_ln72_358 = add i12 %add_ln72_357, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 3131 'add' 'add_ln72_358' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3132 [1/1] (0.00ns)   --->   "%zext_ln72_197 = zext i12 %add_ln72_358" [src/conv3.cpp:72]   --->   Operation 3132 'zext' 'zext_ln72_197' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3133 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_165 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_197" [src/conv3.cpp:72]   --->   Operation 3133 'getelementptr' 'input_fm_buffer_addr_165' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_83 : Operation 3134 [1/1] (0.78ns)   --->   "%add_ln72_363 = add i10 %mul_ln72_4, i10 %zext_ln72_18" [src/conv3.cpp:72]   --->   Operation 3134 'add' 'add_ln72_363' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3135 [1/1] (0.78ns)   --->   "%add_ln72_371 = add i10 %mul_ln72_4, i10 %zext_ln72_29" [src/conv3.cpp:72]   --->   Operation 3135 'add' 'add_ln72_371' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3136 [1/1] (0.78ns)   --->   "%add_ln72_379 = add i10 %mul_ln72_4, i10 %zext_ln72_40" [src/conv3.cpp:72]   --->   Operation 3136 'add' 'add_ln72_379' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3137 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_162 = load i12 %input_fm_buffer_addr_162" [src/conv3.cpp:72]   --->   Operation 3137 'load' 'input_fm_buffer_load_162' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_83 : Operation 3138 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_163 = load i12 %input_fm_buffer_addr_163" [src/conv3.cpp:72]   --->   Operation 3138 'load' 'input_fm_buffer_load_163' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_83 : Operation 3139 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_164 = load i12 %input_fm_buffer_addr_164" [src/conv3.cpp:72]   --->   Operation 3139 'load' 'input_fm_buffer_load_164' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_83 : Operation 3140 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_165 = load i12 %input_fm_buffer_addr_165" [src/conv3.cpp:72]   --->   Operation 3140 'load' 'input_fm_buffer_load_165' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 3141 [2/4] (6.43ns)   --->   "%add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2" [src/conv3.cpp:72]   --->   Operation 3141 'fadd' 'add57_1_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3142 [1/3] (7.01ns)   --->   "%mul50_7_1_3 = fmul i32 %bitcast_ln72_71, i32 %input_fm_buffer_load_71" [src/conv3.cpp:72]   --->   Operation 3142 'fmul' 'mul50_7_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3143 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln72_72, i32 %input_fm_buffer_load_72" [src/conv3.cpp:72]   --->   Operation 3143 'fmul' 'mul_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3144 [1/1] (0.00ns)   --->   "%bitcast_ln72_73 = bitcast i32 %gmem_addr_75_read" [src/conv3.cpp:72]   --->   Operation 3144 'bitcast' 'bitcast_ln72_73' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : [1/1] (1.31ns)   --->   Input mux for Operation 3145 '%mul50_1_1_4 = fmul i32 %bitcast_ln72_73, i32 %input_fm_buffer_load_73'
ST_84 : Operation 3145 [3/3] (5.69ns)   --->   "%mul50_1_1_4 = fmul i32 %bitcast_ln72_73, i32 %input_fm_buffer_load_73" [src/conv3.cpp:72]   --->   Operation 3145 'fmul' 'mul50_1_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3146 [1/1] (7.30ns)   --->   "%gmem_addr_76_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_76" [src/conv3.cpp:72]   --->   Operation 3146 'read' 'gmem_addr_76_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3147 [1/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [src/conv3.cpp:72]   --->   Operation 3147 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3148 [2/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 3148 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3149 [3/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3149 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3150 [4/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3150 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3151 [5/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3151 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3152 [1/1] (1.08ns)   --->   "%empty_75 = add i64 %empty_58, i64 40"   --->   Operation 3152 'add' 'empty_75' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i62 %trunc_ln63_17" [src/conv3.cpp:63]   --->   Operation 3153 'sext' 'sext_ln63_18' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3154 [1/1] (0.00ns)   --->   "%trunc_ln63_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3154 'partselect' 'trunc_ln63_18' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3155 [6/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3155 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3156 [7/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3156 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3157 [1/1] (0.00ns)   --->   "%gmem_addr_84 = getelementptr i32 %gmem, i64 %sext_ln63_18" [src/conv3.cpp:72]   --->   Operation 3157 'getelementptr' 'gmem_addr_84' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3158 [8/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3158 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3159 [1/1] (0.80ns)   --->   "%add_ln72_359 = add i12 %zext_ln72_190, i12 2646" [src/conv3.cpp:72]   --->   Operation 3159 'add' 'add_ln72_359' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3160 [1/1] (0.80ns)   --->   "%add_ln72_360 = add i12 %add_ln72_359, i12 %zext_ln72_5" [src/conv3.cpp:72]   --->   Operation 3160 'add' 'add_ln72_360' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln72_198 = zext i12 %add_ln72_360" [src/conv3.cpp:72]   --->   Operation 3161 'zext' 'zext_ln72_198' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3162 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_166 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_198" [src/conv3.cpp:72]   --->   Operation 3162 'getelementptr' 'input_fm_buffer_addr_166' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3163 [1/1] (0.79ns)   --->   "%add_ln72_361 = add i11 %zext_ln72_191, i11 1039" [src/conv3.cpp:72]   --->   Operation 3163 'add' 'add_ln72_361' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3164 [1/1] (0.79ns)   --->   "%add_ln72_362 = add i11 %add_ln72_361, i11 %zext_ln72_6" [src/conv3.cpp:72]   --->   Operation 3164 'add' 'add_ln72_362' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln72_185 = sext i11 %add_ln72_362" [src/conv3.cpp:72]   --->   Operation 3165 'sext' 'sext_ln72_185' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3166 [1/1] (0.00ns)   --->   "%zext_ln72_199 = zext i12 %sext_ln72_185" [src/conv3.cpp:72]   --->   Operation 3166 'zext' 'zext_ln72_199' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3167 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_167 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_199" [src/conv3.cpp:72]   --->   Operation 3167 'getelementptr' 'input_fm_buffer_addr_167' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_84 : Operation 3168 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_164 = load i12 %input_fm_buffer_addr_164" [src/conv3.cpp:72]   --->   Operation 3168 'load' 'input_fm_buffer_load_164' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_84 : Operation 3169 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_165 = load i12 %input_fm_buffer_addr_165" [src/conv3.cpp:72]   --->   Operation 3169 'load' 'input_fm_buffer_load_165' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_84 : Operation 3170 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_166 = load i12 %input_fm_buffer_addr_166" [src/conv3.cpp:72]   --->   Operation 3170 'load' 'input_fm_buffer_load_166' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_84 : Operation 3171 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_167 = load i12 %input_fm_buffer_addr_167" [src/conv3.cpp:72]   --->   Operation 3171 'load' 'input_fm_buffer_load_167' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 3172 [1/4] (6.43ns)   --->   "%add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2" [src/conv3.cpp:72]   --->   Operation 3172 'fadd' 'add57_1_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3173 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln72_72, i32 %input_fm_buffer_load_72" [src/conv3.cpp:72]   --->   Operation 3173 'fmul' 'mul_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3174 [2/3] (7.01ns)   --->   "%mul50_1_1_4 = fmul i32 %bitcast_ln72_73, i32 %input_fm_buffer_load_73" [src/conv3.cpp:72]   --->   Operation 3174 'fmul' 'mul50_1_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3175 [1/1] (0.00ns)   --->   "%bitcast_ln72_74 = bitcast i32 %gmem_addr_76_read" [src/conv3.cpp:72]   --->   Operation 3175 'bitcast' 'bitcast_ln72_74' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : [1/1] (1.31ns)   --->   Input mux for Operation 3176 '%mul50_2_1_4 = fmul i32 %bitcast_ln72_74, i32 %input_fm_buffer_load_74'
ST_85 : Operation 3176 [3/3] (5.69ns)   --->   "%mul50_2_1_4 = fmul i32 %bitcast_ln72_74, i32 %input_fm_buffer_load_74" [src/conv3.cpp:72]   --->   Operation 3176 'fmul' 'mul50_2_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3177 [1/1] (7.30ns)   --->   "%gmem_addr_77_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_77" [src/conv3.cpp:72]   --->   Operation 3177 'read' 'gmem_addr_77_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3178 [1/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1" [src/conv3.cpp:72]   --->   Operation 3178 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3179 [2/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3179 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3180 [3/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3180 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3181 [4/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3181 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3182 [1/1] (1.08ns)   --->   "%empty_74 = add i64 %empty_57, i64 40"   --->   Operation 3182 'add' 'empty_74' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln63_19 = sext i62 %trunc_ln63_18" [src/conv3.cpp:63]   --->   Operation 3183 'sext' 'sext_ln63_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : Operation 3184 [1/1] (0.00ns)   --->   "%trunc_ln63_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3184 'partselect' 'trunc_ln63_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : Operation 3185 [5/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3185 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3186 [6/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3186 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3187 [7/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3187 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3188 [1/1] (0.00ns)   --->   "%gmem_addr_85 = getelementptr i32 %gmem, i64 %sext_ln63_19" [src/conv3.cpp:72]   --->   Operation 3188 'getelementptr' 'gmem_addr_85' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : Operation 3189 [8/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3189 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3190 [1/1] (0.00ns)   --->   "%zext_ln72_200 = zext i10 %add_ln72_363" [src/conv3.cpp:72]   --->   Operation 3190 'zext' 'zext_ln72_200' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : Operation 3191 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_168 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_200" [src/conv3.cpp:72]   --->   Operation 3191 'getelementptr' 'input_fm_buffer_addr_168' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : Operation 3192 [1/1] (0.79ns)   --->   "%add_ln72_364 = add i11 %add_ln72_349, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 3192 'add' 'add_ln72_364' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3193 [1/1] (0.00ns)   --->   "%zext_ln72_201 = zext i11 %add_ln72_364" [src/conv3.cpp:72]   --->   Operation 3193 'zext' 'zext_ln72_201' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : Operation 3194 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_169 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_201" [src/conv3.cpp:72]   --->   Operation 3194 'getelementptr' 'input_fm_buffer_addr_169' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_85 : Operation 3195 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_166 = load i12 %input_fm_buffer_addr_166" [src/conv3.cpp:72]   --->   Operation 3195 'load' 'input_fm_buffer_load_166' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_85 : Operation 3196 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_167 = load i12 %input_fm_buffer_addr_167" [src/conv3.cpp:72]   --->   Operation 3196 'load' 'input_fm_buffer_load_167' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_85 : Operation 3197 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_168 = load i12 %input_fm_buffer_addr_168" [src/conv3.cpp:72]   --->   Operation 3197 'load' 'input_fm_buffer_load_168' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_85 : Operation 3198 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_169 = load i12 %input_fm_buffer_addr_169" [src/conv3.cpp:72]   --->   Operation 3198 'load' 'input_fm_buffer_load_169' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : [1/1] (1.31ns)   --->   Input mux for Operation 3199 '%add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2'
ST_86 : Operation 3199 [4/4] (5.11ns)   --->   "%add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2" [src/conv3.cpp:72]   --->   Operation 3199 'fadd' 'add57_2_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3200 [1/3] (7.01ns)   --->   "%mul50_1_1_4 = fmul i32 %bitcast_ln72_73, i32 %input_fm_buffer_load_73" [src/conv3.cpp:72]   --->   Operation 3200 'fmul' 'mul50_1_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3201 [2/3] (7.01ns)   --->   "%mul50_2_1_4 = fmul i32 %bitcast_ln72_74, i32 %input_fm_buffer_load_74" [src/conv3.cpp:72]   --->   Operation 3201 'fmul' 'mul50_2_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3202 [1/1] (0.00ns)   --->   "%bitcast_ln72_75 = bitcast i32 %gmem_addr_77_read" [src/conv3.cpp:72]   --->   Operation 3202 'bitcast' 'bitcast_ln72_75' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : [1/1] (1.31ns)   --->   Input mux for Operation 3203 '%mul50_3_1_4 = fmul i32 %bitcast_ln72_75, i32 %input_fm_buffer_load_75'
ST_86 : Operation 3203 [3/3] (5.69ns)   --->   "%mul50_3_1_4 = fmul i32 %bitcast_ln72_75, i32 %input_fm_buffer_load_75" [src/conv3.cpp:72]   --->   Operation 3203 'fmul' 'mul50_3_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3204 [1/1] (7.30ns)   --->   "%gmem_addr_78_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_78" [src/conv3.cpp:72]   --->   Operation 3204 'read' 'gmem_addr_78_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3205 [1/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1" [src/conv3.cpp:72]   --->   Operation 3205 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3206 [2/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3206 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3207 [3/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3207 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3208 [1/1] (1.08ns)   --->   "%empty_73 = add i64 %empty_56, i64 40"   --->   Operation 3208 'add' 'empty_73' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i62 %trunc_ln63_19" [src/conv3.cpp:63]   --->   Operation 3209 'sext' 'sext_ln63_20' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : Operation 3210 [1/1] (0.00ns)   --->   "%trunc_ln63_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3210 'partselect' 'trunc_ln63_20' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : Operation 3211 [4/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3211 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3212 [5/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3212 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3213 [6/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3213 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3214 [7/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3214 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3215 [1/1] (0.00ns)   --->   "%gmem_addr_86 = getelementptr i32 %gmem, i64 %sext_ln63_20" [src/conv3.cpp:72]   --->   Operation 3215 'getelementptr' 'gmem_addr_86' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : Operation 3216 [8/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3216 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3217 [1/1] (0.79ns)   --->   "%add_ln72_365 = add i11 %add_ln72_351, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 3217 'add' 'add_ln72_365' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3218 [1/1] (0.00ns)   --->   "%zext_ln72_202 = zext i11 %add_ln72_365" [src/conv3.cpp:72]   --->   Operation 3218 'zext' 'zext_ln72_202' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : Operation 3219 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_170 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_202" [src/conv3.cpp:72]   --->   Operation 3219 'getelementptr' 'input_fm_buffer_addr_170' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : Operation 3220 [1/1] (0.79ns)   --->   "%add_ln72_366 = add i11 %add_ln72_353, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 3220 'add' 'add_ln72_366' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3221 [1/1] (0.00ns)   --->   "%zext_ln72_203 = zext i11 %add_ln72_366" [src/conv3.cpp:72]   --->   Operation 3221 'zext' 'zext_ln72_203' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : Operation 3222 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_171 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_203" [src/conv3.cpp:72]   --->   Operation 3222 'getelementptr' 'input_fm_buffer_addr_171' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_86 : Operation 3223 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_168 = load i12 %input_fm_buffer_addr_168" [src/conv3.cpp:72]   --->   Operation 3223 'load' 'input_fm_buffer_load_168' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_86 : Operation 3224 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_169 = load i12 %input_fm_buffer_addr_169" [src/conv3.cpp:72]   --->   Operation 3224 'load' 'input_fm_buffer_load_169' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_86 : Operation 3225 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_170 = load i12 %input_fm_buffer_addr_170" [src/conv3.cpp:72]   --->   Operation 3225 'load' 'input_fm_buffer_load_170' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_86 : Operation 3226 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_171 = load i12 %input_fm_buffer_addr_171" [src/conv3.cpp:72]   --->   Operation 3226 'load' 'input_fm_buffer_load_171' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 3227 [3/4] (6.43ns)   --->   "%add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2" [src/conv3.cpp:72]   --->   Operation 3227 'fadd' 'add57_2_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3228 [1/3] (7.01ns)   --->   "%mul50_2_1_4 = fmul i32 %bitcast_ln72_74, i32 %input_fm_buffer_load_74" [src/conv3.cpp:72]   --->   Operation 3228 'fmul' 'mul50_2_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3229 [2/3] (7.01ns)   --->   "%mul50_3_1_4 = fmul i32 %bitcast_ln72_75, i32 %input_fm_buffer_load_75" [src/conv3.cpp:72]   --->   Operation 3229 'fmul' 'mul50_3_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3230 [1/1] (0.00ns)   --->   "%bitcast_ln72_76 = bitcast i32 %gmem_addr_78_read" [src/conv3.cpp:72]   --->   Operation 3230 'bitcast' 'bitcast_ln72_76' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : [1/1] (1.31ns)   --->   Input mux for Operation 3231 '%mul50_4_1_4 = fmul i32 %bitcast_ln72_76, i32 %input_fm_buffer_load_76'
ST_87 : Operation 3231 [3/3] (5.69ns)   --->   "%mul50_4_1_4 = fmul i32 %bitcast_ln72_76, i32 %input_fm_buffer_load_76" [src/conv3.cpp:72]   --->   Operation 3231 'fmul' 'mul50_4_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3232 [1/1] (7.30ns)   --->   "%gmem_addr_79_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_79" [src/conv3.cpp:72]   --->   Operation 3232 'read' 'gmem_addr_79_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3233 [1/8] (7.30ns)   --->   "%gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1" [src/conv3.cpp:72]   --->   Operation 3233 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3234 [2/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3234 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3235 [1/1] (1.08ns)   --->   "%empty_72 = add i64 %empty_55, i64 40"   --->   Operation 3235 'add' 'empty_72' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln63_21 = sext i62 %trunc_ln63_20" [src/conv3.cpp:63]   --->   Operation 3236 'sext' 'sext_ln63_21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : Operation 3237 [1/1] (0.00ns)   --->   "%trunc_ln63_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3237 'partselect' 'trunc_ln63_21' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : Operation 3238 [3/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3238 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3239 [4/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3239 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3240 [5/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3240 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3241 [6/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3241 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3242 [7/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3242 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3243 [1/1] (0.00ns)   --->   "%gmem_addr_87 = getelementptr i32 %gmem, i64 %sext_ln63_21" [src/conv3.cpp:72]   --->   Operation 3243 'getelementptr' 'gmem_addr_87' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : Operation 3244 [8/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3244 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3245 [1/1] (0.80ns)   --->   "%add_ln72_367 = add i12 %add_ln72_355, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 3245 'add' 'add_ln72_367' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln72_204 = zext i12 %add_ln72_367" [src/conv3.cpp:72]   --->   Operation 3246 'zext' 'zext_ln72_204' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : Operation 3247 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_172 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_204" [src/conv3.cpp:72]   --->   Operation 3247 'getelementptr' 'input_fm_buffer_addr_172' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : Operation 3248 [1/1] (0.80ns)   --->   "%add_ln72_368 = add i12 %add_ln72_357, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 3248 'add' 'add_ln72_368' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln72_205 = zext i12 %add_ln72_368" [src/conv3.cpp:72]   --->   Operation 3249 'zext' 'zext_ln72_205' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : Operation 3250 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_173 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_205" [src/conv3.cpp:72]   --->   Operation 3250 'getelementptr' 'input_fm_buffer_addr_173' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_87 : Operation 3251 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_170 = load i12 %input_fm_buffer_addr_170" [src/conv3.cpp:72]   --->   Operation 3251 'load' 'input_fm_buffer_load_170' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_87 : Operation 3252 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_171 = load i12 %input_fm_buffer_addr_171" [src/conv3.cpp:72]   --->   Operation 3252 'load' 'input_fm_buffer_load_171' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_87 : Operation 3253 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_172 = load i12 %input_fm_buffer_addr_172" [src/conv3.cpp:72]   --->   Operation 3253 'load' 'input_fm_buffer_load_172' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_87 : Operation 3254 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_173 = load i12 %input_fm_buffer_addr_173" [src/conv3.cpp:72]   --->   Operation 3254 'load' 'input_fm_buffer_load_173' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 3255 [2/4] (6.43ns)   --->   "%add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2" [src/conv3.cpp:72]   --->   Operation 3255 'fadd' 'add57_2_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3256 [1/3] (7.01ns)   --->   "%mul50_3_1_4 = fmul i32 %bitcast_ln72_75, i32 %input_fm_buffer_load_75" [src/conv3.cpp:72]   --->   Operation 3256 'fmul' 'mul50_3_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3257 [2/3] (7.01ns)   --->   "%mul50_4_1_4 = fmul i32 %bitcast_ln72_76, i32 %input_fm_buffer_load_76" [src/conv3.cpp:72]   --->   Operation 3257 'fmul' 'mul50_4_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3258 [1/1] (0.00ns)   --->   "%bitcast_ln72_77 = bitcast i32 %gmem_addr_79_read" [src/conv3.cpp:72]   --->   Operation 3258 'bitcast' 'bitcast_ln72_77' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : [1/1] (1.31ns)   --->   Input mux for Operation 3259 '%mul50_5_1_4 = fmul i32 %bitcast_ln72_77, i32 %input_fm_buffer_load_77'
ST_88 : Operation 3259 [3/3] (5.69ns)   --->   "%mul50_5_1_4 = fmul i32 %bitcast_ln72_77, i32 %input_fm_buffer_load_77" [src/conv3.cpp:72]   --->   Operation 3259 'fmul' 'mul50_5_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3260 [1/1] (7.30ns)   --->   "%gmem_addr_80_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_80" [src/conv3.cpp:72]   --->   Operation 3260 'read' 'gmem_addr_80_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3261 [1/8] (7.30ns)   --->   "%gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1" [src/conv3.cpp:72]   --->   Operation 3261 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3262 [1/1] (1.08ns)   --->   "%empty_71 = add i64 %empty_54, i64 40"   --->   Operation 3262 'add' 'empty_71' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i62 %trunc_ln63_21" [src/conv3.cpp:63]   --->   Operation 3263 'sext' 'sext_ln63_22' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3264 [1/1] (0.00ns)   --->   "%trunc_ln63_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_71, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3264 'partselect' 'trunc_ln63_22' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3265 [2/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3265 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3266 [3/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3266 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3267 [4/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3267 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3268 [5/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3268 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3269 [6/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3269 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3270 [7/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3270 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3271 [1/1] (0.00ns)   --->   "%gmem_addr_88 = getelementptr i32 %gmem, i64 %sext_ln63_22" [src/conv3.cpp:72]   --->   Operation 3271 'getelementptr' 'gmem_addr_88' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3272 [8/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3272 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3273 [1/1] (0.80ns)   --->   "%add_ln72_369 = add i12 %add_ln72_359, i12 %zext_ln72_16" [src/conv3.cpp:72]   --->   Operation 3273 'add' 'add_ln72_369' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3274 [1/1] (0.00ns)   --->   "%zext_ln72_206 = zext i12 %add_ln72_369" [src/conv3.cpp:72]   --->   Operation 3274 'zext' 'zext_ln72_206' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3275 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_174 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_206" [src/conv3.cpp:72]   --->   Operation 3275 'getelementptr' 'input_fm_buffer_addr_174' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3276 [1/1] (0.79ns)   --->   "%add_ln72_370 = add i11 %add_ln72_361, i11 %zext_ln72_17" [src/conv3.cpp:72]   --->   Operation 3276 'add' 'add_ln72_370' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln72_186 = sext i11 %add_ln72_370" [src/conv3.cpp:72]   --->   Operation 3277 'sext' 'sext_ln72_186' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3278 [1/1] (0.00ns)   --->   "%zext_ln72_207 = zext i12 %sext_ln72_186" [src/conv3.cpp:72]   --->   Operation 3278 'zext' 'zext_ln72_207' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3279 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_175 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_207" [src/conv3.cpp:72]   --->   Operation 3279 'getelementptr' 'input_fm_buffer_addr_175' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_88 : Operation 3280 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_172 = load i12 %input_fm_buffer_addr_172" [src/conv3.cpp:72]   --->   Operation 3280 'load' 'input_fm_buffer_load_172' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_88 : Operation 3281 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_173 = load i12 %input_fm_buffer_addr_173" [src/conv3.cpp:72]   --->   Operation 3281 'load' 'input_fm_buffer_load_173' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_88 : Operation 3282 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_174 = load i12 %input_fm_buffer_addr_174" [src/conv3.cpp:72]   --->   Operation 3282 'load' 'input_fm_buffer_load_174' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_88 : Operation 3283 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_175 = load i12 %input_fm_buffer_addr_175" [src/conv3.cpp:72]   --->   Operation 3283 'load' 'input_fm_buffer_load_175' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 3284 [1/4] (6.43ns)   --->   "%add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2" [src/conv3.cpp:72]   --->   Operation 3284 'fadd' 'add57_2_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3285 [1/3] (7.01ns)   --->   "%mul50_4_1_4 = fmul i32 %bitcast_ln72_76, i32 %input_fm_buffer_load_76" [src/conv3.cpp:72]   --->   Operation 3285 'fmul' 'mul50_4_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3286 [2/3] (7.01ns)   --->   "%mul50_5_1_4 = fmul i32 %bitcast_ln72_77, i32 %input_fm_buffer_load_77" [src/conv3.cpp:72]   --->   Operation 3286 'fmul' 'mul50_5_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3287 [1/1] (0.00ns)   --->   "%bitcast_ln72_78 = bitcast i32 %gmem_addr_80_read" [src/conv3.cpp:72]   --->   Operation 3287 'bitcast' 'bitcast_ln72_78' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : [1/1] (1.31ns)   --->   Input mux for Operation 3288 '%mul50_6_1_4 = fmul i32 %bitcast_ln72_78, i32 %input_fm_buffer_load_78'
ST_89 : Operation 3288 [3/3] (5.69ns)   --->   "%mul50_6_1_4 = fmul i32 %bitcast_ln72_78, i32 %input_fm_buffer_load_78" [src/conv3.cpp:72]   --->   Operation 3288 'fmul' 'mul50_6_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3289 [1/1] (7.30ns)   --->   "%gmem_addr_81_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_81" [src/conv3.cpp:72]   --->   Operation 3289 'read' 'gmem_addr_81_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln63_54 = sext i62 %trunc_ln63_15" [src/conv3.cpp:63]   --->   Operation 3290 'sext' 'sext_ln63_54' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln63_23 = sext i62 %trunc_ln63_22" [src/conv3.cpp:63]   --->   Operation 3291 'sext' 'sext_ln63_23' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3292 [1/8] (7.30ns)   --->   "%gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1" [src/conv3.cpp:72]   --->   Operation 3292 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3293 [2/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3293 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3294 [3/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3294 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3295 [4/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3295 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3296 [5/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3296 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3297 [6/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3297 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3298 [7/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3298 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3299 [1/1] (0.00ns)   --->   "%gmem_addr_89 = getelementptr i32 %gmem, i64 %sext_ln63_23" [src/conv3.cpp:72]   --->   Operation 3299 'getelementptr' 'gmem_addr_89' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3300 [8/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3300 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3301 [1/1] (1.08ns)   --->   "%add_ln72_64 = add i63 %sext_ln63_54, i63 1" [src/conv3.cpp:72]   --->   Operation 3301 'add' 'add_ln72_64' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln72_67 = sext i63 %add_ln72_64" [src/conv3.cpp:72]   --->   Operation 3302 'sext' 'sext_ln72_67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3303 [1/1] (0.00ns)   --->   "%gmem_addr_90 = getelementptr i32 %gmem, i64 %sext_ln72_67" [src/conv3.cpp:72]   --->   Operation 3303 'getelementptr' 'gmem_addr_90' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln72_208 = zext i10 %add_ln72_371" [src/conv3.cpp:72]   --->   Operation 3304 'zext' 'zext_ln72_208' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3305 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_176 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_208" [src/conv3.cpp:72]   --->   Operation 3305 'getelementptr' 'input_fm_buffer_addr_176' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3306 [1/1] (0.79ns)   --->   "%add_ln72_372 = add i11 %add_ln72_349, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 3306 'add' 'add_ln72_372' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3307 [1/1] (0.00ns)   --->   "%zext_ln72_209 = zext i11 %add_ln72_372" [src/conv3.cpp:72]   --->   Operation 3307 'zext' 'zext_ln72_209' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3308 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_177 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_209" [src/conv3.cpp:72]   --->   Operation 3308 'getelementptr' 'input_fm_buffer_addr_177' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_89 : Operation 3309 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_174 = load i12 %input_fm_buffer_addr_174" [src/conv3.cpp:72]   --->   Operation 3309 'load' 'input_fm_buffer_load_174' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_89 : Operation 3310 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_175 = load i12 %input_fm_buffer_addr_175" [src/conv3.cpp:72]   --->   Operation 3310 'load' 'input_fm_buffer_load_175' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_89 : Operation 3311 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_176 = load i12 %input_fm_buffer_addr_176" [src/conv3.cpp:72]   --->   Operation 3311 'load' 'input_fm_buffer_load_176' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_89 : Operation 3312 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_177 = load i12 %input_fm_buffer_addr_177" [src/conv3.cpp:72]   --->   Operation 3312 'load' 'input_fm_buffer_load_177' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : [1/1] (1.31ns)   --->   Input mux for Operation 3313 '%add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2'
ST_90 : Operation 3313 [4/4] (5.11ns)   --->   "%add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2" [src/conv3.cpp:72]   --->   Operation 3313 'fadd' 'add57_3_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3314 [1/3] (7.01ns)   --->   "%mul50_5_1_4 = fmul i32 %bitcast_ln72_77, i32 %input_fm_buffer_load_77" [src/conv3.cpp:72]   --->   Operation 3314 'fmul' 'mul50_5_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3315 [2/3] (7.01ns)   --->   "%mul50_6_1_4 = fmul i32 %bitcast_ln72_78, i32 %input_fm_buffer_load_78" [src/conv3.cpp:72]   --->   Operation 3315 'fmul' 'mul50_6_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3316 [1/1] (0.00ns)   --->   "%bitcast_ln72_79 = bitcast i32 %gmem_addr_81_read" [src/conv3.cpp:72]   --->   Operation 3316 'bitcast' 'bitcast_ln72_79' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : [1/1] (1.31ns)   --->   Input mux for Operation 3317 '%mul50_7_1_4 = fmul i32 %bitcast_ln72_79, i32 %input_fm_buffer_load_79'
ST_90 : Operation 3317 [3/3] (5.69ns)   --->   "%mul50_7_1_4 = fmul i32 %bitcast_ln72_79, i32 %input_fm_buffer_load_79" [src/conv3.cpp:72]   --->   Operation 3317 'fmul' 'mul50_7_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln63_55 = sext i62 %trunc_ln63_16" [src/conv3.cpp:63]   --->   Operation 3318 'sext' 'sext_ln63_55' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : Operation 3319 [1/1] (7.30ns)   --->   "%gmem_addr_82_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_82" [src/conv3.cpp:72]   --->   Operation 3319 'read' 'gmem_addr_82_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3320 [1/8] (7.30ns)   --->   "%gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1" [src/conv3.cpp:72]   --->   Operation 3320 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3321 [2/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3321 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3322 [3/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3322 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3323 [4/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3323 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3324 [5/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3324 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3325 [6/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3325 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3326 [7/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3326 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3327 [8/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3327 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3328 [1/1] (1.08ns)   --->   "%add_ln72_65 = add i63 %sext_ln63_55, i63 1" [src/conv3.cpp:72]   --->   Operation 3328 'add' 'add_ln72_65' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3329 [1/1] (0.00ns)   --->   "%sext_ln72_68 = sext i63 %add_ln72_65" [src/conv3.cpp:72]   --->   Operation 3329 'sext' 'sext_ln72_68' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : Operation 3330 [1/1] (0.00ns)   --->   "%gmem_addr_91 = getelementptr i32 %gmem, i64 %sext_ln72_68" [src/conv3.cpp:72]   --->   Operation 3330 'getelementptr' 'gmem_addr_91' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : Operation 3331 [1/1] (0.79ns)   --->   "%add_ln72_373 = add i11 %add_ln72_351, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 3331 'add' 'add_ln72_373' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3332 [1/1] (0.00ns)   --->   "%zext_ln72_210 = zext i11 %add_ln72_373" [src/conv3.cpp:72]   --->   Operation 3332 'zext' 'zext_ln72_210' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : Operation 3333 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_178 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_210" [src/conv3.cpp:72]   --->   Operation 3333 'getelementptr' 'input_fm_buffer_addr_178' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : Operation 3334 [1/1] (0.79ns)   --->   "%add_ln72_374 = add i11 %add_ln72_353, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 3334 'add' 'add_ln72_374' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3335 [1/1] (0.00ns)   --->   "%zext_ln72_211 = zext i11 %add_ln72_374" [src/conv3.cpp:72]   --->   Operation 3335 'zext' 'zext_ln72_211' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : Operation 3336 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_179 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_211" [src/conv3.cpp:72]   --->   Operation 3336 'getelementptr' 'input_fm_buffer_addr_179' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_90 : Operation 3337 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_176 = load i12 %input_fm_buffer_addr_176" [src/conv3.cpp:72]   --->   Operation 3337 'load' 'input_fm_buffer_load_176' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_90 : Operation 3338 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_177 = load i12 %input_fm_buffer_addr_177" [src/conv3.cpp:72]   --->   Operation 3338 'load' 'input_fm_buffer_load_177' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_90 : Operation 3339 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_178 = load i12 %input_fm_buffer_addr_178" [src/conv3.cpp:72]   --->   Operation 3339 'load' 'input_fm_buffer_load_178' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_90 : Operation 3340 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_179 = load i12 %input_fm_buffer_addr_179" [src/conv3.cpp:72]   --->   Operation 3340 'load' 'input_fm_buffer_load_179' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 3341 [3/4] (6.43ns)   --->   "%add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2" [src/conv3.cpp:72]   --->   Operation 3341 'fadd' 'add57_3_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3342 [1/3] (7.01ns)   --->   "%mul50_6_1_4 = fmul i32 %bitcast_ln72_78, i32 %input_fm_buffer_load_78" [src/conv3.cpp:72]   --->   Operation 3342 'fmul' 'mul50_6_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3343 [2/3] (7.01ns)   --->   "%mul50_7_1_4 = fmul i32 %bitcast_ln72_79, i32 %input_fm_buffer_load_79" [src/conv3.cpp:72]   --->   Operation 3343 'fmul' 'mul50_7_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln63_56 = sext i62 %trunc_ln63_17" [src/conv3.cpp:63]   --->   Operation 3344 'sext' 'sext_ln63_56' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : Operation 3345 [1/1] (0.00ns)   --->   "%bitcast_ln72_80 = bitcast i32 %gmem_addr_82_read" [src/conv3.cpp:72]   --->   Operation 3345 'bitcast' 'bitcast_ln72_80' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : [1/1] (1.31ns)   --->   Input mux for Operation 3346 '%mul_2 = fmul i32 %bitcast_ln72_80, i32 %input_fm_buffer_load_80'
ST_91 : Operation 3346 [3/3] (5.69ns)   --->   "%mul_2 = fmul i32 %bitcast_ln72_80, i32 %input_fm_buffer_load_80" [src/conv3.cpp:72]   --->   Operation 3346 'fmul' 'mul_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3347 [1/1] (7.30ns)   --->   "%gmem_addr_83_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_83" [src/conv3.cpp:72]   --->   Operation 3347 'read' 'gmem_addr_83_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3348 [1/8] (7.30ns)   --->   "%gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1" [src/conv3.cpp:72]   --->   Operation 3348 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3349 [2/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3349 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3350 [3/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3350 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3351 [4/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3351 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3352 [5/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3352 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3353 [6/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3353 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3354 [7/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3354 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3355 [8/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3355 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 3356 [1/1] (1.08ns)   --->   "%add_ln72_66 = add i63 %sext_ln63_56, i63 1" [src/conv3.cpp:72]   --->   Operation 3356 'add' 'add_ln72_66' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln72_69 = sext i63 %add_ln72_66" [src/conv3.cpp:72]   --->   Operation 3357 'sext' 'sext_ln72_69' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : Operation 3358 [1/1] (0.00ns)   --->   "%gmem_addr_92 = getelementptr i32 %gmem, i64 %sext_ln72_69" [src/conv3.cpp:72]   --->   Operation 3358 'getelementptr' 'gmem_addr_92' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : Operation 3359 [1/1] (0.80ns)   --->   "%add_ln72_375 = add i12 %add_ln72_355, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 3359 'add' 'add_ln72_375' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln72_212 = zext i12 %add_ln72_375" [src/conv3.cpp:72]   --->   Operation 3360 'zext' 'zext_ln72_212' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : Operation 3361 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_180 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_212" [src/conv3.cpp:72]   --->   Operation 3361 'getelementptr' 'input_fm_buffer_addr_180' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : Operation 3362 [1/1] (0.80ns)   --->   "%add_ln72_376 = add i12 %add_ln72_357, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 3362 'add' 'add_ln72_376' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln72_213 = zext i12 %add_ln72_376" [src/conv3.cpp:72]   --->   Operation 3363 'zext' 'zext_ln72_213' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : Operation 3364 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_181 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_213" [src/conv3.cpp:72]   --->   Operation 3364 'getelementptr' 'input_fm_buffer_addr_181' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_91 : Operation 3365 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_178 = load i12 %input_fm_buffer_addr_178" [src/conv3.cpp:72]   --->   Operation 3365 'load' 'input_fm_buffer_load_178' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_91 : Operation 3366 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_179 = load i12 %input_fm_buffer_addr_179" [src/conv3.cpp:72]   --->   Operation 3366 'load' 'input_fm_buffer_load_179' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_91 : Operation 3367 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_180 = load i12 %input_fm_buffer_addr_180" [src/conv3.cpp:72]   --->   Operation 3367 'load' 'input_fm_buffer_load_180' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_91 : Operation 3368 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_181 = load i12 %input_fm_buffer_addr_181" [src/conv3.cpp:72]   --->   Operation 3368 'load' 'input_fm_buffer_load_181' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 3369 [2/4] (6.43ns)   --->   "%add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2" [src/conv3.cpp:72]   --->   Operation 3369 'fadd' 'add57_3_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3370 [1/3] (7.01ns)   --->   "%mul50_7_1_4 = fmul i32 %bitcast_ln72_79, i32 %input_fm_buffer_load_79" [src/conv3.cpp:72]   --->   Operation 3370 'fmul' 'mul50_7_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln63_57 = sext i62 %trunc_ln63_18" [src/conv3.cpp:63]   --->   Operation 3371 'sext' 'sext_ln63_57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3372 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln72_80, i32 %input_fm_buffer_load_80" [src/conv3.cpp:72]   --->   Operation 3372 'fmul' 'mul_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3373 [1/1] (0.00ns)   --->   "%bitcast_ln72_81 = bitcast i32 %gmem_addr_83_read" [src/conv3.cpp:72]   --->   Operation 3373 'bitcast' 'bitcast_ln72_81' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : [1/1] (1.31ns)   --->   Input mux for Operation 3374 '%mul50_1_2 = fmul i32 %bitcast_ln72_81, i32 %input_fm_buffer_load_81'
ST_92 : Operation 3374 [3/3] (5.69ns)   --->   "%mul50_1_2 = fmul i32 %bitcast_ln72_81, i32 %input_fm_buffer_load_81" [src/conv3.cpp:72]   --->   Operation 3374 'fmul' 'mul50_1_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3375 [1/1] (7.30ns)   --->   "%gmem_addr_84_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_84" [src/conv3.cpp:72]   --->   Operation 3375 'read' 'gmem_addr_84_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3376 [1/8] (7.30ns)   --->   "%gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1" [src/conv3.cpp:72]   --->   Operation 3376 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3377 [2/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3377 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3378 [3/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3378 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3379 [4/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3379 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3380 [5/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3380 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3381 [6/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3381 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3382 [7/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3382 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3383 [8/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3383 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 3384 [1/1] (1.08ns)   --->   "%add_ln72_67 = add i63 %sext_ln63_57, i63 1" [src/conv3.cpp:72]   --->   Operation 3384 'add' 'add_ln72_67' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln72_70 = sext i63 %add_ln72_67" [src/conv3.cpp:72]   --->   Operation 3385 'sext' 'sext_ln72_70' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3386 [1/1] (0.00ns)   --->   "%gmem_addr_93 = getelementptr i32 %gmem, i64 %sext_ln72_70" [src/conv3.cpp:72]   --->   Operation 3386 'getelementptr' 'gmem_addr_93' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3387 [1/1] (0.80ns)   --->   "%add_ln72_377 = add i12 %add_ln72_359, i12 %zext_ln72_27" [src/conv3.cpp:72]   --->   Operation 3387 'add' 'add_ln72_377' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3388 [1/1] (0.00ns)   --->   "%zext_ln72_214 = zext i12 %add_ln72_377" [src/conv3.cpp:72]   --->   Operation 3388 'zext' 'zext_ln72_214' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3389 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_182 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_214" [src/conv3.cpp:72]   --->   Operation 3389 'getelementptr' 'input_fm_buffer_addr_182' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3390 [1/1] (0.79ns)   --->   "%add_ln72_378 = add i11 %add_ln72_361, i11 %zext_ln72_28" [src/conv3.cpp:72]   --->   Operation 3390 'add' 'add_ln72_378' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln72_187 = sext i11 %add_ln72_378" [src/conv3.cpp:72]   --->   Operation 3391 'sext' 'sext_ln72_187' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3392 [1/1] (0.00ns)   --->   "%zext_ln72_215 = zext i12 %sext_ln72_187" [src/conv3.cpp:72]   --->   Operation 3392 'zext' 'zext_ln72_215' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3393 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_183 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_215" [src/conv3.cpp:72]   --->   Operation 3393 'getelementptr' 'input_fm_buffer_addr_183' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_92 : Operation 3394 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_180 = load i12 %input_fm_buffer_addr_180" [src/conv3.cpp:72]   --->   Operation 3394 'load' 'input_fm_buffer_load_180' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_92 : Operation 3395 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_181 = load i12 %input_fm_buffer_addr_181" [src/conv3.cpp:72]   --->   Operation 3395 'load' 'input_fm_buffer_load_181' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_92 : Operation 3396 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_182 = load i12 %input_fm_buffer_addr_182" [src/conv3.cpp:72]   --->   Operation 3396 'load' 'input_fm_buffer_load_182' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_92 : Operation 3397 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_183 = load i12 %input_fm_buffer_addr_183" [src/conv3.cpp:72]   --->   Operation 3397 'load' 'input_fm_buffer_load_183' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 3398 [1/4] (6.43ns)   --->   "%add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2" [src/conv3.cpp:72]   --->   Operation 3398 'fadd' 'add57_3_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln63_58 = sext i62 %trunc_ln63_19" [src/conv3.cpp:63]   --->   Operation 3399 'sext' 'sext_ln63_58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : Operation 3400 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln72_80, i32 %input_fm_buffer_load_80" [src/conv3.cpp:72]   --->   Operation 3400 'fmul' 'mul_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3401 [2/3] (7.01ns)   --->   "%mul50_1_2 = fmul i32 %bitcast_ln72_81, i32 %input_fm_buffer_load_81" [src/conv3.cpp:72]   --->   Operation 3401 'fmul' 'mul50_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3402 [1/1] (0.00ns)   --->   "%bitcast_ln72_82 = bitcast i32 %gmem_addr_84_read" [src/conv3.cpp:72]   --->   Operation 3402 'bitcast' 'bitcast_ln72_82' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : [1/1] (1.31ns)   --->   Input mux for Operation 3403 '%mul50_2_2 = fmul i32 %bitcast_ln72_82, i32 %input_fm_buffer_load_82'
ST_93 : Operation 3403 [3/3] (5.69ns)   --->   "%mul50_2_2 = fmul i32 %bitcast_ln72_82, i32 %input_fm_buffer_load_82" [src/conv3.cpp:72]   --->   Operation 3403 'fmul' 'mul50_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3404 [1/1] (7.30ns)   --->   "%gmem_addr_85_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_85" [src/conv3.cpp:72]   --->   Operation 3404 'read' 'gmem_addr_85_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3405 [1/8] (7.30ns)   --->   "%gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1" [src/conv3.cpp:72]   --->   Operation 3405 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3406 [2/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3406 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3407 [3/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3407 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3408 [4/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3408 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3409 [5/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3409 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3410 [6/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3410 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3411 [7/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3411 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3412 [8/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3412 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 3413 [1/1] (1.08ns)   --->   "%add_ln72_68 = add i63 %sext_ln63_58, i63 1" [src/conv3.cpp:72]   --->   Operation 3413 'add' 'add_ln72_68' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3414 [1/1] (0.00ns)   --->   "%sext_ln72_71 = sext i63 %add_ln72_68" [src/conv3.cpp:72]   --->   Operation 3414 'sext' 'sext_ln72_71' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : Operation 3415 [1/1] (0.00ns)   --->   "%gmem_addr_94 = getelementptr i32 %gmem, i64 %sext_ln72_71" [src/conv3.cpp:72]   --->   Operation 3415 'getelementptr' 'gmem_addr_94' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln72_216 = zext i10 %add_ln72_379" [src/conv3.cpp:72]   --->   Operation 3416 'zext' 'zext_ln72_216' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : Operation 3417 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_184 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_216" [src/conv3.cpp:72]   --->   Operation 3417 'getelementptr' 'input_fm_buffer_addr_184' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : Operation 3418 [1/1] (0.79ns)   --->   "%add_ln72_380 = add i11 %add_ln72_349, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 3418 'add' 'add_ln72_380' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln72_217 = zext i11 %add_ln72_380" [src/conv3.cpp:72]   --->   Operation 3419 'zext' 'zext_ln72_217' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : Operation 3420 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_185 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_217" [src/conv3.cpp:72]   --->   Operation 3420 'getelementptr' 'input_fm_buffer_addr_185' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_93 : Operation 3421 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_182 = load i12 %input_fm_buffer_addr_182" [src/conv3.cpp:72]   --->   Operation 3421 'load' 'input_fm_buffer_load_182' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_93 : Operation 3422 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_183 = load i12 %input_fm_buffer_addr_183" [src/conv3.cpp:72]   --->   Operation 3422 'load' 'input_fm_buffer_load_183' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_93 : Operation 3423 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_184 = load i12 %input_fm_buffer_addr_184" [src/conv3.cpp:72]   --->   Operation 3423 'load' 'input_fm_buffer_load_184' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_93 : Operation 3424 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_185 = load i12 %input_fm_buffer_addr_185" [src/conv3.cpp:72]   --->   Operation 3424 'load' 'input_fm_buffer_load_185' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : [1/1] (1.31ns)   --->   Input mux for Operation 3425 '%add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2'
ST_94 : Operation 3425 [4/4] (5.11ns)   --->   "%add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2" [src/conv3.cpp:72]   --->   Operation 3425 'fadd' 'add57_4_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln63_59 = sext i62 %trunc_ln63_20" [src/conv3.cpp:63]   --->   Operation 3426 'sext' 'sext_ln63_59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : Operation 3427 [1/3] (7.01ns)   --->   "%mul50_1_2 = fmul i32 %bitcast_ln72_81, i32 %input_fm_buffer_load_81" [src/conv3.cpp:72]   --->   Operation 3427 'fmul' 'mul50_1_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3428 [2/3] (7.01ns)   --->   "%mul50_2_2 = fmul i32 %bitcast_ln72_82, i32 %input_fm_buffer_load_82" [src/conv3.cpp:72]   --->   Operation 3428 'fmul' 'mul50_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3429 [1/1] (0.00ns)   --->   "%bitcast_ln72_83 = bitcast i32 %gmem_addr_85_read" [src/conv3.cpp:72]   --->   Operation 3429 'bitcast' 'bitcast_ln72_83' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : [1/1] (1.31ns)   --->   Input mux for Operation 3430 '%mul50_3_2 = fmul i32 %bitcast_ln72_83, i32 %input_fm_buffer_load_83'
ST_94 : Operation 3430 [3/3] (5.69ns)   --->   "%mul50_3_2 = fmul i32 %bitcast_ln72_83, i32 %input_fm_buffer_load_83" [src/conv3.cpp:72]   --->   Operation 3430 'fmul' 'mul50_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3431 [1/1] (7.30ns)   --->   "%gmem_addr_86_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_86" [src/conv3.cpp:72]   --->   Operation 3431 'read' 'gmem_addr_86_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3432 [1/8] (7.30ns)   --->   "%gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1" [src/conv3.cpp:72]   --->   Operation 3432 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3433 [2/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3433 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3434 [3/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3434 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3435 [4/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3435 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3436 [5/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3436 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3437 [6/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3437 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3438 [7/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3438 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3439 [8/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3439 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3440 [1/1] (1.08ns)   --->   "%add_ln72_69 = add i63 %sext_ln63_59, i63 1" [src/conv3.cpp:72]   --->   Operation 3440 'add' 'add_ln72_69' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln72_72 = sext i63 %add_ln72_69" [src/conv3.cpp:72]   --->   Operation 3441 'sext' 'sext_ln72_72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : Operation 3442 [1/1] (0.00ns)   --->   "%gmem_addr_95 = getelementptr i32 %gmem, i64 %sext_ln72_72" [src/conv3.cpp:72]   --->   Operation 3442 'getelementptr' 'gmem_addr_95' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : Operation 3443 [1/1] (0.79ns)   --->   "%add_ln72_381 = add i11 %add_ln72_351, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 3443 'add' 'add_ln72_381' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln72_218 = zext i11 %add_ln72_381" [src/conv3.cpp:72]   --->   Operation 3444 'zext' 'zext_ln72_218' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : Operation 3445 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_186 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_218" [src/conv3.cpp:72]   --->   Operation 3445 'getelementptr' 'input_fm_buffer_addr_186' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : Operation 3446 [1/1] (0.79ns)   --->   "%add_ln72_382 = add i11 %add_ln72_353, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 3446 'add' 'add_ln72_382' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3447 [1/1] (0.00ns)   --->   "%zext_ln72_219 = zext i11 %add_ln72_382" [src/conv3.cpp:72]   --->   Operation 3447 'zext' 'zext_ln72_219' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : Operation 3448 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_187 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_219" [src/conv3.cpp:72]   --->   Operation 3448 'getelementptr' 'input_fm_buffer_addr_187' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_94 : Operation 3449 [1/1] (0.79ns)   --->   "%add_ln72_386 = add i11 %add_ln72_361, i11 %zext_ln72_39" [src/conv3.cpp:72]   --->   Operation 3449 'add' 'add_ln72_386' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3450 [1/1] (0.79ns)   --->   "%add_ln72_388 = add i11 %add_ln72_349, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 3450 'add' 'add_ln72_388' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3451 [1/1] (0.79ns)   --->   "%add_ln72_389 = add i11 %add_ln72_351, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 3451 'add' 'add_ln72_389' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3452 [1/1] (0.79ns)   --->   "%add_ln72_390 = add i11 %add_ln72_353, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 3452 'add' 'add_ln72_390' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3453 [1/1] (0.79ns)   --->   "%add_ln72_394 = add i11 %add_ln72_361, i11 %zext_ln72_50" [src/conv3.cpp:72]   --->   Operation 3453 'add' 'add_ln72_394' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3454 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_184 = load i12 %input_fm_buffer_addr_184" [src/conv3.cpp:72]   --->   Operation 3454 'load' 'input_fm_buffer_load_184' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_94 : Operation 3455 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_185 = load i12 %input_fm_buffer_addr_185" [src/conv3.cpp:72]   --->   Operation 3455 'load' 'input_fm_buffer_load_185' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_94 : Operation 3456 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_186 = load i12 %input_fm_buffer_addr_186" [src/conv3.cpp:72]   --->   Operation 3456 'load' 'input_fm_buffer_load_186' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_94 : Operation 3457 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_187 = load i12 %input_fm_buffer_addr_187" [src/conv3.cpp:72]   --->   Operation 3457 'load' 'input_fm_buffer_load_187' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 3458 [3/4] (6.43ns)   --->   "%add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2" [src/conv3.cpp:72]   --->   Operation 3458 'fadd' 'add57_4_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln63_60 = sext i62 %trunc_ln63_21" [src/conv3.cpp:63]   --->   Operation 3459 'sext' 'sext_ln63_60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : Operation 3460 [1/3] (7.01ns)   --->   "%mul50_2_2 = fmul i32 %bitcast_ln72_82, i32 %input_fm_buffer_load_82" [src/conv3.cpp:72]   --->   Operation 3460 'fmul' 'mul50_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3461 [2/3] (7.01ns)   --->   "%mul50_3_2 = fmul i32 %bitcast_ln72_83, i32 %input_fm_buffer_load_83" [src/conv3.cpp:72]   --->   Operation 3461 'fmul' 'mul50_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3462 [1/1] (0.00ns)   --->   "%bitcast_ln72_84 = bitcast i32 %gmem_addr_86_read" [src/conv3.cpp:72]   --->   Operation 3462 'bitcast' 'bitcast_ln72_84' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : [1/1] (1.31ns)   --->   Input mux for Operation 3463 '%mul50_4_2 = fmul i32 %bitcast_ln72_84, i32 %input_fm_buffer_load_84'
ST_95 : Operation 3463 [3/3] (5.69ns)   --->   "%mul50_4_2 = fmul i32 %bitcast_ln72_84, i32 %input_fm_buffer_load_84" [src/conv3.cpp:72]   --->   Operation 3463 'fmul' 'mul50_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3464 [1/1] (7.30ns)   --->   "%gmem_addr_87_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_87" [src/conv3.cpp:72]   --->   Operation 3464 'read' 'gmem_addr_87_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3465 [1/8] (7.30ns)   --->   "%gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1" [src/conv3.cpp:72]   --->   Operation 3465 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3466 [2/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3466 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3467 [3/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3467 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3468 [4/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3468 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3469 [5/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3469 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3470 [6/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3470 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3471 [7/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3471 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3472 [8/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3472 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3473 [1/1] (1.08ns)   --->   "%add_ln72_70 = add i63 %sext_ln63_60, i63 1" [src/conv3.cpp:72]   --->   Operation 3473 'add' 'add_ln72_70' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln72_73 = sext i63 %add_ln72_70" [src/conv3.cpp:72]   --->   Operation 3474 'sext' 'sext_ln72_73' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : Operation 3475 [1/1] (0.00ns)   --->   "%gmem_addr_96 = getelementptr i32 %gmem, i64 %sext_ln72_73" [src/conv3.cpp:72]   --->   Operation 3475 'getelementptr' 'gmem_addr_96' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : Operation 3476 [1/1] (0.80ns)   --->   "%add_ln72_383 = add i12 %add_ln72_355, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 3476 'add' 'add_ln72_383' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln72_220 = zext i12 %add_ln72_383" [src/conv3.cpp:72]   --->   Operation 3477 'zext' 'zext_ln72_220' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : Operation 3478 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_188 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_220" [src/conv3.cpp:72]   --->   Operation 3478 'getelementptr' 'input_fm_buffer_addr_188' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : Operation 3479 [1/1] (0.80ns)   --->   "%add_ln72_384 = add i12 %add_ln72_357, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 3479 'add' 'add_ln72_384' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3480 [1/1] (0.00ns)   --->   "%zext_ln72_221 = zext i12 %add_ln72_384" [src/conv3.cpp:72]   --->   Operation 3480 'zext' 'zext_ln72_221' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : Operation 3481 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_189 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_221" [src/conv3.cpp:72]   --->   Operation 3481 'getelementptr' 'input_fm_buffer_addr_189' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_95 : Operation 3482 [1/1] (0.80ns)   --->   "%add_ln72_385 = add i12 %add_ln72_359, i12 %zext_ln72_38" [src/conv3.cpp:72]   --->   Operation 3482 'add' 'add_ln72_385' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3483 [1/1] (0.80ns)   --->   "%add_ln72_391 = add i12 %add_ln72_355, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 3483 'add' 'add_ln72_391' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3484 [1/1] (0.80ns)   --->   "%add_ln72_392 = add i12 %add_ln72_357, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 3484 'add' 'add_ln72_392' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3485 [1/1] (0.80ns)   --->   "%add_ln72_393 = add i12 %add_ln72_359, i12 %zext_ln72_49" [src/conv3.cpp:72]   --->   Operation 3485 'add' 'add_ln72_393' <Predicate = (!icmp_ln58)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3486 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_186 = load i12 %input_fm_buffer_addr_186" [src/conv3.cpp:72]   --->   Operation 3486 'load' 'input_fm_buffer_load_186' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_95 : Operation 3487 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_187 = load i12 %input_fm_buffer_addr_187" [src/conv3.cpp:72]   --->   Operation 3487 'load' 'input_fm_buffer_load_187' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_95 : Operation 3488 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_188 = load i12 %input_fm_buffer_addr_188" [src/conv3.cpp:72]   --->   Operation 3488 'load' 'input_fm_buffer_load_188' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_95 : Operation 3489 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_189 = load i12 %input_fm_buffer_addr_189" [src/conv3.cpp:72]   --->   Operation 3489 'load' 'input_fm_buffer_load_189' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 3490 [2/4] (6.43ns)   --->   "%add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2" [src/conv3.cpp:72]   --->   Operation 3490 'fadd' 'add57_4_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln72_66 = sext i62 %trunc_ln63_22" [src/conv3.cpp:72]   --->   Operation 3491 'sext' 'sext_ln72_66' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3492 [1/3] (7.01ns)   --->   "%mul50_3_2 = fmul i32 %bitcast_ln72_83, i32 %input_fm_buffer_load_83" [src/conv3.cpp:72]   --->   Operation 3492 'fmul' 'mul50_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3493 [2/3] (7.01ns)   --->   "%mul50_4_2 = fmul i32 %bitcast_ln72_84, i32 %input_fm_buffer_load_84" [src/conv3.cpp:72]   --->   Operation 3493 'fmul' 'mul50_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3494 [1/1] (0.00ns)   --->   "%bitcast_ln72_85 = bitcast i32 %gmem_addr_87_read" [src/conv3.cpp:72]   --->   Operation 3494 'bitcast' 'bitcast_ln72_85' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : [1/1] (1.31ns)   --->   Input mux for Operation 3495 '%mul50_5_2 = fmul i32 %bitcast_ln72_85, i32 %input_fm_buffer_load_85'
ST_96 : Operation 3495 [3/3] (5.69ns)   --->   "%mul50_5_2 = fmul i32 %bitcast_ln72_85, i32 %input_fm_buffer_load_85" [src/conv3.cpp:72]   --->   Operation 3495 'fmul' 'mul50_5_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3496 [1/1] (7.30ns)   --->   "%gmem_addr_88_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_88" [src/conv3.cpp:72]   --->   Operation 3496 'read' 'gmem_addr_88_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3497 [1/8] (7.30ns)   --->   "%gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1" [src/conv3.cpp:72]   --->   Operation 3497 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3498 [2/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3498 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3499 [3/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3499 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3500 [4/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3500 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3501 [5/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3501 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3502 [6/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3502 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3503 [7/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3503 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3504 [8/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3504 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3505 [1/1] (1.08ns)   --->   "%add_ln72_71 = add i63 %sext_ln72_66, i63 1" [src/conv3.cpp:72]   --->   Operation 3505 'add' 'add_ln72_71' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln72_74 = sext i63 %add_ln72_71" [src/conv3.cpp:72]   --->   Operation 3506 'sext' 'sext_ln72_74' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3507 [1/1] (0.00ns)   --->   "%gmem_addr_97 = getelementptr i32 %gmem, i64 %sext_ln72_74" [src/conv3.cpp:72]   --->   Operation 3507 'getelementptr' 'gmem_addr_97' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3508 [1/1] (0.00ns)   --->   "%zext_ln72_222 = zext i12 %add_ln72_385" [src/conv3.cpp:72]   --->   Operation 3508 'zext' 'zext_ln72_222' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3509 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_190 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_222" [src/conv3.cpp:72]   --->   Operation 3509 'getelementptr' 'input_fm_buffer_addr_190' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln72_188 = sext i11 %add_ln72_386" [src/conv3.cpp:72]   --->   Operation 3510 'sext' 'sext_ln72_188' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3511 [1/1] (0.00ns)   --->   "%zext_ln72_223 = zext i12 %sext_ln72_188" [src/conv3.cpp:72]   --->   Operation 3511 'zext' 'zext_ln72_223' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3512 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_191 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_223" [src/conv3.cpp:72]   --->   Operation 3512 'getelementptr' 'input_fm_buffer_addr_191' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_96 : Operation 3513 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_188 = load i12 %input_fm_buffer_addr_188" [src/conv3.cpp:72]   --->   Operation 3513 'load' 'input_fm_buffer_load_188' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_96 : Operation 3514 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_189 = load i12 %input_fm_buffer_addr_189" [src/conv3.cpp:72]   --->   Operation 3514 'load' 'input_fm_buffer_load_189' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_96 : Operation 3515 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_190 = load i12 %input_fm_buffer_addr_190" [src/conv3.cpp:72]   --->   Operation 3515 'load' 'input_fm_buffer_load_190' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_96 : Operation 3516 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_191 = load i12 %input_fm_buffer_addr_191" [src/conv3.cpp:72]   --->   Operation 3516 'load' 'input_fm_buffer_load_191' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 3517 [1/4] (6.43ns)   --->   "%add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2" [src/conv3.cpp:72]   --->   Operation 3517 'fadd' 'add57_4_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3518 [1/3] (7.01ns)   --->   "%mul50_4_2 = fmul i32 %bitcast_ln72_84, i32 %input_fm_buffer_load_84" [src/conv3.cpp:72]   --->   Operation 3518 'fmul' 'mul50_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3519 [2/3] (7.01ns)   --->   "%mul50_5_2 = fmul i32 %bitcast_ln72_85, i32 %input_fm_buffer_load_85" [src/conv3.cpp:72]   --->   Operation 3519 'fmul' 'mul50_5_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3520 [1/1] (0.00ns)   --->   "%bitcast_ln72_86 = bitcast i32 %gmem_addr_88_read" [src/conv3.cpp:72]   --->   Operation 3520 'bitcast' 'bitcast_ln72_86' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_97 : [1/1] (1.31ns)   --->   Input mux for Operation 3521 '%mul50_6_2 = fmul i32 %bitcast_ln72_86, i32 %input_fm_buffer_load_86'
ST_97 : Operation 3521 [3/3] (5.69ns)   --->   "%mul50_6_2 = fmul i32 %bitcast_ln72_86, i32 %input_fm_buffer_load_86" [src/conv3.cpp:72]   --->   Operation 3521 'fmul' 'mul50_6_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3522 [1/1] (7.30ns)   --->   "%gmem_addr_89_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_89" [src/conv3.cpp:72]   --->   Operation 3522 'read' 'gmem_addr_89_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3523 [1/8] (7.30ns)   --->   "%gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1" [src/conv3.cpp:72]   --->   Operation 3523 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3524 [2/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3524 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3525 [3/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3525 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3526 [4/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3526 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3527 [5/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3527 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3528 [6/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3528 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3529 [7/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3529 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3530 [8/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3530 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3531 [1/1] (1.08ns)   --->   "%add_ln72_72 = add i63 %sext_ln63_54, i63 2" [src/conv3.cpp:72]   --->   Operation 3531 'add' 'add_ln72_72' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln72_75 = sext i63 %add_ln72_72" [src/conv3.cpp:72]   --->   Operation 3532 'sext' 'sext_ln72_75' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_97 : Operation 3533 [1/1] (0.00ns)   --->   "%gmem_addr_98 = getelementptr i32 %gmem, i64 %sext_ln72_75" [src/conv3.cpp:72]   --->   Operation 3533 'getelementptr' 'gmem_addr_98' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_97 : Operation 3534 [1/1] (0.00ns)   --->   "%zext_ln72_224 = zext i10 %add_ln72_387" [src/conv3.cpp:72]   --->   Operation 3534 'zext' 'zext_ln72_224' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_97 : Operation 3535 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_192 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_224" [src/conv3.cpp:72]   --->   Operation 3535 'getelementptr' 'input_fm_buffer_addr_192' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_97 : Operation 3536 [1/1] (0.00ns)   --->   "%zext_ln72_225 = zext i11 %add_ln72_388" [src/conv3.cpp:72]   --->   Operation 3536 'zext' 'zext_ln72_225' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_97 : Operation 3537 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_193 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_225" [src/conv3.cpp:72]   --->   Operation 3537 'getelementptr' 'input_fm_buffer_addr_193' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_97 : Operation 3538 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_190 = load i12 %input_fm_buffer_addr_190" [src/conv3.cpp:72]   --->   Operation 3538 'load' 'input_fm_buffer_load_190' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_97 : Operation 3539 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_191 = load i12 %input_fm_buffer_addr_191" [src/conv3.cpp:72]   --->   Operation 3539 'load' 'input_fm_buffer_load_191' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_97 : Operation 3540 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_192 = load i12 %input_fm_buffer_addr_192" [src/conv3.cpp:72]   --->   Operation 3540 'load' 'input_fm_buffer_load_192' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_97 : Operation 3541 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_193 = load i12 %input_fm_buffer_addr_193" [src/conv3.cpp:72]   --->   Operation 3541 'load' 'input_fm_buffer_load_193' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : [1/1] (1.31ns)   --->   Input mux for Operation 3542 '%add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2'
ST_98 : Operation 3542 [4/4] (5.11ns)   --->   "%add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2" [src/conv3.cpp:72]   --->   Operation 3542 'fadd' 'add57_5_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3543 [1/3] (7.01ns)   --->   "%mul50_5_2 = fmul i32 %bitcast_ln72_85, i32 %input_fm_buffer_load_85" [src/conv3.cpp:72]   --->   Operation 3543 'fmul' 'mul50_5_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3544 [2/3] (7.01ns)   --->   "%mul50_6_2 = fmul i32 %bitcast_ln72_86, i32 %input_fm_buffer_load_86" [src/conv3.cpp:72]   --->   Operation 3544 'fmul' 'mul50_6_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3545 [1/1] (0.00ns)   --->   "%bitcast_ln72_87 = bitcast i32 %gmem_addr_89_read" [src/conv3.cpp:72]   --->   Operation 3545 'bitcast' 'bitcast_ln72_87' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_98 : [1/1] (1.31ns)   --->   Input mux for Operation 3546 '%mul50_7_2 = fmul i32 %bitcast_ln72_87, i32 %input_fm_buffer_load_87'
ST_98 : Operation 3546 [3/3] (5.69ns)   --->   "%mul50_7_2 = fmul i32 %bitcast_ln72_87, i32 %input_fm_buffer_load_87" [src/conv3.cpp:72]   --->   Operation 3546 'fmul' 'mul50_7_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3547 [1/1] (7.30ns)   --->   "%gmem_addr_90_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_90" [src/conv3.cpp:72]   --->   Operation 3547 'read' 'gmem_addr_90_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3548 [1/8] (7.30ns)   --->   "%gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1" [src/conv3.cpp:72]   --->   Operation 3548 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3549 [2/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3549 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3550 [3/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3550 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3551 [4/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3551 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3552 [5/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3552 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3553 [6/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3553 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3554 [7/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3554 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3555 [8/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3555 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3556 [1/1] (1.08ns)   --->   "%add_ln72_73 = add i63 %sext_ln63_55, i63 2" [src/conv3.cpp:72]   --->   Operation 3556 'add' 'add_ln72_73' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln72_76 = sext i63 %add_ln72_73" [src/conv3.cpp:72]   --->   Operation 3557 'sext' 'sext_ln72_76' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_98 : Operation 3558 [1/1] (0.00ns)   --->   "%gmem_addr_99 = getelementptr i32 %gmem, i64 %sext_ln72_76" [src/conv3.cpp:72]   --->   Operation 3558 'getelementptr' 'gmem_addr_99' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_98 : Operation 3559 [1/1] (0.00ns)   --->   "%zext_ln72_226 = zext i11 %add_ln72_389" [src/conv3.cpp:72]   --->   Operation 3559 'zext' 'zext_ln72_226' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_98 : Operation 3560 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_194 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_226" [src/conv3.cpp:72]   --->   Operation 3560 'getelementptr' 'input_fm_buffer_addr_194' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_98 : Operation 3561 [1/1] (0.00ns)   --->   "%zext_ln72_227 = zext i11 %add_ln72_390" [src/conv3.cpp:72]   --->   Operation 3561 'zext' 'zext_ln72_227' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_98 : Operation 3562 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_195 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_227" [src/conv3.cpp:72]   --->   Operation 3562 'getelementptr' 'input_fm_buffer_addr_195' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_98 : Operation 3563 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_192 = load i12 %input_fm_buffer_addr_192" [src/conv3.cpp:72]   --->   Operation 3563 'load' 'input_fm_buffer_load_192' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_98 : Operation 3564 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_193 = load i12 %input_fm_buffer_addr_193" [src/conv3.cpp:72]   --->   Operation 3564 'load' 'input_fm_buffer_load_193' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_98 : Operation 3565 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_194 = load i12 %input_fm_buffer_addr_194" [src/conv3.cpp:72]   --->   Operation 3565 'load' 'input_fm_buffer_load_194' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_98 : Operation 3566 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_195 = load i12 %input_fm_buffer_addr_195" [src/conv3.cpp:72]   --->   Operation 3566 'load' 'input_fm_buffer_load_195' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 3567 [3/4] (6.43ns)   --->   "%add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2" [src/conv3.cpp:72]   --->   Operation 3567 'fadd' 'add57_5_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3568 [1/3] (7.01ns)   --->   "%mul50_6_2 = fmul i32 %bitcast_ln72_86, i32 %input_fm_buffer_load_86" [src/conv3.cpp:72]   --->   Operation 3568 'fmul' 'mul50_6_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3569 [2/3] (7.01ns)   --->   "%mul50_7_2 = fmul i32 %bitcast_ln72_87, i32 %input_fm_buffer_load_87" [src/conv3.cpp:72]   --->   Operation 3569 'fmul' 'mul50_7_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3570 [1/1] (0.00ns)   --->   "%bitcast_ln72_88 = bitcast i32 %gmem_addr_90_read" [src/conv3.cpp:72]   --->   Operation 3570 'bitcast' 'bitcast_ln72_88' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_99 : [1/1] (1.31ns)   --->   Input mux for Operation 3571 '%mul_2_1 = fmul i32 %bitcast_ln72_88, i32 %input_fm_buffer_load_88'
ST_99 : Operation 3571 [3/3] (5.69ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln72_88, i32 %input_fm_buffer_load_88" [src/conv3.cpp:72]   --->   Operation 3571 'fmul' 'mul_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3572 [1/1] (7.30ns)   --->   "%gmem_addr_91_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_91" [src/conv3.cpp:72]   --->   Operation 3572 'read' 'gmem_addr_91_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3573 [1/8] (7.30ns)   --->   "%gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1" [src/conv3.cpp:72]   --->   Operation 3573 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3574 [2/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3574 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3575 [3/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3575 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3576 [4/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3576 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3577 [5/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3577 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3578 [6/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3578 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3579 [7/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3579 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3580 [8/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3580 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3581 [1/1] (1.08ns)   --->   "%add_ln72_74 = add i63 %sext_ln63_56, i63 2" [src/conv3.cpp:72]   --->   Operation 3581 'add' 'add_ln72_74' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln72_77 = sext i63 %add_ln72_74" [src/conv3.cpp:72]   --->   Operation 3582 'sext' 'sext_ln72_77' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_99 : Operation 3583 [1/1] (0.00ns)   --->   "%gmem_addr_100 = getelementptr i32 %gmem, i64 %sext_ln72_77" [src/conv3.cpp:72]   --->   Operation 3583 'getelementptr' 'gmem_addr_100' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_99 : Operation 3584 [1/1] (0.00ns)   --->   "%zext_ln72_228 = zext i12 %add_ln72_391" [src/conv3.cpp:72]   --->   Operation 3584 'zext' 'zext_ln72_228' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_99 : Operation 3585 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_196 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_228" [src/conv3.cpp:72]   --->   Operation 3585 'getelementptr' 'input_fm_buffer_addr_196' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_99 : Operation 3586 [1/1] (0.00ns)   --->   "%zext_ln72_229 = zext i12 %add_ln72_392" [src/conv3.cpp:72]   --->   Operation 3586 'zext' 'zext_ln72_229' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_99 : Operation 3587 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_197 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_229" [src/conv3.cpp:72]   --->   Operation 3587 'getelementptr' 'input_fm_buffer_addr_197' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_99 : Operation 3588 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_194 = load i12 %input_fm_buffer_addr_194" [src/conv3.cpp:72]   --->   Operation 3588 'load' 'input_fm_buffer_load_194' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_99 : Operation 3589 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_195 = load i12 %input_fm_buffer_addr_195" [src/conv3.cpp:72]   --->   Operation 3589 'load' 'input_fm_buffer_load_195' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_99 : Operation 3590 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_196 = load i12 %input_fm_buffer_addr_196" [src/conv3.cpp:72]   --->   Operation 3590 'load' 'input_fm_buffer_load_196' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_99 : Operation 3591 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_197 = load i12 %input_fm_buffer_addr_197" [src/conv3.cpp:72]   --->   Operation 3591 'load' 'input_fm_buffer_load_197' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 3592 [2/4] (6.43ns)   --->   "%add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2" [src/conv3.cpp:72]   --->   Operation 3592 'fadd' 'add57_5_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3593 [1/3] (7.01ns)   --->   "%mul50_7_2 = fmul i32 %bitcast_ln72_87, i32 %input_fm_buffer_load_87" [src/conv3.cpp:72]   --->   Operation 3593 'fmul' 'mul50_7_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3594 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln72_88, i32 %input_fm_buffer_load_88" [src/conv3.cpp:72]   --->   Operation 3594 'fmul' 'mul_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3595 [1/1] (0.00ns)   --->   "%bitcast_ln72_89 = bitcast i32 %gmem_addr_91_read" [src/conv3.cpp:72]   --->   Operation 3595 'bitcast' 'bitcast_ln72_89' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : [1/1] (1.31ns)   --->   Input mux for Operation 3596 '%mul50_1_2_1 = fmul i32 %bitcast_ln72_89, i32 %input_fm_buffer_load_89'
ST_100 : Operation 3596 [3/3] (5.69ns)   --->   "%mul50_1_2_1 = fmul i32 %bitcast_ln72_89, i32 %input_fm_buffer_load_89" [src/conv3.cpp:72]   --->   Operation 3596 'fmul' 'mul50_1_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3597 [1/1] (7.30ns)   --->   "%gmem_addr_92_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_92" [src/conv3.cpp:72]   --->   Operation 3597 'read' 'gmem_addr_92_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3598 [1/8] (7.30ns)   --->   "%gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1" [src/conv3.cpp:72]   --->   Operation 3598 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3599 [2/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3599 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3600 [3/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3600 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3601 [4/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3601 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3602 [5/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3602 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3603 [6/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3603 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3604 [7/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3604 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3605 [8/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3605 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3606 [1/1] (1.08ns)   --->   "%add_ln72_75 = add i63 %sext_ln63_57, i63 2" [src/conv3.cpp:72]   --->   Operation 3606 'add' 'add_ln72_75' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln72_78 = sext i63 %add_ln72_75" [src/conv3.cpp:72]   --->   Operation 3607 'sext' 'sext_ln72_78' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : Operation 3608 [1/1] (0.00ns)   --->   "%gmem_addr_101 = getelementptr i32 %gmem, i64 %sext_ln72_78" [src/conv3.cpp:72]   --->   Operation 3608 'getelementptr' 'gmem_addr_101' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln72_230 = zext i12 %add_ln72_393" [src/conv3.cpp:72]   --->   Operation 3609 'zext' 'zext_ln72_230' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : Operation 3610 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_198 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_230" [src/conv3.cpp:72]   --->   Operation 3610 'getelementptr' 'input_fm_buffer_addr_198' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln72_189 = sext i11 %add_ln72_394" [src/conv3.cpp:72]   --->   Operation 3611 'sext' 'sext_ln72_189' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : Operation 3612 [1/1] (0.00ns)   --->   "%zext_ln72_231 = zext i12 %sext_ln72_189" [src/conv3.cpp:72]   --->   Operation 3612 'zext' 'zext_ln72_231' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : Operation 3613 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_199 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_231" [src/conv3.cpp:72]   --->   Operation 3613 'getelementptr' 'input_fm_buffer_addr_199' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_100 : Operation 3614 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_196 = load i12 %input_fm_buffer_addr_196" [src/conv3.cpp:72]   --->   Operation 3614 'load' 'input_fm_buffer_load_196' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_100 : Operation 3615 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_197 = load i12 %input_fm_buffer_addr_197" [src/conv3.cpp:72]   --->   Operation 3615 'load' 'input_fm_buffer_load_197' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_100 : Operation 3616 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_198 = load i12 %input_fm_buffer_addr_198" [src/conv3.cpp:72]   --->   Operation 3616 'load' 'input_fm_buffer_load_198' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_100 : Operation 3617 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_199 = load i12 %input_fm_buffer_addr_199" [src/conv3.cpp:72]   --->   Operation 3617 'load' 'input_fm_buffer_load_199' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 3618 [1/4] (6.43ns)   --->   "%add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2" [src/conv3.cpp:72]   --->   Operation 3618 'fadd' 'add57_5_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3619 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln72_88, i32 %input_fm_buffer_load_88" [src/conv3.cpp:72]   --->   Operation 3619 'fmul' 'mul_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3620 [2/3] (7.01ns)   --->   "%mul50_1_2_1 = fmul i32 %bitcast_ln72_89, i32 %input_fm_buffer_load_89" [src/conv3.cpp:72]   --->   Operation 3620 'fmul' 'mul50_1_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3621 [1/1] (0.00ns)   --->   "%bitcast_ln72_90 = bitcast i32 %gmem_addr_92_read" [src/conv3.cpp:72]   --->   Operation 3621 'bitcast' 'bitcast_ln72_90' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_101 : [1/1] (1.31ns)   --->   Input mux for Operation 3622 '%mul50_2_2_1 = fmul i32 %bitcast_ln72_90, i32 %input_fm_buffer_load_90'
ST_101 : Operation 3622 [3/3] (5.69ns)   --->   "%mul50_2_2_1 = fmul i32 %bitcast_ln72_90, i32 %input_fm_buffer_load_90" [src/conv3.cpp:72]   --->   Operation 3622 'fmul' 'mul50_2_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3623 [1/1] (7.30ns)   --->   "%gmem_addr_93_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_93" [src/conv3.cpp:72]   --->   Operation 3623 'read' 'gmem_addr_93_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3624 [1/8] (7.30ns)   --->   "%gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1" [src/conv3.cpp:72]   --->   Operation 3624 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3625 [2/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3625 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3626 [3/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3626 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3627 [4/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3627 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3628 [5/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3628 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3629 [6/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3629 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3630 [7/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3630 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3631 [8/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3631 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3632 [1/1] (1.08ns)   --->   "%add_ln72_76 = add i63 %sext_ln63_58, i63 2" [src/conv3.cpp:72]   --->   Operation 3632 'add' 'add_ln72_76' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln72_79 = sext i63 %add_ln72_76" [src/conv3.cpp:72]   --->   Operation 3633 'sext' 'sext_ln72_79' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_101 : Operation 3634 [1/1] (0.00ns)   --->   "%gmem_addr_102 = getelementptr i32 %gmem, i64 %sext_ln72_79" [src/conv3.cpp:72]   --->   Operation 3634 'getelementptr' 'gmem_addr_102' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_101 : Operation 3635 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_198 = load i12 %input_fm_buffer_addr_198" [src/conv3.cpp:72]   --->   Operation 3635 'load' 'input_fm_buffer_load_198' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_101 : Operation 3636 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_199 = load i12 %input_fm_buffer_addr_199" [src/conv3.cpp:72]   --->   Operation 3636 'load' 'input_fm_buffer_load_199' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : [1/1] (1.31ns)   --->   Input mux for Operation 3637 '%add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2'
ST_102 : Operation 3637 [4/4] (5.11ns)   --->   "%add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2" [src/conv3.cpp:72]   --->   Operation 3637 'fadd' 'add57_6_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3638 [1/3] (7.01ns)   --->   "%mul50_1_2_1 = fmul i32 %bitcast_ln72_89, i32 %input_fm_buffer_load_89" [src/conv3.cpp:72]   --->   Operation 3638 'fmul' 'mul50_1_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3639 [2/3] (7.01ns)   --->   "%mul50_2_2_1 = fmul i32 %bitcast_ln72_90, i32 %input_fm_buffer_load_90" [src/conv3.cpp:72]   --->   Operation 3639 'fmul' 'mul50_2_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3640 [1/1] (0.00ns)   --->   "%bitcast_ln72_91 = bitcast i32 %gmem_addr_93_read" [src/conv3.cpp:72]   --->   Operation 3640 'bitcast' 'bitcast_ln72_91' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_102 : [1/1] (1.31ns)   --->   Input mux for Operation 3641 '%mul50_3_2_1 = fmul i32 %bitcast_ln72_91, i32 %input_fm_buffer_load_91'
ST_102 : Operation 3641 [3/3] (5.69ns)   --->   "%mul50_3_2_1 = fmul i32 %bitcast_ln72_91, i32 %input_fm_buffer_load_91" [src/conv3.cpp:72]   --->   Operation 3641 'fmul' 'mul50_3_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3642 [1/1] (7.30ns)   --->   "%gmem_addr_94_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_94" [src/conv3.cpp:72]   --->   Operation 3642 'read' 'gmem_addr_94_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3643 [1/8] (7.30ns)   --->   "%gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1" [src/conv3.cpp:72]   --->   Operation 3643 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3644 [2/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3644 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3645 [3/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3645 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3646 [4/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3646 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3647 [5/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3647 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3648 [6/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3648 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3649 [7/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3649 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3650 [8/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3650 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3651 [1/1] (1.08ns)   --->   "%add_ln72_77 = add i63 %sext_ln63_59, i63 2" [src/conv3.cpp:72]   --->   Operation 3651 'add' 'add_ln72_77' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln72_80 = sext i63 %add_ln72_77" [src/conv3.cpp:72]   --->   Operation 3652 'sext' 'sext_ln72_80' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_102 : Operation 3653 [1/1] (0.00ns)   --->   "%gmem_addr_103 = getelementptr i32 %gmem, i64 %sext_ln72_80" [src/conv3.cpp:72]   --->   Operation 3653 'getelementptr' 'gmem_addr_103' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 3654 [3/4] (6.43ns)   --->   "%add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2" [src/conv3.cpp:72]   --->   Operation 3654 'fadd' 'add57_6_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3655 [1/3] (7.01ns)   --->   "%mul50_2_2_1 = fmul i32 %bitcast_ln72_90, i32 %input_fm_buffer_load_90" [src/conv3.cpp:72]   --->   Operation 3655 'fmul' 'mul50_2_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3656 [2/3] (7.01ns)   --->   "%mul50_3_2_1 = fmul i32 %bitcast_ln72_91, i32 %input_fm_buffer_load_91" [src/conv3.cpp:72]   --->   Operation 3656 'fmul' 'mul50_3_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3657 [1/1] (0.00ns)   --->   "%bitcast_ln72_92 = bitcast i32 %gmem_addr_94_read" [src/conv3.cpp:72]   --->   Operation 3657 'bitcast' 'bitcast_ln72_92' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_103 : [1/1] (1.31ns)   --->   Input mux for Operation 3658 '%mul50_4_2_1 = fmul i32 %bitcast_ln72_92, i32 %input_fm_buffer_load_92'
ST_103 : Operation 3658 [3/3] (5.69ns)   --->   "%mul50_4_2_1 = fmul i32 %bitcast_ln72_92, i32 %input_fm_buffer_load_92" [src/conv3.cpp:72]   --->   Operation 3658 'fmul' 'mul50_4_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3659 [1/1] (7.30ns)   --->   "%gmem_addr_95_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_95" [src/conv3.cpp:72]   --->   Operation 3659 'read' 'gmem_addr_95_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3660 [1/8] (7.30ns)   --->   "%gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1" [src/conv3.cpp:72]   --->   Operation 3660 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3661 [2/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3661 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3662 [3/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3662 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3663 [4/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3663 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3664 [5/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3664 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3665 [6/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3665 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3666 [7/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3666 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3667 [8/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3667 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3668 [1/1] (1.08ns)   --->   "%add_ln72_78 = add i63 %sext_ln63_60, i63 2" [src/conv3.cpp:72]   --->   Operation 3668 'add' 'add_ln72_78' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln72_81 = sext i63 %add_ln72_78" [src/conv3.cpp:72]   --->   Operation 3669 'sext' 'sext_ln72_81' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_103 : Operation 3670 [1/1] (0.00ns)   --->   "%gmem_addr_104 = getelementptr i32 %gmem, i64 %sext_ln72_81" [src/conv3.cpp:72]   --->   Operation 3670 'getelementptr' 'gmem_addr_104' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 3671 [2/4] (6.43ns)   --->   "%add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2" [src/conv3.cpp:72]   --->   Operation 3671 'fadd' 'add57_6_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3672 [1/3] (7.01ns)   --->   "%mul50_3_2_1 = fmul i32 %bitcast_ln72_91, i32 %input_fm_buffer_load_91" [src/conv3.cpp:72]   --->   Operation 3672 'fmul' 'mul50_3_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3673 [2/3] (7.01ns)   --->   "%mul50_4_2_1 = fmul i32 %bitcast_ln72_92, i32 %input_fm_buffer_load_92" [src/conv3.cpp:72]   --->   Operation 3673 'fmul' 'mul50_4_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3674 [1/1] (0.00ns)   --->   "%bitcast_ln72_93 = bitcast i32 %gmem_addr_95_read" [src/conv3.cpp:72]   --->   Operation 3674 'bitcast' 'bitcast_ln72_93' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_104 : [1/1] (1.31ns)   --->   Input mux for Operation 3675 '%mul50_5_2_1 = fmul i32 %bitcast_ln72_93, i32 %input_fm_buffer_load_93'
ST_104 : Operation 3675 [3/3] (5.69ns)   --->   "%mul50_5_2_1 = fmul i32 %bitcast_ln72_93, i32 %input_fm_buffer_load_93" [src/conv3.cpp:72]   --->   Operation 3675 'fmul' 'mul50_5_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3676 [1/1] (7.30ns)   --->   "%gmem_addr_96_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_96" [src/conv3.cpp:72]   --->   Operation 3676 'read' 'gmem_addr_96_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3677 [1/8] (7.30ns)   --->   "%gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1" [src/conv3.cpp:72]   --->   Operation 3677 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3678 [2/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3678 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3679 [3/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3679 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3680 [4/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3680 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3681 [5/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3681 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3682 [6/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3682 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3683 [7/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3683 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3684 [8/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3684 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3685 [1/1] (1.08ns)   --->   "%add_ln72_79 = add i63 %sext_ln72_66, i63 2" [src/conv3.cpp:72]   --->   Operation 3685 'add' 'add_ln72_79' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln72_82 = sext i63 %add_ln72_79" [src/conv3.cpp:72]   --->   Operation 3686 'sext' 'sext_ln72_82' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_104 : Operation 3687 [1/1] (0.00ns)   --->   "%gmem_addr_105 = getelementptr i32 %gmem, i64 %sext_ln72_82" [src/conv3.cpp:72]   --->   Operation 3687 'getelementptr' 'gmem_addr_105' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 3688 [1/4] (6.43ns)   --->   "%add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2" [src/conv3.cpp:72]   --->   Operation 3688 'fadd' 'add57_6_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3689 [1/3] (7.01ns)   --->   "%mul50_4_2_1 = fmul i32 %bitcast_ln72_92, i32 %input_fm_buffer_load_92" [src/conv3.cpp:72]   --->   Operation 3689 'fmul' 'mul50_4_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3690 [2/3] (7.01ns)   --->   "%mul50_5_2_1 = fmul i32 %bitcast_ln72_93, i32 %input_fm_buffer_load_93" [src/conv3.cpp:72]   --->   Operation 3690 'fmul' 'mul50_5_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3691 [1/1] (0.00ns)   --->   "%bitcast_ln72_94 = bitcast i32 %gmem_addr_96_read" [src/conv3.cpp:72]   --->   Operation 3691 'bitcast' 'bitcast_ln72_94' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : [1/1] (1.31ns)   --->   Input mux for Operation 3692 '%mul50_6_2_1 = fmul i32 %bitcast_ln72_94, i32 %input_fm_buffer_load_94'
ST_105 : Operation 3692 [3/3] (5.69ns)   --->   "%mul50_6_2_1 = fmul i32 %bitcast_ln72_94, i32 %input_fm_buffer_load_94" [src/conv3.cpp:72]   --->   Operation 3692 'fmul' 'mul50_6_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3693 [1/1] (7.30ns)   --->   "%gmem_addr_97_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_97" [src/conv3.cpp:72]   --->   Operation 3693 'read' 'gmem_addr_97_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3694 [1/8] (7.30ns)   --->   "%gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1" [src/conv3.cpp:72]   --->   Operation 3694 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3695 [2/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3695 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3696 [3/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3696 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3697 [4/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3697 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3698 [5/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3698 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3699 [6/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3699 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3700 [7/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3700 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3701 [8/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3701 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3702 [1/1] (1.08ns)   --->   "%add_ln72_80 = add i63 %sext_ln63_54, i63 3" [src/conv3.cpp:72]   --->   Operation 3702 'add' 'add_ln72_80' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln72_83 = sext i63 %add_ln72_80" [src/conv3.cpp:72]   --->   Operation 3703 'sext' 'sext_ln72_83' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : Operation 3704 [1/1] (0.00ns)   --->   "%gmem_addr_106 = getelementptr i32 %gmem, i64 %sext_ln72_83" [src/conv3.cpp:72]   --->   Operation 3704 'getelementptr' 'gmem_addr_106' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : Operation 3705 [1/1] (1.08ns)   --->   "%add_ln72_88 = add i63 %sext_ln63_54, i63 4" [src/conv3.cpp:72]   --->   Operation 3705 'add' 'add_ln72_88' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln72_91 = sext i63 %add_ln72_88" [src/conv3.cpp:72]   --->   Operation 3706 'sext' 'sext_ln72_91' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : Operation 3707 [1/1] (0.00ns)   --->   "%gmem_addr_114 = getelementptr i32 %gmem, i64 %sext_ln72_91" [src/conv3.cpp:72]   --->   Operation 3707 'getelementptr' 'gmem_addr_114' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : [1/1] (1.31ns)   --->   Input mux for Operation 3708 '%add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2'
ST_106 : Operation 3708 [4/4] (5.11ns)   --->   "%add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2" [src/conv3.cpp:72]   --->   Operation 3708 'fadd' 'add57_7_0_2' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3709 [1/3] (7.01ns)   --->   "%mul50_5_2_1 = fmul i32 %bitcast_ln72_93, i32 %input_fm_buffer_load_93" [src/conv3.cpp:72]   --->   Operation 3709 'fmul' 'mul50_5_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3710 [2/3] (7.01ns)   --->   "%mul50_6_2_1 = fmul i32 %bitcast_ln72_94, i32 %input_fm_buffer_load_94" [src/conv3.cpp:72]   --->   Operation 3710 'fmul' 'mul50_6_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3711 [1/1] (0.00ns)   --->   "%bitcast_ln72_95 = bitcast i32 %gmem_addr_97_read" [src/conv3.cpp:72]   --->   Operation 3711 'bitcast' 'bitcast_ln72_95' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_106 : [1/1] (1.31ns)   --->   Input mux for Operation 3712 '%mul50_7_2_1 = fmul i32 %bitcast_ln72_95, i32 %input_fm_buffer_load_95'
ST_106 : Operation 3712 [3/3] (5.69ns)   --->   "%mul50_7_2_1 = fmul i32 %bitcast_ln72_95, i32 %input_fm_buffer_load_95" [src/conv3.cpp:72]   --->   Operation 3712 'fmul' 'mul50_7_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3713 [1/1] (7.30ns)   --->   "%gmem_addr_98_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_98" [src/conv3.cpp:72]   --->   Operation 3713 'read' 'gmem_addr_98_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3714 [1/8] (7.30ns)   --->   "%gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1" [src/conv3.cpp:72]   --->   Operation 3714 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3715 [2/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3715 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3716 [3/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3716 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3717 [4/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3717 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3718 [5/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3718 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3719 [6/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3719 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3720 [7/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3720 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3721 [8/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3721 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3722 [1/1] (1.08ns)   --->   "%add_ln72_81 = add i63 %sext_ln63_55, i63 3" [src/conv3.cpp:72]   --->   Operation 3722 'add' 'add_ln72_81' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln72_84 = sext i63 %add_ln72_81" [src/conv3.cpp:72]   --->   Operation 3723 'sext' 'sext_ln72_84' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_106 : Operation 3724 [1/1] (0.00ns)   --->   "%gmem_addr_107 = getelementptr i32 %gmem, i64 %sext_ln72_84" [src/conv3.cpp:72]   --->   Operation 3724 'getelementptr' 'gmem_addr_107' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_106 : Operation 3725 [1/1] (1.08ns)   --->   "%add_ln72_89 = add i63 %sext_ln63_55, i63 4" [src/conv3.cpp:72]   --->   Operation 3725 'add' 'add_ln72_89' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln72_92 = sext i63 %add_ln72_89" [src/conv3.cpp:72]   --->   Operation 3726 'sext' 'sext_ln72_92' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_106 : Operation 3727 [1/1] (0.00ns)   --->   "%gmem_addr_115 = getelementptr i32 %gmem, i64 %sext_ln72_92" [src/conv3.cpp:72]   --->   Operation 3727 'getelementptr' 'gmem_addr_115' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 3728 [3/4] (6.43ns)   --->   "%add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2" [src/conv3.cpp:72]   --->   Operation 3728 'fadd' 'add57_7_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3729 [1/3] (7.01ns)   --->   "%mul50_6_2_1 = fmul i32 %bitcast_ln72_94, i32 %input_fm_buffer_load_94" [src/conv3.cpp:72]   --->   Operation 3729 'fmul' 'mul50_6_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3730 [2/3] (7.01ns)   --->   "%mul50_7_2_1 = fmul i32 %bitcast_ln72_95, i32 %input_fm_buffer_load_95" [src/conv3.cpp:72]   --->   Operation 3730 'fmul' 'mul50_7_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3731 [1/1] (0.00ns)   --->   "%bitcast_ln72_96 = bitcast i32 %gmem_addr_98_read" [src/conv3.cpp:72]   --->   Operation 3731 'bitcast' 'bitcast_ln72_96' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_107 : [1/1] (1.31ns)   --->   Input mux for Operation 3732 '%mul_2_2 = fmul i32 %bitcast_ln72_96, i32 %input_fm_buffer_load_96'
ST_107 : Operation 3732 [3/3] (5.69ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln72_96, i32 %input_fm_buffer_load_96" [src/conv3.cpp:72]   --->   Operation 3732 'fmul' 'mul_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3733 [1/1] (7.30ns)   --->   "%gmem_addr_99_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_99" [src/conv3.cpp:72]   --->   Operation 3733 'read' 'gmem_addr_99_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3734 [1/8] (7.30ns)   --->   "%gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1" [src/conv3.cpp:72]   --->   Operation 3734 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3735 [2/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3735 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3736 [3/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3736 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3737 [4/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3737 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3738 [5/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3738 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3739 [6/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3739 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3740 [7/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3740 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3741 [8/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3741 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3742 [1/1] (1.08ns)   --->   "%add_ln72_82 = add i63 %sext_ln63_56, i63 3" [src/conv3.cpp:72]   --->   Operation 3742 'add' 'add_ln72_82' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln72_85 = sext i63 %add_ln72_82" [src/conv3.cpp:72]   --->   Operation 3743 'sext' 'sext_ln72_85' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_107 : Operation 3744 [1/1] (0.00ns)   --->   "%gmem_addr_108 = getelementptr i32 %gmem, i64 %sext_ln72_85" [src/conv3.cpp:72]   --->   Operation 3744 'getelementptr' 'gmem_addr_108' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_107 : Operation 3745 [1/1] (1.08ns)   --->   "%add_ln72_90 = add i63 %sext_ln63_56, i63 4" [src/conv3.cpp:72]   --->   Operation 3745 'add' 'add_ln72_90' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln72_93 = sext i63 %add_ln72_90" [src/conv3.cpp:72]   --->   Operation 3746 'sext' 'sext_ln72_93' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_107 : Operation 3747 [1/1] (0.00ns)   --->   "%gmem_addr_116 = getelementptr i32 %gmem, i64 %sext_ln72_93" [src/conv3.cpp:72]   --->   Operation 3747 'getelementptr' 'gmem_addr_116' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 3748 [2/4] (6.43ns)   --->   "%add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2" [src/conv3.cpp:72]   --->   Operation 3748 'fadd' 'add57_7_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3749 [1/3] (7.01ns)   --->   "%mul50_7_2_1 = fmul i32 %bitcast_ln72_95, i32 %input_fm_buffer_load_95" [src/conv3.cpp:72]   --->   Operation 3749 'fmul' 'mul50_7_2_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3750 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln72_96, i32 %input_fm_buffer_load_96" [src/conv3.cpp:72]   --->   Operation 3750 'fmul' 'mul_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3751 [1/1] (0.00ns)   --->   "%bitcast_ln72_97 = bitcast i32 %gmem_addr_99_read" [src/conv3.cpp:72]   --->   Operation 3751 'bitcast' 'bitcast_ln72_97' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_108 : [1/1] (1.31ns)   --->   Input mux for Operation 3752 '%mul50_1_2_2 = fmul i32 %bitcast_ln72_97, i32 %input_fm_buffer_load_97'
ST_108 : Operation 3752 [3/3] (5.69ns)   --->   "%mul50_1_2_2 = fmul i32 %bitcast_ln72_97, i32 %input_fm_buffer_load_97" [src/conv3.cpp:72]   --->   Operation 3752 'fmul' 'mul50_1_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3753 [1/1] (7.30ns)   --->   "%gmem_addr_100_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_100" [src/conv3.cpp:72]   --->   Operation 3753 'read' 'gmem_addr_100_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3754 [1/8] (7.30ns)   --->   "%gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1" [src/conv3.cpp:72]   --->   Operation 3754 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3755 [2/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3755 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3756 [3/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3756 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3757 [4/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3757 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3758 [5/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3758 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3759 [6/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3759 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3760 [7/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3760 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3761 [8/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3761 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3762 [1/1] (1.08ns)   --->   "%add_ln72_83 = add i63 %sext_ln63_57, i63 3" [src/conv3.cpp:72]   --->   Operation 3762 'add' 'add_ln72_83' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln72_86 = sext i63 %add_ln72_83" [src/conv3.cpp:72]   --->   Operation 3763 'sext' 'sext_ln72_86' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_108 : Operation 3764 [1/1] (0.00ns)   --->   "%gmem_addr_109 = getelementptr i32 %gmem, i64 %sext_ln72_86" [src/conv3.cpp:72]   --->   Operation 3764 'getelementptr' 'gmem_addr_109' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_108 : Operation 3765 [1/1] (1.08ns)   --->   "%add_ln72_91 = add i63 %sext_ln63_57, i63 4" [src/conv3.cpp:72]   --->   Operation 3765 'add' 'add_ln72_91' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln72_94 = sext i63 %add_ln72_91" [src/conv3.cpp:72]   --->   Operation 3766 'sext' 'sext_ln72_94' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_108 : Operation 3767 [1/1] (0.00ns)   --->   "%gmem_addr_117 = getelementptr i32 %gmem, i64 %sext_ln72_94" [src/conv3.cpp:72]   --->   Operation 3767 'getelementptr' 'gmem_addr_117' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 3768 [1/4] (6.43ns)   --->   "%add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2" [src/conv3.cpp:72]   --->   Operation 3768 'fadd' 'add57_7_0_2' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3769 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln72_96, i32 %input_fm_buffer_load_96" [src/conv3.cpp:72]   --->   Operation 3769 'fmul' 'mul_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3770 [2/3] (7.01ns)   --->   "%mul50_1_2_2 = fmul i32 %bitcast_ln72_97, i32 %input_fm_buffer_load_97" [src/conv3.cpp:72]   --->   Operation 3770 'fmul' 'mul50_1_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3771 [1/1] (0.00ns)   --->   "%bitcast_ln72_98 = bitcast i32 %gmem_addr_100_read" [src/conv3.cpp:72]   --->   Operation 3771 'bitcast' 'bitcast_ln72_98' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_109 : [1/1] (1.31ns)   --->   Input mux for Operation 3772 '%mul50_2_2_2 = fmul i32 %bitcast_ln72_98, i32 %input_fm_buffer_load_98'
ST_109 : Operation 3772 [3/3] (5.69ns)   --->   "%mul50_2_2_2 = fmul i32 %bitcast_ln72_98, i32 %input_fm_buffer_load_98" [src/conv3.cpp:72]   --->   Operation 3772 'fmul' 'mul50_2_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3773 [1/1] (7.30ns)   --->   "%gmem_addr_101_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_101" [src/conv3.cpp:72]   --->   Operation 3773 'read' 'gmem_addr_101_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3774 [1/8] (7.30ns)   --->   "%gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1" [src/conv3.cpp:72]   --->   Operation 3774 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3775 [2/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3775 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3776 [3/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3776 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3777 [4/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3777 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3778 [5/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3778 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3779 [6/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3779 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3780 [7/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3780 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3781 [8/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3781 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3782 [1/1] (1.08ns)   --->   "%add_ln72_84 = add i63 %sext_ln63_58, i63 3" [src/conv3.cpp:72]   --->   Operation 3782 'add' 'add_ln72_84' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln72_87 = sext i63 %add_ln72_84" [src/conv3.cpp:72]   --->   Operation 3783 'sext' 'sext_ln72_87' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_109 : Operation 3784 [1/1] (0.00ns)   --->   "%gmem_addr_110 = getelementptr i32 %gmem, i64 %sext_ln72_87" [src/conv3.cpp:72]   --->   Operation 3784 'getelementptr' 'gmem_addr_110' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_109 : Operation 3785 [1/1] (1.08ns)   --->   "%add_ln72_92 = add i63 %sext_ln63_58, i63 4" [src/conv3.cpp:72]   --->   Operation 3785 'add' 'add_ln72_92' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln72_95 = sext i63 %add_ln72_92" [src/conv3.cpp:72]   --->   Operation 3786 'sext' 'sext_ln72_95' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_109 : Operation 3787 [1/1] (0.00ns)   --->   "%gmem_addr_118 = getelementptr i32 %gmem, i64 %sext_ln72_95" [src/conv3.cpp:72]   --->   Operation 3787 'getelementptr' 'gmem_addr_118' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : [1/1] (1.31ns)   --->   Input mux for Operation 3788 '%add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3'
ST_110 : Operation 3788 [4/4] (5.11ns)   --->   "%add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3" [src/conv3.cpp:72]   --->   Operation 3788 'fadd' 'add_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3789 [1/3] (7.01ns)   --->   "%mul50_1_2_2 = fmul i32 %bitcast_ln72_97, i32 %input_fm_buffer_load_97" [src/conv3.cpp:72]   --->   Operation 3789 'fmul' 'mul50_1_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3790 [2/3] (7.01ns)   --->   "%mul50_2_2_2 = fmul i32 %bitcast_ln72_98, i32 %input_fm_buffer_load_98" [src/conv3.cpp:72]   --->   Operation 3790 'fmul' 'mul50_2_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3791 [1/1] (0.00ns)   --->   "%bitcast_ln72_99 = bitcast i32 %gmem_addr_101_read" [src/conv3.cpp:72]   --->   Operation 3791 'bitcast' 'bitcast_ln72_99' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_110 : [1/1] (1.31ns)   --->   Input mux for Operation 3792 '%mul50_3_2_2 = fmul i32 %bitcast_ln72_99, i32 %input_fm_buffer_load_99'
ST_110 : Operation 3792 [3/3] (5.69ns)   --->   "%mul50_3_2_2 = fmul i32 %bitcast_ln72_99, i32 %input_fm_buffer_load_99" [src/conv3.cpp:72]   --->   Operation 3792 'fmul' 'mul50_3_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3793 [1/1] (7.30ns)   --->   "%gmem_addr_102_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_102" [src/conv3.cpp:72]   --->   Operation 3793 'read' 'gmem_addr_102_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3794 [1/8] (7.30ns)   --->   "%gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1" [src/conv3.cpp:72]   --->   Operation 3794 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3795 [2/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3795 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3796 [3/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3796 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3797 [4/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3797 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3798 [5/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3798 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3799 [6/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3799 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3800 [7/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3800 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3801 [8/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3801 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3802 [1/1] (1.08ns)   --->   "%add_ln72_85 = add i63 %sext_ln63_59, i63 3" [src/conv3.cpp:72]   --->   Operation 3802 'add' 'add_ln72_85' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln72_88 = sext i63 %add_ln72_85" [src/conv3.cpp:72]   --->   Operation 3803 'sext' 'sext_ln72_88' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_110 : Operation 3804 [1/1] (0.00ns)   --->   "%gmem_addr_111 = getelementptr i32 %gmem, i64 %sext_ln72_88" [src/conv3.cpp:72]   --->   Operation 3804 'getelementptr' 'gmem_addr_111' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_110 : Operation 3805 [1/1] (1.08ns)   --->   "%add_ln72_93 = add i63 %sext_ln63_59, i63 4" [src/conv3.cpp:72]   --->   Operation 3805 'add' 'add_ln72_93' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln72_96 = sext i63 %add_ln72_93" [src/conv3.cpp:72]   --->   Operation 3806 'sext' 'sext_ln72_96' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_110 : Operation 3807 [1/1] (0.00ns)   --->   "%gmem_addr_119 = getelementptr i32 %gmem, i64 %sext_ln72_96" [src/conv3.cpp:72]   --->   Operation 3807 'getelementptr' 'gmem_addr_119' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 3808 [3/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3" [src/conv3.cpp:72]   --->   Operation 3808 'fadd' 'add_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3809 [1/3] (7.01ns)   --->   "%mul50_2_2_2 = fmul i32 %bitcast_ln72_98, i32 %input_fm_buffer_load_98" [src/conv3.cpp:72]   --->   Operation 3809 'fmul' 'mul50_2_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3810 [2/3] (7.01ns)   --->   "%mul50_3_2_2 = fmul i32 %bitcast_ln72_99, i32 %input_fm_buffer_load_99" [src/conv3.cpp:72]   --->   Operation 3810 'fmul' 'mul50_3_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3811 [1/1] (0.00ns)   --->   "%bitcast_ln72_100 = bitcast i32 %gmem_addr_102_read" [src/conv3.cpp:72]   --->   Operation 3811 'bitcast' 'bitcast_ln72_100' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_111 : [1/1] (1.31ns)   --->   Input mux for Operation 3812 '%mul50_4_2_2 = fmul i32 %bitcast_ln72_100, i32 %input_fm_buffer_load_100'
ST_111 : Operation 3812 [3/3] (5.69ns)   --->   "%mul50_4_2_2 = fmul i32 %bitcast_ln72_100, i32 %input_fm_buffer_load_100" [src/conv3.cpp:72]   --->   Operation 3812 'fmul' 'mul50_4_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3813 [1/1] (7.30ns)   --->   "%gmem_addr_103_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_103" [src/conv3.cpp:72]   --->   Operation 3813 'read' 'gmem_addr_103_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3814 [1/8] (7.30ns)   --->   "%gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1" [src/conv3.cpp:72]   --->   Operation 3814 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3815 [2/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3815 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3816 [3/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3816 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3817 [4/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3817 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3818 [5/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3818 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3819 [6/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3819 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3820 [7/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3820 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3821 [8/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3821 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3822 [1/1] (1.08ns)   --->   "%add_ln72_86 = add i63 %sext_ln63_60, i63 3" [src/conv3.cpp:72]   --->   Operation 3822 'add' 'add_ln72_86' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln72_89 = sext i63 %add_ln72_86" [src/conv3.cpp:72]   --->   Operation 3823 'sext' 'sext_ln72_89' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_111 : Operation 3824 [1/1] (0.00ns)   --->   "%gmem_addr_112 = getelementptr i32 %gmem, i64 %sext_ln72_89" [src/conv3.cpp:72]   --->   Operation 3824 'getelementptr' 'gmem_addr_112' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_111 : Operation 3825 [1/1] (1.08ns)   --->   "%add_ln72_94 = add i63 %sext_ln63_60, i63 4" [src/conv3.cpp:72]   --->   Operation 3825 'add' 'add_ln72_94' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln72_97 = sext i63 %add_ln72_94" [src/conv3.cpp:72]   --->   Operation 3826 'sext' 'sext_ln72_97' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_111 : Operation 3827 [1/1] (0.00ns)   --->   "%gmem_addr_120 = getelementptr i32 %gmem, i64 %sext_ln72_97" [src/conv3.cpp:72]   --->   Operation 3827 'getelementptr' 'gmem_addr_120' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 3828 [2/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3" [src/conv3.cpp:72]   --->   Operation 3828 'fadd' 'add_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3829 [1/3] (7.01ns)   --->   "%mul50_3_2_2 = fmul i32 %bitcast_ln72_99, i32 %input_fm_buffer_load_99" [src/conv3.cpp:72]   --->   Operation 3829 'fmul' 'mul50_3_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3830 [2/3] (7.01ns)   --->   "%mul50_4_2_2 = fmul i32 %bitcast_ln72_100, i32 %input_fm_buffer_load_100" [src/conv3.cpp:72]   --->   Operation 3830 'fmul' 'mul50_4_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3831 [1/1] (0.00ns)   --->   "%bitcast_ln72_101 = bitcast i32 %gmem_addr_103_read" [src/conv3.cpp:72]   --->   Operation 3831 'bitcast' 'bitcast_ln72_101' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_112 : [1/1] (1.31ns)   --->   Input mux for Operation 3832 '%mul50_5_2_2 = fmul i32 %bitcast_ln72_101, i32 %input_fm_buffer_load_101'
ST_112 : Operation 3832 [3/3] (5.69ns)   --->   "%mul50_5_2_2 = fmul i32 %bitcast_ln72_101, i32 %input_fm_buffer_load_101" [src/conv3.cpp:72]   --->   Operation 3832 'fmul' 'mul50_5_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3833 [1/1] (7.30ns)   --->   "%gmem_addr_104_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_104" [src/conv3.cpp:72]   --->   Operation 3833 'read' 'gmem_addr_104_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3834 [1/8] (7.30ns)   --->   "%gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1" [src/conv3.cpp:72]   --->   Operation 3834 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3835 [2/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3835 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3836 [3/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3836 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3837 [4/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3837 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3838 [5/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3838 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3839 [6/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3839 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3840 [7/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3840 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3841 [8/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3841 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3842 [1/1] (1.08ns)   --->   "%add_ln72_87 = add i63 %sext_ln72_66, i63 3" [src/conv3.cpp:72]   --->   Operation 3842 'add' 'add_ln72_87' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln72_90 = sext i63 %add_ln72_87" [src/conv3.cpp:72]   --->   Operation 3843 'sext' 'sext_ln72_90' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_112 : Operation 3844 [1/1] (0.00ns)   --->   "%gmem_addr_113 = getelementptr i32 %gmem, i64 %sext_ln72_90" [src/conv3.cpp:72]   --->   Operation 3844 'getelementptr' 'gmem_addr_113' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_112 : Operation 3845 [1/1] (1.08ns)   --->   "%add_ln72_95 = add i63 %sext_ln72_66, i63 4" [src/conv3.cpp:72]   --->   Operation 3845 'add' 'add_ln72_95' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln72_98 = sext i63 %add_ln72_95" [src/conv3.cpp:72]   --->   Operation 3846 'sext' 'sext_ln72_98' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_112 : Operation 3847 [1/1] (0.00ns)   --->   "%gmem_addr_121 = getelementptr i32 %gmem, i64 %sext_ln72_98" [src/conv3.cpp:72]   --->   Operation 3847 'getelementptr' 'gmem_addr_121' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 3848 [1/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3" [src/conv3.cpp:72]   --->   Operation 3848 'fadd' 'add_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3849 [1/3] (7.01ns)   --->   "%mul50_4_2_2 = fmul i32 %bitcast_ln72_100, i32 %input_fm_buffer_load_100" [src/conv3.cpp:72]   --->   Operation 3849 'fmul' 'mul50_4_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3850 [2/3] (7.01ns)   --->   "%mul50_5_2_2 = fmul i32 %bitcast_ln72_101, i32 %input_fm_buffer_load_101" [src/conv3.cpp:72]   --->   Operation 3850 'fmul' 'mul50_5_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3851 [1/1] (0.00ns)   --->   "%bitcast_ln72_102 = bitcast i32 %gmem_addr_104_read" [src/conv3.cpp:72]   --->   Operation 3851 'bitcast' 'bitcast_ln72_102' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_113 : [1/1] (1.31ns)   --->   Input mux for Operation 3852 '%mul50_6_2_2 = fmul i32 %bitcast_ln72_102, i32 %input_fm_buffer_load_102'
ST_113 : Operation 3852 [3/3] (5.69ns)   --->   "%mul50_6_2_2 = fmul i32 %bitcast_ln72_102, i32 %input_fm_buffer_load_102" [src/conv3.cpp:72]   --->   Operation 3852 'fmul' 'mul50_6_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3853 [1/1] (7.30ns)   --->   "%gmem_addr_105_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_105" [src/conv3.cpp:72]   --->   Operation 3853 'read' 'gmem_addr_105_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3854 [1/8] (7.30ns)   --->   "%gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1" [src/conv3.cpp:72]   --->   Operation 3854 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3855 [2/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3855 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3856 [3/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3856 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3857 [4/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3857 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3858 [5/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3858 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3859 [6/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3859 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3860 [7/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3860 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3861 [8/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3861 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : [1/1] (1.31ns)   --->   Input mux for Operation 3862 '%add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3'
ST_114 : Operation 3862 [4/4] (5.11ns)   --->   "%add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3" [src/conv3.cpp:72]   --->   Operation 3862 'fadd' 'add57_1_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3863 [1/3] (7.01ns)   --->   "%mul50_5_2_2 = fmul i32 %bitcast_ln72_101, i32 %input_fm_buffer_load_101" [src/conv3.cpp:72]   --->   Operation 3863 'fmul' 'mul50_5_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3864 [2/3] (7.01ns)   --->   "%mul50_6_2_2 = fmul i32 %bitcast_ln72_102, i32 %input_fm_buffer_load_102" [src/conv3.cpp:72]   --->   Operation 3864 'fmul' 'mul50_6_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3865 [1/1] (0.00ns)   --->   "%bitcast_ln72_103 = bitcast i32 %gmem_addr_105_read" [src/conv3.cpp:72]   --->   Operation 3865 'bitcast' 'bitcast_ln72_103' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_114 : [1/1] (1.31ns)   --->   Input mux for Operation 3866 '%mul50_7_2_2 = fmul i32 %bitcast_ln72_103, i32 %input_fm_buffer_load_103'
ST_114 : Operation 3866 [3/3] (5.69ns)   --->   "%mul50_7_2_2 = fmul i32 %bitcast_ln72_103, i32 %input_fm_buffer_load_103" [src/conv3.cpp:72]   --->   Operation 3866 'fmul' 'mul50_7_2_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3867 [1/1] (7.30ns)   --->   "%gmem_addr_106_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_106" [src/conv3.cpp:72]   --->   Operation 3867 'read' 'gmem_addr_106_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3868 [1/8] (7.30ns)   --->   "%gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1" [src/conv3.cpp:72]   --->   Operation 3868 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3869 [2/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3869 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3870 [3/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3870 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3871 [4/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3871 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3872 [5/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3872 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3873 [6/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3873 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3874 [7/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3874 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3875 [8/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3875 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 3876 [3/4] (6.43ns)   --->   "%add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3" [src/conv3.cpp:72]   --->   Operation 3876 'fadd' 'add57_1_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3877 [1/3] (7.01ns)   --->   "%mul50_6_2_2 = fmul i32 %bitcast_ln72_102, i32 %input_fm_buffer_load_102" [src/conv3.cpp:72]   --->   Operation 3877 'fmul' 'mul50_6_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3878 [2/3] (7.01ns)   --->   "%mul50_7_2_2 = fmul i32 %bitcast_ln72_103, i32 %input_fm_buffer_load_103" [src/conv3.cpp:72]   --->   Operation 3878 'fmul' 'mul50_7_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3879 [1/1] (0.00ns)   --->   "%bitcast_ln72_104 = bitcast i32 %gmem_addr_106_read" [src/conv3.cpp:72]   --->   Operation 3879 'bitcast' 'bitcast_ln72_104' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_115 : [1/1] (1.31ns)   --->   Input mux for Operation 3880 '%mul_2_3 = fmul i32 %bitcast_ln72_104, i32 %input_fm_buffer_load_104'
ST_115 : Operation 3880 [3/3] (5.69ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln72_104, i32 %input_fm_buffer_load_104" [src/conv3.cpp:72]   --->   Operation 3880 'fmul' 'mul_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3881 [1/1] (7.30ns)   --->   "%gmem_addr_107_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_107" [src/conv3.cpp:72]   --->   Operation 3881 'read' 'gmem_addr_107_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3882 [1/8] (7.30ns)   --->   "%gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1" [src/conv3.cpp:72]   --->   Operation 3882 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3883 [2/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3883 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3884 [3/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3884 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3885 [4/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3885 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3886 [5/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3886 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3887 [6/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3887 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3888 [7/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3888 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3889 [8/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3889 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 3890 [2/4] (6.43ns)   --->   "%add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3" [src/conv3.cpp:72]   --->   Operation 3890 'fadd' 'add57_1_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3891 [1/3] (7.01ns)   --->   "%mul50_7_2_2 = fmul i32 %bitcast_ln72_103, i32 %input_fm_buffer_load_103" [src/conv3.cpp:72]   --->   Operation 3891 'fmul' 'mul50_7_2_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3892 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln72_104, i32 %input_fm_buffer_load_104" [src/conv3.cpp:72]   --->   Operation 3892 'fmul' 'mul_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3893 [1/1] (0.00ns)   --->   "%bitcast_ln72_105 = bitcast i32 %gmem_addr_107_read" [src/conv3.cpp:72]   --->   Operation 3893 'bitcast' 'bitcast_ln72_105' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_116 : [1/1] (1.31ns)   --->   Input mux for Operation 3894 '%mul50_1_2_3 = fmul i32 %bitcast_ln72_105, i32 %input_fm_buffer_load_105'
ST_116 : Operation 3894 [3/3] (5.69ns)   --->   "%mul50_1_2_3 = fmul i32 %bitcast_ln72_105, i32 %input_fm_buffer_load_105" [src/conv3.cpp:72]   --->   Operation 3894 'fmul' 'mul50_1_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3895 [1/1] (7.30ns)   --->   "%gmem_addr_108_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_108" [src/conv3.cpp:72]   --->   Operation 3895 'read' 'gmem_addr_108_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3896 [1/8] (7.30ns)   --->   "%gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1" [src/conv3.cpp:72]   --->   Operation 3896 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3897 [2/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3897 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3898 [3/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3898 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3899 [4/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3899 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3900 [5/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3900 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3901 [6/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3901 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3902 [7/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3902 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3903 [8/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 3903 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 3904 [1/4] (6.43ns)   --->   "%add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3" [src/conv3.cpp:72]   --->   Operation 3904 'fadd' 'add57_1_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3905 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln72_104, i32 %input_fm_buffer_load_104" [src/conv3.cpp:72]   --->   Operation 3905 'fmul' 'mul_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3906 [2/3] (7.01ns)   --->   "%mul50_1_2_3 = fmul i32 %bitcast_ln72_105, i32 %input_fm_buffer_load_105" [src/conv3.cpp:72]   --->   Operation 3906 'fmul' 'mul50_1_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3907 [1/1] (0.00ns)   --->   "%bitcast_ln72_106 = bitcast i32 %gmem_addr_108_read" [src/conv3.cpp:72]   --->   Operation 3907 'bitcast' 'bitcast_ln72_106' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_117 : [1/1] (1.31ns)   --->   Input mux for Operation 3908 '%mul50_2_2_3 = fmul i32 %bitcast_ln72_106, i32 %input_fm_buffer_load_106'
ST_117 : Operation 3908 [3/3] (5.69ns)   --->   "%mul50_2_2_3 = fmul i32 %bitcast_ln72_106, i32 %input_fm_buffer_load_106" [src/conv3.cpp:72]   --->   Operation 3908 'fmul' 'mul50_2_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3909 [1/1] (7.30ns)   --->   "%gmem_addr_109_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_109" [src/conv3.cpp:72]   --->   Operation 3909 'read' 'gmem_addr_109_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3910 [1/8] (7.30ns)   --->   "%gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1" [src/conv3.cpp:72]   --->   Operation 3910 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3911 [2/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3911 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3912 [3/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3912 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3913 [4/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3913 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3914 [5/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3914 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3915 [6/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3915 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3916 [7/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 3916 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3917 [8/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 3917 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : [1/1] (1.31ns)   --->   Input mux for Operation 3918 '%add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3'
ST_118 : Operation 3918 [4/4] (5.11ns)   --->   "%add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3" [src/conv3.cpp:72]   --->   Operation 3918 'fadd' 'add57_2_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3919 [1/3] (7.01ns)   --->   "%mul50_1_2_3 = fmul i32 %bitcast_ln72_105, i32 %input_fm_buffer_load_105" [src/conv3.cpp:72]   --->   Operation 3919 'fmul' 'mul50_1_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3920 [2/3] (7.01ns)   --->   "%mul50_2_2_3 = fmul i32 %bitcast_ln72_106, i32 %input_fm_buffer_load_106" [src/conv3.cpp:72]   --->   Operation 3920 'fmul' 'mul50_2_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3921 [1/1] (0.00ns)   --->   "%bitcast_ln72_107 = bitcast i32 %gmem_addr_109_read" [src/conv3.cpp:72]   --->   Operation 3921 'bitcast' 'bitcast_ln72_107' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_118 : [1/1] (1.31ns)   --->   Input mux for Operation 3922 '%mul50_3_2_3 = fmul i32 %bitcast_ln72_107, i32 %input_fm_buffer_load_107'
ST_118 : Operation 3922 [3/3] (5.69ns)   --->   "%mul50_3_2_3 = fmul i32 %bitcast_ln72_107, i32 %input_fm_buffer_load_107" [src/conv3.cpp:72]   --->   Operation 3922 'fmul' 'mul50_3_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3923 [1/1] (7.30ns)   --->   "%gmem_addr_110_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_110" [src/conv3.cpp:72]   --->   Operation 3923 'read' 'gmem_addr_110_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3924 [1/8] (7.30ns)   --->   "%gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1" [src/conv3.cpp:72]   --->   Operation 3924 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3925 [2/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3925 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3926 [3/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3926 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3927 [4/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3927 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3928 [5/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3928 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3929 [6/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 3929 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3930 [7/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 3930 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3931 [8/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 3931 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 3932 [3/4] (6.43ns)   --->   "%add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3" [src/conv3.cpp:72]   --->   Operation 3932 'fadd' 'add57_2_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3933 [1/3] (7.01ns)   --->   "%mul50_2_2_3 = fmul i32 %bitcast_ln72_106, i32 %input_fm_buffer_load_106" [src/conv3.cpp:72]   --->   Operation 3933 'fmul' 'mul50_2_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3934 [2/3] (7.01ns)   --->   "%mul50_3_2_3 = fmul i32 %bitcast_ln72_107, i32 %input_fm_buffer_load_107" [src/conv3.cpp:72]   --->   Operation 3934 'fmul' 'mul50_3_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3935 [1/1] (0.00ns)   --->   "%bitcast_ln72_108 = bitcast i32 %gmem_addr_110_read" [src/conv3.cpp:72]   --->   Operation 3935 'bitcast' 'bitcast_ln72_108' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_119 : [1/1] (1.31ns)   --->   Input mux for Operation 3936 '%mul50_4_2_3 = fmul i32 %bitcast_ln72_108, i32 %input_fm_buffer_load_108'
ST_119 : Operation 3936 [3/3] (5.69ns)   --->   "%mul50_4_2_3 = fmul i32 %bitcast_ln72_108, i32 %input_fm_buffer_load_108" [src/conv3.cpp:72]   --->   Operation 3936 'fmul' 'mul50_4_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3937 [1/1] (7.30ns)   --->   "%gmem_addr_111_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_111" [src/conv3.cpp:72]   --->   Operation 3937 'read' 'gmem_addr_111_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3938 [1/8] (7.30ns)   --->   "%gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1" [src/conv3.cpp:72]   --->   Operation 3938 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3939 [2/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3939 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3940 [3/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3940 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3941 [4/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3941 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3942 [5/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 3942 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3943 [6/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 3943 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3944 [7/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 3944 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3945 [8/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 3945 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 3946 [2/4] (6.43ns)   --->   "%add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3" [src/conv3.cpp:72]   --->   Operation 3946 'fadd' 'add57_2_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3947 [1/3] (7.01ns)   --->   "%mul50_3_2_3 = fmul i32 %bitcast_ln72_107, i32 %input_fm_buffer_load_107" [src/conv3.cpp:72]   --->   Operation 3947 'fmul' 'mul50_3_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3948 [2/3] (7.01ns)   --->   "%mul50_4_2_3 = fmul i32 %bitcast_ln72_108, i32 %input_fm_buffer_load_108" [src/conv3.cpp:72]   --->   Operation 3948 'fmul' 'mul50_4_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3949 [1/1] (0.00ns)   --->   "%bitcast_ln72_109 = bitcast i32 %gmem_addr_111_read" [src/conv3.cpp:72]   --->   Operation 3949 'bitcast' 'bitcast_ln72_109' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_120 : [1/1] (1.31ns)   --->   Input mux for Operation 3950 '%mul50_5_2_3 = fmul i32 %bitcast_ln72_109, i32 %input_fm_buffer_load_109'
ST_120 : Operation 3950 [3/3] (5.69ns)   --->   "%mul50_5_2_3 = fmul i32 %bitcast_ln72_109, i32 %input_fm_buffer_load_109" [src/conv3.cpp:72]   --->   Operation 3950 'fmul' 'mul50_5_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3951 [1/1] (7.30ns)   --->   "%gmem_addr_112_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_112" [src/conv3.cpp:72]   --->   Operation 3951 'read' 'gmem_addr_112_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3952 [1/8] (7.30ns)   --->   "%gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1" [src/conv3.cpp:72]   --->   Operation 3952 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3953 [2/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3953 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3954 [3/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3954 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3955 [4/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 3955 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3956 [5/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 3956 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3957 [6/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 3957 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3958 [7/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 3958 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3959 [8/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 3959 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 3960 [1/4] (6.43ns)   --->   "%add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3" [src/conv3.cpp:72]   --->   Operation 3960 'fadd' 'add57_2_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3961 [1/3] (7.01ns)   --->   "%mul50_4_2_3 = fmul i32 %bitcast_ln72_108, i32 %input_fm_buffer_load_108" [src/conv3.cpp:72]   --->   Operation 3961 'fmul' 'mul50_4_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3962 [2/3] (7.01ns)   --->   "%mul50_5_2_3 = fmul i32 %bitcast_ln72_109, i32 %input_fm_buffer_load_109" [src/conv3.cpp:72]   --->   Operation 3962 'fmul' 'mul50_5_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3963 [1/1] (0.00ns)   --->   "%bitcast_ln72_110 = bitcast i32 %gmem_addr_112_read" [src/conv3.cpp:72]   --->   Operation 3963 'bitcast' 'bitcast_ln72_110' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_121 : [1/1] (1.31ns)   --->   Input mux for Operation 3964 '%mul50_6_2_3 = fmul i32 %bitcast_ln72_110, i32 %input_fm_buffer_load_110'
ST_121 : Operation 3964 [3/3] (5.69ns)   --->   "%mul50_6_2_3 = fmul i32 %bitcast_ln72_110, i32 %input_fm_buffer_load_110" [src/conv3.cpp:72]   --->   Operation 3964 'fmul' 'mul50_6_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3965 [1/1] (7.30ns)   --->   "%gmem_addr_113_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_113" [src/conv3.cpp:72]   --->   Operation 3965 'read' 'gmem_addr_113_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3966 [1/8] (7.30ns)   --->   "%gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1" [src/conv3.cpp:72]   --->   Operation 3966 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3967 [2/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3967 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3968 [3/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 3968 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3969 [4/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 3969 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3970 [5/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 3970 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3971 [6/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 3971 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3972 [7/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 3972 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3973 [8/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 3973 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3974 [1/1] (1.08ns)   --->   "%empty_87 = add i64 %empty_61, i64 60"   --->   Operation 3974 'add' 'empty_87' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3975 [1/1] (0.00ns)   --->   "%trunc_ln63_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_87, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3975 'partselect' 'trunc_ln63_23' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_121 : Operation 3976 [1/1] (1.08ns)   --->   "%empty_96 = add i64 %empty_61, i64 80"   --->   Operation 3976 'add' 'empty_96' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3977 [1/1] (0.00ns)   --->   "%trunc_ln63_31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_96, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3977 'partselect' 'trunc_ln63_31' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : [1/1] (1.31ns)   --->   Input mux for Operation 3978 '%add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3'
ST_122 : Operation 3978 [4/4] (5.11ns)   --->   "%add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3" [src/conv3.cpp:72]   --->   Operation 3978 'fadd' 'add57_3_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3979 [1/3] (7.01ns)   --->   "%mul50_5_2_3 = fmul i32 %bitcast_ln72_109, i32 %input_fm_buffer_load_109" [src/conv3.cpp:72]   --->   Operation 3979 'fmul' 'mul50_5_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3980 [2/3] (7.01ns)   --->   "%mul50_6_2_3 = fmul i32 %bitcast_ln72_110, i32 %input_fm_buffer_load_110" [src/conv3.cpp:72]   --->   Operation 3980 'fmul' 'mul50_6_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3981 [1/1] (0.00ns)   --->   "%bitcast_ln72_111 = bitcast i32 %gmem_addr_113_read" [src/conv3.cpp:72]   --->   Operation 3981 'bitcast' 'bitcast_ln72_111' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_122 : [1/1] (1.31ns)   --->   Input mux for Operation 3982 '%mul50_7_2_3 = fmul i32 %bitcast_ln72_111, i32 %input_fm_buffer_load_111'
ST_122 : Operation 3982 [3/3] (5.69ns)   --->   "%mul50_7_2_3 = fmul i32 %bitcast_ln72_111, i32 %input_fm_buffer_load_111" [src/conv3.cpp:72]   --->   Operation 3982 'fmul' 'mul50_7_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3983 [1/1] (7.30ns)   --->   "%gmem_addr_114_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_114" [src/conv3.cpp:72]   --->   Operation 3983 'read' 'gmem_addr_114_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3984 [1/8] (7.30ns)   --->   "%gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1" [src/conv3.cpp:72]   --->   Operation 3984 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3985 [2/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 3985 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3986 [3/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 3986 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3987 [4/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 3987 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3988 [5/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 3988 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3989 [6/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 3989 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3990 [7/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 3990 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3991 [1/1] (1.08ns)   --->   "%empty_86 = add i64 %empty_60, i64 60"   --->   Operation 3991 'add' 'empty_86' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln63_24 = sext i62 %trunc_ln63_23" [src/conv3.cpp:63]   --->   Operation 3992 'sext' 'sext_ln63_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_122 : Operation 3993 [1/1] (0.00ns)   --->   "%trunc_ln63_24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_86, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3993 'partselect' 'trunc_ln63_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_122 : Operation 3994 [1/1] (0.00ns)   --->   "%gmem_addr_122 = getelementptr i32 %gmem, i64 %sext_ln63_24" [src/conv3.cpp:72]   --->   Operation 3994 'getelementptr' 'gmem_addr_122' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_122 : Operation 3995 [8/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 3995 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3996 [1/1] (1.08ns)   --->   "%empty_95 = add i64 %empty_60, i64 80"   --->   Operation 3996 'add' 'empty_95' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3997 [1/1] (0.00ns)   --->   "%trunc_ln63_32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_95, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 3997 'partselect' 'trunc_ln63_32' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 3998 [3/4] (6.43ns)   --->   "%add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3" [src/conv3.cpp:72]   --->   Operation 3998 'fadd' 'add57_3_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3999 [1/3] (7.01ns)   --->   "%mul50_6_2_3 = fmul i32 %bitcast_ln72_110, i32 %input_fm_buffer_load_110" [src/conv3.cpp:72]   --->   Operation 3999 'fmul' 'mul50_6_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4000 [2/3] (7.01ns)   --->   "%mul50_7_2_3 = fmul i32 %bitcast_ln72_111, i32 %input_fm_buffer_load_111" [src/conv3.cpp:72]   --->   Operation 4000 'fmul' 'mul50_7_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4001 [1/1] (0.00ns)   --->   "%bitcast_ln72_112 = bitcast i32 %gmem_addr_114_read" [src/conv3.cpp:72]   --->   Operation 4001 'bitcast' 'bitcast_ln72_112' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_123 : [1/1] (1.31ns)   --->   Input mux for Operation 4002 '%mul_2_4 = fmul i32 %bitcast_ln72_112, i32 %input_fm_buffer_load_112'
ST_123 : Operation 4002 [3/3] (5.69ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln72_112, i32 %input_fm_buffer_load_112" [src/conv3.cpp:72]   --->   Operation 4002 'fmul' 'mul_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4003 [1/1] (7.30ns)   --->   "%gmem_addr_115_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_115" [src/conv3.cpp:72]   --->   Operation 4003 'read' 'gmem_addr_115_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4004 [1/8] (7.30ns)   --->   "%gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1" [src/conv3.cpp:72]   --->   Operation 4004 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4005 [2/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 4005 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4006 [3/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 4006 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4007 [4/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 4007 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4008 [5/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 4008 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4009 [6/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 4009 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4010 [1/1] (1.08ns)   --->   "%empty_85 = add i64 %empty_59, i64 60"   --->   Operation 4010 'add' 'empty_85' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln63_25 = sext i62 %trunc_ln63_24" [src/conv3.cpp:63]   --->   Operation 4011 'sext' 'sext_ln63_25' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_123 : Operation 4012 [1/1] (0.00ns)   --->   "%trunc_ln63_25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_85, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4012 'partselect' 'trunc_ln63_25' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_123 : Operation 4013 [7/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 4013 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4014 [1/1] (0.00ns)   --->   "%gmem_addr_123 = getelementptr i32 %gmem, i64 %sext_ln63_25" [src/conv3.cpp:72]   --->   Operation 4014 'getelementptr' 'gmem_addr_123' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_123 : Operation 4015 [8/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4015 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 4016 [1/1] (1.08ns)   --->   "%empty_94 = add i64 %empty_59, i64 80"   --->   Operation 4016 'add' 'empty_94' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4017 [1/1] (0.00ns)   --->   "%trunc_ln63_33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_94, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4017 'partselect' 'trunc_ln63_33' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 4018 [2/4] (6.43ns)   --->   "%add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3" [src/conv3.cpp:72]   --->   Operation 4018 'fadd' 'add57_3_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4019 [1/3] (7.01ns)   --->   "%mul50_7_2_3 = fmul i32 %bitcast_ln72_111, i32 %input_fm_buffer_load_111" [src/conv3.cpp:72]   --->   Operation 4019 'fmul' 'mul50_7_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4020 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln72_112, i32 %input_fm_buffer_load_112" [src/conv3.cpp:72]   --->   Operation 4020 'fmul' 'mul_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4021 [1/1] (0.00ns)   --->   "%bitcast_ln72_113 = bitcast i32 %gmem_addr_115_read" [src/conv3.cpp:72]   --->   Operation 4021 'bitcast' 'bitcast_ln72_113' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_124 : [1/1] (1.31ns)   --->   Input mux for Operation 4022 '%mul50_1_2_4 = fmul i32 %bitcast_ln72_113, i32 %input_fm_buffer_load_113'
ST_124 : Operation 4022 [3/3] (5.69ns)   --->   "%mul50_1_2_4 = fmul i32 %bitcast_ln72_113, i32 %input_fm_buffer_load_113" [src/conv3.cpp:72]   --->   Operation 4022 'fmul' 'mul50_1_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4023 [1/1] (7.30ns)   --->   "%gmem_addr_116_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_116" [src/conv3.cpp:72]   --->   Operation 4023 'read' 'gmem_addr_116_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4024 [1/8] (7.30ns)   --->   "%gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1" [src/conv3.cpp:72]   --->   Operation 4024 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4025 [2/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 4025 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4026 [3/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 4026 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4027 [4/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 4027 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4028 [5/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 4028 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4029 [1/1] (1.08ns)   --->   "%empty_84 = add i64 %empty_58, i64 60"   --->   Operation 4029 'add' 'empty_84' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln63_26 = sext i62 %trunc_ln63_25" [src/conv3.cpp:63]   --->   Operation 4030 'sext' 'sext_ln63_26' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_124 : Operation 4031 [1/1] (0.00ns)   --->   "%trunc_ln63_26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_84, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4031 'partselect' 'trunc_ln63_26' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_124 : Operation 4032 [6/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 4032 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4033 [7/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4033 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4034 [1/1] (0.00ns)   --->   "%gmem_addr_124 = getelementptr i32 %gmem, i64 %sext_ln63_26" [src/conv3.cpp:72]   --->   Operation 4034 'getelementptr' 'gmem_addr_124' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_124 : Operation 4035 [8/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4035 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 4036 [1/1] (1.08ns)   --->   "%empty_93 = add i64 %empty_58, i64 80"   --->   Operation 4036 'add' 'empty_93' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4037 [1/1] (0.00ns)   --->   "%trunc_ln63_34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_93, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4037 'partselect' 'trunc_ln63_34' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 4038 [1/4] (6.43ns)   --->   "%add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3" [src/conv3.cpp:72]   --->   Operation 4038 'fadd' 'add57_3_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4039 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln72_112, i32 %input_fm_buffer_load_112" [src/conv3.cpp:72]   --->   Operation 4039 'fmul' 'mul_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4040 [2/3] (7.01ns)   --->   "%mul50_1_2_4 = fmul i32 %bitcast_ln72_113, i32 %input_fm_buffer_load_113" [src/conv3.cpp:72]   --->   Operation 4040 'fmul' 'mul50_1_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4041 [1/1] (0.00ns)   --->   "%bitcast_ln72_114 = bitcast i32 %gmem_addr_116_read" [src/conv3.cpp:72]   --->   Operation 4041 'bitcast' 'bitcast_ln72_114' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_125 : [1/1] (1.31ns)   --->   Input mux for Operation 4042 '%mul50_2_2_4 = fmul i32 %bitcast_ln72_114, i32 %input_fm_buffer_load_114'
ST_125 : Operation 4042 [3/3] (5.69ns)   --->   "%mul50_2_2_4 = fmul i32 %bitcast_ln72_114, i32 %input_fm_buffer_load_114" [src/conv3.cpp:72]   --->   Operation 4042 'fmul' 'mul50_2_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4043 [1/1] (7.30ns)   --->   "%gmem_addr_117_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_117" [src/conv3.cpp:72]   --->   Operation 4043 'read' 'gmem_addr_117_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4044 [1/8] (7.30ns)   --->   "%gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1" [src/conv3.cpp:72]   --->   Operation 4044 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4045 [2/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 4045 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4046 [3/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 4046 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4047 [4/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 4047 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4048 [1/1] (1.08ns)   --->   "%empty_83 = add i64 %empty_57, i64 60"   --->   Operation 4048 'add' 'empty_83' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln63_27 = sext i62 %trunc_ln63_26" [src/conv3.cpp:63]   --->   Operation 4049 'sext' 'sext_ln63_27' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_125 : Operation 4050 [1/1] (0.00ns)   --->   "%trunc_ln63_27 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_83, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4050 'partselect' 'trunc_ln63_27' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_125 : Operation 4051 [5/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 4051 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4052 [6/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4052 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4053 [7/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4053 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4054 [1/1] (0.00ns)   --->   "%gmem_addr_125 = getelementptr i32 %gmem, i64 %sext_ln63_27" [src/conv3.cpp:72]   --->   Operation 4054 'getelementptr' 'gmem_addr_125' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_125 : Operation 4055 [8/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4055 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 4056 [1/1] (1.08ns)   --->   "%empty_92 = add i64 %empty_57, i64 80"   --->   Operation 4056 'add' 'empty_92' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4057 [1/1] (0.00ns)   --->   "%trunc_ln63_35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_92, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4057 'partselect' 'trunc_ln63_35' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : [1/1] (1.31ns)   --->   Input mux for Operation 4058 '%add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3'
ST_126 : Operation 4058 [4/4] (5.11ns)   --->   "%add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3" [src/conv3.cpp:72]   --->   Operation 4058 'fadd' 'add57_4_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4059 [1/3] (7.01ns)   --->   "%mul50_1_2_4 = fmul i32 %bitcast_ln72_113, i32 %input_fm_buffer_load_113" [src/conv3.cpp:72]   --->   Operation 4059 'fmul' 'mul50_1_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4060 [2/3] (7.01ns)   --->   "%mul50_2_2_4 = fmul i32 %bitcast_ln72_114, i32 %input_fm_buffer_load_114" [src/conv3.cpp:72]   --->   Operation 4060 'fmul' 'mul50_2_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4061 [1/1] (0.00ns)   --->   "%bitcast_ln72_115 = bitcast i32 %gmem_addr_117_read" [src/conv3.cpp:72]   --->   Operation 4061 'bitcast' 'bitcast_ln72_115' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_126 : [1/1] (1.31ns)   --->   Input mux for Operation 4062 '%mul50_3_2_4 = fmul i32 %bitcast_ln72_115, i32 %input_fm_buffer_load_115'
ST_126 : Operation 4062 [3/3] (5.69ns)   --->   "%mul50_3_2_4 = fmul i32 %bitcast_ln72_115, i32 %input_fm_buffer_load_115" [src/conv3.cpp:72]   --->   Operation 4062 'fmul' 'mul50_3_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4063 [1/1] (7.30ns)   --->   "%gmem_addr_118_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_118" [src/conv3.cpp:72]   --->   Operation 4063 'read' 'gmem_addr_118_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4064 [1/8] (7.30ns)   --->   "%gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1" [src/conv3.cpp:72]   --->   Operation 4064 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4065 [2/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 4065 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4066 [3/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 4066 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4067 [1/1] (1.08ns)   --->   "%empty_82 = add i64 %empty_56, i64 60"   --->   Operation 4067 'add' 'empty_82' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln63_28 = sext i62 %trunc_ln63_27" [src/conv3.cpp:63]   --->   Operation 4068 'sext' 'sext_ln63_28' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_126 : Operation 4069 [1/1] (0.00ns)   --->   "%trunc_ln63_28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_82, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4069 'partselect' 'trunc_ln63_28' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_126 : Operation 4070 [4/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 4070 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4071 [5/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4071 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4072 [6/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4072 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4073 [7/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4073 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4074 [1/1] (0.00ns)   --->   "%gmem_addr_126 = getelementptr i32 %gmem, i64 %sext_ln63_28" [src/conv3.cpp:72]   --->   Operation 4074 'getelementptr' 'gmem_addr_126' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_126 : Operation 4075 [8/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4075 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 4076 [1/1] (1.08ns)   --->   "%empty_91 = add i64 %empty_56, i64 80"   --->   Operation 4076 'add' 'empty_91' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4077 [1/1] (0.00ns)   --->   "%trunc_ln63_36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_91, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4077 'partselect' 'trunc_ln63_36' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 4078 [3/4] (6.43ns)   --->   "%add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3" [src/conv3.cpp:72]   --->   Operation 4078 'fadd' 'add57_4_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4079 [1/3] (7.01ns)   --->   "%mul50_2_2_4 = fmul i32 %bitcast_ln72_114, i32 %input_fm_buffer_load_114" [src/conv3.cpp:72]   --->   Operation 4079 'fmul' 'mul50_2_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4080 [2/3] (7.01ns)   --->   "%mul50_3_2_4 = fmul i32 %bitcast_ln72_115, i32 %input_fm_buffer_load_115" [src/conv3.cpp:72]   --->   Operation 4080 'fmul' 'mul50_3_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4081 [1/1] (0.00ns)   --->   "%bitcast_ln72_116 = bitcast i32 %gmem_addr_118_read" [src/conv3.cpp:72]   --->   Operation 4081 'bitcast' 'bitcast_ln72_116' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_127 : [1/1] (1.31ns)   --->   Input mux for Operation 4082 '%mul50_4_2_4 = fmul i32 %bitcast_ln72_116, i32 %input_fm_buffer_load_116'
ST_127 : Operation 4082 [3/3] (5.69ns)   --->   "%mul50_4_2_4 = fmul i32 %bitcast_ln72_116, i32 %input_fm_buffer_load_116" [src/conv3.cpp:72]   --->   Operation 4082 'fmul' 'mul50_4_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4083 [1/1] (7.30ns)   --->   "%gmem_addr_119_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_119" [src/conv3.cpp:72]   --->   Operation 4083 'read' 'gmem_addr_119_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4084 [1/8] (7.30ns)   --->   "%gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1" [src/conv3.cpp:72]   --->   Operation 4084 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4085 [2/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 4085 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4086 [1/1] (1.08ns)   --->   "%empty_81 = add i64 %empty_55, i64 60"   --->   Operation 4086 'add' 'empty_81' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln63_29 = sext i62 %trunc_ln63_28" [src/conv3.cpp:63]   --->   Operation 4087 'sext' 'sext_ln63_29' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_127 : Operation 4088 [1/1] (0.00ns)   --->   "%trunc_ln63_29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_81, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4088 'partselect' 'trunc_ln63_29' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_127 : Operation 4089 [3/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 4089 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4090 [4/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4090 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4091 [5/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4091 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4092 [6/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4092 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4093 [7/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4093 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4094 [1/1] (0.00ns)   --->   "%gmem_addr_127 = getelementptr i32 %gmem, i64 %sext_ln63_29" [src/conv3.cpp:72]   --->   Operation 4094 'getelementptr' 'gmem_addr_127' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_127 : Operation 4095 [8/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4095 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 4096 [1/1] (1.08ns)   --->   "%empty_90 = add i64 %empty_55, i64 80"   --->   Operation 4096 'add' 'empty_90' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4097 [1/1] (0.00ns)   --->   "%trunc_ln63_37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_90, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4097 'partselect' 'trunc_ln63_37' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 4098 [2/4] (6.43ns)   --->   "%add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3" [src/conv3.cpp:72]   --->   Operation 4098 'fadd' 'add57_4_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4099 [1/3] (7.01ns)   --->   "%mul50_3_2_4 = fmul i32 %bitcast_ln72_115, i32 %input_fm_buffer_load_115" [src/conv3.cpp:72]   --->   Operation 4099 'fmul' 'mul50_3_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4100 [2/3] (7.01ns)   --->   "%mul50_4_2_4 = fmul i32 %bitcast_ln72_116, i32 %input_fm_buffer_load_116" [src/conv3.cpp:72]   --->   Operation 4100 'fmul' 'mul50_4_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4101 [1/1] (0.00ns)   --->   "%bitcast_ln72_117 = bitcast i32 %gmem_addr_119_read" [src/conv3.cpp:72]   --->   Operation 4101 'bitcast' 'bitcast_ln72_117' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_128 : [1/1] (1.31ns)   --->   Input mux for Operation 4102 '%mul50_5_2_4 = fmul i32 %bitcast_ln72_117, i32 %input_fm_buffer_load_117'
ST_128 : Operation 4102 [3/3] (5.69ns)   --->   "%mul50_5_2_4 = fmul i32 %bitcast_ln72_117, i32 %input_fm_buffer_load_117" [src/conv3.cpp:72]   --->   Operation 4102 'fmul' 'mul50_5_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4103 [1/1] (7.30ns)   --->   "%gmem_addr_120_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_120" [src/conv3.cpp:72]   --->   Operation 4103 'read' 'gmem_addr_120_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4104 [1/8] (7.30ns)   --->   "%gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1" [src/conv3.cpp:72]   --->   Operation 4104 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4105 [1/1] (1.08ns)   --->   "%empty_80 = add i64 %empty_54, i64 60"   --->   Operation 4105 'add' 'empty_80' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln63_30 = sext i62 %trunc_ln63_29" [src/conv3.cpp:63]   --->   Operation 4106 'sext' 'sext_ln63_30' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_128 : Operation 4107 [1/1] (0.00ns)   --->   "%trunc_ln63_30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_80, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4107 'partselect' 'trunc_ln63_30' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_128 : Operation 4108 [2/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 4108 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4109 [3/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4109 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4110 [4/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4110 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4111 [5/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4111 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4112 [6/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4112 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4113 [7/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4113 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4114 [1/1] (0.00ns)   --->   "%gmem_addr_128 = getelementptr i32 %gmem, i64 %sext_ln63_30" [src/conv3.cpp:72]   --->   Operation 4114 'getelementptr' 'gmem_addr_128' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_128 : Operation 4115 [8/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4115 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 4116 [1/1] (1.08ns)   --->   "%empty_89 = add i64 %empty_54, i64 80"   --->   Operation 4116 'add' 'empty_89' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4117 [1/1] (0.00ns)   --->   "%trunc_ln63_38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_89, i32 2, i32 63" [src/conv3.cpp:63]   --->   Operation 4117 'partselect' 'trunc_ln63_38' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 4118 [1/4] (6.43ns)   --->   "%add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3" [src/conv3.cpp:72]   --->   Operation 4118 'fadd' 'add57_4_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4119 [1/3] (7.01ns)   --->   "%mul50_4_2_4 = fmul i32 %bitcast_ln72_116, i32 %input_fm_buffer_load_116" [src/conv3.cpp:72]   --->   Operation 4119 'fmul' 'mul50_4_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4120 [2/3] (7.01ns)   --->   "%mul50_5_2_4 = fmul i32 %bitcast_ln72_117, i32 %input_fm_buffer_load_117" [src/conv3.cpp:72]   --->   Operation 4120 'fmul' 'mul50_5_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4121 [1/1] (0.00ns)   --->   "%bitcast_ln72_118 = bitcast i32 %gmem_addr_120_read" [src/conv3.cpp:72]   --->   Operation 4121 'bitcast' 'bitcast_ln72_118' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_129 : [1/1] (1.31ns)   --->   Input mux for Operation 4122 '%mul50_6_2_4 = fmul i32 %bitcast_ln72_118, i32 %input_fm_buffer_load_118'
ST_129 : Operation 4122 [3/3] (5.69ns)   --->   "%mul50_6_2_4 = fmul i32 %bitcast_ln72_118, i32 %input_fm_buffer_load_118" [src/conv3.cpp:72]   --->   Operation 4122 'fmul' 'mul50_6_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4123 [1/1] (7.30ns)   --->   "%gmem_addr_121_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_121" [src/conv3.cpp:72]   --->   Operation 4123 'read' 'gmem_addr_121_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln63_61 = sext i62 %trunc_ln63_23" [src/conv3.cpp:63]   --->   Operation 4124 'sext' 'sext_ln63_61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_129 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln63_31 = sext i62 %trunc_ln63_30" [src/conv3.cpp:63]   --->   Operation 4125 'sext' 'sext_ln63_31' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_129 : Operation 4126 [1/8] (7.30ns)   --->   "%gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1" [src/conv3.cpp:72]   --->   Operation 4126 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4127 [2/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4127 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4128 [3/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4128 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4129 [4/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4129 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4130 [5/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4130 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4131 [6/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4131 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4132 [7/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4132 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4133 [1/1] (0.00ns)   --->   "%gmem_addr_129 = getelementptr i32 %gmem, i64 %sext_ln63_31" [src/conv3.cpp:72]   --->   Operation 4133 'getelementptr' 'gmem_addr_129' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_129 : Operation 4134 [8/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4134 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 4135 [1/1] (1.08ns)   --->   "%add_ln72_96 = add i63 %sext_ln63_61, i63 1" [src/conv3.cpp:72]   --->   Operation 4135 'add' 'add_ln72_96' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln72_100 = sext i63 %add_ln72_96" [src/conv3.cpp:72]   --->   Operation 4136 'sext' 'sext_ln72_100' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_129 : Operation 4137 [1/1] (0.00ns)   --->   "%gmem_addr_130 = getelementptr i32 %gmem, i64 %sext_ln72_100" [src/conv3.cpp:72]   --->   Operation 4137 'getelementptr' 'gmem_addr_130' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : [1/1] (1.31ns)   --->   Input mux for Operation 4138 '%add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3'
ST_130 : Operation 4138 [4/4] (5.11ns)   --->   "%add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3" [src/conv3.cpp:72]   --->   Operation 4138 'fadd' 'add57_5_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4139 [1/3] (7.01ns)   --->   "%mul50_5_2_4 = fmul i32 %bitcast_ln72_117, i32 %input_fm_buffer_load_117" [src/conv3.cpp:72]   --->   Operation 4139 'fmul' 'mul50_5_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4140 [2/3] (7.01ns)   --->   "%mul50_6_2_4 = fmul i32 %bitcast_ln72_118, i32 %input_fm_buffer_load_118" [src/conv3.cpp:72]   --->   Operation 4140 'fmul' 'mul50_6_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4141 [1/1] (0.00ns)   --->   "%bitcast_ln72_119 = bitcast i32 %gmem_addr_121_read" [src/conv3.cpp:72]   --->   Operation 4141 'bitcast' 'bitcast_ln72_119' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_130 : [1/1] (1.31ns)   --->   Input mux for Operation 4142 '%mul50_7_2_4 = fmul i32 %bitcast_ln72_119, i32 %input_fm_buffer_load_119'
ST_130 : Operation 4142 [3/3] (5.69ns)   --->   "%mul50_7_2_4 = fmul i32 %bitcast_ln72_119, i32 %input_fm_buffer_load_119" [src/conv3.cpp:72]   --->   Operation 4142 'fmul' 'mul50_7_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln63_62 = sext i62 %trunc_ln63_24" [src/conv3.cpp:63]   --->   Operation 4143 'sext' 'sext_ln63_62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_130 : Operation 4144 [1/1] (7.30ns)   --->   "%gmem_addr_122_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_122" [src/conv3.cpp:72]   --->   Operation 4144 'read' 'gmem_addr_122_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4145 [1/8] (7.30ns)   --->   "%gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1" [src/conv3.cpp:72]   --->   Operation 4145 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4146 [2/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4146 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4147 [3/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4147 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4148 [4/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4148 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4149 [5/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4149 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4150 [6/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4150 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4151 [7/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4151 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4152 [8/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4152 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 4153 [1/1] (1.08ns)   --->   "%add_ln72_97 = add i63 %sext_ln63_62, i63 1" [src/conv3.cpp:72]   --->   Operation 4153 'add' 'add_ln72_97' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln72_101 = sext i63 %add_ln72_97" [src/conv3.cpp:72]   --->   Operation 4154 'sext' 'sext_ln72_101' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_130 : Operation 4155 [1/1] (0.00ns)   --->   "%gmem_addr_131 = getelementptr i32 %gmem, i64 %sext_ln72_101" [src/conv3.cpp:72]   --->   Operation 4155 'getelementptr' 'gmem_addr_131' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 4156 [3/4] (6.43ns)   --->   "%add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3" [src/conv3.cpp:72]   --->   Operation 4156 'fadd' 'add57_5_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4157 [1/3] (7.01ns)   --->   "%mul50_6_2_4 = fmul i32 %bitcast_ln72_118, i32 %input_fm_buffer_load_118" [src/conv3.cpp:72]   --->   Operation 4157 'fmul' 'mul50_6_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4158 [2/3] (7.01ns)   --->   "%mul50_7_2_4 = fmul i32 %bitcast_ln72_119, i32 %input_fm_buffer_load_119" [src/conv3.cpp:72]   --->   Operation 4158 'fmul' 'mul50_7_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln63_63 = sext i62 %trunc_ln63_25" [src/conv3.cpp:63]   --->   Operation 4159 'sext' 'sext_ln63_63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_131 : Operation 4160 [1/1] (0.00ns)   --->   "%bitcast_ln72_120 = bitcast i32 %gmem_addr_122_read" [src/conv3.cpp:72]   --->   Operation 4160 'bitcast' 'bitcast_ln72_120' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_131 : [1/1] (1.31ns)   --->   Input mux for Operation 4161 '%mul_3 = fmul i32 %bitcast_ln72_120, i32 %input_fm_buffer_load_120'
ST_131 : Operation 4161 [3/3] (5.69ns)   --->   "%mul_3 = fmul i32 %bitcast_ln72_120, i32 %input_fm_buffer_load_120" [src/conv3.cpp:72]   --->   Operation 4161 'fmul' 'mul_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4162 [1/1] (7.30ns)   --->   "%gmem_addr_123_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_123" [src/conv3.cpp:72]   --->   Operation 4162 'read' 'gmem_addr_123_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4163 [1/8] (7.30ns)   --->   "%gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1" [src/conv3.cpp:72]   --->   Operation 4163 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4164 [2/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4164 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4165 [3/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4165 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4166 [4/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4166 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4167 [5/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4167 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4168 [6/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4168 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4169 [7/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4169 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4170 [8/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4170 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 4171 [1/1] (1.08ns)   --->   "%add_ln72_98 = add i63 %sext_ln63_63, i63 1" [src/conv3.cpp:72]   --->   Operation 4171 'add' 'add_ln72_98' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln72_102 = sext i63 %add_ln72_98" [src/conv3.cpp:72]   --->   Operation 4172 'sext' 'sext_ln72_102' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_131 : Operation 4173 [1/1] (0.00ns)   --->   "%gmem_addr_132 = getelementptr i32 %gmem, i64 %sext_ln72_102" [src/conv3.cpp:72]   --->   Operation 4173 'getelementptr' 'gmem_addr_132' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 4174 [2/4] (6.43ns)   --->   "%add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3" [src/conv3.cpp:72]   --->   Operation 4174 'fadd' 'add57_5_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4175 [1/3] (7.01ns)   --->   "%mul50_7_2_4 = fmul i32 %bitcast_ln72_119, i32 %input_fm_buffer_load_119" [src/conv3.cpp:72]   --->   Operation 4175 'fmul' 'mul50_7_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln63_64 = sext i62 %trunc_ln63_26" [src/conv3.cpp:63]   --->   Operation 4176 'sext' 'sext_ln63_64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_132 : Operation 4177 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln72_120, i32 %input_fm_buffer_load_120" [src/conv3.cpp:72]   --->   Operation 4177 'fmul' 'mul_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4178 [1/1] (0.00ns)   --->   "%bitcast_ln72_121 = bitcast i32 %gmem_addr_123_read" [src/conv3.cpp:72]   --->   Operation 4178 'bitcast' 'bitcast_ln72_121' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_132 : [1/1] (1.31ns)   --->   Input mux for Operation 4179 '%mul50_1_3 = fmul i32 %bitcast_ln72_121, i32 %input_fm_buffer_load_121'
ST_132 : Operation 4179 [3/3] (5.69ns)   --->   "%mul50_1_3 = fmul i32 %bitcast_ln72_121, i32 %input_fm_buffer_load_121" [src/conv3.cpp:72]   --->   Operation 4179 'fmul' 'mul50_1_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4180 [1/1] (7.30ns)   --->   "%gmem_addr_124_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_124" [src/conv3.cpp:72]   --->   Operation 4180 'read' 'gmem_addr_124_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4181 [1/8] (7.30ns)   --->   "%gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1" [src/conv3.cpp:72]   --->   Operation 4181 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4182 [2/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4182 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4183 [3/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4183 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4184 [4/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4184 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4185 [5/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4185 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4186 [6/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4186 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4187 [7/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4187 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4188 [8/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4188 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 4189 [1/1] (1.08ns)   --->   "%add_ln72_99 = add i63 %sext_ln63_64, i63 1" [src/conv3.cpp:72]   --->   Operation 4189 'add' 'add_ln72_99' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4190 [1/1] (0.00ns)   --->   "%sext_ln72_103 = sext i63 %add_ln72_99" [src/conv3.cpp:72]   --->   Operation 4190 'sext' 'sext_ln72_103' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_132 : Operation 4191 [1/1] (0.00ns)   --->   "%gmem_addr_133 = getelementptr i32 %gmem, i64 %sext_ln72_103" [src/conv3.cpp:72]   --->   Operation 4191 'getelementptr' 'gmem_addr_133' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 4192 [1/4] (6.43ns)   --->   "%add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3" [src/conv3.cpp:72]   --->   Operation 4192 'fadd' 'add57_5_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4193 [1/1] (0.00ns)   --->   "%sext_ln63_65 = sext i62 %trunc_ln63_27" [src/conv3.cpp:63]   --->   Operation 4193 'sext' 'sext_ln63_65' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_133 : Operation 4194 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln72_120, i32 %input_fm_buffer_load_120" [src/conv3.cpp:72]   --->   Operation 4194 'fmul' 'mul_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4195 [2/3] (7.01ns)   --->   "%mul50_1_3 = fmul i32 %bitcast_ln72_121, i32 %input_fm_buffer_load_121" [src/conv3.cpp:72]   --->   Operation 4195 'fmul' 'mul50_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4196 [1/1] (0.00ns)   --->   "%bitcast_ln72_122 = bitcast i32 %gmem_addr_124_read" [src/conv3.cpp:72]   --->   Operation 4196 'bitcast' 'bitcast_ln72_122' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_133 : [1/1] (1.31ns)   --->   Input mux for Operation 4197 '%mul50_2_3 = fmul i32 %bitcast_ln72_122, i32 %input_fm_buffer_load_122'
ST_133 : Operation 4197 [3/3] (5.69ns)   --->   "%mul50_2_3 = fmul i32 %bitcast_ln72_122, i32 %input_fm_buffer_load_122" [src/conv3.cpp:72]   --->   Operation 4197 'fmul' 'mul50_2_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4198 [1/1] (7.30ns)   --->   "%gmem_addr_125_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_125" [src/conv3.cpp:72]   --->   Operation 4198 'read' 'gmem_addr_125_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4199 [1/8] (7.30ns)   --->   "%gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1" [src/conv3.cpp:72]   --->   Operation 4199 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4200 [2/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4200 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4201 [3/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4201 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4202 [4/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4202 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4203 [5/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4203 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4204 [6/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4204 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4205 [7/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4205 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4206 [8/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4206 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 4207 [1/1] (1.08ns)   --->   "%add_ln72_100 = add i63 %sext_ln63_65, i63 1" [src/conv3.cpp:72]   --->   Operation 4207 'add' 'add_ln72_100' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln72_104 = sext i63 %add_ln72_100" [src/conv3.cpp:72]   --->   Operation 4208 'sext' 'sext_ln72_104' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_133 : Operation 4209 [1/1] (0.00ns)   --->   "%gmem_addr_134 = getelementptr i32 %gmem, i64 %sext_ln72_104" [src/conv3.cpp:72]   --->   Operation 4209 'getelementptr' 'gmem_addr_134' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : [1/1] (1.31ns)   --->   Input mux for Operation 4210 '%add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3'
ST_134 : Operation 4210 [4/4] (5.11ns)   --->   "%add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3" [src/conv3.cpp:72]   --->   Operation 4210 'fadd' 'add57_6_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln63_66 = sext i62 %trunc_ln63_28" [src/conv3.cpp:63]   --->   Operation 4211 'sext' 'sext_ln63_66' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_134 : Operation 4212 [1/3] (7.01ns)   --->   "%mul50_1_3 = fmul i32 %bitcast_ln72_121, i32 %input_fm_buffer_load_121" [src/conv3.cpp:72]   --->   Operation 4212 'fmul' 'mul50_1_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 4213 [2/3] (7.01ns)   --->   "%mul50_2_3 = fmul i32 %bitcast_ln72_122, i32 %input_fm_buffer_load_122" [src/conv3.cpp:72]   --->   Operation 4213 'fmul' 'mul50_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 4214 [1/1] (0.00ns)   --->   "%bitcast_ln72_123 = bitcast i32 %gmem_addr_125_read" [src/conv3.cpp:72]   --->   Operation 4214 'bitcast' 'bitcast_ln72_123' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_134 : [1/1] (1.31ns)   --->   Input mux for Operation 4215 '%mul50_3_3 = fmul i32 %bitcast_ln72_123, i32 %input_fm_buffer_load_123'
ST_134 : Operation 4215 [3/3] (5.69ns)   --->   "%mul50_3_3 = fmul i32 %bitcast_ln72_123, i32 %input_fm_buffer_load_123" [src/conv3.cpp:72]   --->   Operation 4215 'fmul' 'mul50_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 4216 [1/1] (7.30ns)   --->   "%gmem_addr_126_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_126" [src/conv3.cpp:72]   --->   Operation 4216 'read' 'gmem_addr_126_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4217 [1/8] (7.30ns)   --->   "%gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1" [src/conv3.cpp:72]   --->   Operation 4217 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4218 [2/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4218 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4219 [3/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4219 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4220 [4/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4220 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4221 [5/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4221 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4222 [6/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4222 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4223 [7/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4223 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4224 [8/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4224 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 4225 [1/1] (1.08ns)   --->   "%add_ln72_101 = add i63 %sext_ln63_66, i63 1" [src/conv3.cpp:72]   --->   Operation 4225 'add' 'add_ln72_101' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln72_105 = sext i63 %add_ln72_101" [src/conv3.cpp:72]   --->   Operation 4226 'sext' 'sext_ln72_105' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_134 : Operation 4227 [1/1] (0.00ns)   --->   "%gmem_addr_135 = getelementptr i32 %gmem, i64 %sext_ln72_105" [src/conv3.cpp:72]   --->   Operation 4227 'getelementptr' 'gmem_addr_135' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 4228 [3/4] (6.43ns)   --->   "%add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3" [src/conv3.cpp:72]   --->   Operation 4228 'fadd' 'add57_6_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln63_67 = sext i62 %trunc_ln63_29" [src/conv3.cpp:63]   --->   Operation 4229 'sext' 'sext_ln63_67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_135 : Operation 4230 [1/3] (7.01ns)   --->   "%mul50_2_3 = fmul i32 %bitcast_ln72_122, i32 %input_fm_buffer_load_122" [src/conv3.cpp:72]   --->   Operation 4230 'fmul' 'mul50_2_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 4231 [2/3] (7.01ns)   --->   "%mul50_3_3 = fmul i32 %bitcast_ln72_123, i32 %input_fm_buffer_load_123" [src/conv3.cpp:72]   --->   Operation 4231 'fmul' 'mul50_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 4232 [1/1] (0.00ns)   --->   "%bitcast_ln72_124 = bitcast i32 %gmem_addr_126_read" [src/conv3.cpp:72]   --->   Operation 4232 'bitcast' 'bitcast_ln72_124' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_135 : [1/1] (1.31ns)   --->   Input mux for Operation 4233 '%mul50_4_3 = fmul i32 %bitcast_ln72_124, i32 %input_fm_buffer_load_124'
ST_135 : Operation 4233 [3/3] (5.69ns)   --->   "%mul50_4_3 = fmul i32 %bitcast_ln72_124, i32 %input_fm_buffer_load_124" [src/conv3.cpp:72]   --->   Operation 4233 'fmul' 'mul50_4_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 4234 [1/1] (7.30ns)   --->   "%gmem_addr_127_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_127" [src/conv3.cpp:72]   --->   Operation 4234 'read' 'gmem_addr_127_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4235 [1/8] (7.30ns)   --->   "%gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1" [src/conv3.cpp:72]   --->   Operation 4235 'readreq' 'gmem_load_128_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4236 [2/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4236 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4237 [3/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4237 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4238 [4/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4238 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4239 [5/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4239 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4240 [6/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4240 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4241 [7/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4241 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4242 [8/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4242 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 4243 [1/1] (1.08ns)   --->   "%add_ln72_102 = add i63 %sext_ln63_67, i63 1" [src/conv3.cpp:72]   --->   Operation 4243 'add' 'add_ln72_102' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln72_106 = sext i63 %add_ln72_102" [src/conv3.cpp:72]   --->   Operation 4244 'sext' 'sext_ln72_106' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_135 : Operation 4245 [1/1] (0.00ns)   --->   "%gmem_addr_136 = getelementptr i32 %gmem, i64 %sext_ln72_106" [src/conv3.cpp:72]   --->   Operation 4245 'getelementptr' 'gmem_addr_136' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 4246 [2/4] (6.43ns)   --->   "%add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3" [src/conv3.cpp:72]   --->   Operation 4246 'fadd' 'add57_6_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 4247 [1/1] (0.00ns)   --->   "%sext_ln72_99 = sext i62 %trunc_ln63_30" [src/conv3.cpp:72]   --->   Operation 4247 'sext' 'sext_ln72_99' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_136 : Operation 4248 [1/3] (7.01ns)   --->   "%mul50_3_3 = fmul i32 %bitcast_ln72_123, i32 %input_fm_buffer_load_123" [src/conv3.cpp:72]   --->   Operation 4248 'fmul' 'mul50_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 4249 [2/3] (7.01ns)   --->   "%mul50_4_3 = fmul i32 %bitcast_ln72_124, i32 %input_fm_buffer_load_124" [src/conv3.cpp:72]   --->   Operation 4249 'fmul' 'mul50_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 4250 [1/1] (0.00ns)   --->   "%bitcast_ln72_125 = bitcast i32 %gmem_addr_127_read" [src/conv3.cpp:72]   --->   Operation 4250 'bitcast' 'bitcast_ln72_125' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_136 : [1/1] (1.31ns)   --->   Input mux for Operation 4251 '%mul50_5_3 = fmul i32 %bitcast_ln72_125, i32 %input_fm_buffer_load_125'
ST_136 : Operation 4251 [3/3] (5.69ns)   --->   "%mul50_5_3 = fmul i32 %bitcast_ln72_125, i32 %input_fm_buffer_load_125" [src/conv3.cpp:72]   --->   Operation 4251 'fmul' 'mul50_5_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 4252 [1/1] (7.30ns)   --->   "%gmem_addr_128_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_128" [src/conv3.cpp:72]   --->   Operation 4252 'read' 'gmem_addr_128_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4253 [1/8] (7.30ns)   --->   "%gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1" [src/conv3.cpp:72]   --->   Operation 4253 'readreq' 'gmem_load_129_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4254 [2/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4254 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4255 [3/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4255 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4256 [4/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4256 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4257 [5/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4257 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4258 [6/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4258 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4259 [7/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4259 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4260 [8/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4260 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 4261 [1/1] (1.08ns)   --->   "%add_ln72_103 = add i63 %sext_ln72_99, i63 1" [src/conv3.cpp:72]   --->   Operation 4261 'add' 'add_ln72_103' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 4262 [1/1] (0.00ns)   --->   "%sext_ln72_107 = sext i63 %add_ln72_103" [src/conv3.cpp:72]   --->   Operation 4262 'sext' 'sext_ln72_107' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_136 : Operation 4263 [1/1] (0.00ns)   --->   "%gmem_addr_137 = getelementptr i32 %gmem, i64 %sext_ln72_107" [src/conv3.cpp:72]   --->   Operation 4263 'getelementptr' 'gmem_addr_137' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 4264 [1/4] (6.43ns)   --->   "%add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3" [src/conv3.cpp:72]   --->   Operation 4264 'fadd' 'add57_6_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 4265 [1/3] (7.01ns)   --->   "%mul50_4_3 = fmul i32 %bitcast_ln72_124, i32 %input_fm_buffer_load_124" [src/conv3.cpp:72]   --->   Operation 4265 'fmul' 'mul50_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 4266 [2/3] (7.01ns)   --->   "%mul50_5_3 = fmul i32 %bitcast_ln72_125, i32 %input_fm_buffer_load_125" [src/conv3.cpp:72]   --->   Operation 4266 'fmul' 'mul50_5_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 4267 [1/1] (0.00ns)   --->   "%bitcast_ln72_126 = bitcast i32 %gmem_addr_128_read" [src/conv3.cpp:72]   --->   Operation 4267 'bitcast' 'bitcast_ln72_126' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_137 : [1/1] (1.31ns)   --->   Input mux for Operation 4268 '%mul50_6_3 = fmul i32 %bitcast_ln72_126, i32 %input_fm_buffer_load_126'
ST_137 : Operation 4268 [3/3] (5.69ns)   --->   "%mul50_6_3 = fmul i32 %bitcast_ln72_126, i32 %input_fm_buffer_load_126" [src/conv3.cpp:72]   --->   Operation 4268 'fmul' 'mul50_6_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 4269 [1/1] (7.30ns)   --->   "%gmem_addr_129_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_129" [src/conv3.cpp:72]   --->   Operation 4269 'read' 'gmem_addr_129_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4270 [1/8] (7.30ns)   --->   "%gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1" [src/conv3.cpp:72]   --->   Operation 4270 'readreq' 'gmem_load_130_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4271 [2/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4271 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4272 [3/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4272 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4273 [4/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4273 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4274 [5/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4274 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4275 [6/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4275 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4276 [7/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4276 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4277 [8/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4277 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 4278 [1/1] (1.08ns)   --->   "%add_ln72_104 = add i63 %sext_ln63_61, i63 2" [src/conv3.cpp:72]   --->   Operation 4278 'add' 'add_ln72_104' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln72_108 = sext i63 %add_ln72_104" [src/conv3.cpp:72]   --->   Operation 4279 'sext' 'sext_ln72_108' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_137 : Operation 4280 [1/1] (0.00ns)   --->   "%gmem_addr_138 = getelementptr i32 %gmem, i64 %sext_ln72_108" [src/conv3.cpp:72]   --->   Operation 4280 'getelementptr' 'gmem_addr_138' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : [1/1] (1.31ns)   --->   Input mux for Operation 4281 '%add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3'
ST_138 : Operation 4281 [4/4] (5.11ns)   --->   "%add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3" [src/conv3.cpp:72]   --->   Operation 4281 'fadd' 'add57_7_0_3' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 4282 [1/3] (7.01ns)   --->   "%mul50_5_3 = fmul i32 %bitcast_ln72_125, i32 %input_fm_buffer_load_125" [src/conv3.cpp:72]   --->   Operation 4282 'fmul' 'mul50_5_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 4283 [2/3] (7.01ns)   --->   "%mul50_6_3 = fmul i32 %bitcast_ln72_126, i32 %input_fm_buffer_load_126" [src/conv3.cpp:72]   --->   Operation 4283 'fmul' 'mul50_6_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 4284 [1/1] (0.00ns)   --->   "%bitcast_ln72_127 = bitcast i32 %gmem_addr_129_read" [src/conv3.cpp:72]   --->   Operation 4284 'bitcast' 'bitcast_ln72_127' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_138 : [1/1] (1.31ns)   --->   Input mux for Operation 4285 '%mul50_7_3 = fmul i32 %bitcast_ln72_127, i32 %input_fm_buffer_load_127'
ST_138 : Operation 4285 [3/3] (5.69ns)   --->   "%mul50_7_3 = fmul i32 %bitcast_ln72_127, i32 %input_fm_buffer_load_127" [src/conv3.cpp:72]   --->   Operation 4285 'fmul' 'mul50_7_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 4286 [1/1] (7.30ns)   --->   "%gmem_addr_130_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_130" [src/conv3.cpp:72]   --->   Operation 4286 'read' 'gmem_addr_130_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4287 [1/8] (7.30ns)   --->   "%gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1" [src/conv3.cpp:72]   --->   Operation 4287 'readreq' 'gmem_load_131_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4288 [2/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4288 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4289 [3/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4289 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4290 [4/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4290 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4291 [5/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4291 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4292 [6/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4292 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4293 [7/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4293 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4294 [8/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4294 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 4295 [1/1] (1.08ns)   --->   "%add_ln72_105 = add i63 %sext_ln63_62, i63 2" [src/conv3.cpp:72]   --->   Operation 4295 'add' 'add_ln72_105' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln72_109 = sext i63 %add_ln72_105" [src/conv3.cpp:72]   --->   Operation 4296 'sext' 'sext_ln72_109' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_138 : Operation 4297 [1/1] (0.00ns)   --->   "%gmem_addr_139 = getelementptr i32 %gmem, i64 %sext_ln72_109" [src/conv3.cpp:72]   --->   Operation 4297 'getelementptr' 'gmem_addr_139' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 4298 [3/4] (6.43ns)   --->   "%add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3" [src/conv3.cpp:72]   --->   Operation 4298 'fadd' 'add57_7_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4299 [1/3] (7.01ns)   --->   "%mul50_6_3 = fmul i32 %bitcast_ln72_126, i32 %input_fm_buffer_load_126" [src/conv3.cpp:72]   --->   Operation 4299 'fmul' 'mul50_6_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4300 [2/3] (7.01ns)   --->   "%mul50_7_3 = fmul i32 %bitcast_ln72_127, i32 %input_fm_buffer_load_127" [src/conv3.cpp:72]   --->   Operation 4300 'fmul' 'mul50_7_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4301 [1/1] (0.00ns)   --->   "%bitcast_ln72_128 = bitcast i32 %gmem_addr_130_read" [src/conv3.cpp:72]   --->   Operation 4301 'bitcast' 'bitcast_ln72_128' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_139 : [1/1] (1.31ns)   --->   Input mux for Operation 4302 '%mul_3_1 = fmul i32 %bitcast_ln72_128, i32 %input_fm_buffer_load_128'
ST_139 : Operation 4302 [3/3] (5.69ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln72_128, i32 %input_fm_buffer_load_128" [src/conv3.cpp:72]   --->   Operation 4302 'fmul' 'mul_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4303 [1/1] (7.30ns)   --->   "%gmem_addr_131_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_131" [src/conv3.cpp:72]   --->   Operation 4303 'read' 'gmem_addr_131_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4304 [1/8] (7.30ns)   --->   "%gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1" [src/conv3.cpp:72]   --->   Operation 4304 'readreq' 'gmem_load_132_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4305 [2/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4305 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4306 [3/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4306 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4307 [4/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4307 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4308 [5/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4308 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4309 [6/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4309 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4310 [7/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4310 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4311 [8/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4311 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4312 [1/1] (1.08ns)   --->   "%add_ln72_106 = add i63 %sext_ln63_63, i63 2" [src/conv3.cpp:72]   --->   Operation 4312 'add' 'add_ln72_106' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4313 [1/1] (0.00ns)   --->   "%sext_ln72_110 = sext i63 %add_ln72_106" [src/conv3.cpp:72]   --->   Operation 4313 'sext' 'sext_ln72_110' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_139 : Operation 4314 [1/1] (0.00ns)   --->   "%gmem_addr_140 = getelementptr i32 %gmem, i64 %sext_ln72_110" [src/conv3.cpp:72]   --->   Operation 4314 'getelementptr' 'gmem_addr_140' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 140 <SV = 139> <Delay = 7.30>
ST_140 : Operation 4315 [2/4] (6.43ns)   --->   "%add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3" [src/conv3.cpp:72]   --->   Operation 4315 'fadd' 'add57_7_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4316 [1/3] (7.01ns)   --->   "%mul50_7_3 = fmul i32 %bitcast_ln72_127, i32 %input_fm_buffer_load_127" [src/conv3.cpp:72]   --->   Operation 4316 'fmul' 'mul50_7_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4317 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln72_128, i32 %input_fm_buffer_load_128" [src/conv3.cpp:72]   --->   Operation 4317 'fmul' 'mul_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4318 [1/1] (0.00ns)   --->   "%bitcast_ln72_129 = bitcast i32 %gmem_addr_131_read" [src/conv3.cpp:72]   --->   Operation 4318 'bitcast' 'bitcast_ln72_129' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_140 : [1/1] (1.31ns)   --->   Input mux for Operation 4319 '%mul50_1_3_1 = fmul i32 %bitcast_ln72_129, i32 %input_fm_buffer_load_129'
ST_140 : Operation 4319 [3/3] (5.69ns)   --->   "%mul50_1_3_1 = fmul i32 %bitcast_ln72_129, i32 %input_fm_buffer_load_129" [src/conv3.cpp:72]   --->   Operation 4319 'fmul' 'mul50_1_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4320 [1/1] (7.30ns)   --->   "%gmem_addr_132_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_132" [src/conv3.cpp:72]   --->   Operation 4320 'read' 'gmem_addr_132_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4321 [1/8] (7.30ns)   --->   "%gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1" [src/conv3.cpp:72]   --->   Operation 4321 'readreq' 'gmem_load_133_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4322 [2/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4322 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4323 [3/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4323 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4324 [4/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4324 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4325 [5/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4325 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4326 [6/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4326 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4327 [7/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4327 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4328 [8/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4328 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4329 [1/1] (1.08ns)   --->   "%add_ln72_107 = add i63 %sext_ln63_64, i63 2" [src/conv3.cpp:72]   --->   Operation 4329 'add' 'add_ln72_107' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln72_111 = sext i63 %add_ln72_107" [src/conv3.cpp:72]   --->   Operation 4330 'sext' 'sext_ln72_111' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_140 : Operation 4331 [1/1] (0.00ns)   --->   "%gmem_addr_141 = getelementptr i32 %gmem, i64 %sext_ln72_111" [src/conv3.cpp:72]   --->   Operation 4331 'getelementptr' 'gmem_addr_141' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 4332 [1/4] (6.43ns)   --->   "%add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3" [src/conv3.cpp:72]   --->   Operation 4332 'fadd' 'add57_7_0_3' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4333 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln72_128, i32 %input_fm_buffer_load_128" [src/conv3.cpp:72]   --->   Operation 4333 'fmul' 'mul_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4334 [2/3] (7.01ns)   --->   "%mul50_1_3_1 = fmul i32 %bitcast_ln72_129, i32 %input_fm_buffer_load_129" [src/conv3.cpp:72]   --->   Operation 4334 'fmul' 'mul50_1_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4335 [1/1] (0.00ns)   --->   "%bitcast_ln72_130 = bitcast i32 %gmem_addr_132_read" [src/conv3.cpp:72]   --->   Operation 4335 'bitcast' 'bitcast_ln72_130' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_141 : [1/1] (1.31ns)   --->   Input mux for Operation 4336 '%mul50_2_3_1 = fmul i32 %bitcast_ln72_130, i32 %input_fm_buffer_load_130'
ST_141 : Operation 4336 [3/3] (5.69ns)   --->   "%mul50_2_3_1 = fmul i32 %bitcast_ln72_130, i32 %input_fm_buffer_load_130" [src/conv3.cpp:72]   --->   Operation 4336 'fmul' 'mul50_2_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4337 [1/1] (7.30ns)   --->   "%gmem_addr_133_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_133" [src/conv3.cpp:72]   --->   Operation 4337 'read' 'gmem_addr_133_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4338 [1/8] (7.30ns)   --->   "%gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1" [src/conv3.cpp:72]   --->   Operation 4338 'readreq' 'gmem_load_134_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4339 [2/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4339 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4340 [3/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4340 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4341 [4/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4341 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4342 [5/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4342 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4343 [6/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4343 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4344 [7/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4344 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4345 [8/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4345 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4346 [1/1] (1.08ns)   --->   "%add_ln72_108 = add i63 %sext_ln63_65, i63 2" [src/conv3.cpp:72]   --->   Operation 4346 'add' 'add_ln72_108' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln72_112 = sext i63 %add_ln72_108" [src/conv3.cpp:72]   --->   Operation 4347 'sext' 'sext_ln72_112' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_141 : Operation 4348 [1/1] (0.00ns)   --->   "%gmem_addr_142 = getelementptr i32 %gmem, i64 %sext_ln72_112" [src/conv3.cpp:72]   --->   Operation 4348 'getelementptr' 'gmem_addr_142' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 142 <SV = 141> <Delay = 7.30>
ST_142 : [1/1] (1.31ns)   --->   Input mux for Operation 4349 '%add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4'
ST_142 : Operation 4349 [4/4] (5.11ns)   --->   "%add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4" [src/conv3.cpp:72]   --->   Operation 4349 'fadd' 'add_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4350 [1/3] (7.01ns)   --->   "%mul50_1_3_1 = fmul i32 %bitcast_ln72_129, i32 %input_fm_buffer_load_129" [src/conv3.cpp:72]   --->   Operation 4350 'fmul' 'mul50_1_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4351 [2/3] (7.01ns)   --->   "%mul50_2_3_1 = fmul i32 %bitcast_ln72_130, i32 %input_fm_buffer_load_130" [src/conv3.cpp:72]   --->   Operation 4351 'fmul' 'mul50_2_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4352 [1/1] (0.00ns)   --->   "%bitcast_ln72_131 = bitcast i32 %gmem_addr_133_read" [src/conv3.cpp:72]   --->   Operation 4352 'bitcast' 'bitcast_ln72_131' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_142 : [1/1] (1.31ns)   --->   Input mux for Operation 4353 '%mul50_3_3_1 = fmul i32 %bitcast_ln72_131, i32 %input_fm_buffer_load_131'
ST_142 : Operation 4353 [3/3] (5.69ns)   --->   "%mul50_3_3_1 = fmul i32 %bitcast_ln72_131, i32 %input_fm_buffer_load_131" [src/conv3.cpp:72]   --->   Operation 4353 'fmul' 'mul50_3_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4354 [1/1] (7.30ns)   --->   "%gmem_addr_134_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_134" [src/conv3.cpp:72]   --->   Operation 4354 'read' 'gmem_addr_134_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4355 [1/8] (7.30ns)   --->   "%gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1" [src/conv3.cpp:72]   --->   Operation 4355 'readreq' 'gmem_load_135_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4356 [2/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4356 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4357 [3/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4357 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4358 [4/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4358 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4359 [5/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4359 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4360 [6/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4360 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4361 [7/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4361 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4362 [8/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4362 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4363 [1/1] (1.08ns)   --->   "%add_ln72_109 = add i63 %sext_ln63_66, i63 2" [src/conv3.cpp:72]   --->   Operation 4363 'add' 'add_ln72_109' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln72_113 = sext i63 %add_ln72_109" [src/conv3.cpp:72]   --->   Operation 4364 'sext' 'sext_ln72_113' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_142 : Operation 4365 [1/1] (0.00ns)   --->   "%gmem_addr_143 = getelementptr i32 %gmem, i64 %sext_ln72_113" [src/conv3.cpp:72]   --->   Operation 4365 'getelementptr' 'gmem_addr_143' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 143 <SV = 142> <Delay = 7.30>
ST_143 : Operation 4366 [3/4] (6.43ns)   --->   "%add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4" [src/conv3.cpp:72]   --->   Operation 4366 'fadd' 'add_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4367 [1/3] (7.01ns)   --->   "%mul50_2_3_1 = fmul i32 %bitcast_ln72_130, i32 %input_fm_buffer_load_130" [src/conv3.cpp:72]   --->   Operation 4367 'fmul' 'mul50_2_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4368 [2/3] (7.01ns)   --->   "%mul50_3_3_1 = fmul i32 %bitcast_ln72_131, i32 %input_fm_buffer_load_131" [src/conv3.cpp:72]   --->   Operation 4368 'fmul' 'mul50_3_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4369 [1/1] (0.00ns)   --->   "%bitcast_ln72_132 = bitcast i32 %gmem_addr_134_read" [src/conv3.cpp:72]   --->   Operation 4369 'bitcast' 'bitcast_ln72_132' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_143 : [1/1] (1.31ns)   --->   Input mux for Operation 4370 '%mul50_4_3_1 = fmul i32 %bitcast_ln72_132, i32 %input_fm_buffer_load_132'
ST_143 : Operation 4370 [3/3] (5.69ns)   --->   "%mul50_4_3_1 = fmul i32 %bitcast_ln72_132, i32 %input_fm_buffer_load_132" [src/conv3.cpp:72]   --->   Operation 4370 'fmul' 'mul50_4_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4371 [1/1] (7.30ns)   --->   "%gmem_addr_135_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_135" [src/conv3.cpp:72]   --->   Operation 4371 'read' 'gmem_addr_135_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4372 [1/8] (7.30ns)   --->   "%gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1" [src/conv3.cpp:72]   --->   Operation 4372 'readreq' 'gmem_load_136_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4373 [2/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4373 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4374 [3/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4374 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4375 [4/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4375 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4376 [5/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4376 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4377 [6/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4377 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4378 [7/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4378 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4379 [8/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4379 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4380 [1/1] (1.08ns)   --->   "%add_ln72_110 = add i63 %sext_ln63_67, i63 2" [src/conv3.cpp:72]   --->   Operation 4380 'add' 'add_ln72_110' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4381 [1/1] (0.00ns)   --->   "%sext_ln72_114 = sext i63 %add_ln72_110" [src/conv3.cpp:72]   --->   Operation 4381 'sext' 'sext_ln72_114' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_143 : Operation 4382 [1/1] (0.00ns)   --->   "%gmem_addr_144 = getelementptr i32 %gmem, i64 %sext_ln72_114" [src/conv3.cpp:72]   --->   Operation 4382 'getelementptr' 'gmem_addr_144' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 144 <SV = 143> <Delay = 7.30>
ST_144 : Operation 4383 [2/4] (6.43ns)   --->   "%add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4" [src/conv3.cpp:72]   --->   Operation 4383 'fadd' 'add_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4384 [1/3] (7.01ns)   --->   "%mul50_3_3_1 = fmul i32 %bitcast_ln72_131, i32 %input_fm_buffer_load_131" [src/conv3.cpp:72]   --->   Operation 4384 'fmul' 'mul50_3_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4385 [2/3] (7.01ns)   --->   "%mul50_4_3_1 = fmul i32 %bitcast_ln72_132, i32 %input_fm_buffer_load_132" [src/conv3.cpp:72]   --->   Operation 4385 'fmul' 'mul50_4_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4386 [1/1] (0.00ns)   --->   "%bitcast_ln72_133 = bitcast i32 %gmem_addr_135_read" [src/conv3.cpp:72]   --->   Operation 4386 'bitcast' 'bitcast_ln72_133' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_144 : [1/1] (1.31ns)   --->   Input mux for Operation 4387 '%mul50_5_3_1 = fmul i32 %bitcast_ln72_133, i32 %input_fm_buffer_load_133'
ST_144 : Operation 4387 [3/3] (5.69ns)   --->   "%mul50_5_3_1 = fmul i32 %bitcast_ln72_133, i32 %input_fm_buffer_load_133" [src/conv3.cpp:72]   --->   Operation 4387 'fmul' 'mul50_5_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4388 [1/1] (7.30ns)   --->   "%gmem_addr_136_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_136" [src/conv3.cpp:72]   --->   Operation 4388 'read' 'gmem_addr_136_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4389 [1/8] (7.30ns)   --->   "%gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1" [src/conv3.cpp:72]   --->   Operation 4389 'readreq' 'gmem_load_137_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4390 [2/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4390 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4391 [3/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4391 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4392 [4/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4392 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4393 [5/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4393 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4394 [6/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4394 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4395 [7/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4395 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4396 [8/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4396 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4397 [1/1] (1.08ns)   --->   "%add_ln72_111 = add i63 %sext_ln72_99, i63 2" [src/conv3.cpp:72]   --->   Operation 4397 'add' 'add_ln72_111' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln72_115 = sext i63 %add_ln72_111" [src/conv3.cpp:72]   --->   Operation 4398 'sext' 'sext_ln72_115' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_144 : Operation 4399 [1/1] (0.00ns)   --->   "%gmem_addr_145 = getelementptr i32 %gmem, i64 %sext_ln72_115" [src/conv3.cpp:72]   --->   Operation 4399 'getelementptr' 'gmem_addr_145' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 145 <SV = 144> <Delay = 7.30>
ST_145 : Operation 4400 [1/4] (6.43ns)   --->   "%add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4" [src/conv3.cpp:72]   --->   Operation 4400 'fadd' 'add_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4401 [1/3] (7.01ns)   --->   "%mul50_4_3_1 = fmul i32 %bitcast_ln72_132, i32 %input_fm_buffer_load_132" [src/conv3.cpp:72]   --->   Operation 4401 'fmul' 'mul50_4_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4402 [2/3] (7.01ns)   --->   "%mul50_5_3_1 = fmul i32 %bitcast_ln72_133, i32 %input_fm_buffer_load_133" [src/conv3.cpp:72]   --->   Operation 4402 'fmul' 'mul50_5_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4403 [1/1] (0.00ns)   --->   "%bitcast_ln72_134 = bitcast i32 %gmem_addr_136_read" [src/conv3.cpp:72]   --->   Operation 4403 'bitcast' 'bitcast_ln72_134' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_145 : [1/1] (1.31ns)   --->   Input mux for Operation 4404 '%mul50_6_3_1 = fmul i32 %bitcast_ln72_134, i32 %input_fm_buffer_load_134'
ST_145 : Operation 4404 [3/3] (5.69ns)   --->   "%mul50_6_3_1 = fmul i32 %bitcast_ln72_134, i32 %input_fm_buffer_load_134" [src/conv3.cpp:72]   --->   Operation 4404 'fmul' 'mul50_6_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4405 [1/1] (7.30ns)   --->   "%gmem_addr_137_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_137" [src/conv3.cpp:72]   --->   Operation 4405 'read' 'gmem_addr_137_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4406 [1/8] (7.30ns)   --->   "%gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1" [src/conv3.cpp:72]   --->   Operation 4406 'readreq' 'gmem_load_138_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4407 [2/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4407 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4408 [3/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4408 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4409 [4/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4409 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4410 [5/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4410 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4411 [6/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4411 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4412 [7/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4412 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4413 [8/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4413 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4414 [1/1] (1.08ns)   --->   "%add_ln72_112 = add i63 %sext_ln63_61, i63 3" [src/conv3.cpp:72]   --->   Operation 4414 'add' 'add_ln72_112' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4415 [1/1] (0.00ns)   --->   "%sext_ln72_116 = sext i63 %add_ln72_112" [src/conv3.cpp:72]   --->   Operation 4415 'sext' 'sext_ln72_116' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_145 : Operation 4416 [1/1] (0.00ns)   --->   "%gmem_addr_146 = getelementptr i32 %gmem, i64 %sext_ln72_116" [src/conv3.cpp:72]   --->   Operation 4416 'getelementptr' 'gmem_addr_146' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_145 : Operation 4417 [1/1] (1.08ns)   --->   "%add_ln72_120 = add i63 %sext_ln63_61, i63 4" [src/conv3.cpp:72]   --->   Operation 4417 'add' 'add_ln72_120' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4418 [1/1] (0.00ns)   --->   "%sext_ln72_124 = sext i63 %add_ln72_120" [src/conv3.cpp:72]   --->   Operation 4418 'sext' 'sext_ln72_124' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_145 : Operation 4419 [1/1] (0.00ns)   --->   "%gmem_addr_154 = getelementptr i32 %gmem, i64 %sext_ln72_124" [src/conv3.cpp:72]   --->   Operation 4419 'getelementptr' 'gmem_addr_154' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 146 <SV = 145> <Delay = 7.30>
ST_146 : [1/1] (1.31ns)   --->   Input mux for Operation 4420 '%add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4'
ST_146 : Operation 4420 [4/4] (5.11ns)   --->   "%add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4" [src/conv3.cpp:72]   --->   Operation 4420 'fadd' 'add57_1_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4421 [1/3] (7.01ns)   --->   "%mul50_5_3_1 = fmul i32 %bitcast_ln72_133, i32 %input_fm_buffer_load_133" [src/conv3.cpp:72]   --->   Operation 4421 'fmul' 'mul50_5_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4422 [2/3] (7.01ns)   --->   "%mul50_6_3_1 = fmul i32 %bitcast_ln72_134, i32 %input_fm_buffer_load_134" [src/conv3.cpp:72]   --->   Operation 4422 'fmul' 'mul50_6_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4423 [1/1] (0.00ns)   --->   "%bitcast_ln72_135 = bitcast i32 %gmem_addr_137_read" [src/conv3.cpp:72]   --->   Operation 4423 'bitcast' 'bitcast_ln72_135' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_146 : [1/1] (1.31ns)   --->   Input mux for Operation 4424 '%mul50_7_3_1 = fmul i32 %bitcast_ln72_135, i32 %input_fm_buffer_load_135'
ST_146 : Operation 4424 [3/3] (5.69ns)   --->   "%mul50_7_3_1 = fmul i32 %bitcast_ln72_135, i32 %input_fm_buffer_load_135" [src/conv3.cpp:72]   --->   Operation 4424 'fmul' 'mul50_7_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4425 [1/1] (7.30ns)   --->   "%gmem_addr_138_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_138" [src/conv3.cpp:72]   --->   Operation 4425 'read' 'gmem_addr_138_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4426 [1/8] (7.30ns)   --->   "%gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1" [src/conv3.cpp:72]   --->   Operation 4426 'readreq' 'gmem_load_139_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4427 [2/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4427 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4428 [3/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4428 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4429 [4/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4429 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4430 [5/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4430 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4431 [6/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4431 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4432 [7/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4432 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4433 [8/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4433 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4434 [1/1] (1.08ns)   --->   "%add_ln72_113 = add i63 %sext_ln63_62, i63 3" [src/conv3.cpp:72]   --->   Operation 4434 'add' 'add_ln72_113' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4435 [1/1] (0.00ns)   --->   "%sext_ln72_117 = sext i63 %add_ln72_113" [src/conv3.cpp:72]   --->   Operation 4435 'sext' 'sext_ln72_117' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_146 : Operation 4436 [1/1] (0.00ns)   --->   "%gmem_addr_147 = getelementptr i32 %gmem, i64 %sext_ln72_117" [src/conv3.cpp:72]   --->   Operation 4436 'getelementptr' 'gmem_addr_147' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_146 : Operation 4437 [1/1] (1.08ns)   --->   "%add_ln72_121 = add i63 %sext_ln63_62, i63 4" [src/conv3.cpp:72]   --->   Operation 4437 'add' 'add_ln72_121' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln72_125 = sext i63 %add_ln72_121" [src/conv3.cpp:72]   --->   Operation 4438 'sext' 'sext_ln72_125' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_146 : Operation 4439 [1/1] (0.00ns)   --->   "%gmem_addr_155 = getelementptr i32 %gmem, i64 %sext_ln72_125" [src/conv3.cpp:72]   --->   Operation 4439 'getelementptr' 'gmem_addr_155' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 147 <SV = 146> <Delay = 7.30>
ST_147 : Operation 4440 [3/4] (6.43ns)   --->   "%add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4" [src/conv3.cpp:72]   --->   Operation 4440 'fadd' 'add57_1_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4441 [1/3] (7.01ns)   --->   "%mul50_6_3_1 = fmul i32 %bitcast_ln72_134, i32 %input_fm_buffer_load_134" [src/conv3.cpp:72]   --->   Operation 4441 'fmul' 'mul50_6_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4442 [2/3] (7.01ns)   --->   "%mul50_7_3_1 = fmul i32 %bitcast_ln72_135, i32 %input_fm_buffer_load_135" [src/conv3.cpp:72]   --->   Operation 4442 'fmul' 'mul50_7_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4443 [1/1] (0.00ns)   --->   "%bitcast_ln72_136 = bitcast i32 %gmem_addr_138_read" [src/conv3.cpp:72]   --->   Operation 4443 'bitcast' 'bitcast_ln72_136' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_147 : [1/1] (1.31ns)   --->   Input mux for Operation 4444 '%mul_3_2 = fmul i32 %bitcast_ln72_136, i32 %input_fm_buffer_load_136'
ST_147 : Operation 4444 [3/3] (5.69ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln72_136, i32 %input_fm_buffer_load_136" [src/conv3.cpp:72]   --->   Operation 4444 'fmul' 'mul_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4445 [1/1] (7.30ns)   --->   "%gmem_addr_139_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_139" [src/conv3.cpp:72]   --->   Operation 4445 'read' 'gmem_addr_139_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4446 [1/8] (7.30ns)   --->   "%gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1" [src/conv3.cpp:72]   --->   Operation 4446 'readreq' 'gmem_load_140_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4447 [2/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4447 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4448 [3/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4448 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4449 [4/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4449 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4450 [5/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4450 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4451 [6/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4451 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4452 [7/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4452 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4453 [8/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4453 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4454 [1/1] (1.08ns)   --->   "%add_ln72_114 = add i63 %sext_ln63_63, i63 3" [src/conv3.cpp:72]   --->   Operation 4454 'add' 'add_ln72_114' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln72_118 = sext i63 %add_ln72_114" [src/conv3.cpp:72]   --->   Operation 4455 'sext' 'sext_ln72_118' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_147 : Operation 4456 [1/1] (0.00ns)   --->   "%gmem_addr_148 = getelementptr i32 %gmem, i64 %sext_ln72_118" [src/conv3.cpp:72]   --->   Operation 4456 'getelementptr' 'gmem_addr_148' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_147 : Operation 4457 [1/1] (1.08ns)   --->   "%add_ln72_122 = add i63 %sext_ln63_63, i63 4" [src/conv3.cpp:72]   --->   Operation 4457 'add' 'add_ln72_122' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4458 [1/1] (0.00ns)   --->   "%sext_ln72_126 = sext i63 %add_ln72_122" [src/conv3.cpp:72]   --->   Operation 4458 'sext' 'sext_ln72_126' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_147 : Operation 4459 [1/1] (0.00ns)   --->   "%gmem_addr_156 = getelementptr i32 %gmem, i64 %sext_ln72_126" [src/conv3.cpp:72]   --->   Operation 4459 'getelementptr' 'gmem_addr_156' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 148 <SV = 147> <Delay = 7.30>
ST_148 : Operation 4460 [2/4] (6.43ns)   --->   "%add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4" [src/conv3.cpp:72]   --->   Operation 4460 'fadd' 'add57_1_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4461 [1/3] (7.01ns)   --->   "%mul50_7_3_1 = fmul i32 %bitcast_ln72_135, i32 %input_fm_buffer_load_135" [src/conv3.cpp:72]   --->   Operation 4461 'fmul' 'mul50_7_3_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4462 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln72_136, i32 %input_fm_buffer_load_136" [src/conv3.cpp:72]   --->   Operation 4462 'fmul' 'mul_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4463 [1/1] (0.00ns)   --->   "%bitcast_ln72_137 = bitcast i32 %gmem_addr_139_read" [src/conv3.cpp:72]   --->   Operation 4463 'bitcast' 'bitcast_ln72_137' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_148 : [1/1] (1.31ns)   --->   Input mux for Operation 4464 '%mul50_1_3_2 = fmul i32 %bitcast_ln72_137, i32 %input_fm_buffer_load_137'
ST_148 : Operation 4464 [3/3] (5.69ns)   --->   "%mul50_1_3_2 = fmul i32 %bitcast_ln72_137, i32 %input_fm_buffer_load_137" [src/conv3.cpp:72]   --->   Operation 4464 'fmul' 'mul50_1_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4465 [1/1] (7.30ns)   --->   "%gmem_addr_140_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_140" [src/conv3.cpp:72]   --->   Operation 4465 'read' 'gmem_addr_140_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4466 [1/8] (7.30ns)   --->   "%gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1" [src/conv3.cpp:72]   --->   Operation 4466 'readreq' 'gmem_load_141_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4467 [2/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4467 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4468 [3/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4468 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4469 [4/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4469 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4470 [5/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4470 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4471 [6/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4471 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4472 [7/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4472 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4473 [8/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4473 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4474 [1/1] (1.08ns)   --->   "%add_ln72_115 = add i63 %sext_ln63_64, i63 3" [src/conv3.cpp:72]   --->   Operation 4474 'add' 'add_ln72_115' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln72_119 = sext i63 %add_ln72_115" [src/conv3.cpp:72]   --->   Operation 4475 'sext' 'sext_ln72_119' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_148 : Operation 4476 [1/1] (0.00ns)   --->   "%gmem_addr_149 = getelementptr i32 %gmem, i64 %sext_ln72_119" [src/conv3.cpp:72]   --->   Operation 4476 'getelementptr' 'gmem_addr_149' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_148 : Operation 4477 [1/1] (1.08ns)   --->   "%add_ln72_123 = add i63 %sext_ln63_64, i63 4" [src/conv3.cpp:72]   --->   Operation 4477 'add' 'add_ln72_123' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4478 [1/1] (0.00ns)   --->   "%sext_ln72_127 = sext i63 %add_ln72_123" [src/conv3.cpp:72]   --->   Operation 4478 'sext' 'sext_ln72_127' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_148 : Operation 4479 [1/1] (0.00ns)   --->   "%gmem_addr_157 = getelementptr i32 %gmem, i64 %sext_ln72_127" [src/conv3.cpp:72]   --->   Operation 4479 'getelementptr' 'gmem_addr_157' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 149 <SV = 148> <Delay = 7.30>
ST_149 : Operation 4480 [1/4] (6.43ns)   --->   "%add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4" [src/conv3.cpp:72]   --->   Operation 4480 'fadd' 'add57_1_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4481 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln72_136, i32 %input_fm_buffer_load_136" [src/conv3.cpp:72]   --->   Operation 4481 'fmul' 'mul_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4482 [2/3] (7.01ns)   --->   "%mul50_1_3_2 = fmul i32 %bitcast_ln72_137, i32 %input_fm_buffer_load_137" [src/conv3.cpp:72]   --->   Operation 4482 'fmul' 'mul50_1_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4483 [1/1] (0.00ns)   --->   "%bitcast_ln72_138 = bitcast i32 %gmem_addr_140_read" [src/conv3.cpp:72]   --->   Operation 4483 'bitcast' 'bitcast_ln72_138' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_149 : [1/1] (1.31ns)   --->   Input mux for Operation 4484 '%mul50_2_3_2 = fmul i32 %bitcast_ln72_138, i32 %input_fm_buffer_load_138'
ST_149 : Operation 4484 [3/3] (5.69ns)   --->   "%mul50_2_3_2 = fmul i32 %bitcast_ln72_138, i32 %input_fm_buffer_load_138" [src/conv3.cpp:72]   --->   Operation 4484 'fmul' 'mul50_2_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4485 [1/1] (7.30ns)   --->   "%gmem_addr_141_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_141" [src/conv3.cpp:72]   --->   Operation 4485 'read' 'gmem_addr_141_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4486 [1/8] (7.30ns)   --->   "%gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1" [src/conv3.cpp:72]   --->   Operation 4486 'readreq' 'gmem_load_142_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4487 [2/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4487 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4488 [3/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4488 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4489 [4/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4489 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4490 [5/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4490 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4491 [6/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4491 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4492 [7/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4492 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4493 [8/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4493 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4494 [1/1] (1.08ns)   --->   "%add_ln72_116 = add i63 %sext_ln63_65, i63 3" [src/conv3.cpp:72]   --->   Operation 4494 'add' 'add_ln72_116' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln72_120 = sext i63 %add_ln72_116" [src/conv3.cpp:72]   --->   Operation 4495 'sext' 'sext_ln72_120' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_149 : Operation 4496 [1/1] (0.00ns)   --->   "%gmem_addr_150 = getelementptr i32 %gmem, i64 %sext_ln72_120" [src/conv3.cpp:72]   --->   Operation 4496 'getelementptr' 'gmem_addr_150' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_149 : Operation 4497 [1/1] (1.08ns)   --->   "%add_ln72_124 = add i63 %sext_ln63_65, i63 4" [src/conv3.cpp:72]   --->   Operation 4497 'add' 'add_ln72_124' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln72_128 = sext i63 %add_ln72_124" [src/conv3.cpp:72]   --->   Operation 4498 'sext' 'sext_ln72_128' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_149 : Operation 4499 [1/1] (0.00ns)   --->   "%gmem_addr_158 = getelementptr i32 %gmem, i64 %sext_ln72_128" [src/conv3.cpp:72]   --->   Operation 4499 'getelementptr' 'gmem_addr_158' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 150 <SV = 149> <Delay = 7.30>
ST_150 : [1/1] (1.31ns)   --->   Input mux for Operation 4500 '%add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4'
ST_150 : Operation 4500 [4/4] (5.11ns)   --->   "%add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4" [src/conv3.cpp:72]   --->   Operation 4500 'fadd' 'add57_2_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4501 [1/3] (7.01ns)   --->   "%mul50_1_3_2 = fmul i32 %bitcast_ln72_137, i32 %input_fm_buffer_load_137" [src/conv3.cpp:72]   --->   Operation 4501 'fmul' 'mul50_1_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4502 [2/3] (7.01ns)   --->   "%mul50_2_3_2 = fmul i32 %bitcast_ln72_138, i32 %input_fm_buffer_load_138" [src/conv3.cpp:72]   --->   Operation 4502 'fmul' 'mul50_2_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4503 [1/1] (0.00ns)   --->   "%bitcast_ln72_139 = bitcast i32 %gmem_addr_141_read" [src/conv3.cpp:72]   --->   Operation 4503 'bitcast' 'bitcast_ln72_139' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_150 : [1/1] (1.31ns)   --->   Input mux for Operation 4504 '%mul50_3_3_2 = fmul i32 %bitcast_ln72_139, i32 %input_fm_buffer_load_139'
ST_150 : Operation 4504 [3/3] (5.69ns)   --->   "%mul50_3_3_2 = fmul i32 %bitcast_ln72_139, i32 %input_fm_buffer_load_139" [src/conv3.cpp:72]   --->   Operation 4504 'fmul' 'mul50_3_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4505 [1/1] (7.30ns)   --->   "%gmem_addr_142_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_142" [src/conv3.cpp:72]   --->   Operation 4505 'read' 'gmem_addr_142_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4506 [1/8] (7.30ns)   --->   "%gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1" [src/conv3.cpp:72]   --->   Operation 4506 'readreq' 'gmem_load_143_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4507 [2/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4507 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4508 [3/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4508 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4509 [4/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4509 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4510 [5/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4510 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4511 [6/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4511 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4512 [7/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4512 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4513 [8/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4513 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4514 [1/1] (1.08ns)   --->   "%add_ln72_117 = add i63 %sext_ln63_66, i63 3" [src/conv3.cpp:72]   --->   Operation 4514 'add' 'add_ln72_117' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln72_121 = sext i63 %add_ln72_117" [src/conv3.cpp:72]   --->   Operation 4515 'sext' 'sext_ln72_121' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_150 : Operation 4516 [1/1] (0.00ns)   --->   "%gmem_addr_151 = getelementptr i32 %gmem, i64 %sext_ln72_121" [src/conv3.cpp:72]   --->   Operation 4516 'getelementptr' 'gmem_addr_151' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_150 : Operation 4517 [1/1] (1.08ns)   --->   "%add_ln72_125 = add i63 %sext_ln63_66, i63 4" [src/conv3.cpp:72]   --->   Operation 4517 'add' 'add_ln72_125' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln72_129 = sext i63 %add_ln72_125" [src/conv3.cpp:72]   --->   Operation 4518 'sext' 'sext_ln72_129' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_150 : Operation 4519 [1/1] (0.00ns)   --->   "%gmem_addr_159 = getelementptr i32 %gmem, i64 %sext_ln72_129" [src/conv3.cpp:72]   --->   Operation 4519 'getelementptr' 'gmem_addr_159' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 151 <SV = 150> <Delay = 7.30>
ST_151 : Operation 4520 [3/4] (6.43ns)   --->   "%add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4" [src/conv3.cpp:72]   --->   Operation 4520 'fadd' 'add57_2_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4521 [1/3] (7.01ns)   --->   "%mul50_2_3_2 = fmul i32 %bitcast_ln72_138, i32 %input_fm_buffer_load_138" [src/conv3.cpp:72]   --->   Operation 4521 'fmul' 'mul50_2_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4522 [2/3] (7.01ns)   --->   "%mul50_3_3_2 = fmul i32 %bitcast_ln72_139, i32 %input_fm_buffer_load_139" [src/conv3.cpp:72]   --->   Operation 4522 'fmul' 'mul50_3_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4523 [1/1] (0.00ns)   --->   "%bitcast_ln72_140 = bitcast i32 %gmem_addr_142_read" [src/conv3.cpp:72]   --->   Operation 4523 'bitcast' 'bitcast_ln72_140' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_151 : [1/1] (1.31ns)   --->   Input mux for Operation 4524 '%mul50_4_3_2 = fmul i32 %bitcast_ln72_140, i32 %input_fm_buffer_load_140'
ST_151 : Operation 4524 [3/3] (5.69ns)   --->   "%mul50_4_3_2 = fmul i32 %bitcast_ln72_140, i32 %input_fm_buffer_load_140" [src/conv3.cpp:72]   --->   Operation 4524 'fmul' 'mul50_4_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4525 [1/1] (7.30ns)   --->   "%gmem_addr_143_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_143" [src/conv3.cpp:72]   --->   Operation 4525 'read' 'gmem_addr_143_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4526 [1/8] (7.30ns)   --->   "%gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1" [src/conv3.cpp:72]   --->   Operation 4526 'readreq' 'gmem_load_144_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4527 [2/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4527 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4528 [3/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4528 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4529 [4/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4529 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4530 [5/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4530 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4531 [6/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4531 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4532 [7/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4532 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4533 [8/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4533 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4534 [1/1] (1.08ns)   --->   "%add_ln72_118 = add i63 %sext_ln63_67, i63 3" [src/conv3.cpp:72]   --->   Operation 4534 'add' 'add_ln72_118' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln72_122 = sext i63 %add_ln72_118" [src/conv3.cpp:72]   --->   Operation 4535 'sext' 'sext_ln72_122' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_151 : Operation 4536 [1/1] (0.00ns)   --->   "%gmem_addr_152 = getelementptr i32 %gmem, i64 %sext_ln72_122" [src/conv3.cpp:72]   --->   Operation 4536 'getelementptr' 'gmem_addr_152' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_151 : Operation 4537 [1/1] (1.08ns)   --->   "%add_ln72_126 = add i63 %sext_ln63_67, i63 4" [src/conv3.cpp:72]   --->   Operation 4537 'add' 'add_ln72_126' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln72_130 = sext i63 %add_ln72_126" [src/conv3.cpp:72]   --->   Operation 4538 'sext' 'sext_ln72_130' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_151 : Operation 4539 [1/1] (0.00ns)   --->   "%gmem_addr_160 = getelementptr i32 %gmem, i64 %sext_ln72_130" [src/conv3.cpp:72]   --->   Operation 4539 'getelementptr' 'gmem_addr_160' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 152 <SV = 151> <Delay = 7.30>
ST_152 : Operation 4540 [2/4] (6.43ns)   --->   "%add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4" [src/conv3.cpp:72]   --->   Operation 4540 'fadd' 'add57_2_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4541 [1/3] (7.01ns)   --->   "%mul50_3_3_2 = fmul i32 %bitcast_ln72_139, i32 %input_fm_buffer_load_139" [src/conv3.cpp:72]   --->   Operation 4541 'fmul' 'mul50_3_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4542 [2/3] (7.01ns)   --->   "%mul50_4_3_2 = fmul i32 %bitcast_ln72_140, i32 %input_fm_buffer_load_140" [src/conv3.cpp:72]   --->   Operation 4542 'fmul' 'mul50_4_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4543 [1/1] (0.00ns)   --->   "%bitcast_ln72_141 = bitcast i32 %gmem_addr_143_read" [src/conv3.cpp:72]   --->   Operation 4543 'bitcast' 'bitcast_ln72_141' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_152 : [1/1] (1.31ns)   --->   Input mux for Operation 4544 '%mul50_5_3_2 = fmul i32 %bitcast_ln72_141, i32 %input_fm_buffer_load_141'
ST_152 : Operation 4544 [3/3] (5.69ns)   --->   "%mul50_5_3_2 = fmul i32 %bitcast_ln72_141, i32 %input_fm_buffer_load_141" [src/conv3.cpp:72]   --->   Operation 4544 'fmul' 'mul50_5_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4545 [1/1] (7.30ns)   --->   "%gmem_addr_144_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_144" [src/conv3.cpp:72]   --->   Operation 4545 'read' 'gmem_addr_144_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4546 [1/8] (7.30ns)   --->   "%gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1" [src/conv3.cpp:72]   --->   Operation 4546 'readreq' 'gmem_load_145_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4547 [2/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4547 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4548 [3/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4548 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4549 [4/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4549 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4550 [5/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4550 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4551 [6/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4551 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4552 [7/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4552 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4553 [8/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4553 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4554 [1/1] (1.08ns)   --->   "%add_ln72_119 = add i63 %sext_ln72_99, i63 3" [src/conv3.cpp:72]   --->   Operation 4554 'add' 'add_ln72_119' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4555 [1/1] (0.00ns)   --->   "%sext_ln72_123 = sext i63 %add_ln72_119" [src/conv3.cpp:72]   --->   Operation 4555 'sext' 'sext_ln72_123' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_152 : Operation 4556 [1/1] (0.00ns)   --->   "%gmem_addr_153 = getelementptr i32 %gmem, i64 %sext_ln72_123" [src/conv3.cpp:72]   --->   Operation 4556 'getelementptr' 'gmem_addr_153' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_152 : Operation 4557 [1/1] (1.08ns)   --->   "%add_ln72_127 = add i63 %sext_ln72_99, i63 4" [src/conv3.cpp:72]   --->   Operation 4557 'add' 'add_ln72_127' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln72_131 = sext i63 %add_ln72_127" [src/conv3.cpp:72]   --->   Operation 4558 'sext' 'sext_ln72_131' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_152 : Operation 4559 [1/1] (0.00ns)   --->   "%gmem_addr_161 = getelementptr i32 %gmem, i64 %sext_ln72_131" [src/conv3.cpp:72]   --->   Operation 4559 'getelementptr' 'gmem_addr_161' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 153 <SV = 152> <Delay = 7.30>
ST_153 : Operation 4560 [1/4] (6.43ns)   --->   "%add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4" [src/conv3.cpp:72]   --->   Operation 4560 'fadd' 'add57_2_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4561 [1/3] (7.01ns)   --->   "%mul50_4_3_2 = fmul i32 %bitcast_ln72_140, i32 %input_fm_buffer_load_140" [src/conv3.cpp:72]   --->   Operation 4561 'fmul' 'mul50_4_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4562 [2/3] (7.01ns)   --->   "%mul50_5_3_2 = fmul i32 %bitcast_ln72_141, i32 %input_fm_buffer_load_141" [src/conv3.cpp:72]   --->   Operation 4562 'fmul' 'mul50_5_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4563 [1/1] (0.00ns)   --->   "%bitcast_ln72_142 = bitcast i32 %gmem_addr_144_read" [src/conv3.cpp:72]   --->   Operation 4563 'bitcast' 'bitcast_ln72_142' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_153 : [1/1] (1.31ns)   --->   Input mux for Operation 4564 '%mul50_6_3_2 = fmul i32 %bitcast_ln72_142, i32 %input_fm_buffer_load_142'
ST_153 : Operation 4564 [3/3] (5.69ns)   --->   "%mul50_6_3_2 = fmul i32 %bitcast_ln72_142, i32 %input_fm_buffer_load_142" [src/conv3.cpp:72]   --->   Operation 4564 'fmul' 'mul50_6_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4565 [1/1] (7.30ns)   --->   "%gmem_addr_145_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_145" [src/conv3.cpp:72]   --->   Operation 4565 'read' 'gmem_addr_145_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4566 [1/8] (7.30ns)   --->   "%gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1" [src/conv3.cpp:72]   --->   Operation 4566 'readreq' 'gmem_load_146_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4567 [2/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4567 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4568 [3/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4568 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4569 [4/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4569 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4570 [5/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4570 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4571 [6/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4571 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4572 [7/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4572 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4573 [8/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4573 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 7.30>
ST_154 : [1/1] (1.31ns)   --->   Input mux for Operation 4574 '%add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4'
ST_154 : Operation 4574 [4/4] (5.11ns)   --->   "%add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4" [src/conv3.cpp:72]   --->   Operation 4574 'fadd' 'add57_3_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4575 [1/3] (7.01ns)   --->   "%mul50_5_3_2 = fmul i32 %bitcast_ln72_141, i32 %input_fm_buffer_load_141" [src/conv3.cpp:72]   --->   Operation 4575 'fmul' 'mul50_5_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4576 [2/3] (7.01ns)   --->   "%mul50_6_3_2 = fmul i32 %bitcast_ln72_142, i32 %input_fm_buffer_load_142" [src/conv3.cpp:72]   --->   Operation 4576 'fmul' 'mul50_6_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4577 [1/1] (0.00ns)   --->   "%bitcast_ln72_143 = bitcast i32 %gmem_addr_145_read" [src/conv3.cpp:72]   --->   Operation 4577 'bitcast' 'bitcast_ln72_143' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_154 : [1/1] (1.31ns)   --->   Input mux for Operation 4578 '%mul50_7_3_2 = fmul i32 %bitcast_ln72_143, i32 %input_fm_buffer_load_143'
ST_154 : Operation 4578 [3/3] (5.69ns)   --->   "%mul50_7_3_2 = fmul i32 %bitcast_ln72_143, i32 %input_fm_buffer_load_143" [src/conv3.cpp:72]   --->   Operation 4578 'fmul' 'mul50_7_3_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4579 [1/1] (7.30ns)   --->   "%gmem_addr_146_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_146" [src/conv3.cpp:72]   --->   Operation 4579 'read' 'gmem_addr_146_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4580 [1/8] (7.30ns)   --->   "%gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1" [src/conv3.cpp:72]   --->   Operation 4580 'readreq' 'gmem_load_147_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4581 [2/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4581 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4582 [3/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4582 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4583 [4/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4583 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4584 [5/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4584 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4585 [6/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4585 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4586 [7/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4586 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4587 [8/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4587 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 7.30>
ST_155 : Operation 4588 [3/4] (6.43ns)   --->   "%add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4" [src/conv3.cpp:72]   --->   Operation 4588 'fadd' 'add57_3_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4589 [1/3] (7.01ns)   --->   "%mul50_6_3_2 = fmul i32 %bitcast_ln72_142, i32 %input_fm_buffer_load_142" [src/conv3.cpp:72]   --->   Operation 4589 'fmul' 'mul50_6_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4590 [2/3] (7.01ns)   --->   "%mul50_7_3_2 = fmul i32 %bitcast_ln72_143, i32 %input_fm_buffer_load_143" [src/conv3.cpp:72]   --->   Operation 4590 'fmul' 'mul50_7_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4591 [1/1] (0.00ns)   --->   "%bitcast_ln72_144 = bitcast i32 %gmem_addr_146_read" [src/conv3.cpp:72]   --->   Operation 4591 'bitcast' 'bitcast_ln72_144' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_155 : [1/1] (1.31ns)   --->   Input mux for Operation 4592 '%mul_3_3 = fmul i32 %bitcast_ln72_144, i32 %input_fm_buffer_load_144'
ST_155 : Operation 4592 [3/3] (5.69ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln72_144, i32 %input_fm_buffer_load_144" [src/conv3.cpp:72]   --->   Operation 4592 'fmul' 'mul_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4593 [1/1] (7.30ns)   --->   "%gmem_addr_147_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_147" [src/conv3.cpp:72]   --->   Operation 4593 'read' 'gmem_addr_147_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4594 [1/8] (7.30ns)   --->   "%gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1" [src/conv3.cpp:72]   --->   Operation 4594 'readreq' 'gmem_load_148_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4595 [2/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4595 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4596 [3/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4596 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4597 [4/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4597 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4598 [5/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4598 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4599 [6/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4599 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4600 [7/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4600 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4601 [8/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4601 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 7.30>
ST_156 : Operation 4602 [2/4] (6.43ns)   --->   "%add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4" [src/conv3.cpp:72]   --->   Operation 4602 'fadd' 'add57_3_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4603 [1/3] (7.01ns)   --->   "%mul50_7_3_2 = fmul i32 %bitcast_ln72_143, i32 %input_fm_buffer_load_143" [src/conv3.cpp:72]   --->   Operation 4603 'fmul' 'mul50_7_3_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4604 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln72_144, i32 %input_fm_buffer_load_144" [src/conv3.cpp:72]   --->   Operation 4604 'fmul' 'mul_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4605 [1/1] (0.00ns)   --->   "%bitcast_ln72_145 = bitcast i32 %gmem_addr_147_read" [src/conv3.cpp:72]   --->   Operation 4605 'bitcast' 'bitcast_ln72_145' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_156 : [1/1] (1.31ns)   --->   Input mux for Operation 4606 '%mul50_1_3_3 = fmul i32 %bitcast_ln72_145, i32 %input_fm_buffer_load_145'
ST_156 : Operation 4606 [3/3] (5.69ns)   --->   "%mul50_1_3_3 = fmul i32 %bitcast_ln72_145, i32 %input_fm_buffer_load_145" [src/conv3.cpp:72]   --->   Operation 4606 'fmul' 'mul50_1_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4607 [1/1] (7.30ns)   --->   "%gmem_addr_148_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_148" [src/conv3.cpp:72]   --->   Operation 4607 'read' 'gmem_addr_148_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4608 [1/8] (7.30ns)   --->   "%gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1" [src/conv3.cpp:72]   --->   Operation 4608 'readreq' 'gmem_load_149_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4609 [2/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4609 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4610 [3/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4610 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4611 [4/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4611 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4612 [5/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4612 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4613 [6/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4613 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4614 [7/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4614 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4615 [8/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4615 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 7.30>
ST_157 : Operation 4616 [1/4] (6.43ns)   --->   "%add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4" [src/conv3.cpp:72]   --->   Operation 4616 'fadd' 'add57_3_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4617 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln72_144, i32 %input_fm_buffer_load_144" [src/conv3.cpp:72]   --->   Operation 4617 'fmul' 'mul_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4618 [2/3] (7.01ns)   --->   "%mul50_1_3_3 = fmul i32 %bitcast_ln72_145, i32 %input_fm_buffer_load_145" [src/conv3.cpp:72]   --->   Operation 4618 'fmul' 'mul50_1_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4619 [1/1] (0.00ns)   --->   "%bitcast_ln72_146 = bitcast i32 %gmem_addr_148_read" [src/conv3.cpp:72]   --->   Operation 4619 'bitcast' 'bitcast_ln72_146' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_157 : [1/1] (1.31ns)   --->   Input mux for Operation 4620 '%mul50_2_3_3 = fmul i32 %bitcast_ln72_146, i32 %input_fm_buffer_load_146'
ST_157 : Operation 4620 [3/3] (5.69ns)   --->   "%mul50_2_3_3 = fmul i32 %bitcast_ln72_146, i32 %input_fm_buffer_load_146" [src/conv3.cpp:72]   --->   Operation 4620 'fmul' 'mul50_2_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4621 [1/1] (7.30ns)   --->   "%gmem_addr_149_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_149" [src/conv3.cpp:72]   --->   Operation 4621 'read' 'gmem_addr_149_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4622 [1/8] (7.30ns)   --->   "%gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1" [src/conv3.cpp:72]   --->   Operation 4622 'readreq' 'gmem_load_150_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4623 [2/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4623 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4624 [3/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4624 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4625 [4/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4625 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4626 [5/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4626 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4627 [6/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4627 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4628 [7/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4628 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4629 [8/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4629 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 7.30>
ST_158 : [1/1] (1.31ns)   --->   Input mux for Operation 4630 '%add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4'
ST_158 : Operation 4630 [4/4] (5.11ns)   --->   "%add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4" [src/conv3.cpp:72]   --->   Operation 4630 'fadd' 'add57_4_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4631 [1/3] (7.01ns)   --->   "%mul50_1_3_3 = fmul i32 %bitcast_ln72_145, i32 %input_fm_buffer_load_145" [src/conv3.cpp:72]   --->   Operation 4631 'fmul' 'mul50_1_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4632 [2/3] (7.01ns)   --->   "%mul50_2_3_3 = fmul i32 %bitcast_ln72_146, i32 %input_fm_buffer_load_146" [src/conv3.cpp:72]   --->   Operation 4632 'fmul' 'mul50_2_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4633 [1/1] (0.00ns)   --->   "%bitcast_ln72_147 = bitcast i32 %gmem_addr_149_read" [src/conv3.cpp:72]   --->   Operation 4633 'bitcast' 'bitcast_ln72_147' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_158 : [1/1] (1.31ns)   --->   Input mux for Operation 4634 '%mul50_3_3_3 = fmul i32 %bitcast_ln72_147, i32 %input_fm_buffer_load_147'
ST_158 : Operation 4634 [3/3] (5.69ns)   --->   "%mul50_3_3_3 = fmul i32 %bitcast_ln72_147, i32 %input_fm_buffer_load_147" [src/conv3.cpp:72]   --->   Operation 4634 'fmul' 'mul50_3_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4635 [1/1] (7.30ns)   --->   "%gmem_addr_150_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_150" [src/conv3.cpp:72]   --->   Operation 4635 'read' 'gmem_addr_150_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4636 [1/8] (7.30ns)   --->   "%gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1" [src/conv3.cpp:72]   --->   Operation 4636 'readreq' 'gmem_load_151_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4637 [2/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4637 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4638 [3/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4638 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4639 [4/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4639 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4640 [5/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4640 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4641 [6/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4641 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4642 [7/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4642 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4643 [8/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4643 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 7.30>
ST_159 : Operation 4644 [3/4] (6.43ns)   --->   "%add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4" [src/conv3.cpp:72]   --->   Operation 4644 'fadd' 'add57_4_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4645 [1/3] (7.01ns)   --->   "%mul50_2_3_3 = fmul i32 %bitcast_ln72_146, i32 %input_fm_buffer_load_146" [src/conv3.cpp:72]   --->   Operation 4645 'fmul' 'mul50_2_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4646 [2/3] (7.01ns)   --->   "%mul50_3_3_3 = fmul i32 %bitcast_ln72_147, i32 %input_fm_buffer_load_147" [src/conv3.cpp:72]   --->   Operation 4646 'fmul' 'mul50_3_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4647 [1/1] (0.00ns)   --->   "%bitcast_ln72_148 = bitcast i32 %gmem_addr_150_read" [src/conv3.cpp:72]   --->   Operation 4647 'bitcast' 'bitcast_ln72_148' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_159 : [1/1] (1.31ns)   --->   Input mux for Operation 4648 '%mul50_4_3_3 = fmul i32 %bitcast_ln72_148, i32 %input_fm_buffer_load_148'
ST_159 : Operation 4648 [3/3] (5.69ns)   --->   "%mul50_4_3_3 = fmul i32 %bitcast_ln72_148, i32 %input_fm_buffer_load_148" [src/conv3.cpp:72]   --->   Operation 4648 'fmul' 'mul50_4_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4649 [1/1] (7.30ns)   --->   "%gmem_addr_151_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_151" [src/conv3.cpp:72]   --->   Operation 4649 'read' 'gmem_addr_151_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4650 [1/8] (7.30ns)   --->   "%gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1" [src/conv3.cpp:72]   --->   Operation 4650 'readreq' 'gmem_load_152_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4651 [2/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4651 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4652 [3/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4652 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4653 [4/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4653 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4654 [5/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4654 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4655 [6/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4655 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4656 [7/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4656 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4657 [8/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4657 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 7.30>
ST_160 : Operation 4658 [2/4] (6.43ns)   --->   "%add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4" [src/conv3.cpp:72]   --->   Operation 4658 'fadd' 'add57_4_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4659 [1/3] (7.01ns)   --->   "%mul50_3_3_3 = fmul i32 %bitcast_ln72_147, i32 %input_fm_buffer_load_147" [src/conv3.cpp:72]   --->   Operation 4659 'fmul' 'mul50_3_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4660 [2/3] (7.01ns)   --->   "%mul50_4_3_3 = fmul i32 %bitcast_ln72_148, i32 %input_fm_buffer_load_148" [src/conv3.cpp:72]   --->   Operation 4660 'fmul' 'mul50_4_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4661 [1/1] (0.00ns)   --->   "%bitcast_ln72_149 = bitcast i32 %gmem_addr_151_read" [src/conv3.cpp:72]   --->   Operation 4661 'bitcast' 'bitcast_ln72_149' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_160 : [1/1] (1.31ns)   --->   Input mux for Operation 4662 '%mul50_5_3_3 = fmul i32 %bitcast_ln72_149, i32 %input_fm_buffer_load_149'
ST_160 : Operation 4662 [3/3] (5.69ns)   --->   "%mul50_5_3_3 = fmul i32 %bitcast_ln72_149, i32 %input_fm_buffer_load_149" [src/conv3.cpp:72]   --->   Operation 4662 'fmul' 'mul50_5_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4663 [1/1] (7.30ns)   --->   "%gmem_addr_152_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_152" [src/conv3.cpp:72]   --->   Operation 4663 'read' 'gmem_addr_152_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4664 [1/8] (7.30ns)   --->   "%gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1" [src/conv3.cpp:72]   --->   Operation 4664 'readreq' 'gmem_load_153_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4665 [2/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4665 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4666 [3/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4666 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4667 [4/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4667 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4668 [5/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4668 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4669 [6/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4669 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4670 [7/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4670 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 4671 [8/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4671 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 7.30>
ST_161 : Operation 4672 [1/4] (6.43ns)   --->   "%add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4" [src/conv3.cpp:72]   --->   Operation 4672 'fadd' 'add57_4_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4673 [1/3] (7.01ns)   --->   "%mul50_4_3_3 = fmul i32 %bitcast_ln72_148, i32 %input_fm_buffer_load_148" [src/conv3.cpp:72]   --->   Operation 4673 'fmul' 'mul50_4_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4674 [2/3] (7.01ns)   --->   "%mul50_5_3_3 = fmul i32 %bitcast_ln72_149, i32 %input_fm_buffer_load_149" [src/conv3.cpp:72]   --->   Operation 4674 'fmul' 'mul50_5_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4675 [1/1] (0.00ns)   --->   "%bitcast_ln72_150 = bitcast i32 %gmem_addr_152_read" [src/conv3.cpp:72]   --->   Operation 4675 'bitcast' 'bitcast_ln72_150' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_161 : [1/1] (1.31ns)   --->   Input mux for Operation 4676 '%mul50_6_3_3 = fmul i32 %bitcast_ln72_150, i32 %input_fm_buffer_load_150'
ST_161 : Operation 4676 [3/3] (5.69ns)   --->   "%mul50_6_3_3 = fmul i32 %bitcast_ln72_150, i32 %input_fm_buffer_load_150" [src/conv3.cpp:72]   --->   Operation 4676 'fmul' 'mul50_6_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4677 [1/1] (7.30ns)   --->   "%gmem_addr_153_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_153" [src/conv3.cpp:72]   --->   Operation 4677 'read' 'gmem_addr_153_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4678 [1/8] (7.30ns)   --->   "%gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1" [src/conv3.cpp:72]   --->   Operation 4678 'readreq' 'gmem_load_154_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4679 [2/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4679 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4680 [3/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4680 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4681 [4/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4681 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4682 [5/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4682 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4683 [6/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4683 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4684 [7/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4684 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 4685 [8/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4685 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 7.30>
ST_162 : [1/1] (1.31ns)   --->   Input mux for Operation 4686 '%add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4'
ST_162 : Operation 4686 [4/4] (5.11ns)   --->   "%add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4" [src/conv3.cpp:72]   --->   Operation 4686 'fadd' 'add57_5_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4687 [1/3] (7.01ns)   --->   "%mul50_5_3_3 = fmul i32 %bitcast_ln72_149, i32 %input_fm_buffer_load_149" [src/conv3.cpp:72]   --->   Operation 4687 'fmul' 'mul50_5_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4688 [2/3] (7.01ns)   --->   "%mul50_6_3_3 = fmul i32 %bitcast_ln72_150, i32 %input_fm_buffer_load_150" [src/conv3.cpp:72]   --->   Operation 4688 'fmul' 'mul50_6_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4689 [1/1] (0.00ns)   --->   "%bitcast_ln72_151 = bitcast i32 %gmem_addr_153_read" [src/conv3.cpp:72]   --->   Operation 4689 'bitcast' 'bitcast_ln72_151' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_162 : [1/1] (1.31ns)   --->   Input mux for Operation 4690 '%mul50_7_3_3 = fmul i32 %bitcast_ln72_151, i32 %input_fm_buffer_load_151'
ST_162 : Operation 4690 [3/3] (5.69ns)   --->   "%mul50_7_3_3 = fmul i32 %bitcast_ln72_151, i32 %input_fm_buffer_load_151" [src/conv3.cpp:72]   --->   Operation 4690 'fmul' 'mul50_7_3_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4691 [1/1] (7.30ns)   --->   "%gmem_addr_154_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_154" [src/conv3.cpp:72]   --->   Operation 4691 'read' 'gmem_addr_154_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4692 [1/8] (7.30ns)   --->   "%gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1" [src/conv3.cpp:72]   --->   Operation 4692 'readreq' 'gmem_load_155_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4693 [2/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4693 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4694 [3/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4694 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4695 [4/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4695 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4696 [5/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4696 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4697 [6/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4697 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4698 [7/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4698 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 4699 [1/1] (0.00ns)   --->   "%sext_ln63_32 = sext i62 %trunc_ln63_31" [src/conv3.cpp:63]   --->   Operation 4699 'sext' 'sext_ln63_32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_162 : Operation 4700 [1/1] (0.00ns)   --->   "%gmem_addr_162 = getelementptr i32 %gmem, i64 %sext_ln63_32" [src/conv3.cpp:72]   --->   Operation 4700 'getelementptr' 'gmem_addr_162' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_162 : Operation 4701 [8/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4701 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 7.30>
ST_163 : Operation 4702 [3/4] (6.43ns)   --->   "%add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4" [src/conv3.cpp:72]   --->   Operation 4702 'fadd' 'add57_5_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4703 [1/3] (7.01ns)   --->   "%mul50_6_3_3 = fmul i32 %bitcast_ln72_150, i32 %input_fm_buffer_load_150" [src/conv3.cpp:72]   --->   Operation 4703 'fmul' 'mul50_6_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4704 [2/3] (7.01ns)   --->   "%mul50_7_3_3 = fmul i32 %bitcast_ln72_151, i32 %input_fm_buffer_load_151" [src/conv3.cpp:72]   --->   Operation 4704 'fmul' 'mul50_7_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4705 [1/1] (0.00ns)   --->   "%bitcast_ln72_152 = bitcast i32 %gmem_addr_154_read" [src/conv3.cpp:72]   --->   Operation 4705 'bitcast' 'bitcast_ln72_152' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_163 : [1/1] (1.31ns)   --->   Input mux for Operation 4706 '%mul_3_4 = fmul i32 %bitcast_ln72_152, i32 %input_fm_buffer_load_152'
ST_163 : Operation 4706 [3/3] (5.69ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln72_152, i32 %input_fm_buffer_load_152" [src/conv3.cpp:72]   --->   Operation 4706 'fmul' 'mul_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4707 [1/1] (7.30ns)   --->   "%gmem_addr_155_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_155" [src/conv3.cpp:72]   --->   Operation 4707 'read' 'gmem_addr_155_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4708 [1/8] (7.30ns)   --->   "%gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1" [src/conv3.cpp:72]   --->   Operation 4708 'readreq' 'gmem_load_156_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4709 [2/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4709 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4710 [3/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4710 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4711 [4/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4711 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4712 [5/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4712 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4713 [6/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4713 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln63_33 = sext i62 %trunc_ln63_32" [src/conv3.cpp:63]   --->   Operation 4714 'sext' 'sext_ln63_33' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_163 : Operation 4715 [7/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4715 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 4716 [1/1] (0.00ns)   --->   "%gmem_addr_163 = getelementptr i32 %gmem, i64 %sext_ln63_33" [src/conv3.cpp:72]   --->   Operation 4716 'getelementptr' 'gmem_addr_163' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_163 : Operation 4717 [8/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4717 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 7.30>
ST_164 : Operation 4718 [2/4] (6.43ns)   --->   "%add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4" [src/conv3.cpp:72]   --->   Operation 4718 'fadd' 'add57_5_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4719 [1/3] (7.01ns)   --->   "%mul50_7_3_3 = fmul i32 %bitcast_ln72_151, i32 %input_fm_buffer_load_151" [src/conv3.cpp:72]   --->   Operation 4719 'fmul' 'mul50_7_3_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4720 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln72_152, i32 %input_fm_buffer_load_152" [src/conv3.cpp:72]   --->   Operation 4720 'fmul' 'mul_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4721 [1/1] (0.00ns)   --->   "%bitcast_ln72_153 = bitcast i32 %gmem_addr_155_read" [src/conv3.cpp:72]   --->   Operation 4721 'bitcast' 'bitcast_ln72_153' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_164 : [1/1] (1.31ns)   --->   Input mux for Operation 4722 '%mul50_1_3_4 = fmul i32 %bitcast_ln72_153, i32 %input_fm_buffer_load_153'
ST_164 : Operation 4722 [3/3] (5.69ns)   --->   "%mul50_1_3_4 = fmul i32 %bitcast_ln72_153, i32 %input_fm_buffer_load_153" [src/conv3.cpp:72]   --->   Operation 4722 'fmul' 'mul50_1_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4723 [1/1] (7.30ns)   --->   "%gmem_addr_156_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_156" [src/conv3.cpp:72]   --->   Operation 4723 'read' 'gmem_addr_156_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4724 [1/8] (7.30ns)   --->   "%gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1" [src/conv3.cpp:72]   --->   Operation 4724 'readreq' 'gmem_load_157_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4725 [2/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4725 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4726 [3/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4726 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4727 [4/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4727 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4728 [5/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4728 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4729 [1/1] (0.00ns)   --->   "%sext_ln63_34 = sext i62 %trunc_ln63_33" [src/conv3.cpp:63]   --->   Operation 4729 'sext' 'sext_ln63_34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_164 : Operation 4730 [6/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4730 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4731 [7/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4731 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 4732 [1/1] (0.00ns)   --->   "%gmem_addr_164 = getelementptr i32 %gmem, i64 %sext_ln63_34" [src/conv3.cpp:72]   --->   Operation 4732 'getelementptr' 'gmem_addr_164' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_164 : Operation 4733 [8/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4733 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 7.30>
ST_165 : Operation 4734 [1/4] (6.43ns)   --->   "%add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4" [src/conv3.cpp:72]   --->   Operation 4734 'fadd' 'add57_5_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4735 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln72_152, i32 %input_fm_buffer_load_152" [src/conv3.cpp:72]   --->   Operation 4735 'fmul' 'mul_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4736 [2/3] (7.01ns)   --->   "%mul50_1_3_4 = fmul i32 %bitcast_ln72_153, i32 %input_fm_buffer_load_153" [src/conv3.cpp:72]   --->   Operation 4736 'fmul' 'mul50_1_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4737 [1/1] (0.00ns)   --->   "%bitcast_ln72_154 = bitcast i32 %gmem_addr_156_read" [src/conv3.cpp:72]   --->   Operation 4737 'bitcast' 'bitcast_ln72_154' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_165 : [1/1] (1.31ns)   --->   Input mux for Operation 4738 '%mul50_2_3_4 = fmul i32 %bitcast_ln72_154, i32 %input_fm_buffer_load_154'
ST_165 : Operation 4738 [3/3] (5.69ns)   --->   "%mul50_2_3_4 = fmul i32 %bitcast_ln72_154, i32 %input_fm_buffer_load_154" [src/conv3.cpp:72]   --->   Operation 4738 'fmul' 'mul50_2_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4739 [1/1] (7.30ns)   --->   "%gmem_addr_157_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_157" [src/conv3.cpp:72]   --->   Operation 4739 'read' 'gmem_addr_157_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4740 [1/8] (7.30ns)   --->   "%gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1" [src/conv3.cpp:72]   --->   Operation 4740 'readreq' 'gmem_load_158_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4741 [2/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4741 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4742 [3/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4742 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4743 [4/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4743 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln63_35 = sext i62 %trunc_ln63_34" [src/conv3.cpp:63]   --->   Operation 4744 'sext' 'sext_ln63_35' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_165 : Operation 4745 [5/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4745 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4746 [6/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4746 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4747 [7/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4747 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 4748 [1/1] (0.00ns)   --->   "%gmem_addr_165 = getelementptr i32 %gmem, i64 %sext_ln63_35" [src/conv3.cpp:72]   --->   Operation 4748 'getelementptr' 'gmem_addr_165' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_165 : Operation 4749 [8/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4749 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 7.30>
ST_166 : [1/1] (1.31ns)   --->   Input mux for Operation 4750 '%add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4'
ST_166 : Operation 4750 [4/4] (5.11ns)   --->   "%add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4" [src/conv3.cpp:72]   --->   Operation 4750 'fadd' 'add57_6_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4751 [1/3] (7.01ns)   --->   "%mul50_1_3_4 = fmul i32 %bitcast_ln72_153, i32 %input_fm_buffer_load_153" [src/conv3.cpp:72]   --->   Operation 4751 'fmul' 'mul50_1_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4752 [2/3] (7.01ns)   --->   "%mul50_2_3_4 = fmul i32 %bitcast_ln72_154, i32 %input_fm_buffer_load_154" [src/conv3.cpp:72]   --->   Operation 4752 'fmul' 'mul50_2_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4753 [1/1] (0.00ns)   --->   "%bitcast_ln72_155 = bitcast i32 %gmem_addr_157_read" [src/conv3.cpp:72]   --->   Operation 4753 'bitcast' 'bitcast_ln72_155' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_166 : [1/1] (1.31ns)   --->   Input mux for Operation 4754 '%mul50_3_3_4 = fmul i32 %bitcast_ln72_155, i32 %input_fm_buffer_load_155'
ST_166 : Operation 4754 [3/3] (5.69ns)   --->   "%mul50_3_3_4 = fmul i32 %bitcast_ln72_155, i32 %input_fm_buffer_load_155" [src/conv3.cpp:72]   --->   Operation 4754 'fmul' 'mul50_3_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4755 [1/1] (7.30ns)   --->   "%gmem_addr_158_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_158" [src/conv3.cpp:72]   --->   Operation 4755 'read' 'gmem_addr_158_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4756 [1/8] (7.30ns)   --->   "%gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1" [src/conv3.cpp:72]   --->   Operation 4756 'readreq' 'gmem_load_159_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4757 [2/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4757 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4758 [3/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4758 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln63_36 = sext i62 %trunc_ln63_35" [src/conv3.cpp:63]   --->   Operation 4759 'sext' 'sext_ln63_36' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_166 : Operation 4760 [4/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4760 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4761 [5/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4761 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4762 [6/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4762 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4763 [7/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4763 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 4764 [1/1] (0.00ns)   --->   "%gmem_addr_166 = getelementptr i32 %gmem, i64 %sext_ln63_36" [src/conv3.cpp:72]   --->   Operation 4764 'getelementptr' 'gmem_addr_166' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_166 : Operation 4765 [8/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4765 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 7.30>
ST_167 : Operation 4766 [3/4] (6.43ns)   --->   "%add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4" [src/conv3.cpp:72]   --->   Operation 4766 'fadd' 'add57_6_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4767 [1/3] (7.01ns)   --->   "%mul50_2_3_4 = fmul i32 %bitcast_ln72_154, i32 %input_fm_buffer_load_154" [src/conv3.cpp:72]   --->   Operation 4767 'fmul' 'mul50_2_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4768 [2/3] (7.01ns)   --->   "%mul50_3_3_4 = fmul i32 %bitcast_ln72_155, i32 %input_fm_buffer_load_155" [src/conv3.cpp:72]   --->   Operation 4768 'fmul' 'mul50_3_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4769 [1/1] (0.00ns)   --->   "%bitcast_ln72_156 = bitcast i32 %gmem_addr_158_read" [src/conv3.cpp:72]   --->   Operation 4769 'bitcast' 'bitcast_ln72_156' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_167 : [1/1] (1.31ns)   --->   Input mux for Operation 4770 '%mul50_4_3_4 = fmul i32 %bitcast_ln72_156, i32 %input_fm_buffer_load_156'
ST_167 : Operation 4770 [3/3] (5.69ns)   --->   "%mul50_4_3_4 = fmul i32 %bitcast_ln72_156, i32 %input_fm_buffer_load_156" [src/conv3.cpp:72]   --->   Operation 4770 'fmul' 'mul50_4_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4771 [1/1] (7.30ns)   --->   "%gmem_addr_159_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_159" [src/conv3.cpp:72]   --->   Operation 4771 'read' 'gmem_addr_159_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4772 [1/8] (7.30ns)   --->   "%gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1" [src/conv3.cpp:72]   --->   Operation 4772 'readreq' 'gmem_load_160_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4773 [2/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4773 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4774 [1/1] (0.00ns)   --->   "%sext_ln63_37 = sext i62 %trunc_ln63_36" [src/conv3.cpp:63]   --->   Operation 4774 'sext' 'sext_ln63_37' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_167 : Operation 4775 [3/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4775 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4776 [4/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4776 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4777 [5/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4777 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4778 [6/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4778 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4779 [7/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4779 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 4780 [1/1] (0.00ns)   --->   "%gmem_addr_167 = getelementptr i32 %gmem, i64 %sext_ln63_37" [src/conv3.cpp:72]   --->   Operation 4780 'getelementptr' 'gmem_addr_167' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_167 : Operation 4781 [8/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4781 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 7.30>
ST_168 : Operation 4782 [2/4] (6.43ns)   --->   "%add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4" [src/conv3.cpp:72]   --->   Operation 4782 'fadd' 'add57_6_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4783 [1/3] (7.01ns)   --->   "%mul50_3_3_4 = fmul i32 %bitcast_ln72_155, i32 %input_fm_buffer_load_155" [src/conv3.cpp:72]   --->   Operation 4783 'fmul' 'mul50_3_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4784 [2/3] (7.01ns)   --->   "%mul50_4_3_4 = fmul i32 %bitcast_ln72_156, i32 %input_fm_buffer_load_156" [src/conv3.cpp:72]   --->   Operation 4784 'fmul' 'mul50_4_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4785 [1/1] (0.00ns)   --->   "%bitcast_ln72_157 = bitcast i32 %gmem_addr_159_read" [src/conv3.cpp:72]   --->   Operation 4785 'bitcast' 'bitcast_ln72_157' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_168 : [1/1] (1.31ns)   --->   Input mux for Operation 4786 '%mul50_5_3_4 = fmul i32 %bitcast_ln72_157, i32 %input_fm_buffer_load_157'
ST_168 : Operation 4786 [3/3] (5.69ns)   --->   "%mul50_5_3_4 = fmul i32 %bitcast_ln72_157, i32 %input_fm_buffer_load_157" [src/conv3.cpp:72]   --->   Operation 4786 'fmul' 'mul50_5_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4787 [1/1] (7.30ns)   --->   "%gmem_addr_160_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_160" [src/conv3.cpp:72]   --->   Operation 4787 'read' 'gmem_addr_160_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4788 [1/8] (7.30ns)   --->   "%gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1" [src/conv3.cpp:72]   --->   Operation 4788 'readreq' 'gmem_load_161_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4789 [1/1] (0.00ns)   --->   "%sext_ln63_38 = sext i62 %trunc_ln63_37" [src/conv3.cpp:63]   --->   Operation 4789 'sext' 'sext_ln63_38' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_168 : Operation 4790 [2/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4790 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4791 [3/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4791 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4792 [4/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4792 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4793 [5/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4793 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4794 [6/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4794 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4795 [7/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4795 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 4796 [1/1] (0.00ns)   --->   "%gmem_addr_168 = getelementptr i32 %gmem, i64 %sext_ln63_38" [src/conv3.cpp:72]   --->   Operation 4796 'getelementptr' 'gmem_addr_168' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_168 : Operation 4797 [8/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4797 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 7.30>
ST_169 : Operation 4798 [1/4] (6.43ns)   --->   "%add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4" [src/conv3.cpp:72]   --->   Operation 4798 'fadd' 'add57_6_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4799 [1/3] (7.01ns)   --->   "%mul50_4_3_4 = fmul i32 %bitcast_ln72_156, i32 %input_fm_buffer_load_156" [src/conv3.cpp:72]   --->   Operation 4799 'fmul' 'mul50_4_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4800 [2/3] (7.01ns)   --->   "%mul50_5_3_4 = fmul i32 %bitcast_ln72_157, i32 %input_fm_buffer_load_157" [src/conv3.cpp:72]   --->   Operation 4800 'fmul' 'mul50_5_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4801 [1/1] (0.00ns)   --->   "%bitcast_ln72_158 = bitcast i32 %gmem_addr_160_read" [src/conv3.cpp:72]   --->   Operation 4801 'bitcast' 'bitcast_ln72_158' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_169 : [1/1] (1.31ns)   --->   Input mux for Operation 4802 '%mul50_6_3_4 = fmul i32 %bitcast_ln72_158, i32 %input_fm_buffer_load_158'
ST_169 : Operation 4802 [3/3] (5.69ns)   --->   "%mul50_6_3_4 = fmul i32 %bitcast_ln72_158, i32 %input_fm_buffer_load_158" [src/conv3.cpp:72]   --->   Operation 4802 'fmul' 'mul50_6_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4803 [1/1] (7.30ns)   --->   "%gmem_addr_161_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_161" [src/conv3.cpp:72]   --->   Operation 4803 'read' 'gmem_addr_161_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln63_68 = sext i62 %trunc_ln63_31" [src/conv3.cpp:63]   --->   Operation 4804 'sext' 'sext_ln63_68' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_169 : Operation 4805 [1/1] (0.00ns)   --->   "%sext_ln63_39 = sext i62 %trunc_ln63_38" [src/conv3.cpp:63]   --->   Operation 4805 'sext' 'sext_ln63_39' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_169 : Operation 4806 [1/8] (7.30ns)   --->   "%gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1" [src/conv3.cpp:72]   --->   Operation 4806 'readreq' 'gmem_load_162_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4807 [2/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4807 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4808 [3/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4808 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4809 [4/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4809 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4810 [5/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4810 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4811 [6/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4811 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4812 [7/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4812 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4813 [1/1] (0.00ns)   --->   "%gmem_addr_169 = getelementptr i32 %gmem, i64 %sext_ln63_39" [src/conv3.cpp:72]   --->   Operation 4813 'getelementptr' 'gmem_addr_169' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_169 : Operation 4814 [8/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4814 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 4815 [1/1] (1.08ns)   --->   "%add_ln72_128 = add i63 %sext_ln63_68, i63 1" [src/conv3.cpp:72]   --->   Operation 4815 'add' 'add_ln72_128' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln72_133 = sext i63 %add_ln72_128" [src/conv3.cpp:72]   --->   Operation 4816 'sext' 'sext_ln72_133' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_169 : Operation 4817 [1/1] (0.00ns)   --->   "%gmem_addr_170 = getelementptr i32 %gmem, i64 %sext_ln72_133" [src/conv3.cpp:72]   --->   Operation 4817 'getelementptr' 'gmem_addr_170' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 170 <SV = 169> <Delay = 7.30>
ST_170 : [1/1] (1.31ns)   --->   Input mux for Operation 4818 '%add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4'
ST_170 : Operation 4818 [4/4] (5.11ns)   --->   "%add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4" [src/conv3.cpp:72]   --->   Operation 4818 'fadd' 'add57_7_0_4' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4819 [1/3] (7.01ns)   --->   "%mul50_5_3_4 = fmul i32 %bitcast_ln72_157, i32 %input_fm_buffer_load_157" [src/conv3.cpp:72]   --->   Operation 4819 'fmul' 'mul50_5_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4820 [2/3] (7.01ns)   --->   "%mul50_6_3_4 = fmul i32 %bitcast_ln72_158, i32 %input_fm_buffer_load_158" [src/conv3.cpp:72]   --->   Operation 4820 'fmul' 'mul50_6_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4821 [1/1] (0.00ns)   --->   "%bitcast_ln72_159 = bitcast i32 %gmem_addr_161_read" [src/conv3.cpp:72]   --->   Operation 4821 'bitcast' 'bitcast_ln72_159' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_170 : [1/1] (1.31ns)   --->   Input mux for Operation 4822 '%mul50_7_3_4 = fmul i32 %bitcast_ln72_159, i32 %input_fm_buffer_load_159'
ST_170 : Operation 4822 [3/3] (5.69ns)   --->   "%mul50_7_3_4 = fmul i32 %bitcast_ln72_159, i32 %input_fm_buffer_load_159" [src/conv3.cpp:72]   --->   Operation 4822 'fmul' 'mul50_7_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4823 [1/1] (0.00ns)   --->   "%sext_ln63_69 = sext i62 %trunc_ln63_32" [src/conv3.cpp:63]   --->   Operation 4823 'sext' 'sext_ln63_69' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_170 : Operation 4824 [1/1] (7.30ns)   --->   "%gmem_addr_162_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_162" [src/conv3.cpp:72]   --->   Operation 4824 'read' 'gmem_addr_162_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4825 [1/8] (7.30ns)   --->   "%gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1" [src/conv3.cpp:72]   --->   Operation 4825 'readreq' 'gmem_load_163_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4826 [2/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4826 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4827 [3/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4827 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4828 [4/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4828 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4829 [5/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4829 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4830 [6/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4830 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4831 [7/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4831 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4832 [8/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4832 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 4833 [1/1] (1.08ns)   --->   "%add_ln72_129 = add i63 %sext_ln63_69, i63 1" [src/conv3.cpp:72]   --->   Operation 4833 'add' 'add_ln72_129' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln72_134 = sext i63 %add_ln72_129" [src/conv3.cpp:72]   --->   Operation 4834 'sext' 'sext_ln72_134' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_170 : Operation 4835 [1/1] (0.00ns)   --->   "%gmem_addr_171 = getelementptr i32 %gmem, i64 %sext_ln72_134" [src/conv3.cpp:72]   --->   Operation 4835 'getelementptr' 'gmem_addr_171' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 171 <SV = 170> <Delay = 7.30>
ST_171 : Operation 4836 [3/4] (6.43ns)   --->   "%add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4" [src/conv3.cpp:72]   --->   Operation 4836 'fadd' 'add57_7_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4837 [1/3] (7.01ns)   --->   "%mul50_6_3_4 = fmul i32 %bitcast_ln72_158, i32 %input_fm_buffer_load_158" [src/conv3.cpp:72]   --->   Operation 4837 'fmul' 'mul50_6_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4838 [2/3] (7.01ns)   --->   "%mul50_7_3_4 = fmul i32 %bitcast_ln72_159, i32 %input_fm_buffer_load_159" [src/conv3.cpp:72]   --->   Operation 4838 'fmul' 'mul50_7_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4839 [1/1] (0.00ns)   --->   "%sext_ln63_70 = sext i62 %trunc_ln63_33" [src/conv3.cpp:63]   --->   Operation 4839 'sext' 'sext_ln63_70' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_171 : Operation 4840 [1/1] (0.00ns)   --->   "%bitcast_ln72_160 = bitcast i32 %gmem_addr_162_read" [src/conv3.cpp:72]   --->   Operation 4840 'bitcast' 'bitcast_ln72_160' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_171 : [1/1] (1.31ns)   --->   Input mux for Operation 4841 '%mul_4 = fmul i32 %bitcast_ln72_160, i32 %input_fm_buffer_load_160'
ST_171 : Operation 4841 [3/3] (5.69ns)   --->   "%mul_4 = fmul i32 %bitcast_ln72_160, i32 %input_fm_buffer_load_160" [src/conv3.cpp:72]   --->   Operation 4841 'fmul' 'mul_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4842 [1/1] (7.30ns)   --->   "%gmem_addr_163_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_163" [src/conv3.cpp:72]   --->   Operation 4842 'read' 'gmem_addr_163_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4843 [1/8] (7.30ns)   --->   "%gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1" [src/conv3.cpp:72]   --->   Operation 4843 'readreq' 'gmem_load_164_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4844 [2/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4844 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4845 [3/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4845 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4846 [4/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4846 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4847 [5/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4847 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4848 [6/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4848 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4849 [7/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4849 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4850 [8/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4850 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 4851 [1/1] (1.08ns)   --->   "%add_ln72_130 = add i63 %sext_ln63_70, i63 1" [src/conv3.cpp:72]   --->   Operation 4851 'add' 'add_ln72_130' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln72_135 = sext i63 %add_ln72_130" [src/conv3.cpp:72]   --->   Operation 4852 'sext' 'sext_ln72_135' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_171 : Operation 4853 [1/1] (0.00ns)   --->   "%gmem_addr_172 = getelementptr i32 %gmem, i64 %sext_ln72_135" [src/conv3.cpp:72]   --->   Operation 4853 'getelementptr' 'gmem_addr_172' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 172 <SV = 171> <Delay = 7.30>
ST_172 : Operation 4854 [2/4] (6.43ns)   --->   "%add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4" [src/conv3.cpp:72]   --->   Operation 4854 'fadd' 'add57_7_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4855 [1/3] (7.01ns)   --->   "%mul50_7_3_4 = fmul i32 %bitcast_ln72_159, i32 %input_fm_buffer_load_159" [src/conv3.cpp:72]   --->   Operation 4855 'fmul' 'mul50_7_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln63_71 = sext i62 %trunc_ln63_34" [src/conv3.cpp:63]   --->   Operation 4856 'sext' 'sext_ln63_71' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_172 : Operation 4857 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln72_160, i32 %input_fm_buffer_load_160" [src/conv3.cpp:72]   --->   Operation 4857 'fmul' 'mul_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4858 [1/1] (0.00ns)   --->   "%bitcast_ln72_161 = bitcast i32 %gmem_addr_163_read" [src/conv3.cpp:72]   --->   Operation 4858 'bitcast' 'bitcast_ln72_161' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_172 : [1/1] (1.31ns)   --->   Input mux for Operation 4859 '%mul50_1_4 = fmul i32 %bitcast_ln72_161, i32 %input_fm_buffer_load_161'
ST_172 : Operation 4859 [3/3] (5.69ns)   --->   "%mul50_1_4 = fmul i32 %bitcast_ln72_161, i32 %input_fm_buffer_load_161" [src/conv3.cpp:72]   --->   Operation 4859 'fmul' 'mul50_1_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4860 [1/1] (7.30ns)   --->   "%gmem_addr_164_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_164" [src/conv3.cpp:72]   --->   Operation 4860 'read' 'gmem_addr_164_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4861 [1/8] (7.30ns)   --->   "%gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1" [src/conv3.cpp:72]   --->   Operation 4861 'readreq' 'gmem_load_165_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4862 [2/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4862 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4863 [3/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4863 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4864 [4/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4864 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4865 [5/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4865 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4866 [6/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4866 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4867 [7/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4867 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4868 [8/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4868 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 4869 [1/1] (1.08ns)   --->   "%add_ln72_131 = add i63 %sext_ln63_71, i63 1" [src/conv3.cpp:72]   --->   Operation 4869 'add' 'add_ln72_131' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 4870 [1/1] (0.00ns)   --->   "%sext_ln72_136 = sext i63 %add_ln72_131" [src/conv3.cpp:72]   --->   Operation 4870 'sext' 'sext_ln72_136' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_172 : Operation 4871 [1/1] (0.00ns)   --->   "%gmem_addr_173 = getelementptr i32 %gmem, i64 %sext_ln72_136" [src/conv3.cpp:72]   --->   Operation 4871 'getelementptr' 'gmem_addr_173' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 173 <SV = 172> <Delay = 7.30>
ST_173 : Operation 4872 [1/4] (6.43ns)   --->   "%add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4" [src/conv3.cpp:72]   --->   Operation 4872 'fadd' 'add57_7_0_4' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4873 [1/1] (0.00ns)   --->   "%sext_ln63_72 = sext i62 %trunc_ln63_35" [src/conv3.cpp:63]   --->   Operation 4873 'sext' 'sext_ln63_72' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_173 : Operation 4874 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln72_160, i32 %input_fm_buffer_load_160" [src/conv3.cpp:72]   --->   Operation 4874 'fmul' 'mul_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4875 [2/3] (7.01ns)   --->   "%mul50_1_4 = fmul i32 %bitcast_ln72_161, i32 %input_fm_buffer_load_161" [src/conv3.cpp:72]   --->   Operation 4875 'fmul' 'mul50_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4876 [1/1] (0.00ns)   --->   "%bitcast_ln72_162 = bitcast i32 %gmem_addr_164_read" [src/conv3.cpp:72]   --->   Operation 4876 'bitcast' 'bitcast_ln72_162' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_173 : [1/1] (1.31ns)   --->   Input mux for Operation 4877 '%mul50_2_4 = fmul i32 %bitcast_ln72_162, i32 %input_fm_buffer_load_162'
ST_173 : Operation 4877 [3/3] (5.69ns)   --->   "%mul50_2_4 = fmul i32 %bitcast_ln72_162, i32 %input_fm_buffer_load_162" [src/conv3.cpp:72]   --->   Operation 4877 'fmul' 'mul50_2_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4878 [1/1] (7.30ns)   --->   "%gmem_addr_165_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_165" [src/conv3.cpp:72]   --->   Operation 4878 'read' 'gmem_addr_165_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4879 [1/8] (7.30ns)   --->   "%gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1" [src/conv3.cpp:72]   --->   Operation 4879 'readreq' 'gmem_load_166_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4880 [2/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4880 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4881 [3/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4881 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4882 [4/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4882 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4883 [5/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4883 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4884 [6/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4884 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4885 [7/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4885 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4886 [8/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 4886 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 4887 [1/1] (1.08ns)   --->   "%add_ln72_132 = add i63 %sext_ln63_72, i63 1" [src/conv3.cpp:72]   --->   Operation 4887 'add' 'add_ln72_132' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln72_137 = sext i63 %add_ln72_132" [src/conv3.cpp:72]   --->   Operation 4888 'sext' 'sext_ln72_137' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_173 : Operation 4889 [1/1] (0.00ns)   --->   "%gmem_addr_174 = getelementptr i32 %gmem, i64 %sext_ln72_137" [src/conv3.cpp:72]   --->   Operation 4889 'getelementptr' 'gmem_addr_174' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 174 <SV = 173> <Delay = 7.30>
ST_174 : [1/1] (1.31ns)   --->   Input mux for Operation 4890 '%add_1 = fadd i32 %add57_7_0_4, i32 %mul_1'
ST_174 : Operation 4890 [4/4] (5.11ns)   --->   "%add_1 = fadd i32 %add57_7_0_4, i32 %mul_1" [src/conv3.cpp:72]   --->   Operation 4890 'fadd' 'add_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln63_73 = sext i62 %trunc_ln63_36" [src/conv3.cpp:63]   --->   Operation 4891 'sext' 'sext_ln63_73' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_174 : Operation 4892 [1/3] (7.01ns)   --->   "%mul50_1_4 = fmul i32 %bitcast_ln72_161, i32 %input_fm_buffer_load_161" [src/conv3.cpp:72]   --->   Operation 4892 'fmul' 'mul50_1_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4893 [2/3] (7.01ns)   --->   "%mul50_2_4 = fmul i32 %bitcast_ln72_162, i32 %input_fm_buffer_load_162" [src/conv3.cpp:72]   --->   Operation 4893 'fmul' 'mul50_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4894 [1/1] (0.00ns)   --->   "%bitcast_ln72_163 = bitcast i32 %gmem_addr_165_read" [src/conv3.cpp:72]   --->   Operation 4894 'bitcast' 'bitcast_ln72_163' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_174 : [1/1] (1.31ns)   --->   Input mux for Operation 4895 '%mul50_3_4 = fmul i32 %bitcast_ln72_163, i32 %input_fm_buffer_load_163'
ST_174 : Operation 4895 [3/3] (5.69ns)   --->   "%mul50_3_4 = fmul i32 %bitcast_ln72_163, i32 %input_fm_buffer_load_163" [src/conv3.cpp:72]   --->   Operation 4895 'fmul' 'mul50_3_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4896 [1/1] (7.30ns)   --->   "%gmem_addr_166_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_166" [src/conv3.cpp:72]   --->   Operation 4896 'read' 'gmem_addr_166_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4897 [1/8] (7.30ns)   --->   "%gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1" [src/conv3.cpp:72]   --->   Operation 4897 'readreq' 'gmem_load_167_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4898 [2/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4898 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4899 [3/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4899 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4900 [4/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4900 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4901 [5/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4901 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4902 [6/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4902 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4903 [7/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 4903 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4904 [8/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 4904 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 4905 [1/1] (1.08ns)   --->   "%add_ln72_133 = add i63 %sext_ln63_73, i63 1" [src/conv3.cpp:72]   --->   Operation 4905 'add' 'add_ln72_133' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4906 [1/1] (0.00ns)   --->   "%sext_ln72_138 = sext i63 %add_ln72_133" [src/conv3.cpp:72]   --->   Operation 4906 'sext' 'sext_ln72_138' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_174 : Operation 4907 [1/1] (0.00ns)   --->   "%gmem_addr_175 = getelementptr i32 %gmem, i64 %sext_ln72_138" [src/conv3.cpp:72]   --->   Operation 4907 'getelementptr' 'gmem_addr_175' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 175 <SV = 174> <Delay = 7.30>
ST_175 : Operation 4908 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add57_7_0_4, i32 %mul_1" [src/conv3.cpp:72]   --->   Operation 4908 'fadd' 'add_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4909 [1/1] (0.00ns)   --->   "%sext_ln63_74 = sext i62 %trunc_ln63_37" [src/conv3.cpp:63]   --->   Operation 4909 'sext' 'sext_ln63_74' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_175 : Operation 4910 [1/3] (7.01ns)   --->   "%mul50_2_4 = fmul i32 %bitcast_ln72_162, i32 %input_fm_buffer_load_162" [src/conv3.cpp:72]   --->   Operation 4910 'fmul' 'mul50_2_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4911 [2/3] (7.01ns)   --->   "%mul50_3_4 = fmul i32 %bitcast_ln72_163, i32 %input_fm_buffer_load_163" [src/conv3.cpp:72]   --->   Operation 4911 'fmul' 'mul50_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4912 [1/1] (0.00ns)   --->   "%bitcast_ln72_164 = bitcast i32 %gmem_addr_166_read" [src/conv3.cpp:72]   --->   Operation 4912 'bitcast' 'bitcast_ln72_164' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_175 : [1/1] (1.31ns)   --->   Input mux for Operation 4913 '%mul50_4_4 = fmul i32 %bitcast_ln72_164, i32 %input_fm_buffer_load_164'
ST_175 : Operation 4913 [3/3] (5.69ns)   --->   "%mul50_4_4 = fmul i32 %bitcast_ln72_164, i32 %input_fm_buffer_load_164" [src/conv3.cpp:72]   --->   Operation 4913 'fmul' 'mul50_4_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4914 [1/1] (7.30ns)   --->   "%gmem_addr_167_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_167" [src/conv3.cpp:72]   --->   Operation 4914 'read' 'gmem_addr_167_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4915 [1/8] (7.30ns)   --->   "%gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1" [src/conv3.cpp:72]   --->   Operation 4915 'readreq' 'gmem_load_168_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4916 [2/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4916 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4917 [3/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4917 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4918 [4/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4918 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4919 [5/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4919 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4920 [6/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 4920 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4921 [7/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 4921 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4922 [8/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 4922 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 4923 [1/1] (1.08ns)   --->   "%add_ln72_134 = add i63 %sext_ln63_74, i63 1" [src/conv3.cpp:72]   --->   Operation 4923 'add' 'add_ln72_134' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 4924 [1/1] (0.00ns)   --->   "%sext_ln72_139 = sext i63 %add_ln72_134" [src/conv3.cpp:72]   --->   Operation 4924 'sext' 'sext_ln72_139' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_175 : Operation 4925 [1/1] (0.00ns)   --->   "%gmem_addr_176 = getelementptr i32 %gmem, i64 %sext_ln72_139" [src/conv3.cpp:72]   --->   Operation 4925 'getelementptr' 'gmem_addr_176' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 176 <SV = 175> <Delay = 7.30>
ST_176 : Operation 4926 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add57_7_0_4, i32 %mul_1" [src/conv3.cpp:72]   --->   Operation 4926 'fadd' 'add_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln72_132 = sext i62 %trunc_ln63_38" [src/conv3.cpp:72]   --->   Operation 4927 'sext' 'sext_ln72_132' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_176 : Operation 4928 [1/3] (7.01ns)   --->   "%mul50_3_4 = fmul i32 %bitcast_ln72_163, i32 %input_fm_buffer_load_163" [src/conv3.cpp:72]   --->   Operation 4928 'fmul' 'mul50_3_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4929 [2/3] (7.01ns)   --->   "%mul50_4_4 = fmul i32 %bitcast_ln72_164, i32 %input_fm_buffer_load_164" [src/conv3.cpp:72]   --->   Operation 4929 'fmul' 'mul50_4_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4930 [1/1] (0.00ns)   --->   "%bitcast_ln72_165 = bitcast i32 %gmem_addr_167_read" [src/conv3.cpp:72]   --->   Operation 4930 'bitcast' 'bitcast_ln72_165' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_176 : [1/1] (1.31ns)   --->   Input mux for Operation 4931 '%mul50_5_4 = fmul i32 %bitcast_ln72_165, i32 %input_fm_buffer_load_165'
ST_176 : Operation 4931 [3/3] (5.69ns)   --->   "%mul50_5_4 = fmul i32 %bitcast_ln72_165, i32 %input_fm_buffer_load_165" [src/conv3.cpp:72]   --->   Operation 4931 'fmul' 'mul50_5_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4932 [1/1] (7.30ns)   --->   "%gmem_addr_168_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_168" [src/conv3.cpp:72]   --->   Operation 4932 'read' 'gmem_addr_168_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4933 [1/8] (7.30ns)   --->   "%gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1" [src/conv3.cpp:72]   --->   Operation 4933 'readreq' 'gmem_load_169_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4934 [2/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4934 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4935 [3/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4935 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4936 [4/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4936 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4937 [5/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 4937 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4938 [6/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 4938 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4939 [7/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 4939 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4940 [8/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 4940 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 4941 [1/1] (1.08ns)   --->   "%add_ln72_135 = add i63 %sext_ln72_132, i63 1" [src/conv3.cpp:72]   --->   Operation 4941 'add' 'add_ln72_135' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln72_140 = sext i63 %add_ln72_135" [src/conv3.cpp:72]   --->   Operation 4942 'sext' 'sext_ln72_140' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_176 : Operation 4943 [1/1] (0.00ns)   --->   "%gmem_addr_177 = getelementptr i32 %gmem, i64 %sext_ln72_140" [src/conv3.cpp:72]   --->   Operation 4943 'getelementptr' 'gmem_addr_177' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 177 <SV = 176> <Delay = 7.30>
ST_177 : Operation 4944 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add57_7_0_4, i32 %mul_1" [src/conv3.cpp:72]   --->   Operation 4944 'fadd' 'add_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4945 [1/3] (7.01ns)   --->   "%mul50_4_4 = fmul i32 %bitcast_ln72_164, i32 %input_fm_buffer_load_164" [src/conv3.cpp:72]   --->   Operation 4945 'fmul' 'mul50_4_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4946 [2/3] (7.01ns)   --->   "%mul50_5_4 = fmul i32 %bitcast_ln72_165, i32 %input_fm_buffer_load_165" [src/conv3.cpp:72]   --->   Operation 4946 'fmul' 'mul50_5_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4947 [1/1] (0.00ns)   --->   "%bitcast_ln72_166 = bitcast i32 %gmem_addr_168_read" [src/conv3.cpp:72]   --->   Operation 4947 'bitcast' 'bitcast_ln72_166' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_177 : [1/1] (1.31ns)   --->   Input mux for Operation 4948 '%mul50_6_4 = fmul i32 %bitcast_ln72_166, i32 %input_fm_buffer_load_166'
ST_177 : Operation 4948 [3/3] (5.69ns)   --->   "%mul50_6_4 = fmul i32 %bitcast_ln72_166, i32 %input_fm_buffer_load_166" [src/conv3.cpp:72]   --->   Operation 4948 'fmul' 'mul50_6_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4949 [1/1] (7.30ns)   --->   "%gmem_addr_169_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_169" [src/conv3.cpp:72]   --->   Operation 4949 'read' 'gmem_addr_169_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4950 [1/8] (7.30ns)   --->   "%gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1" [src/conv3.cpp:72]   --->   Operation 4950 'readreq' 'gmem_load_170_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4951 [2/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4951 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4952 [3/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4952 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4953 [4/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 4953 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4954 [5/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 4954 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4955 [6/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 4955 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4956 [7/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 4956 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4957 [8/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 4957 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 4958 [1/1] (1.08ns)   --->   "%add_ln72_136 = add i63 %sext_ln63_68, i63 2" [src/conv3.cpp:72]   --->   Operation 4958 'add' 'add_ln72_136' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4959 [1/1] (0.00ns)   --->   "%sext_ln72_141 = sext i63 %add_ln72_136" [src/conv3.cpp:72]   --->   Operation 4959 'sext' 'sext_ln72_141' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_177 : Operation 4960 [1/1] (0.00ns)   --->   "%gmem_addr_178 = getelementptr i32 %gmem, i64 %sext_ln72_141" [src/conv3.cpp:72]   --->   Operation 4960 'getelementptr' 'gmem_addr_178' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 178 <SV = 177> <Delay = 7.30>
ST_178 : [1/1] (1.31ns)   --->   Input mux for Operation 4961 '%add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1'
ST_178 : Operation 4961 [4/4] (5.11ns)   --->   "%add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1" [src/conv3.cpp:72]   --->   Operation 4961 'fadd' 'add57_1_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4962 [1/3] (7.01ns)   --->   "%mul50_5_4 = fmul i32 %bitcast_ln72_165, i32 %input_fm_buffer_load_165" [src/conv3.cpp:72]   --->   Operation 4962 'fmul' 'mul50_5_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4963 [2/3] (7.01ns)   --->   "%mul50_6_4 = fmul i32 %bitcast_ln72_166, i32 %input_fm_buffer_load_166" [src/conv3.cpp:72]   --->   Operation 4963 'fmul' 'mul50_6_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4964 [1/1] (0.00ns)   --->   "%bitcast_ln72_167 = bitcast i32 %gmem_addr_169_read" [src/conv3.cpp:72]   --->   Operation 4964 'bitcast' 'bitcast_ln72_167' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_178 : [1/1] (1.31ns)   --->   Input mux for Operation 4965 '%mul50_7_4 = fmul i32 %bitcast_ln72_167, i32 %input_fm_buffer_load_167'
ST_178 : Operation 4965 [3/3] (5.69ns)   --->   "%mul50_7_4 = fmul i32 %bitcast_ln72_167, i32 %input_fm_buffer_load_167" [src/conv3.cpp:72]   --->   Operation 4965 'fmul' 'mul50_7_4' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4966 [1/1] (7.30ns)   --->   "%gmem_addr_170_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_170" [src/conv3.cpp:72]   --->   Operation 4966 'read' 'gmem_addr_170_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4967 [1/8] (7.30ns)   --->   "%gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1" [src/conv3.cpp:72]   --->   Operation 4967 'readreq' 'gmem_load_171_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4968 [2/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4968 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4969 [3/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 4969 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4970 [4/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 4970 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4971 [5/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 4971 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4972 [6/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 4972 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4973 [7/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 4973 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4974 [8/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 4974 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 4975 [1/1] (1.08ns)   --->   "%add_ln72_137 = add i63 %sext_ln63_69, i63 2" [src/conv3.cpp:72]   --->   Operation 4975 'add' 'add_ln72_137' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4976 [1/1] (0.00ns)   --->   "%sext_ln72_142 = sext i63 %add_ln72_137" [src/conv3.cpp:72]   --->   Operation 4976 'sext' 'sext_ln72_142' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_178 : Operation 4977 [1/1] (0.00ns)   --->   "%gmem_addr_179 = getelementptr i32 %gmem, i64 %sext_ln72_142" [src/conv3.cpp:72]   --->   Operation 4977 'getelementptr' 'gmem_addr_179' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 179 <SV = 178> <Delay = 7.30>
ST_179 : Operation 4978 [3/4] (6.43ns)   --->   "%add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1" [src/conv3.cpp:72]   --->   Operation 4978 'fadd' 'add57_1_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4979 [1/3] (7.01ns)   --->   "%mul50_6_4 = fmul i32 %bitcast_ln72_166, i32 %input_fm_buffer_load_166" [src/conv3.cpp:72]   --->   Operation 4979 'fmul' 'mul50_6_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4980 [2/3] (7.01ns)   --->   "%mul50_7_4 = fmul i32 %bitcast_ln72_167, i32 %input_fm_buffer_load_167" [src/conv3.cpp:72]   --->   Operation 4980 'fmul' 'mul50_7_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4981 [1/1] (0.00ns)   --->   "%bitcast_ln72_168 = bitcast i32 %gmem_addr_170_read" [src/conv3.cpp:72]   --->   Operation 4981 'bitcast' 'bitcast_ln72_168' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_179 : [1/1] (1.31ns)   --->   Input mux for Operation 4982 '%mul_4_1 = fmul i32 %bitcast_ln72_168, i32 %input_fm_buffer_load_168'
ST_179 : Operation 4982 [3/3] (5.69ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln72_168, i32 %input_fm_buffer_load_168" [src/conv3.cpp:72]   --->   Operation 4982 'fmul' 'mul_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4983 [1/1] (7.30ns)   --->   "%gmem_addr_171_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_171" [src/conv3.cpp:72]   --->   Operation 4983 'read' 'gmem_addr_171_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4984 [1/8] (7.30ns)   --->   "%gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1" [src/conv3.cpp:72]   --->   Operation 4984 'readreq' 'gmem_load_172_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4985 [2/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 4985 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4986 [3/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 4986 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4987 [4/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 4987 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4988 [5/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 4988 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4989 [6/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 4989 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4990 [7/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 4990 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4991 [8/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 4991 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 4992 [1/1] (1.08ns)   --->   "%add_ln72_138 = add i63 %sext_ln63_70, i63 2" [src/conv3.cpp:72]   --->   Operation 4992 'add' 'add_ln72_138' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4993 [1/1] (0.00ns)   --->   "%sext_ln72_143 = sext i63 %add_ln72_138" [src/conv3.cpp:72]   --->   Operation 4993 'sext' 'sext_ln72_143' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_179 : Operation 4994 [1/1] (0.00ns)   --->   "%gmem_addr_180 = getelementptr i32 %gmem, i64 %sext_ln72_143" [src/conv3.cpp:72]   --->   Operation 4994 'getelementptr' 'gmem_addr_180' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 180 <SV = 179> <Delay = 7.30>
ST_180 : Operation 4995 [2/4] (6.43ns)   --->   "%add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1" [src/conv3.cpp:72]   --->   Operation 4995 'fadd' 'add57_1_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 4996 [1/3] (7.01ns)   --->   "%mul50_7_4 = fmul i32 %bitcast_ln72_167, i32 %input_fm_buffer_load_167" [src/conv3.cpp:72]   --->   Operation 4996 'fmul' 'mul50_7_4' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 4997 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln72_168, i32 %input_fm_buffer_load_168" [src/conv3.cpp:72]   --->   Operation 4997 'fmul' 'mul_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 4998 [1/1] (0.00ns)   --->   "%bitcast_ln72_169 = bitcast i32 %gmem_addr_171_read" [src/conv3.cpp:72]   --->   Operation 4998 'bitcast' 'bitcast_ln72_169' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_180 : [1/1] (1.31ns)   --->   Input mux for Operation 4999 '%mul50_1_4_1 = fmul i32 %bitcast_ln72_169, i32 %input_fm_buffer_load_169'
ST_180 : Operation 4999 [3/3] (5.69ns)   --->   "%mul50_1_4_1 = fmul i32 %bitcast_ln72_169, i32 %input_fm_buffer_load_169" [src/conv3.cpp:72]   --->   Operation 4999 'fmul' 'mul50_1_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 5000 [1/1] (7.30ns)   --->   "%gmem_addr_172_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_172" [src/conv3.cpp:72]   --->   Operation 5000 'read' 'gmem_addr_172_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5001 [1/8] (7.30ns)   --->   "%gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1" [src/conv3.cpp:72]   --->   Operation 5001 'readreq' 'gmem_load_173_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5002 [2/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 5002 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5003 [3/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 5003 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5004 [4/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 5004 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5005 [5/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 5005 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5006 [6/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 5006 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5007 [7/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 5007 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5008 [8/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5008 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 5009 [1/1] (1.08ns)   --->   "%add_ln72_139 = add i63 %sext_ln63_71, i63 2" [src/conv3.cpp:72]   --->   Operation 5009 'add' 'add_ln72_139' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 5010 [1/1] (0.00ns)   --->   "%sext_ln72_144 = sext i63 %add_ln72_139" [src/conv3.cpp:72]   --->   Operation 5010 'sext' 'sext_ln72_144' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_180 : Operation 5011 [1/1] (0.00ns)   --->   "%gmem_addr_181 = getelementptr i32 %gmem, i64 %sext_ln72_144" [src/conv3.cpp:72]   --->   Operation 5011 'getelementptr' 'gmem_addr_181' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 181 <SV = 180> <Delay = 7.30>
ST_181 : Operation 5012 [1/4] (6.43ns)   --->   "%add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1" [src/conv3.cpp:72]   --->   Operation 5012 'fadd' 'add57_1_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5013 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln72_168, i32 %input_fm_buffer_load_168" [src/conv3.cpp:72]   --->   Operation 5013 'fmul' 'mul_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5014 [2/3] (7.01ns)   --->   "%mul50_1_4_1 = fmul i32 %bitcast_ln72_169, i32 %input_fm_buffer_load_169" [src/conv3.cpp:72]   --->   Operation 5014 'fmul' 'mul50_1_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5015 [1/1] (0.00ns)   --->   "%bitcast_ln72_170 = bitcast i32 %gmem_addr_172_read" [src/conv3.cpp:72]   --->   Operation 5015 'bitcast' 'bitcast_ln72_170' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_181 : [1/1] (1.31ns)   --->   Input mux for Operation 5016 '%mul50_2_4_1 = fmul i32 %bitcast_ln72_170, i32 %input_fm_buffer_load_170'
ST_181 : Operation 5016 [3/3] (5.69ns)   --->   "%mul50_2_4_1 = fmul i32 %bitcast_ln72_170, i32 %input_fm_buffer_load_170" [src/conv3.cpp:72]   --->   Operation 5016 'fmul' 'mul50_2_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5017 [1/1] (7.30ns)   --->   "%gmem_addr_173_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_173" [src/conv3.cpp:72]   --->   Operation 5017 'read' 'gmem_addr_173_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5018 [1/8] (7.30ns)   --->   "%gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1" [src/conv3.cpp:72]   --->   Operation 5018 'readreq' 'gmem_load_174_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5019 [2/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 5019 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5020 [3/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 5020 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5021 [4/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 5021 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5022 [5/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 5022 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5023 [6/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 5023 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5024 [7/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5024 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5025 [8/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5025 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 5026 [1/1] (1.08ns)   --->   "%add_ln72_140 = add i63 %sext_ln63_72, i63 2" [src/conv3.cpp:72]   --->   Operation 5026 'add' 'add_ln72_140' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5027 [1/1] (0.00ns)   --->   "%sext_ln72_145 = sext i63 %add_ln72_140" [src/conv3.cpp:72]   --->   Operation 5027 'sext' 'sext_ln72_145' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_181 : Operation 5028 [1/1] (0.00ns)   --->   "%gmem_addr_182 = getelementptr i32 %gmem, i64 %sext_ln72_145" [src/conv3.cpp:72]   --->   Operation 5028 'getelementptr' 'gmem_addr_182' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 182 <SV = 181> <Delay = 7.30>
ST_182 : [1/1] (1.31ns)   --->   Input mux for Operation 5029 '%add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1'
ST_182 : Operation 5029 [4/4] (5.11ns)   --->   "%add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1" [src/conv3.cpp:72]   --->   Operation 5029 'fadd' 'add57_2_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5030 [1/3] (7.01ns)   --->   "%mul50_1_4_1 = fmul i32 %bitcast_ln72_169, i32 %input_fm_buffer_load_169" [src/conv3.cpp:72]   --->   Operation 5030 'fmul' 'mul50_1_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5031 [2/3] (7.01ns)   --->   "%mul50_2_4_1 = fmul i32 %bitcast_ln72_170, i32 %input_fm_buffer_load_170" [src/conv3.cpp:72]   --->   Operation 5031 'fmul' 'mul50_2_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5032 [1/1] (0.00ns)   --->   "%bitcast_ln72_171 = bitcast i32 %gmem_addr_173_read" [src/conv3.cpp:72]   --->   Operation 5032 'bitcast' 'bitcast_ln72_171' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_182 : [1/1] (1.31ns)   --->   Input mux for Operation 5033 '%mul50_3_4_1 = fmul i32 %bitcast_ln72_171, i32 %input_fm_buffer_load_171'
ST_182 : Operation 5033 [3/3] (5.69ns)   --->   "%mul50_3_4_1 = fmul i32 %bitcast_ln72_171, i32 %input_fm_buffer_load_171" [src/conv3.cpp:72]   --->   Operation 5033 'fmul' 'mul50_3_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5034 [1/1] (7.30ns)   --->   "%gmem_addr_174_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_174" [src/conv3.cpp:72]   --->   Operation 5034 'read' 'gmem_addr_174_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5035 [1/8] (7.30ns)   --->   "%gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1" [src/conv3.cpp:72]   --->   Operation 5035 'readreq' 'gmem_load_175_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5036 [2/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 5036 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5037 [3/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 5037 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5038 [4/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 5038 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5039 [5/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 5039 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5040 [6/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5040 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5041 [7/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5041 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5042 [8/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5042 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 5043 [1/1] (1.08ns)   --->   "%add_ln72_141 = add i63 %sext_ln63_73, i63 2" [src/conv3.cpp:72]   --->   Operation 5043 'add' 'add_ln72_141' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5044 [1/1] (0.00ns)   --->   "%sext_ln72_146 = sext i63 %add_ln72_141" [src/conv3.cpp:72]   --->   Operation 5044 'sext' 'sext_ln72_146' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_182 : Operation 5045 [1/1] (0.00ns)   --->   "%gmem_addr_183 = getelementptr i32 %gmem, i64 %sext_ln72_146" [src/conv3.cpp:72]   --->   Operation 5045 'getelementptr' 'gmem_addr_183' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 183 <SV = 182> <Delay = 7.30>
ST_183 : Operation 5046 [3/4] (6.43ns)   --->   "%add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1" [src/conv3.cpp:72]   --->   Operation 5046 'fadd' 'add57_2_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5047 [1/3] (7.01ns)   --->   "%mul50_2_4_1 = fmul i32 %bitcast_ln72_170, i32 %input_fm_buffer_load_170" [src/conv3.cpp:72]   --->   Operation 5047 'fmul' 'mul50_2_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5048 [2/3] (7.01ns)   --->   "%mul50_3_4_1 = fmul i32 %bitcast_ln72_171, i32 %input_fm_buffer_load_171" [src/conv3.cpp:72]   --->   Operation 5048 'fmul' 'mul50_3_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5049 [1/1] (0.00ns)   --->   "%bitcast_ln72_172 = bitcast i32 %gmem_addr_174_read" [src/conv3.cpp:72]   --->   Operation 5049 'bitcast' 'bitcast_ln72_172' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_183 : [1/1] (1.31ns)   --->   Input mux for Operation 5050 '%mul50_4_4_1 = fmul i32 %bitcast_ln72_172, i32 %input_fm_buffer_load_172'
ST_183 : Operation 5050 [3/3] (5.69ns)   --->   "%mul50_4_4_1 = fmul i32 %bitcast_ln72_172, i32 %input_fm_buffer_load_172" [src/conv3.cpp:72]   --->   Operation 5050 'fmul' 'mul50_4_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5051 [1/1] (7.30ns)   --->   "%gmem_addr_175_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_175" [src/conv3.cpp:72]   --->   Operation 5051 'read' 'gmem_addr_175_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5052 [1/8] (7.30ns)   --->   "%gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1" [src/conv3.cpp:72]   --->   Operation 5052 'readreq' 'gmem_load_176_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5053 [2/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 5053 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5054 [3/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 5054 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5055 [4/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 5055 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5056 [5/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5056 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5057 [6/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5057 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5058 [7/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5058 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5059 [8/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5059 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 5060 [1/1] (1.08ns)   --->   "%add_ln72_142 = add i63 %sext_ln63_74, i63 2" [src/conv3.cpp:72]   --->   Operation 5060 'add' 'add_ln72_142' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5061 [1/1] (0.00ns)   --->   "%sext_ln72_147 = sext i63 %add_ln72_142" [src/conv3.cpp:72]   --->   Operation 5061 'sext' 'sext_ln72_147' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_183 : Operation 5062 [1/1] (0.00ns)   --->   "%gmem_addr_184 = getelementptr i32 %gmem, i64 %sext_ln72_147" [src/conv3.cpp:72]   --->   Operation 5062 'getelementptr' 'gmem_addr_184' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 184 <SV = 183> <Delay = 7.30>
ST_184 : Operation 5063 [2/4] (6.43ns)   --->   "%add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1" [src/conv3.cpp:72]   --->   Operation 5063 'fadd' 'add57_2_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5064 [1/3] (7.01ns)   --->   "%mul50_3_4_1 = fmul i32 %bitcast_ln72_171, i32 %input_fm_buffer_load_171" [src/conv3.cpp:72]   --->   Operation 5064 'fmul' 'mul50_3_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5065 [2/3] (7.01ns)   --->   "%mul50_4_4_1 = fmul i32 %bitcast_ln72_172, i32 %input_fm_buffer_load_172" [src/conv3.cpp:72]   --->   Operation 5065 'fmul' 'mul50_4_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5066 [1/1] (0.00ns)   --->   "%bitcast_ln72_173 = bitcast i32 %gmem_addr_175_read" [src/conv3.cpp:72]   --->   Operation 5066 'bitcast' 'bitcast_ln72_173' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_184 : [1/1] (1.31ns)   --->   Input mux for Operation 5067 '%mul50_5_4_1 = fmul i32 %bitcast_ln72_173, i32 %input_fm_buffer_load_173'
ST_184 : Operation 5067 [3/3] (5.69ns)   --->   "%mul50_5_4_1 = fmul i32 %bitcast_ln72_173, i32 %input_fm_buffer_load_173" [src/conv3.cpp:72]   --->   Operation 5067 'fmul' 'mul50_5_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5068 [1/1] (7.30ns)   --->   "%gmem_addr_176_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_176" [src/conv3.cpp:72]   --->   Operation 5068 'read' 'gmem_addr_176_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5069 [1/8] (7.30ns)   --->   "%gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1" [src/conv3.cpp:72]   --->   Operation 5069 'readreq' 'gmem_load_177_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5070 [2/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 5070 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5071 [3/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 5071 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5072 [4/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5072 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5073 [5/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5073 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5074 [6/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5074 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5075 [7/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5075 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5076 [8/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5076 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 5077 [1/1] (1.08ns)   --->   "%add_ln72_143 = add i63 %sext_ln72_132, i63 2" [src/conv3.cpp:72]   --->   Operation 5077 'add' 'add_ln72_143' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln72_148 = sext i63 %add_ln72_143" [src/conv3.cpp:72]   --->   Operation 5078 'sext' 'sext_ln72_148' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_184 : Operation 5079 [1/1] (0.00ns)   --->   "%gmem_addr_185 = getelementptr i32 %gmem, i64 %sext_ln72_148" [src/conv3.cpp:72]   --->   Operation 5079 'getelementptr' 'gmem_addr_185' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 185 <SV = 184> <Delay = 7.30>
ST_185 : Operation 5080 [1/4] (6.43ns)   --->   "%add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1" [src/conv3.cpp:72]   --->   Operation 5080 'fadd' 'add57_2_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5081 [1/3] (7.01ns)   --->   "%mul50_4_4_1 = fmul i32 %bitcast_ln72_172, i32 %input_fm_buffer_load_172" [src/conv3.cpp:72]   --->   Operation 5081 'fmul' 'mul50_4_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5082 [2/3] (7.01ns)   --->   "%mul50_5_4_1 = fmul i32 %bitcast_ln72_173, i32 %input_fm_buffer_load_173" [src/conv3.cpp:72]   --->   Operation 5082 'fmul' 'mul50_5_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5083 [1/1] (0.00ns)   --->   "%bitcast_ln72_174 = bitcast i32 %gmem_addr_176_read" [src/conv3.cpp:72]   --->   Operation 5083 'bitcast' 'bitcast_ln72_174' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_185 : [1/1] (1.31ns)   --->   Input mux for Operation 5084 '%mul50_6_4_1 = fmul i32 %bitcast_ln72_174, i32 %input_fm_buffer_load_174'
ST_185 : Operation 5084 [3/3] (5.69ns)   --->   "%mul50_6_4_1 = fmul i32 %bitcast_ln72_174, i32 %input_fm_buffer_load_174" [src/conv3.cpp:72]   --->   Operation 5084 'fmul' 'mul50_6_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5085 [1/1] (7.30ns)   --->   "%gmem_addr_177_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_177" [src/conv3.cpp:72]   --->   Operation 5085 'read' 'gmem_addr_177_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5086 [1/8] (7.30ns)   --->   "%gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1" [src/conv3.cpp:72]   --->   Operation 5086 'readreq' 'gmem_load_178_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5087 [2/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 5087 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5088 [3/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5088 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5089 [4/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5089 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5090 [5/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5090 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5091 [6/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5091 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5092 [7/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5092 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5093 [8/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5093 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 5094 [1/1] (1.08ns)   --->   "%add_ln72_144 = add i63 %sext_ln63_68, i63 3" [src/conv3.cpp:72]   --->   Operation 5094 'add' 'add_ln72_144' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5095 [1/1] (0.00ns)   --->   "%sext_ln72_149 = sext i63 %add_ln72_144" [src/conv3.cpp:72]   --->   Operation 5095 'sext' 'sext_ln72_149' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_185 : Operation 5096 [1/1] (0.00ns)   --->   "%gmem_addr_186 = getelementptr i32 %gmem, i64 %sext_ln72_149" [src/conv3.cpp:72]   --->   Operation 5096 'getelementptr' 'gmem_addr_186' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_185 : Operation 5097 [1/1] (1.08ns)   --->   "%add_ln72_152 = add i63 %sext_ln63_68, i63 4" [src/conv3.cpp:72]   --->   Operation 5097 'add' 'add_ln72_152' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln72_157 = sext i63 %add_ln72_152" [src/conv3.cpp:72]   --->   Operation 5098 'sext' 'sext_ln72_157' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_185 : Operation 5099 [1/1] (0.00ns)   --->   "%gmem_addr_194 = getelementptr i32 %gmem, i64 %sext_ln72_157" [src/conv3.cpp:72]   --->   Operation 5099 'getelementptr' 'gmem_addr_194' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 186 <SV = 185> <Delay = 7.30>
ST_186 : [1/1] (1.31ns)   --->   Input mux for Operation 5100 '%add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1'
ST_186 : Operation 5100 [4/4] (5.11ns)   --->   "%add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1" [src/conv3.cpp:72]   --->   Operation 5100 'fadd' 'add57_3_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5101 [1/3] (7.01ns)   --->   "%mul50_5_4_1 = fmul i32 %bitcast_ln72_173, i32 %input_fm_buffer_load_173" [src/conv3.cpp:72]   --->   Operation 5101 'fmul' 'mul50_5_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5102 [2/3] (7.01ns)   --->   "%mul50_6_4_1 = fmul i32 %bitcast_ln72_174, i32 %input_fm_buffer_load_174" [src/conv3.cpp:72]   --->   Operation 5102 'fmul' 'mul50_6_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5103 [1/1] (0.00ns)   --->   "%bitcast_ln72_175 = bitcast i32 %gmem_addr_177_read" [src/conv3.cpp:72]   --->   Operation 5103 'bitcast' 'bitcast_ln72_175' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_186 : [1/1] (1.31ns)   --->   Input mux for Operation 5104 '%mul50_7_4_1 = fmul i32 %bitcast_ln72_175, i32 %input_fm_buffer_load_175'
ST_186 : Operation 5104 [3/3] (5.69ns)   --->   "%mul50_7_4_1 = fmul i32 %bitcast_ln72_175, i32 %input_fm_buffer_load_175" [src/conv3.cpp:72]   --->   Operation 5104 'fmul' 'mul50_7_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5105 [1/1] (7.30ns)   --->   "%gmem_addr_178_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_178" [src/conv3.cpp:72]   --->   Operation 5105 'read' 'gmem_addr_178_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5106 [1/8] (7.30ns)   --->   "%gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1" [src/conv3.cpp:72]   --->   Operation 5106 'readreq' 'gmem_load_179_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5107 [2/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5107 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5108 [3/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5108 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5109 [4/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5109 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5110 [5/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5110 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5111 [6/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5111 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5112 [7/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5112 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5113 [8/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5113 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 5114 [1/1] (1.08ns)   --->   "%add_ln72_145 = add i63 %sext_ln63_69, i63 3" [src/conv3.cpp:72]   --->   Operation 5114 'add' 'add_ln72_145' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5115 [1/1] (0.00ns)   --->   "%sext_ln72_150 = sext i63 %add_ln72_145" [src/conv3.cpp:72]   --->   Operation 5115 'sext' 'sext_ln72_150' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_186 : Operation 5116 [1/1] (0.00ns)   --->   "%gmem_addr_187 = getelementptr i32 %gmem, i64 %sext_ln72_150" [src/conv3.cpp:72]   --->   Operation 5116 'getelementptr' 'gmem_addr_187' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_186 : Operation 5117 [1/1] (1.08ns)   --->   "%add_ln72_153 = add i63 %sext_ln63_69, i63 4" [src/conv3.cpp:72]   --->   Operation 5117 'add' 'add_ln72_153' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5118 [1/1] (0.00ns)   --->   "%sext_ln72_158 = sext i63 %add_ln72_153" [src/conv3.cpp:72]   --->   Operation 5118 'sext' 'sext_ln72_158' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_186 : Operation 5119 [1/1] (0.00ns)   --->   "%gmem_addr_195 = getelementptr i32 %gmem, i64 %sext_ln72_158" [src/conv3.cpp:72]   --->   Operation 5119 'getelementptr' 'gmem_addr_195' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 187 <SV = 186> <Delay = 7.30>
ST_187 : Operation 5120 [3/4] (6.43ns)   --->   "%add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1" [src/conv3.cpp:72]   --->   Operation 5120 'fadd' 'add57_3_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5121 [1/3] (7.01ns)   --->   "%mul50_6_4_1 = fmul i32 %bitcast_ln72_174, i32 %input_fm_buffer_load_174" [src/conv3.cpp:72]   --->   Operation 5121 'fmul' 'mul50_6_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5122 [2/3] (7.01ns)   --->   "%mul50_7_4_1 = fmul i32 %bitcast_ln72_175, i32 %input_fm_buffer_load_175" [src/conv3.cpp:72]   --->   Operation 5122 'fmul' 'mul50_7_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5123 [1/1] (0.00ns)   --->   "%bitcast_ln72_176 = bitcast i32 %gmem_addr_178_read" [src/conv3.cpp:72]   --->   Operation 5123 'bitcast' 'bitcast_ln72_176' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_187 : [1/1] (1.31ns)   --->   Input mux for Operation 5124 '%mul_4_2 = fmul i32 %bitcast_ln72_176, i32 %input_fm_buffer_load_176'
ST_187 : Operation 5124 [3/3] (5.69ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln72_176, i32 %input_fm_buffer_load_176" [src/conv3.cpp:72]   --->   Operation 5124 'fmul' 'mul_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5125 [1/1] (7.30ns)   --->   "%gmem_addr_179_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_179" [src/conv3.cpp:72]   --->   Operation 5125 'read' 'gmem_addr_179_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5126 [1/8] (7.30ns)   --->   "%gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1" [src/conv3.cpp:72]   --->   Operation 5126 'readreq' 'gmem_load_180_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5127 [2/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5127 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5128 [3/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5128 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5129 [4/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5129 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5130 [5/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5130 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5131 [6/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5131 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5132 [7/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5132 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5133 [8/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5133 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 5134 [1/1] (1.08ns)   --->   "%add_ln72_146 = add i63 %sext_ln63_70, i63 3" [src/conv3.cpp:72]   --->   Operation 5134 'add' 'add_ln72_146' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5135 [1/1] (0.00ns)   --->   "%sext_ln72_151 = sext i63 %add_ln72_146" [src/conv3.cpp:72]   --->   Operation 5135 'sext' 'sext_ln72_151' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_187 : Operation 5136 [1/1] (0.00ns)   --->   "%gmem_addr_188 = getelementptr i32 %gmem, i64 %sext_ln72_151" [src/conv3.cpp:72]   --->   Operation 5136 'getelementptr' 'gmem_addr_188' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_187 : Operation 5137 [1/1] (1.08ns)   --->   "%add_ln72_154 = add i63 %sext_ln63_70, i63 4" [src/conv3.cpp:72]   --->   Operation 5137 'add' 'add_ln72_154' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5138 [1/1] (0.00ns)   --->   "%sext_ln72_159 = sext i63 %add_ln72_154" [src/conv3.cpp:72]   --->   Operation 5138 'sext' 'sext_ln72_159' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_187 : Operation 5139 [1/1] (0.00ns)   --->   "%gmem_addr_196 = getelementptr i32 %gmem, i64 %sext_ln72_159" [src/conv3.cpp:72]   --->   Operation 5139 'getelementptr' 'gmem_addr_196' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 188 <SV = 187> <Delay = 7.30>
ST_188 : Operation 5140 [2/4] (6.43ns)   --->   "%add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1" [src/conv3.cpp:72]   --->   Operation 5140 'fadd' 'add57_3_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5141 [1/3] (7.01ns)   --->   "%mul50_7_4_1 = fmul i32 %bitcast_ln72_175, i32 %input_fm_buffer_load_175" [src/conv3.cpp:72]   --->   Operation 5141 'fmul' 'mul50_7_4_1' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5142 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln72_176, i32 %input_fm_buffer_load_176" [src/conv3.cpp:72]   --->   Operation 5142 'fmul' 'mul_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5143 [1/1] (0.00ns)   --->   "%bitcast_ln72_177 = bitcast i32 %gmem_addr_179_read" [src/conv3.cpp:72]   --->   Operation 5143 'bitcast' 'bitcast_ln72_177' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_188 : [1/1] (1.31ns)   --->   Input mux for Operation 5144 '%mul50_1_4_2 = fmul i32 %bitcast_ln72_177, i32 %input_fm_buffer_load_177'
ST_188 : Operation 5144 [3/3] (5.69ns)   --->   "%mul50_1_4_2 = fmul i32 %bitcast_ln72_177, i32 %input_fm_buffer_load_177" [src/conv3.cpp:72]   --->   Operation 5144 'fmul' 'mul50_1_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5145 [1/1] (7.30ns)   --->   "%gmem_addr_180_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_180" [src/conv3.cpp:72]   --->   Operation 5145 'read' 'gmem_addr_180_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5146 [1/8] (7.30ns)   --->   "%gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1" [src/conv3.cpp:72]   --->   Operation 5146 'readreq' 'gmem_load_181_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5147 [2/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5147 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5148 [3/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5148 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5149 [4/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5149 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5150 [5/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5150 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5151 [6/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5151 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5152 [7/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5152 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5153 [8/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5153 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 5154 [1/1] (1.08ns)   --->   "%add_ln72_147 = add i63 %sext_ln63_71, i63 3" [src/conv3.cpp:72]   --->   Operation 5154 'add' 'add_ln72_147' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5155 [1/1] (0.00ns)   --->   "%sext_ln72_152 = sext i63 %add_ln72_147" [src/conv3.cpp:72]   --->   Operation 5155 'sext' 'sext_ln72_152' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_188 : Operation 5156 [1/1] (0.00ns)   --->   "%gmem_addr_189 = getelementptr i32 %gmem, i64 %sext_ln72_152" [src/conv3.cpp:72]   --->   Operation 5156 'getelementptr' 'gmem_addr_189' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_188 : Operation 5157 [1/1] (1.08ns)   --->   "%add_ln72_155 = add i63 %sext_ln63_71, i63 4" [src/conv3.cpp:72]   --->   Operation 5157 'add' 'add_ln72_155' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln72_160 = sext i63 %add_ln72_155" [src/conv3.cpp:72]   --->   Operation 5158 'sext' 'sext_ln72_160' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_188 : Operation 5159 [1/1] (0.00ns)   --->   "%gmem_addr_197 = getelementptr i32 %gmem, i64 %sext_ln72_160" [src/conv3.cpp:72]   --->   Operation 5159 'getelementptr' 'gmem_addr_197' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 189 <SV = 188> <Delay = 7.30>
ST_189 : Operation 5160 [1/4] (6.43ns)   --->   "%add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1" [src/conv3.cpp:72]   --->   Operation 5160 'fadd' 'add57_3_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 5161 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln72_176, i32 %input_fm_buffer_load_176" [src/conv3.cpp:72]   --->   Operation 5161 'fmul' 'mul_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 5162 [2/3] (7.01ns)   --->   "%mul50_1_4_2 = fmul i32 %bitcast_ln72_177, i32 %input_fm_buffer_load_177" [src/conv3.cpp:72]   --->   Operation 5162 'fmul' 'mul50_1_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 5163 [1/1] (0.00ns)   --->   "%bitcast_ln72_178 = bitcast i32 %gmem_addr_180_read" [src/conv3.cpp:72]   --->   Operation 5163 'bitcast' 'bitcast_ln72_178' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_189 : [1/1] (1.31ns)   --->   Input mux for Operation 5164 '%mul50_2_4_2 = fmul i32 %bitcast_ln72_178, i32 %input_fm_buffer_load_178'
ST_189 : Operation 5164 [3/3] (5.69ns)   --->   "%mul50_2_4_2 = fmul i32 %bitcast_ln72_178, i32 %input_fm_buffer_load_178" [src/conv3.cpp:72]   --->   Operation 5164 'fmul' 'mul50_2_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 5165 [1/1] (7.30ns)   --->   "%gmem_addr_181_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_181" [src/conv3.cpp:72]   --->   Operation 5165 'read' 'gmem_addr_181_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5166 [1/8] (7.30ns)   --->   "%gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1" [src/conv3.cpp:72]   --->   Operation 5166 'readreq' 'gmem_load_182_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5167 [2/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5167 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5168 [3/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5168 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5169 [4/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5169 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5170 [5/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5170 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5171 [6/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5171 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5172 [7/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5172 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5173 [8/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5173 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 5174 [1/1] (1.08ns)   --->   "%add_ln72_148 = add i63 %sext_ln63_72, i63 3" [src/conv3.cpp:72]   --->   Operation 5174 'add' 'add_ln72_148' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 5175 [1/1] (0.00ns)   --->   "%sext_ln72_153 = sext i63 %add_ln72_148" [src/conv3.cpp:72]   --->   Operation 5175 'sext' 'sext_ln72_153' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_189 : Operation 5176 [1/1] (0.00ns)   --->   "%gmem_addr_190 = getelementptr i32 %gmem, i64 %sext_ln72_153" [src/conv3.cpp:72]   --->   Operation 5176 'getelementptr' 'gmem_addr_190' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_189 : Operation 5177 [1/1] (1.08ns)   --->   "%add_ln72_156 = add i63 %sext_ln63_72, i63 4" [src/conv3.cpp:72]   --->   Operation 5177 'add' 'add_ln72_156' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 5178 [1/1] (0.00ns)   --->   "%sext_ln72_161 = sext i63 %add_ln72_156" [src/conv3.cpp:72]   --->   Operation 5178 'sext' 'sext_ln72_161' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_189 : Operation 5179 [1/1] (0.00ns)   --->   "%gmem_addr_198 = getelementptr i32 %gmem, i64 %sext_ln72_161" [src/conv3.cpp:72]   --->   Operation 5179 'getelementptr' 'gmem_addr_198' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 190 <SV = 189> <Delay = 7.30>
ST_190 : [1/1] (1.31ns)   --->   Input mux for Operation 5180 '%add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1'
ST_190 : Operation 5180 [4/4] (5.11ns)   --->   "%add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1" [src/conv3.cpp:72]   --->   Operation 5180 'fadd' 'add57_4_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5181 [1/3] (7.01ns)   --->   "%mul50_1_4_2 = fmul i32 %bitcast_ln72_177, i32 %input_fm_buffer_load_177" [src/conv3.cpp:72]   --->   Operation 5181 'fmul' 'mul50_1_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5182 [2/3] (7.01ns)   --->   "%mul50_2_4_2 = fmul i32 %bitcast_ln72_178, i32 %input_fm_buffer_load_178" [src/conv3.cpp:72]   --->   Operation 5182 'fmul' 'mul50_2_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5183 [1/1] (0.00ns)   --->   "%bitcast_ln72_179 = bitcast i32 %gmem_addr_181_read" [src/conv3.cpp:72]   --->   Operation 5183 'bitcast' 'bitcast_ln72_179' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_190 : [1/1] (1.31ns)   --->   Input mux for Operation 5184 '%mul50_3_4_2 = fmul i32 %bitcast_ln72_179, i32 %input_fm_buffer_load_179'
ST_190 : Operation 5184 [3/3] (5.69ns)   --->   "%mul50_3_4_2 = fmul i32 %bitcast_ln72_179, i32 %input_fm_buffer_load_179" [src/conv3.cpp:72]   --->   Operation 5184 'fmul' 'mul50_3_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5185 [1/1] (7.30ns)   --->   "%gmem_addr_182_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_182" [src/conv3.cpp:72]   --->   Operation 5185 'read' 'gmem_addr_182_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5186 [1/8] (7.30ns)   --->   "%gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1" [src/conv3.cpp:72]   --->   Operation 5186 'readreq' 'gmem_load_183_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5187 [2/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5187 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5188 [3/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5188 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5189 [4/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5189 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5190 [5/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5190 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5191 [6/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5191 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5192 [7/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5192 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5193 [8/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5193 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 5194 [1/1] (1.08ns)   --->   "%add_ln72_149 = add i63 %sext_ln63_73, i63 3" [src/conv3.cpp:72]   --->   Operation 5194 'add' 'add_ln72_149' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5195 [1/1] (0.00ns)   --->   "%sext_ln72_154 = sext i63 %add_ln72_149" [src/conv3.cpp:72]   --->   Operation 5195 'sext' 'sext_ln72_154' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_190 : Operation 5196 [1/1] (0.00ns)   --->   "%gmem_addr_191 = getelementptr i32 %gmem, i64 %sext_ln72_154" [src/conv3.cpp:72]   --->   Operation 5196 'getelementptr' 'gmem_addr_191' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_190 : Operation 5197 [1/1] (1.08ns)   --->   "%add_ln72_157 = add i63 %sext_ln63_73, i63 4" [src/conv3.cpp:72]   --->   Operation 5197 'add' 'add_ln72_157' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 5198 [1/1] (0.00ns)   --->   "%sext_ln72_162 = sext i63 %add_ln72_157" [src/conv3.cpp:72]   --->   Operation 5198 'sext' 'sext_ln72_162' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_190 : Operation 5199 [1/1] (0.00ns)   --->   "%gmem_addr_199 = getelementptr i32 %gmem, i64 %sext_ln72_162" [src/conv3.cpp:72]   --->   Operation 5199 'getelementptr' 'gmem_addr_199' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 191 <SV = 190> <Delay = 7.30>
ST_191 : Operation 5200 [3/4] (6.43ns)   --->   "%add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1" [src/conv3.cpp:72]   --->   Operation 5200 'fadd' 'add57_4_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5201 [1/3] (7.01ns)   --->   "%mul50_2_4_2 = fmul i32 %bitcast_ln72_178, i32 %input_fm_buffer_load_178" [src/conv3.cpp:72]   --->   Operation 5201 'fmul' 'mul50_2_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5202 [2/3] (7.01ns)   --->   "%mul50_3_4_2 = fmul i32 %bitcast_ln72_179, i32 %input_fm_buffer_load_179" [src/conv3.cpp:72]   --->   Operation 5202 'fmul' 'mul50_3_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5203 [1/1] (0.00ns)   --->   "%bitcast_ln72_180 = bitcast i32 %gmem_addr_182_read" [src/conv3.cpp:72]   --->   Operation 5203 'bitcast' 'bitcast_ln72_180' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_191 : [1/1] (1.31ns)   --->   Input mux for Operation 5204 '%mul50_4_4_2 = fmul i32 %bitcast_ln72_180, i32 %input_fm_buffer_load_180'
ST_191 : Operation 5204 [3/3] (5.69ns)   --->   "%mul50_4_4_2 = fmul i32 %bitcast_ln72_180, i32 %input_fm_buffer_load_180" [src/conv3.cpp:72]   --->   Operation 5204 'fmul' 'mul50_4_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5205 [1/1] (7.30ns)   --->   "%gmem_addr_183_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_183" [src/conv3.cpp:72]   --->   Operation 5205 'read' 'gmem_addr_183_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5206 [1/8] (7.30ns)   --->   "%gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1" [src/conv3.cpp:72]   --->   Operation 5206 'readreq' 'gmem_load_184_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5207 [2/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5207 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5208 [3/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5208 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5209 [4/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5209 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5210 [5/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5210 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5211 [6/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5211 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5212 [7/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5212 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5213 [8/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5213 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 5214 [1/1] (1.08ns)   --->   "%add_ln72_150 = add i63 %sext_ln63_74, i63 3" [src/conv3.cpp:72]   --->   Operation 5214 'add' 'add_ln72_150' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5215 [1/1] (0.00ns)   --->   "%sext_ln72_155 = sext i63 %add_ln72_150" [src/conv3.cpp:72]   --->   Operation 5215 'sext' 'sext_ln72_155' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_191 : Operation 5216 [1/1] (0.00ns)   --->   "%gmem_addr_192 = getelementptr i32 %gmem, i64 %sext_ln72_155" [src/conv3.cpp:72]   --->   Operation 5216 'getelementptr' 'gmem_addr_192' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_191 : Operation 5217 [1/1] (1.08ns)   --->   "%add_ln72_158 = add i63 %sext_ln63_74, i63 4" [src/conv3.cpp:72]   --->   Operation 5217 'add' 'add_ln72_158' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 5218 [1/1] (0.00ns)   --->   "%sext_ln72_163 = sext i63 %add_ln72_158" [src/conv3.cpp:72]   --->   Operation 5218 'sext' 'sext_ln72_163' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_191 : Operation 5219 [1/1] (0.00ns)   --->   "%gmem_addr_200 = getelementptr i32 %gmem, i64 %sext_ln72_163" [src/conv3.cpp:72]   --->   Operation 5219 'getelementptr' 'gmem_addr_200' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 192 <SV = 191> <Delay = 7.30>
ST_192 : Operation 5220 [2/4] (6.43ns)   --->   "%add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1" [src/conv3.cpp:72]   --->   Operation 5220 'fadd' 'add57_4_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5221 [1/3] (7.01ns)   --->   "%mul50_3_4_2 = fmul i32 %bitcast_ln72_179, i32 %input_fm_buffer_load_179" [src/conv3.cpp:72]   --->   Operation 5221 'fmul' 'mul50_3_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5222 [2/3] (7.01ns)   --->   "%mul50_4_4_2 = fmul i32 %bitcast_ln72_180, i32 %input_fm_buffer_load_180" [src/conv3.cpp:72]   --->   Operation 5222 'fmul' 'mul50_4_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5223 [1/1] (0.00ns)   --->   "%bitcast_ln72_181 = bitcast i32 %gmem_addr_183_read" [src/conv3.cpp:72]   --->   Operation 5223 'bitcast' 'bitcast_ln72_181' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_192 : [1/1] (1.31ns)   --->   Input mux for Operation 5224 '%mul50_5_4_2 = fmul i32 %bitcast_ln72_181, i32 %input_fm_buffer_load_181'
ST_192 : Operation 5224 [3/3] (5.69ns)   --->   "%mul50_5_4_2 = fmul i32 %bitcast_ln72_181, i32 %input_fm_buffer_load_181" [src/conv3.cpp:72]   --->   Operation 5224 'fmul' 'mul50_5_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5225 [1/1] (7.30ns)   --->   "%gmem_addr_184_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_184" [src/conv3.cpp:72]   --->   Operation 5225 'read' 'gmem_addr_184_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5226 [1/8] (7.30ns)   --->   "%gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1" [src/conv3.cpp:72]   --->   Operation 5226 'readreq' 'gmem_load_185_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5227 [2/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5227 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5228 [3/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5228 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5229 [4/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5229 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5230 [5/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5230 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5231 [6/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5231 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5232 [7/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5232 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5233 [8/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5233 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 5234 [1/1] (1.08ns)   --->   "%add_ln72_151 = add i63 %sext_ln72_132, i63 3" [src/conv3.cpp:72]   --->   Operation 5234 'add' 'add_ln72_151' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5235 [1/1] (0.00ns)   --->   "%sext_ln72_156 = sext i63 %add_ln72_151" [src/conv3.cpp:72]   --->   Operation 5235 'sext' 'sext_ln72_156' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_192 : Operation 5236 [1/1] (0.00ns)   --->   "%gmem_addr_193 = getelementptr i32 %gmem, i64 %sext_ln72_156" [src/conv3.cpp:72]   --->   Operation 5236 'getelementptr' 'gmem_addr_193' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_192 : Operation 5237 [1/1] (1.08ns)   --->   "%add_ln72_159 = add i63 %sext_ln72_132, i63 4" [src/conv3.cpp:72]   --->   Operation 5237 'add' 'add_ln72_159' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln72_164 = sext i63 %add_ln72_159" [src/conv3.cpp:72]   --->   Operation 5238 'sext' 'sext_ln72_164' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_192 : Operation 5239 [1/1] (0.00ns)   --->   "%gmem_addr_201 = getelementptr i32 %gmem, i64 %sext_ln72_164" [src/conv3.cpp:72]   --->   Operation 5239 'getelementptr' 'gmem_addr_201' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 193 <SV = 192> <Delay = 7.30>
ST_193 : Operation 5240 [1/4] (6.43ns)   --->   "%add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1" [src/conv3.cpp:72]   --->   Operation 5240 'fadd' 'add57_4_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5241 [1/3] (7.01ns)   --->   "%mul50_4_4_2 = fmul i32 %bitcast_ln72_180, i32 %input_fm_buffer_load_180" [src/conv3.cpp:72]   --->   Operation 5241 'fmul' 'mul50_4_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5242 [2/3] (7.01ns)   --->   "%mul50_5_4_2 = fmul i32 %bitcast_ln72_181, i32 %input_fm_buffer_load_181" [src/conv3.cpp:72]   --->   Operation 5242 'fmul' 'mul50_5_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5243 [1/1] (0.00ns)   --->   "%bitcast_ln72_182 = bitcast i32 %gmem_addr_184_read" [src/conv3.cpp:72]   --->   Operation 5243 'bitcast' 'bitcast_ln72_182' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_193 : [1/1] (1.31ns)   --->   Input mux for Operation 5244 '%mul50_6_4_2 = fmul i32 %bitcast_ln72_182, i32 %input_fm_buffer_load_182'
ST_193 : Operation 5244 [3/3] (5.69ns)   --->   "%mul50_6_4_2 = fmul i32 %bitcast_ln72_182, i32 %input_fm_buffer_load_182" [src/conv3.cpp:72]   --->   Operation 5244 'fmul' 'mul50_6_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 5245 [1/1] (7.30ns)   --->   "%gmem_addr_185_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_185" [src/conv3.cpp:72]   --->   Operation 5245 'read' 'gmem_addr_185_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5246 [1/8] (7.30ns)   --->   "%gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1" [src/conv3.cpp:72]   --->   Operation 5246 'readreq' 'gmem_load_186_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5247 [2/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5247 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5248 [3/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5248 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5249 [4/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5249 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5250 [5/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5250 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5251 [6/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5251 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5252 [7/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5252 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 5253 [8/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5253 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 7.30>
ST_194 : [1/1] (1.31ns)   --->   Input mux for Operation 5254 '%add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1'
ST_194 : Operation 5254 [4/4] (5.11ns)   --->   "%add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1" [src/conv3.cpp:72]   --->   Operation 5254 'fadd' 'add57_5_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5255 [1/3] (7.01ns)   --->   "%mul50_5_4_2 = fmul i32 %bitcast_ln72_181, i32 %input_fm_buffer_load_181" [src/conv3.cpp:72]   --->   Operation 5255 'fmul' 'mul50_5_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5256 [2/3] (7.01ns)   --->   "%mul50_6_4_2 = fmul i32 %bitcast_ln72_182, i32 %input_fm_buffer_load_182" [src/conv3.cpp:72]   --->   Operation 5256 'fmul' 'mul50_6_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5257 [1/1] (0.00ns)   --->   "%bitcast_ln72_183 = bitcast i32 %gmem_addr_185_read" [src/conv3.cpp:72]   --->   Operation 5257 'bitcast' 'bitcast_ln72_183' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_194 : [1/1] (1.31ns)   --->   Input mux for Operation 5258 '%mul50_7_4_2 = fmul i32 %bitcast_ln72_183, i32 %input_fm_buffer_load_183'
ST_194 : Operation 5258 [3/3] (5.69ns)   --->   "%mul50_7_4_2 = fmul i32 %bitcast_ln72_183, i32 %input_fm_buffer_load_183" [src/conv3.cpp:72]   --->   Operation 5258 'fmul' 'mul50_7_4_2' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 5259 [1/1] (7.30ns)   --->   "%gmem_addr_186_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_186" [src/conv3.cpp:72]   --->   Operation 5259 'read' 'gmem_addr_186_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5260 [1/8] (7.30ns)   --->   "%gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1" [src/conv3.cpp:72]   --->   Operation 5260 'readreq' 'gmem_load_187_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5261 [2/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5261 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5262 [3/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5262 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5263 [4/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5263 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5264 [5/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5264 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5265 [6/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5265 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5266 [7/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5266 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 5267 [8/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5267 'readreq' 'gmem_load_194_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 7.30>
ST_195 : Operation 5268 [3/4] (6.43ns)   --->   "%add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1" [src/conv3.cpp:72]   --->   Operation 5268 'fadd' 'add57_5_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 5269 [1/3] (7.01ns)   --->   "%mul50_6_4_2 = fmul i32 %bitcast_ln72_182, i32 %input_fm_buffer_load_182" [src/conv3.cpp:72]   --->   Operation 5269 'fmul' 'mul50_6_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 5270 [2/3] (7.01ns)   --->   "%mul50_7_4_2 = fmul i32 %bitcast_ln72_183, i32 %input_fm_buffer_load_183" [src/conv3.cpp:72]   --->   Operation 5270 'fmul' 'mul50_7_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 5271 [1/1] (0.00ns)   --->   "%bitcast_ln72_184 = bitcast i32 %gmem_addr_186_read" [src/conv3.cpp:72]   --->   Operation 5271 'bitcast' 'bitcast_ln72_184' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_195 : [1/1] (1.31ns)   --->   Input mux for Operation 5272 '%mul_4_3 = fmul i32 %bitcast_ln72_184, i32 %input_fm_buffer_load_184'
ST_195 : Operation 5272 [3/3] (5.69ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln72_184, i32 %input_fm_buffer_load_184" [src/conv3.cpp:72]   --->   Operation 5272 'fmul' 'mul_4_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 5273 [1/1] (7.30ns)   --->   "%gmem_addr_187_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_187" [src/conv3.cpp:72]   --->   Operation 5273 'read' 'gmem_addr_187_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5274 [1/8] (7.30ns)   --->   "%gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1" [src/conv3.cpp:72]   --->   Operation 5274 'readreq' 'gmem_load_188_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5275 [2/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5275 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5276 [3/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5276 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5277 [4/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5277 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5278 [5/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5278 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5279 [6/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5279 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5280 [7/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5280 'readreq' 'gmem_load_194_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 5281 [8/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5281 'readreq' 'gmem_load_195_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 7.30>
ST_196 : Operation 5282 [2/4] (6.43ns)   --->   "%add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1" [src/conv3.cpp:72]   --->   Operation 5282 'fadd' 'add57_5_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5283 [1/3] (7.01ns)   --->   "%mul50_7_4_2 = fmul i32 %bitcast_ln72_183, i32 %input_fm_buffer_load_183" [src/conv3.cpp:72]   --->   Operation 5283 'fmul' 'mul50_7_4_2' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5284 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln72_184, i32 %input_fm_buffer_load_184" [src/conv3.cpp:72]   --->   Operation 5284 'fmul' 'mul_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5285 [1/1] (0.00ns)   --->   "%bitcast_ln72_185 = bitcast i32 %gmem_addr_187_read" [src/conv3.cpp:72]   --->   Operation 5285 'bitcast' 'bitcast_ln72_185' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_196 : [1/1] (1.31ns)   --->   Input mux for Operation 5286 '%mul50_1_4_3 = fmul i32 %bitcast_ln72_185, i32 %input_fm_buffer_load_185'
ST_196 : Operation 5286 [3/3] (5.69ns)   --->   "%mul50_1_4_3 = fmul i32 %bitcast_ln72_185, i32 %input_fm_buffer_load_185" [src/conv3.cpp:72]   --->   Operation 5286 'fmul' 'mul50_1_4_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 5287 [1/1] (7.30ns)   --->   "%gmem_addr_188_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_188" [src/conv3.cpp:72]   --->   Operation 5287 'read' 'gmem_addr_188_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5288 [1/8] (7.30ns)   --->   "%gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1" [src/conv3.cpp:72]   --->   Operation 5288 'readreq' 'gmem_load_189_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5289 [2/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5289 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5290 [3/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5290 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5291 [4/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5291 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5292 [5/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5292 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5293 [6/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5293 'readreq' 'gmem_load_194_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5294 [7/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5294 'readreq' 'gmem_load_195_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 5295 [8/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5295 'readreq' 'gmem_load_196_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 7.30>
ST_197 : Operation 5296 [1/4] (6.43ns)   --->   "%add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1" [src/conv3.cpp:72]   --->   Operation 5296 'fadd' 'add57_5_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 5297 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln72_184, i32 %input_fm_buffer_load_184" [src/conv3.cpp:72]   --->   Operation 5297 'fmul' 'mul_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 5298 [2/3] (7.01ns)   --->   "%mul50_1_4_3 = fmul i32 %bitcast_ln72_185, i32 %input_fm_buffer_load_185" [src/conv3.cpp:72]   --->   Operation 5298 'fmul' 'mul50_1_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 5299 [1/1] (0.00ns)   --->   "%bitcast_ln72_186 = bitcast i32 %gmem_addr_188_read" [src/conv3.cpp:72]   --->   Operation 5299 'bitcast' 'bitcast_ln72_186' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_197 : [1/1] (1.31ns)   --->   Input mux for Operation 5300 '%mul50_2_4_3 = fmul i32 %bitcast_ln72_186, i32 %input_fm_buffer_load_186'
ST_197 : Operation 5300 [3/3] (5.69ns)   --->   "%mul50_2_4_3 = fmul i32 %bitcast_ln72_186, i32 %input_fm_buffer_load_186" [src/conv3.cpp:72]   --->   Operation 5300 'fmul' 'mul50_2_4_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 5301 [1/1] (7.30ns)   --->   "%gmem_addr_189_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_189" [src/conv3.cpp:72]   --->   Operation 5301 'read' 'gmem_addr_189_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5302 [1/8] (7.30ns)   --->   "%gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1" [src/conv3.cpp:72]   --->   Operation 5302 'readreq' 'gmem_load_190_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5303 [2/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5303 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5304 [3/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5304 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5305 [4/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5305 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5306 [5/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5306 'readreq' 'gmem_load_194_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5307 [6/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5307 'readreq' 'gmem_load_195_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5308 [7/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5308 'readreq' 'gmem_load_196_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 5309 [8/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5309 'readreq' 'gmem_load_197_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 197> <Delay = 7.30>
ST_198 : [1/1] (1.31ns)   --->   Input mux for Operation 5310 '%add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1'
ST_198 : Operation 5310 [4/4] (5.11ns)   --->   "%add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1" [src/conv3.cpp:72]   --->   Operation 5310 'fadd' 'add57_6_1' <Predicate = (!icmp_ln58)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5311 [1/3] (7.01ns)   --->   "%mul50_1_4_3 = fmul i32 %bitcast_ln72_185, i32 %input_fm_buffer_load_185" [src/conv3.cpp:72]   --->   Operation 5311 'fmul' 'mul50_1_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5312 [2/3] (7.01ns)   --->   "%mul50_2_4_3 = fmul i32 %bitcast_ln72_186, i32 %input_fm_buffer_load_186" [src/conv3.cpp:72]   --->   Operation 5312 'fmul' 'mul50_2_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5313 [1/1] (0.00ns)   --->   "%bitcast_ln72_187 = bitcast i32 %gmem_addr_189_read" [src/conv3.cpp:72]   --->   Operation 5313 'bitcast' 'bitcast_ln72_187' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_198 : [1/1] (1.31ns)   --->   Input mux for Operation 5314 '%mul50_3_4_3 = fmul i32 %bitcast_ln72_187, i32 %input_fm_buffer_load_187'
ST_198 : Operation 5314 [3/3] (5.69ns)   --->   "%mul50_3_4_3 = fmul i32 %bitcast_ln72_187, i32 %input_fm_buffer_load_187" [src/conv3.cpp:72]   --->   Operation 5314 'fmul' 'mul50_3_4_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 5315 [1/1] (7.30ns)   --->   "%gmem_addr_190_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_190" [src/conv3.cpp:72]   --->   Operation 5315 'read' 'gmem_addr_190_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5316 [1/8] (7.30ns)   --->   "%gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1" [src/conv3.cpp:72]   --->   Operation 5316 'readreq' 'gmem_load_191_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5317 [2/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5317 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5318 [3/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5318 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5319 [4/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5319 'readreq' 'gmem_load_194_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5320 [5/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5320 'readreq' 'gmem_load_195_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5321 [6/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5321 'readreq' 'gmem_load_196_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5322 [7/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5322 'readreq' 'gmem_load_197_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 5323 [8/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5323 'readreq' 'gmem_load_198_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 198> <Delay = 7.30>
ST_199 : Operation 5324 [3/4] (6.43ns)   --->   "%add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1" [src/conv3.cpp:72]   --->   Operation 5324 'fadd' 'add57_6_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 5325 [1/3] (7.01ns)   --->   "%mul50_2_4_3 = fmul i32 %bitcast_ln72_186, i32 %input_fm_buffer_load_186" [src/conv3.cpp:72]   --->   Operation 5325 'fmul' 'mul50_2_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 5326 [2/3] (7.01ns)   --->   "%mul50_3_4_3 = fmul i32 %bitcast_ln72_187, i32 %input_fm_buffer_load_187" [src/conv3.cpp:72]   --->   Operation 5326 'fmul' 'mul50_3_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 5327 [1/1] (0.00ns)   --->   "%bitcast_ln72_188 = bitcast i32 %gmem_addr_190_read" [src/conv3.cpp:72]   --->   Operation 5327 'bitcast' 'bitcast_ln72_188' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_199 : [1/1] (1.31ns)   --->   Input mux for Operation 5328 '%mul50_4_4_3 = fmul i32 %bitcast_ln72_188, i32 %input_fm_buffer_load_188'
ST_199 : Operation 5328 [3/3] (5.69ns)   --->   "%mul50_4_4_3 = fmul i32 %bitcast_ln72_188, i32 %input_fm_buffer_load_188" [src/conv3.cpp:72]   --->   Operation 5328 'fmul' 'mul50_4_4_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 5329 [1/1] (7.30ns)   --->   "%gmem_addr_191_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_191" [src/conv3.cpp:72]   --->   Operation 5329 'read' 'gmem_addr_191_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5330 [1/8] (7.30ns)   --->   "%gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1" [src/conv3.cpp:72]   --->   Operation 5330 'readreq' 'gmem_load_192_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5331 [2/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5331 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5332 [3/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5332 'readreq' 'gmem_load_194_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5333 [4/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5333 'readreq' 'gmem_load_195_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5334 [5/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5334 'readreq' 'gmem_load_196_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5335 [6/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5335 'readreq' 'gmem_load_197_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5336 [7/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5336 'readreq' 'gmem_load_198_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 5337 [8/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5337 'readreq' 'gmem_load_199_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 7.30>
ST_200 : Operation 5338 [2/4] (6.43ns)   --->   "%add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1" [src/conv3.cpp:72]   --->   Operation 5338 'fadd' 'add57_6_1' <Predicate = (!icmp_ln58)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5339 [1/3] (7.01ns)   --->   "%mul50_3_4_3 = fmul i32 %bitcast_ln72_187, i32 %input_fm_buffer_load_187" [src/conv3.cpp:72]   --->   Operation 5339 'fmul' 'mul50_3_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5340 [2/3] (7.01ns)   --->   "%mul50_4_4_3 = fmul i32 %bitcast_ln72_188, i32 %input_fm_buffer_load_188" [src/conv3.cpp:72]   --->   Operation 5340 'fmul' 'mul50_4_4_3' <Predicate = (!icmp_ln58)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5341 [1/1] (0.00ns)   --->   "%bitcast_ln72_189 = bitcast i32 %gmem_addr_191_read" [src/conv3.cpp:72]   --->   Operation 5341 'bitcast' 'bitcast_ln72_189' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_200 : [1/1] (1.31ns)   --->   Input mux for Operation 5342 '%mul50_5_4_3 = fmul i32 %bitcast_ln72_189, i32 %input_fm_buffer_load_189'
ST_200 : Operation 5342 [3/3] (5.69ns)   --->   "%mul50_5_4_3 = fmul i32 %bitcast_ln72_189, i32 %input_fm_buffer_load_189" [src/conv3.cpp:72]   --->   Operation 5342 'fmul' 'mul50_5_4_3' <Predicate = (!icmp_ln58)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 5343 [1/1] (7.30ns)   --->   "%gmem_addr_192_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_192" [src/conv3.cpp:72]   --->   Operation 5343 'read' 'gmem_addr_192_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5344 [1/8] (7.30ns)   --->   "%gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1" [src/conv3.cpp:72]   --->   Operation 5344 'readreq' 'gmem_load_193_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5345 [2/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5345 'readreq' 'gmem_load_194_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5346 [3/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5346 'readreq' 'gmem_load_195_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5347 [4/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5347 'readreq' 'gmem_load_196_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5348 [5/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5348 'readreq' 'gmem_load_197_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5349 [6/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5349 'readreq' 'gmem_load_198_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5350 [7/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5350 'readreq' 'gmem_load_199_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 5351 [8/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5351 'readreq' 'gmem_load_200_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 7.30>
ST_201 : Operation 5352 [1/4] (6.43ns)   --->   "%add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1" [src/conv3.cpp:72]   --->   Operation 5352 'fadd' 'add57_6_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5353 [1/3] (7.01ns)   --->   "%mul50_4_4_3 = fmul i32 %bitcast_ln72_188, i32 %input_fm_buffer_load_188" [src/conv3.cpp:72]   --->   Operation 5353 'fmul' 'mul50_4_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5354 [2/3] (7.01ns)   --->   "%mul50_5_4_3 = fmul i32 %bitcast_ln72_189, i32 %input_fm_buffer_load_189" [src/conv3.cpp:72]   --->   Operation 5354 'fmul' 'mul50_5_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5355 [1/1] (0.00ns)   --->   "%bitcast_ln72_190 = bitcast i32 %gmem_addr_192_read" [src/conv3.cpp:72]   --->   Operation 5355 'bitcast' 'bitcast_ln72_190' <Predicate = true> <Delay = 0.00>
ST_201 : [1/1] (1.31ns)   --->   Input mux for Operation 5356 '%mul50_6_4_3 = fmul i32 %bitcast_ln72_190, i32 %input_fm_buffer_load_190'
ST_201 : Operation 5356 [3/3] (5.69ns)   --->   "%mul50_6_4_3 = fmul i32 %bitcast_ln72_190, i32 %input_fm_buffer_load_190" [src/conv3.cpp:72]   --->   Operation 5356 'fmul' 'mul50_6_4_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 5357 [1/1] (7.30ns)   --->   "%gmem_addr_193_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_193" [src/conv3.cpp:72]   --->   Operation 5357 'read' 'gmem_addr_193_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5358 [1/8] (7.30ns)   --->   "%gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1" [src/conv3.cpp:72]   --->   Operation 5358 'readreq' 'gmem_load_194_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5359 [2/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5359 'readreq' 'gmem_load_195_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5360 [3/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5360 'readreq' 'gmem_load_196_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5361 [4/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5361 'readreq' 'gmem_load_197_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5362 [5/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5362 'readreq' 'gmem_load_198_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5363 [6/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5363 'readreq' 'gmem_load_199_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5364 [7/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5364 'readreq' 'gmem_load_200_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 5365 [8/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5365 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 7.30>
ST_202 : [1/1] (1.31ns)   --->   Input mux for Operation 5366 '%add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1'
ST_202 : Operation 5366 [4/4] (5.11ns)   --->   "%add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1" [src/conv3.cpp:72]   --->   Operation 5366 'fadd' 'add57_7_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5367 [1/3] (7.01ns)   --->   "%mul50_5_4_3 = fmul i32 %bitcast_ln72_189, i32 %input_fm_buffer_load_189" [src/conv3.cpp:72]   --->   Operation 5367 'fmul' 'mul50_5_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5368 [2/3] (7.01ns)   --->   "%mul50_6_4_3 = fmul i32 %bitcast_ln72_190, i32 %input_fm_buffer_load_190" [src/conv3.cpp:72]   --->   Operation 5368 'fmul' 'mul50_6_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5369 [1/1] (0.00ns)   --->   "%bitcast_ln72_191 = bitcast i32 %gmem_addr_193_read" [src/conv3.cpp:72]   --->   Operation 5369 'bitcast' 'bitcast_ln72_191' <Predicate = true> <Delay = 0.00>
ST_202 : [1/1] (1.31ns)   --->   Input mux for Operation 5370 '%mul50_7_4_3 = fmul i32 %bitcast_ln72_191, i32 %input_fm_buffer_load_191'
ST_202 : Operation 5370 [3/3] (5.69ns)   --->   "%mul50_7_4_3 = fmul i32 %bitcast_ln72_191, i32 %input_fm_buffer_load_191" [src/conv3.cpp:72]   --->   Operation 5370 'fmul' 'mul50_7_4_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 5371 [1/1] (7.30ns)   --->   "%gmem_addr_194_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_194" [src/conv3.cpp:72]   --->   Operation 5371 'read' 'gmem_addr_194_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 5372 [1/8] (7.30ns)   --->   "%gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1" [src/conv3.cpp:72]   --->   Operation 5372 'readreq' 'gmem_load_195_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 5373 [2/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5373 'readreq' 'gmem_load_196_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 5374 [3/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5374 'readreq' 'gmem_load_197_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 5375 [4/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5375 'readreq' 'gmem_load_198_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 5376 [5/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5376 'readreq' 'gmem_load_199_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 5377 [6/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5377 'readreq' 'gmem_load_200_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 5378 [7/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5378 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 7.30>
ST_203 : Operation 5379 [3/4] (6.43ns)   --->   "%add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1" [src/conv3.cpp:72]   --->   Operation 5379 'fadd' 'add57_7_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 5380 [1/3] (7.01ns)   --->   "%mul50_6_4_3 = fmul i32 %bitcast_ln72_190, i32 %input_fm_buffer_load_190" [src/conv3.cpp:72]   --->   Operation 5380 'fmul' 'mul50_6_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 5381 [2/3] (7.01ns)   --->   "%mul50_7_4_3 = fmul i32 %bitcast_ln72_191, i32 %input_fm_buffer_load_191" [src/conv3.cpp:72]   --->   Operation 5381 'fmul' 'mul50_7_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 5382 [1/1] (0.00ns)   --->   "%bitcast_ln72_192 = bitcast i32 %gmem_addr_194_read" [src/conv3.cpp:72]   --->   Operation 5382 'bitcast' 'bitcast_ln72_192' <Predicate = true> <Delay = 0.00>
ST_203 : [1/1] (1.31ns)   --->   Input mux for Operation 5383 '%mul_4_4 = fmul i32 %bitcast_ln72_192, i32 %input_fm_buffer_load_192'
ST_203 : Operation 5383 [3/3] (5.69ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln72_192, i32 %input_fm_buffer_load_192" [src/conv3.cpp:72]   --->   Operation 5383 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 5384 [1/1] (7.30ns)   --->   "%gmem_addr_195_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_195" [src/conv3.cpp:72]   --->   Operation 5384 'read' 'gmem_addr_195_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 5385 [1/8] (7.30ns)   --->   "%gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1" [src/conv3.cpp:72]   --->   Operation 5385 'readreq' 'gmem_load_196_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 5386 [2/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5386 'readreq' 'gmem_load_197_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 5387 [3/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5387 'readreq' 'gmem_load_198_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 5388 [4/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5388 'readreq' 'gmem_load_199_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 5389 [5/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5389 'readreq' 'gmem_load_200_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 5390 [6/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5390 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 7.30>
ST_204 : Operation 5391 [2/4] (6.43ns)   --->   "%add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1" [src/conv3.cpp:72]   --->   Operation 5391 'fadd' 'add57_7_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 5392 [1/3] (7.01ns)   --->   "%mul50_7_4_3 = fmul i32 %bitcast_ln72_191, i32 %input_fm_buffer_load_191" [src/conv3.cpp:72]   --->   Operation 5392 'fmul' 'mul50_7_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 5393 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln72_192, i32 %input_fm_buffer_load_192" [src/conv3.cpp:72]   --->   Operation 5393 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 5394 [1/1] (0.00ns)   --->   "%bitcast_ln72_193 = bitcast i32 %gmem_addr_195_read" [src/conv3.cpp:72]   --->   Operation 5394 'bitcast' 'bitcast_ln72_193' <Predicate = true> <Delay = 0.00>
ST_204 : [1/1] (1.31ns)   --->   Input mux for Operation 5395 '%mul50_1_4_4 = fmul i32 %bitcast_ln72_193, i32 %input_fm_buffer_load_193'
ST_204 : Operation 5395 [3/3] (5.69ns)   --->   "%mul50_1_4_4 = fmul i32 %bitcast_ln72_193, i32 %input_fm_buffer_load_193" [src/conv3.cpp:72]   --->   Operation 5395 'fmul' 'mul50_1_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 5396 [1/1] (7.30ns)   --->   "%gmem_addr_196_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_196" [src/conv3.cpp:72]   --->   Operation 5396 'read' 'gmem_addr_196_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 5397 [1/8] (7.30ns)   --->   "%gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1" [src/conv3.cpp:72]   --->   Operation 5397 'readreq' 'gmem_load_197_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 5398 [2/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5398 'readreq' 'gmem_load_198_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 5399 [3/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5399 'readreq' 'gmem_load_199_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 5400 [4/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5400 'readreq' 'gmem_load_200_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 5401 [5/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5401 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 7.30>
ST_205 : Operation 5402 [1/4] (6.43ns)   --->   "%add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1" [src/conv3.cpp:72]   --->   Operation 5402 'fadd' 'add57_7_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5403 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln72_192, i32 %input_fm_buffer_load_192" [src/conv3.cpp:72]   --->   Operation 5403 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5404 [2/3] (7.01ns)   --->   "%mul50_1_4_4 = fmul i32 %bitcast_ln72_193, i32 %input_fm_buffer_load_193" [src/conv3.cpp:72]   --->   Operation 5404 'fmul' 'mul50_1_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5405 [1/1] (0.00ns)   --->   "%bitcast_ln72_194 = bitcast i32 %gmem_addr_196_read" [src/conv3.cpp:72]   --->   Operation 5405 'bitcast' 'bitcast_ln72_194' <Predicate = true> <Delay = 0.00>
ST_205 : [1/1] (1.31ns)   --->   Input mux for Operation 5406 '%mul50_2_4_4 = fmul i32 %bitcast_ln72_194, i32 %input_fm_buffer_load_194'
ST_205 : Operation 5406 [3/3] (5.69ns)   --->   "%mul50_2_4_4 = fmul i32 %bitcast_ln72_194, i32 %input_fm_buffer_load_194" [src/conv3.cpp:72]   --->   Operation 5406 'fmul' 'mul50_2_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 5407 [1/1] (7.30ns)   --->   "%gmem_addr_197_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_197" [src/conv3.cpp:72]   --->   Operation 5407 'read' 'gmem_addr_197_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 5408 [1/8] (7.30ns)   --->   "%gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1" [src/conv3.cpp:72]   --->   Operation 5408 'readreq' 'gmem_load_198_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 5409 [2/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5409 'readreq' 'gmem_load_199_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 5410 [3/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5410 'readreq' 'gmem_load_200_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 5411 [4/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5411 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 7.30>
ST_206 : [1/1] (1.31ns)   --->   Input mux for Operation 5412 '%add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1'
ST_206 : Operation 5412 [4/4] (5.11ns)   --->   "%add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1" [src/conv3.cpp:72]   --->   Operation 5412 'fadd' 'add_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5413 [1/3] (7.01ns)   --->   "%mul50_1_4_4 = fmul i32 %bitcast_ln72_193, i32 %input_fm_buffer_load_193" [src/conv3.cpp:72]   --->   Operation 5413 'fmul' 'mul50_1_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5414 [2/3] (7.01ns)   --->   "%mul50_2_4_4 = fmul i32 %bitcast_ln72_194, i32 %input_fm_buffer_load_194" [src/conv3.cpp:72]   --->   Operation 5414 'fmul' 'mul50_2_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5415 [1/1] (0.00ns)   --->   "%bitcast_ln72_195 = bitcast i32 %gmem_addr_197_read" [src/conv3.cpp:72]   --->   Operation 5415 'bitcast' 'bitcast_ln72_195' <Predicate = true> <Delay = 0.00>
ST_206 : [1/1] (1.31ns)   --->   Input mux for Operation 5416 '%mul50_3_4_4 = fmul i32 %bitcast_ln72_195, i32 %input_fm_buffer_load_195'
ST_206 : Operation 5416 [3/3] (5.69ns)   --->   "%mul50_3_4_4 = fmul i32 %bitcast_ln72_195, i32 %input_fm_buffer_load_195" [src/conv3.cpp:72]   --->   Operation 5416 'fmul' 'mul50_3_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5417 [1/1] (7.30ns)   --->   "%gmem_addr_198_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_198" [src/conv3.cpp:72]   --->   Operation 5417 'read' 'gmem_addr_198_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 5418 [1/8] (7.30ns)   --->   "%gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1" [src/conv3.cpp:72]   --->   Operation 5418 'readreq' 'gmem_load_199_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 5419 [2/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5419 'readreq' 'gmem_load_200_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 5420 [3/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5420 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 7.30>
ST_207 : Operation 5421 [3/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1" [src/conv3.cpp:72]   --->   Operation 5421 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5422 [1/3] (7.01ns)   --->   "%mul50_2_4_4 = fmul i32 %bitcast_ln72_194, i32 %input_fm_buffer_load_194" [src/conv3.cpp:72]   --->   Operation 5422 'fmul' 'mul50_2_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5423 [2/3] (7.01ns)   --->   "%mul50_3_4_4 = fmul i32 %bitcast_ln72_195, i32 %input_fm_buffer_load_195" [src/conv3.cpp:72]   --->   Operation 5423 'fmul' 'mul50_3_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5424 [1/1] (0.00ns)   --->   "%bitcast_ln72_196 = bitcast i32 %gmem_addr_198_read" [src/conv3.cpp:72]   --->   Operation 5424 'bitcast' 'bitcast_ln72_196' <Predicate = true> <Delay = 0.00>
ST_207 : [1/1] (1.31ns)   --->   Input mux for Operation 5425 '%mul50_4_4_4 = fmul i32 %bitcast_ln72_196, i32 %input_fm_buffer_load_196'
ST_207 : Operation 5425 [3/3] (5.69ns)   --->   "%mul50_4_4_4 = fmul i32 %bitcast_ln72_196, i32 %input_fm_buffer_load_196" [src/conv3.cpp:72]   --->   Operation 5425 'fmul' 'mul50_4_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5426 [1/1] (7.30ns)   --->   "%gmem_addr_199_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_199" [src/conv3.cpp:72]   --->   Operation 5426 'read' 'gmem_addr_199_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 5427 [1/8] (7.30ns)   --->   "%gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1" [src/conv3.cpp:72]   --->   Operation 5427 'readreq' 'gmem_load_200_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 5428 [2/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5428 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 7.30>
ST_208 : Operation 5429 [2/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1" [src/conv3.cpp:72]   --->   Operation 5429 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 5430 [1/3] (7.01ns)   --->   "%mul50_3_4_4 = fmul i32 %bitcast_ln72_195, i32 %input_fm_buffer_load_195" [src/conv3.cpp:72]   --->   Operation 5430 'fmul' 'mul50_3_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 5431 [2/3] (7.01ns)   --->   "%mul50_4_4_4 = fmul i32 %bitcast_ln72_196, i32 %input_fm_buffer_load_196" [src/conv3.cpp:72]   --->   Operation 5431 'fmul' 'mul50_4_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 5432 [1/1] (0.00ns)   --->   "%bitcast_ln72_197 = bitcast i32 %gmem_addr_199_read" [src/conv3.cpp:72]   --->   Operation 5432 'bitcast' 'bitcast_ln72_197' <Predicate = true> <Delay = 0.00>
ST_208 : [1/1] (1.31ns)   --->   Input mux for Operation 5433 '%mul50_5_4_4 = fmul i32 %bitcast_ln72_197, i32 %input_fm_buffer_load_197'
ST_208 : Operation 5433 [3/3] (5.69ns)   --->   "%mul50_5_4_4 = fmul i32 %bitcast_ln72_197, i32 %input_fm_buffer_load_197" [src/conv3.cpp:72]   --->   Operation 5433 'fmul' 'mul50_5_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 5434 [1/1] (7.30ns)   --->   "%gmem_addr_200_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_200" [src/conv3.cpp:72]   --->   Operation 5434 'read' 'gmem_addr_200_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 5435 [1/8] (7.30ns)   --->   "%gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1" [src/conv3.cpp:72]   --->   Operation 5435 'readreq' 'gmem_load_201_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 7.30>
ST_209 : Operation 5436 [1/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1" [src/conv3.cpp:72]   --->   Operation 5436 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 5437 [1/3] (7.01ns)   --->   "%mul50_4_4_4 = fmul i32 %bitcast_ln72_196, i32 %input_fm_buffer_load_196" [src/conv3.cpp:72]   --->   Operation 5437 'fmul' 'mul50_4_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 5438 [2/3] (7.01ns)   --->   "%mul50_5_4_4 = fmul i32 %bitcast_ln72_197, i32 %input_fm_buffer_load_197" [src/conv3.cpp:72]   --->   Operation 5438 'fmul' 'mul50_5_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 5439 [1/1] (0.00ns)   --->   "%bitcast_ln72_198 = bitcast i32 %gmem_addr_200_read" [src/conv3.cpp:72]   --->   Operation 5439 'bitcast' 'bitcast_ln72_198' <Predicate = true> <Delay = 0.00>
ST_209 : [1/1] (1.31ns)   --->   Input mux for Operation 5440 '%mul50_6_4_4 = fmul i32 %bitcast_ln72_198, i32 %input_fm_buffer_load_198'
ST_209 : Operation 5440 [3/3] (5.69ns)   --->   "%mul50_6_4_4 = fmul i32 %bitcast_ln72_198, i32 %input_fm_buffer_load_198" [src/conv3.cpp:72]   --->   Operation 5440 'fmul' 'mul50_6_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 5441 [1/1] (7.30ns)   --->   "%gmem_addr_201_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_201" [src/conv3.cpp:72]   --->   Operation 5441 'read' 'gmem_addr_201_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 7.01>
ST_210 : [1/1] (1.31ns)   --->   Input mux for Operation 5442 '%add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1'
ST_210 : Operation 5442 [4/4] (5.11ns)   --->   "%add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1" [src/conv3.cpp:72]   --->   Operation 5442 'fadd' 'add57_1_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 5443 [1/3] (7.01ns)   --->   "%mul50_5_4_4 = fmul i32 %bitcast_ln72_197, i32 %input_fm_buffer_load_197" [src/conv3.cpp:72]   --->   Operation 5443 'fmul' 'mul50_5_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 5444 [2/3] (7.01ns)   --->   "%mul50_6_4_4 = fmul i32 %bitcast_ln72_198, i32 %input_fm_buffer_load_198" [src/conv3.cpp:72]   --->   Operation 5444 'fmul' 'mul50_6_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 5445 [1/1] (0.00ns)   --->   "%bitcast_ln72_199 = bitcast i32 %gmem_addr_201_read" [src/conv3.cpp:72]   --->   Operation 5445 'bitcast' 'bitcast_ln72_199' <Predicate = true> <Delay = 0.00>
ST_210 : [1/1] (1.31ns)   --->   Input mux for Operation 5446 '%mul50_7_4_4 = fmul i32 %bitcast_ln72_199, i32 %input_fm_buffer_load_199'
ST_210 : Operation 5446 [3/3] (5.69ns)   --->   "%mul50_7_4_4 = fmul i32 %bitcast_ln72_199, i32 %input_fm_buffer_load_199" [src/conv3.cpp:72]   --->   Operation 5446 'fmul' 'mul50_7_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.01>
ST_211 : Operation 5447 [3/4] (6.43ns)   --->   "%add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1" [src/conv3.cpp:72]   --->   Operation 5447 'fadd' 'add57_1_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 5448 [1/3] (7.01ns)   --->   "%mul50_6_4_4 = fmul i32 %bitcast_ln72_198, i32 %input_fm_buffer_load_198" [src/conv3.cpp:72]   --->   Operation 5448 'fmul' 'mul50_6_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 5449 [2/3] (7.01ns)   --->   "%mul50_7_4_4 = fmul i32 %bitcast_ln72_199, i32 %input_fm_buffer_load_199" [src/conv3.cpp:72]   --->   Operation 5449 'fmul' 'mul50_7_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.01>
ST_212 : Operation 5450 [2/4] (6.43ns)   --->   "%add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1" [src/conv3.cpp:72]   --->   Operation 5450 'fadd' 'add57_1_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 5451 [1/3] (7.01ns)   --->   "%mul50_7_4_4 = fmul i32 %bitcast_ln72_199, i32 %input_fm_buffer_load_199" [src/conv3.cpp:72]   --->   Operation 5451 'fmul' 'mul50_7_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 6.43>
ST_213 : Operation 5452 [1/4] (6.43ns)   --->   "%add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1" [src/conv3.cpp:72]   --->   Operation 5452 'fadd' 'add57_1_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 0.00>

State 215 <SV = 214> <Delay = 6.43>
ST_215 : [1/1] (1.31ns)   --->   Input mux for Operation 5453 '%add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1'
ST_215 : Operation 5453 [4/4] (5.11ns)   --->   "%add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1" [src/conv3.cpp:72]   --->   Operation 5453 'fadd' 'add57_2_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 6.43>
ST_216 : Operation 5454 [3/4] (6.43ns)   --->   "%add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1" [src/conv3.cpp:72]   --->   Operation 5454 'fadd' 'add57_2_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 6.43>
ST_217 : Operation 5455 [2/4] (6.43ns)   --->   "%add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1" [src/conv3.cpp:72]   --->   Operation 5455 'fadd' 'add57_2_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 6.43>
ST_218 : Operation 5456 [1/4] (6.43ns)   --->   "%add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1" [src/conv3.cpp:72]   --->   Operation 5456 'fadd' 'add57_2_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 6.43>
ST_219 : [1/1] (1.31ns)   --->   Input mux for Operation 5457 '%add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1'
ST_219 : Operation 5457 [4/4] (5.11ns)   --->   "%add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1" [src/conv3.cpp:72]   --->   Operation 5457 'fadd' 'add57_3_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 6.43>
ST_220 : Operation 5458 [3/4] (6.43ns)   --->   "%add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1" [src/conv3.cpp:72]   --->   Operation 5458 'fadd' 'add57_3_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 6.43>
ST_221 : Operation 5459 [2/4] (6.43ns)   --->   "%add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1" [src/conv3.cpp:72]   --->   Operation 5459 'fadd' 'add57_3_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 6.43>
ST_222 : Operation 5460 [1/4] (6.43ns)   --->   "%add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1" [src/conv3.cpp:72]   --->   Operation 5460 'fadd' 'add57_3_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 6.43>
ST_223 : [1/1] (1.31ns)   --->   Input mux for Operation 5461 '%add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1'
ST_223 : Operation 5461 [4/4] (5.11ns)   --->   "%add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1" [src/conv3.cpp:72]   --->   Operation 5461 'fadd' 'add57_4_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 6.43>
ST_224 : Operation 5462 [3/4] (6.43ns)   --->   "%add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1" [src/conv3.cpp:72]   --->   Operation 5462 'fadd' 'add57_4_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 6.43>
ST_225 : Operation 5463 [2/4] (6.43ns)   --->   "%add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1" [src/conv3.cpp:72]   --->   Operation 5463 'fadd' 'add57_4_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 6.43>
ST_226 : Operation 5464 [1/4] (6.43ns)   --->   "%add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1" [src/conv3.cpp:72]   --->   Operation 5464 'fadd' 'add57_4_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 6.43>
ST_227 : [1/1] (1.31ns)   --->   Input mux for Operation 5465 '%add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1'
ST_227 : Operation 5465 [4/4] (5.11ns)   --->   "%add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1" [src/conv3.cpp:72]   --->   Operation 5465 'fadd' 'add57_5_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 6.43>
ST_228 : Operation 5466 [3/4] (6.43ns)   --->   "%add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1" [src/conv3.cpp:72]   --->   Operation 5466 'fadd' 'add57_5_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 6.43>
ST_229 : Operation 5467 [2/4] (6.43ns)   --->   "%add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1" [src/conv3.cpp:72]   --->   Operation 5467 'fadd' 'add57_5_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 6.43>
ST_230 : Operation 5468 [1/4] (6.43ns)   --->   "%add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1" [src/conv3.cpp:72]   --->   Operation 5468 'fadd' 'add57_5_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 6.43>
ST_231 : [1/1] (1.31ns)   --->   Input mux for Operation 5469 '%add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1'
ST_231 : Operation 5469 [4/4] (5.11ns)   --->   "%add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1" [src/conv3.cpp:72]   --->   Operation 5469 'fadd' 'add57_6_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 6.43>
ST_232 : Operation 5470 [3/4] (6.43ns)   --->   "%add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1" [src/conv3.cpp:72]   --->   Operation 5470 'fadd' 'add57_6_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 6.43>
ST_233 : Operation 5471 [2/4] (6.43ns)   --->   "%add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1" [src/conv3.cpp:72]   --->   Operation 5471 'fadd' 'add57_6_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 6.43>
ST_234 : Operation 5472 [1/4] (6.43ns)   --->   "%add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1" [src/conv3.cpp:72]   --->   Operation 5472 'fadd' 'add57_6_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 6.43>
ST_235 : [1/1] (1.31ns)   --->   Input mux for Operation 5473 '%add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1'
ST_235 : Operation 5473 [4/4] (5.11ns)   --->   "%add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1" [src/conv3.cpp:72]   --->   Operation 5473 'fadd' 'add57_7_1_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 6.43>
ST_236 : Operation 5474 [3/4] (6.43ns)   --->   "%add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1" [src/conv3.cpp:72]   --->   Operation 5474 'fadd' 'add57_7_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 6.43>
ST_237 : Operation 5475 [2/4] (6.43ns)   --->   "%add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1" [src/conv3.cpp:72]   --->   Operation 5475 'fadd' 'add57_7_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 6.43>
ST_238 : Operation 5476 [1/4] (6.43ns)   --->   "%add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1" [src/conv3.cpp:72]   --->   Operation 5476 'fadd' 'add57_7_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 6.43>
ST_239 : [1/1] (1.31ns)   --->   Input mux for Operation 5477 '%add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2'
ST_239 : Operation 5477 [4/4] (5.11ns)   --->   "%add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2" [src/conv3.cpp:72]   --->   Operation 5477 'fadd' 'add_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 6.43>
ST_240 : Operation 5478 [3/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2" [src/conv3.cpp:72]   --->   Operation 5478 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 6.43>
ST_241 : Operation 5479 [2/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2" [src/conv3.cpp:72]   --->   Operation 5479 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 6.43>
ST_242 : Operation 5480 [1/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2" [src/conv3.cpp:72]   --->   Operation 5480 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 6.43>
ST_243 : [1/1] (1.31ns)   --->   Input mux for Operation 5481 '%add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2'
ST_243 : Operation 5481 [4/4] (5.11ns)   --->   "%add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2" [src/conv3.cpp:72]   --->   Operation 5481 'fadd' 'add57_1_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 6.43>
ST_244 : Operation 5482 [3/4] (6.43ns)   --->   "%add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2" [src/conv3.cpp:72]   --->   Operation 5482 'fadd' 'add57_1_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 6.43>
ST_245 : Operation 5483 [2/4] (6.43ns)   --->   "%add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2" [src/conv3.cpp:72]   --->   Operation 5483 'fadd' 'add57_1_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 6.43>
ST_246 : Operation 5484 [1/4] (6.43ns)   --->   "%add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2" [src/conv3.cpp:72]   --->   Operation 5484 'fadd' 'add57_1_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 6.43>
ST_247 : [1/1] (1.31ns)   --->   Input mux for Operation 5485 '%add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2'
ST_247 : Operation 5485 [4/4] (5.11ns)   --->   "%add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2" [src/conv3.cpp:72]   --->   Operation 5485 'fadd' 'add57_2_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 6.43>
ST_248 : Operation 5486 [3/4] (6.43ns)   --->   "%add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2" [src/conv3.cpp:72]   --->   Operation 5486 'fadd' 'add57_2_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 6.43>
ST_249 : Operation 5487 [2/4] (6.43ns)   --->   "%add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2" [src/conv3.cpp:72]   --->   Operation 5487 'fadd' 'add57_2_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 6.43>
ST_250 : Operation 5488 [1/4] (6.43ns)   --->   "%add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2" [src/conv3.cpp:72]   --->   Operation 5488 'fadd' 'add57_2_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 6.43>
ST_251 : [1/1] (1.31ns)   --->   Input mux for Operation 5489 '%add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2'
ST_251 : Operation 5489 [4/4] (5.11ns)   --->   "%add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2" [src/conv3.cpp:72]   --->   Operation 5489 'fadd' 'add57_3_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 6.43>
ST_252 : Operation 5490 [3/4] (6.43ns)   --->   "%add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2" [src/conv3.cpp:72]   --->   Operation 5490 'fadd' 'add57_3_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 6.43>
ST_253 : Operation 5491 [2/4] (6.43ns)   --->   "%add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2" [src/conv3.cpp:72]   --->   Operation 5491 'fadd' 'add57_3_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 6.43>
ST_254 : Operation 5492 [1/4] (6.43ns)   --->   "%add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2" [src/conv3.cpp:72]   --->   Operation 5492 'fadd' 'add57_3_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 6.43>
ST_255 : [1/1] (1.31ns)   --->   Input mux for Operation 5493 '%add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2'
ST_255 : Operation 5493 [4/4] (5.11ns)   --->   "%add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2" [src/conv3.cpp:72]   --->   Operation 5493 'fadd' 'add57_4_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 6.43>
ST_256 : Operation 5494 [3/4] (6.43ns)   --->   "%add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2" [src/conv3.cpp:72]   --->   Operation 5494 'fadd' 'add57_4_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 6.43>
ST_257 : Operation 5495 [2/4] (6.43ns)   --->   "%add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2" [src/conv3.cpp:72]   --->   Operation 5495 'fadd' 'add57_4_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 6.43>
ST_258 : Operation 5496 [1/4] (6.43ns)   --->   "%add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2" [src/conv3.cpp:72]   --->   Operation 5496 'fadd' 'add57_4_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 6.43>
ST_259 : [1/1] (1.31ns)   --->   Input mux for Operation 5497 '%add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2'
ST_259 : Operation 5497 [4/4] (5.11ns)   --->   "%add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2" [src/conv3.cpp:72]   --->   Operation 5497 'fadd' 'add57_5_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 6.43>
ST_260 : Operation 5498 [3/4] (6.43ns)   --->   "%add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2" [src/conv3.cpp:72]   --->   Operation 5498 'fadd' 'add57_5_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 6.43>
ST_261 : Operation 5499 [2/4] (6.43ns)   --->   "%add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2" [src/conv3.cpp:72]   --->   Operation 5499 'fadd' 'add57_5_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 6.43>
ST_262 : Operation 5500 [1/4] (6.43ns)   --->   "%add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2" [src/conv3.cpp:72]   --->   Operation 5500 'fadd' 'add57_5_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 6.43>
ST_263 : [1/1] (1.31ns)   --->   Input mux for Operation 5501 '%add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2'
ST_263 : Operation 5501 [4/4] (5.11ns)   --->   "%add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2" [src/conv3.cpp:72]   --->   Operation 5501 'fadd' 'add57_6_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.43>
ST_264 : Operation 5502 [3/4] (6.43ns)   --->   "%add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2" [src/conv3.cpp:72]   --->   Operation 5502 'fadd' 'add57_6_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 6.43>
ST_265 : Operation 5503 [2/4] (6.43ns)   --->   "%add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2" [src/conv3.cpp:72]   --->   Operation 5503 'fadd' 'add57_6_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 6.43>
ST_266 : Operation 5504 [1/4] (6.43ns)   --->   "%add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2" [src/conv3.cpp:72]   --->   Operation 5504 'fadd' 'add57_6_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 6.43>
ST_267 : [1/1] (1.31ns)   --->   Input mux for Operation 5505 '%add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2'
ST_267 : Operation 5505 [4/4] (5.11ns)   --->   "%add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2" [src/conv3.cpp:72]   --->   Operation 5505 'fadd' 'add57_7_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 6.43>
ST_268 : Operation 5506 [3/4] (6.43ns)   --->   "%add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2" [src/conv3.cpp:72]   --->   Operation 5506 'fadd' 'add57_7_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 6.43>
ST_269 : Operation 5507 [2/4] (6.43ns)   --->   "%add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2" [src/conv3.cpp:72]   --->   Operation 5507 'fadd' 'add57_7_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 6.43>
ST_270 : Operation 5508 [1/4] (6.43ns)   --->   "%add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2" [src/conv3.cpp:72]   --->   Operation 5508 'fadd' 'add57_7_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 6.43>
ST_271 : [1/1] (1.31ns)   --->   Input mux for Operation 5509 '%add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3'
ST_271 : Operation 5509 [4/4] (5.11ns)   --->   "%add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3" [src/conv3.cpp:72]   --->   Operation 5509 'fadd' 'add_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 6.43>
ST_272 : Operation 5510 [3/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3" [src/conv3.cpp:72]   --->   Operation 5510 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 6.43>
ST_273 : Operation 5511 [2/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3" [src/conv3.cpp:72]   --->   Operation 5511 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 6.43>
ST_274 : Operation 5512 [1/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3" [src/conv3.cpp:72]   --->   Operation 5512 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 6.43>
ST_275 : [1/1] (1.31ns)   --->   Input mux for Operation 5513 '%add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3'
ST_275 : Operation 5513 [4/4] (5.11ns)   --->   "%add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3" [src/conv3.cpp:72]   --->   Operation 5513 'fadd' 'add57_1_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 6.43>
ST_276 : Operation 5514 [3/4] (6.43ns)   --->   "%add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3" [src/conv3.cpp:72]   --->   Operation 5514 'fadd' 'add57_1_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 6.43>
ST_277 : Operation 5515 [2/4] (6.43ns)   --->   "%add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3" [src/conv3.cpp:72]   --->   Operation 5515 'fadd' 'add57_1_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 6.43>
ST_278 : Operation 5516 [1/4] (6.43ns)   --->   "%add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3" [src/conv3.cpp:72]   --->   Operation 5516 'fadd' 'add57_1_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 6.43>
ST_279 : [1/1] (1.31ns)   --->   Input mux for Operation 5517 '%add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3'
ST_279 : Operation 5517 [4/4] (5.11ns)   --->   "%add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3" [src/conv3.cpp:72]   --->   Operation 5517 'fadd' 'add57_2_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 6.43>
ST_280 : Operation 5518 [3/4] (6.43ns)   --->   "%add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3" [src/conv3.cpp:72]   --->   Operation 5518 'fadd' 'add57_2_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 6.43>
ST_281 : Operation 5519 [2/4] (6.43ns)   --->   "%add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3" [src/conv3.cpp:72]   --->   Operation 5519 'fadd' 'add57_2_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 6.43>
ST_282 : Operation 5520 [1/4] (6.43ns)   --->   "%add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3" [src/conv3.cpp:72]   --->   Operation 5520 'fadd' 'add57_2_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 6.43>
ST_283 : [1/1] (1.31ns)   --->   Input mux for Operation 5521 '%add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3'
ST_283 : Operation 5521 [4/4] (5.11ns)   --->   "%add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3" [src/conv3.cpp:72]   --->   Operation 5521 'fadd' 'add57_3_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 6.43>
ST_284 : Operation 5522 [3/4] (6.43ns)   --->   "%add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3" [src/conv3.cpp:72]   --->   Operation 5522 'fadd' 'add57_3_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 6.43>
ST_285 : Operation 5523 [2/4] (6.43ns)   --->   "%add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3" [src/conv3.cpp:72]   --->   Operation 5523 'fadd' 'add57_3_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 6.43>
ST_286 : Operation 5524 [1/4] (6.43ns)   --->   "%add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3" [src/conv3.cpp:72]   --->   Operation 5524 'fadd' 'add57_3_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 6.43>
ST_287 : [1/1] (1.31ns)   --->   Input mux for Operation 5525 '%add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3'
ST_287 : Operation 5525 [4/4] (5.11ns)   --->   "%add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3" [src/conv3.cpp:72]   --->   Operation 5525 'fadd' 'add57_4_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 6.43>
ST_288 : Operation 5526 [3/4] (6.43ns)   --->   "%add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3" [src/conv3.cpp:72]   --->   Operation 5526 'fadd' 'add57_4_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 6.43>
ST_289 : Operation 5527 [2/4] (6.43ns)   --->   "%add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3" [src/conv3.cpp:72]   --->   Operation 5527 'fadd' 'add57_4_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 6.43>
ST_290 : Operation 5528 [1/4] (6.43ns)   --->   "%add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3" [src/conv3.cpp:72]   --->   Operation 5528 'fadd' 'add57_4_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 6.43>
ST_291 : [1/1] (1.31ns)   --->   Input mux for Operation 5529 '%add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3'
ST_291 : Operation 5529 [4/4] (5.11ns)   --->   "%add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3" [src/conv3.cpp:72]   --->   Operation 5529 'fadd' 'add57_5_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 6.43>
ST_292 : Operation 5530 [3/4] (6.43ns)   --->   "%add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3" [src/conv3.cpp:72]   --->   Operation 5530 'fadd' 'add57_5_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 6.43>
ST_293 : Operation 5531 [2/4] (6.43ns)   --->   "%add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3" [src/conv3.cpp:72]   --->   Operation 5531 'fadd' 'add57_5_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 6.43>
ST_294 : Operation 5532 [1/4] (6.43ns)   --->   "%add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3" [src/conv3.cpp:72]   --->   Operation 5532 'fadd' 'add57_5_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 6.43>
ST_295 : [1/1] (1.31ns)   --->   Input mux for Operation 5533 '%add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3'
ST_295 : Operation 5533 [4/4] (5.11ns)   --->   "%add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3" [src/conv3.cpp:72]   --->   Operation 5533 'fadd' 'add57_6_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 6.43>
ST_296 : Operation 5534 [3/4] (6.43ns)   --->   "%add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3" [src/conv3.cpp:72]   --->   Operation 5534 'fadd' 'add57_6_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 6.43>
ST_297 : Operation 5535 [2/4] (6.43ns)   --->   "%add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3" [src/conv3.cpp:72]   --->   Operation 5535 'fadd' 'add57_6_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 6.43>
ST_298 : Operation 5536 [1/4] (6.43ns)   --->   "%add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3" [src/conv3.cpp:72]   --->   Operation 5536 'fadd' 'add57_6_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 6.43>
ST_299 : [1/1] (1.31ns)   --->   Input mux for Operation 5537 '%add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3'
ST_299 : Operation 5537 [4/4] (5.11ns)   --->   "%add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3" [src/conv3.cpp:72]   --->   Operation 5537 'fadd' 'add57_7_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 6.43>
ST_300 : Operation 5538 [3/4] (6.43ns)   --->   "%add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3" [src/conv3.cpp:72]   --->   Operation 5538 'fadd' 'add57_7_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 6.43>
ST_301 : Operation 5539 [2/4] (6.43ns)   --->   "%add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3" [src/conv3.cpp:72]   --->   Operation 5539 'fadd' 'add57_7_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 6.43>
ST_302 : Operation 5540 [1/4] (6.43ns)   --->   "%add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3" [src/conv3.cpp:72]   --->   Operation 5540 'fadd' 'add57_7_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 6.43>
ST_303 : [1/1] (1.31ns)   --->   Input mux for Operation 5541 '%add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4'
ST_303 : Operation 5541 [4/4] (5.11ns)   --->   "%add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4" [src/conv3.cpp:72]   --->   Operation 5541 'fadd' 'add_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 6.43>
ST_304 : Operation 5542 [3/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4" [src/conv3.cpp:72]   --->   Operation 5542 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 6.43>
ST_305 : Operation 5543 [2/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4" [src/conv3.cpp:72]   --->   Operation 5543 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 6.43>
ST_306 : Operation 5544 [1/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4" [src/conv3.cpp:72]   --->   Operation 5544 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 6.43>
ST_307 : [1/1] (1.31ns)   --->   Input mux for Operation 5545 '%add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4'
ST_307 : Operation 5545 [4/4] (5.11ns)   --->   "%add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4" [src/conv3.cpp:72]   --->   Operation 5545 'fadd' 'add57_1_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 6.43>
ST_308 : Operation 5546 [3/4] (6.43ns)   --->   "%add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4" [src/conv3.cpp:72]   --->   Operation 5546 'fadd' 'add57_1_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 6.43>
ST_309 : Operation 5547 [2/4] (6.43ns)   --->   "%add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4" [src/conv3.cpp:72]   --->   Operation 5547 'fadd' 'add57_1_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 6.43>
ST_310 : Operation 5548 [1/4] (6.43ns)   --->   "%add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4" [src/conv3.cpp:72]   --->   Operation 5548 'fadd' 'add57_1_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 6.43>
ST_311 : [1/1] (1.31ns)   --->   Input mux for Operation 5549 '%add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4'
ST_311 : Operation 5549 [4/4] (5.11ns)   --->   "%add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4" [src/conv3.cpp:72]   --->   Operation 5549 'fadd' 'add57_2_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 6.43>
ST_312 : Operation 5550 [3/4] (6.43ns)   --->   "%add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4" [src/conv3.cpp:72]   --->   Operation 5550 'fadd' 'add57_2_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 6.43>
ST_313 : Operation 5551 [2/4] (6.43ns)   --->   "%add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4" [src/conv3.cpp:72]   --->   Operation 5551 'fadd' 'add57_2_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 6.43>
ST_314 : Operation 5552 [1/4] (6.43ns)   --->   "%add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4" [src/conv3.cpp:72]   --->   Operation 5552 'fadd' 'add57_2_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 6.43>
ST_315 : [1/1] (1.31ns)   --->   Input mux for Operation 5553 '%add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4'
ST_315 : Operation 5553 [4/4] (5.11ns)   --->   "%add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4" [src/conv3.cpp:72]   --->   Operation 5553 'fadd' 'add57_3_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 6.43>
ST_316 : Operation 5554 [3/4] (6.43ns)   --->   "%add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4" [src/conv3.cpp:72]   --->   Operation 5554 'fadd' 'add57_3_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 6.43>
ST_317 : Operation 5555 [2/4] (6.43ns)   --->   "%add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4" [src/conv3.cpp:72]   --->   Operation 5555 'fadd' 'add57_3_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 6.43>
ST_318 : Operation 5556 [1/4] (6.43ns)   --->   "%add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4" [src/conv3.cpp:72]   --->   Operation 5556 'fadd' 'add57_3_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 6.43>
ST_319 : [1/1] (1.31ns)   --->   Input mux for Operation 5557 '%add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4'
ST_319 : Operation 5557 [4/4] (5.11ns)   --->   "%add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4" [src/conv3.cpp:72]   --->   Operation 5557 'fadd' 'add57_4_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 6.43>
ST_320 : Operation 5558 [3/4] (6.43ns)   --->   "%add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4" [src/conv3.cpp:72]   --->   Operation 5558 'fadd' 'add57_4_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 6.43>
ST_321 : Operation 5559 [2/4] (6.43ns)   --->   "%add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4" [src/conv3.cpp:72]   --->   Operation 5559 'fadd' 'add57_4_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 6.43>
ST_322 : Operation 5560 [1/4] (6.43ns)   --->   "%add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4" [src/conv3.cpp:72]   --->   Operation 5560 'fadd' 'add57_4_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 6.43>
ST_323 : [1/1] (1.31ns)   --->   Input mux for Operation 5561 '%add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4'
ST_323 : Operation 5561 [4/4] (5.11ns)   --->   "%add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4" [src/conv3.cpp:72]   --->   Operation 5561 'fadd' 'add57_5_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 6.43>
ST_324 : Operation 5562 [3/4] (6.43ns)   --->   "%add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4" [src/conv3.cpp:72]   --->   Operation 5562 'fadd' 'add57_5_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 6.43>
ST_325 : Operation 5563 [2/4] (6.43ns)   --->   "%add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4" [src/conv3.cpp:72]   --->   Operation 5563 'fadd' 'add57_5_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 6.43>
ST_326 : Operation 5564 [1/4] (6.43ns)   --->   "%add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4" [src/conv3.cpp:72]   --->   Operation 5564 'fadd' 'add57_5_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 6.43>
ST_327 : [1/1] (1.31ns)   --->   Input mux for Operation 5565 '%add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4'
ST_327 : Operation 5565 [4/4] (5.11ns)   --->   "%add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4" [src/conv3.cpp:72]   --->   Operation 5565 'fadd' 'add57_6_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 6.43>
ST_328 : Operation 5566 [3/4] (6.43ns)   --->   "%add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4" [src/conv3.cpp:72]   --->   Operation 5566 'fadd' 'add57_6_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 6.43>
ST_329 : Operation 5567 [2/4] (6.43ns)   --->   "%add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4" [src/conv3.cpp:72]   --->   Operation 5567 'fadd' 'add57_6_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 6.43>
ST_330 : Operation 5568 [1/4] (6.43ns)   --->   "%add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4" [src/conv3.cpp:72]   --->   Operation 5568 'fadd' 'add57_6_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 6.43>
ST_331 : [1/1] (1.31ns)   --->   Input mux for Operation 5569 '%add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4'
ST_331 : Operation 5569 [4/4] (5.11ns)   --->   "%add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4" [src/conv3.cpp:72]   --->   Operation 5569 'fadd' 'add57_7_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 6.43>
ST_332 : Operation 5570 [3/4] (6.43ns)   --->   "%add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4" [src/conv3.cpp:72]   --->   Operation 5570 'fadd' 'add57_7_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 6.43>
ST_333 : Operation 5571 [2/4] (6.43ns)   --->   "%add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4" [src/conv3.cpp:72]   --->   Operation 5571 'fadd' 'add57_7_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 6.43>
ST_334 : Operation 5572 [1/4] (6.43ns)   --->   "%add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4" [src/conv3.cpp:72]   --->   Operation 5572 'fadd' 'add57_7_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 6.43>
ST_335 : [1/1] (1.31ns)   --->   Input mux for Operation 5573 '%add_2 = fadd i32 %add57_7_1_4, i32 %mul_2'
ST_335 : Operation 5573 [4/4] (5.11ns)   --->   "%add_2 = fadd i32 %add57_7_1_4, i32 %mul_2" [src/conv3.cpp:72]   --->   Operation 5573 'fadd' 'add_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 6.43>
ST_336 : Operation 5574 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add57_7_1_4, i32 %mul_2" [src/conv3.cpp:72]   --->   Operation 5574 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 6.43>
ST_337 : Operation 5575 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add57_7_1_4, i32 %mul_2" [src/conv3.cpp:72]   --->   Operation 5575 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 6.43>
ST_338 : Operation 5576 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add57_7_1_4, i32 %mul_2" [src/conv3.cpp:72]   --->   Operation 5576 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 6.43>
ST_339 : [1/1] (1.31ns)   --->   Input mux for Operation 5577 '%add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2'
ST_339 : Operation 5577 [4/4] (5.11ns)   --->   "%add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2" [src/conv3.cpp:72]   --->   Operation 5577 'fadd' 'add57_1_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 6.43>
ST_340 : Operation 5578 [3/4] (6.43ns)   --->   "%add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2" [src/conv3.cpp:72]   --->   Operation 5578 'fadd' 'add57_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 6.43>
ST_341 : Operation 5579 [2/4] (6.43ns)   --->   "%add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2" [src/conv3.cpp:72]   --->   Operation 5579 'fadd' 'add57_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 6.43>
ST_342 : Operation 5580 [1/4] (6.43ns)   --->   "%add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2" [src/conv3.cpp:72]   --->   Operation 5580 'fadd' 'add57_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 6.43>
ST_343 : [1/1] (1.31ns)   --->   Input mux for Operation 5581 '%add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2'
ST_343 : Operation 5581 [4/4] (5.11ns)   --->   "%add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2" [src/conv3.cpp:72]   --->   Operation 5581 'fadd' 'add57_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 6.43>
ST_344 : Operation 5582 [3/4] (6.43ns)   --->   "%add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2" [src/conv3.cpp:72]   --->   Operation 5582 'fadd' 'add57_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 6.43>
ST_345 : Operation 5583 [2/4] (6.43ns)   --->   "%add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2" [src/conv3.cpp:72]   --->   Operation 5583 'fadd' 'add57_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 6.43>
ST_346 : Operation 5584 [1/4] (6.43ns)   --->   "%add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2" [src/conv3.cpp:72]   --->   Operation 5584 'fadd' 'add57_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 6.43>
ST_347 : [1/1] (1.31ns)   --->   Input mux for Operation 5585 '%add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2'
ST_347 : Operation 5585 [4/4] (5.11ns)   --->   "%add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2" [src/conv3.cpp:72]   --->   Operation 5585 'fadd' 'add57_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 6.43>
ST_348 : Operation 5586 [3/4] (6.43ns)   --->   "%add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2" [src/conv3.cpp:72]   --->   Operation 5586 'fadd' 'add57_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 6.43>
ST_349 : Operation 5587 [2/4] (6.43ns)   --->   "%add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2" [src/conv3.cpp:72]   --->   Operation 5587 'fadd' 'add57_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 6.43>
ST_350 : Operation 5588 [1/4] (6.43ns)   --->   "%add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2" [src/conv3.cpp:72]   --->   Operation 5588 'fadd' 'add57_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 6.43>
ST_351 : [1/1] (1.31ns)   --->   Input mux for Operation 5589 '%add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2'
ST_351 : Operation 5589 [4/4] (5.11ns)   --->   "%add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2" [src/conv3.cpp:72]   --->   Operation 5589 'fadd' 'add57_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 6.43>
ST_352 : Operation 5590 [3/4] (6.43ns)   --->   "%add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2" [src/conv3.cpp:72]   --->   Operation 5590 'fadd' 'add57_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 6.43>
ST_353 : Operation 5591 [2/4] (6.43ns)   --->   "%add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2" [src/conv3.cpp:72]   --->   Operation 5591 'fadd' 'add57_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 6.43>
ST_354 : Operation 5592 [1/4] (6.43ns)   --->   "%add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2" [src/conv3.cpp:72]   --->   Operation 5592 'fadd' 'add57_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 6.43>
ST_355 : [1/1] (1.31ns)   --->   Input mux for Operation 5593 '%add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2'
ST_355 : Operation 5593 [4/4] (5.11ns)   --->   "%add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2" [src/conv3.cpp:72]   --->   Operation 5593 'fadd' 'add57_5_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 6.43>
ST_356 : Operation 5594 [3/4] (6.43ns)   --->   "%add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2" [src/conv3.cpp:72]   --->   Operation 5594 'fadd' 'add57_5_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 6.43>
ST_357 : Operation 5595 [2/4] (6.43ns)   --->   "%add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2" [src/conv3.cpp:72]   --->   Operation 5595 'fadd' 'add57_5_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 6.43>
ST_358 : Operation 5596 [1/4] (6.43ns)   --->   "%add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2" [src/conv3.cpp:72]   --->   Operation 5596 'fadd' 'add57_5_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 6.43>
ST_359 : [1/1] (1.31ns)   --->   Input mux for Operation 5597 '%add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2'
ST_359 : Operation 5597 [4/4] (5.11ns)   --->   "%add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2" [src/conv3.cpp:72]   --->   Operation 5597 'fadd' 'add57_6_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 6.43>
ST_360 : Operation 5598 [3/4] (6.43ns)   --->   "%add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2" [src/conv3.cpp:72]   --->   Operation 5598 'fadd' 'add57_6_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 6.43>
ST_361 : Operation 5599 [2/4] (6.43ns)   --->   "%add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2" [src/conv3.cpp:72]   --->   Operation 5599 'fadd' 'add57_6_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 6.43>
ST_362 : Operation 5600 [1/4] (6.43ns)   --->   "%add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2" [src/conv3.cpp:72]   --->   Operation 5600 'fadd' 'add57_6_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 6.43>
ST_363 : [1/1] (1.31ns)   --->   Input mux for Operation 5601 '%add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2'
ST_363 : Operation 5601 [4/4] (5.11ns)   --->   "%add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2" [src/conv3.cpp:72]   --->   Operation 5601 'fadd' 'add57_7_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 6.43>
ST_364 : Operation 5602 [3/4] (6.43ns)   --->   "%add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2" [src/conv3.cpp:72]   --->   Operation 5602 'fadd' 'add57_7_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 6.43>
ST_365 : Operation 5603 [2/4] (6.43ns)   --->   "%add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2" [src/conv3.cpp:72]   --->   Operation 5603 'fadd' 'add57_7_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 6.43>
ST_366 : Operation 5604 [1/4] (6.43ns)   --->   "%add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2" [src/conv3.cpp:72]   --->   Operation 5604 'fadd' 'add57_7_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 6.43>
ST_367 : [1/1] (1.31ns)   --->   Input mux for Operation 5605 '%add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1'
ST_367 : Operation 5605 [4/4] (5.11ns)   --->   "%add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1" [src/conv3.cpp:72]   --->   Operation 5605 'fadd' 'add_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 6.43>
ST_368 : Operation 5606 [3/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1" [src/conv3.cpp:72]   --->   Operation 5606 'fadd' 'add_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 6.43>
ST_369 : Operation 5607 [2/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1" [src/conv3.cpp:72]   --->   Operation 5607 'fadd' 'add_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 6.43>
ST_370 : Operation 5608 [1/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1" [src/conv3.cpp:72]   --->   Operation 5608 'fadd' 'add_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 6.43>
ST_371 : [1/1] (1.31ns)   --->   Input mux for Operation 5609 '%add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1'
ST_371 : Operation 5609 [4/4] (5.11ns)   --->   "%add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1" [src/conv3.cpp:72]   --->   Operation 5609 'fadd' 'add57_1_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 6.43>
ST_372 : Operation 5610 [3/4] (6.43ns)   --->   "%add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1" [src/conv3.cpp:72]   --->   Operation 5610 'fadd' 'add57_1_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 6.43>
ST_373 : Operation 5611 [2/4] (6.43ns)   --->   "%add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1" [src/conv3.cpp:72]   --->   Operation 5611 'fadd' 'add57_1_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 6.43>
ST_374 : Operation 5612 [1/4] (6.43ns)   --->   "%add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1" [src/conv3.cpp:72]   --->   Operation 5612 'fadd' 'add57_1_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 6.43>
ST_375 : [1/1] (1.31ns)   --->   Input mux for Operation 5613 '%add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1'
ST_375 : Operation 5613 [4/4] (5.11ns)   --->   "%add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1" [src/conv3.cpp:72]   --->   Operation 5613 'fadd' 'add57_2_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 6.43>
ST_376 : Operation 5614 [3/4] (6.43ns)   --->   "%add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1" [src/conv3.cpp:72]   --->   Operation 5614 'fadd' 'add57_2_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 6.43>
ST_377 : Operation 5615 [2/4] (6.43ns)   --->   "%add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1" [src/conv3.cpp:72]   --->   Operation 5615 'fadd' 'add57_2_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 6.43>
ST_378 : Operation 5616 [1/4] (6.43ns)   --->   "%add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1" [src/conv3.cpp:72]   --->   Operation 5616 'fadd' 'add57_2_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 6.43>
ST_379 : [1/1] (1.31ns)   --->   Input mux for Operation 5617 '%add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1'
ST_379 : Operation 5617 [4/4] (5.11ns)   --->   "%add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1" [src/conv3.cpp:72]   --->   Operation 5617 'fadd' 'add57_3_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 6.43>
ST_380 : Operation 5618 [3/4] (6.43ns)   --->   "%add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1" [src/conv3.cpp:72]   --->   Operation 5618 'fadd' 'add57_3_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 6.43>
ST_381 : Operation 5619 [2/4] (6.43ns)   --->   "%add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1" [src/conv3.cpp:72]   --->   Operation 5619 'fadd' 'add57_3_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 6.43>
ST_382 : Operation 5620 [1/4] (6.43ns)   --->   "%add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1" [src/conv3.cpp:72]   --->   Operation 5620 'fadd' 'add57_3_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 6.43>
ST_383 : [1/1] (1.31ns)   --->   Input mux for Operation 5621 '%add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1'
ST_383 : Operation 5621 [4/4] (5.11ns)   --->   "%add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1" [src/conv3.cpp:72]   --->   Operation 5621 'fadd' 'add57_4_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 6.43>
ST_384 : Operation 5622 [3/4] (6.43ns)   --->   "%add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1" [src/conv3.cpp:72]   --->   Operation 5622 'fadd' 'add57_4_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 6.43>
ST_385 : Operation 5623 [2/4] (6.43ns)   --->   "%add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1" [src/conv3.cpp:72]   --->   Operation 5623 'fadd' 'add57_4_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 6.43>
ST_386 : Operation 5624 [1/4] (6.43ns)   --->   "%add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1" [src/conv3.cpp:72]   --->   Operation 5624 'fadd' 'add57_4_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 6.43>
ST_387 : [1/1] (1.31ns)   --->   Input mux for Operation 5625 '%add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1'
ST_387 : Operation 5625 [4/4] (5.11ns)   --->   "%add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1" [src/conv3.cpp:72]   --->   Operation 5625 'fadd' 'add57_5_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 6.43>
ST_388 : Operation 5626 [3/4] (6.43ns)   --->   "%add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1" [src/conv3.cpp:72]   --->   Operation 5626 'fadd' 'add57_5_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 6.43>
ST_389 : Operation 5627 [2/4] (6.43ns)   --->   "%add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1" [src/conv3.cpp:72]   --->   Operation 5627 'fadd' 'add57_5_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 6.43>
ST_390 : Operation 5628 [1/4] (6.43ns)   --->   "%add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1" [src/conv3.cpp:72]   --->   Operation 5628 'fadd' 'add57_5_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 6.43>
ST_391 : [1/1] (1.31ns)   --->   Input mux for Operation 5629 '%add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1'
ST_391 : Operation 5629 [4/4] (5.11ns)   --->   "%add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1" [src/conv3.cpp:72]   --->   Operation 5629 'fadd' 'add57_6_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 6.43>
ST_392 : Operation 5630 [3/4] (6.43ns)   --->   "%add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1" [src/conv3.cpp:72]   --->   Operation 5630 'fadd' 'add57_6_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 6.43>
ST_393 : Operation 5631 [2/4] (6.43ns)   --->   "%add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1" [src/conv3.cpp:72]   --->   Operation 5631 'fadd' 'add57_6_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 6.43>
ST_394 : Operation 5632 [1/4] (6.43ns)   --->   "%add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1" [src/conv3.cpp:72]   --->   Operation 5632 'fadd' 'add57_6_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 6.43>
ST_395 : [1/1] (1.31ns)   --->   Input mux for Operation 5633 '%add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1'
ST_395 : Operation 5633 [4/4] (5.11ns)   --->   "%add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1" [src/conv3.cpp:72]   --->   Operation 5633 'fadd' 'add57_7_2_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 6.43>
ST_396 : Operation 5634 [3/4] (6.43ns)   --->   "%add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1" [src/conv3.cpp:72]   --->   Operation 5634 'fadd' 'add57_7_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 6.43>
ST_397 : Operation 5635 [2/4] (6.43ns)   --->   "%add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1" [src/conv3.cpp:72]   --->   Operation 5635 'fadd' 'add57_7_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 6.43>
ST_398 : Operation 5636 [1/4] (6.43ns)   --->   "%add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1" [src/conv3.cpp:72]   --->   Operation 5636 'fadd' 'add57_7_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 398> <Delay = 6.43>
ST_399 : [1/1] (1.31ns)   --->   Input mux for Operation 5637 '%add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2'
ST_399 : Operation 5637 [4/4] (5.11ns)   --->   "%add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2" [src/conv3.cpp:72]   --->   Operation 5637 'fadd' 'add_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 6.43>
ST_400 : Operation 5638 [3/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2" [src/conv3.cpp:72]   --->   Operation 5638 'fadd' 'add_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 6.43>
ST_401 : Operation 5639 [2/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2" [src/conv3.cpp:72]   --->   Operation 5639 'fadd' 'add_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 6.43>
ST_402 : Operation 5640 [1/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2" [src/conv3.cpp:72]   --->   Operation 5640 'fadd' 'add_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 6.43>
ST_403 : [1/1] (1.31ns)   --->   Input mux for Operation 5641 '%add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2'
ST_403 : Operation 5641 [4/4] (5.11ns)   --->   "%add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2" [src/conv3.cpp:72]   --->   Operation 5641 'fadd' 'add57_1_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 6.43>
ST_404 : Operation 5642 [3/4] (6.43ns)   --->   "%add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2" [src/conv3.cpp:72]   --->   Operation 5642 'fadd' 'add57_1_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 6.43>
ST_405 : Operation 5643 [2/4] (6.43ns)   --->   "%add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2" [src/conv3.cpp:72]   --->   Operation 5643 'fadd' 'add57_1_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 6.43>
ST_406 : Operation 5644 [1/4] (6.43ns)   --->   "%add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2" [src/conv3.cpp:72]   --->   Operation 5644 'fadd' 'add57_1_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 6.43>
ST_407 : [1/1] (1.31ns)   --->   Input mux for Operation 5645 '%add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2'
ST_407 : Operation 5645 [4/4] (5.11ns)   --->   "%add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2" [src/conv3.cpp:72]   --->   Operation 5645 'fadd' 'add57_2_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 6.43>
ST_408 : Operation 5646 [3/4] (6.43ns)   --->   "%add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2" [src/conv3.cpp:72]   --->   Operation 5646 'fadd' 'add57_2_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 6.43>
ST_409 : Operation 5647 [2/4] (6.43ns)   --->   "%add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2" [src/conv3.cpp:72]   --->   Operation 5647 'fadd' 'add57_2_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 6.43>
ST_410 : Operation 5648 [1/4] (6.43ns)   --->   "%add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2" [src/conv3.cpp:72]   --->   Operation 5648 'fadd' 'add57_2_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 6.43>
ST_411 : [1/1] (1.31ns)   --->   Input mux for Operation 5649 '%add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2'
ST_411 : Operation 5649 [4/4] (5.11ns)   --->   "%add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2" [src/conv3.cpp:72]   --->   Operation 5649 'fadd' 'add57_3_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 6.43>
ST_412 : Operation 5650 [3/4] (6.43ns)   --->   "%add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2" [src/conv3.cpp:72]   --->   Operation 5650 'fadd' 'add57_3_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 6.43>
ST_413 : Operation 5651 [2/4] (6.43ns)   --->   "%add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2" [src/conv3.cpp:72]   --->   Operation 5651 'fadd' 'add57_3_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 6.43>
ST_414 : Operation 5652 [1/4] (6.43ns)   --->   "%add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2" [src/conv3.cpp:72]   --->   Operation 5652 'fadd' 'add57_3_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 0.00>

State 416 <SV = 415> <Delay = 6.43>
ST_416 : [1/1] (1.31ns)   --->   Input mux for Operation 5653 '%add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2'
ST_416 : Operation 5653 [4/4] (5.11ns)   --->   "%add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2" [src/conv3.cpp:72]   --->   Operation 5653 'fadd' 'add57_4_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 6.43>
ST_417 : Operation 5654 [3/4] (6.43ns)   --->   "%add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2" [src/conv3.cpp:72]   --->   Operation 5654 'fadd' 'add57_4_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 6.43>
ST_418 : Operation 5655 [2/4] (6.43ns)   --->   "%add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2" [src/conv3.cpp:72]   --->   Operation 5655 'fadd' 'add57_4_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 6.43>
ST_419 : Operation 5656 [1/4] (6.43ns)   --->   "%add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2" [src/conv3.cpp:72]   --->   Operation 5656 'fadd' 'add57_4_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 6.43>
ST_420 : [1/1] (1.31ns)   --->   Input mux for Operation 5657 '%add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2'
ST_420 : Operation 5657 [4/4] (5.11ns)   --->   "%add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2" [src/conv3.cpp:72]   --->   Operation 5657 'fadd' 'add57_5_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 6.43>
ST_421 : Operation 5658 [3/4] (6.43ns)   --->   "%add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2" [src/conv3.cpp:72]   --->   Operation 5658 'fadd' 'add57_5_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 6.43>
ST_422 : Operation 5659 [2/4] (6.43ns)   --->   "%add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2" [src/conv3.cpp:72]   --->   Operation 5659 'fadd' 'add57_5_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 6.43>
ST_423 : Operation 5660 [1/4] (6.43ns)   --->   "%add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2" [src/conv3.cpp:72]   --->   Operation 5660 'fadd' 'add57_5_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 6.43>
ST_424 : [1/1] (1.31ns)   --->   Input mux for Operation 5661 '%add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2'
ST_424 : Operation 5661 [4/4] (5.11ns)   --->   "%add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2" [src/conv3.cpp:72]   --->   Operation 5661 'fadd' 'add57_6_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 6.43>
ST_425 : Operation 5662 [3/4] (6.43ns)   --->   "%add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2" [src/conv3.cpp:72]   --->   Operation 5662 'fadd' 'add57_6_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 6.43>
ST_426 : Operation 5663 [2/4] (6.43ns)   --->   "%add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2" [src/conv3.cpp:72]   --->   Operation 5663 'fadd' 'add57_6_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 6.43>
ST_427 : Operation 5664 [1/4] (6.43ns)   --->   "%add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2" [src/conv3.cpp:72]   --->   Operation 5664 'fadd' 'add57_6_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 6.43>
ST_428 : [1/1] (1.31ns)   --->   Input mux for Operation 5665 '%add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2'
ST_428 : Operation 5665 [4/4] (5.11ns)   --->   "%add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2" [src/conv3.cpp:72]   --->   Operation 5665 'fadd' 'add57_7_2_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 6.43>
ST_429 : Operation 5666 [3/4] (6.43ns)   --->   "%add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2" [src/conv3.cpp:72]   --->   Operation 5666 'fadd' 'add57_7_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 6.43>
ST_430 : Operation 5667 [2/4] (6.43ns)   --->   "%add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2" [src/conv3.cpp:72]   --->   Operation 5667 'fadd' 'add57_7_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 6.43>
ST_431 : Operation 5668 [1/4] (6.43ns)   --->   "%add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2" [src/conv3.cpp:72]   --->   Operation 5668 'fadd' 'add57_7_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 6.43>
ST_432 : [1/1] (1.31ns)   --->   Input mux for Operation 5669 '%add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3'
ST_432 : Operation 5669 [4/4] (5.11ns)   --->   "%add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3" [src/conv3.cpp:72]   --->   Operation 5669 'fadd' 'add_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 6.43>
ST_433 : Operation 5670 [3/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3" [src/conv3.cpp:72]   --->   Operation 5670 'fadd' 'add_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 6.43>
ST_434 : Operation 5671 [2/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3" [src/conv3.cpp:72]   --->   Operation 5671 'fadd' 'add_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 6.43>
ST_435 : Operation 5672 [1/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3" [src/conv3.cpp:72]   --->   Operation 5672 'fadd' 'add_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 6.43>
ST_436 : [1/1] (1.31ns)   --->   Input mux for Operation 5673 '%add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3'
ST_436 : Operation 5673 [4/4] (5.11ns)   --->   "%add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3" [src/conv3.cpp:72]   --->   Operation 5673 'fadd' 'add57_1_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 6.43>
ST_437 : Operation 5674 [3/4] (6.43ns)   --->   "%add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3" [src/conv3.cpp:72]   --->   Operation 5674 'fadd' 'add57_1_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 6.43>
ST_438 : Operation 5675 [2/4] (6.43ns)   --->   "%add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3" [src/conv3.cpp:72]   --->   Operation 5675 'fadd' 'add57_1_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 438> <Delay = 6.43>
ST_439 : Operation 5676 [1/4] (6.43ns)   --->   "%add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3" [src/conv3.cpp:72]   --->   Operation 5676 'fadd' 'add57_1_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 6.43>
ST_440 : [1/1] (1.31ns)   --->   Input mux for Operation 5677 '%add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3'
ST_440 : Operation 5677 [4/4] (5.11ns)   --->   "%add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3" [src/conv3.cpp:72]   --->   Operation 5677 'fadd' 'add57_2_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 6.43>
ST_441 : Operation 5678 [3/4] (6.43ns)   --->   "%add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3" [src/conv3.cpp:72]   --->   Operation 5678 'fadd' 'add57_2_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 6.43>
ST_442 : Operation 5679 [2/4] (6.43ns)   --->   "%add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3" [src/conv3.cpp:72]   --->   Operation 5679 'fadd' 'add57_2_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 442> <Delay = 6.43>
ST_443 : Operation 5680 [1/4] (6.43ns)   --->   "%add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3" [src/conv3.cpp:72]   --->   Operation 5680 'fadd' 'add57_2_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 6.43>
ST_444 : [1/1] (1.31ns)   --->   Input mux for Operation 5681 '%add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3'
ST_444 : Operation 5681 [4/4] (5.11ns)   --->   "%add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3" [src/conv3.cpp:72]   --->   Operation 5681 'fadd' 'add57_3_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 6.43>
ST_445 : Operation 5682 [3/4] (6.43ns)   --->   "%add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3" [src/conv3.cpp:72]   --->   Operation 5682 'fadd' 'add57_3_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 6.43>
ST_446 : Operation 5683 [2/4] (6.43ns)   --->   "%add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3" [src/conv3.cpp:72]   --->   Operation 5683 'fadd' 'add57_3_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 446> <Delay = 6.43>
ST_447 : Operation 5684 [1/4] (6.43ns)   --->   "%add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3" [src/conv3.cpp:72]   --->   Operation 5684 'fadd' 'add57_3_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 447> <Delay = 6.43>
ST_448 : [1/1] (1.31ns)   --->   Input mux for Operation 5685 '%add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3'
ST_448 : Operation 5685 [4/4] (5.11ns)   --->   "%add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3" [src/conv3.cpp:72]   --->   Operation 5685 'fadd' 'add57_4_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 6.43>
ST_449 : Operation 5686 [3/4] (6.43ns)   --->   "%add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3" [src/conv3.cpp:72]   --->   Operation 5686 'fadd' 'add57_4_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 449> <Delay = 6.43>
ST_450 : Operation 5687 [2/4] (6.43ns)   --->   "%add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3" [src/conv3.cpp:72]   --->   Operation 5687 'fadd' 'add57_4_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 450> <Delay = 6.43>
ST_451 : Operation 5688 [1/4] (6.43ns)   --->   "%add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3" [src/conv3.cpp:72]   --->   Operation 5688 'fadd' 'add57_4_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 6.43>
ST_452 : [1/1] (1.31ns)   --->   Input mux for Operation 5689 '%add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3'
ST_452 : Operation 5689 [4/4] (5.11ns)   --->   "%add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3" [src/conv3.cpp:72]   --->   Operation 5689 'fadd' 'add57_5_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 6.43>
ST_453 : Operation 5690 [3/4] (6.43ns)   --->   "%add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3" [src/conv3.cpp:72]   --->   Operation 5690 'fadd' 'add57_5_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 6.43>
ST_454 : Operation 5691 [2/4] (6.43ns)   --->   "%add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3" [src/conv3.cpp:72]   --->   Operation 5691 'fadd' 'add57_5_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 454> <Delay = 6.43>
ST_455 : Operation 5692 [1/4] (6.43ns)   --->   "%add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3" [src/conv3.cpp:72]   --->   Operation 5692 'fadd' 'add57_5_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 6.43>
ST_456 : [1/1] (1.31ns)   --->   Input mux for Operation 5693 '%add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3'
ST_456 : Operation 5693 [4/4] (5.11ns)   --->   "%add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3" [src/conv3.cpp:72]   --->   Operation 5693 'fadd' 'add57_6_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 6.43>
ST_457 : Operation 5694 [3/4] (6.43ns)   --->   "%add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3" [src/conv3.cpp:72]   --->   Operation 5694 'fadd' 'add57_6_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 6.43>
ST_458 : Operation 5695 [2/4] (6.43ns)   --->   "%add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3" [src/conv3.cpp:72]   --->   Operation 5695 'fadd' 'add57_6_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 458> <Delay = 6.43>
ST_459 : Operation 5696 [1/4] (6.43ns)   --->   "%add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3" [src/conv3.cpp:72]   --->   Operation 5696 'fadd' 'add57_6_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 6.43>
ST_460 : [1/1] (1.31ns)   --->   Input mux for Operation 5697 '%add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3'
ST_460 : Operation 5697 [4/4] (5.11ns)   --->   "%add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3" [src/conv3.cpp:72]   --->   Operation 5697 'fadd' 'add57_7_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 6.43>
ST_461 : Operation 5698 [3/4] (6.43ns)   --->   "%add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3" [src/conv3.cpp:72]   --->   Operation 5698 'fadd' 'add57_7_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 6.43>
ST_462 : Operation 5699 [2/4] (6.43ns)   --->   "%add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3" [src/conv3.cpp:72]   --->   Operation 5699 'fadd' 'add57_7_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 462> <Delay = 6.43>
ST_463 : Operation 5700 [1/4] (6.43ns)   --->   "%add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3" [src/conv3.cpp:72]   --->   Operation 5700 'fadd' 'add57_7_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 6.43>
ST_464 : [1/1] (1.31ns)   --->   Input mux for Operation 5701 '%add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4'
ST_464 : Operation 5701 [4/4] (5.11ns)   --->   "%add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4" [src/conv3.cpp:72]   --->   Operation 5701 'fadd' 'add_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 464> <Delay = 6.43>
ST_465 : Operation 5702 [3/4] (6.43ns)   --->   "%add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4" [src/conv3.cpp:72]   --->   Operation 5702 'fadd' 'add_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 6.43>
ST_466 : Operation 5703 [2/4] (6.43ns)   --->   "%add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4" [src/conv3.cpp:72]   --->   Operation 5703 'fadd' 'add_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 466> <Delay = 6.43>
ST_467 : Operation 5704 [1/4] (6.43ns)   --->   "%add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4" [src/conv3.cpp:72]   --->   Operation 5704 'fadd' 'add_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 6.43>
ST_468 : [1/1] (1.31ns)   --->   Input mux for Operation 5705 '%add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4'
ST_468 : Operation 5705 [4/4] (5.11ns)   --->   "%add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4" [src/conv3.cpp:72]   --->   Operation 5705 'fadd' 'add57_1_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 6.43>
ST_469 : Operation 5706 [3/4] (6.43ns)   --->   "%add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4" [src/conv3.cpp:72]   --->   Operation 5706 'fadd' 'add57_1_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 6.43>
ST_470 : Operation 5707 [2/4] (6.43ns)   --->   "%add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4" [src/conv3.cpp:72]   --->   Operation 5707 'fadd' 'add57_1_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 470> <Delay = 6.43>
ST_471 : Operation 5708 [1/4] (6.43ns)   --->   "%add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4" [src/conv3.cpp:72]   --->   Operation 5708 'fadd' 'add57_1_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 6.43>
ST_472 : [1/1] (1.31ns)   --->   Input mux for Operation 5709 '%add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4'
ST_472 : Operation 5709 [4/4] (5.11ns)   --->   "%add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4" [src/conv3.cpp:72]   --->   Operation 5709 'fadd' 'add57_2_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 472> <Delay = 6.43>
ST_473 : Operation 5710 [3/4] (6.43ns)   --->   "%add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4" [src/conv3.cpp:72]   --->   Operation 5710 'fadd' 'add57_2_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 6.43>
ST_474 : Operation 5711 [2/4] (6.43ns)   --->   "%add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4" [src/conv3.cpp:72]   --->   Operation 5711 'fadd' 'add57_2_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 474> <Delay = 6.43>
ST_475 : Operation 5712 [1/4] (6.43ns)   --->   "%add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4" [src/conv3.cpp:72]   --->   Operation 5712 'fadd' 'add57_2_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 6.43>
ST_476 : [1/1] (1.31ns)   --->   Input mux for Operation 5713 '%add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4'
ST_476 : Operation 5713 [4/4] (5.11ns)   --->   "%add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4" [src/conv3.cpp:72]   --->   Operation 5713 'fadd' 'add57_3_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 6.43>
ST_477 : Operation 5714 [3/4] (6.43ns)   --->   "%add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4" [src/conv3.cpp:72]   --->   Operation 5714 'fadd' 'add57_3_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 6.43>
ST_478 : Operation 5715 [2/4] (6.43ns)   --->   "%add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4" [src/conv3.cpp:72]   --->   Operation 5715 'fadd' 'add57_3_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 478> <Delay = 6.43>
ST_479 : Operation 5716 [1/4] (6.43ns)   --->   "%add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4" [src/conv3.cpp:72]   --->   Operation 5716 'fadd' 'add57_3_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 6.43>
ST_480 : [1/1] (1.31ns)   --->   Input mux for Operation 5717 '%add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4'
ST_480 : Operation 5717 [4/4] (5.11ns)   --->   "%add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4" [src/conv3.cpp:72]   --->   Operation 5717 'fadd' 'add57_4_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 6.43>
ST_481 : Operation 5718 [3/4] (6.43ns)   --->   "%add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4" [src/conv3.cpp:72]   --->   Operation 5718 'fadd' 'add57_4_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 6.43>
ST_482 : Operation 5719 [2/4] (6.43ns)   --->   "%add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4" [src/conv3.cpp:72]   --->   Operation 5719 'fadd' 'add57_4_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 482> <Delay = 6.43>
ST_483 : Operation 5720 [1/4] (6.43ns)   --->   "%add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4" [src/conv3.cpp:72]   --->   Operation 5720 'fadd' 'add57_4_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 6.43>
ST_484 : [1/1] (1.31ns)   --->   Input mux for Operation 5721 '%add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4'
ST_484 : Operation 5721 [4/4] (5.11ns)   --->   "%add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4" [src/conv3.cpp:72]   --->   Operation 5721 'fadd' 'add57_5_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 6.43>
ST_485 : Operation 5722 [3/4] (6.43ns)   --->   "%add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4" [src/conv3.cpp:72]   --->   Operation 5722 'fadd' 'add57_5_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 6.43>
ST_486 : Operation 5723 [2/4] (6.43ns)   --->   "%add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4" [src/conv3.cpp:72]   --->   Operation 5723 'fadd' 'add57_5_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 486> <Delay = 6.43>
ST_487 : Operation 5724 [1/4] (6.43ns)   --->   "%add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4" [src/conv3.cpp:72]   --->   Operation 5724 'fadd' 'add57_5_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 6.43>
ST_488 : [1/1] (1.31ns)   --->   Input mux for Operation 5725 '%add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4'
ST_488 : Operation 5725 [4/4] (5.11ns)   --->   "%add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4" [src/conv3.cpp:72]   --->   Operation 5725 'fadd' 'add57_6_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 6.43>
ST_489 : Operation 5726 [3/4] (6.43ns)   --->   "%add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4" [src/conv3.cpp:72]   --->   Operation 5726 'fadd' 'add57_6_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 6.43>
ST_490 : Operation 5727 [2/4] (6.43ns)   --->   "%add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4" [src/conv3.cpp:72]   --->   Operation 5727 'fadd' 'add57_6_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 490> <Delay = 6.43>
ST_491 : Operation 5728 [1/4] (6.43ns)   --->   "%add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4" [src/conv3.cpp:72]   --->   Operation 5728 'fadd' 'add57_6_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 6.43>
ST_492 : [1/1] (1.31ns)   --->   Input mux for Operation 5729 '%add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4'
ST_492 : Operation 5729 [4/4] (5.11ns)   --->   "%add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4" [src/conv3.cpp:72]   --->   Operation 5729 'fadd' 'add57_7_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 6.43>
ST_493 : Operation 5730 [3/4] (6.43ns)   --->   "%add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4" [src/conv3.cpp:72]   --->   Operation 5730 'fadd' 'add57_7_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 6.43>
ST_494 : Operation 5731 [2/4] (6.43ns)   --->   "%add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4" [src/conv3.cpp:72]   --->   Operation 5731 'fadd' 'add57_7_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 494> <Delay = 6.43>
ST_495 : Operation 5732 [1/4] (6.43ns)   --->   "%add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4" [src/conv3.cpp:72]   --->   Operation 5732 'fadd' 'add57_7_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 495> <Delay = 6.43>
ST_496 : [1/1] (1.31ns)   --->   Input mux for Operation 5733 '%add_3 = fadd i32 %add57_7_2_4, i32 %mul_3'
ST_496 : Operation 5733 [4/4] (5.11ns)   --->   "%add_3 = fadd i32 %add57_7_2_4, i32 %mul_3" [src/conv3.cpp:72]   --->   Operation 5733 'fadd' 'add_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 496> <Delay = 6.43>
ST_497 : Operation 5734 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add57_7_2_4, i32 %mul_3" [src/conv3.cpp:72]   --->   Operation 5734 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 6.43>
ST_498 : Operation 5735 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add57_7_2_4, i32 %mul_3" [src/conv3.cpp:72]   --->   Operation 5735 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 498> <Delay = 6.43>
ST_499 : Operation 5736 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add57_7_2_4, i32 %mul_3" [src/conv3.cpp:72]   --->   Operation 5736 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 6.43>
ST_500 : [1/1] (1.31ns)   --->   Input mux for Operation 5737 '%add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3'
ST_500 : Operation 5737 [4/4] (5.11ns)   --->   "%add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3" [src/conv3.cpp:72]   --->   Operation 5737 'fadd' 'add57_1_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 6.43>
ST_501 : Operation 5738 [3/4] (6.43ns)   --->   "%add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3" [src/conv3.cpp:72]   --->   Operation 5738 'fadd' 'add57_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 6.43>
ST_502 : Operation 5739 [2/4] (6.43ns)   --->   "%add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3" [src/conv3.cpp:72]   --->   Operation 5739 'fadd' 'add57_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 502> <Delay = 6.43>
ST_503 : Operation 5740 [1/4] (6.43ns)   --->   "%add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3" [src/conv3.cpp:72]   --->   Operation 5740 'fadd' 'add57_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 503> <Delay = 6.43>
ST_504 : [1/1] (1.31ns)   --->   Input mux for Operation 5741 '%add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3'
ST_504 : Operation 5741 [4/4] (5.11ns)   --->   "%add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3" [src/conv3.cpp:72]   --->   Operation 5741 'fadd' 'add57_2_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 6.43>
ST_505 : Operation 5742 [3/4] (6.43ns)   --->   "%add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3" [src/conv3.cpp:72]   --->   Operation 5742 'fadd' 'add57_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 6.43>
ST_506 : Operation 5743 [2/4] (6.43ns)   --->   "%add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3" [src/conv3.cpp:72]   --->   Operation 5743 'fadd' 'add57_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 506> <Delay = 6.43>
ST_507 : Operation 5744 [1/4] (6.43ns)   --->   "%add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3" [src/conv3.cpp:72]   --->   Operation 5744 'fadd' 'add57_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 507> <Delay = 6.43>
ST_508 : [1/1] (1.31ns)   --->   Input mux for Operation 5745 '%add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3'
ST_508 : Operation 5745 [4/4] (5.11ns)   --->   "%add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3" [src/conv3.cpp:72]   --->   Operation 5745 'fadd' 'add57_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 6.43>
ST_509 : Operation 5746 [3/4] (6.43ns)   --->   "%add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3" [src/conv3.cpp:72]   --->   Operation 5746 'fadd' 'add57_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 6.43>
ST_510 : Operation 5747 [2/4] (6.43ns)   --->   "%add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3" [src/conv3.cpp:72]   --->   Operation 5747 'fadd' 'add57_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 510> <Delay = 6.43>
ST_511 : Operation 5748 [1/4] (6.43ns)   --->   "%add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3" [src/conv3.cpp:72]   --->   Operation 5748 'fadd' 'add57_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 511> <Delay = 6.43>
ST_512 : [1/1] (1.31ns)   --->   Input mux for Operation 5749 '%add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3'
ST_512 : Operation 5749 [4/4] (5.11ns)   --->   "%add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3" [src/conv3.cpp:72]   --->   Operation 5749 'fadd' 'add57_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 6.43>
ST_513 : Operation 5750 [3/4] (6.43ns)   --->   "%add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3" [src/conv3.cpp:72]   --->   Operation 5750 'fadd' 'add57_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 6.43>
ST_514 : Operation 5751 [2/4] (6.43ns)   --->   "%add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3" [src/conv3.cpp:72]   --->   Operation 5751 'fadd' 'add57_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 514> <Delay = 6.43>
ST_515 : Operation 5752 [1/4] (6.43ns)   --->   "%add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3" [src/conv3.cpp:72]   --->   Operation 5752 'fadd' 'add57_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 515> <Delay = 6.43>
ST_516 : [1/1] (1.31ns)   --->   Input mux for Operation 5753 '%add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3'
ST_516 : Operation 5753 [4/4] (5.11ns)   --->   "%add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3" [src/conv3.cpp:72]   --->   Operation 5753 'fadd' 'add57_5_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 6.43>
ST_517 : Operation 5754 [3/4] (6.43ns)   --->   "%add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3" [src/conv3.cpp:72]   --->   Operation 5754 'fadd' 'add57_5_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 6.43>
ST_518 : Operation 5755 [2/4] (6.43ns)   --->   "%add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3" [src/conv3.cpp:72]   --->   Operation 5755 'fadd' 'add57_5_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 518> <Delay = 6.43>
ST_519 : Operation 5756 [1/4] (6.43ns)   --->   "%add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3" [src/conv3.cpp:72]   --->   Operation 5756 'fadd' 'add57_5_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 519> <Delay = 6.43>
ST_520 : [1/1] (1.31ns)   --->   Input mux for Operation 5757 '%add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3'
ST_520 : Operation 5757 [4/4] (5.11ns)   --->   "%add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3" [src/conv3.cpp:72]   --->   Operation 5757 'fadd' 'add57_6_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 6.43>
ST_521 : Operation 5758 [3/4] (6.43ns)   --->   "%add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3" [src/conv3.cpp:72]   --->   Operation 5758 'fadd' 'add57_6_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 6.43>
ST_522 : Operation 5759 [2/4] (6.43ns)   --->   "%add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3" [src/conv3.cpp:72]   --->   Operation 5759 'fadd' 'add57_6_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 522> <Delay = 6.43>
ST_523 : Operation 5760 [1/4] (6.43ns)   --->   "%add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3" [src/conv3.cpp:72]   --->   Operation 5760 'fadd' 'add57_6_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 523> <Delay = 6.43>
ST_524 : [1/1] (1.31ns)   --->   Input mux for Operation 5761 '%add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3'
ST_524 : Operation 5761 [4/4] (5.11ns)   --->   "%add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3" [src/conv3.cpp:72]   --->   Operation 5761 'fadd' 'add57_7_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 6.43>
ST_525 : Operation 5762 [3/4] (6.43ns)   --->   "%add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3" [src/conv3.cpp:72]   --->   Operation 5762 'fadd' 'add57_7_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 6.43>
ST_526 : Operation 5763 [2/4] (6.43ns)   --->   "%add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3" [src/conv3.cpp:72]   --->   Operation 5763 'fadd' 'add57_7_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 526> <Delay = 6.43>
ST_527 : Operation 5764 [1/4] (6.43ns)   --->   "%add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3" [src/conv3.cpp:72]   --->   Operation 5764 'fadd' 'add57_7_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 6.43>
ST_528 : [1/1] (1.31ns)   --->   Input mux for Operation 5765 '%add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1'
ST_528 : Operation 5765 [4/4] (5.11ns)   --->   "%add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1" [src/conv3.cpp:72]   --->   Operation 5765 'fadd' 'add_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 528> <Delay = 6.43>
ST_529 : Operation 5766 [3/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1" [src/conv3.cpp:72]   --->   Operation 5766 'fadd' 'add_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 529> <Delay = 6.43>
ST_530 : Operation 5767 [2/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1" [src/conv3.cpp:72]   --->   Operation 5767 'fadd' 'add_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 530> <Delay = 6.43>
ST_531 : Operation 5768 [1/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1" [src/conv3.cpp:72]   --->   Operation 5768 'fadd' 'add_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 531> <Delay = 6.43>
ST_532 : [1/1] (1.31ns)   --->   Input mux for Operation 5769 '%add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1'
ST_532 : Operation 5769 [4/4] (5.11ns)   --->   "%add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1" [src/conv3.cpp:72]   --->   Operation 5769 'fadd' 'add57_1_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 532> <Delay = 6.43>
ST_533 : Operation 5770 [3/4] (6.43ns)   --->   "%add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1" [src/conv3.cpp:72]   --->   Operation 5770 'fadd' 'add57_1_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 533> <Delay = 6.43>
ST_534 : Operation 5771 [2/4] (6.43ns)   --->   "%add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1" [src/conv3.cpp:72]   --->   Operation 5771 'fadd' 'add57_1_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 534> <Delay = 6.43>
ST_535 : Operation 5772 [1/4] (6.43ns)   --->   "%add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1" [src/conv3.cpp:72]   --->   Operation 5772 'fadd' 'add57_1_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 535> <Delay = 6.43>
ST_536 : [1/1] (1.31ns)   --->   Input mux for Operation 5773 '%add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1'
ST_536 : Operation 5773 [4/4] (5.11ns)   --->   "%add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1" [src/conv3.cpp:72]   --->   Operation 5773 'fadd' 'add57_2_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 536> <Delay = 6.43>
ST_537 : Operation 5774 [3/4] (6.43ns)   --->   "%add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1" [src/conv3.cpp:72]   --->   Operation 5774 'fadd' 'add57_2_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 537> <Delay = 6.43>
ST_538 : Operation 5775 [2/4] (6.43ns)   --->   "%add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1" [src/conv3.cpp:72]   --->   Operation 5775 'fadd' 'add57_2_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 538> <Delay = 6.43>
ST_539 : Operation 5776 [1/4] (6.43ns)   --->   "%add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1" [src/conv3.cpp:72]   --->   Operation 5776 'fadd' 'add57_2_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 539> <Delay = 6.43>
ST_540 : [1/1] (1.31ns)   --->   Input mux for Operation 5777 '%add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1'
ST_540 : Operation 5777 [4/4] (5.11ns)   --->   "%add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1" [src/conv3.cpp:72]   --->   Operation 5777 'fadd' 'add57_3_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 540> <Delay = 6.43>
ST_541 : Operation 5778 [3/4] (6.43ns)   --->   "%add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1" [src/conv3.cpp:72]   --->   Operation 5778 'fadd' 'add57_3_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 541> <Delay = 6.43>
ST_542 : Operation 5779 [2/4] (6.43ns)   --->   "%add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1" [src/conv3.cpp:72]   --->   Operation 5779 'fadd' 'add57_3_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 542> <Delay = 6.43>
ST_543 : Operation 5780 [1/4] (6.43ns)   --->   "%add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1" [src/conv3.cpp:72]   --->   Operation 5780 'fadd' 'add57_3_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 543> <Delay = 6.43>
ST_544 : [1/1] (1.31ns)   --->   Input mux for Operation 5781 '%add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1'
ST_544 : Operation 5781 [4/4] (5.11ns)   --->   "%add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1" [src/conv3.cpp:72]   --->   Operation 5781 'fadd' 'add57_4_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 544> <Delay = 6.43>
ST_545 : Operation 5782 [3/4] (6.43ns)   --->   "%add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1" [src/conv3.cpp:72]   --->   Operation 5782 'fadd' 'add57_4_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 545> <Delay = 6.43>
ST_546 : Operation 5783 [2/4] (6.43ns)   --->   "%add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1" [src/conv3.cpp:72]   --->   Operation 5783 'fadd' 'add57_4_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 546> <Delay = 6.43>
ST_547 : Operation 5784 [1/4] (6.43ns)   --->   "%add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1" [src/conv3.cpp:72]   --->   Operation 5784 'fadd' 'add57_4_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 547> <Delay = 6.43>
ST_548 : [1/1] (1.31ns)   --->   Input mux for Operation 5785 '%add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1'
ST_548 : Operation 5785 [4/4] (5.11ns)   --->   "%add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1" [src/conv3.cpp:72]   --->   Operation 5785 'fadd' 'add57_5_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 548> <Delay = 6.43>
ST_549 : Operation 5786 [3/4] (6.43ns)   --->   "%add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1" [src/conv3.cpp:72]   --->   Operation 5786 'fadd' 'add57_5_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 549> <Delay = 6.43>
ST_550 : Operation 5787 [2/4] (6.43ns)   --->   "%add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1" [src/conv3.cpp:72]   --->   Operation 5787 'fadd' 'add57_5_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 550> <Delay = 6.43>
ST_551 : Operation 5788 [1/4] (6.43ns)   --->   "%add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1" [src/conv3.cpp:72]   --->   Operation 5788 'fadd' 'add57_5_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 551> <Delay = 6.43>
ST_552 : [1/1] (1.31ns)   --->   Input mux for Operation 5789 '%add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1'
ST_552 : Operation 5789 [4/4] (5.11ns)   --->   "%add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1" [src/conv3.cpp:72]   --->   Operation 5789 'fadd' 'add57_6_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 552> <Delay = 6.43>
ST_553 : Operation 5790 [3/4] (6.43ns)   --->   "%add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1" [src/conv3.cpp:72]   --->   Operation 5790 'fadd' 'add57_6_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 553> <Delay = 6.43>
ST_554 : Operation 5791 [2/4] (6.43ns)   --->   "%add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1" [src/conv3.cpp:72]   --->   Operation 5791 'fadd' 'add57_6_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 554> <Delay = 6.43>
ST_555 : Operation 5792 [1/4] (6.43ns)   --->   "%add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1" [src/conv3.cpp:72]   --->   Operation 5792 'fadd' 'add57_6_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 555> <Delay = 6.43>
ST_556 : [1/1] (1.31ns)   --->   Input mux for Operation 5793 '%add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1'
ST_556 : Operation 5793 [4/4] (5.11ns)   --->   "%add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1" [src/conv3.cpp:72]   --->   Operation 5793 'fadd' 'add57_7_3_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 556> <Delay = 6.43>
ST_557 : Operation 5794 [3/4] (6.43ns)   --->   "%add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1" [src/conv3.cpp:72]   --->   Operation 5794 'fadd' 'add57_7_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 557> <Delay = 6.43>
ST_558 : Operation 5795 [2/4] (6.43ns)   --->   "%add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1" [src/conv3.cpp:72]   --->   Operation 5795 'fadd' 'add57_7_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 558> <Delay = 6.43>
ST_559 : Operation 5796 [1/4] (6.43ns)   --->   "%add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1" [src/conv3.cpp:72]   --->   Operation 5796 'fadd' 'add57_7_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 559> <Delay = 6.43>
ST_560 : [1/1] (1.31ns)   --->   Input mux for Operation 5797 '%add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2'
ST_560 : Operation 5797 [4/4] (5.11ns)   --->   "%add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2" [src/conv3.cpp:72]   --->   Operation 5797 'fadd' 'add_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 560> <Delay = 6.43>
ST_561 : Operation 5798 [3/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2" [src/conv3.cpp:72]   --->   Operation 5798 'fadd' 'add_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 561> <Delay = 6.43>
ST_562 : Operation 5799 [2/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2" [src/conv3.cpp:72]   --->   Operation 5799 'fadd' 'add_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 562> <Delay = 6.43>
ST_563 : Operation 5800 [1/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2" [src/conv3.cpp:72]   --->   Operation 5800 'fadd' 'add_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 563> <Delay = 6.43>
ST_564 : [1/1] (1.31ns)   --->   Input mux for Operation 5801 '%add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2'
ST_564 : Operation 5801 [4/4] (5.11ns)   --->   "%add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2" [src/conv3.cpp:72]   --->   Operation 5801 'fadd' 'add57_1_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 564> <Delay = 6.43>
ST_565 : Operation 5802 [3/4] (6.43ns)   --->   "%add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2" [src/conv3.cpp:72]   --->   Operation 5802 'fadd' 'add57_1_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 565> <Delay = 6.43>
ST_566 : Operation 5803 [2/4] (6.43ns)   --->   "%add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2" [src/conv3.cpp:72]   --->   Operation 5803 'fadd' 'add57_1_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 566> <Delay = 6.43>
ST_567 : Operation 5804 [1/4] (6.43ns)   --->   "%add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2" [src/conv3.cpp:72]   --->   Operation 5804 'fadd' 'add57_1_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 567> <Delay = 6.43>
ST_568 : [1/1] (1.31ns)   --->   Input mux for Operation 5805 '%add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2'
ST_568 : Operation 5805 [4/4] (5.11ns)   --->   "%add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2" [src/conv3.cpp:72]   --->   Operation 5805 'fadd' 'add57_2_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 568> <Delay = 6.43>
ST_569 : Operation 5806 [3/4] (6.43ns)   --->   "%add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2" [src/conv3.cpp:72]   --->   Operation 5806 'fadd' 'add57_2_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 569> <Delay = 6.43>
ST_570 : Operation 5807 [2/4] (6.43ns)   --->   "%add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2" [src/conv3.cpp:72]   --->   Operation 5807 'fadd' 'add57_2_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 570> <Delay = 6.43>
ST_571 : Operation 5808 [1/4] (6.43ns)   --->   "%add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2" [src/conv3.cpp:72]   --->   Operation 5808 'fadd' 'add57_2_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 571> <Delay = 6.43>
ST_572 : [1/1] (1.31ns)   --->   Input mux for Operation 5809 '%add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2'
ST_572 : Operation 5809 [4/4] (5.11ns)   --->   "%add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2" [src/conv3.cpp:72]   --->   Operation 5809 'fadd' 'add57_3_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 572> <Delay = 6.43>
ST_573 : Operation 5810 [3/4] (6.43ns)   --->   "%add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2" [src/conv3.cpp:72]   --->   Operation 5810 'fadd' 'add57_3_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 573> <Delay = 6.43>
ST_574 : Operation 5811 [2/4] (6.43ns)   --->   "%add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2" [src/conv3.cpp:72]   --->   Operation 5811 'fadd' 'add57_3_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 574> <Delay = 6.43>
ST_575 : Operation 5812 [1/4] (6.43ns)   --->   "%add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2" [src/conv3.cpp:72]   --->   Operation 5812 'fadd' 'add57_3_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 575> <Delay = 6.43>
ST_576 : [1/1] (1.31ns)   --->   Input mux for Operation 5813 '%add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2'
ST_576 : Operation 5813 [4/4] (5.11ns)   --->   "%add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2" [src/conv3.cpp:72]   --->   Operation 5813 'fadd' 'add57_4_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 576> <Delay = 6.43>
ST_577 : Operation 5814 [3/4] (6.43ns)   --->   "%add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2" [src/conv3.cpp:72]   --->   Operation 5814 'fadd' 'add57_4_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 577> <Delay = 6.43>
ST_578 : Operation 5815 [2/4] (6.43ns)   --->   "%add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2" [src/conv3.cpp:72]   --->   Operation 5815 'fadd' 'add57_4_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 578> <Delay = 6.43>
ST_579 : Operation 5816 [1/4] (6.43ns)   --->   "%add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2" [src/conv3.cpp:72]   --->   Operation 5816 'fadd' 'add57_4_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 579> <Delay = 6.43>
ST_580 : [1/1] (1.31ns)   --->   Input mux for Operation 5817 '%add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2'
ST_580 : Operation 5817 [4/4] (5.11ns)   --->   "%add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2" [src/conv3.cpp:72]   --->   Operation 5817 'fadd' 'add57_5_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 580> <Delay = 6.43>
ST_581 : Operation 5818 [3/4] (6.43ns)   --->   "%add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2" [src/conv3.cpp:72]   --->   Operation 5818 'fadd' 'add57_5_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 581> <Delay = 6.43>
ST_582 : Operation 5819 [2/4] (6.43ns)   --->   "%add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2" [src/conv3.cpp:72]   --->   Operation 5819 'fadd' 'add57_5_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 582> <Delay = 6.43>
ST_583 : Operation 5820 [1/4] (6.43ns)   --->   "%add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2" [src/conv3.cpp:72]   --->   Operation 5820 'fadd' 'add57_5_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 583> <Delay = 6.43>
ST_584 : [1/1] (1.31ns)   --->   Input mux for Operation 5821 '%add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2'
ST_584 : Operation 5821 [4/4] (5.11ns)   --->   "%add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2" [src/conv3.cpp:72]   --->   Operation 5821 'fadd' 'add57_6_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 584> <Delay = 6.43>
ST_585 : Operation 5822 [3/4] (6.43ns)   --->   "%add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2" [src/conv3.cpp:72]   --->   Operation 5822 'fadd' 'add57_6_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 585> <Delay = 6.43>
ST_586 : Operation 5823 [2/4] (6.43ns)   --->   "%add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2" [src/conv3.cpp:72]   --->   Operation 5823 'fadd' 'add57_6_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 586> <Delay = 6.43>
ST_587 : Operation 5824 [1/4] (6.43ns)   --->   "%add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2" [src/conv3.cpp:72]   --->   Operation 5824 'fadd' 'add57_6_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 587> <Delay = 6.43>
ST_588 : [1/1] (1.31ns)   --->   Input mux for Operation 5825 '%add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2'
ST_588 : Operation 5825 [4/4] (5.11ns)   --->   "%add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2" [src/conv3.cpp:72]   --->   Operation 5825 'fadd' 'add57_7_3_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 588> <Delay = 6.43>
ST_589 : Operation 5826 [3/4] (6.43ns)   --->   "%add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2" [src/conv3.cpp:72]   --->   Operation 5826 'fadd' 'add57_7_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 589> <Delay = 6.43>
ST_590 : Operation 5827 [2/4] (6.43ns)   --->   "%add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2" [src/conv3.cpp:72]   --->   Operation 5827 'fadd' 'add57_7_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 590> <Delay = 6.43>
ST_591 : Operation 5828 [1/4] (6.43ns)   --->   "%add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2" [src/conv3.cpp:72]   --->   Operation 5828 'fadd' 'add57_7_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 591> <Delay = 6.43>
ST_592 : [1/1] (1.31ns)   --->   Input mux for Operation 5829 '%add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3'
ST_592 : Operation 5829 [4/4] (5.11ns)   --->   "%add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3" [src/conv3.cpp:72]   --->   Operation 5829 'fadd' 'add_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 592> <Delay = 6.43>
ST_593 : Operation 5830 [3/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3" [src/conv3.cpp:72]   --->   Operation 5830 'fadd' 'add_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 593> <Delay = 6.43>
ST_594 : Operation 5831 [2/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3" [src/conv3.cpp:72]   --->   Operation 5831 'fadd' 'add_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 595 <SV = 594> <Delay = 6.43>
ST_595 : Operation 5832 [1/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3" [src/conv3.cpp:72]   --->   Operation 5832 'fadd' 'add_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 595> <Delay = 6.43>
ST_596 : [1/1] (1.31ns)   --->   Input mux for Operation 5833 '%add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3'
ST_596 : Operation 5833 [4/4] (5.11ns)   --->   "%add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3" [src/conv3.cpp:72]   --->   Operation 5833 'fadd' 'add57_1_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 596> <Delay = 6.43>
ST_597 : Operation 5834 [3/4] (6.43ns)   --->   "%add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3" [src/conv3.cpp:72]   --->   Operation 5834 'fadd' 'add57_1_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 597> <Delay = 6.43>
ST_598 : Operation 5835 [2/4] (6.43ns)   --->   "%add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3" [src/conv3.cpp:72]   --->   Operation 5835 'fadd' 'add57_1_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 598> <Delay = 6.43>
ST_599 : Operation 5836 [1/4] (6.43ns)   --->   "%add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3" [src/conv3.cpp:72]   --->   Operation 5836 'fadd' 'add57_1_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 599> <Delay = 6.43>
ST_600 : [1/1] (1.31ns)   --->   Input mux for Operation 5837 '%add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3'
ST_600 : Operation 5837 [4/4] (5.11ns)   --->   "%add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3" [src/conv3.cpp:72]   --->   Operation 5837 'fadd' 'add57_2_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 600> <Delay = 6.43>
ST_601 : Operation 5838 [3/4] (6.43ns)   --->   "%add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3" [src/conv3.cpp:72]   --->   Operation 5838 'fadd' 'add57_2_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 601> <Delay = 6.43>
ST_602 : Operation 5839 [2/4] (6.43ns)   --->   "%add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3" [src/conv3.cpp:72]   --->   Operation 5839 'fadd' 'add57_2_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 602> <Delay = 6.43>
ST_603 : Operation 5840 [1/4] (6.43ns)   --->   "%add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3" [src/conv3.cpp:72]   --->   Operation 5840 'fadd' 'add57_2_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 603> <Delay = 6.43>
ST_604 : [1/1] (1.31ns)   --->   Input mux for Operation 5841 '%add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3'
ST_604 : Operation 5841 [4/4] (5.11ns)   --->   "%add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3" [src/conv3.cpp:72]   --->   Operation 5841 'fadd' 'add57_3_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 604> <Delay = 6.43>
ST_605 : Operation 5842 [3/4] (6.43ns)   --->   "%add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3" [src/conv3.cpp:72]   --->   Operation 5842 'fadd' 'add57_3_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 605> <Delay = 6.43>
ST_606 : Operation 5843 [2/4] (6.43ns)   --->   "%add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3" [src/conv3.cpp:72]   --->   Operation 5843 'fadd' 'add57_3_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 606> <Delay = 6.43>
ST_607 : Operation 5844 [1/4] (6.43ns)   --->   "%add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3" [src/conv3.cpp:72]   --->   Operation 5844 'fadd' 'add57_3_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 607> <Delay = 6.43>
ST_608 : [1/1] (1.31ns)   --->   Input mux for Operation 5845 '%add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3'
ST_608 : Operation 5845 [4/4] (5.11ns)   --->   "%add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3" [src/conv3.cpp:72]   --->   Operation 5845 'fadd' 'add57_4_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 608> <Delay = 6.43>
ST_609 : Operation 5846 [3/4] (6.43ns)   --->   "%add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3" [src/conv3.cpp:72]   --->   Operation 5846 'fadd' 'add57_4_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 609> <Delay = 6.43>
ST_610 : Operation 5847 [2/4] (6.43ns)   --->   "%add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3" [src/conv3.cpp:72]   --->   Operation 5847 'fadd' 'add57_4_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 611 <SV = 610> <Delay = 6.43>
ST_611 : Operation 5848 [1/4] (6.43ns)   --->   "%add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3" [src/conv3.cpp:72]   --->   Operation 5848 'fadd' 'add57_4_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 611> <Delay = 6.43>
ST_612 : [1/1] (1.31ns)   --->   Input mux for Operation 5849 '%add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3'
ST_612 : Operation 5849 [4/4] (5.11ns)   --->   "%add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3" [src/conv3.cpp:72]   --->   Operation 5849 'fadd' 'add57_5_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 612> <Delay = 6.43>
ST_613 : Operation 5850 [3/4] (6.43ns)   --->   "%add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3" [src/conv3.cpp:72]   --->   Operation 5850 'fadd' 'add57_5_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 614 <SV = 613> <Delay = 6.43>
ST_614 : Operation 5851 [2/4] (6.43ns)   --->   "%add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3" [src/conv3.cpp:72]   --->   Operation 5851 'fadd' 'add57_5_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 615 <SV = 614> <Delay = 6.43>
ST_615 : Operation 5852 [1/4] (6.43ns)   --->   "%add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3" [src/conv3.cpp:72]   --->   Operation 5852 'fadd' 'add57_5_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 615> <Delay = 0.00>

State 617 <SV = 616> <Delay = 6.43>
ST_617 : [1/1] (1.31ns)   --->   Input mux for Operation 5853 '%add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3'
ST_617 : Operation 5853 [4/4] (5.11ns)   --->   "%add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3" [src/conv3.cpp:72]   --->   Operation 5853 'fadd' 'add57_6_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 6059 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 6059 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 618 <SV = 617> <Delay = 6.43>
ST_618 : Operation 5854 [3/4] (6.43ns)   --->   "%add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3" [src/conv3.cpp:72]   --->   Operation 5854 'fadd' 'add57_6_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 619 <SV = 618> <Delay = 6.43>
ST_619 : Operation 5855 [2/4] (6.43ns)   --->   "%add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3" [src/conv3.cpp:72]   --->   Operation 5855 'fadd' 'add57_6_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 619> <Delay = 6.43>
ST_620 : Operation 5856 [1/4] (6.43ns)   --->   "%add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3" [src/conv3.cpp:72]   --->   Operation 5856 'fadd' 'add57_6_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 620> <Delay = 6.43>
ST_621 : [1/1] (1.31ns)   --->   Input mux for Operation 5857 '%add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3'
ST_621 : Operation 5857 [4/4] (5.11ns)   --->   "%add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3" [src/conv3.cpp:72]   --->   Operation 5857 'fadd' 'add57_7_3_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 622 <SV = 621> <Delay = 6.43>
ST_622 : Operation 5858 [3/4] (6.43ns)   --->   "%add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3" [src/conv3.cpp:72]   --->   Operation 5858 'fadd' 'add57_7_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 623 <SV = 622> <Delay = 6.43>
ST_623 : Operation 5859 [2/4] (6.43ns)   --->   "%add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3" [src/conv3.cpp:72]   --->   Operation 5859 'fadd' 'add57_7_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 623> <Delay = 6.43>
ST_624 : Operation 5860 [1/4] (6.43ns)   --->   "%add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3" [src/conv3.cpp:72]   --->   Operation 5860 'fadd' 'add57_7_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 624> <Delay = 6.43>
ST_625 : [1/1] (1.31ns)   --->   Input mux for Operation 5861 '%add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4'
ST_625 : Operation 5861 [4/4] (5.11ns)   --->   "%add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4" [src/conv3.cpp:72]   --->   Operation 5861 'fadd' 'add_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 625> <Delay = 6.43>
ST_626 : Operation 5862 [3/4] (6.43ns)   --->   "%add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4" [src/conv3.cpp:72]   --->   Operation 5862 'fadd' 'add_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 627 <SV = 626> <Delay = 6.43>
ST_627 : Operation 5863 [2/4] (6.43ns)   --->   "%add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4" [src/conv3.cpp:72]   --->   Operation 5863 'fadd' 'add_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 627> <Delay = 6.43>
ST_628 : Operation 5864 [1/4] (6.43ns)   --->   "%add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4" [src/conv3.cpp:72]   --->   Operation 5864 'fadd' 'add_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 628> <Delay = 6.43>
ST_629 : [1/1] (1.31ns)   --->   Input mux for Operation 5865 '%add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4'
ST_629 : Operation 5865 [4/4] (5.11ns)   --->   "%add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4" [src/conv3.cpp:72]   --->   Operation 5865 'fadd' 'add57_1_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 629> <Delay = 6.43>
ST_630 : Operation 5866 [3/4] (6.43ns)   --->   "%add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4" [src/conv3.cpp:72]   --->   Operation 5866 'fadd' 'add57_1_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 631 <SV = 630> <Delay = 6.43>
ST_631 : Operation 5867 [2/4] (6.43ns)   --->   "%add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4" [src/conv3.cpp:72]   --->   Operation 5867 'fadd' 'add57_1_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 631> <Delay = 6.43>
ST_632 : Operation 5868 [1/4] (6.43ns)   --->   "%add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4" [src/conv3.cpp:72]   --->   Operation 5868 'fadd' 'add57_1_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 632> <Delay = 6.43>
ST_633 : [1/1] (1.31ns)   --->   Input mux for Operation 5869 '%add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4'
ST_633 : Operation 5869 [4/4] (5.11ns)   --->   "%add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4" [src/conv3.cpp:72]   --->   Operation 5869 'fadd' 'add57_2_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 633> <Delay = 6.43>
ST_634 : Operation 5870 [3/4] (6.43ns)   --->   "%add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4" [src/conv3.cpp:72]   --->   Operation 5870 'fadd' 'add57_2_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 635 <SV = 634> <Delay = 6.43>
ST_635 : Operation 5871 [2/4] (6.43ns)   --->   "%add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4" [src/conv3.cpp:72]   --->   Operation 5871 'fadd' 'add57_2_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 635> <Delay = 6.43>
ST_636 : Operation 5872 [1/4] (6.43ns)   --->   "%add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4" [src/conv3.cpp:72]   --->   Operation 5872 'fadd' 'add57_2_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 637 <SV = 636> <Delay = 6.43>
ST_637 : [1/1] (1.31ns)   --->   Input mux for Operation 5873 '%add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4'
ST_637 : Operation 5873 [4/4] (5.11ns)   --->   "%add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4" [src/conv3.cpp:72]   --->   Operation 5873 'fadd' 'add57_3_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 638 <SV = 637> <Delay = 6.43>
ST_638 : Operation 5874 [3/4] (6.43ns)   --->   "%add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4" [src/conv3.cpp:72]   --->   Operation 5874 'fadd' 'add57_3_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 639 <SV = 638> <Delay = 6.43>
ST_639 : Operation 5875 [2/4] (6.43ns)   --->   "%add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4" [src/conv3.cpp:72]   --->   Operation 5875 'fadd' 'add57_3_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 639> <Delay = 6.43>
ST_640 : Operation 5876 [1/4] (6.43ns)   --->   "%add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4" [src/conv3.cpp:72]   --->   Operation 5876 'fadd' 'add57_3_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 640> <Delay = 6.43>
ST_641 : [1/1] (1.31ns)   --->   Input mux for Operation 5877 '%add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4'
ST_641 : Operation 5877 [4/4] (5.11ns)   --->   "%add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4" [src/conv3.cpp:72]   --->   Operation 5877 'fadd' 'add57_4_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 642 <SV = 641> <Delay = 6.43>
ST_642 : Operation 5878 [3/4] (6.43ns)   --->   "%add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4" [src/conv3.cpp:72]   --->   Operation 5878 'fadd' 'add57_4_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 643 <SV = 642> <Delay = 6.43>
ST_643 : Operation 5879 [2/4] (6.43ns)   --->   "%add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4" [src/conv3.cpp:72]   --->   Operation 5879 'fadd' 'add57_4_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 643> <Delay = 6.43>
ST_644 : Operation 5880 [1/4] (6.43ns)   --->   "%add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4" [src/conv3.cpp:72]   --->   Operation 5880 'fadd' 'add57_4_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 644> <Delay = 6.43>
ST_645 : [1/1] (1.31ns)   --->   Input mux for Operation 5881 '%add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4'
ST_645 : Operation 5881 [4/4] (5.11ns)   --->   "%add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4" [src/conv3.cpp:72]   --->   Operation 5881 'fadd' 'add57_5_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 646 <SV = 645> <Delay = 6.43>
ST_646 : Operation 5882 [3/4] (6.43ns)   --->   "%add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4" [src/conv3.cpp:72]   --->   Operation 5882 'fadd' 'add57_5_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 647 <SV = 646> <Delay = 6.43>
ST_647 : Operation 5883 [2/4] (6.43ns)   --->   "%add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4" [src/conv3.cpp:72]   --->   Operation 5883 'fadd' 'add57_5_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 647> <Delay = 6.43>
ST_648 : Operation 5884 [1/4] (6.43ns)   --->   "%add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4" [src/conv3.cpp:72]   --->   Operation 5884 'fadd' 'add57_5_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 649 <SV = 648> <Delay = 6.43>
ST_649 : [1/1] (1.31ns)   --->   Input mux for Operation 5885 '%add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4'
ST_649 : Operation 5885 [4/4] (5.11ns)   --->   "%add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4" [src/conv3.cpp:72]   --->   Operation 5885 'fadd' 'add57_6_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 650 <SV = 649> <Delay = 6.43>
ST_650 : Operation 5886 [3/4] (6.43ns)   --->   "%add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4" [src/conv3.cpp:72]   --->   Operation 5886 'fadd' 'add57_6_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 651 <SV = 650> <Delay = 6.43>
ST_651 : Operation 5887 [2/4] (6.43ns)   --->   "%add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4" [src/conv3.cpp:72]   --->   Operation 5887 'fadd' 'add57_6_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 651> <Delay = 6.43>
ST_652 : Operation 5888 [1/4] (6.43ns)   --->   "%add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4" [src/conv3.cpp:72]   --->   Operation 5888 'fadd' 'add57_6_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 653 <SV = 652> <Delay = 6.43>
ST_653 : [1/1] (1.31ns)   --->   Input mux for Operation 5889 '%add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4'
ST_653 : Operation 5889 [4/4] (5.11ns)   --->   "%add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4" [src/conv3.cpp:72]   --->   Operation 5889 'fadd' 'add57_7_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 654 <SV = 653> <Delay = 6.43>
ST_654 : Operation 5890 [3/4] (6.43ns)   --->   "%add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4" [src/conv3.cpp:72]   --->   Operation 5890 'fadd' 'add57_7_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 655 <SV = 654> <Delay = 6.43>
ST_655 : Operation 5891 [2/4] (6.43ns)   --->   "%add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4" [src/conv3.cpp:72]   --->   Operation 5891 'fadd' 'add57_7_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 655> <Delay = 6.43>
ST_656 : Operation 5892 [1/4] (6.43ns)   --->   "%add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4" [src/conv3.cpp:72]   --->   Operation 5892 'fadd' 'add57_7_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 657 <SV = 656> <Delay = 6.43>
ST_657 : [1/1] (1.31ns)   --->   Input mux for Operation 5893 '%add_4 = fadd i32 %add57_7_3_4, i32 %mul_4'
ST_657 : Operation 5893 [4/4] (5.11ns)   --->   "%add_4 = fadd i32 %add57_7_3_4, i32 %mul_4" [src/conv3.cpp:72]   --->   Operation 5893 'fadd' 'add_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 658 <SV = 657> <Delay = 6.43>
ST_658 : Operation 5894 [3/4] (6.43ns)   --->   "%add_4 = fadd i32 %add57_7_3_4, i32 %mul_4" [src/conv3.cpp:72]   --->   Operation 5894 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 659 <SV = 658> <Delay = 6.43>
ST_659 : Operation 5895 [2/4] (6.43ns)   --->   "%add_4 = fadd i32 %add57_7_3_4, i32 %mul_4" [src/conv3.cpp:72]   --->   Operation 5895 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 659> <Delay = 6.43>
ST_660 : Operation 5896 [1/4] (6.43ns)   --->   "%add_4 = fadd i32 %add57_7_3_4, i32 %mul_4" [src/conv3.cpp:72]   --->   Operation 5896 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 660> <Delay = 6.43>
ST_661 : [1/1] (1.31ns)   --->   Input mux for Operation 5897 '%add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4'
ST_661 : Operation 5897 [4/4] (5.11ns)   --->   "%add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4" [src/conv3.cpp:72]   --->   Operation 5897 'fadd' 'add57_1_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 662 <SV = 661> <Delay = 6.43>
ST_662 : Operation 5898 [3/4] (6.43ns)   --->   "%add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4" [src/conv3.cpp:72]   --->   Operation 5898 'fadd' 'add57_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 663 <SV = 662> <Delay = 6.43>
ST_663 : Operation 5899 [2/4] (6.43ns)   --->   "%add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4" [src/conv3.cpp:72]   --->   Operation 5899 'fadd' 'add57_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 663> <Delay = 6.43>
ST_664 : Operation 5900 [1/4] (6.43ns)   --->   "%add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4" [src/conv3.cpp:72]   --->   Operation 5900 'fadd' 'add57_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 664> <Delay = 6.43>
ST_665 : [1/1] (1.31ns)   --->   Input mux for Operation 5901 '%add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4'
ST_665 : Operation 5901 [4/4] (5.11ns)   --->   "%add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4" [src/conv3.cpp:72]   --->   Operation 5901 'fadd' 'add57_2_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 666 <SV = 665> <Delay = 6.43>
ST_666 : Operation 5902 [3/4] (6.43ns)   --->   "%add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4" [src/conv3.cpp:72]   --->   Operation 5902 'fadd' 'add57_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 667 <SV = 666> <Delay = 6.43>
ST_667 : Operation 5903 [2/4] (6.43ns)   --->   "%add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4" [src/conv3.cpp:72]   --->   Operation 5903 'fadd' 'add57_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 667> <Delay = 6.43>
ST_668 : Operation 5904 [1/4] (6.43ns)   --->   "%add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4" [src/conv3.cpp:72]   --->   Operation 5904 'fadd' 'add57_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 668> <Delay = 6.43>
ST_669 : [1/1] (1.31ns)   --->   Input mux for Operation 5905 '%add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4'
ST_669 : Operation 5905 [4/4] (5.11ns)   --->   "%add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4" [src/conv3.cpp:72]   --->   Operation 5905 'fadd' 'add57_3_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 669> <Delay = 6.43>
ST_670 : Operation 5906 [3/4] (6.43ns)   --->   "%add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4" [src/conv3.cpp:72]   --->   Operation 5906 'fadd' 'add57_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 671 <SV = 670> <Delay = 6.43>
ST_671 : Operation 5907 [2/4] (6.43ns)   --->   "%add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4" [src/conv3.cpp:72]   --->   Operation 5907 'fadd' 'add57_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 671> <Delay = 6.43>
ST_672 : Operation 5908 [1/4] (6.43ns)   --->   "%add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4" [src/conv3.cpp:72]   --->   Operation 5908 'fadd' 'add57_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 672> <Delay = 6.43>
ST_673 : [1/1] (1.31ns)   --->   Input mux for Operation 5909 '%add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4'
ST_673 : Operation 5909 [4/4] (5.11ns)   --->   "%add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4" [src/conv3.cpp:72]   --->   Operation 5909 'fadd' 'add57_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 674 <SV = 673> <Delay = 6.43>
ST_674 : Operation 5910 [3/4] (6.43ns)   --->   "%add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4" [src/conv3.cpp:72]   --->   Operation 5910 'fadd' 'add57_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 675 <SV = 674> <Delay = 6.43>
ST_675 : Operation 5911 [2/4] (6.43ns)   --->   "%add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4" [src/conv3.cpp:72]   --->   Operation 5911 'fadd' 'add57_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 675> <Delay = 6.43>
ST_676 : Operation 5912 [1/4] (6.43ns)   --->   "%add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4" [src/conv3.cpp:72]   --->   Operation 5912 'fadd' 'add57_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 676> <Delay = 6.43>
ST_677 : [1/1] (1.31ns)   --->   Input mux for Operation 5913 '%add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4'
ST_677 : Operation 5913 [4/4] (5.11ns)   --->   "%add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4" [src/conv3.cpp:72]   --->   Operation 5913 'fadd' 'add57_5_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 677> <Delay = 6.43>
ST_678 : Operation 5914 [3/4] (6.43ns)   --->   "%add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4" [src/conv3.cpp:72]   --->   Operation 5914 'fadd' 'add57_5_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 679 <SV = 678> <Delay = 6.43>
ST_679 : Operation 5915 [2/4] (6.43ns)   --->   "%add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4" [src/conv3.cpp:72]   --->   Operation 5915 'fadd' 'add57_5_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 679> <Delay = 6.43>
ST_680 : Operation 5916 [1/4] (6.43ns)   --->   "%add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4" [src/conv3.cpp:72]   --->   Operation 5916 'fadd' 'add57_5_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 680> <Delay = 6.43>
ST_681 : [1/1] (1.31ns)   --->   Input mux for Operation 5917 '%add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4'
ST_681 : Operation 5917 [4/4] (5.11ns)   --->   "%add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4" [src/conv3.cpp:72]   --->   Operation 5917 'fadd' 'add57_6_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 681> <Delay = 6.43>
ST_682 : Operation 5918 [3/4] (6.43ns)   --->   "%add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4" [src/conv3.cpp:72]   --->   Operation 5918 'fadd' 'add57_6_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 683 <SV = 682> <Delay = 6.43>
ST_683 : Operation 5919 [2/4] (6.43ns)   --->   "%add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4" [src/conv3.cpp:72]   --->   Operation 5919 'fadd' 'add57_6_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 683> <Delay = 6.43>
ST_684 : Operation 5920 [1/4] (6.43ns)   --->   "%add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4" [src/conv3.cpp:72]   --->   Operation 5920 'fadd' 'add57_6_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 684> <Delay = 6.43>
ST_685 : [1/1] (1.31ns)   --->   Input mux for Operation 5921 '%add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4'
ST_685 : Operation 5921 [4/4] (5.11ns)   --->   "%add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4" [src/conv3.cpp:72]   --->   Operation 5921 'fadd' 'add57_7_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 685> <Delay = 6.43>
ST_686 : Operation 5922 [3/4] (6.43ns)   --->   "%add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4" [src/conv3.cpp:72]   --->   Operation 5922 'fadd' 'add57_7_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 687 <SV = 686> <Delay = 6.43>
ST_687 : Operation 5923 [2/4] (6.43ns)   --->   "%add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4" [src/conv3.cpp:72]   --->   Operation 5923 'fadd' 'add57_7_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 687> <Delay = 6.43>
ST_688 : Operation 5924 [1/4] (6.43ns)   --->   "%add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4" [src/conv3.cpp:72]   --->   Operation 5924 'fadd' 'add57_7_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 688> <Delay = 6.43>
ST_689 : [1/1] (1.31ns)   --->   Input mux for Operation 5925 '%add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1'
ST_689 : Operation 5925 [4/4] (5.11ns)   --->   "%add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1" [src/conv3.cpp:72]   --->   Operation 5925 'fadd' 'add_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 690 <SV = 689> <Delay = 6.43>
ST_690 : Operation 5926 [3/4] (6.43ns)   --->   "%add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1" [src/conv3.cpp:72]   --->   Operation 5926 'fadd' 'add_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 691 <SV = 690> <Delay = 6.43>
ST_691 : Operation 5927 [2/4] (6.43ns)   --->   "%add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1" [src/conv3.cpp:72]   --->   Operation 5927 'fadd' 'add_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 691> <Delay = 6.43>
ST_692 : Operation 5928 [1/4] (6.43ns)   --->   "%add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1" [src/conv3.cpp:72]   --->   Operation 5928 'fadd' 'add_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 692> <Delay = 6.43>
ST_693 : [1/1] (1.31ns)   --->   Input mux for Operation 5929 '%add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1'
ST_693 : Operation 5929 [4/4] (5.11ns)   --->   "%add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1" [src/conv3.cpp:72]   --->   Operation 5929 'fadd' 'add57_1_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 694 <SV = 693> <Delay = 6.43>
ST_694 : Operation 5930 [3/4] (6.43ns)   --->   "%add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1" [src/conv3.cpp:72]   --->   Operation 5930 'fadd' 'add57_1_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 695 <SV = 694> <Delay = 6.43>
ST_695 : Operation 5931 [2/4] (6.43ns)   --->   "%add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1" [src/conv3.cpp:72]   --->   Operation 5931 'fadd' 'add57_1_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 695> <Delay = 6.43>
ST_696 : Operation 5932 [1/4] (6.43ns)   --->   "%add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1" [src/conv3.cpp:72]   --->   Operation 5932 'fadd' 'add57_1_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 696> <Delay = 6.43>
ST_697 : [1/1] (1.31ns)   --->   Input mux for Operation 5933 '%add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1'
ST_697 : Operation 5933 [4/4] (5.11ns)   --->   "%add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1" [src/conv3.cpp:72]   --->   Operation 5933 'fadd' 'add57_2_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 697> <Delay = 6.43>
ST_698 : Operation 5934 [3/4] (6.43ns)   --->   "%add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1" [src/conv3.cpp:72]   --->   Operation 5934 'fadd' 'add57_2_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 699 <SV = 698> <Delay = 6.43>
ST_699 : Operation 5935 [2/4] (6.43ns)   --->   "%add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1" [src/conv3.cpp:72]   --->   Operation 5935 'fadd' 'add57_2_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 699> <Delay = 6.43>
ST_700 : Operation 5936 [1/4] (6.43ns)   --->   "%add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1" [src/conv3.cpp:72]   --->   Operation 5936 'fadd' 'add57_2_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 700> <Delay = 6.43>
ST_701 : [1/1] (1.31ns)   --->   Input mux for Operation 5937 '%add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1'
ST_701 : Operation 5937 [4/4] (5.11ns)   --->   "%add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1" [src/conv3.cpp:72]   --->   Operation 5937 'fadd' 'add57_3_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 701> <Delay = 6.43>
ST_702 : Operation 5938 [3/4] (6.43ns)   --->   "%add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1" [src/conv3.cpp:72]   --->   Operation 5938 'fadd' 'add57_3_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 703 <SV = 702> <Delay = 6.43>
ST_703 : Operation 5939 [2/4] (6.43ns)   --->   "%add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1" [src/conv3.cpp:72]   --->   Operation 5939 'fadd' 'add57_3_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 703> <Delay = 6.43>
ST_704 : Operation 5940 [1/4] (6.43ns)   --->   "%add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1" [src/conv3.cpp:72]   --->   Operation 5940 'fadd' 'add57_3_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 704> <Delay = 6.43>
ST_705 : [1/1] (1.31ns)   --->   Input mux for Operation 5941 '%add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1'
ST_705 : Operation 5941 [4/4] (5.11ns)   --->   "%add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1" [src/conv3.cpp:72]   --->   Operation 5941 'fadd' 'add57_4_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 705> <Delay = 6.43>
ST_706 : Operation 5942 [3/4] (6.43ns)   --->   "%add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1" [src/conv3.cpp:72]   --->   Operation 5942 'fadd' 'add57_4_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 707 <SV = 706> <Delay = 6.43>
ST_707 : Operation 5943 [2/4] (6.43ns)   --->   "%add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1" [src/conv3.cpp:72]   --->   Operation 5943 'fadd' 'add57_4_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 707> <Delay = 6.43>
ST_708 : Operation 5944 [1/4] (6.43ns)   --->   "%add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1" [src/conv3.cpp:72]   --->   Operation 5944 'fadd' 'add57_4_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 708> <Delay = 6.43>
ST_709 : [1/1] (1.31ns)   --->   Input mux for Operation 5945 '%add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1'
ST_709 : Operation 5945 [4/4] (5.11ns)   --->   "%add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1" [src/conv3.cpp:72]   --->   Operation 5945 'fadd' 'add57_5_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 709> <Delay = 6.43>
ST_710 : Operation 5946 [3/4] (6.43ns)   --->   "%add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1" [src/conv3.cpp:72]   --->   Operation 5946 'fadd' 'add57_5_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 711 <SV = 710> <Delay = 6.43>
ST_711 : Operation 5947 [2/4] (6.43ns)   --->   "%add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1" [src/conv3.cpp:72]   --->   Operation 5947 'fadd' 'add57_5_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 711> <Delay = 6.43>
ST_712 : Operation 5948 [1/4] (6.43ns)   --->   "%add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1" [src/conv3.cpp:72]   --->   Operation 5948 'fadd' 'add57_5_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 712> <Delay = 6.43>
ST_713 : [1/1] (1.31ns)   --->   Input mux for Operation 5949 '%add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1'
ST_713 : Operation 5949 [4/4] (5.11ns)   --->   "%add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1" [src/conv3.cpp:72]   --->   Operation 5949 'fadd' 'add57_6_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 713> <Delay = 6.43>
ST_714 : Operation 5950 [3/4] (6.43ns)   --->   "%add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1" [src/conv3.cpp:72]   --->   Operation 5950 'fadd' 'add57_6_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 715 <SV = 714> <Delay = 6.43>
ST_715 : Operation 5951 [2/4] (6.43ns)   --->   "%add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1" [src/conv3.cpp:72]   --->   Operation 5951 'fadd' 'add57_6_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 715> <Delay = 6.43>
ST_716 : Operation 5952 [1/4] (6.43ns)   --->   "%add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1" [src/conv3.cpp:72]   --->   Operation 5952 'fadd' 'add57_6_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 716> <Delay = 6.43>
ST_717 : [1/1] (1.31ns)   --->   Input mux for Operation 5953 '%add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1'
ST_717 : Operation 5953 [4/4] (5.11ns)   --->   "%add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1" [src/conv3.cpp:72]   --->   Operation 5953 'fadd' 'add57_7_4_1' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 717> <Delay = 6.43>
ST_718 : Operation 5954 [3/4] (6.43ns)   --->   "%add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1" [src/conv3.cpp:72]   --->   Operation 5954 'fadd' 'add57_7_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 719 <SV = 718> <Delay = 6.43>
ST_719 : Operation 5955 [2/4] (6.43ns)   --->   "%add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1" [src/conv3.cpp:72]   --->   Operation 5955 'fadd' 'add57_7_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 719> <Delay = 6.43>
ST_720 : Operation 5956 [1/4] (6.43ns)   --->   "%add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1" [src/conv3.cpp:72]   --->   Operation 5956 'fadd' 'add57_7_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 720> <Delay = 6.43>
ST_721 : [1/1] (1.31ns)   --->   Input mux for Operation 5957 '%add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2'
ST_721 : Operation 5957 [4/4] (5.11ns)   --->   "%add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2" [src/conv3.cpp:72]   --->   Operation 5957 'fadd' 'add_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 722 <SV = 721> <Delay = 6.43>
ST_722 : Operation 5958 [3/4] (6.43ns)   --->   "%add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2" [src/conv3.cpp:72]   --->   Operation 5958 'fadd' 'add_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 723 <SV = 722> <Delay = 6.43>
ST_723 : Operation 5959 [2/4] (6.43ns)   --->   "%add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2" [src/conv3.cpp:72]   --->   Operation 5959 'fadd' 'add_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 723> <Delay = 6.43>
ST_724 : Operation 5960 [1/4] (6.43ns)   --->   "%add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2" [src/conv3.cpp:72]   --->   Operation 5960 'fadd' 'add_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 724> <Delay = 6.43>
ST_725 : [1/1] (1.31ns)   --->   Input mux for Operation 5961 '%add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2'
ST_725 : Operation 5961 [4/4] (5.11ns)   --->   "%add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2" [src/conv3.cpp:72]   --->   Operation 5961 'fadd' 'add57_1_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 726 <SV = 725> <Delay = 6.43>
ST_726 : Operation 5962 [3/4] (6.43ns)   --->   "%add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2" [src/conv3.cpp:72]   --->   Operation 5962 'fadd' 'add57_1_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 727 <SV = 726> <Delay = 6.43>
ST_727 : Operation 5963 [2/4] (6.43ns)   --->   "%add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2" [src/conv3.cpp:72]   --->   Operation 5963 'fadd' 'add57_1_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 727> <Delay = 6.43>
ST_728 : Operation 5964 [1/4] (6.43ns)   --->   "%add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2" [src/conv3.cpp:72]   --->   Operation 5964 'fadd' 'add57_1_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 728> <Delay = 6.43>
ST_729 : [1/1] (1.31ns)   --->   Input mux for Operation 5965 '%add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2'
ST_729 : Operation 5965 [4/4] (5.11ns)   --->   "%add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2" [src/conv3.cpp:72]   --->   Operation 5965 'fadd' 'add57_2_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 729> <Delay = 6.43>
ST_730 : Operation 5966 [3/4] (6.43ns)   --->   "%add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2" [src/conv3.cpp:72]   --->   Operation 5966 'fadd' 'add57_2_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 731 <SV = 730> <Delay = 6.43>
ST_731 : Operation 5967 [2/4] (6.43ns)   --->   "%add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2" [src/conv3.cpp:72]   --->   Operation 5967 'fadd' 'add57_2_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 731> <Delay = 6.43>
ST_732 : Operation 5968 [1/4] (6.43ns)   --->   "%add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2" [src/conv3.cpp:72]   --->   Operation 5968 'fadd' 'add57_2_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 732> <Delay = 6.43>
ST_733 : [1/1] (1.31ns)   --->   Input mux for Operation 5969 '%add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2'
ST_733 : Operation 5969 [4/4] (5.11ns)   --->   "%add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2" [src/conv3.cpp:72]   --->   Operation 5969 'fadd' 'add57_3_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 733> <Delay = 6.43>
ST_734 : Operation 5970 [3/4] (6.43ns)   --->   "%add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2" [src/conv3.cpp:72]   --->   Operation 5970 'fadd' 'add57_3_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 735 <SV = 734> <Delay = 6.43>
ST_735 : Operation 5971 [2/4] (6.43ns)   --->   "%add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2" [src/conv3.cpp:72]   --->   Operation 5971 'fadd' 'add57_3_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 735> <Delay = 6.43>
ST_736 : Operation 5972 [1/4] (6.43ns)   --->   "%add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2" [src/conv3.cpp:72]   --->   Operation 5972 'fadd' 'add57_3_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 736> <Delay = 6.43>
ST_737 : [1/1] (1.31ns)   --->   Input mux for Operation 5973 '%add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2'
ST_737 : Operation 5973 [4/4] (5.11ns)   --->   "%add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2" [src/conv3.cpp:72]   --->   Operation 5973 'fadd' 'add57_4_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 737> <Delay = 6.43>
ST_738 : Operation 5974 [3/4] (6.43ns)   --->   "%add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2" [src/conv3.cpp:72]   --->   Operation 5974 'fadd' 'add57_4_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 739 <SV = 738> <Delay = 6.43>
ST_739 : Operation 5975 [2/4] (6.43ns)   --->   "%add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2" [src/conv3.cpp:72]   --->   Operation 5975 'fadd' 'add57_4_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 739> <Delay = 6.43>
ST_740 : Operation 5976 [1/4] (6.43ns)   --->   "%add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2" [src/conv3.cpp:72]   --->   Operation 5976 'fadd' 'add57_4_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 740> <Delay = 6.43>
ST_741 : [1/1] (1.31ns)   --->   Input mux for Operation 5977 '%add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2'
ST_741 : Operation 5977 [4/4] (5.11ns)   --->   "%add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2" [src/conv3.cpp:72]   --->   Operation 5977 'fadd' 'add57_5_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 742 <SV = 741> <Delay = 6.43>
ST_742 : Operation 5978 [3/4] (6.43ns)   --->   "%add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2" [src/conv3.cpp:72]   --->   Operation 5978 'fadd' 'add57_5_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 742> <Delay = 6.43>
ST_743 : Operation 5979 [2/4] (6.43ns)   --->   "%add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2" [src/conv3.cpp:72]   --->   Operation 5979 'fadd' 'add57_5_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 743> <Delay = 6.43>
ST_744 : Operation 5980 [1/4] (6.43ns)   --->   "%add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2" [src/conv3.cpp:72]   --->   Operation 5980 'fadd' 'add57_5_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 744> <Delay = 6.43>
ST_745 : [1/1] (1.31ns)   --->   Input mux for Operation 5981 '%add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2'
ST_745 : Operation 5981 [4/4] (5.11ns)   --->   "%add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2" [src/conv3.cpp:72]   --->   Operation 5981 'fadd' 'add57_6_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 746 <SV = 745> <Delay = 6.43>
ST_746 : Operation 5982 [3/4] (6.43ns)   --->   "%add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2" [src/conv3.cpp:72]   --->   Operation 5982 'fadd' 'add57_6_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 747 <SV = 746> <Delay = 6.43>
ST_747 : Operation 5983 [2/4] (6.43ns)   --->   "%add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2" [src/conv3.cpp:72]   --->   Operation 5983 'fadd' 'add57_6_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 747> <Delay = 6.43>
ST_748 : Operation 5984 [1/4] (6.43ns)   --->   "%add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2" [src/conv3.cpp:72]   --->   Operation 5984 'fadd' 'add57_6_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 748> <Delay = 6.43>
ST_749 : [1/1] (1.31ns)   --->   Input mux for Operation 5985 '%add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2'
ST_749 : Operation 5985 [4/4] (5.11ns)   --->   "%add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2" [src/conv3.cpp:72]   --->   Operation 5985 'fadd' 'add57_7_4_2' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 750 <SV = 749> <Delay = 6.43>
ST_750 : Operation 5986 [3/4] (6.43ns)   --->   "%add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2" [src/conv3.cpp:72]   --->   Operation 5986 'fadd' 'add57_7_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 751 <SV = 750> <Delay = 6.43>
ST_751 : Operation 5987 [2/4] (6.43ns)   --->   "%add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2" [src/conv3.cpp:72]   --->   Operation 5987 'fadd' 'add57_7_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 751> <Delay = 6.43>
ST_752 : Operation 5988 [1/4] (6.43ns)   --->   "%add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2" [src/conv3.cpp:72]   --->   Operation 5988 'fadd' 'add57_7_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 752> <Delay = 6.43>
ST_753 : [1/1] (1.31ns)   --->   Input mux for Operation 5989 '%add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3'
ST_753 : Operation 5989 [4/4] (5.11ns)   --->   "%add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3" [src/conv3.cpp:72]   --->   Operation 5989 'fadd' 'add_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 754 <SV = 753> <Delay = 6.43>
ST_754 : Operation 5990 [3/4] (6.43ns)   --->   "%add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3" [src/conv3.cpp:72]   --->   Operation 5990 'fadd' 'add_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 755 <SV = 754> <Delay = 6.43>
ST_755 : Operation 5991 [2/4] (6.43ns)   --->   "%add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3" [src/conv3.cpp:72]   --->   Operation 5991 'fadd' 'add_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 755> <Delay = 6.43>
ST_756 : Operation 5992 [1/4] (6.43ns)   --->   "%add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3" [src/conv3.cpp:72]   --->   Operation 5992 'fadd' 'add_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 756> <Delay = 6.43>
ST_757 : [1/1] (1.31ns)   --->   Input mux for Operation 5993 '%add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3'
ST_757 : Operation 5993 [4/4] (5.11ns)   --->   "%add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3" [src/conv3.cpp:72]   --->   Operation 5993 'fadd' 'add57_1_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 758 <SV = 757> <Delay = 6.43>
ST_758 : Operation 5994 [3/4] (6.43ns)   --->   "%add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3" [src/conv3.cpp:72]   --->   Operation 5994 'fadd' 'add57_1_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 759 <SV = 758> <Delay = 6.43>
ST_759 : Operation 5995 [2/4] (6.43ns)   --->   "%add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3" [src/conv3.cpp:72]   --->   Operation 5995 'fadd' 'add57_1_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 759> <Delay = 6.43>
ST_760 : Operation 5996 [1/4] (6.43ns)   --->   "%add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3" [src/conv3.cpp:72]   --->   Operation 5996 'fadd' 'add57_1_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 760> <Delay = 6.43>
ST_761 : [1/1] (1.31ns)   --->   Input mux for Operation 5997 '%add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3'
ST_761 : Operation 5997 [4/4] (5.11ns)   --->   "%add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3" [src/conv3.cpp:72]   --->   Operation 5997 'fadd' 'add57_2_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 762 <SV = 761> <Delay = 6.43>
ST_762 : Operation 5998 [3/4] (6.43ns)   --->   "%add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3" [src/conv3.cpp:72]   --->   Operation 5998 'fadd' 'add57_2_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 763 <SV = 762> <Delay = 6.43>
ST_763 : Operation 5999 [2/4] (6.43ns)   --->   "%add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3" [src/conv3.cpp:72]   --->   Operation 5999 'fadd' 'add57_2_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 763> <Delay = 6.43>
ST_764 : Operation 6000 [1/4] (6.43ns)   --->   "%add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3" [src/conv3.cpp:72]   --->   Operation 6000 'fadd' 'add57_2_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 764> <Delay = 6.43>
ST_765 : [1/1] (1.31ns)   --->   Input mux for Operation 6001 '%add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3'
ST_765 : Operation 6001 [4/4] (5.11ns)   --->   "%add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3" [src/conv3.cpp:72]   --->   Operation 6001 'fadd' 'add57_3_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 766 <SV = 765> <Delay = 6.43>
ST_766 : Operation 6002 [3/4] (6.43ns)   --->   "%add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3" [src/conv3.cpp:72]   --->   Operation 6002 'fadd' 'add57_3_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 767 <SV = 766> <Delay = 6.43>
ST_767 : Operation 6003 [2/4] (6.43ns)   --->   "%add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3" [src/conv3.cpp:72]   --->   Operation 6003 'fadd' 'add57_3_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 767> <Delay = 6.43>
ST_768 : Operation 6004 [1/4] (6.43ns)   --->   "%add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3" [src/conv3.cpp:72]   --->   Operation 6004 'fadd' 'add57_3_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 768> <Delay = 6.43>
ST_769 : [1/1] (1.31ns)   --->   Input mux for Operation 6005 '%add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3'
ST_769 : Operation 6005 [4/4] (5.11ns)   --->   "%add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3" [src/conv3.cpp:72]   --->   Operation 6005 'fadd' 'add57_4_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 770 <SV = 769> <Delay = 6.43>
ST_770 : Operation 6006 [3/4] (6.43ns)   --->   "%add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3" [src/conv3.cpp:72]   --->   Operation 6006 'fadd' 'add57_4_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 771 <SV = 770> <Delay = 6.43>
ST_771 : Operation 6007 [2/4] (6.43ns)   --->   "%add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3" [src/conv3.cpp:72]   --->   Operation 6007 'fadd' 'add57_4_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 771> <Delay = 6.43>
ST_772 : Operation 6008 [1/4] (6.43ns)   --->   "%add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3" [src/conv3.cpp:72]   --->   Operation 6008 'fadd' 'add57_4_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 772> <Delay = 6.43>
ST_773 : [1/1] (1.31ns)   --->   Input mux for Operation 6009 '%add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3'
ST_773 : Operation 6009 [4/4] (5.11ns)   --->   "%add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3" [src/conv3.cpp:72]   --->   Operation 6009 'fadd' 'add57_5_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 774 <SV = 773> <Delay = 6.43>
ST_774 : Operation 6010 [3/4] (6.43ns)   --->   "%add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3" [src/conv3.cpp:72]   --->   Operation 6010 'fadd' 'add57_5_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 775 <SV = 774> <Delay = 6.43>
ST_775 : Operation 6011 [2/4] (6.43ns)   --->   "%add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3" [src/conv3.cpp:72]   --->   Operation 6011 'fadd' 'add57_5_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 775> <Delay = 6.43>
ST_776 : Operation 6012 [1/4] (6.43ns)   --->   "%add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3" [src/conv3.cpp:72]   --->   Operation 6012 'fadd' 'add57_5_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 776> <Delay = 6.43>
ST_777 : [1/1] (1.31ns)   --->   Input mux for Operation 6013 '%add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3'
ST_777 : Operation 6013 [4/4] (5.11ns)   --->   "%add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3" [src/conv3.cpp:72]   --->   Operation 6013 'fadd' 'add57_6_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 778 <SV = 777> <Delay = 6.43>
ST_778 : Operation 6014 [3/4] (6.43ns)   --->   "%add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3" [src/conv3.cpp:72]   --->   Operation 6014 'fadd' 'add57_6_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 778> <Delay = 6.43>
ST_779 : Operation 6015 [2/4] (6.43ns)   --->   "%add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3" [src/conv3.cpp:72]   --->   Operation 6015 'fadd' 'add57_6_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 779> <Delay = 6.43>
ST_780 : Operation 6016 [1/4] (6.43ns)   --->   "%add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3" [src/conv3.cpp:72]   --->   Operation 6016 'fadd' 'add57_6_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 780> <Delay = 6.43>
ST_781 : [1/1] (1.31ns)   --->   Input mux for Operation 6017 '%add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3'
ST_781 : Operation 6017 [4/4] (5.11ns)   --->   "%add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3" [src/conv3.cpp:72]   --->   Operation 6017 'fadd' 'add57_7_4_3' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 782 <SV = 781> <Delay = 6.43>
ST_782 : Operation 6018 [3/4] (6.43ns)   --->   "%add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3" [src/conv3.cpp:72]   --->   Operation 6018 'fadd' 'add57_7_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 783 <SV = 782> <Delay = 6.43>
ST_783 : Operation 6019 [2/4] (6.43ns)   --->   "%add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3" [src/conv3.cpp:72]   --->   Operation 6019 'fadd' 'add57_7_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 783> <Delay = 6.43>
ST_784 : Operation 6020 [1/4] (6.43ns)   --->   "%add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3" [src/conv3.cpp:72]   --->   Operation 6020 'fadd' 'add57_7_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 784> <Delay = 6.43>
ST_785 : [1/1] (1.31ns)   --->   Input mux for Operation 6021 '%add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4'
ST_785 : Operation 6021 [4/4] (5.11ns)   --->   "%add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4" [src/conv3.cpp:72]   --->   Operation 6021 'fadd' 'add_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 786 <SV = 785> <Delay = 6.43>
ST_786 : Operation 6022 [3/4] (6.43ns)   --->   "%add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4" [src/conv3.cpp:72]   --->   Operation 6022 'fadd' 'add_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 787 <SV = 786> <Delay = 6.43>
ST_787 : Operation 6023 [2/4] (6.43ns)   --->   "%add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4" [src/conv3.cpp:72]   --->   Operation 6023 'fadd' 'add_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 787> <Delay = 6.43>
ST_788 : Operation 6024 [1/4] (6.43ns)   --->   "%add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4" [src/conv3.cpp:72]   --->   Operation 6024 'fadd' 'add_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 788> <Delay = 6.43>
ST_789 : [1/1] (1.31ns)   --->   Input mux for Operation 6025 '%add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4'
ST_789 : Operation 6025 [4/4] (5.11ns)   --->   "%add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4" [src/conv3.cpp:72]   --->   Operation 6025 'fadd' 'add57_1_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 790 <SV = 789> <Delay = 6.43>
ST_790 : Operation 6026 [3/4] (6.43ns)   --->   "%add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4" [src/conv3.cpp:72]   --->   Operation 6026 'fadd' 'add57_1_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 791 <SV = 790> <Delay = 6.43>
ST_791 : Operation 6027 [2/4] (6.43ns)   --->   "%add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4" [src/conv3.cpp:72]   --->   Operation 6027 'fadd' 'add57_1_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 791> <Delay = 6.43>
ST_792 : Operation 6028 [1/4] (6.43ns)   --->   "%add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4" [src/conv3.cpp:72]   --->   Operation 6028 'fadd' 'add57_1_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 792> <Delay = 6.43>
ST_793 : [1/1] (1.31ns)   --->   Input mux for Operation 6029 '%add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4'
ST_793 : Operation 6029 [4/4] (5.11ns)   --->   "%add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4" [src/conv3.cpp:72]   --->   Operation 6029 'fadd' 'add57_2_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 794 <SV = 793> <Delay = 6.43>
ST_794 : Operation 6030 [3/4] (6.43ns)   --->   "%add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4" [src/conv3.cpp:72]   --->   Operation 6030 'fadd' 'add57_2_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 795 <SV = 794> <Delay = 6.43>
ST_795 : Operation 6031 [2/4] (6.43ns)   --->   "%add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4" [src/conv3.cpp:72]   --->   Operation 6031 'fadd' 'add57_2_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 795> <Delay = 6.43>
ST_796 : Operation 6032 [1/4] (6.43ns)   --->   "%add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4" [src/conv3.cpp:72]   --->   Operation 6032 'fadd' 'add57_2_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 796> <Delay = 6.43>
ST_797 : [1/1] (1.31ns)   --->   Input mux for Operation 6033 '%add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4'
ST_797 : Operation 6033 [4/4] (5.11ns)   --->   "%add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4" [src/conv3.cpp:72]   --->   Operation 6033 'fadd' 'add57_3_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 798 <SV = 797> <Delay = 6.43>
ST_798 : Operation 6034 [3/4] (6.43ns)   --->   "%add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4" [src/conv3.cpp:72]   --->   Operation 6034 'fadd' 'add57_3_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 799 <SV = 798> <Delay = 6.43>
ST_799 : Operation 6035 [2/4] (6.43ns)   --->   "%add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4" [src/conv3.cpp:72]   --->   Operation 6035 'fadd' 'add57_3_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 800 <SV = 799> <Delay = 6.43>
ST_800 : Operation 6036 [1/4] (6.43ns)   --->   "%add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4" [src/conv3.cpp:72]   --->   Operation 6036 'fadd' 'add57_3_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 800> <Delay = 6.43>
ST_801 : [1/1] (1.31ns)   --->   Input mux for Operation 6037 '%add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4'
ST_801 : Operation 6037 [4/4] (5.11ns)   --->   "%add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4" [src/conv3.cpp:72]   --->   Operation 6037 'fadd' 'add57_4_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 802 <SV = 801> <Delay = 6.43>
ST_802 : Operation 6038 [3/4] (6.43ns)   --->   "%add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4" [src/conv3.cpp:72]   --->   Operation 6038 'fadd' 'add57_4_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 803 <SV = 802> <Delay = 6.43>
ST_803 : Operation 6039 [2/4] (6.43ns)   --->   "%add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4" [src/conv3.cpp:72]   --->   Operation 6039 'fadd' 'add57_4_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 803> <Delay = 6.43>
ST_804 : Operation 6040 [1/4] (6.43ns)   --->   "%add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4" [src/conv3.cpp:72]   --->   Operation 6040 'fadd' 'add57_4_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 804> <Delay = 6.43>
ST_805 : [1/1] (1.31ns)   --->   Input mux for Operation 6041 '%add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4'
ST_805 : Operation 6041 [4/4] (5.11ns)   --->   "%add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4" [src/conv3.cpp:72]   --->   Operation 6041 'fadd' 'add57_5_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 806 <SV = 805> <Delay = 6.43>
ST_806 : Operation 6042 [3/4] (6.43ns)   --->   "%add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4" [src/conv3.cpp:72]   --->   Operation 6042 'fadd' 'add57_5_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 807 <SV = 806> <Delay = 6.43>
ST_807 : Operation 6043 [2/4] (6.43ns)   --->   "%add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4" [src/conv3.cpp:72]   --->   Operation 6043 'fadd' 'add57_5_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 808 <SV = 807> <Delay = 6.43>
ST_808 : Operation 6044 [1/4] (6.43ns)   --->   "%add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4" [src/conv3.cpp:72]   --->   Operation 6044 'fadd' 'add57_5_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 808> <Delay = 6.43>
ST_809 : [1/1] (1.31ns)   --->   Input mux for Operation 6045 '%add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4'
ST_809 : Operation 6045 [4/4] (5.11ns)   --->   "%add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4" [src/conv3.cpp:72]   --->   Operation 6045 'fadd' 'add57_6_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 810 <SV = 809> <Delay = 6.43>
ST_810 : Operation 6046 [3/4] (6.43ns)   --->   "%add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4" [src/conv3.cpp:72]   --->   Operation 6046 'fadd' 'add57_6_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 811 <SV = 810> <Delay = 6.43>
ST_811 : Operation 6047 [2/4] (6.43ns)   --->   "%add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4" [src/conv3.cpp:72]   --->   Operation 6047 'fadd' 'add57_6_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 811> <Delay = 6.43>
ST_812 : Operation 6048 [1/4] (6.43ns)   --->   "%add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4" [src/conv3.cpp:72]   --->   Operation 6048 'fadd' 'add57_6_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 812> <Delay = 6.43>
ST_813 : [1/1] (1.31ns)   --->   Input mux for Operation 6049 '%add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4'
ST_813 : Operation 6049 [4/4] (5.11ns)   --->   "%add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4" [src/conv3.cpp:72]   --->   Operation 6049 'fadd' 'add57_7_4_4' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 814 <SV = 813> <Delay = 6.43>
ST_814 : Operation 6050 [3/4] (6.43ns)   --->   "%add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4" [src/conv3.cpp:72]   --->   Operation 6050 'fadd' 'add57_7_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 815 <SV = 814> <Delay = 6.43>
ST_815 : Operation 6051 [2/4] (6.43ns)   --->   "%add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4" [src/conv3.cpp:72]   --->   Operation 6051 'fadd' 'add57_7_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 815> <Delay = 6.43>
ST_816 : Operation 6052 [1/4] (6.43ns)   --->   "%add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4" [src/conv3.cpp:72]   --->   Operation 6052 'fadd' 'add57_7_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 816> <Delay = 1.23>
ST_817 : Operation 6053 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TY_TX_str"   --->   Operation 6053 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6054 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 6054 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6055 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 6055 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6056 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:59]   --->   Operation 6056 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 6057 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 %add57_7_4_4, i9 %output_fm_buffer_0_addr" [src/conv3.cpp:72]   --->   Operation 6057 'store' 'store_ln72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_817 : Operation 6058 [1/1] (0.00ns)   --->   "%br_ln59 = br void %KY" [src/conv3.cpp:59]   --->   Operation 6058 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.255ns
The critical path consists of the following:
	'alloca' operation ('tx') [8]  (0.000 ns)
	'load' operation ('tx_load', src/conv3.cpp:59) on local variable 'tx' [30]  (0.000 ns)
	'icmp' operation ('icmp_ln59', src/conv3.cpp:59) [35]  (0.789 ns)
	'select' operation ('select_ln58_1', src/conv3.cpp:58) [37]  (0.414 ns)
	'mul' operation ('mul_ln72', src/conv3.cpp:72) [40]  (1.230 ns)
	'add' operation ('add_ln72_160', src/conv3.cpp:72) [43]  (0.787 ns)
	'add' operation ('add_ln72_168', src/conv3.cpp:72) [60]  (0.798 ns)
	'getelementptr' operation ('input_fm_buffer_addr_1', src/conv3.cpp:72) [62]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_1', src/conv3.cpp:72) on array 'input_fm_buffer' [142]  (1.237 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', src/conv3.cpp:72) [131]  (0.000 ns)
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [132]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [133]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [140]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [147]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [154]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [161]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [168]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [175]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [182]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [220]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [229]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [238]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [247]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [256]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [265]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [274]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [283]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [321]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [330]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [339]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [348]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [357]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [366]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [375]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [384]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [422]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [431]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_28_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [440]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [449]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [458]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [467]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_32_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [476]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [485]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_34_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [523]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_35_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [532]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_36_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [541]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_37_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [550]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_38_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [559]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_39_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [568]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_40_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [577]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_41_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [586]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_42_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [762]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_43_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [769]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_44_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [776]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_45_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [783]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_46_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [790]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_47_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [797]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_48_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [804]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_49_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [811]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_50_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [820]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_51_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [829]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_52_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [838]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_53_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [847]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_54_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [856]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_55_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [865]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_56_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [874]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_57_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [883]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_58_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [892]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_59_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [901]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_60_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [910]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_61_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [919]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_62_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [928]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_63_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [937]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_64_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [946]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_65_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [955]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_66_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [964]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_67_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [973]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_68_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [982]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_69_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [991]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_70_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1000]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_71_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1009]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_72_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1018]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_73_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1027]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_74_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1036]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_75_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1045]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_76_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1054]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_77_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1063]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_78_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1072]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_79_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1081]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_80_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1090]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_81_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1099]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_82_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1275]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_83_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1282]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_84_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1289]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_85_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1296]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_86_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1303]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_87_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1310]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_88_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1317]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_89_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1324]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_90_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1333]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_91_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1342]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_92_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1351]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_93_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1360]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_94_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1369]  (7.300 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_95_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1378]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_96_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1387]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_97_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1396]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_98_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1405]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_99_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1414]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_100_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1423]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_101_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1432]  (7.300 ns)

 <State 110>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_102_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1441]  (7.300 ns)

 <State 111>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_103_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1450]  (7.300 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_104_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1459]  (7.300 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_105_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1468]  (7.300 ns)

 <State 114>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_106_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1477]  (7.300 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_107_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1486]  (7.300 ns)

 <State 116>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_108_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1495]  (7.300 ns)

 <State 117>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_109_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1504]  (7.300 ns)

 <State 118>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_110_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1513]  (7.300 ns)

 <State 119>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_111_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1522]  (7.300 ns)

 <State 120>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_112_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1531]  (7.300 ns)

 <State 121>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_113_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1540]  (7.300 ns)

 <State 122>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_114_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1549]  (7.300 ns)

 <State 123>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_115_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1558]  (7.300 ns)

 <State 124>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_116_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1567]  (7.300 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_117_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1576]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_118_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1585]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_119_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1594]  (7.300 ns)

 <State 128>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_120_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1603]  (7.300 ns)

 <State 129>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_121_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1612]  (7.300 ns)

 <State 130>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_122_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1788]  (7.300 ns)

 <State 131>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_123_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1795]  (7.300 ns)

 <State 132>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_124_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1802]  (7.300 ns)

 <State 133>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_125_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1809]  (7.300 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_126_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1816]  (7.300 ns)

 <State 135>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_127_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1823]  (7.300 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_128_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1830]  (7.300 ns)

 <State 137>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_129_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1837]  (7.300 ns)

 <State 138>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_130_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1846]  (7.300 ns)

 <State 139>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_131_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1855]  (7.300 ns)

 <State 140>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_132_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1864]  (7.300 ns)

 <State 141>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_133_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1873]  (7.300 ns)

 <State 142>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_134_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1882]  (7.300 ns)

 <State 143>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_135_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1891]  (7.300 ns)

 <State 144>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_136_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1900]  (7.300 ns)

 <State 145>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_137_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1909]  (7.300 ns)

 <State 146>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_138_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1918]  (7.300 ns)

 <State 147>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_139_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1927]  (7.300 ns)

 <State 148>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_140_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1936]  (7.300 ns)

 <State 149>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_141_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1945]  (7.300 ns)

 <State 150>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_142_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1954]  (7.300 ns)

 <State 151>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_143_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1963]  (7.300 ns)

 <State 152>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_144_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1972]  (7.300 ns)

 <State 153>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_145_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1981]  (7.300 ns)

 <State 154>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_146_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1990]  (7.300 ns)

 <State 155>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_147_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [1999]  (7.300 ns)

 <State 156>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_148_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2008]  (7.300 ns)

 <State 157>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_149_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2017]  (7.300 ns)

 <State 158>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_150_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2026]  (7.300 ns)

 <State 159>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_151_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2035]  (7.300 ns)

 <State 160>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_152_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2044]  (7.300 ns)

 <State 161>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_153_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2053]  (7.300 ns)

 <State 162>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_154_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2062]  (7.300 ns)

 <State 163>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_155_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2071]  (7.300 ns)

 <State 164>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_156_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2080]  (7.300 ns)

 <State 165>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_157_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2089]  (7.300 ns)

 <State 166>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_158_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2098]  (7.300 ns)

 <State 167>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_159_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2107]  (7.300 ns)

 <State 168>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_160_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2116]  (7.300 ns)

 <State 169>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_161_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2125]  (7.300 ns)

 <State 170>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_162_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2301]  (7.300 ns)

 <State 171>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_163_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2308]  (7.300 ns)

 <State 172>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_164_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2315]  (7.300 ns)

 <State 173>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_165_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2322]  (7.300 ns)

 <State 174>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_166_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2329]  (7.300 ns)

 <State 175>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_167_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2336]  (7.300 ns)

 <State 176>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_168_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2343]  (7.300 ns)

 <State 177>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_169_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2350]  (7.300 ns)

 <State 178>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_170_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2359]  (7.300 ns)

 <State 179>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_171_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2368]  (7.300 ns)

 <State 180>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_172_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2377]  (7.300 ns)

 <State 181>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_173_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2386]  (7.300 ns)

 <State 182>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_174_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2395]  (7.300 ns)

 <State 183>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_175_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2404]  (7.300 ns)

 <State 184>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_176_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2413]  (7.300 ns)

 <State 185>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_177_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2422]  (7.300 ns)

 <State 186>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_178_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2431]  (7.300 ns)

 <State 187>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_179_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2440]  (7.300 ns)

 <State 188>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_180_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2449]  (7.300 ns)

 <State 189>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_181_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2458]  (7.300 ns)

 <State 190>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_182_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2467]  (7.300 ns)

 <State 191>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_183_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2476]  (7.300 ns)

 <State 192>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_184_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2485]  (7.300 ns)

 <State 193>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_185_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2494]  (7.300 ns)

 <State 194>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_186_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2503]  (7.300 ns)

 <State 195>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_187_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2512]  (7.300 ns)

 <State 196>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_188_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2521]  (7.300 ns)

 <State 197>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_189_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2530]  (7.300 ns)

 <State 198>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_190_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2539]  (7.300 ns)

 <State 199>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_191_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2548]  (7.300 ns)

 <State 200>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_192_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2557]  (7.300 ns)

 <State 201>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_193_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2566]  (7.300 ns)

 <State 202>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_194_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2575]  (7.300 ns)

 <State 203>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_195_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2584]  (7.300 ns)

 <State 204>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_196_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2593]  (7.300 ns)

 <State 205>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_197_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2602]  (7.300 ns)

 <State 206>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_198_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2611]  (7.300 ns)

 <State 207>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_199_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2620]  (7.300 ns)

 <State 208>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_200_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2629]  (7.300 ns)

 <State 209>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_201_read', src/conv3.cpp:72) on port 'gmem' (src/conv3.cpp:72) [2638]  (7.300 ns)

 <State 210>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_5_4_4', src/conv3.cpp:72) [2623]  (7.016 ns)

 <State 211>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_6_4_4', src/conv3.cpp:72) [2632]  (7.016 ns)

 <State 212>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_7_4_4', src/conv3.cpp:72) [2641]  (7.016 ns)

 <State 213>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_1', src/conv3.cpp:72) [833]  (6.437 ns)

 <State 214>: 0.000ns
The critical path consists of the following:

 <State 215>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_1_1', src/conv3.cpp:72) [842]  (5.120 ns)

 <State 216>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_1', src/conv3.cpp:72) [842]  (6.437 ns)

 <State 217>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_1', src/conv3.cpp:72) [842]  (6.437 ns)

 <State 218>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_1', src/conv3.cpp:72) [842]  (6.437 ns)

 <State 219>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_1_1', src/conv3.cpp:72) [851]  (5.120 ns)

 <State 220>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_1', src/conv3.cpp:72) [851]  (6.437 ns)

 <State 221>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_1', src/conv3.cpp:72) [851]  (6.437 ns)

 <State 222>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_1', src/conv3.cpp:72) [851]  (6.437 ns)

 <State 223>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_1_1', src/conv3.cpp:72) [860]  (5.120 ns)

 <State 224>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_1', src/conv3.cpp:72) [860]  (6.437 ns)

 <State 225>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_1', src/conv3.cpp:72) [860]  (6.437 ns)

 <State 226>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_1', src/conv3.cpp:72) [860]  (6.437 ns)

 <State 227>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_1_1', src/conv3.cpp:72) [869]  (5.120 ns)

 <State 228>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_1', src/conv3.cpp:72) [869]  (6.437 ns)

 <State 229>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_1', src/conv3.cpp:72) [869]  (6.437 ns)

 <State 230>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_1', src/conv3.cpp:72) [869]  (6.437 ns)

 <State 231>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_1_1', src/conv3.cpp:72) [878]  (5.120 ns)

 <State 232>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_1', src/conv3.cpp:72) [878]  (6.437 ns)

 <State 233>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_1', src/conv3.cpp:72) [878]  (6.437 ns)

 <State 234>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_1', src/conv3.cpp:72) [878]  (6.437 ns)

 <State 235>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_1_1', src/conv3.cpp:72) [887]  (5.120 ns)

 <State 236>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_1', src/conv3.cpp:72) [887]  (6.437 ns)

 <State 237>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_1', src/conv3.cpp:72) [887]  (6.437 ns)

 <State 238>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_1', src/conv3.cpp:72) [887]  (6.437 ns)

 <State 239>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_1_2', src/conv3.cpp:72) [896]  (5.120 ns)

 <State 240>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_2', src/conv3.cpp:72) [896]  (6.437 ns)

 <State 241>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_2', src/conv3.cpp:72) [896]  (6.437 ns)

 <State 242>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_2', src/conv3.cpp:72) [896]  (6.437 ns)

 <State 243>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_1_2', src/conv3.cpp:72) [905]  (5.120 ns)

 <State 244>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_2', src/conv3.cpp:72) [905]  (6.437 ns)

 <State 245>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_2', src/conv3.cpp:72) [905]  (6.437 ns)

 <State 246>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_2', src/conv3.cpp:72) [905]  (6.437 ns)

 <State 247>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_1_2', src/conv3.cpp:72) [914]  (5.120 ns)

 <State 248>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_2', src/conv3.cpp:72) [914]  (6.437 ns)

 <State 249>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_2', src/conv3.cpp:72) [914]  (6.437 ns)

 <State 250>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_2', src/conv3.cpp:72) [914]  (6.437 ns)

 <State 251>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_1_2', src/conv3.cpp:72) [923]  (5.120 ns)

 <State 252>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_2', src/conv3.cpp:72) [923]  (6.437 ns)

 <State 253>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_2', src/conv3.cpp:72) [923]  (6.437 ns)

 <State 254>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_2', src/conv3.cpp:72) [923]  (6.437 ns)

 <State 255>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_1_2', src/conv3.cpp:72) [932]  (5.120 ns)

 <State 256>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_2', src/conv3.cpp:72) [932]  (6.437 ns)

 <State 257>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_2', src/conv3.cpp:72) [932]  (6.437 ns)

 <State 258>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_2', src/conv3.cpp:72) [932]  (6.437 ns)

 <State 259>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_1_2', src/conv3.cpp:72) [941]  (5.120 ns)

 <State 260>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_2', src/conv3.cpp:72) [941]  (6.437 ns)

 <State 261>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_2', src/conv3.cpp:72) [941]  (6.437 ns)

 <State 262>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_2', src/conv3.cpp:72) [941]  (6.437 ns)

 <State 263>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_1_2', src/conv3.cpp:72) [950]  (5.120 ns)

 <State 264>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_2', src/conv3.cpp:72) [950]  (6.437 ns)

 <State 265>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_2', src/conv3.cpp:72) [950]  (6.437 ns)

 <State 266>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_2', src/conv3.cpp:72) [950]  (6.437 ns)

 <State 267>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_1_2', src/conv3.cpp:72) [959]  (5.120 ns)

 <State 268>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_2', src/conv3.cpp:72) [959]  (6.437 ns)

 <State 269>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_2', src/conv3.cpp:72) [959]  (6.437 ns)

 <State 270>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_2', src/conv3.cpp:72) [959]  (6.437 ns)

 <State 271>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_1_3', src/conv3.cpp:72) [968]  (5.120 ns)

 <State 272>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_3', src/conv3.cpp:72) [968]  (6.437 ns)

 <State 273>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_3', src/conv3.cpp:72) [968]  (6.437 ns)

 <State 274>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_3', src/conv3.cpp:72) [968]  (6.437 ns)

 <State 275>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_1_3', src/conv3.cpp:72) [977]  (5.120 ns)

 <State 276>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_3', src/conv3.cpp:72) [977]  (6.437 ns)

 <State 277>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_3', src/conv3.cpp:72) [977]  (6.437 ns)

 <State 278>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_3', src/conv3.cpp:72) [977]  (6.437 ns)

 <State 279>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_1_3', src/conv3.cpp:72) [986]  (5.120 ns)

 <State 280>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_3', src/conv3.cpp:72) [986]  (6.437 ns)

 <State 281>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_3', src/conv3.cpp:72) [986]  (6.437 ns)

 <State 282>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_3', src/conv3.cpp:72) [986]  (6.437 ns)

 <State 283>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_1_3', src/conv3.cpp:72) [995]  (5.120 ns)

 <State 284>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_3', src/conv3.cpp:72) [995]  (6.437 ns)

 <State 285>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_3', src/conv3.cpp:72) [995]  (6.437 ns)

 <State 286>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_3', src/conv3.cpp:72) [995]  (6.437 ns)

 <State 287>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_1_3', src/conv3.cpp:72) [1004]  (5.120 ns)

 <State 288>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_3', src/conv3.cpp:72) [1004]  (6.437 ns)

 <State 289>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_3', src/conv3.cpp:72) [1004]  (6.437 ns)

 <State 290>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_3', src/conv3.cpp:72) [1004]  (6.437 ns)

 <State 291>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_1_3', src/conv3.cpp:72) [1013]  (5.120 ns)

 <State 292>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_3', src/conv3.cpp:72) [1013]  (6.437 ns)

 <State 293>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_3', src/conv3.cpp:72) [1013]  (6.437 ns)

 <State 294>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_3', src/conv3.cpp:72) [1013]  (6.437 ns)

 <State 295>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_1_3', src/conv3.cpp:72) [1022]  (5.120 ns)

 <State 296>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_3', src/conv3.cpp:72) [1022]  (6.437 ns)

 <State 297>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_3', src/conv3.cpp:72) [1022]  (6.437 ns)

 <State 298>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_3', src/conv3.cpp:72) [1022]  (6.437 ns)

 <State 299>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_1_3', src/conv3.cpp:72) [1031]  (5.120 ns)

 <State 300>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_3', src/conv3.cpp:72) [1031]  (6.437 ns)

 <State 301>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_3', src/conv3.cpp:72) [1031]  (6.437 ns)

 <State 302>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_3', src/conv3.cpp:72) [1031]  (6.437 ns)

 <State 303>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_1_4', src/conv3.cpp:72) [1040]  (5.120 ns)

 <State 304>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_4', src/conv3.cpp:72) [1040]  (6.437 ns)

 <State 305>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_4', src/conv3.cpp:72) [1040]  (6.437 ns)

 <State 306>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_4', src/conv3.cpp:72) [1040]  (6.437 ns)

 <State 307>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_1_4', src/conv3.cpp:72) [1049]  (5.120 ns)

 <State 308>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_4', src/conv3.cpp:72) [1049]  (6.437 ns)

 <State 309>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_4', src/conv3.cpp:72) [1049]  (6.437 ns)

 <State 310>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_1_4', src/conv3.cpp:72) [1049]  (6.437 ns)

 <State 311>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_1_4', src/conv3.cpp:72) [1058]  (5.120 ns)

 <State 312>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_4', src/conv3.cpp:72) [1058]  (6.437 ns)

 <State 313>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_4', src/conv3.cpp:72) [1058]  (6.437 ns)

 <State 314>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_1_4', src/conv3.cpp:72) [1058]  (6.437 ns)

 <State 315>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_1_4', src/conv3.cpp:72) [1067]  (5.120 ns)

 <State 316>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_4', src/conv3.cpp:72) [1067]  (6.437 ns)

 <State 317>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_4', src/conv3.cpp:72) [1067]  (6.437 ns)

 <State 318>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_1_4', src/conv3.cpp:72) [1067]  (6.437 ns)

 <State 319>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_1_4', src/conv3.cpp:72) [1076]  (5.120 ns)

 <State 320>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_4', src/conv3.cpp:72) [1076]  (6.437 ns)

 <State 321>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_4', src/conv3.cpp:72) [1076]  (6.437 ns)

 <State 322>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_1_4', src/conv3.cpp:72) [1076]  (6.437 ns)

 <State 323>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_1_4', src/conv3.cpp:72) [1085]  (5.120 ns)

 <State 324>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_4', src/conv3.cpp:72) [1085]  (6.437 ns)

 <State 325>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_4', src/conv3.cpp:72) [1085]  (6.437 ns)

 <State 326>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_1_4', src/conv3.cpp:72) [1085]  (6.437 ns)

 <State 327>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_1_4', src/conv3.cpp:72) [1094]  (5.120 ns)

 <State 328>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_4', src/conv3.cpp:72) [1094]  (6.437 ns)

 <State 329>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_4', src/conv3.cpp:72) [1094]  (6.437 ns)

 <State 330>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_1_4', src/conv3.cpp:72) [1094]  (6.437 ns)

 <State 331>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_1_4', src/conv3.cpp:72) [1103]  (5.120 ns)

 <State 332>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_4', src/conv3.cpp:72) [1103]  (6.437 ns)

 <State 333>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_4', src/conv3.cpp:72) [1103]  (6.437 ns)

 <State 334>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_1_4', src/conv3.cpp:72) [1103]  (6.437 ns)

 <State 335>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_2', src/conv3.cpp:72) [1279]  (5.120 ns)

 <State 336>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv3.cpp:72) [1279]  (6.437 ns)

 <State 337>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv3.cpp:72) [1279]  (6.437 ns)

 <State 338>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv3.cpp:72) [1279]  (6.437 ns)

 <State 339>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_2', src/conv3.cpp:72) [1286]  (5.120 ns)

 <State 340>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2', src/conv3.cpp:72) [1286]  (6.437 ns)

 <State 341>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2', src/conv3.cpp:72) [1286]  (6.437 ns)

 <State 342>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2', src/conv3.cpp:72) [1286]  (6.437 ns)

 <State 343>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_2', src/conv3.cpp:72) [1293]  (5.120 ns)

 <State 344>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2', src/conv3.cpp:72) [1293]  (6.437 ns)

 <State 345>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2', src/conv3.cpp:72) [1293]  (6.437 ns)

 <State 346>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2', src/conv3.cpp:72) [1293]  (6.437 ns)

 <State 347>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_2', src/conv3.cpp:72) [1300]  (5.120 ns)

 <State 348>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2', src/conv3.cpp:72) [1300]  (6.437 ns)

 <State 349>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2', src/conv3.cpp:72) [1300]  (6.437 ns)

 <State 350>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2', src/conv3.cpp:72) [1300]  (6.437 ns)

 <State 351>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_2', src/conv3.cpp:72) [1307]  (5.120 ns)

 <State 352>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2', src/conv3.cpp:72) [1307]  (6.437 ns)

 <State 353>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2', src/conv3.cpp:72) [1307]  (6.437 ns)

 <State 354>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2', src/conv3.cpp:72) [1307]  (6.437 ns)

 <State 355>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_2', src/conv3.cpp:72) [1314]  (5.120 ns)

 <State 356>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2', src/conv3.cpp:72) [1314]  (6.437 ns)

 <State 357>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2', src/conv3.cpp:72) [1314]  (6.437 ns)

 <State 358>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2', src/conv3.cpp:72) [1314]  (6.437 ns)

 <State 359>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_2', src/conv3.cpp:72) [1321]  (5.120 ns)

 <State 360>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2', src/conv3.cpp:72) [1321]  (6.437 ns)

 <State 361>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2', src/conv3.cpp:72) [1321]  (6.437 ns)

 <State 362>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2', src/conv3.cpp:72) [1321]  (6.437 ns)

 <State 363>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_2', src/conv3.cpp:72) [1328]  (5.120 ns)

 <State 364>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2', src/conv3.cpp:72) [1328]  (6.437 ns)

 <State 365>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2', src/conv3.cpp:72) [1328]  (6.437 ns)

 <State 366>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2', src/conv3.cpp:72) [1328]  (6.437 ns)

 <State 367>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_2_1', src/conv3.cpp:72) [1337]  (5.120 ns)

 <State 368>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_1', src/conv3.cpp:72) [1337]  (6.437 ns)

 <State 369>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_1', src/conv3.cpp:72) [1337]  (6.437 ns)

 <State 370>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_1', src/conv3.cpp:72) [1337]  (6.437 ns)

 <State 371>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_2_1', src/conv3.cpp:72) [1346]  (5.120 ns)

 <State 372>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_1', src/conv3.cpp:72) [1346]  (6.437 ns)

 <State 373>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_1', src/conv3.cpp:72) [1346]  (6.437 ns)

 <State 374>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_1', src/conv3.cpp:72) [1346]  (6.437 ns)

 <State 375>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_2_1', src/conv3.cpp:72) [1355]  (5.120 ns)

 <State 376>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_1', src/conv3.cpp:72) [1355]  (6.437 ns)

 <State 377>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_1', src/conv3.cpp:72) [1355]  (6.437 ns)

 <State 378>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_1', src/conv3.cpp:72) [1355]  (6.437 ns)

 <State 379>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_2_1', src/conv3.cpp:72) [1364]  (5.120 ns)

 <State 380>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_1', src/conv3.cpp:72) [1364]  (6.437 ns)

 <State 381>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_1', src/conv3.cpp:72) [1364]  (6.437 ns)

 <State 382>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_1', src/conv3.cpp:72) [1364]  (6.437 ns)

 <State 383>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_2_1', src/conv3.cpp:72) [1373]  (5.120 ns)

 <State 384>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_1', src/conv3.cpp:72) [1373]  (6.437 ns)

 <State 385>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_1', src/conv3.cpp:72) [1373]  (6.437 ns)

 <State 386>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_1', src/conv3.cpp:72) [1373]  (6.437 ns)

 <State 387>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_2_1', src/conv3.cpp:72) [1382]  (5.120 ns)

 <State 388>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_1', src/conv3.cpp:72) [1382]  (6.437 ns)

 <State 389>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_1', src/conv3.cpp:72) [1382]  (6.437 ns)

 <State 390>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_1', src/conv3.cpp:72) [1382]  (6.437 ns)

 <State 391>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_2_1', src/conv3.cpp:72) [1391]  (5.120 ns)

 <State 392>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_1', src/conv3.cpp:72) [1391]  (6.437 ns)

 <State 393>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_1', src/conv3.cpp:72) [1391]  (6.437 ns)

 <State 394>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_1', src/conv3.cpp:72) [1391]  (6.437 ns)

 <State 395>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_2_1', src/conv3.cpp:72) [1400]  (5.120 ns)

 <State 396>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_1', src/conv3.cpp:72) [1400]  (6.437 ns)

 <State 397>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_1', src/conv3.cpp:72) [1400]  (6.437 ns)

 <State 398>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_1', src/conv3.cpp:72) [1400]  (6.437 ns)

 <State 399>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_2_2', src/conv3.cpp:72) [1409]  (5.120 ns)

 <State 400>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_2', src/conv3.cpp:72) [1409]  (6.437 ns)

 <State 401>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_2', src/conv3.cpp:72) [1409]  (6.437 ns)

 <State 402>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_2', src/conv3.cpp:72) [1409]  (6.437 ns)

 <State 403>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_2_2', src/conv3.cpp:72) [1418]  (5.120 ns)

 <State 404>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_2', src/conv3.cpp:72) [1418]  (6.437 ns)

 <State 405>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_2', src/conv3.cpp:72) [1418]  (6.437 ns)

 <State 406>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_2', src/conv3.cpp:72) [1418]  (6.437 ns)

 <State 407>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_2_2', src/conv3.cpp:72) [1427]  (5.120 ns)

 <State 408>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_2', src/conv3.cpp:72) [1427]  (6.437 ns)

 <State 409>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_2', src/conv3.cpp:72) [1427]  (6.437 ns)

 <State 410>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_2', src/conv3.cpp:72) [1427]  (6.437 ns)

 <State 411>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_2_2', src/conv3.cpp:72) [1436]  (5.120 ns)

 <State 412>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_2', src/conv3.cpp:72) [1436]  (6.437 ns)

 <State 413>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_2', src/conv3.cpp:72) [1436]  (6.437 ns)

 <State 414>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_2', src/conv3.cpp:72) [1436]  (6.437 ns)

 <State 415>: 0.000ns
The critical path consists of the following:

 <State 416>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_2_2', src/conv3.cpp:72) [1445]  (5.120 ns)

 <State 417>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_2', src/conv3.cpp:72) [1445]  (6.437 ns)

 <State 418>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_2', src/conv3.cpp:72) [1445]  (6.437 ns)

 <State 419>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_2', src/conv3.cpp:72) [1445]  (6.437 ns)

 <State 420>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_2_2', src/conv3.cpp:72) [1454]  (5.120 ns)

 <State 421>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_2', src/conv3.cpp:72) [1454]  (6.437 ns)

 <State 422>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_2', src/conv3.cpp:72) [1454]  (6.437 ns)

 <State 423>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_2', src/conv3.cpp:72) [1454]  (6.437 ns)

 <State 424>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_2_2', src/conv3.cpp:72) [1463]  (5.120 ns)

 <State 425>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_2', src/conv3.cpp:72) [1463]  (6.437 ns)

 <State 426>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_2', src/conv3.cpp:72) [1463]  (6.437 ns)

 <State 427>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_2', src/conv3.cpp:72) [1463]  (6.437 ns)

 <State 428>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_2_2', src/conv3.cpp:72) [1472]  (5.120 ns)

 <State 429>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_2', src/conv3.cpp:72) [1472]  (6.437 ns)

 <State 430>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_2', src/conv3.cpp:72) [1472]  (6.437 ns)

 <State 431>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_2', src/conv3.cpp:72) [1472]  (6.437 ns)

 <State 432>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_2_3', src/conv3.cpp:72) [1481]  (5.120 ns)

 <State 433>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_3', src/conv3.cpp:72) [1481]  (6.437 ns)

 <State 434>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_3', src/conv3.cpp:72) [1481]  (6.437 ns)

 <State 435>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_3', src/conv3.cpp:72) [1481]  (6.437 ns)

 <State 436>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_2_3', src/conv3.cpp:72) [1490]  (5.120 ns)

 <State 437>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_3', src/conv3.cpp:72) [1490]  (6.437 ns)

 <State 438>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_3', src/conv3.cpp:72) [1490]  (6.437 ns)

 <State 439>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_3', src/conv3.cpp:72) [1490]  (6.437 ns)

 <State 440>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_2_3', src/conv3.cpp:72) [1499]  (5.120 ns)

 <State 441>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_3', src/conv3.cpp:72) [1499]  (6.437 ns)

 <State 442>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_3', src/conv3.cpp:72) [1499]  (6.437 ns)

 <State 443>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_3', src/conv3.cpp:72) [1499]  (6.437 ns)

 <State 444>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_2_3', src/conv3.cpp:72) [1508]  (5.120 ns)

 <State 445>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_3', src/conv3.cpp:72) [1508]  (6.437 ns)

 <State 446>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_3', src/conv3.cpp:72) [1508]  (6.437 ns)

 <State 447>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_3', src/conv3.cpp:72) [1508]  (6.437 ns)

 <State 448>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_2_3', src/conv3.cpp:72) [1517]  (5.120 ns)

 <State 449>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_3', src/conv3.cpp:72) [1517]  (6.437 ns)

 <State 450>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_3', src/conv3.cpp:72) [1517]  (6.437 ns)

 <State 451>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_3', src/conv3.cpp:72) [1517]  (6.437 ns)

 <State 452>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_2_3', src/conv3.cpp:72) [1526]  (5.120 ns)

 <State 453>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_3', src/conv3.cpp:72) [1526]  (6.437 ns)

 <State 454>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_3', src/conv3.cpp:72) [1526]  (6.437 ns)

 <State 455>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_3', src/conv3.cpp:72) [1526]  (6.437 ns)

 <State 456>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_2_3', src/conv3.cpp:72) [1535]  (5.120 ns)

 <State 457>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_3', src/conv3.cpp:72) [1535]  (6.437 ns)

 <State 458>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_3', src/conv3.cpp:72) [1535]  (6.437 ns)

 <State 459>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_3', src/conv3.cpp:72) [1535]  (6.437 ns)

 <State 460>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_2_3', src/conv3.cpp:72) [1544]  (5.120 ns)

 <State 461>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_3', src/conv3.cpp:72) [1544]  (6.437 ns)

 <State 462>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_3', src/conv3.cpp:72) [1544]  (6.437 ns)

 <State 463>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_3', src/conv3.cpp:72) [1544]  (6.437 ns)

 <State 464>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_2_4', src/conv3.cpp:72) [1553]  (5.120 ns)

 <State 465>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_4', src/conv3.cpp:72) [1553]  (6.437 ns)

 <State 466>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_4', src/conv3.cpp:72) [1553]  (6.437 ns)

 <State 467>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_4', src/conv3.cpp:72) [1553]  (6.437 ns)

 <State 468>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_2_4', src/conv3.cpp:72) [1562]  (5.120 ns)

 <State 469>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_4', src/conv3.cpp:72) [1562]  (6.437 ns)

 <State 470>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_4', src/conv3.cpp:72) [1562]  (6.437 ns)

 <State 471>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_2_4', src/conv3.cpp:72) [1562]  (6.437 ns)

 <State 472>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_2_4', src/conv3.cpp:72) [1571]  (5.120 ns)

 <State 473>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_4', src/conv3.cpp:72) [1571]  (6.437 ns)

 <State 474>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_4', src/conv3.cpp:72) [1571]  (6.437 ns)

 <State 475>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_2_4', src/conv3.cpp:72) [1571]  (6.437 ns)

 <State 476>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_2_4', src/conv3.cpp:72) [1580]  (5.120 ns)

 <State 477>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_4', src/conv3.cpp:72) [1580]  (6.437 ns)

 <State 478>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_4', src/conv3.cpp:72) [1580]  (6.437 ns)

 <State 479>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_2_4', src/conv3.cpp:72) [1580]  (6.437 ns)

 <State 480>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_2_4', src/conv3.cpp:72) [1589]  (5.120 ns)

 <State 481>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_4', src/conv3.cpp:72) [1589]  (6.437 ns)

 <State 482>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_4', src/conv3.cpp:72) [1589]  (6.437 ns)

 <State 483>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_2_4', src/conv3.cpp:72) [1589]  (6.437 ns)

 <State 484>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_2_4', src/conv3.cpp:72) [1598]  (5.120 ns)

 <State 485>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_4', src/conv3.cpp:72) [1598]  (6.437 ns)

 <State 486>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_4', src/conv3.cpp:72) [1598]  (6.437 ns)

 <State 487>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_2_4', src/conv3.cpp:72) [1598]  (6.437 ns)

 <State 488>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_2_4', src/conv3.cpp:72) [1607]  (5.120 ns)

 <State 489>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_4', src/conv3.cpp:72) [1607]  (6.437 ns)

 <State 490>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_4', src/conv3.cpp:72) [1607]  (6.437 ns)

 <State 491>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_2_4', src/conv3.cpp:72) [1607]  (6.437 ns)

 <State 492>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_2_4', src/conv3.cpp:72) [1616]  (5.120 ns)

 <State 493>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_4', src/conv3.cpp:72) [1616]  (6.437 ns)

 <State 494>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_4', src/conv3.cpp:72) [1616]  (6.437 ns)

 <State 495>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_2_4', src/conv3.cpp:72) [1616]  (6.437 ns)

 <State 496>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_3', src/conv3.cpp:72) [1792]  (5.120 ns)

 <State 497>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv3.cpp:72) [1792]  (6.437 ns)

 <State 498>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv3.cpp:72) [1792]  (6.437 ns)

 <State 499>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv3.cpp:72) [1792]  (6.437 ns)

 <State 500>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_3', src/conv3.cpp:72) [1799]  (5.120 ns)

 <State 501>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3', src/conv3.cpp:72) [1799]  (6.437 ns)

 <State 502>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3', src/conv3.cpp:72) [1799]  (6.437 ns)

 <State 503>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3', src/conv3.cpp:72) [1799]  (6.437 ns)

 <State 504>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_3', src/conv3.cpp:72) [1806]  (5.120 ns)

 <State 505>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3', src/conv3.cpp:72) [1806]  (6.437 ns)

 <State 506>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3', src/conv3.cpp:72) [1806]  (6.437 ns)

 <State 507>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3', src/conv3.cpp:72) [1806]  (6.437 ns)

 <State 508>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_3', src/conv3.cpp:72) [1813]  (5.120 ns)

 <State 509>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3', src/conv3.cpp:72) [1813]  (6.437 ns)

 <State 510>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3', src/conv3.cpp:72) [1813]  (6.437 ns)

 <State 511>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3', src/conv3.cpp:72) [1813]  (6.437 ns)

 <State 512>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_3', src/conv3.cpp:72) [1820]  (5.120 ns)

 <State 513>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3', src/conv3.cpp:72) [1820]  (6.437 ns)

 <State 514>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3', src/conv3.cpp:72) [1820]  (6.437 ns)

 <State 515>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3', src/conv3.cpp:72) [1820]  (6.437 ns)

 <State 516>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_3', src/conv3.cpp:72) [1827]  (5.120 ns)

 <State 517>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3', src/conv3.cpp:72) [1827]  (6.437 ns)

 <State 518>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3', src/conv3.cpp:72) [1827]  (6.437 ns)

 <State 519>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3', src/conv3.cpp:72) [1827]  (6.437 ns)

 <State 520>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_3', src/conv3.cpp:72) [1834]  (5.120 ns)

 <State 521>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3', src/conv3.cpp:72) [1834]  (6.437 ns)

 <State 522>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3', src/conv3.cpp:72) [1834]  (6.437 ns)

 <State 523>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3', src/conv3.cpp:72) [1834]  (6.437 ns)

 <State 524>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_3', src/conv3.cpp:72) [1841]  (5.120 ns)

 <State 525>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3', src/conv3.cpp:72) [1841]  (6.437 ns)

 <State 526>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3', src/conv3.cpp:72) [1841]  (6.437 ns)

 <State 527>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3', src/conv3.cpp:72) [1841]  (6.437 ns)

 <State 528>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_3_1', src/conv3.cpp:72) [1850]  (5.120 ns)

 <State 529>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_1', src/conv3.cpp:72) [1850]  (6.437 ns)

 <State 530>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_1', src/conv3.cpp:72) [1850]  (6.437 ns)

 <State 531>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_1', src/conv3.cpp:72) [1850]  (6.437 ns)

 <State 532>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_3_1', src/conv3.cpp:72) [1859]  (5.120 ns)

 <State 533>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_1', src/conv3.cpp:72) [1859]  (6.437 ns)

 <State 534>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_1', src/conv3.cpp:72) [1859]  (6.437 ns)

 <State 535>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_1', src/conv3.cpp:72) [1859]  (6.437 ns)

 <State 536>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_3_1', src/conv3.cpp:72) [1868]  (5.120 ns)

 <State 537>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_1', src/conv3.cpp:72) [1868]  (6.437 ns)

 <State 538>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_1', src/conv3.cpp:72) [1868]  (6.437 ns)

 <State 539>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_1', src/conv3.cpp:72) [1868]  (6.437 ns)

 <State 540>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_3_1', src/conv3.cpp:72) [1877]  (5.120 ns)

 <State 541>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_1', src/conv3.cpp:72) [1877]  (6.437 ns)

 <State 542>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_1', src/conv3.cpp:72) [1877]  (6.437 ns)

 <State 543>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_1', src/conv3.cpp:72) [1877]  (6.437 ns)

 <State 544>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_3_1', src/conv3.cpp:72) [1886]  (5.120 ns)

 <State 545>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_1', src/conv3.cpp:72) [1886]  (6.437 ns)

 <State 546>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_1', src/conv3.cpp:72) [1886]  (6.437 ns)

 <State 547>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_1', src/conv3.cpp:72) [1886]  (6.437 ns)

 <State 548>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_3_1', src/conv3.cpp:72) [1895]  (5.120 ns)

 <State 549>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_1', src/conv3.cpp:72) [1895]  (6.437 ns)

 <State 550>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_1', src/conv3.cpp:72) [1895]  (6.437 ns)

 <State 551>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_1', src/conv3.cpp:72) [1895]  (6.437 ns)

 <State 552>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_3_1', src/conv3.cpp:72) [1904]  (5.120 ns)

 <State 553>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_1', src/conv3.cpp:72) [1904]  (6.437 ns)

 <State 554>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_1', src/conv3.cpp:72) [1904]  (6.437 ns)

 <State 555>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_1', src/conv3.cpp:72) [1904]  (6.437 ns)

 <State 556>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_3_1', src/conv3.cpp:72) [1913]  (5.120 ns)

 <State 557>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_1', src/conv3.cpp:72) [1913]  (6.437 ns)

 <State 558>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_1', src/conv3.cpp:72) [1913]  (6.437 ns)

 <State 559>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_1', src/conv3.cpp:72) [1913]  (6.437 ns)

 <State 560>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_3_2', src/conv3.cpp:72) [1922]  (5.120 ns)

 <State 561>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_2', src/conv3.cpp:72) [1922]  (6.437 ns)

 <State 562>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_2', src/conv3.cpp:72) [1922]  (6.437 ns)

 <State 563>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_2', src/conv3.cpp:72) [1922]  (6.437 ns)

 <State 564>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_3_2', src/conv3.cpp:72) [1931]  (5.120 ns)

 <State 565>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_2', src/conv3.cpp:72) [1931]  (6.437 ns)

 <State 566>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_2', src/conv3.cpp:72) [1931]  (6.437 ns)

 <State 567>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_2', src/conv3.cpp:72) [1931]  (6.437 ns)

 <State 568>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_3_2', src/conv3.cpp:72) [1940]  (5.120 ns)

 <State 569>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_2', src/conv3.cpp:72) [1940]  (6.437 ns)

 <State 570>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_2', src/conv3.cpp:72) [1940]  (6.437 ns)

 <State 571>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_2', src/conv3.cpp:72) [1940]  (6.437 ns)

 <State 572>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_3_2', src/conv3.cpp:72) [1949]  (5.120 ns)

 <State 573>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_2', src/conv3.cpp:72) [1949]  (6.437 ns)

 <State 574>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_2', src/conv3.cpp:72) [1949]  (6.437 ns)

 <State 575>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_2', src/conv3.cpp:72) [1949]  (6.437 ns)

 <State 576>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_3_2', src/conv3.cpp:72) [1958]  (5.120 ns)

 <State 577>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_2', src/conv3.cpp:72) [1958]  (6.437 ns)

 <State 578>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_2', src/conv3.cpp:72) [1958]  (6.437 ns)

 <State 579>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_2', src/conv3.cpp:72) [1958]  (6.437 ns)

 <State 580>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_3_2', src/conv3.cpp:72) [1967]  (5.120 ns)

 <State 581>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_2', src/conv3.cpp:72) [1967]  (6.437 ns)

 <State 582>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_2', src/conv3.cpp:72) [1967]  (6.437 ns)

 <State 583>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_2', src/conv3.cpp:72) [1967]  (6.437 ns)

 <State 584>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_3_2', src/conv3.cpp:72) [1976]  (5.120 ns)

 <State 585>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_2', src/conv3.cpp:72) [1976]  (6.437 ns)

 <State 586>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_2', src/conv3.cpp:72) [1976]  (6.437 ns)

 <State 587>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_2', src/conv3.cpp:72) [1976]  (6.437 ns)

 <State 588>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_3_2', src/conv3.cpp:72) [1985]  (5.120 ns)

 <State 589>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_2', src/conv3.cpp:72) [1985]  (6.437 ns)

 <State 590>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_2', src/conv3.cpp:72) [1985]  (6.437 ns)

 <State 591>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_2', src/conv3.cpp:72) [1985]  (6.437 ns)

 <State 592>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_3_3', src/conv3.cpp:72) [1994]  (5.120 ns)

 <State 593>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_3', src/conv3.cpp:72) [1994]  (6.437 ns)

 <State 594>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_3', src/conv3.cpp:72) [1994]  (6.437 ns)

 <State 595>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_3', src/conv3.cpp:72) [1994]  (6.437 ns)

 <State 596>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_3_3', src/conv3.cpp:72) [2003]  (5.120 ns)

 <State 597>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_3', src/conv3.cpp:72) [2003]  (6.437 ns)

 <State 598>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_3', src/conv3.cpp:72) [2003]  (6.437 ns)

 <State 599>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_3', src/conv3.cpp:72) [2003]  (6.437 ns)

 <State 600>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_3_3', src/conv3.cpp:72) [2012]  (5.120 ns)

 <State 601>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_3', src/conv3.cpp:72) [2012]  (6.437 ns)

 <State 602>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_3', src/conv3.cpp:72) [2012]  (6.437 ns)

 <State 603>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_3', src/conv3.cpp:72) [2012]  (6.437 ns)

 <State 604>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_3_3', src/conv3.cpp:72) [2021]  (5.120 ns)

 <State 605>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_3', src/conv3.cpp:72) [2021]  (6.437 ns)

 <State 606>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_3', src/conv3.cpp:72) [2021]  (6.437 ns)

 <State 607>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_3', src/conv3.cpp:72) [2021]  (6.437 ns)

 <State 608>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_3_3', src/conv3.cpp:72) [2030]  (5.120 ns)

 <State 609>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_3', src/conv3.cpp:72) [2030]  (6.437 ns)

 <State 610>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_3', src/conv3.cpp:72) [2030]  (6.437 ns)

 <State 611>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_3', src/conv3.cpp:72) [2030]  (6.437 ns)

 <State 612>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_3_3', src/conv3.cpp:72) [2039]  (5.120 ns)

 <State 613>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_3', src/conv3.cpp:72) [2039]  (6.437 ns)

 <State 614>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_3', src/conv3.cpp:72) [2039]  (6.437 ns)

 <State 615>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_3', src/conv3.cpp:72) [2039]  (6.437 ns)

 <State 616>: 0.000ns
The critical path consists of the following:

 <State 617>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_3_3', src/conv3.cpp:72) [2048]  (5.120 ns)

 <State 618>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_3', src/conv3.cpp:72) [2048]  (6.437 ns)

 <State 619>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_3', src/conv3.cpp:72) [2048]  (6.437 ns)

 <State 620>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_3', src/conv3.cpp:72) [2048]  (6.437 ns)

 <State 621>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_3_3', src/conv3.cpp:72) [2057]  (5.120 ns)

 <State 622>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_3', src/conv3.cpp:72) [2057]  (6.437 ns)

 <State 623>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_3', src/conv3.cpp:72) [2057]  (6.437 ns)

 <State 624>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_3', src/conv3.cpp:72) [2057]  (6.437 ns)

 <State 625>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_3_4', src/conv3.cpp:72) [2066]  (5.120 ns)

 <State 626>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_4', src/conv3.cpp:72) [2066]  (6.437 ns)

 <State 627>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_4', src/conv3.cpp:72) [2066]  (6.437 ns)

 <State 628>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_4', src/conv3.cpp:72) [2066]  (6.437 ns)

 <State 629>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_3_4', src/conv3.cpp:72) [2075]  (5.120 ns)

 <State 630>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_4', src/conv3.cpp:72) [2075]  (6.437 ns)

 <State 631>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_4', src/conv3.cpp:72) [2075]  (6.437 ns)

 <State 632>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_3_4', src/conv3.cpp:72) [2075]  (6.437 ns)

 <State 633>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_3_4', src/conv3.cpp:72) [2084]  (5.120 ns)

 <State 634>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_4', src/conv3.cpp:72) [2084]  (6.437 ns)

 <State 635>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_4', src/conv3.cpp:72) [2084]  (6.437 ns)

 <State 636>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_3_4', src/conv3.cpp:72) [2084]  (6.437 ns)

 <State 637>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_3_4', src/conv3.cpp:72) [2093]  (5.120 ns)

 <State 638>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_4', src/conv3.cpp:72) [2093]  (6.437 ns)

 <State 639>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_4', src/conv3.cpp:72) [2093]  (6.437 ns)

 <State 640>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_3_4', src/conv3.cpp:72) [2093]  (6.437 ns)

 <State 641>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_3_4', src/conv3.cpp:72) [2102]  (5.120 ns)

 <State 642>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_4', src/conv3.cpp:72) [2102]  (6.437 ns)

 <State 643>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_4', src/conv3.cpp:72) [2102]  (6.437 ns)

 <State 644>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_3_4', src/conv3.cpp:72) [2102]  (6.437 ns)

 <State 645>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_3_4', src/conv3.cpp:72) [2111]  (5.120 ns)

 <State 646>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_4', src/conv3.cpp:72) [2111]  (6.437 ns)

 <State 647>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_4', src/conv3.cpp:72) [2111]  (6.437 ns)

 <State 648>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_3_4', src/conv3.cpp:72) [2111]  (6.437 ns)

 <State 649>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_3_4', src/conv3.cpp:72) [2120]  (5.120 ns)

 <State 650>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_4', src/conv3.cpp:72) [2120]  (6.437 ns)

 <State 651>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_4', src/conv3.cpp:72) [2120]  (6.437 ns)

 <State 652>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_3_4', src/conv3.cpp:72) [2120]  (6.437 ns)

 <State 653>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_3_4', src/conv3.cpp:72) [2129]  (5.120 ns)

 <State 654>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_4', src/conv3.cpp:72) [2129]  (6.437 ns)

 <State 655>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_4', src/conv3.cpp:72) [2129]  (6.437 ns)

 <State 656>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_3_4', src/conv3.cpp:72) [2129]  (6.437 ns)

 <State 657>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_4', src/conv3.cpp:72) [2305]  (5.120 ns)

 <State 658>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4', src/conv3.cpp:72) [2305]  (6.437 ns)

 <State 659>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4', src/conv3.cpp:72) [2305]  (6.437 ns)

 <State 660>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4', src/conv3.cpp:72) [2305]  (6.437 ns)

 <State 661>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_4', src/conv3.cpp:72) [2312]  (5.120 ns)

 <State 662>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4', src/conv3.cpp:72) [2312]  (6.437 ns)

 <State 663>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4', src/conv3.cpp:72) [2312]  (6.437 ns)

 <State 664>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4', src/conv3.cpp:72) [2312]  (6.437 ns)

 <State 665>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_4', src/conv3.cpp:72) [2319]  (5.120 ns)

 <State 666>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4', src/conv3.cpp:72) [2319]  (6.437 ns)

 <State 667>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4', src/conv3.cpp:72) [2319]  (6.437 ns)

 <State 668>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4', src/conv3.cpp:72) [2319]  (6.437 ns)

 <State 669>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_4', src/conv3.cpp:72) [2326]  (5.120 ns)

 <State 670>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4', src/conv3.cpp:72) [2326]  (6.437 ns)

 <State 671>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4', src/conv3.cpp:72) [2326]  (6.437 ns)

 <State 672>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4', src/conv3.cpp:72) [2326]  (6.437 ns)

 <State 673>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_4', src/conv3.cpp:72) [2333]  (5.120 ns)

 <State 674>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4', src/conv3.cpp:72) [2333]  (6.437 ns)

 <State 675>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4', src/conv3.cpp:72) [2333]  (6.437 ns)

 <State 676>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4', src/conv3.cpp:72) [2333]  (6.437 ns)

 <State 677>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_4', src/conv3.cpp:72) [2340]  (5.120 ns)

 <State 678>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4', src/conv3.cpp:72) [2340]  (6.437 ns)

 <State 679>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4', src/conv3.cpp:72) [2340]  (6.437 ns)

 <State 680>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4', src/conv3.cpp:72) [2340]  (6.437 ns)

 <State 681>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_4', src/conv3.cpp:72) [2347]  (5.120 ns)

 <State 682>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4', src/conv3.cpp:72) [2347]  (6.437 ns)

 <State 683>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4', src/conv3.cpp:72) [2347]  (6.437 ns)

 <State 684>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4', src/conv3.cpp:72) [2347]  (6.437 ns)

 <State 685>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_4', src/conv3.cpp:72) [2354]  (5.120 ns)

 <State 686>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4', src/conv3.cpp:72) [2354]  (6.437 ns)

 <State 687>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4', src/conv3.cpp:72) [2354]  (6.437 ns)

 <State 688>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4', src/conv3.cpp:72) [2354]  (6.437 ns)

 <State 689>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_4_1', src/conv3.cpp:72) [2363]  (5.120 ns)

 <State 690>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_1', src/conv3.cpp:72) [2363]  (6.437 ns)

 <State 691>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_1', src/conv3.cpp:72) [2363]  (6.437 ns)

 <State 692>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_1', src/conv3.cpp:72) [2363]  (6.437 ns)

 <State 693>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_4_1', src/conv3.cpp:72) [2372]  (5.120 ns)

 <State 694>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_1', src/conv3.cpp:72) [2372]  (6.437 ns)

 <State 695>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_1', src/conv3.cpp:72) [2372]  (6.437 ns)

 <State 696>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_1', src/conv3.cpp:72) [2372]  (6.437 ns)

 <State 697>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_4_1', src/conv3.cpp:72) [2381]  (5.120 ns)

 <State 698>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_1', src/conv3.cpp:72) [2381]  (6.437 ns)

 <State 699>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_1', src/conv3.cpp:72) [2381]  (6.437 ns)

 <State 700>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_1', src/conv3.cpp:72) [2381]  (6.437 ns)

 <State 701>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_4_1', src/conv3.cpp:72) [2390]  (5.120 ns)

 <State 702>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_1', src/conv3.cpp:72) [2390]  (6.437 ns)

 <State 703>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_1', src/conv3.cpp:72) [2390]  (6.437 ns)

 <State 704>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_1', src/conv3.cpp:72) [2390]  (6.437 ns)

 <State 705>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_4_1', src/conv3.cpp:72) [2399]  (5.120 ns)

 <State 706>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_1', src/conv3.cpp:72) [2399]  (6.437 ns)

 <State 707>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_1', src/conv3.cpp:72) [2399]  (6.437 ns)

 <State 708>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_1', src/conv3.cpp:72) [2399]  (6.437 ns)

 <State 709>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_4_1', src/conv3.cpp:72) [2408]  (5.120 ns)

 <State 710>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_1', src/conv3.cpp:72) [2408]  (6.437 ns)

 <State 711>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_1', src/conv3.cpp:72) [2408]  (6.437 ns)

 <State 712>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_1', src/conv3.cpp:72) [2408]  (6.437 ns)

 <State 713>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_4_1', src/conv3.cpp:72) [2417]  (5.120 ns)

 <State 714>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_1', src/conv3.cpp:72) [2417]  (6.437 ns)

 <State 715>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_1', src/conv3.cpp:72) [2417]  (6.437 ns)

 <State 716>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_1', src/conv3.cpp:72) [2417]  (6.437 ns)

 <State 717>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_4_1', src/conv3.cpp:72) [2426]  (5.120 ns)

 <State 718>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_1', src/conv3.cpp:72) [2426]  (6.437 ns)

 <State 719>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_1', src/conv3.cpp:72) [2426]  (6.437 ns)

 <State 720>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_1', src/conv3.cpp:72) [2426]  (6.437 ns)

 <State 721>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_4_2', src/conv3.cpp:72) [2435]  (5.120 ns)

 <State 722>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_2', src/conv3.cpp:72) [2435]  (6.437 ns)

 <State 723>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_2', src/conv3.cpp:72) [2435]  (6.437 ns)

 <State 724>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_2', src/conv3.cpp:72) [2435]  (6.437 ns)

 <State 725>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_4_2', src/conv3.cpp:72) [2444]  (5.120 ns)

 <State 726>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_2', src/conv3.cpp:72) [2444]  (6.437 ns)

 <State 727>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_2', src/conv3.cpp:72) [2444]  (6.437 ns)

 <State 728>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_2', src/conv3.cpp:72) [2444]  (6.437 ns)

 <State 729>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_4_2', src/conv3.cpp:72) [2453]  (5.120 ns)

 <State 730>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_2', src/conv3.cpp:72) [2453]  (6.437 ns)

 <State 731>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_2', src/conv3.cpp:72) [2453]  (6.437 ns)

 <State 732>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_2', src/conv3.cpp:72) [2453]  (6.437 ns)

 <State 733>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_4_2', src/conv3.cpp:72) [2462]  (5.120 ns)

 <State 734>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_2', src/conv3.cpp:72) [2462]  (6.437 ns)

 <State 735>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_2', src/conv3.cpp:72) [2462]  (6.437 ns)

 <State 736>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_2', src/conv3.cpp:72) [2462]  (6.437 ns)

 <State 737>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_4_2', src/conv3.cpp:72) [2471]  (5.120 ns)

 <State 738>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_2', src/conv3.cpp:72) [2471]  (6.437 ns)

 <State 739>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_2', src/conv3.cpp:72) [2471]  (6.437 ns)

 <State 740>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_2', src/conv3.cpp:72) [2471]  (6.437 ns)

 <State 741>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_4_2', src/conv3.cpp:72) [2480]  (5.120 ns)

 <State 742>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_2', src/conv3.cpp:72) [2480]  (6.437 ns)

 <State 743>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_2', src/conv3.cpp:72) [2480]  (6.437 ns)

 <State 744>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_2', src/conv3.cpp:72) [2480]  (6.437 ns)

 <State 745>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_4_2', src/conv3.cpp:72) [2489]  (5.120 ns)

 <State 746>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_2', src/conv3.cpp:72) [2489]  (6.437 ns)

 <State 747>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_2', src/conv3.cpp:72) [2489]  (6.437 ns)

 <State 748>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_2', src/conv3.cpp:72) [2489]  (6.437 ns)

 <State 749>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_4_2', src/conv3.cpp:72) [2498]  (5.120 ns)

 <State 750>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_2', src/conv3.cpp:72) [2498]  (6.437 ns)

 <State 751>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_2', src/conv3.cpp:72) [2498]  (6.437 ns)

 <State 752>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_2', src/conv3.cpp:72) [2498]  (6.437 ns)

 <State 753>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_4_3', src/conv3.cpp:72) [2507]  (5.120 ns)

 <State 754>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_3', src/conv3.cpp:72) [2507]  (6.437 ns)

 <State 755>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_3', src/conv3.cpp:72) [2507]  (6.437 ns)

 <State 756>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_3', src/conv3.cpp:72) [2507]  (6.437 ns)

 <State 757>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_4_3', src/conv3.cpp:72) [2516]  (5.120 ns)

 <State 758>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_3', src/conv3.cpp:72) [2516]  (6.437 ns)

 <State 759>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_3', src/conv3.cpp:72) [2516]  (6.437 ns)

 <State 760>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_3', src/conv3.cpp:72) [2516]  (6.437 ns)

 <State 761>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_4_3', src/conv3.cpp:72) [2525]  (5.120 ns)

 <State 762>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_3', src/conv3.cpp:72) [2525]  (6.437 ns)

 <State 763>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_3', src/conv3.cpp:72) [2525]  (6.437 ns)

 <State 764>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_3', src/conv3.cpp:72) [2525]  (6.437 ns)

 <State 765>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_4_3', src/conv3.cpp:72) [2534]  (5.120 ns)

 <State 766>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_3', src/conv3.cpp:72) [2534]  (6.437 ns)

 <State 767>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_3', src/conv3.cpp:72) [2534]  (6.437 ns)

 <State 768>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_3', src/conv3.cpp:72) [2534]  (6.437 ns)

 <State 769>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_4_3', src/conv3.cpp:72) [2543]  (5.120 ns)

 <State 770>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_3', src/conv3.cpp:72) [2543]  (6.437 ns)

 <State 771>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_3', src/conv3.cpp:72) [2543]  (6.437 ns)

 <State 772>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_3', src/conv3.cpp:72) [2543]  (6.437 ns)

 <State 773>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_4_3', src/conv3.cpp:72) [2552]  (5.120 ns)

 <State 774>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_3', src/conv3.cpp:72) [2552]  (6.437 ns)

 <State 775>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_3', src/conv3.cpp:72) [2552]  (6.437 ns)

 <State 776>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_3', src/conv3.cpp:72) [2552]  (6.437 ns)

 <State 777>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_4_3', src/conv3.cpp:72) [2561]  (5.120 ns)

 <State 778>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_3', src/conv3.cpp:72) [2561]  (6.437 ns)

 <State 779>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_3', src/conv3.cpp:72) [2561]  (6.437 ns)

 <State 780>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_3', src/conv3.cpp:72) [2561]  (6.437 ns)

 <State 781>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_4_3', src/conv3.cpp:72) [2570]  (5.120 ns)

 <State 782>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_3', src/conv3.cpp:72) [2570]  (6.437 ns)

 <State 783>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_3', src/conv3.cpp:72) [2570]  (6.437 ns)

 <State 784>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_3', src/conv3.cpp:72) [2570]  (6.437 ns)

 <State 785>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add_4_4', src/conv3.cpp:72) [2579]  (5.120 ns)

 <State 786>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_4', src/conv3.cpp:72) [2579]  (6.437 ns)

 <State 787>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_4', src/conv3.cpp:72) [2579]  (6.437 ns)

 <State 788>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_4', src/conv3.cpp:72) [2579]  (6.437 ns)

 <State 789>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_1_4_4', src/conv3.cpp:72) [2588]  (5.120 ns)

 <State 790>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_4', src/conv3.cpp:72) [2588]  (6.437 ns)

 <State 791>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_4', src/conv3.cpp:72) [2588]  (6.437 ns)

 <State 792>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1_4_4', src/conv3.cpp:72) [2588]  (6.437 ns)

 <State 793>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_2_4_4', src/conv3.cpp:72) [2597]  (5.120 ns)

 <State 794>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_4', src/conv3.cpp:72) [2597]  (6.437 ns)

 <State 795>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_4', src/conv3.cpp:72) [2597]  (6.437 ns)

 <State 796>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2_4_4', src/conv3.cpp:72) [2597]  (6.437 ns)

 <State 797>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_3_4_4', src/conv3.cpp:72) [2606]  (5.120 ns)

 <State 798>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_4', src/conv3.cpp:72) [2606]  (6.437 ns)

 <State 799>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_4', src/conv3.cpp:72) [2606]  (6.437 ns)

 <State 800>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3_4_4', src/conv3.cpp:72) [2606]  (6.437 ns)

 <State 801>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_4_4_4', src/conv3.cpp:72) [2615]  (5.120 ns)

 <State 802>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_4', src/conv3.cpp:72) [2615]  (6.437 ns)

 <State 803>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_4', src/conv3.cpp:72) [2615]  (6.437 ns)

 <State 804>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4_4_4', src/conv3.cpp:72) [2615]  (6.437 ns)

 <State 805>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_5_4_4', src/conv3.cpp:72) [2624]  (5.120 ns)

 <State 806>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_4', src/conv3.cpp:72) [2624]  (6.437 ns)

 <State 807>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_4', src/conv3.cpp:72) [2624]  (6.437 ns)

 <State 808>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5_4_4', src/conv3.cpp:72) [2624]  (6.437 ns)

 <State 809>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_6_4_4', src/conv3.cpp:72) [2633]  (5.120 ns)

 <State 810>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_4', src/conv3.cpp:72) [2633]  (6.437 ns)

 <State 811>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_4', src/conv3.cpp:72) [2633]  (6.437 ns)

 <State 812>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6_4_4', src/conv3.cpp:72) [2633]  (6.437 ns)

 <State 813>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add57_7_4_4', src/conv3.cpp:72) [2642]  (5.120 ns)

 <State 814>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_4', src/conv3.cpp:72) [2642]  (6.437 ns)

 <State 815>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_4', src/conv3.cpp:72) [2642]  (6.437 ns)

 <State 816>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7_4_4', src/conv3.cpp:72) [2642]  (6.437 ns)

 <State 817>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln72', src/conv3.cpp:72) of variable 'add57_7_4_4', src/conv3.cpp:72 on array 'output_fm_buffer_0' [2643]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
