{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1522003733409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522003733410 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "StructuralModeling EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"StructuralModeling\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522003733446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522003733473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522003733473 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522003733527 ""}  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522003733527 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p2_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram\|ram_block1a8 " "Atom \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p2_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1522003733529 "|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram|ram_block1a8"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1522003733529 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522003733810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522003733912 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522003733912 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522003733918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522003733918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522003733918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522003733918 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522003733918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522003733922 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522003734548 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ifj1 " "Entity dcfifo_ifj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522003735614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522003735614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522003735614 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522003735614 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/SDC1.sdc " "Reading SDC File: '../src/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522003735637 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522003735638 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1522003735638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1522003735638 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1522003735669 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522003735670 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522003735670 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522003735670 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522003735670 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522003735670 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522003735670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522003736127 ""}  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522003736127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522003736127 ""}  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522003736127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync:sys_reset_sync\|sync\[2\]  " "Automatically promoted node sync:sys_reset_sync\|sync\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_display:seven_segment_display_instance\|\\sync:lastButtonState " "Destination node seven_segment_display:seven_segment_display_instance\|\\sync:lastButtonState" {  } { { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[1\]~0 " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[1\]~0" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 4056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\] " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\]" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[1\] " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[1\]" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[0\] " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[0\]" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[10\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[10\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_y0\[10\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_y0\[10\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[0\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[0\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[11\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[11\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[9\]~4 " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[9\]~4" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 4903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522003736127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522003736127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522003736127 ""}  } { { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522003736127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522003736697 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522003736702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522003736703 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522003736710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522003736719 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522003736727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522003736727 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522003736732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522003736923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1522003736928 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522003736928 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] nclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"nclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 162 0 0 } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 69 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1522003737006 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522003737711 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522003737725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522003739727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522003740375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522003740433 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522003741578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522003741578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522003742316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1522003746343 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522003746343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1522003746753 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1522003746753 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522003746753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522003746754 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.32 " "Total time spent on timing analysis during the Fitter is 1.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522003746983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522003747018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522003747492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522003747494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522003747947 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522003748733 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[1\] 2.5 V M21 " "Pin keys\[1\] uses I/O standard 2.5 V at M21" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[1] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[1\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[3\] 2.5 V R24 " "Pin keys\[3\] uses I/O standard 2.5 V at R24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[3] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[3\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL AB28 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[0] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL AC28 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[1] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL AC27 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[2] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL AD27 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[3] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL AB27 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[4] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL AC26 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[5] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL AD26 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[6] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL AB26 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[7] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL AC25 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[8] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL AB25 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[9] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[10\] 3.3-V LVTTL AC24 " "Pin switches\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[10] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[10\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[11\] 3.3-V LVTTL AB24 " "Pin switches\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[11] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[11\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[12\] 3.3-V LVTTL AB23 " "Pin switches\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[12] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[12\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[13\] 3.3-V LVTTL AA24 " "Pin switches\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[13] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[13\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[14\] 3.3-V LVTTL AA23 " "Pin switches\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[14] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[14\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[15\] 3.3-V LVTTL AA22 " "Pin switches\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[15] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[15\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[16\] 3.3-V LVTTL Y24 " "Pin switches\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[16] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[16\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[17\] 3.3-V LVTTL Y23 " "Pin switches\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[17] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[17\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[0] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[1] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[2] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[3] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[4] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[5] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[6] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[7] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[8] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[9] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[10] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[11] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[12] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[13] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[14] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[15] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk 3.3-V LVTTL G6 " "Pin ps2_clk uses I/O standard 3.3-V LVTTL at G6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ps2_clk } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data 3.3-V LVTTL H5 " "Pin ps2_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ps2_data } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[0\] 2.5 V M23 " "Pin keys\[0\] uses I/O standard 2.5 V at M23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[0] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[0\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[2\] 2.5 V N21 " "Pin keys\[2\] uses I/O standard 2.5 V at N21" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[2] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[2\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL G12 " "Pin rx uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { rx } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522003749559 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1522003749559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/output_files/StructuralModeling.fit.smsg " "Generated suppressed messages file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/output_files/StructuralModeling.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522003749841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1587 " "Peak virtual memory: 1587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522003750668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:49:10 2018 " "Processing ended: Sun Mar 25 20:49:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522003750668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522003750668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522003750668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522003750668 ""}
