===== Simulator configuration =====
  L1_SIZE:              1024
  L1_ASSOC:             1
  L1_BLOCKSIZE:         16
  VC_NUM_BLOCKS:        16
  L2_SIZE:              8192
  L2_ASSOC:             4
  trace_file:           gcc_trace.txt

===== L1 contents =====
  set   0:	1000c5  	
  set   1:	100147 D	
  set   2:	100147 D	
  set   3:	100147 D	
  set   4:	1000c5  	
  set   5:	1000c5  	
  set   6:	100147 D	
  set   7:	1000c5  	
  set   8:	1000c5  	
  set   9:	1000bd D	
  set   10:	1000bd  	
  set   11:	1000c5  	
  set   12:	1000d9 D	
  set   13:	1000c5  	
  set   14:	1000d6  	
  set   15:	1000d9 D	
  set   16:	1ec0ce D	
  set   17:	10007d  	
  set   18:	10007d  	
  set   19:	1000d9 D	
  set   20:	10007d  	
  set   21:	10010a  	
  set   22:	1000d5  	
  set   23:	10009d  	
  set   24:	1000f9  	
  set   25:	1000d5  	
  set   26:	100146 D	
  set   27:	10009d  	
  set   28:	10009d  	
  set   29:	10009d  	
  set   30:	100146 D	
  set   31:	1000fc D	
  set   32:	100146 D	
  set   33:	100146 D	
  set   34:	1000e0 D	
  set   35:	100146 D	
  set   36:	100111 D	
  set   37:	1000e0  	
  set   38:	100146 D	
  set   39:	100146 D	
  set   40:	1000c7 D	
  set   41:	1000c7 D	
  set   42:	100146 D	
  set   43:	100004  	
  set   44:	100004  	
  set   45:	100004  	
  set   46:	100004  	
  set   47:	100004  	
  set   48:	100004  	
  set   49:	100004  	
  set   50:	100004  	
  set   51:	100004  	
  set   52:	100004  	
  set   53:	100004  	
  set   54:	100004  	
  set   55:	1000d5  	
  set   56:	1000c7 D	
  set   57:	1000d5  	
  set   58:	100146 D	
  set   59:	100146 D	
  set   60:	100146 D	
  set   61:	1000c6 D	
  set   62:	1000c6 D	
  set   63:	1000c6 D	

===== VC contents =====
  set   0:	40047f6  	40047f5  	40047f4  	40047f3  	4001f32  	4002f71 D	4001f30  	40047ef  	400292e  	4001f2d  	40051ac D	40051a4 D	4004824  	4003824  	4003555  	4001f4a  	

===== L2 contents =====
  set   0:	80066  	800a3  	800ac  	800ab  	
  set   1:	80066  	8007d  	800a3  	800ac  	
  set   2:	80066  	8007 D	8007e  	8006d  	
  set   3:	80066  	800a3  	800aa  	800a7  	
  set   4:	80066  	800a3  	800aa  	800ac  	
  set   5:	80066  	800a3  	800aa  	800ac  	
  set   6:	800a3  	800ac  	800ab  	800a6  	
  set   7:	8006b  	8006c  	800a3  	800ac  	
  set   8:	800a3  	8006b  	800ac  	800ab  	
  set   9:	800a3  	8003e  	800ac  	800ab  	
  set   10:	800a3  	800ac  	800ab  	800aa  	
  set   11:	800a3  	800ac  	800ab  	800aa  	
  set   12:	8006b  	800a3  	800ac  	800ab  	
  set   13:	800a3  	80079  	8006f  	800ac  	
  set   14:	8006b  	800a3  	800ac  	800ab  	
  set   15:	800a3  	800ac  	800ab  	800aa  	
  set   16:	800a3  	f6067  	800ac  	800ab  	
  set   17:	800a3  	8007f  	800ac  	800ab  	
  set   18:	800a3  	800ac  	800ab  	800a D	
  set   19:	8006 D	f6067  	800a3  	800ac  	
  set   20:	8007f  	80085  	800a3  	800ac  	
  set   21:	80085  	8006 D	800a3  	800a D	
  set   22:	800a D	80085  	800a3  	800ac  	
  set   23:	800a D	800a3  	800ac  	800a7  	
  set   24:	800a D	800a3  	8003e  	800ac  	
  set   25:	800a D	800a3  	8007d  	800ac  	
  set   26:	800a D	800a3  	800ac  	800ab  	
  set   27:	800a D	8006 D	800a3  	800ac  	
  set   28:	800a D	800a3  	800ac  	8007f  	
  set   29:	800a3  	8006a  	80074  	800ac  	
  set   30:	8006 D	800a3  	800ac  	800ab  	
  set   31:	8007e  	800a3  	8006 D	800ac  	
  set   32:	800a3  	80074  	800ac  	800ab  	
  set   33:	800a3  	80074  	800ac  	800ab  	
  set   34:	80070  	800a3  	8007 D	80074  	
  set   35:	800a3  	8007 D	800ac  	800a9  	
  set   36:	80090  	800a3  	80070  	800ac  	
  set   37:	80070  	80052  	800a3  	8007f  	
  set   38:	8005 D	800a3  	80070  	8006f  	
  set   39:	800a3  	80070  	800ac  	800a9  	
  set   40:	80052  	800a3  	8005a  	800ac  	
  set   41:	8003e  	8008 D	800a3  	800ac  	
  set   42:	800a3  	8006b  	800ab  	800aa  	
  set   43:	80002  	800a3  	800ab  	80070  	
  set   44:	80002  	800a3  	8006b  	800ab  	
  set   45:	80002  	8003e  	800a3  	800ab  	
  set   46:	80002  	80052  	800a3  	800ab  	
  set   47:	80002  	8006 D	800a3  	8003e  	
  set   48:	80002  	8006 D	8003e  	800a3  	
  set   49:	80002  	800a3  	80052  	8005e  	
  set   50:	80002  	800a3  	8003e  	800ab  	
  set   51:	80002  	800a3  	8007f  	800a D	
  set   52:	80002  	800a3  	800a9  	800a8  	
  set   53:	80002  	800a3  	800a D	800a9  	
  set   54:	80002  	800a3  	800ab  	800a D	
  set   55:	800a3  	80063  	800a D	800ab  	
  set   56:	800a3  	80063  	80062  	8006b  	
  set   57:	800a3  	f606 D	80063  	80062  	
  set   58:	800a3  	80063  	f606 D	80074  	
  set   59:	800a3  	80063  	80074  	8007d  	
  set   60:	800a3  	80063  	8006b  	8007f  	
  set   61:	800a3  	80063  	8007d  	8006b  	
  set   62:	80063  	800a3  	800a D	800ab  	
  set   63:	80063  	800a3  	8006a  	80074  	
  set   64:	80062  	800a3  	8005e  	800a D	
  set   65:	800a3  	800a D	800ab  	800a2  	
  set   66:	800a3  	800a D	800ab  	800a2  	
  set   67:	800a3  	800a D	800a8  	800ab  	
  set   68:	80062  	800a3  	800a D	800a8  	
  set   69:	800a3  	80062  	8008 D	800a D	
  set   70:	800a3  	8008 D	800a D	800ab  	
  set   71:	80062  	800a3  	8005e  	800a D	
  set   72:	80062  	800a3  	8007 D	800a8  	
  set   73:	800a3  	8005e  	800ab  	800a2  	
  set   74:	8005e  	8003e  	800a3  	80062  	
  set   75:	80062  	8006c  	800a D	800ab  	
  set   76:	8006c  	800ab  	800a2  	800aa  	
  set   77:	8006c  	80062  	800a D	800ab  	
  set   78:	8003e  	8006c  	8007d  	800a D	
  set   79:	8006c  	8006 D	800a D	800ab  	
  set   80:	8006c  	800a D	800ab  	800a2  	
  set   81:	8003e  	8006c  	8006a  	8006 D	
  set   82:	8003e  	8006c  	8006a  	8005 D	
  set   83:	8006c  	8006 D	8006a  	800a6  	
  set   84:	8006a  	8003e  	8006c  	800a9  	
  set   85:	8006a  	8006b  	800a9  	800a8  	
  set   86:	8006a  	800ab  	800a2  	800a D	
  set   87:	8006a  	8006 D	8004e  	800a9  	
  set   88:	8006 D	80062  	8007c  	8006a  	
  set   89:	8006a  	800a D	800ab  	800a2  	
  set   90:	8006 D	8006c  	800a D	800ab  	
  set   91:	8006 D	8004e  	8007f  	80088  	
  set   92:	8004e  	800a D	800a2  	800ab  	
  set   93:	8004e  	8006c  	800a D	800a2  	
  set   94:	80088  	8006 D	800a D	800a2  	
  set   95:	8004e  	8006 D	800a D	80088  	
  set   96:	8006 D	80073  	800a D	800a2  	
  set   97:	8006a  	800a D	80088  	800a2  	
  set   98:	80054  	8004e  	8003e  	800a D	
  set   99:	8004e  	800a8  	800a2  	800ab  	
  set   100:	8006 D	80088  	8007d  	800a2  	
  set   101:	8006 D	8004e  	800a2  	800a8  	
  set   102:	8007 D	800a2  	800ab  	800aa  	
  set   103:	8006 D	800a2  	800ab  	800aa  	
  set   104:	8007 D	80063  	8008f  	8006 D	
  set   105:	80063  	8008f  	8007 D	800a9  	
  set   106:	8008f  	80063  	800a2  	800ab  	
  set   107:	8007 D	8008f  	80063  	800a2  	
  set   108:	8008f  	8007 D	80088  	800a2  	
  set   109:	8008f  	800a2  	800ab  	80073  	
  set   110:	8008f  	8007 D	800a2  	800ab  	
  set   111:	8008f  	8007 D	8006e  	8005e  	
  set   112:	8007 D	8008f  	8005e  	8006e  	
  set   113:	8007 D	8005e  	8008f  	8007d  	
  set   114:	8008f  	800a2  	800ab  	800aa  	
  set   115:	8008f  	8005e  	800a6  	800a2  	
  set   116:	8008f  	8005 D	80063  	800a2  	
  set   117:	8008f  	8006a  	80063  	800a2  	
  set   118:	8008f  	8006 D	8005 D	800a2  	
  set   119:	8006a  	8008f  	8005 D	8006 D	
  set   120:	80063  	8008f  	8006 D	8006b  	
  set   121:	8006a  	8007 D	800a2  	800ab  	
  set   122:	8007 D	8006c  	8006a  	8006 D	
  set   123:	8007 D	8006 D	8006c  	800a2  	
  set   124:	80069  	800a2  	8006c  	8003d  	
  set   125:	8007 D	800a2  	80039  	800ab  	
  set   126:	80065  	80069  	800a2  	80039  	
  set   127:	80065  	800a2  	800ab  	800aa  	

===== Simulation results (raw) =====
  a. number of L1 reads:                           63640
  b. number of L1 read misses:                     10728
  c. number of L1 writes:                          36360
  d. number of L1 write misses:                    8493
  e. number of swap requests:                      19157
  f. swap request rate:                            0.1916
  g. number of swaps:                              5331
  h. combined L1+VC miss rate:                     0.1389
  i. number writebacks from L1/VC:                 7988
  j. number of L2 reads:                           13890
  k. number of L2 read misses:                     6242
  l. number of L2 writes:                          7988
  m. number of L2 write misses:                    601
  n. L2 miss rate:                                 0.4494
  o. number of writebacks from L2:                 511
  p. total memory traffic:                         7354

===== Simulation results (performance) =====
