#pragma once

#define FPGA_MAJOR      1
#define FPGA_MINOR      0
#define FPGA_NUM        1
#define FPGA_INC        2
#define FPGA_SYSID      0x00000401
#define FPGA_PID        0x00
#define FPGA_MAP        0
#define FPGA_LOGIC      0
#define FPGA_MAP_DATE   0x00000000
#define FPGA_VER_HEX    0x01000102
#define FPGA_TIME       "07:19"
#define FPGA_DATE       "12.APR.23"
#define FPGA_USER       "Aaron"
#define FPGA_STR        "1.0.1.2"
#define FPGA_LO         "1.0.1 build 2"
#define FPGA_HI         "1.0.1 build 2, 07:19 12.APR.23 0x00000401 [Aaron] 8ffdd9c97ae54cb3*"
#define FPGA_STRING     "1.0.1.2"
#define FPGA_EPOCH      1681309190
#define FPGA_EPOCH_HEX  0x6436BE06
#define FPGA_DATE_HEX   0x20230412
#define FPGA_TIME_HEX   0x00071950
#define FPGA_GIT_REV    "8ffdd9c97ae54cb3*"
#define FPGA_GIT_AUTH   "Aaron "
#define FPGA_GIT_EMAIL  "aaron@omniware.us"
#define FPGA_GIT_DATE   "  Wed Mar 15 16:03:01 2023 -0700"
