/*
 * "I/O" module to access performance counters
 *
 * Authors: Wolfgang Puffitsch (wpuffitsch@gmail.com)
 *
 */


package io

import Chisel._
import chisel3.VecInit

import patmos.Constants._
import patmos.PerfCounterIO

import ocp._

object PerfCounters extends DeviceObject {

  def init(params: Map[String, String]) = { }

  def create(params: Map[String, String]) : PerfCounters = {
    Module(new PerfCounters())
  }
}

class PerfCounters() extends CoreDevice() {

  override val io = new CoreDeviceIO() with patmos.HasPerfCounter {
    override val perf = new PerfCounterIO().asInput
  }

  val masterReg = Reg(next = io.ocp.M)

  // Default response
  val resp = Bits()
  val data = Bits(width = DATA_WIDTH)
  resp := OcpResp.NULL
  data := Bits(0)

  // Ignore writes
  when(masterReg.Cmd === OcpCmd.WR) {
    resp := OcpResp.DVA
  }

  val PERFCOUNTER_COUNT = 10

  val inputVec = RegInit(VecInit(Seq.fill(PERFCOUNTER_COUNT)(true.B)))
  inputVec(0) := io.perf.ic.hit
  inputVec(1) := io.perf.ic.miss
  inputVec(2) := io.perf.dc.hit
  inputVec(3) := io.perf.dc.miss
  inputVec(4) := io.perf.sc.spill
  inputVec(5) := io.perf.sc.fill
  inputVec(6) := io.perf.wc.hit
  inputVec(7) := io.perf.wc.miss
  inputVec(8) := io.perf.mem.read
  inputVec(9) := io.perf.mem.write

  val counterVec = RegInit(VecInit(Seq.fill(PERFCOUNTER_COUNT)(0.U(DATA_WIDTH.W))))
  for (i <- 0 until PERFCOUNTER_COUNT) {
    when (inputVec(i)) {
      counterVec(i) := counterVec(i) + 1.U
    }
  }

  // Read information
  data := counterVec(masterReg.Addr(5,2))
  when(masterReg.Cmd === OcpCmd.RD) {
    resp := OcpResp.DVA
  }

  // Connections to master
  io.ocp.S.Resp := resp
  io.ocp.S.Data := data
}
