Release      : 2012.3 - (nt)                                
Command Line : report_power -file top_test_power_routed.rpt 
Date         : Thu Oct 03 17:27:27 2013                     

Table of Contents
-----------------
1.  Settings                 
1.1.  Project                
1.2.  Device                 
1.3.  Environment            
1.4.  Default Activity Rates 
2.  Summary                  
2.1.  On-Chip Components     
2.2.  Power Supply           
2.3.  Thermal Summary        
2.4.  Confidence Level       
3.  Detailed Reports         
3.1.  By Hierarchy           
4.  Warnings                 

1.1.  Project
-------------
Design Name              :        
Design State             : ROUTED 
Settings File            : ---    
Simulation Activity File : ---    
Design Nets Matched      : NA     

1.2.  Device
------------
Family           : virtex7            
Part             : xc7vx485tffg1761-2 
Package          : ffg1761            
Grade            : Commercial         
Process          : Typical            
Speed Grade      : -2                 
Characterization : Advance            

1.3.  Environment
-----------------
Ambient Temp (C)      : 25.0             
ThetaJA (C/W)         : 1.1              
Airflow (LFM)         : 250              
Heat Sink             : Medium Profile   
ThetaSA (C/W)         : 2.2              
Board Selection       : Medium (10"x10") 
# of Board Layers     : 12 to 15         
Board Temperature (C) : 25.2             

1.4.  Default Activity Rates
----------------------------
Register Toggle Rate (%)   :  12.5 
IO Toggle Rate (%)         :  12.5 
Output Load (pF)           :   5.0 
IO Enable Probability      :   1.0 
BRAM Write Probability     :   0.5 
BRAM Enable Probability    :   0.5 
DSP Toggle Rate (%)        :  12.5 
Set Signal Probability     :  0.01 
Reset Signal Probability   :  0.01 
Enable Signal Probability  :  0.99 
Clock Frequency (MHz)      :   0.0 

2.  Summary
-----------
Total On-Chip Power (mW)  : 206.11 
Dynamic (mW)              : 1.81   
Device Static (mW)        : 204.30 
Total Off-Chip Power (mW) : 0.00   

2.1.  On-Chip Components
------------------------
------------------------------------------------------------------------
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
------------------------------------------------------------------------
| Clocks         |       0.00 |        4 |       --- |             --- |
| Slice Logic    |       0.00 |      --- |       --- |             --- |
|   Others       |       0.00 |       19 |       --- |             --- |
|   Register     |       0.00 |      700 |    607200 |             0.1 |
|   LUT as Logic |       0.00 |    78675 |    303600 |            25.9 |
|   F7/F8 Muxes  |       0.00 |    10665 |    303600 |             3.5 |
|   CARRY4       |       0.00 |       14 |     75900 |             0.0 |
| Signals        |       0.00 |    68513 |       --- |             --- |
| I/O            |       1.81 |       55 |       700 |             7.9 |
| Static Power   |     204.30 |          |           |                 |
| Total          |     206.11 |          |           |                 |
------------------------------------------------------------------------

2.2.  Power Supply Summary
--------------------------
-------------------------------------------------------------------
| Source  | Voltage (V) | Total (mA) | Dynamic (mA) | Static (mA) |
-------------------------------------------------------------------
| Vccbram |       1.000 |       3.03 |         0.00 |        3.03 |
| Vccint  |       1.000 |     134.03 |         0.00 |      134.03 |
| Vccaux  |       1.800 |      38.36 |         0.00 |       38.36 |
-------------------------------------------------------------------

2.3.  Thermal Summary
---------------------
Effective TJA (C/W)      : 1.1  
Max Ambient (C)          : 84.8 
Junction Temperature (C) : 25.2 

2.4.  Confidence Level
----------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Detailed Reports
--------------------
3.1.  By Hierarchy
------------------
-----------------------------------------
| Name                     | Power (mW) |
-----------------------------------------
| top_test                 |       1.81 |
|   cSCL_reg[0]_i_1        |       0.00 |
|   cSDA_reg[0]_i_1        |       0.00 |
|   feeder0                |       0.00 |
|     video_sender         |       0.00 |
|     audio_sender         |       0.00 |
|   hdmi0                  |       0.00 |
|     i2c_config0          |       0.00 |
|       i2c_core           |       0.00 |
|         byte_controller  |       0.00 |
|           bit_controller |       0.00 |
|     spdif0               |       0.00 |
|       bmc0               |       0.00 |
|     video0               |       0.00 |
|       fsm                |       0.00 |
|       h_count            |       0.00 |
|       pixel_clk          |       0.00 |
|       v_count            |       0.00 |
-----------------------------------------

4. Warnings
-----------
The clock n_28392_clk_counter_reg[0] is unconstrained.
The clock hdmi0/video0/pixel_clk/O1 is unconstrained.
The clock hdmi0/spdif0/n_28392_clk_5_6MHz_reg is unconstrained.
The clock SYSCLK_P is unconstrained.
The clock clk is unconstrained.
The clock n_28392_clk_counter_reg[0]_i_1 is unconstrained.
The clock clk_BUFG is unconstrained.
The clock n_28392_state_reg[0]_i_2 is unconstrained.

