
---------- Begin Simulation Statistics ----------
final_tick                               120771191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198825                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686356                       # Number of bytes of host memory used
host_op_rate                                   201012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   502.95                       # Real time elapsed on the host
host_tick_rate                              240123523                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101099840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120771                       # Number of seconds simulated
sim_ticks                                120771191000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.020162                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4075997                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851213                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            346506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5091057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104083                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          685068                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           580985                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6507474                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312276                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37784                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101099840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.207712                       # CPI: cycles per instruction
system.cpu.discardedOps                        968201                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48872979                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40529132                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6289536                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4852844                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.828012                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        120771191                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55095415     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 179332      0.18%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            270788      0.27%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            263063      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            162169      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54813      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           487877      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33300      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38133709     37.72%     93.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6406974      6.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101099840                       # Class of committed instruction
system.cpu.tickCycles                       115918347                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5383                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       131879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       264690                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            345                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1118                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           84                       # Transaction distribution
system.membus.trans_dist::CleanEvict              314                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3683                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3683                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1118                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       625280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  625280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4801                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4801                       # Request fanout histogram
system.membus.respLayer1.occupancy           44978750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5871000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             78207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       121170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5157                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5605                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        72602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       381148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                397515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1377536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31783168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33160704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             743                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042989                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.202834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 127826     95.70%     95.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5742      4.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          769662000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         636108991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28026998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 4804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               123211                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4804                       # number of overall hits
system.l2.overall_hits::.cpu.data              123211                       # number of overall hits
system.l2.overall_hits::total                  128015                       # number of overall hits
system.l2.demand_misses::.cpu.inst                801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4009                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4810                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               801                       # number of overall misses
system.l2.overall_misses::.cpu.data              4009                       # number of overall misses
system.l2.overall_misses::total                  4810                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     84258000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    429875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        514133000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84258000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    429875000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       514133000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132825                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132825                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.142908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.031512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036213                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.142908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.031512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036213                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105191.011236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107227.488152                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106888.357588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105191.011236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107227.488152                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106888.357588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  84                       # number of writebacks
system.l2.writebacks::total                        84                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    349240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    417392000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    349240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    417392000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.142551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.031457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.142551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.031457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.036145                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85296.620776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87266.366817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86938.554468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85296.620776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87266.366817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86938.554468                       # average overall mshr miss latency
system.l2.replacements                            743                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121086                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121086                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4612                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             50935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50935                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3683                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    394970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     394970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.067432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107241.379310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107241.379310                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    321310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    321310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.067432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87241.379310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87241.379310                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84258000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84258000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.142908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105191.011236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105191.011236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.142551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.142551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85296.620776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85296.620776                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         72276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             72276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        72602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         72602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.004490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107070.552147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107070.552147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87554.858934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87554.858934                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3852.233065                       # Cycle average of tags in use
system.l2.tags.total_refs                      259298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4814                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     53.863315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.129416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       358.012859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3486.090789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.087405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.851096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940487                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4071                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2079270                       # Number of tag accesses
system.l2.tags.data_accesses                  2079270                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         512256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             614528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           84                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 84                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            846824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4241541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5088366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       846824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           846824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          89028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                89028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          89028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           846824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4241541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5177394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.053420407500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                137                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         84                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9602                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               14                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    137812500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   47960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               317662500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14367.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33117.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     116                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9602                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.489561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.041920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.224988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            2      0.09%      0.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1792     76.35%     76.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97      4.13%     80.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           73      3.11%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      2.34%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      1.75%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      0.89%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.85%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          246     10.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2347                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1197.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.815406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3167.900691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             7     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.993046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     12.50%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     75.00%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 613888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  614528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80998554000                       # Total gap between requests
system.mem_ctrls.avgGap                   16581075.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       511616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 846824.471574516501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4236242.068690040149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76309.589428492094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50265500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    267397000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 839398065750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31455.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33407.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4996417058.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7604100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4041675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32972520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             302760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9533066400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2926691220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43911555360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56416234035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.133209                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114129490750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4032600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2609100250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9153480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4865190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35514360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             448920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9533066400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3165582780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43710383520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56459014650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.487438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 113605019000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4032600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3133572000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15169461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15169461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15169461                       # number of overall hits
system.cpu.icache.overall_hits::total        15169461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5605                       # number of overall misses
system.cpu.icache.overall_misses::total          5605                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    216809000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    216809000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    216809000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    216809000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15175066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15175066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15175066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15175066                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38681.355932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38681.355932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38681.355932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38681.355932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5157                       # number of writebacks
system.cpu.icache.writebacks::total              5157                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    205599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    205599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    205599000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    205599000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000369                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000369                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36681.355932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36681.355932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36681.355932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36681.355932                       # average overall mshr miss latency
system.cpu.icache.replacements                   5157                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15169461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15169461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5605                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    216809000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    216809000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15175066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15175066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38681.355932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38681.355932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    205599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    205599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36681.355932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36681.355932                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           446.722284                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15175066                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2707.415879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   446.722284                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.872504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.872504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15180671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15180671                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43735905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43735905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43744468                       # number of overall hits
system.cpu.dcache.overall_hits::total        43744468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       138672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         138672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       138762                       # number of overall misses
system.cpu.dcache.overall_misses::total        138762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4990588000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4990588000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4990588000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4990588000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43874577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43874577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43883230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43883230                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35988.433137                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35988.433137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35965.091307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35965.091307                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       121086                       # number of writebacks
system.cpu.dcache.writebacks::total            121086                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11507                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127220                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4245620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4245620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4251436000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4251436000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002898                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002898                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33386.702316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33386.702316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33417.984594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33417.984594                       # average overall mshr miss latency
system.cpu.dcache.replacements                 126708                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37448263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37448263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2769736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2769736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37525837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37525837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35704.437054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35704.437054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        72666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2482957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2482957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34169.446509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34169.446509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6287642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6287642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        61098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2220852000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2220852000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6348740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6348740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36349.013061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36349.013061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1762663000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1762663000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32343.033817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32343.033817                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010401                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010401                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           55                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           55                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.006356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006356                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105745.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105745.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.056937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43872020                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            344.851596                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.056937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44010782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44010782                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 120771191000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
