#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 30 16:52:23 2025
# Process ID: 3336
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3624 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/fpga_top.v] -no_script -reset -force -quiet
remove_files  E:/fpga_class/vivado/logic_analyzer/logic_analyzer/fpga_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/input_synchronizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/sample_buffer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/test_signal_gen.v] -no_script -reset -force -quiet
remove_files  {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/sample_buffer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/test_signal_gen.v}
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_fpga_top_config.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_debounce.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_logic_analyzer_core.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_sample_buffer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_test_signal_gen.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_fpga_top_config.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_debounce.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_sample_buffer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_test_signal_gen.v}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v}
add_files -norecurse {E:/fpga_class/vivado/logic_analyzer/src/uart_tx.v E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v E:/fpga_class/vivado/logic_analyzer/src/test_signal_gen.v E:/fpga_class/vivado/logic_analyzer/src/debounce.v E:/fpga_class/vivado/logic_analyzer/src/input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/src/sample_buffer.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/fpga_class/vivado/logic_analyzer/src/tb_uart_tx.v E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/src/tb_uart_bram_streamer.v E:/fpga_class/vivado/logic_analyzer/src/tb_fpga_top_config.v E:/fpga_class/vivado/logic_analyzer/src/tb_test_signal_gen.v E:/fpga_class/vivado/logic_analyzer/src/tb_sample_buffer.v}
update_compile_order -fileset sim_1
add_files -norecurse E:/fpga_class/vivado/logic_analyzer/src/uart_bram_streamer.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xdc
add_files -fileset constrs_1 -norecurse E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw_manager
close_design
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_ips ila]
generate_target all [get_files  E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci]
catch { config_ip_cache -export [get_ips -all ila] }
export_ip_user_files -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -no_script -sync -force -quiet
reset_run ila_synth_1
launch_runs ila_synth_1 -jobs 8
wait_on_run ila_synth_1
export_simulation -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/sim_scripts -ip_user_files_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files -ipstatic_source_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ModelSim/modelsim_ase/win32aloem} {questa=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/questa} {riviera=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/riviera} {activehdl=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
close_project
