<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex5\screen_data\src\rows.sv<br>
C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex5\screen_data\src\screen.sv<br>
C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex5\screen_data\src\text.sv<br>
C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex5\screen_data\src\top.sv<br>
C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex5\screen_data\src\uart.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 17 00:37:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.104s, Peak memory usage = 129.574MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 130.023MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 130.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 130.234MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 130.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 130.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 130.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 130.840MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 130.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 130.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 130.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 160.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.18s, Peak memory usage = 160.613MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 160.613MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 160.613MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>233</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>47</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>390</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>118</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>237</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>85</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>85</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>491(394 LUT, 85 ALU, 2 RAM16) / 8640</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>233 / 6693</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>233 / 6693</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 26</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>EXT_CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>EXT_CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>EXT_CLK</td>
<td>50.000(MHz)</td>
<td>72.174(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>row3/dec/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>row3/dec/digits_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>row3/dec/digits_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n5_s12/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n5_s12/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n20_s/I1</td>
</tr>
<tr>
<td>5.248</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n20_s/COUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n19_s/CIN</td>
</tr>
<tr>
<td>5.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n19_s/COUT</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n18_s/CIN</td>
</tr>
<tr>
<td>5.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n18_s/COUT</td>
</tr>
<tr>
<td>5.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n17_s/CIN</td>
</tr>
<tr>
<td>5.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n17_s/COUT</td>
</tr>
<tr>
<td>5.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n16_s/CIN</td>
</tr>
<tr>
<td>5.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n16_s/COUT</td>
</tr>
<tr>
<td>5.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n15_s/CIN</td>
</tr>
<tr>
<td>5.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n15_s/COUT</td>
</tr>
<tr>
<td>5.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n14_s/CIN</td>
</tr>
<tr>
<td>5.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n14_s/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n13_s/CIN</td>
</tr>
<tr>
<td>5.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n13_s/COUT</td>
</tr>
<tr>
<td>5.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n12_s/CIN</td>
</tr>
<tr>
<td>6.210</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n12_s/SUM</td>
</tr>
<tr>
<td>7.170</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n29_s/I0</td>
</tr>
<tr>
<td>8.128</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n29_s/COUT</td>
</tr>
<tr>
<td>8.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n28_s/CIN</td>
</tr>
<tr>
<td>8.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n28_s/COUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n27_s/CIN</td>
</tr>
<tr>
<td>8.748</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n27_s/SUM</td>
</tr>
<tr>
<td>9.708</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n41_s/I0</td>
</tr>
<tr>
<td>10.666</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n41_s/COUT</td>
</tr>
<tr>
<td>10.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n40_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n40_s/SUM</td>
</tr>
<tr>
<td>12.189</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n92_s14/I0</td>
</tr>
<tr>
<td>13.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n92_s14/F</td>
</tr>
<tr>
<td>14.181</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/digits_11_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_11_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>row3/dec/digits_11_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.237, 53.786%; route: 5.760, 42.808%; tC2Q: 0.458, 3.406%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>row3/dec/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>row3/dec/digits_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>row3/dec/digits_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n5_s12/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n5_s12/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n20_s/I1</td>
</tr>
<tr>
<td>5.248</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n20_s/COUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n19_s/CIN</td>
</tr>
<tr>
<td>5.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n19_s/COUT</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n18_s/CIN</td>
</tr>
<tr>
<td>5.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n18_s/COUT</td>
</tr>
<tr>
<td>5.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n17_s/CIN</td>
</tr>
<tr>
<td>5.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n17_s/COUT</td>
</tr>
<tr>
<td>5.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n16_s/CIN</td>
</tr>
<tr>
<td>5.982</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n16_s/SUM</td>
</tr>
<tr>
<td>6.942</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n33_s/I0</td>
</tr>
<tr>
<td>7.900</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n33_s/COUT</td>
</tr>
<tr>
<td>7.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n32_s/CIN</td>
</tr>
<tr>
<td>7.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n32_s/COUT</td>
</tr>
<tr>
<td>7.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n31_s/CIN</td>
</tr>
<tr>
<td>8.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n31_s/COUT</td>
</tr>
<tr>
<td>8.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n30_s/CIN</td>
</tr>
<tr>
<td>8.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n30_s/COUT</td>
</tr>
<tr>
<td>8.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n29_s/CIN</td>
</tr>
<tr>
<td>8.634</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n29_s/SUM</td>
</tr>
<tr>
<td>9.594</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n43_s/I0</td>
</tr>
<tr>
<td>10.552</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n43_s/COUT</td>
</tr>
<tr>
<td>10.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n42_s/CIN</td>
</tr>
<tr>
<td>10.609</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n42_s/COUT</td>
</tr>
<tr>
<td>10.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n41_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n41_s/SUM</td>
</tr>
<tr>
<td>12.132</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n94_s10/I0</td>
</tr>
<tr>
<td>13.164</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n94_s10/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/digits_10_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_10_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>row3/dec/digits_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.180, 53.589%; route: 5.760, 42.990%; tC2Q: 0.458, 3.421%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>row3/dec/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>row3/dec/digits_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>row3/dec/digits_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n5_s12/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n5_s12/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n20_s/I1</td>
</tr>
<tr>
<td>5.248</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n20_s/COUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n19_s/CIN</td>
</tr>
<tr>
<td>5.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n19_s/COUT</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n18_s/CIN</td>
</tr>
<tr>
<td>5.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n18_s/COUT</td>
</tr>
<tr>
<td>5.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n17_s/CIN</td>
</tr>
<tr>
<td>5.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n17_s/COUT</td>
</tr>
<tr>
<td>5.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n16_s/CIN</td>
</tr>
<tr>
<td>5.982</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n16_s/SUM</td>
</tr>
<tr>
<td>6.942</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n33_s/I0</td>
</tr>
<tr>
<td>7.900</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n33_s/COUT</td>
</tr>
<tr>
<td>7.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n32_s/CIN</td>
</tr>
<tr>
<td>7.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n32_s/COUT</td>
</tr>
<tr>
<td>7.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n31_s/CIN</td>
</tr>
<tr>
<td>8.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n31_s/COUT</td>
</tr>
<tr>
<td>8.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n30_s/CIN</td>
</tr>
<tr>
<td>8.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n30_s/COUT</td>
</tr>
<tr>
<td>8.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n29_s/CIN</td>
</tr>
<tr>
<td>8.634</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n29_s/SUM</td>
</tr>
<tr>
<td>9.594</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n43_s/I0</td>
</tr>
<tr>
<td>10.552</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n43_s/COUT</td>
</tr>
<tr>
<td>10.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n42_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n42_s/SUM</td>
</tr>
<tr>
<td>12.075</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n96_s10/I0</td>
</tr>
<tr>
<td>13.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n96_s10/F</td>
</tr>
<tr>
<td>14.067</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/digits_9_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_9_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>row3/dec/digits_9_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.123, 53.391%; route: 5.760, 43.174%; tC2Q: 0.458, 3.435%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>row3/dec/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>row3/dec/digits_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>row3/dec/digits_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n5_s12/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n5_s12/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n20_s/I1</td>
</tr>
<tr>
<td>5.248</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n20_s/COUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n19_s/CIN</td>
</tr>
<tr>
<td>5.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n19_s/COUT</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n18_s/CIN</td>
</tr>
<tr>
<td>5.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n18_s/COUT</td>
</tr>
<tr>
<td>5.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n17_s/CIN</td>
</tr>
<tr>
<td>5.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n17_s/COUT</td>
</tr>
<tr>
<td>5.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n16_s/CIN</td>
</tr>
<tr>
<td>5.982</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n16_s/SUM</td>
</tr>
<tr>
<td>6.942</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n33_s/I0</td>
</tr>
<tr>
<td>7.900</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n33_s/COUT</td>
</tr>
<tr>
<td>7.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n32_s/CIN</td>
</tr>
<tr>
<td>7.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n32_s/COUT</td>
</tr>
<tr>
<td>7.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n31_s/CIN</td>
</tr>
<tr>
<td>8.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n31_s/COUT</td>
</tr>
<tr>
<td>8.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n30_s/CIN</td>
</tr>
<tr>
<td>8.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n30_s/COUT</td>
</tr>
<tr>
<td>8.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n29_s/CIN</td>
</tr>
<tr>
<td>8.634</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n29_s/SUM</td>
</tr>
<tr>
<td>9.594</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n43_s/I0</td>
</tr>
<tr>
<td>10.577</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n43_s/SUM</td>
</tr>
<tr>
<td>11.537</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n98_s10/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n98_s10/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/digits_8_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_8_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>row3/dec/digits_8_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.585, 51.432%; route: 5.760, 44.988%; tC2Q: 0.458, 3.580%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>row3/dec/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>row3/dec/digits_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>row3/dec/digits_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n5_s12/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n5_s12/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n20_s/I1</td>
</tr>
<tr>
<td>5.248</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n20_s/COUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n19_s/CIN</td>
</tr>
<tr>
<td>5.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n19_s/COUT</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n18_s/CIN</td>
</tr>
<tr>
<td>5.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n18_s/COUT</td>
</tr>
<tr>
<td>5.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n17_s/CIN</td>
</tr>
<tr>
<td>5.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n17_s/COUT</td>
</tr>
<tr>
<td>5.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n16_s/CIN</td>
</tr>
<tr>
<td>5.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n16_s/COUT</td>
</tr>
<tr>
<td>5.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n15_s/CIN</td>
</tr>
<tr>
<td>6.039</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n15_s/SUM</td>
</tr>
<tr>
<td>6.999</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n32_s/I0</td>
</tr>
<tr>
<td>7.957</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n32_s/COUT</td>
</tr>
<tr>
<td>7.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n31_s/CIN</td>
</tr>
<tr>
<td>8.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n31_s/COUT</td>
</tr>
<tr>
<td>8.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>row3/dec/n30_s/CIN</td>
</tr>
<tr>
<td>8.577</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n30_s/SUM</td>
</tr>
<tr>
<td>9.537</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n100_s10/I0</td>
</tr>
<tr>
<td>10.569</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/n100_s10/F</td>
</tr>
<tr>
<td>11.529</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>row3/dec/digits_7_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>236</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>row3/dec/digits_7_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>row3/dec/digits_7_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.545, 51.326%; route: 4.800, 44.431%; tC2Q: 0.458, 4.243%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
