Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: watch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "watch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "watch"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : watch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\shizhong\watch.v" into library work
Parsing module <watch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <watch>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <watch>.
    Related source file is "D:\Users\shizhong\watch.v".
        COUNTER_SUM = 25'b1111101111000101000111111
    Found 3-bit register for signal <state>.
    Found 4-bit register for signal <sec_l>.
    Found 3-bit register for signal <sec_h>.
    Found 4-bit register for signal <min_l>.
    Found 3-bit register for signal <min_h>.
    Found 4-bit register for signal <hour_l>.
    Found 2-bit register for signal <hour_h>.
    Found 4-bit register for signal <num0_scan_select>.
    Found 4-bit register for signal <num0_scan_data>.
    Found 7-bit register for signal <num0_seg7>.
    Found 2-bit register for signal <num1_scan_select>.
    Found 4-bit register for signal <num1_scan_data>.
    Found 7-bit register for signal <num1_seg7>.
    Found 25-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 20                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_20_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit adder for signal <count[24]_GND_1_o_add_2_OUT> created at line 61.
    Found 4-bit adder for signal <sec_l[3]_GND_1_o_add_20_OUT> created at line 172.
    Found 3-bit adder for signal <sec_h[2]_GND_1_o_add_29_OUT> created at line 195.
    Found 4-bit adder for signal <min_l[3]_GND_1_o_add_38_OUT> created at line 218.
    Found 3-bit adder for signal <min_h[2]_GND_1_o_add_47_OUT> created at line 241.
    Found 4-bit adder for signal <hour_l[3]_GND_1_o_add_58_OUT> created at line 268.
    Found 2-bit adder for signal <hour_h[1]_GND_1_o_add_69_OUT> created at line 289.
    Found 4x4-bit Read Only RAM for signal <count[11]_PWR_1_o_wide_mux_75_OUT>
    Found 16x7-bit Read Only RAM for signal <num0_scan_data[3]_GND_1_o_wide_mux_81_OUT>
    Found 16x7-bit Read Only RAM for signal <num1_scan_data[3]_GND_1_o_wide_mux_91_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <count[11]_min_l[3]_wide_mux_78_OUT> created at line 316.
    Found 25-bit comparator greater for signal <count[24]_PWR_1_o_LessThan_2_o> created at line 59
    Found 4-bit comparator greater for signal <sec_l[3]_PWR_1_o_LessThan_20_o> created at line 170
    Found 3-bit comparator greater for signal <sec_h[2]_PWR_1_o_LessThan_29_o> created at line 193
    Found 4-bit comparator greater for signal <min_l[3]_PWR_1_o_LessThan_38_o> created at line 216
    Found 3-bit comparator greater for signal <min_h[2]_PWR_1_o_LessThan_47_o> created at line 239
    Found 2-bit comparator greater for signal <hour_h[1]_PWR_1_o_LessThan_69_o> created at line 287
    Summary:
	inferred   3 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <watch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 2
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 3
# Registers                                            : 13
 2-bit register                                        : 2
 25-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 6
 7-bit register                                        : 2
# Comparators                                          : 6
 2-bit comparator greater                              : 1
 25-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 1
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <watch>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <sec_l>: 1 register on signal <sec_l>.
The following registers are absorbed into counter <sec_h>: 1 register on signal <sec_h>.
The following registers are absorbed into counter <min_l>: 1 register on signal <min_l>.
The following registers are absorbed into counter <min_h>: 1 register on signal <min_h>.
The following registers are absorbed into counter <hour_l>: 1 register on signal <hour_l>.
The following registers are absorbed into counter <hour_h>: 1 register on signal <hour_h>.
INFO:Xst:3231 - The small RAM <Mram_num0_scan_data[3]_GND_1_o_wide_mux_81_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num0_scan_data> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_num1_scan_data[3]_GND_1_o_wide_mux_91_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num1_scan_data> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_count[11]_PWR_1_o_wide_mux_75_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count<11:10>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <watch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 2
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 7
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 3
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 6
 2-bit comparator greater                              : 1
 25-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------

Optimizing unit <watch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block watch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : watch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 167
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 7
#      LUT3                        : 38
#      LUT4                        : 32
#      LUT5                        : 13
#      LUT6                        : 16
#      MUXCY                       : 29
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 76
#      FD                          : 14
#      FDR                         : 51
#      FDRE                        : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 5
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  184304     0%  
 Number of Slice LUTs:                  109  out of  92152     0%  
    Number used as Logic:               109  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    110
   Number with an unused Flip Flop:      34  out of    110    30%  
   Number with an unused LUT:             1  out of    110     0%  
   Number of fully used LUT-FF pairs:    75  out of    110    68%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    338     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.036ns (Maximum Frequency: 198.584MHz)
   Minimum input arrival time before clock: 5.176ns
   Maximum output required time after clock: 4.924ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.036ns (frequency: 198.584MHz)
  Total number of paths / destination ports: 13480 / 87
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 30)
  Source:            count_11 (FF)
  Destination:       count_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_11 to count_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.447   1.278  count_11 (count_11)
     LUT5:I2->O            0   0.205   0.000  Mcompar_count[24]_PWR_1_o_LessThan_2_o_lutdi1 (Mcompar_count[24]_PWR_1_o_LessThan_2_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  Mcompar_count[24]_PWR_1_o_LessThan_2_o_cy<2> (Mcompar_count[24]_PWR_1_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_count[24]_PWR_1_o_LessThan_2_o_cy<3> (Mcompar_count[24]_PWR_1_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O          26   0.213   1.206  Mcompar_count[24]_PWR_1_o_LessThan_2_o_cy<4> (Mcompar_count[24]_PWR_1_o_LessThan_2_o_cy<4>)
     INV:I->O              1   0.206   0.579  Mcompar_count[24]_PWR_1_o_LessThan_2_o_cy<4>_inv1_INV_0 (count[24]_PWR_1_o_LessThan_2_o_inv_inv)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<15> (Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<16> (Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<17> (Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<18> (Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<19> (Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<20> (Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<21> (Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<22> (Mcount_count_cy<22>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_count_cy<23> (Mcount_count_cy<23>)
     XORCY:CI->O           1   0.180   0.000  Mcount_count_xor<24> (Mcount_count24)
     FDR:D                     0.102          count_24
    ----------------------------------------
    Total                      5.036ns (1.973ns logic, 3.063ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 124 / 83
-------------------------------------------------------------------------
Offset:              5.176ns (Levels of Logic = 5)
  Source:            set (PAD)
  Destination:       min_h_0 (FF)
  Destination Clock: clk rising

  Data Path: set to min_h_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.050  set_IBUF (set_IBUF)
     LUT4:I0->O            3   0.203   0.651  sec_to_min1_SW0 (N2)
     LUT5:I4->O            1   0.205   0.684  Mmux_hour_h_addEn121_SW0 (N6)
     LUT6:I4->O            3   0.203   0.651  Mmux_min_h_addEn11 (min_h_addEn)
     LUT4:I3->O            1   0.205   0.000  min_h_1_rstpot (min_h_1_rstpot)
     FDR:D                     0.102          min_h_1
    ----------------------------------------
    Total                      5.176ns (2.140ns logic, 3.036ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 22
-------------------------------------------------------------------------
Offset:              4.924ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       key_col1 (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to key_col1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.085  state_FSM_FFd2 (state_FSM_FFd2)
     LUT3:I0->O            2   0.205   0.616  key_col11 (key_col1_OBUF)
     OBUF:I->O                 2.571          key_col1_OBUF (key_col1)
    ----------------------------------------
    Total                      4.924ns (3.223ns logic, 1.701ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.036|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.01 secs
 
--> 

Total memory usage is 275836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

