Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Sat Mar 12 15:36:14 2016
| Host         : vlsifarm-07 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -file mkBridge_timing_summary_routed.rpt -pb mkBridge_timing_summary_routed.pb
| Design       : mkBridge
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 2608 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 64 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5892 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 108 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.205        0.000                      0               114911        0.018        0.000                      0               113149        0.000        0.000                       0                 49095  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                        ------------         ----------      --------------
noc_clk                                                                                                                                                                                      {0.000 4.000}        8.000           125.000         
  core_clock                                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    cclock                                                                                                                                                                                   {0.000 10.000}       20.000          50.000          
    uclock                                                                                                                                                                                   {0.000 10.000}       20.000          50.000          
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                           {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                           {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                           {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                           {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                            {0.000 5.000}        10.000          100.000         
pci_refclk                                                                                                                                                                                   {0.000 5.000}        10.000          100.000         
sys_clk                                                                                                                                                                                      {0.000 2.500}        5.000           200.000         
  clk_gen_pll$CLKFBOUT                                                                                                                                                                       {0.000 2.500}        5.000           200.000         
  clk_gen_pll$CLKOUT0                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_gen_pll$CLKOUT0B                                                                                                                                                                       {5.000 10.000}       10.000          100.000         
  clk_gen_pll$CLKOUT1                                                                                                                                                                        {0.000 2.500}        5.000           200.000         
    auxout_clk_i                                                                                                                                                                             {2.344 4.844}        5.000           200.000         
    freq_refclk                                                                                                                                                                              {2.344 3.594}        2.500           400.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv                                                                                                                                                                       {2.344 4.844}        5.000           200.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv_1                                                                                                                                                                     {2.344 4.844}        5.000           200.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv_2                                                                                                                                                                     {2.344 4.844}        5.000           200.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv_3                                                                                                                                                                     {2.344 4.844}        5.000           200.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv_4                                                                                                                                                                     {2.344 4.844}        5.000           200.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv_5                                                                                                                                                                     {2.344 4.844}        5.000           200.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv_6                                                                                                                                                                     {2.344 4.844}        5.000           200.000         
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {2.344 3.594}        2.500           400.000         
        iserdes_clkdiv_7                                                                                                                                                                     {2.344 4.844}        5.000           200.000         
    mem_refclk                                                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clk                                                                                                                                                                            {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv                                                                                                                                                                       {0.000 2.500}        5.000           200.000         
      oserdes_clk_1                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_1                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_10                                                                                                                                                                         {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_10                                                                                                                                                                    {0.000 2.500}        5.000           200.000         
      oserdes_clk_2                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_2                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_3                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_3                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_4                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_4                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_5                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_5                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_6                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_6                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_7                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_7                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_8                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_8                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
      oserdes_clk_9                                                                                                                                                                          {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_9                                                                                                                                                                     {0.000 2.500}        5.000           200.000         
    pll_clk3_out                                                                                                                                                                             {0.000 2.500}        5.000           200.000         
      clk_pll_i                                                                                                                                                                              {0.000 2.500}        5.000           200.000         
    pll_clkfbout                                                                                                                                                                             {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                                               {1.094 3.594}        40.000          25.000          
  clk_gen_pll$CLKOUT1B                                                                                                                                                                       {2.500 5.000}        5.000           200.000         
  clk_gen_pll$CLKOUT2                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_gen_pll$CLKOUT2B                                                                                                                                                                       {5.000 10.000}       10.000          100.000         
  clk_gen_pll$CLKOUT3                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_gen_pll$CLKOUT3B                                                                                                                                                                       {5.000 10.000}       10.000          100.000         
  clk_gen_pll$CLKOUT4                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_gen_pll$CLKOUT5                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_gen_pll$CLKOUT6                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
txoutclk                                                                                                                                                                                     {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                                                                                 {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                                                                    {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                                                                   {0.000 2.000}        4.000           250.000         
  userclk2                                                                                                                                                                                   {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                                {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                                {4.000 8.000}        8.000           125.000         
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                                {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                                {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                                {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
noc_clk                                                                                                                                                                                            0.608        0.000                      0                15091        0.054        0.000                      0                15091        1.500        0.000                       0                  7381  
  core_clock                                                                                                                                                                                       6.415        0.000                      0                  461        0.172        0.000                      0                  461        4.600        0.000                       0                   176  
    cclock                                                                                                                                                                                         3.704        0.000                      0                57700        0.049        0.000                      0                57700        9.232        0.000                       0                 26240  
    uclock                                                                                                                                                                                        10.052        0.000                      0                 4145        0.065        0.000                      0                 4145        9.232        0.000                       0                  2203  
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                                                                                                                                                                             6.591        0.000                       0                     3  
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                                                                                                                                                                             8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                                                                                                                                                                              8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                                                                                                                                                                             8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                                                                                                                                                                              8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                                                                                                                                                                             8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                                                                                                                                                                              8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                                                                                                                                                                             8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                                                                                                                                                                              8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                                                                                                                                                                              8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                                                                                                                                                                              8.929        0.000                       0                     1  
pci_refclk                                                                                                                                                                                                                                                                                                                                     8.462        0.000                       0                    10  
sys_clk                                                                                                                                                                                                                                                                                                                                        1.100        0.000                       0                    13  
  clk_gen_pll$CLKFBOUT                                                                                                                                                                                                                                                                                                                         3.592        0.000                       0                     3  
  clk_gen_pll$CLKOUT0                                                                                                                                                                                                                                                                                                                          4.650        0.000                       0                     3  
  clk_gen_pll$CLKOUT0B                                                                                                                                                                                                                                                                                                                         8.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT1                                                                                                                                                                              2.729        0.000                      0                  118        0.131        0.000                      0                  118        0.264        0.000                       0                    71  
    auxout_clk_i                                                                                                                                                                                                                                                                                                                               3.929        0.000                       0                     1  
    freq_refclk                                                                                                                                                                                                                                                                                                                                0.000        0.000                       0                    23  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                                             3.473        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                                                           3.348        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_2                                                                                                                                                                           3.353        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_3                                                                                                                                                                           3.429        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_4                                                                                                                                                                           3.473        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_5                                                                                                                                                                           3.414        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_6                                                                                                                                                                           3.415        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
      u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_7                                                                                                                                                                           3.429        0.000                      0                   33        0.070        0.000                      0                   33        1.586        0.000                       0                     9  
    mem_refclk                                                                                                                                                                                     1.485        0.000                      0                    3        0.196        0.000                      0                    3        0.715        0.000                       0                    23  
      oserdes_clk                                                                                                                                                                                  1.436        0.000                      0                    4        0.369        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                                             4.010        0.000                      0                   36        0.064        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                1.423        0.000                      0                    4        0.375        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                                                           4.000        0.000                      0                   36        0.068        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_10                                                                                                                                                                               1.443        0.000                      0                    4        0.364        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_10                                                                                                                                                                          3.410        0.000                      0                   36        0.061        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_2                                                                                                                                                                                1.431        0.000                      0                    4        0.371        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                                                           3.493        0.000                      0                   36        0.066        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                1.443        0.000                      0                    4        0.364        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                                                           3.397        0.000                      0                   36        0.061        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_4                                                                                                                                                                                                                                                                                                                            1.430        0.000                       0                     7  
        oserdes_clkdiv_4                                                                                                                                                                           4.000        0.000                      0                   24        0.068        0.000                      0                   24        1.586        0.000                       0                     7  
      oserdes_clk_5                                                                                                                                                                                                                                                                                                                            1.430        0.000                       0                     6  
        oserdes_clkdiv_5                                                                                                                                                                           4.005        0.000                      0                   24        0.068        0.000                      0                   24        1.586        0.000                       0                     7  
      oserdes_clk_6                                                                                                                                                                                                                                                                                                                            1.430        0.000                       0                    11  
        oserdes_clkdiv_6                                                                                                                                                                           3.420        0.000                      0                   44        0.061        0.000                      0                   44        1.586        0.000                       0                    12  
      oserdes_clk_7                                                                                                                                                                                1.436        0.000                      0                    4        0.369        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_7                                                                                                                                                                           3.818        0.000                      0                   36        0.064        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_8                                                                                                                                                                                1.423        0.000                      0                    4        0.375        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_8                                                                                                                                                                           3.405        0.000                      0                   36        0.068        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_9                                                                                                                                                                                1.431        0.000                      0                    4        0.371        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_9                                                                                                                                                                           3.408        0.000                      0                   36        0.066        0.000                      0                   36        1.586        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                                               1.100        0.000                       0                     4  
      clk_pll_i                                                                                                                                                                                    0.221        0.000                      0                27911        0.053        0.000                      0                27911        1.250        0.000                       0                 10650  
    pll_clkfbout                                                                                                                                                                                                                                                                                                                               3.929        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                                                 1.428        0.000                       0                    23  
  clk_gen_pll$CLKOUT1B                                                                                                                                                                                                                                                                                                                         3.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT2                                                                                                                                                                                                                                                                                                                          8.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT2B                                                                                                                                                                                                                                                                                                                         8.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT3                                                                                                                                                                                                                                                                                                                          8.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT3B                                                                                                                                                                                                                                                                                                                         8.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT4                                                                                                                                                                                                                                                                                                                          8.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT5                                                                                                                                                                                                                                                                                                                          8.929        0.000                       0                     1  
  clk_gen_pll$CLKOUT6                                                                                                                                                                                                                                                                                                                          8.929        0.000                       0                     1  
txoutclk                                                                                                                                                                                                                                                                                                                                       3.000        0.000                       0                     8  
  clk_125mhz                                                                                                                                                                                       1.207        0.000                      0                 1778        0.101        0.000                      0                 1778        2.286        0.000                       0                   762  
  clk_250mhz                                                                                                                                                                                                                                                                                                                                   2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                                                                                                                                                                                      8.929        0.000                       0                     2  
  userclk1                                                                                                                                                                                         1.517        0.000                      0                  466        0.018        0.000                      0                  466        0.084        0.000                       0                    19  
  userclk2                                                                                                                                                                                         0.299        0.000                      0                 2200        0.085        0.000                      0                 2200        0.000        0.000                       0                  1055  
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                                                                                                                                                                                  2.592        0.000                       0                     3  
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                                                                                                                                                                                  6.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                                                                                                                                                                                  8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                                                                                                                                                                                  8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                                                                                                                                                                                  8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                                             To Clock                                                                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                             --------                                                                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                                              noc_clk                                                                                                                                                                                     13.149        0.000                      0                    4                                                                        
userclk2                                                                                                                                                                               noc_clk                                                                                                                                                                                      3.064        0.000                      0                  953                                                                        
core_clock                                                                                                                                                                             cclock                                                                                                                                                                                       8.575        0.000                      0                  607                                                                        
uclock                                                                                                                                                                                 cclock                                                                                                                                                                                      10.615        0.000                      0                 1103                                                                        
core_clock                                                                                                                                                                             uclock                                                                                                                                                                                       7.530        0.000                      0                 2375                                                                        
cclock                                                                                                                                                                                 uclock                                                                                                                                                                                      12.362        0.000                      0                  597                                                                        
clk_pll_i                                                                                                                                                                              uclock                                                                                                                                                                                      16.793        0.000                      0                  517                                                                        
clk_pll_i                                                                                                                                                                              clk_gen_pll$CLKOUT1                                                                                                                                                                         16.445        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       10.312        0.000                      0                    8       12.362        0.000                      0                    8  
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk        9.504        0.000                      0                    8       12.780        0.000                      0                    8  
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        8.667        0.000                      0                    8       13.270        0.000                      0                    8  
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        7.800        0.000                      0                    8       13.724        0.000                      0                    8  
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk        8.375        0.000                      0                    8       13.348        0.000                      0                    8  
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk        9.250        0.000                      0                    8       12.801        0.000                      0                    8  
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       10.308        0.000                      0                    8       12.417        0.000                      0                    8  
clk_pll_i                                                                                                                                                                              u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk       11.020        0.000                      0                    8       11.962        0.000                      0                    8  
sync_pulse                                                                                                                                                                             mem_refclk                                                                                                                                                                                   0.905        0.000                      0                    3        0.610        0.000                      0                    3  
oserdes_clk                                                                                                                                                                            oserdes_clkdiv                                                                                                                                                                               1.746        0.000                      0                   15        0.073        0.000                      0                   15  
oserdes_clk_1                                                                                                                                                                          oserdes_clkdiv_1                                                                                                                                                                             1.746        0.000                      0                   15        0.077        0.000                      0                   15  
oserdes_clk_10                                                                                                                                                                         oserdes_clkdiv_10                                                                                                                                                                            1.535        0.000                      0                   15        0.094        0.000                      0                   15  
oserdes_clk_2                                                                                                                                                                          oserdes_clkdiv_2                                                                                                                                                                             1.746        0.000                      0                   15        0.075        0.000                      0                   15  
oserdes_clk_3                                                                                                                                                                          oserdes_clkdiv_3                                                                                                                                                                             1.302        0.000                      0                   15        0.094        0.000                      0                   15  
oserdes_clk_4                                                                                                                                                                          oserdes_clkdiv_4                                                                                                                                                                             1.746        0.000                      0                    7        0.094        0.000                      0                    7  
oserdes_clk_5                                                                                                                                                                          oserdes_clkdiv_5                                                                                                                                                                             1.746        0.000                      0                    7        0.094        0.000                      0                    7  
oserdes_clk_6                                                                                                                                                                          oserdes_clkdiv_6                                                                                                                                                                             1.746        0.000                      0                   12        0.094        0.000                      0                   12  
oserdes_clk_7                                                                                                                                                                          oserdes_clkdiv_7                                                                                                                                                                             1.746        0.000                      0                   15        0.073        0.000                      0                   15  
oserdes_clk_8                                                                                                                                                                          oserdes_clkdiv_8                                                                                                                                                                             1.746        0.000                      0                   15        0.077        0.000                      0                   15  
oserdes_clk_9                                                                                                                                                                          oserdes_clkdiv_9                                                                                                                                                                             1.746        0.000                      0                   15        0.075        0.000                      0                   15  
core_clock                                                                                                                                                                             clk_pll_i                                                                                                                                                                                    8.417        0.000                      0                    5                                                                        
uclock                                                                                                                                                                                 clk_pll_i                                                                                                                                                                                    7.884        0.000                      0                 1147                                                                        
clk_gen_pll$CLKOUT1                                                                                                                                                                    clk_pll_i                                                                                                                                                                                   17.852        0.000                      0                   12                                                                        
noc_clk                                                                                                                                                                                userclk2                                                                                                                                                                                     4.609        0.000                      0                  587                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    cclock               cclock                    10.049        0.000                      0                  574        0.773        0.000                      0                  574  
**async_default**    clk_gen_pll$CLKOUT0  clk_gen_pll$CLKOUT1        2.786        0.000                      0                    1        0.404        0.000                      0                    1  
**async_default**    clk_gen_pll$CLKOUT1  clk_gen_pll$CLKOUT1        3.073        0.000                      0                   15        0.573        0.000                      0                   15  
**async_default**    clk_gen_pll$CLKOUT1  clk_pll_i                  1.283        0.000                      0                   33        0.728        0.000                      0                   33  
**async_default**    clk_pll_i            clk_pll_i                  0.351        0.000                      0                  523        0.491        0.000                      0                  523  
**async_default**    core_clock           core_clock                 2.589        0.000                      0                    6        0.750        0.000                      0                    6  
**async_default**    noc_clk              noc_clk                    2.757        0.000                      0                   74        0.702        0.000                      0                   74  
**async_default**    uclock               uclock                     8.510        0.000                      0                 1152        0.699        0.000                      0                 1152  
**async_default**    userclk2             userclk2                   0.697        0.000                      0                    9        0.682        0.000                      0                    9  
**default**          clk_pll_i                                       0.205        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_csr_msix_entry_3_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 1.179ns (16.007%)  route 6.186ns (83.993%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.611 - 8.000 ) 
    Source Clock Delay      (SCD):    3.832ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.601     3.832    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X193Y122                                                    r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y122       FDRE (Prop_fdre_C_Q)         0.223     4.055 f  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[35]/Q
                         net (fo=44, routed)          1.880     5.935    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/x__h217224[27]
    SLICE_X186Y56        LUT1 (Prop_lut1_I0_O)        0.043     5.978 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     5.978    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/n_0_data0_reg[15]_i_31
    SLICE_X186Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.234 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.234    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/n_0_data0_reg_reg[15]_i_21
    SLICE_X186Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.288 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_0_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.288    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/n_0_pbb_csr_msix_entry_0_reg[31]_i_29
    SLICE_X186Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.342 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_0_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.342    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/n_0_pbb_csr_msix_entry_0_reg[31]_i_30
    SLICE_X186Y59        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.450 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_0_2_reg[31]_i_21/O[0]
                         net (fo=3, routed)           0.531     6.982    scemi_bridge/n_183_pbb_dispatcher
    SLICE_X187Y56        LUT6 (Prop_lut6_I4_O)        0.123     7.105 f  scemi_bridge/pbb_csr_msix_entry_1[31]_i_13/O
                         net (fo=5, routed)           0.656     7.761    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/I215
    SLICE_X192Y55        LUT4 (Prop_lut4_I0_O)        0.051     7.812 f  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_3_1[31]_i_12/O
                         net (fo=2, routed)           0.276     8.088    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/n_0_pbb_csr_msix_entry_3_1[31]_i_12
    SLICE_X193Y55        LUT5 (Prop_lut5_I2_O)        0.138     8.226 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_3_1[31]_i_6/O
                         net (fo=37, routed)          0.692     8.918    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/_dfoo421
    SLICE_X195Y72        LUT6 (Prop_lut6_I5_O)        0.043     8.961 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_3_1[31]_i_9/O
                         net (fo=4, routed)           0.483     9.443    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_3_1$EN
    SLICE_X198Y74        LUT5 (Prop_lut5_I0_O)        0.043     9.486 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_3_1[23]_i_3/O
                         net (fo=8, routed)           1.668    11.154    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/n_0_pbb_csr_msix_entry_3_1[23]_i_3
    SLICE_X215Y120       LUT6 (Prop_lut6_I4_O)        0.043    11.197 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_msix_entry_3_1[16]_i_1/O
                         net (fo=1, routed)           0.000    11.197    scemi_bridge/n_595_pbb_dispatcher
    SLICE_X215Y120       FDRE                                         r  scemi_bridge/pbb_csr_msix_entry_3_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.515    11.611    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X215Y120                                                    r  scemi_bridge/pbb_csr_msix_entry_3_1_reg[16]/C
                         clock pessimism              0.223    11.834    
                         clock uncertainty           -0.063    11.771    
    SLICE_X215Y120       FDRE (Setup_fdre_C_D)        0.034    11.805    scemi_bridge/pbb_csr_msix_entry_3_1_reg[16]
  -------------------------------------------------------------------
                         required time                         11.805    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  0.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 scemi_fromhost_inport_buffer_empty_sp/sSyncReg2_reg/C
                            (rising edge-triggered cell FDPE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_fromhost_inport_buffer_empty_sp/sToggleReg_reg/D
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.534%)  route 0.233ns (61.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.596     1.568    scemi_fromhost_inport_buffer_empty_sp/scemi_clkgen_clkout0buffer$O
    SLICE_X164Y151                                                    r  scemi_fromhost_inport_buffer_empty_sp/sSyncReg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.686 f  scemi_fromhost_inport_buffer_empty_sp/sSyncReg2_reg/Q
                         net (fo=2, routed)           0.233     1.919    scemi_fromhost_inport_buffer_empty_sp/n_0_sSyncReg2_reg
    SLICE_X165Y149       LUT6 (Prop_lut6_I4_O)        0.028     1.947 r  scemi_fromhost_inport_buffer_empty_sp/sToggleReg_i_1/O
                         net (fo=1, routed)           0.000     1.947    scemi_fromhost_inport_buffer_empty_sp/n_0_sToggleReg_i_1
    SLICE_X165Y149       FDCE                                         r  scemi_fromhost_inport_buffer_empty_sp/sToggleReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.869     1.911    scemi_fromhost_inport_buffer_empty_sp/scemi_clkgen_clkout0buffer$O
    SLICE_X165Y149                                                    r  scemi_fromhost_inport_buffer_empty_sp/sToggleReg_reg/C
                         clock pessimism             -0.078     1.833    
    SLICE_X165Y149       FDCE (Hold_fdce_C_D)         0.060     1.893    scemi_fromhost_inport_buffer_empty_sp/sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         noc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     8.000   3.001   MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 scemi_clockGenerators_one_to_one_cclock_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_init_state_cycle_stamp_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (core_clock rise@10.000ns - core_clock rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.448ns (13.743%)  route 2.812ns (86.257%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.430ns = ( 13.430 - 10.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.434     3.665    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.987     0.678 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.460     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.474     3.705    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X156Y113                                                    r  scemi_clockGenerators_one_to_one_cclock_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.236     3.941 f  scemi_clockGenerators_one_to_one_cclock_count_reg[8]/Q
                         net (fo=2, routed)           0.647     4.588    scemi_clockGenerators_one_to_one_cclock_count[8]
    SLICE_X156Y112       LUT6 (Prop_lut6_I2_O)        0.126     4.714 r  scemi_init_state_cycle_stamp[0]_i_8/O
                         net (fo=1, routed)           0.255     4.969    n_0_scemi_init_state_cycle_stamp[0]_i_8
    SLICE_X156Y112       LUT5 (Prop_lut5_I0_O)        0.043     5.012 r  scemi_init_state_cycle_stamp[0]_i_3/O
                         net (fo=33, routed)          0.381     5.393    n_0_scemi_init_state_cycle_stamp[0]_i_3
    SLICE_X155Y113       LUT4 (Prop_lut4_I0_O)        0.043     5.436 r  scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=64, routed)          1.529     6.965    CAN_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp
    SLICE_X153Y133       FDRE                                         r  scemi_init_state_cycle_stamp_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    12.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.279    13.375    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.713    10.662 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.351    12.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.334    13.430    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X153Y133                                                    r  scemi_init_state_cycle_stamp_reg[60]/C
                         clock pessimism              0.223    13.653    
                         clock uncertainty           -0.072    13.581    
    SLICE_X153Y133       FDRE (Setup_fdre_C_CE)      -0.201    13.380    scemi_init_state_cycle_stamp_reg[60]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  6.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_network_status/rstSync/reset_hold_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.610     1.582    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.208     0.374 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.572     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.638     1.610    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X162Y129                                                    r  scemi_network_status/rstSync/reset_hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDCE (Prop_fdce_C_Q)         0.118     1.728 r  scemi_network_status/rstSync/reset_hold_reg[3]/Q
                         net (fo=1, routed)           0.096     1.824    scemi_network_status/rstSync/n_0_reset_hold_reg[3]
    SLICE_X162Y129       FDCE                                         r  scemi_network_status/rstSync/reset_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.820     1.862    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.484     0.378 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.634     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.857     1.899    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X162Y129                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
                         clock pessimism             -0.289     1.610    
    SLICE_X162Y129       FDCE (Hold_fdce_C_D)         0.042     1.652    scemi_network_status/rstSync/reset_hold_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y7    scemi_scemi_clkgen_clkout0buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X152Y123   scemi_clockGenerators_clock_gens_counters_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X150Y121   scemi_clockGenerators_clock_gens_counters_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack        3.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/m/e2m_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        15.790ns  (logic 0.868ns (5.497%)  route 14.922ns (94.503%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 25.459 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.434     3.665    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.987     0.678 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.460     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.464     3.695    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.223     3.918 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       2.285     6.203    scemi_dut_dut_dutIfc_m_dut/m/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X200Y185                                                    r  scemi_dut_dut_dutIfc_m_dut/m/e2m_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y185       FDRE (Prop_fdre_C_Q)         0.259     6.462 r  scemi_dut_dut_dutIfc_m_dut/m/e2m_data_1_reg[7]/Q
                         net (fo=513, routed)         4.811    11.273    scemi_dut_dut_dutIfc_m_dut/m/e2m_data_1[7]
    SLICE_X88Y183        LUT3 (Prop_lut3_I0_O)        0.043    11.316 r  scemi_dut_dut_dutIfc_m_dut/m/dMem_missReq[36]_i_1/O
                         net (fo=513, routed)         7.091    18.407    scemi_dut_dut_dutIfc_m_dut/m/n_0_dMem_missReq[36]_i_1
    SLICE_X216Y238       MUXF7 (Prop_muxf7_S_O)       0.171    18.578 r  scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1_reg[16]_i_33/O
                         net (fo=1, routed)           0.000    18.578    scemi_dut_dut_dutIfc_m_dut/m/n_0_dMem_hitQ_data_1_reg[16]_i_33
    SLICE_X216Y238       MUXF8 (Prop_muxf8_I0_O)      0.046    18.624 r  scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1_reg[16]_i_22/O
                         net (fo=1, routed)           0.529    19.153    scemi_dut_dut_dutIfc_m_dut/m/n_0_dMem_hitQ_data_1_reg[16]_i_22
    SLICE_X216Y236       LUT6 (Prop_lut6_I5_O)        0.125    19.278 r  scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1[16]_i_9/O
                         net (fo=1, routed)           0.000    19.278    scemi_dut_dut_dutIfc_m_dut/m/n_0_dMem_hitQ_data_1[16]_i_9
    SLICE_X216Y236       MUXF7 (Prop_muxf7_I0_O)      0.101    19.379 r  scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1_reg[16]_i_4/O
                         net (fo=1, routed)           0.620    20.000    scemi_dut_dut_dutIfc_m_dut/m/csrf/SEL_ARR_SEL_ARR_dMem_dataArray_0_912_BITS_31_T_ETC___d5967[16]
    SLICE_X212Y231       LUT5 (Prop_lut5_I3_O)        0.123    20.123 r  scemi_dut_dut_dutIfc_m_dut/m/csrf/dMem_hitQ_data_1[16]_i_1/O
                         net (fo=2, routed)           1.871    21.993    scemi_dut_dut_dutIfc_m_dut/m/n_6996_csrf
    SLICE_X176Y200       FDRE                                         r  scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.279    23.375    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.713    20.662 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.351    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.331    23.427    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.178    23.605 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       1.854    25.459    scemi_dut_dut_dutIfc_m_dut/m/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X176Y200                                                    r  scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1_reg[16]/C
                         clock pessimism              0.313    25.772    
                         clock uncertainty           -0.072    25.699    
    SLICE_X176Y200       FDRE (Setup_fdre_C_D)       -0.002    25.697    scemi_dut_dut_dutIfc_m_dut/m/dMem_hitQ_data_1_reg[16]
  -------------------------------------------------------------------
                         required time                         25.697    
                         arrival time                         -21.993    
  -------------------------------------------------------------------
                         slack                                  3.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/m/ddr3ReqFifo_data_1_reg[379]/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_reqFifo/syncFIFO1Data_reg[379]/D
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.129ns (45.473%)  route 0.155ns (54.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.610     1.582    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.208     0.374 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.572     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.635     1.607    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.100     1.707 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       1.051     2.758    scemi_dut_dut_dutIfc_m_dut/m/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X165Y211                                                    r  scemi_dut_dut_dutIfc_m_dut/m/ddr3ReqFifo_data_1_reg[379]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y211       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  scemi_dut_dut_dutIfc_m_dut/m/ddr3ReqFifo_data_1_reg[379]/Q
                         net (fo=1, routed)           0.155     3.013    scemi_dut_dut_dutIfc_m_dut/m/ddr3ReqFifo_data_1[379]
    SLICE_X163Y211       LUT3 (Prop_lut3_I0_O)        0.029     3.042 r  scemi_dut_dut_dutIfc_m_dut/m/syncFIFO1Data[379]_i_1/O
                         net (fo=1, routed)           0.000     3.042    scemi_reqFifo/sD_IN[379]
    SLICE_X163Y211       FDCE                                         r  scemi_reqFifo/syncFIFO1Data_reg[379]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.820     1.862    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.484     0.378 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.634     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.854     1.896    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.124     2.020 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       1.211     3.231    scemi_reqFifo/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X163Y211                                                    r  scemi_reqFifo/syncFIFO1Data_reg[379]/C
                         clock pessimism             -0.313     2.918    
    SLICE_X163Y211       FDCE (Hold_fdce_C_D)         0.075     2.993    scemi_reqFifo/syncFIFO1Data_reg[379]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_clk_port_clkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     20.000  18.161  RAMB36_X8Y40    scemi_mem_res_fifo/fifoMem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     10.000  9.232   SLICE_X146Y131  scemi_dut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     10.000  9.232   SLICE_X154Y136  scemi_tohost_res_fifo/fifoMem_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       10.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.052ns  (required time - arrival time)
  Source:                 scemi_mem_inport_dataF_rv_reg[537]/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_mem_res_fifo/fifoMem_reg_5/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 0.309ns (3.319%)  route 9.001ns (96.681%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 25.166 - 20.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.434     3.665    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.987     0.678 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.460     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.468     3.699    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.223     3.922 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        1.582     5.504    scemi_uclkgen$CLK_OUT
    SLICE_X151Y187                                                    r  scemi_mem_inport_dataF_rv_reg[537]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y187       FDRE (Prop_fdre_C_Q)         0.223     5.727 f  scemi_mem_inport_dataF_rv_reg[537]/Q
                         net (fo=4, routed)           1.273     6.999    scemi_mem_res_fifo/scemi_mem_inport_dataF_rv[0]
    SLICE_X151Y147       LUT4 (Prop_lut4_I1_O)        0.043     7.042 r  scemi_mem_res_fifo/scemi_mem_inport_dataF_rv[536]_i_2/O
                         net (fo=1079, routed)        6.619    13.661    scemi_mem_res_fifo/O1
    SLICE_X160Y192       LUT3 (Prop_lut3_I1_O)        0.043    13.704 r  scemi_mem_res_fifo/fifoMem_reg_5_i_26/O
                         net (fo=1, routed)           1.109    14.813    scemi_mem_res_fifo/scemi_mem_inport_dataF_rv$port1__read[366]
    RAMB36_X10Y41        RAMB36E1                                     r  scemi_mem_res_fifo/fifoMem_reg_5/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.279    23.375    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.713    20.662 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.351    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.334    23.430    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.178    23.608 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        1.558    25.166    scemi_mem_res_fifo/scemi_uclkgen$CLK_OUT
    RAMB36_X10Y41                                                     r  scemi_mem_res_fifo/fifoMem_reg_5/CLKBWRCLK
                         clock pessimism              0.314    25.480    
                         clock uncertainty           -0.072    25.408    
    RAMB36_X10Y41        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[6])
                                                     -0.543    24.865    scemi_mem_res_fifo/fifoMem_reg_5
  -------------------------------------------------------------------
                         required time                         24.865    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                 10.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 scemi_init_state_msgFIFO/sDeqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_init_state_msgFIFO/sNotFullReg_reg/D
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.146ns (39.152%)  route 0.227ns (60.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.610     1.582    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.208     0.374 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.572     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.638     1.610    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.100     1.710 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        0.570     2.280    scemi_init_state_msgFIFO/scemi_uclkgen$CLK_OUT
    SLICE_X142Y119                                                    r  scemi_init_state_msgFIFO/sDeqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y119       FDCE (Prop_fdce_C_Q)         0.118     2.398 r  scemi_init_state_msgFIFO/sDeqPtr_reg[3]/Q
                         net (fo=1, routed)           0.227     2.625    scemi_init_state_msgFIFO/sDeqPtr[3]
    SLICE_X140Y121       LUT6 (Prop_lut6_I4_O)        0.028     2.653 r  scemi_init_state_msgFIFO/sNotFullReg_i_1__3/O
                         net (fo=1, routed)           0.000     2.653    scemi_init_state_msgFIFO/n_0_sNotFullReg_i_1__3
    SLICE_X140Y121       FDCE                                         r  scemi_init_state_msgFIFO/sNotFullReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.820     1.862    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.484     0.378 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.634     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.858     1.900    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.124     2.024 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        0.791     2.815    scemi_init_state_msgFIFO/scemi_uclkgen$CLK_OUT
    SLICE_X140Y121                                                    r  scemi_init_state_msgFIFO/sNotFullReg_reg/C
                         clock pessimism             -0.314     2.501    
    SLICE_X140Y121       FDCE (Hold_fdce_C_D)         0.087     2.588    scemi_init_state_msgFIFO/sNotFullReg_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_uclkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     20.000  18.161  RAMB36_X8Y40    scemi_mem_res_fifo/fifoMem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     10.000  9.232   SLICE_X212Y163  scemi_fromhost_res_fifo/fifoMem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     10.000  9.232   SLICE_X212Y163  scemi_fromhost_res_fifo/fifoMem_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT
  To Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKFBOUT
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591   BUFGCTRL_X0Y9    scemi_scemi_clkgen_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y3  scemi_scemi_clkgen_mmcm/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_sys_clk_buf/O }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_clk/O }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  clk_gen_pll/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  clk_gen_pll/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  clk_gen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  clk_gen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKFBOUT
  To Clock:  clk_gen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKFBOUT
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_gen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y18   clk_gen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  clk_gen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT0
  To Clock:  clk_gen_pll$CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y19   clk_gen_clkout0buffer/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X177Y260   rst_n/reset_hold_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X177Y260   rst_n/reset_hold_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT0B
  To Clock:  clk_gen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT1
  To Clock:  clk_gen_pll$CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        2.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_gen_pll$CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_gen_pll$CLKOUT1 rise@5.000ns - clk_gen_pll$CLKOUT1 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.266ns (14.768%)  route 1.535ns (85.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( 2.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.040ns
    Clock Pessimism Removal (CPR):    -0.824ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.398    -3.040    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X111Y142                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDRE (Prop_fdre_C_Q)         0.223    -2.817 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=30, routed)          1.115    -1.702    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/rst_r2
    SLICE_X95Y140        LUT2 (Prop_lut2_I0_O)        0.043    -1.659 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.421    -1.239    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sample_timer0
    SLICE_X95Y139        FDRE                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.278     2.679    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X95Y139                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism             -0.824     1.855    
                         clock uncertainty           -0.060     1.795    
    SLICE_X95Y139        FDRE (Setup_fdre_C_R)       -0.304     1.491    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          1.491    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  2.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_gen_pll$CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen_pll$CLKOUT1 rise@0.000ns - clk_gen_pll$CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.136%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.057ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.607    -0.954    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X95Y140                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/Q
                         net (fo=12, routed)          0.072    -0.782    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en
    SLICE_X94Y140        FDRE                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.827    -1.057    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X94Y140                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.114    -0.943    
    SLICE_X94Y140        FDRE (Hold_fdre_C_CE)        0.030    -0.913    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.913    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_gen_pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     5.000   1.000  XADC_X0Y0        ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X1Y6  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/u_idelayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X1Y5   ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X1Y5   ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  auxout_clk_i
  To Clock:  auxout_clk_i

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         auxout_clk_i
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.071     5.000   3.929    PLLE2_ADV_X1Y5  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000   5.000   155.000  PLLE2_ADV_X1Y5  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required  Actual  Slack  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072     2.500   1.428  PHASER_OUT_PHY_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500     2.500   0.000  PHASER_OUT_PHY_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482     1.250   0.768  PHASER_REF_X1Y4       ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482     1.250   0.768  PHASER_IN_PHY_X1Y27   ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y301  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv rise@7.344ns - iserdes_clkdiv rise@2.344ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 8.690 - 7.344 ) 
    Source Clock Delay      (SCD):    1.236ns = ( 3.580 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.205     0.794    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.068 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.222 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.358     3.580    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y302                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y302        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     3.906 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317     4.223    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y24        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.076     6.305    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.545 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.690 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.690    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y24                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.468     8.222    
                         clock uncertainty           -0.057     8.165    
    IN_FIFO_X1Y24        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469     7.696    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@2.344ns - iserdes_clkdiv rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 4.157 - 2.344 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 4.141 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.536     2.049    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.051 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.141 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.199 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.199    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y24        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.606     2.035    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.061 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.157 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.157    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y24                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.016     4.141    
    IN_FIFO_X1Y24        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.129    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y313  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        3.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_1 rise@7.344ns - iserdes_clkdiv_1 rise@2.344ns)
  Data Path Delay:        0.855ns  (logic 0.326ns (38.110%)  route 0.529ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 8.689 - 7.344 ) 
    Source Clock Delay      (SCD):    1.224ns = ( 3.568 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.204     0.793    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.067 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.221 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.347     3.568    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y322                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y322        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     3.894 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.529     4.423    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d7[2]
    IN_FIFO_X1Y25        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.075     6.304    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.544 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.689 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.689    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y25                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.468     8.221    
                         clock uncertainty           -0.057     8.164    
    IN_FIFO_X1Y25        IN_FIFO (Setup_in_fifo_WRCLK_D7[2])
                                                     -0.393     7.771    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  3.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@2.344ns - iserdes_clkdiv_1 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 4.156 - 2.344 ) 
    Source Clock Delay      (SCD):    1.797ns = ( 4.140 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.535     2.048    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.050 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.140 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.198 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.198    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X1Y25        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.605     2.034    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.060 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.156 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y25                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.016     4.140    
    IN_FIFO_X1Y25        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.128    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.128    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y25  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y25  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y25  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y325  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_2
  To Clock:  iserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D7[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_2 rise@7.344ns - iserdes_clkdiv_2 rise@2.344ns)
  Data Path Delay:        0.855ns  (logic 0.326ns (38.110%)  route 0.529ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 8.679 - 7.344 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 3.551 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.192     0.781    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.055 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.209 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.342     3.551    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y334                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y334        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     3.877 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.529     4.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d7[2]
    IN_FIFO_X1Y26        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D7[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.065     6.294    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.534 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.679 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.679    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y26                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.470     8.209    
                         clock uncertainty           -0.057     8.152    
    IN_FIFO_X1Y26        IN_FIFO (Setup_in_fifo_WRCLK_D7[2])
                                                     -0.393     7.759    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  3.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_2  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@2.344ns - iserdes_clkdiv_2 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 4.146 - 2.344 ) 
    Source Clock Delay      (SCD):    1.788ns = ( 4.131 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.526     2.039    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.131 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.189 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.189    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y26        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.595     2.024    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.050 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.146 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.146    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y26                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.015     4.131    
    IN_FIFO_X1Y26        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.119    
                         arrival time                           4.189    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_2
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y26  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y26  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y26  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y338  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_3
  To Clock:  iserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_3 rise@7.344ns - iserdes_clkdiv_3 rise@2.344ns)
  Data Path Delay:        0.732ns  (logic 0.326ns (44.542%)  route 0.406ns (55.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 8.671 - 7.344 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 3.551 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.184     0.773    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.047 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.201 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.350     3.551    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y339                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y339        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     3.877 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.406     4.283    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y27        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.057     6.286    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.526 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.671 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.671    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y27                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.470     8.201    
                         clock uncertainty           -0.057     8.144    
    IN_FIFO_X1Y27        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.432     7.712    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  3.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_3  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@2.344ns - iserdes_clkdiv_3 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 4.139 - 2.344 ) 
    Source Clock Delay      (SCD):    1.781ns = ( 4.124 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.519     2.032    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.034 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.124 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.182 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.182    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y27        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.588     2.017    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.043 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.139 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.139    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y27                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.015     4.124    
    IN_FIFO_X1Y27        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.112    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_3
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y27  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y27  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y27  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y202  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_4
  To Clock:  iserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        3.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_4  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_4  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_4 rise@7.344ns - iserdes_clkdiv_4 rise@2.344ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 8.689 - 7.344 ) 
    Source Clock Delay      (SCD):    1.236ns = ( 3.580 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_4 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.205     0.794    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.068 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.222 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.358     3.580    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y202                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y202        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     3.906 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317     4.223    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y16        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_4 rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.075     6.304    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.544 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.689 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.689    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y16                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.467     8.222    
                         clock uncertainty           -0.057     8.165    
    IN_FIFO_X1Y16        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469     7.696    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_4  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_4  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_4 rise@2.344ns - iserdes_clkdiv_4 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 4.160 - 2.344 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 4.144 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_4 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.539     2.052    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.054 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.144 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.202 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.202    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y16        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_4 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.609     2.038    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.064 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.160 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.160    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y16                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.016     4.144    
    IN_FIFO_X1Y16        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.132    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.202    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_4
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y16  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y16  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y16  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y213  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_5
  To Clock:  iserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack        3.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_5  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_5  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_5 rise@7.344ns - iserdes_clkdiv_5 rise@2.344ns)
  Data Path Delay:        0.732ns  (logic 0.326ns (44.542%)  route 0.406ns (55.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 8.688 - 7.344 ) 
    Source Clock Delay      (SCD):    1.224ns = ( 3.568 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_5 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.204     0.793    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.067 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.221 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.347     3.568    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y213                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y213        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     3.894 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.406     4.300    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/n_3_ddr_byte_group_io
    IN_FIFO_X1Y17        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_5 rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.074     6.303    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.543 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.688 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.688    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y17                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.467     8.221    
                         clock uncertainty           -0.057     8.164    
    IN_FIFO_X1Y17        IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.450     7.714    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_5  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_5  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_5 rise@2.344ns - iserdes_clkdiv_5 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 4.159 - 2.344 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 4.143 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_5 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.538     2.051    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.053 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.143 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.201 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.201    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X1Y17        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_5 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.608     2.037    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.063 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.159 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.159    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y17                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.016     4.143    
    IN_FIFO_X1Y17        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.131    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_5
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y17  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y17  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y17  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y226  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_6
  To Clock:  iserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        3.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_6  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_6  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_6 rise@7.344ns - iserdes_clkdiv_6 rise@2.344ns)
  Data Path Delay:        0.808ns  (logic 0.326ns (40.334%)  route 0.482ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.678 - 7.344 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 3.546 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_6 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.192     0.781    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.055 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.209 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.337     3.546    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y230                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y230        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     3.872 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.482     4.354    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y18        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_6 rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.064     6.293    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.533 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.678 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.678    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y18                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.469     8.209    
                         clock uncertainty           -0.057     8.152    
    IN_FIFO_X1Y18        IN_FIFO (Setup_in_fifo_WRCLK_D5[2])
                                                     -0.383     7.769    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  3.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_6  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_6  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_6 rise@2.344ns - iserdes_clkdiv_6 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 4.149 - 2.344 ) 
    Source Clock Delay      (SCD):    1.791ns = ( 4.134 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_6 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.529     2.042    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.044 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.134 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.192 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.192    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y18        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_6 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.598     2.027    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.053 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.149 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.149    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y18                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.015     4.134    
    IN_FIFO_X1Y18        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.122    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.122    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_6
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y18  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y18  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y18  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y238  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_7
  To Clock:  iserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack        3.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_7  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_7  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_7 rise@7.344ns - iserdes_clkdiv_7 rise@2.344ns)
  Data Path Delay:        0.732ns  (logic 0.326ns (44.542%)  route 0.406ns (55.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 8.670 - 7.344 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 3.551 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_7 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.425    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.648 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.187    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.094 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.488    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.411 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.184     0.773    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     3.047 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.201 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.350     3.551    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y239                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y239        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     3.877 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.406     4.283    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y19        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_7 rise edge)
                                                      7.344     7.344 r  
    E19                  IBUFDS                       0.000     7.344 r  sys_clk/O
                         net (fo=1, routed)           0.986     8.330    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     2.310 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     3.662    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.745 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     5.156    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.056     6.285    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240     8.525 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.670 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.670    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y19                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.469     8.201    
                         clock uncertainty           -0.057     8.144    
    IN_FIFO_X1Y19        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.432     7.712    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  3.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_7  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_7  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_7 rise@2.344ns - iserdes_clkdiv_7 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 4.142 - 2.344 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 4.127 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_7 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.503     2.847    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734     0.113 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644     0.757    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.783 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     1.463    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.522     2.035    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     4.037 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     4.127 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     4.185 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     4.185    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y19        IN_FIFO                                      r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_7 rise edge)
                                                      2.344     2.344 r  
    E19                  IBUFDS                       0.000     2.344 r  sys_clk/O
                         net (fo=1, routed)           0.553     2.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -0.263 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693     0.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     1.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.591     2.020    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.046 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.142 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.142    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y19                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.015     4.127    
    IN_FIFO_X1Y19        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     4.115    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -4.115    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_7
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y19  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y19  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y19  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.576ns (60.632%)  route 0.374ns (39.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 1.250 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.968    -1.787    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y5                                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y5     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576    -1.211 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=3, routed)           0.374    -0.837    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           0.986     3.486    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -2.534 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352    -1.182    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.099 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     0.312    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     0.385 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.865     1.250    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y5                                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.537     0.713    
                         clock uncertainty           -0.057     0.656    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     0.648    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  1.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.340ns (68.687%)  route 0.155ns (31.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.401    -0.430    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y5                                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y5     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340    -0.090 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=3, routed)           0.155     0.065    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y4     PHY_CONTROL                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596    -0.319    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y4                                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.055    -0.264    
    PHY_CONTROL_X1Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133    -0.131    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required  Actual  Slack    Location          Pin
Min Period        n/a     PLLE2_ADV/CLKOUT1      n/a            1.071     2.500   1.429    PLLE2_ADV_X1Y5    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000   2.500   157.500  PLLE2_ADV_X1Y5    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK  n/a            0.535     1.250   0.715    PHY_CONTROL_X1Y6  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535     1.250   0.715    PHY_CONTROL_X1Y6  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk fall@3.750ns - oserdes_clk fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 8.943 - 3.750 ) 
    Source Clock Delay      (SCD):    4.525ns = ( 5.775 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -0.307    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.263 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.775 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.234 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.525    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y308        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     2.705    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.198 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.642 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.301     8.943    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y308                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.367     8.576    
                         clock uncertainty           -0.057     8.519    
    OLOGIC_X1Y308        ODDR (Setup_oddr_C_D1)      -0.558     7.961    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk fall@1.250ns - oserdes_clk fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 6.787 - 1.250 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 6.476 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527     0.946    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.153 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.477 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.823 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.959    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y308        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596     0.931    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.201 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.588 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     6.787    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y308                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.111     6.676    
    OLOGIC_X1Y308        ODDR (Hold_oddr_C_D1)       -0.087     6.589    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.959    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y308  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        4.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -1.557    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.013 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.154 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.154    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y24                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y24       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.552     2.706 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.286     2.993    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q6[0]
    OLOGIC_X1Y309        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     3.955    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.448 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.581 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.299     7.880    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y309                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.426     7.453    
                         clock uncertainty           -0.057     7.397    
    OLOGIC_X1Y309        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394     7.003    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527    -0.304    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.903 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.986 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.986    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y24                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y24       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.136 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.271    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y303        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596    -0.319    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.951 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.039 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.200     3.239    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y303                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.054     3.186    
    OLOGIC_X1Y303        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.207    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 fall@3.750ns - oserdes_clk_1 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 8.920 - 3.750 ) 
    Source Clock Delay      (SCD):    4.515ns = ( 5.765 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -0.317    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.253 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.765 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.224 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.515    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y320        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     2.696    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.189 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.632 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.288     8.920    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y320                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.367     8.553    
                         clock uncertainty           -0.057     8.496    
    OLOGIC_X1Y320        ODDR (Setup_oddr_C_D1)      -0.558     7.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 fall@1.250ns - oserdes_clk_1 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns = ( 6.771 - 1.250 ) 
    Source Clock Delay      (SCD):    5.217ns = ( 6.467 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518     0.937    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.144 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.468 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.814 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.950    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y320        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586     0.921    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.191 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.577 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.194     6.771    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y320                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.110     6.661    
    OLOGIC_X1Y320        ODDR (Hold_oddr_C_D1)       -0.087     6.574    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.950    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y320  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -1.567    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.003 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.144 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.144    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y25                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y25       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.552     2.696 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.286     2.983    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[0]
    OLOGIC_X1Y321        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     3.946    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.439 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.572 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.289     7.861    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y321                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.427     7.433    
                         clock uncertainty           -0.057     7.377    
    OLOGIC_X1Y321        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394     6.983    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  4.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518    -0.313    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.894 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.977 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.977    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y25                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y25       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.127 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.262    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y315        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586    -0.329    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.941 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.029 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.196     3.225    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y315                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.053     3.173    
    OLOGIC_X1Y315        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.194    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y25  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y25  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y25  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_10
  To Clock:  oserdes_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_10'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_10'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_10 fall@3.750ns - oserdes_clk_10 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 8.939 - 3.750 ) 
    Source Clock Delay      (SCD):    4.515ns = ( 5.765 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_10 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -0.317    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.253 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.765 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.224 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.515    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y244        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_10 fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     2.695    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.188 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.632 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.308     8.939    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y244                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.367     8.573    
                         clock uncertainty           -0.057     8.516    
    OLOGIC_X1Y244        ODDR (Setup_oddr_C_D1)      -0.558     7.958    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_10'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_10'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_10 fall@1.250ns - oserdes_clk_10 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 6.786 - 1.250 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 6.470 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_10 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521     0.940    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.147 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.470 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.817 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.953    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y244        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_10 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589     0.924    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.194 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.581 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     6.786    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y244                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.110     6.675    
    OLOGIC_X1Y244        ODDR (Hold_oddr_C_D1)       -0.087     6.588    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.953    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_10
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y244  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_10
  To Clock:  oserdes_clkdiv_10

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_10  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_10  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_10 rise@5.000ns - oserdes_clkdiv_10 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.552ns (38.107%)  route 0.897ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_10 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -1.567    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.003 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.144 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.144    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y19                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.552     2.696 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.897     3.593    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q2[0]
    OLOGIC_X1Y239        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_10 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     3.945    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.438 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.571 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.309     7.880    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y239                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.426     7.453    
                         clock uncertainty           -0.057     7.397    
    OLOGIC_X1Y239        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394     7.003    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  3.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_10  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_10  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_10 rise@0.000ns - oserdes_clkdiv_10 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.154ns (53.064%)  route 0.136ns (46.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_10 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521    -0.310    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.897 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.980 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.980    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y19                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.154     3.134 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.136     3.270    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q9[0]
    OLOGIC_X1Y248        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_10 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589    -0.326    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.944 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.032 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.208     3.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y248                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.053     3.188    
    OLOGIC_X1Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.209    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_10
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y19  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y19  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y19  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 fall@3.750ns - oserdes_clk_2 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 8.938 - 3.750 ) 
    Source Clock Delay      (SCD):    4.525ns = ( 5.775 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -0.307    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.263 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.775 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.234 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.525    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y332        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     2.705    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.198 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.642 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.296     8.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y332                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.367     8.571    
                         clock uncertainty           -0.057     8.514    
    OLOGIC_X1Y332        ODDR (Setup_oddr_C_D1)      -0.558     7.956    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 fall@1.250ns - oserdes_clk_2 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 6.785 - 1.250 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 6.476 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527     0.946    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.153 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.477 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.823 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.959    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y332        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596     0.931    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.201 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.588 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.198     6.786    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y332                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.111     6.674    
    OLOGIC_X1Y332        ODDR (Hold_oddr_C_D1)       -0.087     6.587    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.959    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y332  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.552ns (40.812%)  route 0.801ns (59.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 7.877 - 5.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -1.557    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.013 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.154 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.154    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.552     2.706 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q8[0]
                         net (fo=1, routed)           0.801     3.507    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/Q8[0]
    OLOGIC_X1Y335        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     3.955    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.448 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.581 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.296     7.877    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y335                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.426     7.450    
                         clock uncertainty           -0.057     7.394    
    OLOGIC_X1Y335        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394     7.000    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  3.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527    -0.304    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.903 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.986 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.986    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.136 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.271    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y327        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596    -0.319    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.951 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.039 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.198     3.237    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y327                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.054     3.184    
    OLOGIC_X1Y327        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.205    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y26  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y26  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y26  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 fall@3.750ns - oserdes_clk_3 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 8.940 - 3.750 ) 
    Source Clock Delay      (SCD):    4.515ns = ( 5.765 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -0.317    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.253 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.765 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.224 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.515    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y344        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     2.696    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.189 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.632 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.308     8.940    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y344                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.367     8.573    
                         clock uncertainty           -0.057     8.516    
    OLOGIC_X1Y344        ODDR (Setup_oddr_C_D1)      -0.558     7.958    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 fall@1.250ns - oserdes_clk_3 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 6.782 - 1.250 ) 
    Source Clock Delay      (SCD):    5.217ns = ( 6.467 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518     0.937    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.144 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.468 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.814 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.950    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y344        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586     0.921    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.191 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.577 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     6.782    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y344                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.110     6.672    
    OLOGIC_X1Y344        ODDR (Hold_oddr_C_D1)       -0.087     6.585    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.950    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y344  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.552ns (37.781%)  route 0.909ns (62.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -1.567    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.003 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.144 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.144    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.552     2.696 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.909     3.605    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q2[1]
    OLOGIC_X1Y339        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     3.946    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.439 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.572 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.309     7.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y339                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.427     7.453    
                         clock uncertainty           -0.057     7.397    
    OLOGIC_X1Y339        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394     7.003    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  3.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.154ns (53.064%)  route 0.136ns (46.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518    -0.313    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.894 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.977 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.977    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.154     3.131 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.136     3.267    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q9[0]
    OLOGIC_X1Y348        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586    -0.329    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.941 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.029 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.208     3.237    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y348                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.053     3.185    
    OLOGIC_X1Y348        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.206    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y27  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y27  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y27  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clk_4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_4
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070     2.500   1.430  OLOGIC_X1Y269  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 7.651 - 5.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.952    -1.803    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     1.767 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     1.908 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     1.908    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y21                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y21       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.552     2.460 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.286     2.747    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y269        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.851     3.736    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.362 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.289     7.651    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y269                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.453     7.197    
                         clock uncertainty           -0.057     7.141    
    OLOGIC_X1Y269        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394     6.747    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -2.747    
  -------------------------------------------------------------------
                         slack                                  4.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.395    -0.436    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.771 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.854 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     2.854    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y21                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y21       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.004 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.139    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y265        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.446    -0.469    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.801 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     2.889 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.196     3.085    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y265                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.036     3.050    
    OLOGIC_X1Y265        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.071    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_4
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y21  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y21  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y21  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_5
  To Clock:  oserdes_clk_5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_5
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070     2.500   1.430  OLOGIC_X1Y281  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_5
  To Clock:  oserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack        4.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_5 rise@5.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 7.665 - 5.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.962    -1.793    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     1.777 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     1.918 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     1.918    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.552     2.470 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.286     2.757    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y281        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.860     3.745    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.238 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.371 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.294     7.665    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y281                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.452     7.212    
                         clock uncertainty           -0.057     7.156    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394     6.762    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                  4.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.154ns (53.247%)  route 0.135ns (46.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.404    -0.427    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.780 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.863 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     2.863    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.154     3.017 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.135     3.152    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[14]
    OLOGIC_X1Y286        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.456    -0.459    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.811 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     2.899 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.200     3.099    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y286                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.037     3.063    
    OLOGIC_X1Y286        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.084    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_5
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y22  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y22  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y22  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_6
  To Clock:  oserdes_clk_6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_6
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070     2.500   1.430  OLOGIC_X1Y293  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_6
  To Clock:  oserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        3.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_6 rise@5.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.552ns (38.376%)  route 0.886ns (61.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 7.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.952    -1.803    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     1.767 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     1.908 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.908    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y23                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y23       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.552     2.460 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.886     3.347    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y289        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.851     3.736    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.362 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.309     7.671    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y289                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.453     7.217    
                         clock uncertainty           -0.057     7.161    
    OLOGIC_X1Y289        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394     6.767    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.154ns (53.064%)  route 0.136ns (46.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.395    -0.436    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.771 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.854 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.854    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y23                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y23       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.154     3.008 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.136     3.144    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y298        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.446    -0.469    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.801 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     2.889 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.208     3.097    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y298                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.036     3.062    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.083    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_6
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y23  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y23  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y23  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_7
  To Clock:  oserdes_clk_7

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_7'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_7 fall@3.750ns - oserdes_clk_7 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 8.942 - 3.750 ) 
    Source Clock Delay      (SCD):    4.525ns = ( 5.775 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -0.307    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.263 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.775 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.234 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.525    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y208        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_7 fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     2.704    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.197 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.641 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.301     8.941    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y208                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.366     8.576    
                         clock uncertainty           -0.057     8.519    
    OLOGIC_X1Y208        ODDR (Setup_oddr_C_D1)      -0.558     7.961    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_7'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_7 fall@1.250ns - oserdes_clk_7 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 6.791 - 1.250 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 6.479 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530     0.949    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.156 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.479 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.826 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.962    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y208        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_7 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599     0.934    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.204 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.590 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     6.790    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y208                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.111     6.679    
    OLOGIC_X1Y208        ODDR (Hold_oddr_C_D1)       -0.087     6.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.962    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_7
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y208  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_7
  To Clock:  oserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_7 rise@5.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.552ns (53.462%)  route 0.481ns (46.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -1.557    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.013 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.154 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.154    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y16                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[3])
                                                      0.552     2.706 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q0[3]
                         net (fo=1, routed)           0.481     3.187    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q0[3]
    OLOGIC_X1Y201        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     3.954    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.447 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.580 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.301     7.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y201                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.425     7.455    
                         clock uncertainty           -0.057     7.399    
    OLOGIC_X1Y201        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394     7.005    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  3.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530    -0.301    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.906 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.989 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.989    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y16                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.139 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.274    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y203        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599    -0.316    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.954 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.042 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.200     3.242    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y203                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.054     3.189    
    OLOGIC_X1Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.210    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_7
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y16  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y16  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y16  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_8
  To Clock:  oserdes_clk_8

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_8'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_8'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_8 fall@3.750ns - oserdes_clk_8 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 8.920 - 3.750 ) 
    Source Clock Delay      (SCD):    4.515ns = ( 5.765 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_8 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -0.317    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.253 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.765 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.224 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.515    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y220        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_8 fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     2.695    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.188 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.632 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.288     8.920    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y220                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.367     8.553    
                         clock uncertainty           -0.057     8.496    
    OLOGIC_X1Y220        ODDR (Setup_oddr_C_D1)      -0.558     7.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_8'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_8'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_8 fall@1.250ns - oserdes_clk_8 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.524ns = ( 6.774 - 1.250 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 6.470 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_8 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521     0.940    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.147 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.470 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.817 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.953    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y220        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_8 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589     0.924    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.194 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.581 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.194     6.774    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y220                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.110     6.664    
    OLOGIC_X1Y220        ODDR (Hold_oddr_C_D1)       -0.087     6.577    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.953    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_8
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y220  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_8
  To Clock:  oserdes_clkdiv_8

Setup :            0  Failing Endpoints,  Worst Slack        3.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_8  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_8  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_8 rise@5.000ns - oserdes_clkdiv_8 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.552ns (38.456%)  route 0.883ns (61.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 7.862 - 5.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_8 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -1.567    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.003 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.144 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.144    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y17                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.552     2.696 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.883     3.580    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q1[3]
    OLOGIC_X1Y214        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_8 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     3.945    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.438 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.571 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.291     7.862    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y214                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.426     7.435    
                         clock uncertainty           -0.057     7.379    
    OLOGIC_X1Y214        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394     6.985    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  3.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_8  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_8  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_8 rise@0.000ns - oserdes_clkdiv_8 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_8 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521    -0.310    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.897 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.980 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.980    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y17                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.130 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.265    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y215        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_8 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589    -0.326    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.944 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.032 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.196     3.228    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y215                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.053     3.176    
    OLOGIC_X1Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.197    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_8
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y17  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y17  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y17  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_9
  To Clock:  oserdes_clk_9

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_9'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_9'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_9 fall@3.750ns - oserdes_clk_9 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 8.937 - 3.750 ) 
    Source Clock Delay      (SCD):    4.525ns = ( 5.775 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_9 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           1.081     2.331    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.742 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.281    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.188 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.582    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -1.505 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -0.307    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     3.263 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     5.775 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.234 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.525    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y232        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_9 fall edge)
                                                      3.750     3.750 f  
    E19                  IBUFDS                       0.000     3.750 f  sys_clk/O
                         net (fo=1, routed)           0.986     4.736    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -1.284 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     0.068    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.151 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     1.562    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.635 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     2.704    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     6.197 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444     8.641 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.296     8.937    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y232                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.366     8.571    
                         clock uncertainty           -0.057     8.514    
    OLOGIC_X1Y232        ODDR (Setup_oddr_C_D1)      -0.558     7.956    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_9'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_9'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_9 fall@1.250ns - oserdes_clk_9 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 6.788 - 1.250 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 6.479 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_9 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.503     1.753    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -0.981 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -0.337    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.311 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680     0.369    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.419 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530     0.949    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.156 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     6.479 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.826 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     6.962    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y232        ODDR                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_9 fall edge)
                                                      1.250     1.250 f  
    E19                  IBUFDS                       0.000     1.250 f  sys_clk/O
                         net (fo=1, routed)           0.553     1.803    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -1.357 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -0.664    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.634 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916     0.282    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.335 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599     0.934    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.204 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     6.590 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.198     6.788    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y232                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.111     6.677    
    OLOGIC_X1Y232        ODDR (Hold_oddr_C_D1)       -0.087     6.590    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.962    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_9
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y232  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_9
  To Clock:  oserdes_clkdiv_9

Setup :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_9  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_9  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_9 rise@5.000ns - oserdes_clkdiv_9 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.552ns (38.402%)  route 0.885ns (61.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 7.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_9 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198    -1.557    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.013 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.154 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.154    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y18                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.552     2.706 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.885     3.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/Q7[1]
    OLOGIC_X1Y234        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_9 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     3.954    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.447 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.580 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.296     7.876    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y234                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.425     7.450    
                         clock uncertainty           -0.057     7.394    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394     7.000    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  3.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_9  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_9  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_9 rise@0.000ns - oserdes_clkdiv_9 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_9 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530    -0.301    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.906 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.989 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.989    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y18                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.139 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.274    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y227        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_9 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599    -0.316    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.954 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.042 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.198     3.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y227                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.054     3.187    
    OLOGIC_X1Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.208    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_9
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y18  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y18  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y18  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFH/I             n/a            1.408     5.000   3.592   BUFHCE_X0Y60     ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y5  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y5  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y5  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2/INC
                            (rising edge-triggered cell IDELAYE2 clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pll_i rise@5.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.204ns (4.489%)  route 4.341ns (95.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.176ns = ( 4.824 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.508    -0.760    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/I1
    SLICE_X171Y266                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y266       FDRE (Prop_fdre_C_Q)         0.204    -0.556 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r2_reg/Q
                         net (fo=64, routed)          4.341     3.785    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/idelay_inc
    IDELAY_X1Y347        IDELAYE2                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2/INC
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.051     3.936    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     4.002 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.729     4.731    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.032     1.699 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.564     3.263    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.346 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.478     4.824    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I3
    IDELAY_X1Y347                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2/C
                         clock pessimism             -0.571     4.253    
                         clock uncertainty           -0.052     4.201    
    IDELAY_X1Y347        IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.195     4.006    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
  -------------------------------------------------------------------
                         required time                          4.006    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.218ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    -0.440    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    -0.417 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    -0.062    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    -1.527 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    -0.760    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.734 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.783     0.049    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/I3
    SLICE_X175Y341                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y341       FDRE (Prop_fdre_C_Q)         0.100     0.149 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]/Q
                         net (fo=1, routed)           0.096     0.245    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71/DIC0
    SLICE_X176Y340       RAMD32                                       r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.448    -0.467    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045    -0.422 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.517     0.095    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.769    -1.674 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.832    -0.842    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -0.812 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.030     0.218    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71/WCLK
    SLICE_X176Y340                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71/RAMC/CLK
                         clock pessimism             -0.155     0.063    
    SLICE_X176Y340       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.192    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location          Pin
Min Period        n/a     PHY_CONTROL/PHYCLK  n/a            2.500     5.000   2.500   PHY_CONTROL_X1Y6  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y5   ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Slow    PHY_CONTROL/PHYCLK  n/a            1.250     2.500   1.250   PHY_CONTROL_X1Y6  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
High Pulse Width  Slow    PHY_CONTROL/PHYCLK  n/a            1.250     2.500   1.250   PHY_CONTROL_X1Y6  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.071     5.000   3.929   PLLE2_ADV_X1Y5  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    5.000   47.633  PLLE2_ADV_X1Y5  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform:           { 1.09375 3.59375 }
Period:             40.000
Sources:            { ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2     n/a            1.071     40.000  38.929   PLLE2_ADV_X1Y5       ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2     n/a            160.000   40.000  120.000  PLLE2_ADV_X1Y5       ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN  n/a            1.072     2.500   1.428    PHASER_IN_PHY_X1Y24  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT1B
  To Clock:  clk_gen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT1B
Waveform:           { 2.5 5 }
Period:             5.000
Sources:            { clk_gen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     5.000   3.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   5.000   208.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT2
  To Clock:  clk_gen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT2B
  To Clock:  clk_gen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT3
  To Clock:  clk_gen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT3B
  To Clock:  clk_gen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT4
  To Clock:  clk_gen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT5
  To Clock:  clk_gen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT6
  To Clock:  clk_gen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_gen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  clk_gen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.204ns (3.297%)  route 5.983ns (96.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.780ns = ( 14.780 - 8.000 ) 
    Source Clock Delay      (SCD):    7.397ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.711     7.397    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X171Y92                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y92        FDRE (Prop_fdre_C_Q)         0.204     7.601 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=747, routed)         5.983    13.584    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y145       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     9.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449    11.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.682    13.172    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    13.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.525    14.780    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X220Y145                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism              0.446    15.226    
                         clock uncertainty           -0.071    15.155    
    SLICE_X220Y145       FDRE (Setup_fdre_C_R)       -0.364    14.791    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.584    
  -------------------------------------------------------------------
                         slack                                  1.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/di_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.238%)  route 0.296ns (74.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.035ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.810     3.235    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/CLK
    SLICE_X219Y58                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/di_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y58        FDRE (Prop_fdre_C_Q)         0.100     3.335 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/di_reg_reg[1]/Q
                         net (fo=1, routed)           0.296     3.631    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/Q[1]
    GTXE2_CHANNEL_X1Y5   GTXE2_CHANNEL                                r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.221     4.035    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/CLK
    GTXE2_CHANNEL_X1Y5                                                r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
                         clock pessimism             -0.597     3.438    
    GTXE2_CHANNEL_X1Y5   GTXE2_CHANNEL (Hold_gtxe2_channel_DRPCLK_DRPDI[1])
                                                      0.092     3.530    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X219Y139       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X185Y110       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     10.000  8.929   MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.487ns (23.478%)  route 1.587ns (76.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.972ns = ( 10.972 - 4.000 ) 
    Source Clock Delay      (SCD):    7.347ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     7.347    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.487     7.834 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           1.587     9.421    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[2]
    RAMB36_X13Y19        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.717    10.972    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y19                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.446    11.418    
                         clock uncertainty           -0.065    11.354    
    RAMB36_X13Y19        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416    10.938    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  1.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.048ns (12.982%)  route 0.322ns (87.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[19])
                                                      0.048     3.229 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[19]
                         net (fo=1, routed)           0.322     3.550    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/mim_rx_wdata[1]
    RAMB36_X13Y23        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.000     3.814    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y23                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.577     3.237    
    RAMB36_X13Y23        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     3.533    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.476   0.084    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.223ns (6.979%)  route 2.972ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns = ( 10.665 - 4.000 ) 
    Source Clock Delay      (SCD):    7.344ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.658     7.344    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X207Y112                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y112       FDPE (Prop_fdpe_C_Q)         0.223     7.567 r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=272, routed)         2.972    10.539    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X176Y133       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.410    10.665    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X176Y133                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/C
                         clock pessimism              0.519    11.184    
                         clock uncertainty           -0.065    11.119    
    SLICE_X176Y133       FDRE (Setup_fdre_C_R)       -0.281    10.838    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg
  -------------------------------------------------------------------
                         required time                         10.838    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  0.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.745     3.170    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X209Y127                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y127       FDRE (Prop_fdre_C_Q)         0.100     3.270 f  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev_reg/Q
                         net (fo=1, routed)           0.055     3.325    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev
    SLICE_X208Y127       LUT5 (Prop_lut5_I2_O)        0.028     3.353 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[14]_i_3/O
                         net (fo=1, routed)           0.000     3.353    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[14]_i_3
    SLICE_X208Y127       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.967     3.781    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X208Y127                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                         clock pessimism             -0.600     3.181    
    SLICE_X208Y127       FDRE (Hold_fdre_C_D)         0.087     3.268    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000     4.000   0.000   PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKFBOUT
  To Clock:  scemi_clkgen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKFBOUT
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.000   2.592   BUFGCTRL_X0Y5    scemi_clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT0B
  To Clock:  scemi_clkgen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT0B
Waveform:           { 4 8 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1
  To Clock:  scemi_clkgen_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1B
  To Clock:  scemi_clkgen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2
  To Clock:  scemi_clkgen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2B
  To Clock:  scemi_clkgen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3
  To Clock:  scemi_clkgen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3B
  To Clock:  scemi_clkgen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT4
  To Clock:  scemi_clkgen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT5
  To Clock:  scemi_clkgen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT6
  To Clock:  scemi_clkgen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.149ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.149ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Destination:            scemi_bridge/pbb_csr_completion_tlp_values_3_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.738ns  (logic 0.356ns (5.284%)  route 6.382ns (94.716%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y232                                    0.000     0.000 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep/C
    SLICE_X155Y232       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep/Q
                         net (fo=48, routed)          5.132     5.355    scemi_bridge/pbb_csr_rd_addr_queue/I259
    SLICE_X196Y115       LUT6 (Prop_lut6_I3_O)        0.043     5.398 r  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_3[3]_i_9/O
                         net (fo=1, routed)           0.267     5.664    scemi_bridge/pbb_csr_rd_addr_queue/n_0_pbb_csr_completion_tlp_values_3[3]_i_9
    SLICE_X197Y115       LUT6 (Prop_lut6_I4_O)        0.043     5.707 f  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_3[3]_i_3/O
                         net (fo=4, routed)           0.684     6.391    scemi_bridge/pbb_csr_rd_addr_queue/n_0_pbb_csr_completion_tlp_values_3[3]_i_3
    SLICE_X198Y123       LUT3 (Prop_lut3_I1_O)        0.047     6.438 r  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_3[3]_i_1/O
                         net (fo=1, routed)           0.300     6.738    scemi_bridge/n_36_pbb_csr_rd_addr_queue
    SLICE_X199Y122       FDSE                                         r  scemi_bridge/pbb_csr_completion_tlp_values_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X199Y122       FDSE (Setup_fdse_C_D)       -0.113    19.887    scemi_bridge/pbb_csr_completion_tlp_values_3_reg[3]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                 13.149    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 scemi_1_fifoTxData_elem1_status_0_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Destination:            scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.970ns  (logic 0.447ns (8.995%)  route 4.523ns (91.005%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y136                                    0.000     0.000 r  scemi_1_fifoTxData_elem1_status_0_reg/C
    SLICE_X183Y136       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  scemi_1_fifoTxData_elem1_status_0_reg/Q
                         net (fo=7, routed)           0.356     0.579    scemi_bridge/pbb_arbiter/tlp_out_fifo/scemi_1_fifoTxData_elem1_status_0
    SLICE_X184Y136       LUT2 (Prop_lut2_I0_O)        0.049     0.628 f  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_6/O
                         net (fo=2, routed)           0.435     1.063    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_6
    SLICE_X185Y135       LUT6 (Prop_lut6_I3_O)        0.132     1.195 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_2/O
                         net (fo=128, routed)         3.731     4.927    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_2
    SLICE_X214Y130       LUT6 (Prop_lut6_I0_O)        0.043     4.970 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[58]_i_1__8/O
                         net (fo=1, routed)           0.000     4.970    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[58]_i_1__8
    SLICE_X214Y130       FDRE                                         r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X214Y130       FDRE (Setup_fdre_C_D)        0.034     8.034    scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[58]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  3.064    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack        8.575ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 scemi_clk_port_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_reqFifo/syncFIFO1Data_reg[334]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.213ns  (logic 0.402ns (3.585%)  route 10.811ns (96.415%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129                                    0.000     0.000 r  scemi_clk_port_rstgen_rstgen/rst_reg/C
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_rstgen_rstgen/rst_reg/Q
                         net (fo=3, routed)           0.681     0.904    scemi_clk_port_rstgen_inv_rstgen/rstSync/scemi_clk_port_rstgen_rstgen$OUT_RST
    SLICE_X151Y140       LUT2 (Prop_lut2_I1_O)        0.043     0.947 r  scemi_clk_port_rstgen_inv_rstgen/rstSync/scemi_clk_port_cReset_i_1/O
                         net (fo=1, routed)           2.541     3.487    scemi_clk_port_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.580 r  scemi_clk_port_cReset/O
                         net (fo=4, routed)           1.728     5.308    scemi_reqFifo/scemi_clk_port_cReset$O
    SLICE_X141Y148       LUT1 (Prop_lut1_I0_O)        0.043     5.351 f  scemi_reqFifo/dGDeqPtr[2]_i_1/O
                         net (fo=592, routed)         5.862    11.213    scemi_reqFifo/O1
    SLICE_X179Y221       FDCE                                         f  scemi_reqFifo/syncFIFO1Data_reg[334]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X179Y221       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_reqFifo/syncFIFO1Data_reg[334]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  8.575    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       10.615ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            scemi_respFifo/dEnqToggle_reg/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        9.173ns  (logic 0.345ns (3.761%)  route 8.828ns (96.239%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X152Y138       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=2, routed)           0.979     1.238    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X150Y138       LUT2 (Prop_lut2_I0_O)        0.043     1.281 r  scemi_rstgen_inv_rstgen/rstSync/scemi_dut_dut_prb_control_control_in_requestF_rv_i_1/O
                         net (fo=12, routed)          1.342     2.624    scemi_rstgen_inv_rstgen/rstSync/scemi_rstgen_final_reset$RST_OUT
    SLICE_X148Y147       LUT1 (Prop_lut1_I0_O)        0.043     2.667 f  scemi_rstgen_inv_rstgen/rstSync/dDeqToggle_i_2/O
                         net (fo=1357, routed)        6.506     9.173    scemi_respFifo/I1
    SLICE_X121Y245       FDCE                                         f  scemi_respFifo/dEnqToggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X121Y245       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_respFifo/dEnqToggle_reg
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                 10.615    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack        7.530ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 scemi_clk_port_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_respFifo/syncFIFO1Data_reg[116]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.258ns  (logic 0.309ns (2.521%)  route 11.949ns (97.479%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129                                    0.000     0.000 r  scemi_clk_port_rstgen_rstgen/rst_reg/C
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_rstgen_rstgen/rst_reg/Q
                         net (fo=3, routed)           0.482     0.705    scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_rstgen_rstgen$OUT_RST
    SLICE_X150Y138       LUT2 (Prop_lut2_I1_O)        0.043     0.748 r  scemi_rstgen_inv_rstgen/rstSync/scemi_dut_dut_prb_control_control_in_requestF_rv_i_1/O
                         net (fo=12, routed)          1.342     2.090    scemi_rstgen_inv_rstgen/rstSync/scemi_rstgen_final_reset$RST_OUT
    SLICE_X148Y147       LUT1 (Prop_lut1_I0_O)        0.043     2.133 f  scemi_rstgen_inv_rstgen/rstSync/dDeqToggle_i_2/O
                         net (fo=1357, routed)       10.125    12.258    scemi_respFifo/I1
    SLICE_X109Y247       FDCE                                         f  scemi_respFifo/syncFIFO1Data_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X109Y247       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_respFifo/syncFIFO1Data_reg[116]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  7.530    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       12.362ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.362ns  (required time - arrival time)
  Source:                 scemi_clk_port_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_reqFifo/dDeqToggle_reg/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.484ns  (logic 0.402ns (5.371%)  route 7.082ns (94.629%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y140                                    0.000     0.000 r  scemi_clk_port_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X151Y140       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.350     0.573    scemi_clk_port_rstgen_inv_rstgen/rstSync/OUT_RST
    SLICE_X151Y140       LUT2 (Prop_lut2_I0_O)        0.043     0.616 r  scemi_clk_port_rstgen_inv_rstgen/rstSync/scemi_clk_port_cReset_i_1/O
                         net (fo=1, routed)           2.541     3.156    scemi_clk_port_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.249 r  scemi_clk_port_cReset/O
                         net (fo=4, routed)           1.728     4.977    scemi_reqFifo/scemi_clk_port_cReset$O
    SLICE_X141Y148       LUT1 (Prop_lut1_I0_O)        0.043     5.020 f  scemi_reqFifo/dGDeqPtr[2]_i_1/O
                         net (fo=592, routed)         2.465     7.484    scemi_reqFifo/O1
    SLICE_X148Y219       FDCE                                         f  scemi_reqFifo/dDeqToggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X148Y219       FDCE (Recov_fdce_C_CLR)     -0.154    19.846    scemi_reqFifo/dDeqToggle_reg
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 12.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       16.793ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.793ns  (required time - arrival time)
  Source:                 connectDDR3_jointReset/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i)
  Destination:            connectDDR3_respFIFO/dDeqToggle_reg/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.053ns  (logic 0.302ns (9.890%)  route 2.751ns (90.110%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257                                    0.000     0.000 r  connectDDR3_jointReset/reset_hold_reg[1]/C
    SLICE_X132Y257       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  connectDDR3_jointReset/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.271     0.530    connectDDR3_jointReset/sRST
    SLICE_X132Y257       LUT1 (Prop_lut1_I0_O)        0.043     0.573 f  connectDDR3_jointReset/dDeqToggle_i_2__0/O
                         net (fo=518, routed)         2.481     3.053    connectDDR3_respFIFO/I1
    SLICE_X124Y247       FDCE                                         f  connectDDR3_respFIFO/dDeqToggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X124Y247       FDCE (Recov_fdce_C_CLR)     -0.154    19.846    connectDDR3_respFIFO/dDeqToggle_reg
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                 16.793    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_gen_pll$CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       16.445ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.445ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i)
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen_pll$CLKOUT1)
  Path Group:             clk_gen_pll$CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.545ns  (logic 0.223ns (6.291%)  route 3.322ns (93.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y265                                    0.000     0.000 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18/C
    SLICE_X117Y265       FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18/Q
                         net (fo=45, routed)          3.322     3.545    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/I1
    SLICE_X111Y142       FDRE                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X111Y142       FDRE (Setup_fdre_C_D)       -0.010    19.990    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 16.445    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.312ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 2.378ns (51.011%)  route 2.284ns (48.989%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 2.610 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.284     1.730    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    L12                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     3.183 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.183    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/p_227_out
    IDELAY_X1Y312        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     3.849 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.849    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y312        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.076    12.555    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.795 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    15.110    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I4
    ILOGIC_X1Y312                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.470    
                         clock uncertainty           -0.194    14.276    
    ILOGIC_X1Y312        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.161    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                 10.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.362ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        2.045ns  (logic 1.111ns (54.323%)  route 0.934ns (45.677%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 6.767 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         0.934    30.975    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    N14                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    31.704 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    31.704    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/p_255_out
    IDELAY_X1Y303        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    31.968 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    31.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelaye2
    ILOGIC_X1Y303        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.606    17.035    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y24  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.061 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    19.267    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I1
    ILOGIC_X1Y303                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.351    
                         clock uncertainty            0.194    19.546    
    ILOGIC_X1Y303        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.607    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.607    
                         arrival time                          31.968    
  -------------------------------------------------------------------
                         slack                                 12.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.378ns (43.579%)  route 3.079ns (56.421%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 2.597 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         3.079     2.525    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    H14                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     3.978 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.978    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/p_199_out
    IDELAY_X1Y323        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     4.644 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     4.644    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y323        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.075    12.554    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.794 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.303    15.097    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/I7
    ILOGIC_X1Y323                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.457    
                         clock uncertainty           -0.194    14.263    
    ILOGIC_X1Y323        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.148    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  9.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.780ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        2.460ns  (logic 1.111ns (45.167%)  route 1.349ns (54.833%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 6.763 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.349    31.390    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    L15                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    32.119 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    32.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/p_203_out
    IDELAY_X1Y313        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    32.383 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    32.383    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[0].iserdes_dq_.idelaye2
    ILOGIC_X1Y313        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.605    17.034    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y25  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.060 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.203    19.263    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/I1
    ILOGIC_X1Y313                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.347    
                         clock uncertainty            0.194    19.542    
    ILOGIC_X1Y313        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.603    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.603    
                         arrival time                          32.383    
  -------------------------------------------------------------------
                         slack                                 12.780    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 2.378ns (37.852%)  route 3.904ns (62.148%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 2.586 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         3.904     3.350    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq/IBUFDISABLE
    E15                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     4.803 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     4.803    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/p_191_out
    IDELAY_X1Y335        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     5.469 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     5.469    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y335        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.065    12.544    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.784 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.302    15.086    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/I10
    ILOGIC_X1Y335                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.446    
                         clock uncertainty           -0.194    14.252    
    ILOGIC_X1Y335        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.137    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  8.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.270ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        2.935ns  (logic 1.111ns (37.859%)  route 1.824ns (62.141%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 6.748 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.824    31.865    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq/IBUFDISABLE
    G13                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    32.594 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    32.594    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/p_175_out
    IDELAY_X1Y325        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    32.858 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    32.858    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[0].iserdes_dq_.idelaye2
    ILOGIC_X1Y325        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.595    17.024    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y26  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.050 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.198    19.248    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/I1
    ILOGIC_X1Y325                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.332    
                         clock uncertainty            0.194    19.527    
    ILOGIC_X1Y325        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.588    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.588    
                         arrival time                          32.858    
  -------------------------------------------------------------------
                         slack                                 13.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.378ns (33.238%)  route 4.776ns (66.762%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 2.591 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         4.776     4.222    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq/IBUFDISABLE
    C16                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     5.675 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.675    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_135_out
    IDELAY_X1Y348        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     6.341 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.341    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y348        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.057    12.536    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.776 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    15.091    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I14
    ILOGIC_X1Y348                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.451    
                         clock uncertainty           -0.194    14.257    
    ILOGIC_X1Y348        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.142    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  7.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.724ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        3.389ns  (logic 1.111ns (32.779%)  route 2.278ns (67.221%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 6.749 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.278    32.319    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq/IBUFDISABLE
    E12                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    33.048 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    33.048    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_139_out
    IDELAY_X1Y338        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    33.312 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    33.312    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[1].iserdes_dq_.idelaye2
    ILOGIC_X1Y338        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.588    17.017    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y27  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.043 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    19.249    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I1
    ILOGIC_X1Y338                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.333    
                         clock uncertainty            0.194    19.528    
    ILOGIC_X1Y338        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.589    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.589    
                         arrival time                          33.312    
  -------------------------------------------------------------------
                         slack                                 13.724    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 2.378ns (36.062%)  route 4.216ns (63.938%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.606 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         4.216     3.662    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq/IBUFDISABLE
    F30                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     5.115 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.115    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I20
    IDELAY_X1Y202        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     5.781 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     5.781    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[1].iserdes_dq_.idelaye2
    ILOGIC_X1Y202        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.075    12.554    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.794 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.312    15.106    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I19
    ILOGIC_X1Y202                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.466    
                         clock uncertainty           -0.194    14.272    
    ILOGIC_X1Y202        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.157    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  8.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.348ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        3.037ns  (logic 1.111ns (36.581%)  route 1.926ns (63.419%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 6.773 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.926    31.967    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq/IBUFDISABLE
    E30                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    32.696 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    32.696    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/p_31_out
    IDELAY_X1Y212        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    32.960 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    32.960    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y212        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.609    17.038    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.064 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.209    19.273    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I1
    ILOGIC_X1Y212                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.357    
                         clock uncertainty            0.194    19.552    
    ILOGIC_X1Y212        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.613    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.613    
                         arrival time                          32.960    
  -------------------------------------------------------------------
                         slack                                 13.348    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.250ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 2.378ns (41.648%)  route 3.332ns (58.352%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 2.596 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         3.332     2.778    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq/IBUFDISABLE
    B31                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     4.231 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     4.231    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/p_43_out
    IDELAY_X1Y213        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     4.897 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     4.897    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[0].iserdes_dq_.idelaye2
    ILOGIC_X1Y213        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.074    12.553    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.793 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.303    15.096    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/I30
    ILOGIC_X1Y213                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.456    
                         clock uncertainty           -0.194    14.262    
    ILOGIC_X1Y213        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.147    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.147    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  9.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.801ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        2.484ns  (logic 1.111ns (44.727%)  route 1.373ns (55.273%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 6.766 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.373    31.414    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq/IBUFDISABLE
    D27                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    32.143 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    32.143    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/p_59_out
    IDELAY_X1Y224        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    32.407 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    32.407    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y224        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.608    17.037    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.063 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.203    19.266    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/I1
    ILOGIC_X1Y224                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.350    
                         clock uncertainty            0.194    19.545    
    ILOGIC_X1Y224        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.606    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.606    
                         arrival time                          32.407    
  -------------------------------------------------------------------
                         slack                                 12.801    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.308ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 2.378ns (51.280%)  route 2.259ns (48.720%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 2.582 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.259     1.705    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq/IBUFDISABLE
    C25                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     3.158 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.158    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/p_83_out
    IDELAY_X1Y226        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     3.824 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.824    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[1].iserdes_dq_.idelaye2
    ILOGIC_X1Y226        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.064    12.543    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.783 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.299    15.082    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/I34
    ILOGIC_X1Y226                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.442    
                         clock uncertainty           -0.194    14.248    
    ILOGIC_X1Y226        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.133    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                 10.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.417ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        2.089ns  (logic 1.111ns (53.185%)  route 0.978ns (46.815%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 6.755 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         0.978    31.019    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq/IBUFDISABLE
    E23                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    31.748 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    31.748    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/p_79_out
    IDELAY_X1Y236        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    32.012 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    32.012    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y236        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.598    17.027    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y18  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.053 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.202    19.255    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/I1
    ILOGIC_X1Y236                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.339    
                         clock uncertainty            0.194    19.534    
    ILOGIC_X1Y236        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.595    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.595    
                         arrival time                          32.012    
  -------------------------------------------------------------------
                         slack                                 12.417    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 2.378ns (60.494%)  route 1.553ns (39.506%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 2.587 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.455    -0.813    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.259    -0.554 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.553     0.999    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq/IBUFDISABLE
    C24                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     2.452 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.452    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_99_out
    IDELAY_X1Y238        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     3.118 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.118    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[1].iserdes_dq_.idelaye2
    ILOGIC_X1Y238        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.594    13.594 f  
    E19                  IBUFDS                       0.000    13.594 f  sys_clk/O
                         net (fo=1, routed)           0.986    14.580    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020     8.560 f  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     9.912    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.995 f  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    11.406    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.479 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.056    12.535    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    14.775 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.312    15.087    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I44
    ILOGIC_X1Y238                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.640    14.447    
                         clock uncertainty           -0.194    14.253    
    ILOGIC_X1Y238        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    14.138    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                 11.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.962ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.656ns  (u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@17.344ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        1.634ns  (logic 1.111ns (68.007%)  route 0.523ns (31.993%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 6.755 - 4.844 ) 
    Source Clock Delay      (SCD):    -0.077ns = ( 4.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.138ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    E19                  IBUFDS                       0.000    30.000 r  sys_clk/O
                         net (fo=1, routed)           0.503    30.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    27.769 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    28.413    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    28.439 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    29.119    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    29.169 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    29.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    29.583 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    29.938    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    28.473 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    29.240    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    29.266 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.657    29.923    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/I1
    SLICE_X160Y259                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y259       FDRE (Prop_fdre_C_Q)         0.118    30.041 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         0.523    30.564    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq/IBUFDISABLE
    A25                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    31.293 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    31.293    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_103_out
    IDELAY_X1Y247        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    31.557 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    31.557    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y247        ISERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     17.344    17.344 r  
    E19                  IBUFDS                       0.000    17.344 r  sys_clk/O
                         net (fo=1, routed)           0.553    17.897    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    14.737 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    15.430    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    15.460 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    16.376    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    16.429 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.591    17.020    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    19.046 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.209    19.255    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I1
    ILOGIC_X1Y247                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.084    19.339    
                         clock uncertainty            0.194    19.534    
    ILOGIC_X1Y247        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    19.595    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.595    
                         arrival time                          31.557    
  -------------------------------------------------------------------
                         slack                                 11.962    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@2.500ns - sync_pulse rise@1.094ns)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 1.459 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.755ns = ( -1.661 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    E19                  IBUFDS                       0.000     1.094 r  sys_clk/O
                         net (fo=1, routed)           1.081     2.175    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.898 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -3.437    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.344 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -1.738    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -1.661 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=22, routed)          1.204    -0.457    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y4     PHY_CONTROL                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           0.986     3.486    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -2.534 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352    -1.182    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.099 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     0.312    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     0.385 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.074     1.459    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y4                                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.640     0.819    
                         clock uncertainty           -0.203     0.616    
    PHY_CONTROL_X1Y4     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     0.448    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        1.074ns  (logic 0.000ns (0.000%)  route 1.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    -2.115ns = ( -1.021 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    E19                  IBUFDS                       0.000     1.094 r  sys_clk/O
                         net (fo=1, routed)           0.986     2.080    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -3.940 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352    -2.588    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -2.505 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411    -1.094    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073    -1.021 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=22, routed)          1.074     0.053    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y4     PHY_CONTROL                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.204    -1.551    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y4                                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.640    -0.911    
                         clock uncertainty            0.203    -0.708    
    PHY_CONTROL_X1Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.151    -0.557    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 7.581 - 5.000 ) 
    Source Clock Delay      (SCD):    2.013ns = ( 4.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     0.943    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.814 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.814    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y24       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     3.955    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.448 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.581 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.581    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y24                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.434     7.146    
                         clock uncertainty           -0.056     7.090    
    OUT_FIFO_X1Y24       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527    -0.304    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.903 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.040 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.182    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y307        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596    -0.319    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.951 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y24 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.039 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.199     3.238    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y307                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.049     3.190    
    OLOGIC_X1Y307        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.109    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 7.572 - 5.000 ) 
    Source Clock Delay      (SCD):    2.003ns = ( 4.503 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     0.933    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.503 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.804 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.804    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y25       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     3.946    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.439 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.572 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.572    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y25                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.435     7.136    
                         clock uncertainty           -0.056     7.080    
    OUT_FIFO_X1Y25       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.550    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                          6.550    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518    -0.313    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.894 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.031 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.173    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y319        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586    -0.329    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.941 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y25 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.029 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.195     3.224    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y319                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.048     3.177    
    OLOGIC_X1Y319        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.096    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_10
  To Clock:  oserdes_clkdiv_10

Setup :            0  Failing Endpoints,  Worst Slack        1.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_10  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_10  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_10 rise@5.000ns - oserdes_clk_10 rise@2.500ns)
  Data Path Delay:        1.053ns  (logic 0.240ns (22.790%)  route 0.813ns (77.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 7.878 - 5.000 ) 
    Source Clock Delay      (SCD):    2.003ns = ( 4.503 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_10 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     0.933    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.503 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     4.743 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.813     5.556    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y243        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_10 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     3.945    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.438 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.571 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.307     7.878    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y243                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.434     7.443    
                         clock uncertainty           -0.056     7.387    
    OLOGIC_X1Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.296     7.091    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.091    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  1.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_10  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_10  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_10 rise@0.000ns - oserdes_clk_10 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_10 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521    -0.310    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.897 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.069 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.069    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y19       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_10 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589    -0.326    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.944 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.032 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.032    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y19                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.048     2.985    
    OUT_FIFO_X1Y19       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     2.975    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 7.581 - 5.000 ) 
    Source Clock Delay      (SCD):    2.013ns = ( 4.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     0.943    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.814 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.814    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     3.955    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.448 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.581 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.581    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.434     7.146    
                         clock uncertainty           -0.056     7.090    
    OUT_FIFO_X1Y26       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527    -0.304    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.903 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.040 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.182    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y331        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596    -0.319    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.951 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.039 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.197     3.236    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y331                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.049     3.188    
    OLOGIC_X1Y331        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.107    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.466ns (12.833%)  route 3.165ns (87.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    2.003ns = ( 4.503 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188    -1.567    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     2.003 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.469 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          3.165     5.635    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y348        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     3.946    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.439 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.572 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.309     7.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y348                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     7.445    
                         clock uncertainty           -0.056     7.389    
    OLOGIC_X1Y348        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     6.936    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518    -0.313    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.894 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.066 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.066    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586    -0.329    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.941 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.029 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.029    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.048     2.982    
    OUT_FIFO_X1Y27       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     2.972    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 7.362 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 4.267 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.952     0.697    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.267 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.568 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.568    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y21       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.851     3.736    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.362 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     7.362    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y21                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.461     6.900    
                         clock uncertainty           -0.056     6.844    
    OUT_FIFO_X1Y21       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.314    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.395    -0.436    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.771 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     2.943 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     2.943    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y21       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.446    -0.469    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.801 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y21 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     2.889 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     2.889    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y21                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.031     2.859    
    OUT_FIFO_X1Y21       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     2.849    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_5
  To Clock:  oserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_5 rise@5.000ns - oserdes_clk_5 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.371 - 5.000 ) 
    Source Clock Delay      (SCD):    1.777ns = ( 4.277 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.962     0.707    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.277 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.578 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.578    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.860     3.745    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.238 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.371 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     7.371    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.460     6.910    
                         clock uncertainty           -0.056     6.854    
    OUT_FIFO_X1Y22       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.324    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.404    -0.427    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.780 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     2.952 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     2.952    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.456    -0.459    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.811 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     2.899 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=7, routed)           0.000     2.899    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.032     2.868    
    OUT_FIFO_X1Y22       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     2.858    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_6
  To Clock:  oserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_6 rise@5.000ns - oserdes_clk_6 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 7.362 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 4.267 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.952     0.697    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.267 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.568 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.568    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y23       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.851     3.736    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.229 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.362 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.362    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y23                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.461     6.900    
                         clock uncertainty           -0.056     6.844    
    OUT_FIFO_X1Y23       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.314    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.395    -0.436    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.771 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     2.943 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     2.943    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y23       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.446    -0.469    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.801 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y23 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     2.889 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.889    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y23                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.031     2.859    
    OUT_FIFO_X1Y23       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     2.849    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_7
  To Clock:  oserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_7 rise@5.000ns - oserdes_clk_7 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 7.580 - 5.000 ) 
    Source Clock Delay      (SCD):    2.013ns = ( 4.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     0.943    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.814 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.814    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y16       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     3.954    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.447 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.580 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.580    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y16                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.433     7.146    
                         clock uncertainty           -0.056     7.090    
    OUT_FIFO_X1Y16       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530    -0.301    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.906 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.043 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.185    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y207        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599    -0.316    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.954 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.042 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.199     3.241    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y207                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.049     3.193    
    OLOGIC_X1Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.112    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_8
  To Clock:  oserdes_clkdiv_8

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_8  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_8  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_8 rise@5.000ns - oserdes_clk_8 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.003ns = ( 4.503 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_8 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     0.933    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.503 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.804 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.804    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y17       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_8 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     3.945    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.438 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.571 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.571    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y17                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.434     7.136    
                         clock uncertainty           -0.056     7.080    
    OUT_FIFO_X1Y17       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.550    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                          6.550    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_8  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_8  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_8 rise@0.000ns - oserdes_clk_8 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_8 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521    -0.310    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.897 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.034 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.176    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y219        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_8 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589    -0.326    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.944 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.032 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.195     3.227    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y219                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.048     3.180    
    OLOGIC_X1Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.099    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_9
  To Clock:  oserdes_clkdiv_9

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_9  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_9  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_9 rise@5.000ns - oserdes_clk_9 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 7.580 - 5.000 ) 
    Source Clock Delay      (SCD):    2.013ns = ( 4.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_9 rise edge)
                                                      2.500     2.500 r  
    E19                  IBUFDS                       0.000     2.500 r  sys_clk/O
                         net (fo=1, routed)           1.081     3.581    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -3.492 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -2.031    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -1.938 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -0.332    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.255 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     0.943    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     4.513 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.814 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.814    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y18       OUT_FIFO                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_9 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     3.954    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493     7.447 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.580 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.580    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y18                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.433     7.146    
                         clock uncertainty           -0.056     7.090    
    OUT_FIFO_X1Y18       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     6.560    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_9  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_9  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_9 rise@0.000ns - oserdes_clk_9 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_9 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530    -0.301    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     2.906 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.043 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.185    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y231        OSERDESE2                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_9 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599    -0.316    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     2.954 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.042 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.197     3.239    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y231                                                     r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.049     3.191    
    OLOGIC_X1Y231        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.110    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        8.417ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 scemi_clk_port_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            connectDDR3_uRst_dclk/reset_hold_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_pll_i)
  Path Group:             clk_pll_i
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.371ns  (logic 0.309ns (2.718%)  route 11.062ns (97.282%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y129                                    0.000     0.000 r  scemi_clk_port_rstgen_rstgen/rst_reg/C
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_rstgen_rstgen/rst_reg/Q
                         net (fo=3, routed)           0.482     0.705    scemi_rstgen_inv_rstgen/rstSync/scemi_clk_port_rstgen_rstgen$OUT_RST
    SLICE_X150Y138       LUT2 (Prop_lut2_I1_O)        0.043     0.748 r  scemi_rstgen_inv_rstgen/rstSync/scemi_dut_dut_prb_control_control_in_requestF_rv_i_1/O
                         net (fo=12, routed)          1.342     2.090    scemi_rstgen_inv_rstgen/rstSync/scemi_rstgen_final_reset$RST_OUT
    SLICE_X148Y147       LUT1 (Prop_lut1_I0_O)        0.043     2.133 f  scemi_rstgen_inv_rstgen/rstSync/dDeqToggle_i_2/O
                         net (fo=1357, routed)        9.237    11.371    connectDDR3_uRst_dclk/I1
    SLICE_X133Y258       FDCE                                         f  connectDDR3_uRst_dclk/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X133Y258       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    connectDDR3_uRst_dclk/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  8.417    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        7.884ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            connectDDR3_uRst_dclk/reset_hold_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_pll_i)
  Path Group:             clk_pll_i
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.904ns  (logic 0.345ns (2.898%)  route 11.559ns (97.102%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X152Y138       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=2, routed)           0.979     1.238    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X150Y138       LUT2 (Prop_lut2_I0_O)        0.043     1.281 r  scemi_rstgen_inv_rstgen/rstSync/scemi_dut_dut_prb_control_control_in_requestF_rv_i_1/O
                         net (fo=12, routed)          1.342     2.624    scemi_rstgen_inv_rstgen/rstSync/scemi_rstgen_final_reset$RST_OUT
    SLICE_X148Y147       LUT1 (Prop_lut1_I0_O)        0.043     2.667 f  scemi_rstgen_inv_rstgen/rstSync/dDeqToggle_i_2/O
                         net (fo=1357, routed)        9.237    11.904    connectDDR3_uRst_dclk/I1
    SLICE_X133Y258       FDCE                                         f  connectDDR3_uRst_dclk/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X133Y258       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    connectDDR3_uRst_dclk/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  7.884    





---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_pll$CLKOUT1
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.852ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.852ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen_pll$CLKOUT1)
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.138ns  (logic 0.223ns (10.428%)  route 1.915ns (89.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y140                                    0.000     0.000 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
    SLICE_X101Y140       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.915     2.138    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/temperature[7]
    SLICE_X123Y188       FDRE                                         r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X123Y188       FDRE (Setup_fdre_C_D)       -0.010    19.990    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                 17.852    





---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 scemi_fifoRxData_block0_status_reg/C
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Destination:            scemi_inFifo/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.425ns  (logic 0.395ns (11.533%)  route 3.030ns (88.467%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y135                                    0.000     0.000 r  scemi_fifoRxData_block0_status_reg/C
    SLICE_X193Y135       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  scemi_fifoRxData_block0_status_reg/Q
                         net (fo=8, routed)           0.398     0.621    scemi_inFifo/scemi_fifoRxData_block0_status
    SLICE_X192Y135       LUT3 (Prop_lut3_I2_O)        0.043     0.664 r  scemi_inFifo/scemi_fifoRxData_read_block_i_2/O
                         net (fo=4, routed)           0.378     1.042    scemi_inFifo/O2
    SLICE_X192Y135       LUT5 (Prop_lut5_I4_O)        0.043     1.085 r  scemi_inFifo/scemi_rOddBeat_i_3/O
                         net (fo=83, routed)          0.392     1.478    scemi_inFifo/O1
    SLICE_X190Y136       LUT5 (Prop_lut5_I0_O)        0.043     1.521 r  scemi_inFifo/data0_reg[80]_i_2/O
                         net (fo=73, routed)          1.861     3.382    scemi_inFifo/n_0_data0_reg[80]_i_2
    SLICE_X169Y135       LUT6 (Prop_lut6_I0_O)        0.043     3.425 r  scemi_inFifo/data0_reg[38]_i_1__5/O
                         net (fo=1, routed)           0.000     3.425    scemi_inFifo/n_0_data0_reg[38]_i_1__5
    SLICE_X169Y135       FDRE                                         r  scemi_inFifo/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X169Y135       FDRE (Setup_fdre_C_D)        0.034     8.034    scemi_inFifo/data0_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  4.609    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       10.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.049ns  (required time - arrival time)
  Source:                 scemi_clk_port_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_reqFifo/syncFIFO1Data_reg[346]/CLR
                            (recovery check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 0.402ns (3.757%)  route 10.299ns (96.243%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 25.364 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.434     3.665    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.987     0.678 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.460     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.464     3.695    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.223     3.918 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       0.724     4.642    scemi_clk_port_rstgen_inv_rstgen/rstSync/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X151Y140                                                    r  scemi_clk_port_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y140       FDCE (Prop_fdce_C_Q)         0.223     4.865 r  scemi_clk_port_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.350     5.215    scemi_clk_port_rstgen_inv_rstgen/rstSync/OUT_RST
    SLICE_X151Y140       LUT2 (Prop_lut2_I0_O)        0.043     5.258 r  scemi_clk_port_rstgen_inv_rstgen/rstSync/scemi_clk_port_cReset_i_1/O
                         net (fo=1, routed)           2.541     7.799    scemi_clk_port_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     7.892 r  scemi_clk_port_cReset/O
                         net (fo=4, routed)           1.728     9.619    scemi_reqFifo/scemi_clk_port_cReset$O
    SLICE_X141Y148       LUT1 (Prop_lut1_I0_O)        0.043     9.662 f  scemi_reqFifo/dGDeqPtr[2]_i_1/O
                         net (fo=592, routed)         5.681    15.343    scemi_reqFifo/O1
    SLICE_X173Y220       FDCE                                         f  scemi_reqFifo/syncFIFO1Data_reg[346]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.279    23.375    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.713    20.662 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.351    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.331    23.427    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.178    23.605 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       1.759    25.364    scemi_reqFifo/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X173Y220                                                    r  scemi_reqFifo/syncFIFO1Data_reg[346]/C
                         clock pessimism              0.313    25.677    
                         clock uncertainty           -0.072    25.605    
    SLICE_X173Y220       FDCE (Recov_fdce_C_CLR)     -0.212    25.393    scemi_reqFifo/syncFIFO1Data_reg[346]
  -------------------------------------------------------------------
                         required time                         25.393    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                 10.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_myrst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.146ns (18.251%)  route 0.654ns (81.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.610     1.582    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.208     0.374 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.572     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.635     1.607    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.100     1.707 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       0.606     2.313    scemi_dut_dut_dutIfc_myrst/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X146Y146                                                    r  scemi_dut_dut_dutIfc_myrst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y146       FDCE (Prop_fdce_C_Q)         0.118     2.431 r  scemi_dut_dut_dutIfc_myrst/rst_reg/Q
                         net (fo=4, routed)           0.412     2.844    scemi_dut_dut_dutIfc_myrst/rstSync/O1
    SLICE_X157Y148       LUT1 (Prop_lut1_I0_O)        0.028     2.872 f  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold[6]_i_1/O
                         net (fo=7, routed)           0.242     3.113    scemi_dut_dut_dutIfc_myrst/rstSync/n_0_reset_hold[6]_i_1
    SLICE_X158Y150       FDCE                                         f  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.820     1.862    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.484     0.378 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.634     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.854     1.896    scemi_clk_port_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y129       FDCE (Prop_fdce_C_Q)         0.124     2.020 r  scemi_clk_port_clkgen/current_clk_reg/Q
                         net (fo=26241, routed)       0.683     2.703    scemi_dut_dut_dutIfc_myrst/rstSync/scemi_clk_port_clkgen$CLK_OUT
    SLICE_X158Y150                                                    r  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]/C
                         clock pessimism             -0.313     2.390    
    SLICE_X158Y150       FDCE (Remov_fdce_C_CLR)     -0.050     2.340    scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.773    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_gen_pll$CLKOUT0
  To Clock:  clk_gen_pll$CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        2.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 rst_n/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gen_pll$CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3ref_rst_n/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_gen_pll$CLKOUT1 rise@5.000ns - clk_gen_pll$CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.266ns (17.454%)  route 1.258ns (82.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 2.756 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.910ns
    Clock Pessimism Removal (CPR):    -0.958ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout0buffer/O
                         net (fo=1, routed)           1.528    -2.910    rst_n/CLK
    SLICE_X177Y260                                                    r  rst_n/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y260       FDCE (Prop_fdce_C_Q)         0.223    -2.687 r  rst_n/reset_hold_reg[0]/Q
                         net (fo=1, routed)           0.524    -2.163    ddr3ref_rst_n/I1
    SLICE_X177Y260       LUT1 (Prop_lut1_I0_O)        0.043    -2.120 f  ddr3ref_rst_n/reset_hold[0]_i_1/O
                         net (fo=1, routed)           0.734    -1.386    ddr3ref_rst_n/n_0_reset_hold[0]_i_1
    SLICE_X175Y262       FDCE                                         f  ddr3ref_rst_n/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.355     2.756    ddr3ref_rst_n/CLK
    SLICE_X175Y262                                                    r  ddr3ref_rst_n/reset_hold_reg[0]/C
                         clock pessimism             -0.958     1.798    
                         clock uncertainty           -0.186     1.612    
    SLICE_X175Y262       FDCE (Recov_fdce_C_CLR)     -0.212     1.400    ddr3ref_rst_n/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  2.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 rst_n/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gen_pll$CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3ref_rst_n/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen_pll$CLKOUT1 rise@0.000ns - clk_gen_pll$CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.128ns (16.020%)  route 0.671ns (83.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout0buffer/O
                         net (fo=1, routed)           0.702    -0.859    rst_n/CLK
    SLICE_X177Y260                                                    r  rst_n/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y260       FDCE (Prop_fdce_C_Q)         0.100    -0.759 r  rst_n/reset_hold_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.496    ddr3ref_rst_n/I1
    SLICE_X177Y260       LUT1 (Prop_lut1_I0_O)        0.028    -0.468 f  ddr3ref_rst_n/reset_hold[0]_i_1/O
                         net (fo=1, routed)           0.408    -0.060    ddr3ref_rst_n/n_0_reset_hold[0]_i_1
    SLICE_X175Y262       FDCE                                         f  ddr3ref_rst_n/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.927    -0.957    ddr3ref_rst_n/CLK
    SLICE_X175Y262                                                    r  ddr3ref_rst_n/reset_hold_reg[0]/C
                         clock pessimism              0.376    -0.581    
                         clock uncertainty            0.186    -0.395    
    SLICE_X175Y262       FDCE (Remov_fdce_C_CLR)     -0.069    -0.464    ddr3ref_rst_n/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_gen_pll$CLKOUT1
  To Clock:  clk_gen_pll$CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        3.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 ddr3ref_rst_n/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[13]/PRE
                            (recovery check against rising-edge clock clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_gen_pll$CLKOUT1 rise@5.000ns - clk_gen_pll$CLKOUT1 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.266ns (16.500%)  route 1.346ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.527    -2.911    ddr3ref_rst_n/CLK
    SLICE_X175Y262                                                    r  ddr3ref_rst_n/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y262       FDCE (Prop_fdce_C_Q)         0.223    -2.688 r  ddr3ref_rst_n/reset_hold_reg[0]/Q
                         net (fo=2, routed)           0.461    -2.227    ddr3ref_rst_n/Q
    SLICE_X174Y264       LUT1 (Prop_lut1_I0_O)        0.043    -2.184 f  ddr3ref_rst_n/plle2_i_i_1/O
                         net (fo=16, routed)          0.886    -1.299    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X172Y268       FDPE                                         f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.336     2.737    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/I1
    SLICE_X172Y268                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[13]/C
                         clock pessimism             -0.716     2.021    
                         clock uncertainty           -0.060     1.961    
    SLICE_X172Y268       FDPE (Recov_fdpe_C_PRE)     -0.187     1.774    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[13]
  -------------------------------------------------------------------
                         required time                          1.774    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  3.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 ddr3ref_rst_n/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen_pll$CLKOUT1 rise@0.000ns - clk_gen_pll$CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.128ns (24.964%)  route 0.385ns (75.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.701    -0.860    ddr3ref_rst_n/CLK
    SLICE_X175Y262                                                    r  ddr3ref_rst_n/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y262       FDCE (Prop_fdce_C_Q)         0.100    -0.760 r  ddr3ref_rst_n/reset_hold_reg[0]/Q
                         net (fo=2, routed)           0.238    -0.522    ddr3ref_rst_n/Q
    SLICE_X174Y264       LUT1 (Prop_lut1_I0_O)        0.028    -0.494 f  ddr3ref_rst_n/plle2_i_i_1/O
                         net (fo=16, routed)          0.147    -0.347    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X177Y264       FDPE                                         f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.926    -0.958    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/I1
    SLICE_X177Y264                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0]/C
                         clock pessimism              0.110    -0.848    
    SLICE_X177Y264       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.920    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.573    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_gen_pll$CLKOUT1
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 ddr3ref_rst_n/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pll_i rise@5.000ns - clk_gen_pll$CLKOUT1 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.266ns (5.346%)  route 4.709ns (94.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.441ns = ( 4.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.911ns
    Clock Pessimism Removal (CPR):    -0.839ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.527    -2.911    ddr3ref_rst_n/CLK
    SLICE_X175Y262                                                    r  ddr3ref_rst_n/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y262       FDCE (Prop_fdce_C_Q)         0.223    -2.688 r  ddr3ref_rst_n/reset_hold_reg[0]/Q
                         net (fo=2, routed)           1.657    -1.031    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/I55
    SLICE_X173Y264       LUT6 (Prop_lut6_I3_O)        0.043    -0.988 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rstdiv0_sync_r[11]_i_1/O
                         net (fo=33, routed)          3.052     2.064    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I2
    SLICE_X100Y264       FDPE                                         f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.051     3.936    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     4.002 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.729     4.731    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.032     1.699 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.564     3.263    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.346 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.213     4.559    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/O1
    SLICE_X100Y264                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                         clock pessimism             -0.839     3.720    
                         clock uncertainty           -0.186     3.534    
    SLICE_X100Y264       FDPE (Recov_fdpe_C_PRE)     -0.187     3.347    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6
  -------------------------------------------------------------------
                         required time                          3.347    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                  1.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 ddr3ref_rst_n/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gen_pll$CLKOUT1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_gen_pll$CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.128ns (6.150%)  route 1.953ns (93.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen_pll$CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.701    -0.860    ddr3ref_rst_n/CLK
    SLICE_X175Y262                                                    r  ddr3ref_rst_n/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y262       FDCE (Prop_fdce_C_Q)         0.100    -0.760 r  ddr3ref_rst_n/reset_hold_reg[0]/Q
                         net (fo=2, routed)           1.012     0.252    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/I55
    SLICE_X173Y264       LUT6 (Prop_lut6_I3_O)        0.028     0.280 f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rstdiv0_sync_r[11]_i_1/O
                         net (fo=33, routed)          0.941     1.221    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I2
    SLICE_X137Y261       FDPE                                         f  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.448    -0.467    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045    -0.422 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.517     0.095    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.769    -1.674 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.832    -0.842    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -0.812 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.869     0.057    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/O1
    SLICE_X137Y261                                                    r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
                         clock pessimism              0.323     0.380    
                         clock uncertainty            0.186     0.566    
    SLICE_X137Y261       FDPE (Remov_fdpe_C_PRE)     -0.072     0.494    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.728    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 connectDDR3_jointReset/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            connectDDR3_respFIFO/syncFIFO1Data_reg[450]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pll_i rise@5.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.302ns (7.208%)  route 3.888ns (92.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 4.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.992 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.461    -4.531    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.606    -2.832    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.755 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.163    -1.592    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103    -1.489 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.798    -0.691    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.365    -4.056 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.695    -2.361    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -2.268 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.383    -0.885    connectDDR3_jointReset/ddr3_ctrl$ui_clk
    SLICE_X132Y257                                                    r  connectDDR3_jointReset/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257       FDCE (Prop_fdce_C_Q)         0.259    -0.626 r  connectDDR3_jointReset/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.355    connectDDR3_jointReset/sRST
    SLICE_X132Y257       LUT1 (Prop_lut1_I0_O)        0.043    -0.312 f  connectDDR3_jointReset/dDeqToggle_i_2__0/O
                         net (fo=518, routed)         3.617     3.305    connectDDR3_respFIFO/I1
    SLICE_X140Y192       FDCE                                         f  connectDDR3_respFIFO/syncFIFO1Data_reg[450]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  sys_clk/O
                         net (fo=1, routed)           0.986     5.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020    -0.034 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           1.352     1.318    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.401 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          1.411     2.812    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     2.885 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.051     3.936    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     4.002 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.729     4.731    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.032     1.699 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.564     3.263    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.346 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       1.163     4.509    connectDDR3_respFIFO/ddr3_ctrl$ui_clk
    SLICE_X140Y192                                                    r  connectDDR3_respFIFO/syncFIFO1Data_reg[450]/C
                         clock pessimism             -0.614     3.895    
                         clock uncertainty           -0.052     3.843    
    SLICE_X140Y192       FDCE (Recov_fdce_C_CLR)     -0.187     3.656    connectDDR3_respFIFO/syncFIFO1Data_reg[450]
  -------------------------------------------------------------------
                         required time                          3.656    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 connectDDR3_jointReset/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            connectDDR3_respFIFO/syncFIFO1Data_reg[299]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.146ns (33.746%)  route 0.287ns (66.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.027ns
    Source Clock Delay      (SCD):    -0.120ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -2.231 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.644    -1.587    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.680    -0.881    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.831 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.391    -0.440    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023    -0.417 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.355    -0.062    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.465    -1.527 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.767    -0.760    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.734 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.614    -0.120    connectDDR3_jointReset/ddr3_ctrl$ui_clk
    SLICE_X132Y257                                                    r  connectDDR3_jointReset/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y257       FDCE (Prop_fdce_C_Q)         0.118    -0.002 r  connectDDR3_jointReset/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.133     0.131    connectDDR3_jointReset/sRST
    SLICE_X132Y257       LUT1 (Prop_lut1_I0_O)        0.028     0.159 f  connectDDR3_jointReset/dDeqToggle_i_2__0/O
                         net (fo=518, routed)         0.154     0.313    connectDDR3_respFIFO/I1
    SLICE_X133Y257       FDCE                                         f  connectDDR3_respFIFO/syncFIFO1Data_reg[299]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.607 r  clk_gen_pll/CLKOUT1
                         net (fo=1, routed)           0.693    -1.914    clk_gen_pll$CLKOUT1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_gen_clkout1buffer/O
                         net (fo=63, routed)          0.916    -0.968    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/I1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.915 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.448    -0.467    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045    -0.422 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.517     0.095    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.769    -1.674 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.832    -0.842    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -0.812 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10648, routed)       0.839     0.027    connectDDR3_respFIFO/ddr3_ctrl$ui_clk
    SLICE_X133Y257                                                    r  connectDDR3_respFIFO/syncFIFO1Data_reg[299]/C
                         clock pessimism             -0.136    -0.109    
    SLICE_X133Y257       FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    connectDDR3_respFIFO/syncFIFO1Data_reg[299]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_rstgen_init_reg__0/CLR
                            (recovery check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (core_clock fall@5.000ns - core_clock rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.367ns (18.392%)  route 1.628ns (81.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 8.433 - 5.000 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.434     3.665    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.987     0.678 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.460     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.467     3.698    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X162Y129                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDCE (Prop_fdce_C_Q)         0.236     3.934 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=3, routed)           0.536     4.470    scemi_network_status/rstSync/Q[0]
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.131     4.601 f  scemi_network_status/rstSync/current_clk_i_2/O
                         net (fo=167, routed)         1.093     5.693    n_2_scemi_network_status
    SLICE_X151Y136       FDCE                                         f  scemi_rstgen_init_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     5.000 f  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013     7.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.279     8.375    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.713     5.662 f  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.351     7.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.337     8.433    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y136                                                    r  scemi_rstgen_init_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.223     8.656    
                         clock uncertainty           -0.072     8.584    
    SLICE_X151Y136       FDCE (Recov_fdce_C_CLR)     -0.301     8.283    scemi_rstgen_init_reg__0
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  2.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_uclkgen/CLK_VAL_OUT_reg/CLR
                            (removal check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.174ns (25.885%)  route 0.498ns (74.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.610     1.582    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.208     0.374 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.572     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.638     1.610    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X162Y129                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDCE (Prop_fdce_C_Q)         0.107     1.717 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=3, routed)           0.282     1.999    scemi_network_status/rstSync/Q[0]
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.067     2.066 f  scemi_network_status/rstSync/current_clk_i_2/O
                         net (fo=167, routed)         0.216     2.282    scemi_uclkgen/I1
    SLICE_X161Y130       FDCE                                         f  scemi_uclkgen/CLK_VAL_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.820     1.862    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.484     0.378 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.634     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.858     1.900    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130                                                    r  scemi_uclkgen/CLK_VAL_OUT_reg/C
                         clock pessimism             -0.258     1.642    
    SLICE_X161Y130       FDCE (Remov_fdce_C_CLR)     -0.110     1.532    scemi_uclkgen/CLK_VAL_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_dut_dut_prb_control_control_in_ending_reset/dSyncReg1_reg/CLR
                            (recovery check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.266ns (5.485%)  route 4.584ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 11.432 - 8.000 ) 
    Source Clock Delay      (SCD):    3.832ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.601     3.832    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X191Y122                                                    r  scemi_epReset125/reset_hold_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y122       FDCE (Prop_fdce_C_Q)         0.223     4.055 r  scemi_epReset125/reset_hold_reg[3]_rep/Q
                         net (fo=139, routed)         0.498     4.553    scemi_epReset125/O2
    SLICE_X189Y127       LUT1 (Prop_lut1_I0_O)        0.043     4.596 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1826, routed)        4.086     8.682    scemi_dut_dut_prb_control_control_in_ending_reset/I1
    SLICE_X164Y132       FDCE                                         f  scemi_dut_dut_prb_control_control_in_ending_reset/dSyncReg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.336    11.432    scemi_dut_dut_prb_control_control_in_ending_reset/scemi_clkgen_clkout0buffer$O
    SLICE_X164Y132                                                    r  scemi_dut_dut_prb_control_control_in_ending_reset/dSyncReg1_reg/C
                         clock pessimism              0.223    11.655    
                         clock uncertainty           -0.063    11.592    
    SLICE_X164Y132       FDCE (Recov_fdce_C_CLR)     -0.154    11.438    scemi_dut_dut_prb_control_control_in_ending_reset/dSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  2.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
                            (removal check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.130ns (20.933%)  route 0.491ns (79.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.719     1.691    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X191Y122                                                    r  scemi_epReset125/reset_hold_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y122       FDCE (Prop_fdce_C_Q)         0.100     1.791 r  scemi_epReset125/reset_hold_reg[3]_rep/Q
                         net (fo=139, routed)         0.278     2.069    scemi_epReset125/O2
    SLICE_X189Y127       LUT2 (Prop_lut2_I0_O)        0.030     2.099 f  scemi_epReset125/scemi_fifoRxData_dInReset_pre_isInReset_i_1/O
                         net (fo=1, routed)           0.213     2.312    n_2_scemi_epReset125
    SLICE_X189Y127       FDPE                                         f  scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.939     1.981    scemi_clkgen_clkout0buffer$O
    SLICE_X189Y127                                                    r  scemi_fifoRxData_dInReset_pre_isInReset_reg/C
                         clock pessimism             -0.258     1.723    
    SLICE_X189Y127       FDPE (Remov_fdpe_C_PRE)     -0.113     1.610    scemi_fifoRxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack        8.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.510ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_respFifo/syncFIFO1Data_reg[204]/CLR
                            (recovery check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        12.512ns  (logic 0.345ns (2.757%)  route 12.167ns (97.243%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 25.589 - 20.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.434     3.665    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.987     0.678 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.460     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.468     3.699    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.223     3.922 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        0.674     4.596    scemi_rstgen_inv_rstgen/rstSync/scemi_uclkgen$CLK_OUT
    SLICE_X152Y138                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138       FDCE (Prop_fdce_C_Q)         0.259     4.855 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=2, routed)           0.979     5.834    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X150Y138       LUT2 (Prop_lut2_I0_O)        0.043     5.877 r  scemi_rstgen_inv_rstgen/rstSync/scemi_dut_dut_prb_control_control_in_requestF_rv_i_1/O
                         net (fo=12, routed)          1.342     7.219    scemi_rstgen_inv_rstgen/rstSync/scemi_rstgen_final_reset$RST_OUT
    SLICE_X148Y147       LUT1 (Prop_lut1_I0_O)        0.043     7.262 f  scemi_rstgen_inv_rstgen/rstSync/dDeqToggle_i_2/O
                         net (fo=1357, routed)        9.846    17.108    scemi_respFifo/I1
    SLICE_X121Y221       FDCE                                         f  scemi_respFifo/syncFIFO1Data_reg[204]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        1.279    23.375    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.713    20.662 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.351    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.334    23.430    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.178    23.608 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        1.981    25.589    scemi_respFifo/scemi_uclkgen$CLK_OUT
    SLICE_X121Y221                                                    r  scemi_respFifo/syncFIFO1Data_reg[204]/C
                         clock pessimism              0.314    25.903    
                         clock uncertainty           -0.072    25.830    
    SLICE_X121Y221       FDCE (Recov_fdce_C_CLR)     -0.212    25.618    scemi_respFifo/syncFIFO1Data_reg[204]
  -------------------------------------------------------------------
                         required time                         25.618    
                         arrival time                         -17.108    
  -------------------------------------------------------------------
                         slack                                  8.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_softrst_resp_outport_next/sToggleReg_reg/CLR
                            (removal check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.146ns (24.021%)  route 0.462ns (75.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.610     1.582    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.208     0.374 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.572     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.638     1.610    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.100     1.710 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        0.408     2.118    scemi_rstgen_inv_rstgen/rstSync/scemi_uclkgen$CLK_OUT
    SLICE_X152Y138                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y138       FDCE (Prop_fdce_C_Q)         0.118     2.236 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=2, routed)           0.232     2.467    scemi_clk_port_rstgen_rstgen/Q[0]
    SLICE_X150Y138       LUT2 (Prop_lut2_I1_O)        0.028     2.495 f  scemi_clk_port_rstgen_rstgen/sSyncReg2_i_1/O
                         net (fo=16, routed)          0.230     2.725    scemi_dut_softrst_resp_outport_next/I1
    SLICE_X150Y129       FDCE                                         f  scemi_dut_softrst_resp_outport_next/sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7367, routed)        0.820     1.862    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.484     0.378 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           0.634     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.858     1.900    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X161Y130       FDCE (Prop_fdce_C_Q)         0.124     2.024 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=2203, routed)        0.366     2.390    scemi_dut_softrst_resp_outport_next/scemi_uclkgen$CLK_OUT
    SLICE_X150Y129                                                    r  scemi_dut_softrst_resp_outport_next/sToggleReg_reg/C
                         clock pessimism             -0.314     2.076    
    SLICE_X150Y129       FDCE (Remov_fdce_C_CLR)     -0.050     2.026    scemi_dut_softrst_resp_outport_next/sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_epReset250/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.223ns (7.651%)  route 2.692ns (92.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.714ns = ( 10.714 - 4.000 ) 
    Source Clock Delay      (SCD):    7.344ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.658     7.344    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X207Y112                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y112       FDPE (Prop_fdpe_C_Q)         0.223     7.567 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=272, routed)         2.692    10.259    scemi_epReset250/scemi_pcie_ep$user_reset_out
    SLICE_X179Y129       FDCE                                         f  scemi_epReset250/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.459    10.714    scemi_epReset250/scemi_pcie_ep$user_clk_out
    SLICE_X179Y129                                                    r  scemi_epReset250/reset_hold_reg[0]/C
                         clock pessimism              0.519    11.233    
                         clock uncertainty           -0.065    11.168    
    SLICE_X179Y129       FDCE (Recov_fdce_C_CLR)     -0.212    10.956    scemi_epReset250/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  0.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.604%)  route 0.493ns (79.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.755     3.180    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X207Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y108       FDRE (Prop_fdre_C_Q)         0.100     3.280 f  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.118     3.398    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_pl_received_hot_rst_q_reg
    SLICE_X207Y108       LUT2 (Prop_lut2_I0_O)        0.028     3.426 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_i_1/O
                         net (fo=2, routed)           0.376     3.801    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_user_reset_out_i_1
    SLICE_X207Y112       FDPE                                         f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.976     3.790    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X207Y112                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/C
                         clock pessimism             -0.599     3.191    
    SLICE_X207Y112       FDPE (Remov_fdpe_C_PRE)     -0.072     3.119    scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.682    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i)
  Destination:            ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.795ns  (logic 0.223ns (4.651%)  route 4.572ns (95.349%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y265                                    0.000     0.000 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X117Y265       FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=181, routed)         4.572     4.795    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rstdiv0_sync_r1
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y6     PHY_CONTROL                  0.000     5.000    ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  0.205    





