============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 20:19:27 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../top_module.v(82)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 128849018880"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 6000069312512"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net dac/u_da_wave_send/clk is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net dac/u_da_wave_send/clk is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "ad1_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_da_wave_send/clk as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 66 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad1_clk_dup_3 to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 346 instances
RUN-0007 : 87 luts, 173 seqs, 30 mslices, 17 lslices, 29 pads, 1 brams, 0 dsps
RUN-1001 : There are total 451 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 309 nets have 2 pins
RUN-1001 : 117 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     127     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     46      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |   4   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 344 instances, 87 luts, 173 seqs, 47 slices, 9 macros(47 instances: 30 mslices 17 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1498, tnet num: 449, tinst num: 344, tnode num: 2108, tedge num: 2363.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.132922s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 94094.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 344.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 75830.3, overlap = 2.25
PHY-3002 : Step(2): len = 61697.1, overlap = 2.25
PHY-3002 : Step(3): len = 50582.3, overlap = 2.25
PHY-3002 : Step(4): len = 38621.5, overlap = 2.25
PHY-3002 : Step(5): len = 33676.4, overlap = 2.25
PHY-3002 : Step(6): len = 29292.9, overlap = 2.25
PHY-3002 : Step(7): len = 24577.1, overlap = 2.25
PHY-3002 : Step(8): len = 22937.5, overlap = 2.25
PHY-3002 : Step(9): len = 20184.2, overlap = 2.25
PHY-3002 : Step(10): len = 19808.1, overlap = 2.25
PHY-3002 : Step(11): len = 18326.7, overlap = 2.25
PHY-3002 : Step(12): len = 16312.5, overlap = 2.25
PHY-3002 : Step(13): len = 15069.5, overlap = 2.25
PHY-3002 : Step(14): len = 13189.7, overlap = 2.25
PHY-3002 : Step(15): len = 12221.4, overlap = 2.25
PHY-3002 : Step(16): len = 11312.8, overlap = 2.25
PHY-3002 : Step(17): len = 10589.4, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00075692
PHY-3002 : Step(18): len = 10601.2, overlap = 2.25
PHY-3002 : Step(19): len = 10581, overlap = 2.25
PHY-3002 : Step(20): len = 12321, overlap = 2.25
PHY-3002 : Step(21): len = 12322.8, overlap = 2.25
PHY-3002 : Step(22): len = 12131.1, overlap = 0
PHY-3002 : Step(23): len = 11613, overlap = 2.25
PHY-3002 : Step(24): len = 11555, overlap = 2.25
PHY-3002 : Step(25): len = 11543.2, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00151384
PHY-3002 : Step(26): len = 11586.8, overlap = 2.25
PHY-3002 : Step(27): len = 11582.8, overlap = 2.25
PHY-3002 : Step(28): len = 11575.2, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00302768
PHY-3002 : Step(29): len = 11556.3, overlap = 2.25
PHY-3002 : Step(30): len = 11552.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004747s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005805s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (269.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 11817.3, overlap = 0
PHY-3002 : Step(32): len = 11797.1, overlap = 0
PHY-3002 : Step(33): len = 11403.1, overlap = 0
PHY-3002 : Step(34): len = 11375.5, overlap = 0
PHY-3002 : Step(35): len = 10139.1, overlap = 0
PHY-3002 : Step(36): len = 10139.8, overlap = 0
PHY-3002 : Step(37): len = 9849.9, overlap = 0
PHY-3002 : Step(38): len = 9671.3, overlap = 0
PHY-3002 : Step(39): len = 9626.2, overlap = 0
PHY-3002 : Step(40): len = 9232.6, overlap = 0
PHY-3002 : Step(41): len = 9165.6, overlap = 0
PHY-3002 : Step(42): len = 8879.7, overlap = 0
PHY-3002 : Step(43): len = 8940.1, overlap = 0
PHY-3002 : Step(44): len = 8675.8, overlap = 0
PHY-3002 : Step(45): len = 8614.5, overlap = 0
PHY-3002 : Step(46): len = 8600.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000170592
PHY-3002 : Step(47): len = 8620.5, overlap = 11.625
PHY-3002 : Step(48): len = 8657.7, overlap = 11.5
PHY-3002 : Step(49): len = 8989.7, overlap = 4.78125
PHY-3002 : Step(50): len = 9050.5, overlap = 4.28125
PHY-3002 : Step(51): len = 8720.3, overlap = 4.84375
PHY-3002 : Step(52): len = 8653.2, overlap = 4.90625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000341184
PHY-3002 : Step(53): len = 8724.9, overlap = 4.59375
PHY-3002 : Step(54): len = 8724.9, overlap = 4.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000682368
PHY-3002 : Step(55): len = 8715.5, overlap = 5.09375
PHY-3002 : Step(56): len = 8738.7, overlap = 5.09375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1498, tnet num: 449, tinst num: 344, tnode num: 2108, tedge num: 2363.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 19.19 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/451.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 9704, over cnt = 18(0%), over = 44, worst = 6
PHY-1001 : End global iterations;  0.015586s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (200.5%)

PHY-1001 : Congestion index: top1 = 10.76, top5 = 4.04, top10 = 2.34, top15 = 1.56.
PHY-1001 : End incremental global routing;  0.055380s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (141.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.006781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.066227s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (118.0%)

OPT-1001 : Current memory(MB): used = 213, reserve = 185, peak = 213.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 242/451.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 9704, over cnt = 18(0%), over = 44, worst = 6
PHY-1002 : len = 10112, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 10240, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 11.11, top5 = 4.23, top10 = 2.49, top15 = 1.66.
OPT-1001 : End congestion update;  0.045157s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005890s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (265.3%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.051106s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (122.3%)

OPT-1001 : Current memory(MB): used = 214, reserve = 186, peak = 214.
OPT-1001 : End physical optimization;  0.249514s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (106.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 87 LUT to BLE ...
SYN-4008 : Packed 87 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 107 remaining SEQ's ...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 78 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 165/343 primitive instances ...
PHY-3001 : End packing;  0.007892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 178 instances
RUN-1001 : 70 mslices, 69 lslices, 29 pads, 1 brams, 0 dsps
RUN-1001 : There are total 405 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 282 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 176 instances, 139 slices, 9 macros(47 instances: 30 mslices 17 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 9178, Over = 11.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1209, tnet num: 403, tinst num: 176, tnode num: 1642, tedge num: 1998.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.140087s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.14245e-05
PHY-3002 : Step(57): len = 9094.4, overlap = 9.5
PHY-3002 : Step(58): len = 9188.5, overlap = 9.5
PHY-3002 : Step(59): len = 9304.9, overlap = 9
PHY-3002 : Step(60): len = 9221.4, overlap = 7.5
PHY-3002 : Step(61): len = 9222, overlap = 7.5
PHY-3002 : Step(62): len = 9214, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102849
PHY-3002 : Step(63): len = 9239.1, overlap = 6.75
PHY-3002 : Step(64): len = 9251.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000205698
PHY-3002 : Step(65): len = 9354.9, overlap = 5
PHY-3002 : Step(66): len = 9390.5, overlap = 4.75
PHY-3002 : Step(67): len = 9415.4, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039836s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (235.3%)

PHY-3001 : Trial Legalized: Len = 13335.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004685s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (333.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(68): len = 12216.9, overlap = 0.5
PHY-3002 : Step(69): len = 11111.3, overlap = 2
PHY-3002 : Step(70): len = 10581.4, overlap = 3.25
PHY-3002 : Step(71): len = 10149.3, overlap = 4.75
PHY-3002 : Step(72): len = 9823.1, overlap = 4.75
PHY-3002 : Step(73): len = 9724.4, overlap = 6
PHY-3002 : Step(74): len = 9666.5, overlap = 6.5
PHY-3002 : Step(75): len = 9640.7, overlap = 6.75
PHY-3002 : Step(76): len = 9575.7, overlap = 7
PHY-3002 : Step(77): len = 9637.5, overlap = 7.25
PHY-3002 : Step(78): len = 9514.6, overlap = 7.5
PHY-3002 : Step(79): len = 9497.3, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.87466e-05
PHY-3002 : Step(80): len = 9438.6, overlap = 7.5
PHY-3002 : Step(81): len = 9448, overlap = 7.25
PHY-3002 : Step(82): len = 9474.5, overlap = 7.5
PHY-3002 : Step(83): len = 9532.6, overlap = 7
PHY-3002 : Step(84): len = 9598.6, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137493
PHY-3002 : Step(85): len = 9541.4, overlap = 7
PHY-3002 : Step(86): len = 9541.4, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 11117, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002404s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 11123, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1209, tnet num: 403, tinst num: 176, tnode num: 1642, tedge num: 1998.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/405.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12120, over cnt = 29(0%), over = 41, worst = 4
PHY-1002 : len = 12344, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 12488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020503s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.2%)

PHY-1001 : Congestion index: top1 = 16.08, top5 = 6.06, top10 = 3.41, top15 = 2.28.
PHY-1001 : End incremental global routing;  0.056757s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.006077s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (257.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.066494s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.0%)

OPT-1001 : Current memory(MB): used = 217, reserve = 188, peak = 217.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 304/405.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.08, top5 = 6.06, top10 = 3.41, top15 = 2.28.
OPT-1001 : End congestion update;  0.037397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004701s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (332.3%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.042152s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.2%)

OPT-1001 : Current memory(MB): used = 217, reserve = 188, peak = 217.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003527s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 304/405.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.000973s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.08, top5 = 6.06, top10 = 3.41, top15 = 2.28.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 15.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.295122s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.6%)

RUN-1003 : finish command "place" in  2.307224s wall, 2.515625s user + 1.953125s system = 4.468750s CPU (193.7%)

RUN-1004 : used memory is 200 MB, reserved memory is 171 MB, peak memory is 217 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 178 instances
RUN-1001 : 70 mslices, 69 lslices, 29 pads, 1 brams, 0 dsps
RUN-1001 : There are total 405 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 282 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1209, tnet num: 403, tinst num: 176, tnode num: 1642, tedge num: 1998.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 70 mslices, 69 lslices, 29 pads, 1 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11928, over cnt = 32(0%), over = 43, worst = 4
PHY-1002 : len = 12152, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 12280, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 12312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025464s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (184.1%)

PHY-1001 : Congestion index: top1 = 15.95, top5 = 6.06, top10 = 3.33, top15 = 2.22.
PHY-1001 : End global routing;  0.062864s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (149.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 247, reserve = 219, peak = 265.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_5 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 505, reserve = 482, peak = 505.
PHY-1001 : End build detailed router design. 3.173322s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 2% nets.
PHY-1022 : len = 13744, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.186951s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 537, reserve = 515, peak = 537.
PHY-1001 : End phase 1; 2.191713s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 41688, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 537, reserve = 515, peak = 537.
PHY-1001 : End initial routed; 0.830107s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/333(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.146367s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.1%)

PHY-1001 : Current memory(MB): used = 537, reserve = 515, peak = 537.
PHY-1001 : End phase 2; 0.976524s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 41688, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.004441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (351.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 41680, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.011873s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 41696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.011591s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/333(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.155658s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.033366s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.7%)

PHY-1001 : Current memory(MB): used = 548, reserve = 525, peak = 548.
PHY-1001 : End phase 3; 0.319039s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (102.8%)

PHY-1003 : Routed, final wirelength = 41696
PHY-1001 : Current memory(MB): used = 548, reserve = 525, peak = 548.
PHY-1001 : End export database. 0.004889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.852585s wall, 6.796875s user + 0.046875s system = 6.843750s CPU (99.9%)

RUN-1003 : finish command "route" in  7.100566s wall, 7.031250s user + 0.078125s system = 7.109375s CPU (100.1%)

RUN-1004 : used memory is 486 MB, reserved memory is 463 MB, peak memory is 548 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                      181   out of  19600    0.92%
#reg                      188   out of  19600    0.96%
#le                       259
  #lut only                71   out of    259   27.41%
  #reg only                78   out of    259   30.12%
  #lut&reg                110   out of    259   42.47%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     1
  #oreg                     0
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        ad0_clk_dup_1                   GCLK               lslice             ad0_clk_syn_9.f0                            35
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      32
#3        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    20
#4        csget/mcu_write_start_n         GCLK               lslice             csget/spi_cs_r1_reg_syn_5.f0                8
#5        dac/u_da_wave_send/clk          GCLK               pll                pll_clk/pll_inst.clkc1                      7
#6        ad1_clk_dup_3                   GCLK               lslice             f_div/reg0_syn_26.q0                        3
#7        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#8        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#9        fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#10       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#11       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      NONE    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      NONE    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |259    |134     |47      |189     |1       |0       |
|  ad_delay                |ad_delay_module                        |54     |27      |10      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1      |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |1      |1       |0       |1       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  fifo                    |fifo_module                            |158    |71      |26      |117     |0       |0       |
|    fifo_generator_0_u    |FIFO                                   |155    |70      |26      |114     |0       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |37     |22      |0       |37      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |39     |21      |0       |39      |0       |0       |
|  mux                     |mux2_module                            |19     |13      |6       |11      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       249   
    #2         2        62   
    #3         3        9    
    #4         4        28   
    #5        5-10      7    
    #6       11-50      5    
  Average     1.83           

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1209, tnet num: 403, tinst num: 176, tnode num: 1642, tedge num: 1998.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 11 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
		ad0_clk_syn_5
		ad1_clk_syn_6
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_da_wave_send/clk
		dac/u_rom_256x8b/clka
		f_div/clk
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: 485b5f4e7da866d0f6f85198596a0b9c60b74b283fea1c17992203b641646546 -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 176
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 405, pip num: 2765
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 652 valid insts, and 7814 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001100100000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_201927.log"
