// Seed: 2578755634
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout reg id_2;
  input wire id_1;
  final begin : LABEL_0
    id_2 = "";
  end
  always_latch @(posedge 1) begin : LABEL_1
    id_2 <= id_2;
  end
  wire [-1 : ~  (  -1 'b0 )] id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input supply0 id_1,
    input wor id_2,
    inout tri0 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  parameter id_7 = 1;
  assign id_3 = -1;
  assign id_3 = id_7;
  module_0 modCall_1 ();
  logic id_8;
  ;
endmodule
