Metric,Value
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,136
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.020646732300519943
power__switching__total,0.014255776070058346
power__leakage__total,4.362048144912478e-08
power__total,0.034902554005384445
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.585406
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-2.568644
timing__hold__ws__corner:nom_tt_025C_1v80,-1.851805
timing__setup__ws__corner:nom_tt_025C_1v80,-8.374557
timing__hold__tns__corner:nom_tt_025C_1v80,-7.741587
timing__setup__tns__corner:nom_tt_025C_1v80,-585.395691
timing__hold__wns__corner:nom_tt_025C_1v80,-1.851805
timing__setup__wns__corner:nom_tt_025C_1v80,-8.374557
timing__hold_vio__count__corner:nom_tt_025C_1v80,12
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,-1.851805
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,8
timing__setup_vio__count__corner:nom_tt_025C_1v80,298
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,-8.374557
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,271
design__max_slew_violation__count__corner:nom_ss_100C_1v60,146
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,136
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-4.676205
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-4.651348
timing__hold__ws__corner:nom_ss_100C_1v60,-3.024326
timing__setup__ws__corner:nom_ss_100C_1v60,-8.701215
timing__hold__tns__corner:nom_ss_100C_1v60,-13.193139
timing__setup__tns__corner:nom_ss_100C_1v60,-1144.832031
timing__hold__wns__corner:nom_ss_100C_1v60,-3.024326
timing__setup__wns__corner:nom_ss_100C_1v60,-8.701215
timing__hold_vio__count__corner:nom_ss_100C_1v60,13
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,-3.024326
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_vio__count__corner:nom_ss_100C_1v60,341
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-8.701215
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,295
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,136
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-1.694888
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-1.675782
timing__hold__ws__corner:nom_ff_n40C_1v95,-1.332682
timing__setup__ws__corner:nom_ff_n40C_1v95,-8.231133
timing__hold__tns__corner:nom_ff_n40C_1v95,-5.897438
timing__setup__tns__corner:nom_ff_n40C_1v95,-387.046631
timing__hold__wns__corner:nom_ff_n40C_1v95,-1.332682
timing__setup__wns__corner:nom_ff_n40C_1v95,-8.231133
timing__hold_vio__count__corner:nom_ff_n40C_1v95,20
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,-1.332682
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,15
timing__setup_vio__count__corner:nom_ff_n40C_1v95,288
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,-8.231133
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,265
design__max_slew_violation__count,176
design__max_fanout_violation__count,136
design__max_cap_violation__count,1
clock__skew__worst_hold,-1.657988
clock__skew__worst_setup,-4.763644
timing__hold__ws,-3.091805
timing__setup__ws,-8.740143
timing__hold__tns,-13.552175
timing__setup__tns,-1163.754395
timing__hold__wns,-3.091805
timing__setup__wns,-8.740143
timing__hold_vio__count,134
timing__hold_r2r__ws,-3.091805
timing__hold_r2r_vio__count,87
timing__setup_vio__count,2785
timing__setup_r2r__ws,-8.740143
timing__setup_r2r_vio__count,2494
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,108
design__die__area,90000
design__core__area,80146.9
design__instance__count,4152
design__instance__area,30496.7
design__instance__count__stdcell,4152
design__instance__area__stdcell,30496.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.380511
design__instance__utilization__stdcell,0.380511
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,106
design__io__hpwl,15753716
timing__drv__floating__nets,6
timing__drv__floating__pins,4
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73235.9
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1517
route__net__special,2
route__drc_errors__iter:1,1710
route__wirelength__iter:1,86087
route__drc_errors__iter:2,374
route__wirelength__iter:2,85427
route__drc_errors__iter:3,282
route__wirelength__iter:3,85099
route__drc_errors__iter:4,9
route__wirelength__iter:4,84988
route__drc_errors__iter:5,0
route__wirelength__iter:5,84981
route__drc_errors,0
route__wirelength,84981
route__vias,14758
route__vias__singlecut,14758
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,4
route__wirelength__max,823.58
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,136
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.529495
clock__skew__worst_setup__corner:min_tt_025C_1v80,-2.513209
timing__hold__ws__corner:min_tt_025C_1v80,-1.807382
timing__setup__ws__corner:min_tt_025C_1v80,-8.363003
timing__hold__tns__corner:min_tt_025C_1v80,-7.645561
timing__setup__tns__corner:min_tt_025C_1v80,-576.166199
timing__hold__wns__corner:min_tt_025C_1v80,-1.807382
timing__setup__wns__corner:min_tt_025C_1v80,-8.363003
timing__hold_vio__count__corner:min_tt_025C_1v80,12
timing__hold_r2r__ws__corner:min_tt_025C_1v80,-1.807382
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,8
timing__setup_vio__count__corner:min_tt_025C_1v80,299
timing__setup_r2r__ws__corner:min_tt_025C_1v80,-8.363003
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,271
timing__unannotated_net__count__corner:min_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,90
design__max_fanout_violation__count__corner:min_ss_100C_1v60,136
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-4.580467
clock__skew__worst_setup__corner:min_ss_100C_1v60,-4.556178
timing__hold__ws__corner:min_ss_100C_1v60,-2.949672
timing__setup__ws__corner:min_ss_100C_1v60,-8.696855
timing__hold__tns__corner:min_ss_100C_1v60,-12.904442
timing__setup__tns__corner:min_ss_100C_1v60,-1125.697754
timing__hold__wns__corner:min_ss_100C_1v60,-2.949672
timing__setup__wns__corner:min_ss_100C_1v60,-8.696855
timing__hold_vio__count__corner:min_ss_100C_1v60,12
timing__hold_r2r__ws__corner:min_ss_100C_1v60,-2.949672
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,6
timing__setup_vio__count__corner:min_ss_100C_1v60,339
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-8.696855
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,294
timing__unannotated_net__count__corner:min_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,136
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-1.657988
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-1.639343
timing__hold__ws__corner:min_ff_n40C_1v95,-1.300694
timing__setup__ws__corner:min_ff_n40C_1v95,-8.223701
timing__hold__tns__corner:min_ff_n40C_1v95,-5.886071
timing__setup__tns__corner:min_ff_n40C_1v95,-380.921814
timing__hold__wns__corner:min_ff_n40C_1v95,-1.300694
timing__setup__wns__corner:min_ff_n40C_1v95,-8.223701
timing__hold_vio__count__corner:min_ff_n40C_1v95,20
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,-1.300694
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,15
timing__setup_vio__count__corner:min_ff_n40C_1v95,289
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,-8.223701
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,266
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,136
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.652894
clock__skew__worst_setup__corner:max_tt_025C_1v80,-2.636157
timing__hold__ws__corner:max_tt_025C_1v80,-1.896222
timing__setup__ws__corner:max_tt_025C_1v80,-8.388803
timing__hold__tns__corner:max_tt_025C_1v80,-7.870529
timing__setup__tns__corner:max_tt_025C_1v80,-594.794556
timing__hold__wns__corner:max_tt_025C_1v80,-1.896222
timing__setup__wns__corner:max_tt_025C_1v80,-8.388803
timing__hold_vio__count__corner:max_tt_025C_1v80,12
timing__hold_r2r__ws__corner:max_tt_025C_1v80,-1.896222
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,8
timing__setup_vio__count__corner:max_tt_025C_1v80,298
timing__setup_r2r__ws__corner:max_tt_025C_1v80,-8.388803
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,271
timing__unannotated_net__count__corner:max_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,176
design__max_fanout_violation__count__corner:max_ss_100C_1v60,136
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-4.788965
clock__skew__worst_setup__corner:max_ss_100C_1v60,-4.763644
timing__hold__ws__corner:max_ss_100C_1v60,-3.091805
timing__setup__ws__corner:max_ss_100C_1v60,-8.740143
timing__hold__tns__corner:max_ss_100C_1v60,-13.552175
timing__setup__tns__corner:max_ss_100C_1v60,-1163.754395
timing__hold__wns__corner:max_ss_100C_1v60,-3.091805
timing__setup__wns__corner:max_ss_100C_1v60,-8.740143
timing__hold_vio__count__corner:max_ss_100C_1v60,13
timing__hold_r2r__ws__corner:max_ss_100C_1v60,-3.091805
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,6
timing__setup_vio__count__corner:max_ss_100C_1v60,344
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.740143
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,296
timing__unannotated_net__count__corner:max_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,136
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-1.741669
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-1.721655
timing__hold__ws__corner:max_ff_n40C_1v95,-1.36734
timing__setup__ws__corner:max_ff_n40C_1v95,-8.240532
timing__hold__tns__corner:max_ff_n40C_1v95,-5.935712
timing__setup__tns__corner:max_ff_n40C_1v95,-393.441833
timing__hold__wns__corner:max_ff_n40C_1v95,-1.36734
timing__setup__wns__corner:max_ff_n40C_1v95,-8.240532
timing__hold_vio__count__corner:max_ff_n40C_1v95,20
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-1.36734
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,15
timing__setup_vio__count__corner:max_ff_n40C_1v95,289
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,-8.240532
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,265
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79614
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79902
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00385891
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00376739
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000955663
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00376739
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00097799999999999991974475310740899658412672579288482666015625
ir__drop__worst,0.0038600000000000001497413304463179883896373212337493896484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
