Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep 23 22:27:33 2018
| Host         : DESKTOP-01D8GON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ElevatorEmulator_timing_summary_routed.rpt -pb ElevatorEmulator_timing_summary_routed.pb -rpx ElevatorEmulator_timing_summary_routed.rpx -warn_on_violation
| Design       : ElevatorEmulator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: EE_FSMMod/last_move_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/moving_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: __EE_SlowerClock/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 20 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.223        0.000                      0                  253        0.180        0.000                      0                  253        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.223        0.000                      0                  253        0.180        0.000                      0                  253        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.309ns (23.158%)  route 4.343ns (76.842%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 f  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 r  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.670     9.819    EE_FileMod/moving_reg
    SLICE_X85Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.943 r  EE_FileMod/up_requests[6]_i_3/O
                         net (fo=6, routed)           0.571    10.514    EE_MotorSimMod/position_reg[3]_1
    SLICE_X87Y81         LUT5 (Prop_lut5_I2_O)        0.124    10.638 r  EE_MotorSimMod/up_requests[1]_i_1/O
                         net (fo=1, routed)           0.340    10.978    EE_FileMod/D[1]
    SLICE_X87Y81         FDRE                                         r  EE_FileMod/up_requests_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.602    15.025    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  EE_FileMod/up_requests_reg[1]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)       -0.047    15.201    EE_FileMod/up_requests_reg[1]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/moving_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.538ns (26.992%)  route 4.160ns (73.008%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.722     5.325    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=51, routed)          1.293     7.073    EE_MotorSimMod/Q[1]
    SLICE_X89Y81         LUT3 (Prop_lut3_I2_O)        0.152     7.225 r  EE_MotorSimMod/next_position[2]_C_i_1/O
                         net (fo=8, routed)           1.063     8.289    EE_FileMod/position_reg[2]_3
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.332     8.621 f  EE_FileMod/last_move_reg_i_28/O
                         net (fo=1, routed)           0.151     8.772    EE_FileMod/last_move_reg_i_28_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.896 f  EE_FileMod/last_move_reg_i_15/O
                         net (fo=3, routed)           0.815     9.711    EE_FSMMod/position_reg[1]_1
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.146     9.857 f  EE_FSMMod/last_move_reg_i_5/O
                         net (fo=11, routed)          0.837    10.695    EE_FileMod/current_state_reg[1]_1
    SLICE_X84Y85         LUT5 (Prop_lut5_I4_O)        0.328    11.023 r  EE_FileMod/moving_i_1/O
                         net (fo=1, routed)           0.000    11.023    EE_MotorSimMod/delay_enable
    SLICE_X84Y85         FDRE                                         r  EE_MotorSimMod/moving_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.605    15.028    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  EE_MotorSimMod/moving_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.077    15.344    EE_MotorSimMod/moving_reg
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 1.309ns (24.383%)  route 4.060ns (75.617%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 f  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 r  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.670     9.819    EE_FileMod/moving_reg
    SLICE_X85Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.943 r  EE_FileMod/up_requests[6]_i_3/O
                         net (fo=6, routed)           0.627    10.570    EE_FileMod/up_requests_reg[2]_0
    SLICE_X86Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.694 r  EE_FileMod/up_requests[3]_i_1/O
                         net (fo=1, routed)           0.000    10.694    EE_FileMod/up_requests0[3]
    SLICE_X86Y80         FDRE                                         r  EE_FileMod/up_requests_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.601    15.024    EE_FileMod/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  EE_FileMod/up_requests_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X86Y80         FDRE (Setup_fdre_C_D)        0.031    15.278    EE_FileMod/up_requests_reg[3]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 1.309ns (24.466%)  route 4.041ns (75.534%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 f  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 r  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.670     9.819    EE_FileMod/moving_reg
    SLICE_X85Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.943 r  EE_FileMod/up_requests[6]_i_3/O
                         net (fo=6, routed)           0.609    10.552    EE_MotorSimMod/position_reg[3]_1
    SLICE_X89Y81         LUT5 (Prop_lut5_I3_O)        0.124    10.676 r  EE_MotorSimMod/up_requests[5]_i_1/O
                         net (fo=1, routed)           0.000    10.676    EE_FileMod/D[3]
    SLICE_X89Y81         FDRE                                         r  EE_FileMod/up_requests_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.602    15.025    EE_FileMod/clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  EE_FileMod/up_requests_reg[5]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.031    15.279    EE_FileMod/up_requests_reg[5]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.537ns (28.414%)  route 3.872ns (71.586%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 f  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 r  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.670     9.819    EE_FileMod/moving_reg
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.150     9.969 r  EE_FileMod/current_state[1]_i_4/O
                         net (fo=1, routed)           0.440    10.409    EE_FSMMod/FSM_DelayMod/position_reg[1]_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I4_O)        0.326    10.735 r  EE_FSMMod/FSM_DelayMod/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.735    EE_FSMMod/FSM_DelayMod_n_0
    SLICE_X84Y83         FDRE                                         r  EE_FSMMod/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.603    15.026    EE_FSMMod/clk_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  EE_FSMMod/current_state_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDRE (Setup_fdre_C_D)        0.081    15.346    EE_FSMMod/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.575ns (29.154%)  route 3.827ns (70.846%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.722     5.325    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=51, routed)          1.293     7.073    EE_MotorSimMod/Q[1]
    SLICE_X89Y81         LUT3 (Prop_lut3_I2_O)        0.152     7.225 r  EE_MotorSimMod/next_position[2]_C_i_1/O
                         net (fo=8, routed)           1.063     8.289    EE_FileMod/position_reg[2]_3
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.332     8.621 r  EE_FileMod/last_move_reg_i_28/O
                         net (fo=1, routed)           0.151     8.772    EE_FileMod/last_move_reg_i_28_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  EE_FileMod/last_move_reg_i_15/O
                         net (fo=3, routed)           0.850     9.746    EE_FileMod/current_state_reg[1]_0
    SLICE_X84Y83         LUT2 (Prop_lut2_I1_O)        0.156     9.902 r  EE_FileMod/current_state[1]_i_2/O
                         net (fo=2, routed)           0.470    10.372    EE_FileMod/current_state_reg[0]
    SLICE_X84Y83         LUT5 (Prop_lut5_I2_O)        0.355    10.727 r  EE_FileMod/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.727    EE_FSMMod/D[0]
    SLICE_X84Y83         FDRE                                         r  EE_FSMMod/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.603    15.026    EE_FSMMod/clk_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  EE_FSMMod/current_state_reg[0]/C
                         clock pessimism              0.277    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y83         FDRE (Setup_fdre_C_D)        0.077    15.344    EE_FSMMod/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.303ns (24.399%)  route 4.037ns (75.601%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 f  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 r  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.670     9.819    EE_FileMod/moving_reg
    SLICE_X85Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.943 r  EE_FileMod/up_requests[6]_i_3/O
                         net (fo=6, routed)           0.605    10.548    EE_MotorSimMod/position_reg[3]_1
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.118    10.666 r  EE_MotorSimMod/up_requests[4]_i_1/O
                         net (fo=1, routed)           0.000    10.666    EE_FileMod/D[2]
    SLICE_X89Y81         FDRE                                         r  EE_FileMod/up_requests_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.602    15.025    EE_FileMod/clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  EE_FileMod/up_requests_reg[4]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.047    15.295    EE_FileMod/up_requests_reg[4]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.309ns (24.405%)  route 4.055ns (75.595%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 f  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 r  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 f  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 r  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.478     9.627    EE_FSMMod/down_requests_reg[5]
    SLICE_X84Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.751 f  EE_FSMMod/down_requests[6]_i_2/O
                         net (fo=14, routed)          0.814    10.565    EE_MotorSimMod/position_reg[2]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.689 r  EE_MotorSimMod/down_requests[6]_i_1/O
                         net (fo=1, routed)           0.000    10.689    EE_FileMod/position_reg[1][3]
    SLICE_X88Y82         FDRE                                         r  EE_FileMod/down_requests_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.604    15.027    EE_FileMod/clk_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  EE_FileMod/down_requests_reg[6]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.079    15.329    EE_FileMod/down_requests_reg[6]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.309ns (24.845%)  route 3.960ns (75.155%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 f  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 r  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 f  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 r  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.478     9.627    EE_FSMMod/down_requests_reg[5]
    SLICE_X84Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.751 f  EE_FSMMod/down_requests[6]_i_2/O
                         net (fo=14, routed)          0.719    10.470    EE_MotorSimMod/position_reg[2]_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.594 r  EE_MotorSimMod/down_requests[3]_i_1/O
                         net (fo=1, routed)           0.000    10.594    EE_FileMod/position_reg[1][1]
    SLICE_X87Y80         FDRE                                         r  EE_FileMod/down_requests_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.601    15.024    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  EE_FileMod/down_requests_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.029    15.276    EE_FileMod/down_requests_reg[3]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.309ns (25.172%)  route 3.891ns (74.828%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.723     5.326    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y84         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=47, routed)          1.106     6.888    EE_MotorSimMod/Q[0]
    SLICE_X87Y81         LUT3 (Prop_lut3_I0_O)        0.154     7.042 f  EE_MotorSimMod/up_requests[6]_i_4/O
                         net (fo=4, routed)           1.012     8.054    EE_FileMod/position_reg[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.327     8.381 r  EE_FileMod/last_move_reg_i_9/O
                         net (fo=1, routed)           0.644     9.026    EE_FileMod/last_move_reg_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.150 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=8, routed)           0.670     9.819    EE_FileMod/moving_reg
    SLICE_X85Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.943 r  EE_FileMod/up_requests[6]_i_3/O
                         net (fo=6, routed)           0.459    10.402    EE_FileMod/up_requests_reg[2]_0
    SLICE_X87Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.526 r  EE_FileMod/up_requests[6]_i_1/O
                         net (fo=1, routed)           0.000    10.526    EE_FileMod/up_requests0[6]
    SLICE_X87Y83         FDRE                                         r  EE_FileMod/up_requests_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.605    15.028    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  EE_FileMod/up_requests_reg[6]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X87Y83         FDRE (Setup_fdre_C_D)        0.031    15.282    EE_FileMod/up_requests_reg[6]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.602     1.521    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/Q
                         net (fo=5, routed)           0.098     1.760    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[0]
    SLICE_X83Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  EE_FSMMod/FSM_DelayMod/timeout_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    EE_FSMMod/FSM_DelayMod/timeout_i_1__0_n_0
    SLICE_X83Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.873     2.038    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X83Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X83Y86         FDRE (Hold_fdre_C_D)         0.091     1.625    EE_FSMMod/FSM_DelayMod/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 EE_FileMod/stop_requests_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/stop_requests_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.602     1.521    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  EE_FileMod/stop_requests_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  EE_FileMod/stop_requests_reg[4]/Q
                         net (fo=6, routed)           0.133     1.795    EE_MotorSimMod/stop_requests_reg[7]_1[4]
    SLICE_X87Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  EE_MotorSimMod/stop_requests[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    EE_FileMod/stop_requests_reg[7]_1[4]
    SLICE_X87Y83         FDRE                                         r  EE_FileMod/stop_requests_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.872     2.037    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  EE_FileMod/stop_requests_reg[4]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.092     1.613    EE_FileMod/stop_requests_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.621%)  route 0.171ns (47.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.602     1.521    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/Q
                         net (fo=3, routed)           0.171     1.833    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[2]
    SLICE_X82Y86         LUT4 (Prop_lut4_I3_O)        0.049     1.882 r  EE_FSMMod/FSM_DelayMod/counter[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.882    EE_FSMMod/FSM_DelayMod/p_0_in__0[3]
    SLICE_X82Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.873     2.038    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.107     1.628    EE_FSMMod/FSM_DelayMod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.603     1.522    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/Q
                         net (fo=12, routed)          0.179     1.843    EE_MotorSimMod/__MS_MotorDelayMod/move_res_time[1]
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.042     1.885 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    EE_MotorSimMod/__MS_MotorDelayMod/p_0_in[2]
    SLICE_X85Y87         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.874     2.039    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.107     1.629    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EE_FileMod/stop_requests_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/stop_requests_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.334%)  route 0.169ns (47.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.599     1.518    EE_FileMod/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  EE_FileMod/stop_requests_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  EE_FileMod/stop_requests_reg[2]/Q
                         net (fo=6, routed)           0.169     1.829    EE_MotorSimMod/stop_requests_reg[7]_1[2]
    SLICE_X86Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  EE_MotorSimMod/stop_requests[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    EE_FileMod/stop_requests_reg[7]_1[2]
    SLICE_X86Y80         FDRE                                         r  EE_FileMod/stop_requests_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.869     2.034    EE_FileMod/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  EE_FileMod/stop_requests_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.092     1.610    EE_FileMod/stop_requests_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.090%)  route 0.171ns (47.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.602     1.521    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/Q
                         net (fo=3, routed)           0.171     1.833    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[2]
    SLICE_X82Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  EE_FSMMod/FSM_DelayMod/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    EE_FSMMod/FSM_DelayMod/p_0_in__0[2]
    SLICE_X82Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.873     2.038    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y86         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.092     1.613    EE_FSMMod/FSM_DelayMod/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 EE_FSMMod/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.601     1.520    EE_FSMMod/clk_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  EE_FSMMod/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  EE_FSMMod/current_state_reg[0]/Q
                         net (fo=11, routed)          0.186     1.870    EE_FSMMod/FSM_DelayMod/Q[0]
    SLICE_X84Y83         LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  EE_FSMMod/FSM_DelayMod/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    EE_FSMMod/FSM_DelayMod_n_0
    SLICE_X84Y83         FDRE                                         r  EE_FSMMod/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.871     2.036    EE_FSMMod/clk_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  EE_FSMMod/current_state_reg[1]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.121     1.641    EE_FSMMod/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.603     1.522    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/Q
                         net (fo=12, routed)          0.179     1.843    EE_MotorSimMod/__MS_MotorDelayMod/move_res_time[1]
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  EE_MotorSimMod/__MS_MotorDelayMod/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    EE_MotorSimMod/__MS_MotorDelayMod/p_0_in[1]
    SLICE_X85Y87         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.874     2.039    EE_MotorSimMod/__MS_MotorDelayMod/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.091     1.613    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.605     1.524    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  __EE_SlowerClock/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    __EE_SlowerClock/counter[15]
    SLICE_X86Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  __EE_SlowerClock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    __EE_SlowerClock/counter_reg[16]_i_1_n_5
    SLICE_X86Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.877     2.042    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[15]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.105     1.629    __EE_SlowerClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.607     1.526    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  __EE_SlowerClock/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  __EE_SlowerClock/counter_reg[31]/Q
                         net (fo=2, routed)           0.133     1.800    __EE_SlowerClock/counter[31]
    SLICE_X86Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  __EE_SlowerClock/counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.911    __EE_SlowerClock/counter_reg[31]_i_2_n_5
    SLICE_X86Y93         FDRE                                         r  __EE_SlowerClock/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.879     2.044    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  __EE_SlowerClock/counter_reg[31]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y93         FDRE (Hold_fdre_C_D)         0.105     1.631    __EE_SlowerClock/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y89    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    __EE_SlowerClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    __EE_SlowerClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    __EE_SlowerClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    __EE_SlowerClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y85    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    EE_FileMod/down_requests_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    EE_FileMod/down_requests_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    EE_MotorSimMod/__MS_MotorDelayMod/__divider_counter_reg[20]/C



