--------------------------------------------------------------------------------
-- Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: H.38
--  \   \         Application: netgen
--  /   /         Filename: shoot_synthesis.vhd
-- /___/   /\     Timestamp: Wed Feb 01 18:39:43 2006
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command: -intstyle ise -ar Structure -w -ofmt vhdl -sim shoot.ngc shoot_synthesis.vhd 
-- Device: xc3s400-5-ft256
-- Design Name: shoot
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Verification Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;

entity shoot is
  port (
    NEW_GAME : in STD_LOGIC := 'X'; 
    QUARTZ : in STD_LOGIC := 'X'; 
    MOUSE_CLK : in STD_LOGIC := 'X'; 
    PAUSE : in STD_LOGIC := 'X'; 
    RAZ : in STD_LOGIC := 'X'; 
    MOUSE_DATA : inout STD_LOGIC; 
    VSYNC : out STD_LOGIC; 
    TxD : out STD_LOGIC; 
    HSYNC : out STD_LOGIC; 
    RVB : out STD_LOGIC_VECTOR ( 0 to 2 ) 
  );
end shoot;

architecture Structure of shoot is
  signal NEW_GAME_IBUF : STD_LOGIC; 
  signal VSYNC_OBUF : STD_LOGIC; 
  signal QUARTZ_BUFGP : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_0 : STD_LOGIC; 
  signal MOUSE_CLK_IBUF : STD_LOGIC; 
  signal U9_U12_TxD : STD_LOGIC; 
  signal PAUSE_IBUF : STD_LOGIC; 
  signal RAZ_IBUF : STD_LOGIC; 
  signal HSYNC_OBUF : STD_LOGIC; 
  signal EN_INTRO : STD_LOGIC; 
  signal CLK : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_102 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_lefti : STD_LOGIC; 
  signal COMP_CORE_STOP : STD_LOGIC; 
  signal COMP_CORE_START : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_17_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_18_5 : STD_LOGIC; 
  signal COMP_CORE_XEN_PAUSE : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_19_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_20_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_22_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_4 : STD_LOGIC; 
  signal CHOICE2548 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_21_2 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd5_In : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_9 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_0_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_1_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_2_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_3_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_4_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_5_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_6_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_7_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_8_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_9_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_10_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_11_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_12_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_13_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_14_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_15_0 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_8 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_6 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_5 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_4 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_3 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_2 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_Y_16_1 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0072 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_7_cyo : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd16 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_6_cyo : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_datavali : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_5_cyo : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_7_cyo : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_signoxi : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_signoyi : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_4_cyo : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_3_cyo : STD_LOGIC; 
  signal COMP_SOURIS_n0021 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal COMP_SOURIS_n0023 : STD_LOGIC; 
  signal N11867 : STD_LOGIC; 
  signal COMP_SOURIS_n0019 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_2_cyo : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal COMP_SOURIS_n0032 : STD_LOGIC; 
  signal COMP_SOURIS_n0033 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0073 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0071 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_rflanco : STD_LOGIC; 
  signal shoot_COMP_SOURIS_n0013_5_cyo : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0068 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0079 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd6 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd11 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd5 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd10 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_1_cyo : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_2_cyo : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_1_cyo : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_0_cyo : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_n0012_5_cyo : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_4_cyo : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_5_cyo : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_6_cyo : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_3_cyo : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal COMP_SOURIS_Y_n0002 : STD_LOGIC; 
  signal COMP_SOURIS_X_n0002 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_96 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0077 : STD_LOGIC; 
  signal N581 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0081 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1_In : STD_LOGIC; 
  signal CHOICE2137 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0080 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23_In : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2_In : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_paraux : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_rclk_ant : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_n0078 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_8_cyo : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_data : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_ack : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_error : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_p_dataval : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_data_io_data_N0 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd7 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd2 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd8 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd3 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd9 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd4 : STD_LOGIC; 
  signal CHOICE2146 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo906 : STD_LOGIC; 
  signal N11588 : STD_LOGIC; 
  signal CHOICE2432 : STD_LOGIC; 
  signal CHOICE2973 : STD_LOGIC; 
  signal COMP_DISPLAY_N1871 : STD_LOGIC; 
  signal CHOICE3595 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12_In : STD_LOGIC; 
  signal CHOICE3730 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_91 : STD_LOGIC; 
  signal CHOICE2597 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_48 : STD_LOGIC; 
  signal CHOICE2761 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18_In : STD_LOGIC; 
  signal N10400 : STD_LOGIC; 
  signal N7103 : STD_LOGIC; 
  signal CHOICE3935 : STD_LOGIC; 
  signal N7104 : STD_LOGIC; 
  signal COMP_DISPLAY_N1894 : STD_LOGIC; 
  signal COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1_In : STD_LOGIC; 
  signal CHOICE3731 : STD_LOGIC; 
  signal U9_U10_START_M : STD_LOGIC; 
  signal U9_U11_BUSY_M : STD_LOGIC; 
  signal U9_U12_BUSY_UART : STD_LOGIC; 
  signal U9_U10_ON_OFF : STD_LOGIC; 
  signal U9_U12_ETAT_UART_FFd2 : STD_LOGIC; 
  signal U9_U10_NOTES_5_Q : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd4_In : STD_LOGIC; 
  signal U9_U10_NOTES_3_Q : STD_LOGIC; 
  signal U9_U10_NOTES_2_Q : STD_LOGIC; 
  signal U9_U10_NOTES_1_Q : STD_LOGIC; 
  signal U9_U10_NOTES_0_Q : STD_LOGIC; 
  signal U9_U10_n0001_5_Q : STD_LOGIC; 
  signal U9_U10_N7 : STD_LOGIC; 
  signal COMP_DISPLAY_N1964 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd3_In : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_X_n0000_8_cyo : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_n0013_3_cyo : STD_LOGIC; 
  signal N301 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal XNor_stage_cyo : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal XNor_stage_cyo1 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal XNor_stage_cyo2 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal XNor_stage_cyo3 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal XNor_stage_cyo4 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal XNor_stage_cyo5 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal XNor_stage_cyo6 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal XNor_stage_cyo7 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal nor_cyo : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal XNor_stage_cyo15 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal XNor_stage_cyo14 : STD_LOGIC; 
  signal XNor_stage_cyo13 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal XNor_stage_cyo12 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal XNor_stage_cyo11 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal XNor_stage_cyo10 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_n0012_3_cyo : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal XNor_stage_cyo9 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal XNor_stage_cyo8 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal shoot_COMP_SOURIS_Y_n0000_0_cyo : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N8148 : STD_LOGIC; 
  signal N8153 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo902 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo903 : STD_LOGIC; 
  signal N11787 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo18 : STD_LOGIC; 
  signal COMP_CORE_N571 : STD_LOGIC; 
  signal N11760 : STD_LOGIC; 
  signal COMP_CORE_N651 : STD_LOGIC; 
  signal COMP_CORE_N50 : STD_LOGIC; 
  signal COMP_CORE_nor_cyo5 : STD_LOGIC; 
  signal COMP_CORE_N49 : STD_LOGIC; 
  signal COMP_CORE_N72 : STD_LOGIC; 
  signal COMP_CORE_nor_cyo1 : STD_LOGIC; 
  signal COMP_CORE_N71 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo37 : STD_LOGIC; 
  signal COMP_DISPLAY_N1774 : STD_LOGIC; 
  signal COMP_CORE_N81 : STD_LOGIC; 
  signal COMP_CORE_N491 : STD_LOGIC; 
  signal COMP_CORE_SEQUENCEUR_FFd1_In : STD_LOGIC; 
  signal COMP_DISPLAY_N1870 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0084_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1853 : STD_LOGIC; 
  signal COMP_CORE_N631 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo900 : STD_LOGIC; 
  signal N10372 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0084_2_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_5_cyo : STD_LOGIC; 
  signal COMP_CORE_N70 : STD_LOGIC; 
  signal COMP_CORE_N641 : STD_LOGIC; 
  signal COMP_CORE_N2 : STD_LOGIC; 
  signal COMP_CORE_N80 : STD_LOGIC; 
  signal COMP_CORE_N66 : STD_LOGIC; 
  signal COMP_CORE_N84 : STD_LOGIC; 
  signal COMP_CORE_n0239 : STD_LOGIC; 
  signal COMP_CORE_n0244 : STD_LOGIC; 
  signal COMP_CORE_n0248 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo33 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0069_5_cyo : STD_LOGIC; 
  signal COMP_CORE_N83 : STD_LOGIC; 
  signal N11861 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_0_cyo : STD_LOGIC; 
  signal COMP_CORE_SEQUENCEUR_FFd1 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_8_cyo : STD_LOGIC; 
  signal COMP_CORE_SEQUENCEUR_FFd2_In : STD_LOGIC; 
  signal COMP_CORE_N581 : STD_LOGIC; 
  signal COMP_CORE_SEQUENCEUR_FFd2 : STD_LOGIC; 
  signal COMP_CORE_n0246 : STD_LOGIC; 
  signal COMP_CORE_MICKEY_TOUCHE : STD_LOGIC; 
  signal COMP_CORE_XPAUSE1 : STD_LOGIC; 
  signal COMP_CORE_XPAUSE2 : STD_LOGIC; 
  signal COMP_CORE_XPAUSE3 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_8_cyo : STD_LOGIC; 
  signal COMP_CORE_COUP1 : STD_LOGIC; 
  signal COMP_CORE_COUP2 : STD_LOGIC; 
  signal COMP_CORE_COUP3 : STD_LOGIC; 
  signal COMP_CORE_n0267 : STD_LOGIC; 
  signal COMP_CORE_n0022 : STD_LOGIC; 
  signal COMP_CORE_N511 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0069_8_cyo : STD_LOGIC; 
  signal N8142 : STD_LOGIC; 
  signal COMP_CORE_nor_cyo4 : STD_LOGIC; 
  signal COMP_CORE_n0243 : STD_LOGIC; 
  signal COMP_CORE_n0034 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0069_6_cyo : STD_LOGIC; 
  signal COMP_CORE_n0044 : STD_LOGIC; 
  signal COMP_CORE_n0051 : STD_LOGIC; 
  signal COMP_CORE_n0049 : STD_LOGIC; 
  signal COMP_CORE_N24 : STD_LOGIC; 
  signal COMP_CORE_n0265 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_5_cyo : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo32 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo34 : STD_LOGIC; 
  signal COMP_CORE_N67 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_4_cyo : STD_LOGIC; 
  signal COMP_CORE_N22 : STD_LOGIC; 
  signal COMP_CORE_n0113 : STD_LOGIC; 
  signal COMP_CORE_n0059 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_4_cyo : STD_LOGIC; 
  signal COMP_CORE_n0120 : STD_LOGIC; 
  signal COMP_CORE_N63 : STD_LOGIC; 
  signal COMP_CORE_n0121 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_1_cyo : STD_LOGIC; 
  signal COMP_CORE_N69 : STD_LOGIC; 
  signal COMP_CORE_n0122 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_2_cyo : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo35 : STD_LOGIC; 
  signal COMP_CORE_n0123 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_7_cyo : STD_LOGIC; 
  signal COMP_CORE_N68 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0084_1_cyo : STD_LOGIC; 
  signal COMP_CORE_N25 : STD_LOGIC; 
  signal COMP_CORE_n0076 : STD_LOGIC; 
  signal COMP_CORE_N23 : STD_LOGIC; 
  signal COMP_CORE_N20 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0069_7_cyo : STD_LOGIC; 
  signal COMP_CORE_N73 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0069_4_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_3_cyo : STD_LOGIC; 
  signal COMP_CORE_n0129 : STD_LOGIC; 
  signal COMP_CORE_n0129_INV : STD_LOGIC; 
  signal COMP_CORE_N77 : STD_LOGIC; 
  signal COMP_SOURIS_X_9_rt : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_7_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_6_cyo : STD_LOGIC; 
  signal COMP_CORE_n0089 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0084_0_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0084_5_cyo : STD_LOGIC; 
  signal COMP_CORE_COUP : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_27 : STD_LOGIC; 
  signal COMP_DISPLAY_N1881 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_0_cyo : STD_LOGIC; 
  signal COMP_CORE_n0210 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo898 : STD_LOGIC; 
  signal COMP_CORE_n0212 : STD_LOGIC; 
  signal COMP_CORE_n0259 : STD_LOGIC; 
  signal COMP_CORE_n0214 : STD_LOGIC; 
  signal COMP_CORE_n0220 : STD_LOGIC; 
  signal COMP_CORE_nor_cyo : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_103 : STD_LOGIC; 
  signal COMP_CORE_n0216 : STD_LOGIC; 
  signal COMP_CORE_n0222 : STD_LOGIC; 
  signal COMP_CORE_n0263 : STD_LOGIC; 
  signal COMP_CORE_n0218 : STD_LOGIC; 
  signal COMP_CORE_N661 : STD_LOGIC; 
  signal COMP_CORE_n0224 : STD_LOGIC; 
  signal COMP_CORE_n0169 : STD_LOGIC; 
  signal COMP_CORE_n0174 : STD_LOGIC; 
  signal COMP_CORE_N59 : STD_LOGIC; 
  signal COMP_CORE_n0231 : STD_LOGIC; 
  signal COMP_CORE_n0226 : STD_LOGIC; 
  signal COMP_CORE_n0227 : STD_LOGIC; 
  signal COMP_CORE_N21 : STD_LOGIC; 
  signal COMP_CORE_n0233 : STD_LOGIC; 
  signal COMP_CORE_n0229 : STD_LOGIC; 
  signal COMP_CORE_n0235 : STD_LOGIC; 
  signal COMP_CORE_n0241 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0079_6_cyo : STD_LOGIC; 
  signal COMP_CORE_n0261 : STD_LOGIC; 
  signal COMP_CORE_n0237 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo17 : STD_LOGIC; 
  signal COMP_CORE_N48 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo16 : STD_LOGIC; 
  signal COMP_CORE_N47 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo15 : STD_LOGIC; 
  signal COMP_CORE_N46 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo14 : STD_LOGIC; 
  signal COMP_CORE_N45 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo13 : STD_LOGIC; 
  signal COMP_CORE_N44 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo12 : STD_LOGIC; 
  signal COMP_CORE_N43 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo11 : STD_LOGIC; 
  signal COMP_CORE_N42 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo10 : STD_LOGIC; 
  signal COMP_CORE_N41 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo9 : STD_LOGIC; 
  signal COMP_CORE_N40 : STD_LOGIC; 
  signal COMP_CORE_N39 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo8 : STD_LOGIC; 
  signal COMP_CORE_N38 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo7 : STD_LOGIC; 
  signal COMP_CORE_N37 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo6 : STD_LOGIC; 
  signal COMP_CORE_N36 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo5 : STD_LOGIC; 
  signal COMP_CORE_N35 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo4 : STD_LOGIC; 
  signal COMP_CORE_N34 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo3 : STD_LOGIC; 
  signal COMP_CORE_N33 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo2 : STD_LOGIC; 
  signal COMP_CORE_N501 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_97 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_8 : STD_LOGIC; 
  signal COMP_CORE_N32 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo1 : STD_LOGIC; 
  signal COMP_CORE_N31 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo : STD_LOGIC; 
  signal COMP_CORE_N30 : STD_LOGIC; 
  signal COMP_CORE_N60 : STD_LOGIC; 
  signal COMP_DISPLAY_N1829 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0294_1_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0294_0_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo23 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo22 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo21 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo20 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo19 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo18 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo17 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo16 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo15 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo14 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo13 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo12 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo11 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo10 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo9 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo8 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo7 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo6 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo5 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo4 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo3 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo2 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo1 : STD_LOGIC; 
  signal COMP_CORE_CORE_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo877 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo27 : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_25_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_24_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_23_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_22_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_21_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_20_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_19_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_18_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_17_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_16_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_15_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_14_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_13_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_12_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_11_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_10_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_9_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_8_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_7_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_6_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_5_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_4_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_3_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_2_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_1_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_TIMER_M_n0000_0_cyo : STD_LOGIC; 
  signal COMP_CORE_N27 : STD_LOGIC; 
  signal COMP_CORE_N61 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0070_8_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0070_7_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0070_6_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0070_5_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0070_4_cyo : STD_LOGIC; 
  signal COMP_CORE_N26 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo28 : STD_LOGIC; 
  signal COMP_CORE_N82 : STD_LOGIC; 
  signal CHOICE3069 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_1_cyo : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo38 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_2_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_3_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0084_4_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_3_cyo : STD_LOGIC; 
  signal COMP_CORE_N19 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_2_cyo : STD_LOGIC; 
  signal COMP_CORE_N18 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0082_1_cyo : STD_LOGIC; 
  signal COMP_CORE_N17 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_8_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_7_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_6_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_5_cyo : STD_LOGIC; 
  signal COMP_CORE_N16 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_4_cyo : STD_LOGIC; 
  signal COMP_CORE_N15 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_3_cyo : STD_LOGIC; 
  signal COMP_CORE_N14 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_2_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_1_cyo : STD_LOGIC; 
  signal COMP_CORE_N13 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0083_0_cyo : STD_LOGIC; 
  signal COMP_CORE_N12 : STD_LOGIC; 
  signal COMP_CORE_N75 : STD_LOGIC; 
  signal COMP_CORE_N62 : STD_LOGIC; 
  signal COMP_CORE_nor_cyo3 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo29 : STD_LOGIC; 
  signal COMP_CORE_N76 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo36 : STD_LOGIC; 
  signal COMP_CORE_N64 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_4_cyo : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_5_cyo : STD_LOGIC; 
  signal COMP_CORE_N86 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_6_cyo : STD_LOGIC; 
  signal COMP_CORE_N87 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_7_cyo : STD_LOGIC; 
  signal COMP_CORE_N88 : STD_LOGIC; 
  signal COMP_CORE_CORE_n0078_8_cyo : STD_LOGIC; 
  signal COMP_CORE_N89 : STD_LOGIC; 
  signal COMP_CORE_N85 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo31 : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_n0003 : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_X_n0003 : STD_LOGIC; 
  signal COMP_CORE_N65 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo30 : STD_LOGIC; 
  signal COMP_DISPLAY_N1828 : STD_LOGIC; 
  signal COMP_CORE_nor_cyo2 : STD_LOGIC; 
  signal COMP_CORE_START_N0 : STD_LOGIC; 
  signal COMP_CORE_N51 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo19 : STD_LOGIC; 
  signal COMP_CORE_N52 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo20 : STD_LOGIC; 
  signal COMP_CORE_N53 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo21 : STD_LOGIC; 
  signal COMP_CORE_N54 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo22 : STD_LOGIC; 
  signal COMP_CORE_N55 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo23 : STD_LOGIC; 
  signal COMP_CORE_N56 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo24 : STD_LOGIC; 
  signal COMP_CORE_N57 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo25 : STD_LOGIC; 
  signal COMP_CORE_N58 : STD_LOGIC; 
  signal COMP_CORE_XNor_stage_cyo26 : STD_LOGIC; 
  signal N8138 : STD_LOGIC; 
  signal N8140 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N178 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N163 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N24 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0311_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N162 : STD_LOGIC; 
  signal CHOICE2173 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_2_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N158 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0314_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N157 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0273_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0273_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0273_6_cyo : STD_LOGIC; 
  signal CHOICE3376 : STD_LOGIC; 
  signal COMP_SOURIS_X_7_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_N240 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0324_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N239 : STD_LOGIC; 
  signal COMP_SOURIS_X_6_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_N245 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0309_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N244 : STD_LOGIC; 
  signal N11177 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0306_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0306_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N179 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0306_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0308_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_VBG2 : STD_LOGIC; 
  signal COMP_DISPLAY_VB : STD_LOGIC; 
  signal COMP_DISPLAY_VC : STD_LOGIC; 
  signal COMP_DISPLAY_BLANK : STD_LOGIC; 
  signal COMP_DISPLAY_VI : STD_LOGIC; 
  signal COMP_DISPLAY_VL : STD_LOGIC; 
  signal COMP_DISPLAY_VP : STD_LOGIC; 
  signal COMP_DISPLAY_VR : STD_LOGIC; 
  signal COMP_DISPLAY_VS : STD_LOGIC; 
  signal COMP_DISPLAY_VV : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0287_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_11_Q : STD_LOGIC; 
  signal CHOICE1297 : STD_LOGIC; 
  signal N7214 : STD_LOGIC; 
  signal COMP_DISPLAY_N58 : STD_LOGIC; 
  signal N11232 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0287_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N191 : STD_LOGIC; 
  signal CHOICE3005 : STD_LOGIC; 
  signal N11658 : STD_LOGIC; 
  signal N11244 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N192 : STD_LOGIC; 
  signal CHOICE3631 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N311 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0307_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N195 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo835 : STD_LOGIC; 
  signal N11599 : STD_LOGIC; 
  signal CHOICE1239 : STD_LOGIC; 
  signal U9_U12_ETAT_UART_FFd1 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo928 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_71 : STD_LOGIC; 
  signal U9_U11_n0007 : STD_LOGIC; 
  signal COMP_DISPLAY_N275 : STD_LOGIC; 
  signal U9_U10_n0013_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo913 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_10_Q : STD_LOGIC; 
  signal U9_U11_n0013 : STD_LOGIC; 
  signal COMP_DISPLAY_N281 : STD_LOGIC; 
  signal COMP_DISPLAY_N2391 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_2_Q : STD_LOGIC; 
  signal U9_U11_n0012 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0299_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1941 : STD_LOGIC; 
  signal U9_U11_ETAT_MIDI_FFd2_In : STD_LOGIC; 
  signal U9_U11_n0010 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo931 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF54 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_5_rt : STD_LOGIC; 
  signal U9_U10_n0002 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_9_rt : STD_LOGIC; 
  signal N11691 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0295_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF54 : STD_LOGIC; 
  signal N10402 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_510 : STD_LOGIC; 
  signal U9_U10_n0001_0_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_78 : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo942 : STD_LOGIC; 
  signal N11712 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_20_Q : STD_LOGIC; 
  signal N974 : STD_LOGIC; 
  signal N11709 : STD_LOGIC; 
  signal COMP_DISPLAY_N4431 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_17_Q : STD_LOGIC; 
  signal U9_U12_n0010 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_4_Q : STD_LOGIC; 
  signal N998 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0292_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_524 : STD_LOGIC; 
  signal N10383 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_15_Q : STD_LOGIC; 
  signal U9_U12_n0011 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_525 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_81 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_23_Q : STD_LOGIC; 
  signal N11582 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_82 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_75 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo857 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_16_Q : STD_LOGIC; 
  signal N11201 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_534 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_5_Q : STD_LOGIC; 
  signal N11204 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_536 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_26_Q : STD_LOGIC; 
  signal CHOICE1358 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_531 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_537 : STD_LOGIC; 
  signal COMP_DISPLAY_VB2 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_532 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_538 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_533 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_76 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_6_Q : STD_LOGIC; 
  signal N7216 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_77 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N264 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_83 : STD_LOGIC; 
  signal N11730 : STD_LOGIC; 
  signal N11671 : STD_LOGIC; 
  signal N11207 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1903 : STD_LOGIC; 
  signal COMP_DISPLAY_N1849 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0308_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_480 : STD_LOGIC; 
  signal COMP_DISPLAY_n0194_30_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N193 : STD_LOGIC; 
  signal N11682 : STD_LOGIC; 
  signal CHOICE1897 : STD_LOGIC; 
  signal CHOICE3049 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N252 : STD_LOGIC; 
  signal CHOICE2465 : STD_LOGIC; 
  signal N11676 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0315_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_16_Q : STD_LOGIC; 
  signal CHOICE2371 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0298_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_25 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_51 : STD_LOGIC; 
  signal N11736 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_23_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_2_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0299_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_499 : STD_LOGIC; 
  signal N7932 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo874 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_63_Q : STD_LOGIC; 
  signal CHOICE3641 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_522 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N304 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0295_8_cyo : STD_LOGIC; 
  signal N11194 : STD_LOGIC; 
  signal COMP_DISPLAY_VBG : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_523 : STD_LOGIC; 
  signal N11271 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N300 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_32 : STD_LOGIC; 
  signal N7120 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo907 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0293_6_cyo : STD_LOGIC; 
  signal N10476 : STD_LOGIC; 
  signal N11473 : STD_LOGIC; 
  signal N11527 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_12_Q : STD_LOGIC; 
  signal CHOICE1579 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0287_7_cyo : STD_LOGIC; 
  signal N11695 : STD_LOGIC; 
  signal COMP_DISPLAY_N287 : STD_LOGIC; 
  signal N11694 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1852 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo23 : STD_LOGIC; 
  signal CHOICE1713 : STD_LOGIC; 
  signal CHOICE2442 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_10_Q : STD_LOGIC; 
  signal N7922 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_9_Q : STD_LOGIC; 
  signal CHOICE1608 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_8_Q : STD_LOGIC; 
  signal CHOICE1909 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_6_Q : STD_LOGIC; 
  signal CHOICE1564 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_5_Q : STD_LOGIC; 
  signal N8024 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N284 : STD_LOGIC; 
  signal CHOICE3847 : STD_LOGIC; 
  signal N10394 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_2_Q : STD_LOGIC; 
  signal N11249 : STD_LOGIC; 
  signal COMP_DISPLAY_N228 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_0_Q : STD_LOGIC; 
  signal CHOICE3845 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0274_8_cyo : STD_LOGIC; 
  signal COMP_CORE_XXL_1_rt : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_2 : STD_LOGIC; 
  signal N10399 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_101 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N305 : STD_LOGIC; 
  signal COMP_DISPLAY_N1887 : STD_LOGIC; 
  signal COMP_DISPLAY_N661 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_104 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_98 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo129 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N310 : STD_LOGIC; 
  signal N7184 : STD_LOGIC; 
  signal N11439 : STD_LOGIC; 
  signal N8134 : STD_LOGIC; 
  signal N983 : STD_LOGIC; 
  signal CHOICE2526 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N276 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd2 : STD_LOGIC; 
  signal N11634 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_2_1 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0315_7_cyo : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_1 : STD_LOGIC; 
  signal CHOICE3987 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1868 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_6_cyo : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd4 : STD_LOGIC; 
  signal CHOICE3592 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0275_8_cyo : STD_LOGIC; 
  signal U9_U11_ETAT_MIDI_FFd1 : STD_LOGIC; 
  signal U9_U11_n0008 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_52 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_105 : STD_LOGIC; 
  signal U9_U11_ETAT_MIDI_FFd2 : STD_LOGIC; 
  signal N7956 : STD_LOGIC; 
  signal CHOICE2216 : STD_LOGIC; 
  signal N7998 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_94 : STD_LOGIC; 
  signal N11188 : STD_LOGIC; 
  signal U9_U12_N4 : STD_LOGIC; 
  signal U9_U11_ETAT_MIDI_FFd1_In : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_21 : STD_LOGIC; 
  signal CHOICE1404 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N220 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_47 : STD_LOGIC; 
  signal COMP_DISPLAY_N1875 : STD_LOGIC; 
  signal N11624 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_18_Q : STD_LOGIC; 
  signal N11196 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N202 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_24_Q : STD_LOGIC; 
  signal CHOICE2700 : STD_LOGIC; 
  signal N11479 : STD_LOGIC; 
  signal N11543 : STD_LOGIC; 
  signal N7343 : STD_LOGIC; 
  signal COMP_DISPLAY_N215 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_9_rt : STD_LOGIC; 
  signal CHOICE2193 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_54_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0278_8_cyo : STD_LOGIC; 
  signal N11553 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_23_Q : STD_LOGIC; 
  signal N10448 : STD_LOGIC; 
  signal COMP_DISPLAY_N216 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_4_rt : STD_LOGIC; 
  signal N8034 : STD_LOGIC; 
  signal N7339 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_36 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_93 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_37 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF62 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_38 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N320 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_20_Q : STD_LOGIC; 
  signal N7728 : STD_LOGIC; 
  signal COMP_DISPLAY_N1886 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1809 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N277 : STD_LOGIC; 
  signal N7112 : STD_LOGIC; 
  signal N7152 : STD_LOGIC; 
  signal N10398 : STD_LOGIC; 
  signal CHOICE1668 : STD_LOGIC; 
  signal N11740 : STD_LOGIC; 
  signal N968 : STD_LOGIC; 
  signal CHOICE3560 : STD_LOGIC; 
  signal N8088 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_26_Q : STD_LOGIC; 
  signal N11252 : STD_LOGIC; 
  signal CHOICE1659 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_38 : STD_LOGIC; 
  signal N7528 : STD_LOGIC; 
  signal N11700 : STD_LOGIC; 
  signal N11163 : STD_LOGIC; 
  signal CHOICE3664 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_39 : STD_LOGIC; 
  signal N11608 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_4_Q : STD_LOGIC; 
  signal N7625 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_88_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_26 : STD_LOGIC; 
  signal COMP_DISPLAY_N1821 : STD_LOGIC; 
  signal COMP_DISPLAY_N1817 : STD_LOGIC; 
  signal COMP_DISPLAY_N1850 : STD_LOGIC; 
  signal COMP_CORE_XSCORE_6_rt : STD_LOGIC; 
  signal CHOICE3026 : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0310_6_cyo : STD_LOGIC; 
  signal N11164 : STD_LOGIC; 
  signal N7156 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N321 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_VS2 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0310_8_cyo : STD_LOGIC; 
  signal CHOICE3001 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_6_Q : STD_LOGIC; 
  signal CHOICE2876 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo934 : STD_LOGIC; 
  signal CHOICE2088 : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_18_Q : STD_LOGIC; 
  signal CHOICE1273 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_26_Q : STD_LOGIC; 
  signal CHOICE3248 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0277_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_6_Q : STD_LOGIC; 
  signal CHOICE3295 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0277_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_17_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N265 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0277_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo851 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N100 : STD_LOGIC; 
  signal CHOICE2349 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo918 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_9_Q : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd7 : STD_LOGIC; 
  signal COMP_DISPLAY_N1851 : STD_LOGIC; 
  signal COMP_DISPLAY_N1859 : STD_LOGIC; 
  signal CHOICE1498 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_16_Q : STD_LOGIC; 
  signal N11692 : STD_LOGIC; 
  signal U9_U11_n0009 : STD_LOGIC; 
  signal CHOICE3994 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N296 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1798 : STD_LOGIC; 
  signal CHOICE3981 : STD_LOGIC; 
  signal CHOICE3359 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF55 : STD_LOGIC; 
  signal CHOICE2200 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_9_Q : STD_LOGIC; 
  signal CHOICE3266 : STD_LOGIC; 
  signal CHOICE2092 : STD_LOGIC; 
  signal CHOICE3822 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_20_Q : STD_LOGIC; 
  signal N11660 : STD_LOGIC; 
  signal N992 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_5_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_14_Q : STD_LOGIC; 
  signal U9_U10_N5 : STD_LOGIC; 
  signal CHOICE3597 : STD_LOGIC; 
  signal CHOICE2158 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_12_Q : STD_LOGIC; 
  signal N11727 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo869 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd5 : STD_LOGIC; 
  signal N8136 : STD_LOGIC; 
  signal N7996 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_19_Q : STD_LOGIC; 
  signal N10464 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_5_Q : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd6_In : STD_LOGIC; 
  signal CHOICE3757 : STD_LOGIC; 
  signal N7698 : STD_LOGIC; 
  signal COMP_DISPLAY_N1959 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N2 : STD_LOGIC; 
  signal COMP_DISPLAY_N1958 : STD_LOGIC; 
  signal N11539 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo941 : STD_LOGIC; 
  signal N10405 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_12_Q : STD_LOGIC; 
  signal U9_U10_N0 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd7_In : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_50 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo886 : STD_LOGIC; 
  signal N11192 : STD_LOGIC; 
  signal CHOICE2977 : STD_LOGIC; 
  signal N7862 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo909 : STD_LOGIC; 
  signal CHOICE3661 : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_6_Q : STD_LOGIC; 
  signal CHOICE3504 : STD_LOGIC; 
  signal U9_U10_N6 : STD_LOGIC; 
  signal N11437 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_10_Q : STD_LOGIC; 
  signal N11710 : STD_LOGIC; 
  signal CHOICE3511 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_8_rt : STD_LOGIC; 
  signal N11180 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_26_Q : STD_LOGIC; 
  signal CHOICE2323 : STD_LOGIC; 
  signal N7599 : STD_LOGIC; 
  signal N10404 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_VTB : STD_LOGIC; 
  signal CHOICE1357 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_22_Q : STD_LOGIC; 
  signal N7664 : STD_LOGIC; 
  signal N7191 : STD_LOGIC; 
  signal CHOICE2839 : STD_LOGIC; 
  signal N11535 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_13_Q : STD_LOGIC; 
  signal N11195 : STD_LOGIC; 
  signal CHOICE3629 : STD_LOGIC; 
  signal CHOICE2358 : STD_LOGIC; 
  signal N11737 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1836 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1905 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_2_MUXF61 : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_X_REG_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_57_Q : STD_LOGIC; 
  signal N11618 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF56 : STD_LOGIC; 
  signal N980 : STD_LOGIC; 
  signal N7787 : STD_LOGIC; 
  signal CHOICE2348 : STD_LOGIC; 
  signal CHOICE1774 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_23_Q : STD_LOGIC; 
  signal N10442 : STD_LOGIC; 
  signal COMP_DISPLAY_N1857 : STD_LOGIC; 
  signal N7114 : STD_LOGIC; 
  signal N7115 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_29_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_12_Q : STD_LOGIC; 
  signal N11611 : STD_LOGIC; 
  signal CHOICE2892 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF56 : STD_LOGIC; 
  signal N7456 : STD_LOGIC; 
  signal N10371 : STD_LOGIC; 
  signal N11594 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_23_Q : STD_LOGIC; 
  signal N11576 : STD_LOGIC; 
  signal N11636 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd1 : STD_LOGIC; 
  signal CHOICE3854 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N236 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_13_Q : STD_LOGIC; 
  signal N11644 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt : STD_LOGIC; 
  signal CHOICE3674 : STD_LOGIC; 
  signal N11670 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF54 : STD_LOGIC; 
  signal CHOICE2499 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_511 : STD_LOGIC; 
  signal COMP_DISPLAY_N1896 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N208 : STD_LOGIC; 
  signal U9_U10_n0010 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_9_rt : STD_LOGIC; 
  signal N11686 : STD_LOGIC; 
  signal N7235 : STD_LOGIC; 
  signal COMP_DISPLAY_N1780 : STD_LOGIC; 
  signal COMP_DISPLAY_N4561 : STD_LOGIC; 
  signal COMP_DISPLAY_n0700 : STD_LOGIC; 
  signal N11654 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N209 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1820 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo824 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_N1965 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo881 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_19_Q : STD_LOGIC; 
  signal CHOICE1373 : STD_LOGIC; 
  signal U9_U12_n0013 : STD_LOGIC; 
  signal COMP_DISPLAY_n0702 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF52 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_7_rt : STD_LOGIC; 
  signal U9_U11_n0006 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_17_Q : STD_LOGIC; 
  signal CHOICE1394 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo875 : STD_LOGIC; 
  signal COMP_DISPLAY_N1801 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N318 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF62 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd3 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_14_Q : STD_LOGIC; 
  signal N11724 : STD_LOGIC; 
  signal COMP_DISPLAY_n0704 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N214 : STD_LOGIC; 
  signal CHOICE3989 : STD_LOGIC; 
  signal U9_U10_n0012 : STD_LOGIC; 
  signal COMP_DISPLAY_N1824 : STD_LOGIC; 
  signal N7194 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF62 : STD_LOGIC; 
  signal COMP_DISPLAY_n0710 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo836 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N215 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_10_Q : STD_LOGIC; 
  signal N11725 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_VTS : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo826 : STD_LOGIC; 
  signal COMP_DISPLAY_n0706 : STD_LOGIC; 
  signal N7298 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_9_Q : STD_LOGIC; 
  signal N11668 : STD_LOGIC; 
  signal COMP_DISPLAY_n0712 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo867 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF54 : STD_LOGIC; 
  signal N11679 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_12_Q : STD_LOGIC; 
  signal N11667 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo889 : STD_LOGIC; 
  signal COMP_DISPLAY_n0708 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N184 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo935 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0714 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo828 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF5 : STD_LOGIC; 
  signal N2506 : STD_LOGIC; 
  signal COMP_DISPLAY_N1768 : STD_LOGIC; 
  signal COMP_DISPLAY_N269 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0720 : STD_LOGIC; 
  signal COMP_DISPLAY_N1832 : STD_LOGIC; 
  signal CHOICE2096 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo919 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_15_Q : STD_LOGIC; 
  signal CHOICE2509 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo890 : STD_LOGIC; 
  signal COMP_DISPLAY_n0716 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N186 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_VVO : STD_LOGIC; 
  signal COMP_DISPLAY_n0722 : STD_LOGIC; 
  signal N11805 : STD_LOGIC; 
  signal N963 : STD_LOGIC; 
  signal CHOICE3112 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0308_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo882 : STD_LOGIC; 
  signal COMP_DISPLAY_n0718 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo937 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_4_Q : STD_LOGIC; 
  signal CHOICE4023 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0724 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo865 : STD_LOGIC; 
  signal CHOICE1451 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1799 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_N1880 : STD_LOGIC; 
  signal COMP_DISPLAY_n0730 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo863 : STD_LOGIC; 
  signal COMP_SOURIS_Y_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1773 : STD_LOGIC; 
  signal COMP_DISPLAY_n0726 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0732 : STD_LOGIC; 
  signal COMP_DISPLAY_N1812 : STD_LOGIC; 
  signal CHOICE1371 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N298 : STD_LOGIC; 
  signal N11628 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1843 : STD_LOGIC; 
  signal COMP_DISPLAY_n0728 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_15_Q : STD_LOGIC; 
  signal N10364 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0734 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo845 : STD_LOGIC; 
  signal CHOICE2166 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_62 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0740 : STD_LOGIC; 
  signal CHOICE1522 : STD_LOGIC; 
  signal COMP_DISPLAY_n0690 : STD_LOGIC; 
  signal N7930 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0221_0_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo944 : STD_LOGIC; 
  signal COMP_DISPLAY_n0736 : STD_LOGIC; 
  signal N11807 : STD_LOGIC; 
  signal COMP_SOURIS_Y_9_rt1 : STD_LOGIC; 
  signal N7304 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_N4481 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo926 : STD_LOGIC; 
  signal COMP_DISPLAY_n0692 : STD_LOGIC; 
  signal N11545 : STD_LOGIC; 
  signal N11467 : STD_LOGIC; 
  signal N11707 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_10_Q : STD_LOGIC; 
  signal N11238 : STD_LOGIC; 
  signal COMP_DISPLAY_N148 : STD_LOGIC; 
  signal COMP_DISPLAY_n0738 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo825 : STD_LOGIC; 
  signal N11449 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_73 : STD_LOGIC; 
  signal N11706 : STD_LOGIC; 
  signal COMP_DISPLAY_N1792 : STD_LOGIC; 
  signal CHOICE1981 : STD_LOGIC; 
  signal COMP_DISPLAY_n0744 : STD_LOGIC; 
  signal COMP_DISPLAY_N1904 : STD_LOGIC; 
  signal COMP_DISPLAY_n0694 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo22 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0750 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_535 : STD_LOGIC; 
  signal N10358 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_100 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1844 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo872 : STD_LOGIC; 
  signal COMP_DISPLAY_n0746 : STD_LOGIC; 
  signal COMP_DISPLAY_n0696 : STD_LOGIC; 
  signal CHOICE1567 : STD_LOGIC; 
  signal N10455 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0752 : STD_LOGIC; 
  signal N11399 : STD_LOGIC; 
  signal N10359 : STD_LOGIC; 
  signal CHOICE1733 : STD_LOGIC; 
  signal COMP_DISPLAY_N1770 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_14_Q : STD_LOGIC; 
  signal N7594 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo920 : STD_LOGIC; 
  signal COMP_DISPLAY_n0748 : STD_LOGIC; 
  signal COMP_DISPLAY_n0698 : STD_LOGIC; 
  signal CHOICE1829 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0754 : STD_LOGIC; 
  signal N11400 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo849 : STD_LOGIC; 
  signal COMP_DISPLAY_n0804 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0760 : STD_LOGIC; 
  signal N11391 : STD_LOGIC; 
  signal N11211 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo21 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_21_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo856 : STD_LOGIC; 
  signal COMP_DISPLAY_n0756 : STD_LOGIC; 
  signal N11752 : STD_LOGIC; 
  signal COMP_DISPLAY_n0811 : STD_LOGIC; 
  signal N11600 : STD_LOGIC; 
  signal COMP_DISPLAY_N1882 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1837 : STD_LOGIC; 
  signal COMP_DISPLAY_n0762 : STD_LOGIC; 
  signal N11392 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_7 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo848 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_40 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_80 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1845 : STD_LOGIC; 
  signal COMP_DISPLAY_n0758 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_8 : STD_LOGIC; 
  signal COMP_DISPLAY_n0813 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo927 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_31 : STD_LOGIC; 
  signal COMP_DISPLAY_n0764 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo862 : STD_LOGIC; 
  signal COMP_DISPLAY_n0809 : STD_LOGIC; 
  signal COMP_DISPLAY_n0814 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_17_Q : STD_LOGIC; 
  signal N11743 : STD_LOGIC; 
  signal COMP_DISPLAY_n0770 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo850 : STD_LOGIC; 
  signal COMP_DISPLAY_n0815 : STD_LOGIC; 
  signal N11230 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_18_Q : STD_LOGIC; 
  signal N10367 : STD_LOGIC; 
  signal COMP_DISPLAY_n0766 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo858 : STD_LOGIC; 
  signal COMP_DISPLAY_n0816 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_19_Q : STD_LOGIC; 
  signal N11198 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo859 : STD_LOGIC; 
  signal COMP_DISPLAY_n0772 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_548 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_86 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_19_Q : STD_LOGIC; 
  signal N7229 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0768 : STD_LOGIC; 
  signal COMP_DISPLAY_N1807 : STD_LOGIC; 
  signal N11242 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_9 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_10_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo891 : STD_LOGIC; 
  signal N11210 : STD_LOGIC; 
  signal N11236 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF62 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_N1874 : STD_LOGIC; 
  signal CHOICE3015 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_9_Q : STD_LOGIC; 
  signal N11200 : STD_LOGIC; 
  signal CHOICE3469 : STD_LOGIC; 
  signal COMP_DISPLAY_n0781 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_10 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_13_Q : STD_LOGIC; 
  signal N11722 : STD_LOGIC; 
  signal N7221 : STD_LOGIC; 
  signal CHOICE3407 : STD_LOGIC; 
  signal COMP_DISPLAY_N1869 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_57 : STD_LOGIC; 
  signal CHOICE3913 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_9 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_28_Q : STD_LOGIC; 
  signal CHOICE3492 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF62 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_79 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_8 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_5_Q : STD_LOGIC; 
  signal CHOICE3447 : STD_LOGIC; 
  signal CHOICE3684 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N18 : STD_LOGIC; 
  signal N7144 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_549 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_4_Q : STD_LOGIC; 
  signal CHOICE3662 : STD_LOGIC; 
  signal N11327 : STD_LOGIC; 
  signal N11733 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N14 : STD_LOGIC; 
  signal CHOICE2211 : STD_LOGIC; 
  signal COMP_DISPLAY_n0840 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo924 : STD_LOGIC; 
  signal COMP_DISPLAY_N1840 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N17 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N13 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N190 : STD_LOGIC; 
  signal COMP_DISPLAY_N1810 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_2_Q : STD_LOGIC; 
  signal N11161 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N16 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF52 : STD_LOGIC; 
  signal CHOICE2448 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_23 : STD_LOGIC; 
  signal COMP_DISPLAY_n0175_1_Q : STD_LOGIC; 
  signal N11721 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N12 : STD_LOGIC; 
  signal COMP_DISPLAY_n0838 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_550 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_81 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo853 : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N15 : STD_LOGIC; 
  signal CHOICE3210 : STD_LOGIC; 
  signal COMP_DISPLAY_N1808 : STD_LOGIC; 
  signal COMP_DISPLAY_n0844 : STD_LOGIC; 
  signal N7524 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N256 : STD_LOGIC; 
  signal COMP_DISPLAY_n0845 : STD_LOGIC; 
  signal COMP_DISPLAY_n0850 : STD_LOGIC; 
  signal N10412 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_13_Q : STD_LOGIC; 
  signal N11664 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N279 : STD_LOGIC; 
  signal COMP_DISPLAY_n0846 : STD_LOGIC; 
  signal COMP_DISPLAY_N1811 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo951 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo873 : STD_LOGIC; 
  signal COMP_DISPLAY_n0852 : STD_LOGIC; 
  signal COMP_DISPLAY_n0176_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N258 : STD_LOGIC; 
  signal COMP_DISPLAY_n0848 : STD_LOGIC; 
  signal COMP_DISPLAY_N1802 : STD_LOGIC; 
  signal CHOICE2571 : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_62_Q : STD_LOGIC; 
  signal CHOICE2743 : STD_LOGIC; 
  signal COMP_DISPLAY_n0849 : STD_LOGIC; 
  signal COMP_DISPLAY_n0854 : STD_LOGIC; 
  signal CHOICE1985 : STD_LOGIC; 
  signal N11665 : STD_LOGIC; 
  signal N7319 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_10_Q : STD_LOGIC; 
  signal N11377 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_59_Q : STD_LOGIC; 
  signal N11186 : STD_LOGIC; 
  signal COMP_DISPLAY_n0856 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0283_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_3_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_11_Q : STD_LOGIC; 
  signal N11774 : STD_LOGIC; 
  signal N11378 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0283_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_25_Q : STD_LOGIC; 
  signal N7406 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_12_Q : STD_LOGIC; 
  signal CHOICE2208 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0283_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_31_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_5_Q : STD_LOGIC; 
  signal N10381 : STD_LOGIC; 
  signal CHOICE3991 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_7_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_37_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_0_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_6_Q : STD_LOGIC; 
  signal CHOICE3061 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo871 : STD_LOGIC; 
  signal N7396 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_43_Q : STD_LOGIC; 
  signal CHOICE1315 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_7_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_12_Q : STD_LOGIC; 
  signal CHOICE3683 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_49_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_8_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_13_Q : STD_LOGIC; 
  signal CHOICE2783 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_55_Q : STD_LOGIC; 
  signal CHOICE1700 : STD_LOGIC; 
  signal CHOICE3550 : STD_LOGIC; 
  signal N11275 : STD_LOGIC; 
  signal N11179 : STD_LOGIC; 
  signal N11734 : STD_LOGIC; 
  signal CHOICE2170 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_61_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_15_Q : STD_LOGIC; 
  signal N7783 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_9_rt : STD_LOGIC; 
  signal N11453 : STD_LOGIC; 
  signal N11497 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_16_Q : STD_LOGIC; 
  signal N7966 : STD_LOGIC; 
  signal N971 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo922 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_17_Q : STD_LOGIC; 
  signal N11642 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_9_Q : STD_LOGIC; 
  signal CHOICE2650 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_11_Q : STD_LOGIC; 
  signal N11182 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_90 : STD_LOGIC; 
  signal COMP_DISPLAY_N1815 : STD_LOGIC; 
  signal N11765 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_13_Q : STD_LOGIC; 
  signal CHOICE3437 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_89 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1778 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_25_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1842 : STD_LOGIC; 
  signal CHOICE2289 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_88 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_9_Q : STD_LOGIC; 
  signal N7210 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_21_Q : STD_LOGIC; 
  signal CHOICE1968 : STD_LOGIC; 
  signal N11703 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_18_Q : STD_LOGIC; 
  signal U9_U12_n0023 : STD_LOGIC; 
  signal N11159 : STD_LOGIC; 
  signal N11208 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_27_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_33 : STD_LOGIC; 
  signal CHOICE3717 : STD_LOGIC; 
  signal N10374 : STD_LOGIC; 
  signal N7206 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_9_rt : STD_LOGIC; 
  signal CHOICE2256 : STD_LOGIC; 
  signal N10425 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_16_Q : STD_LOGIC; 
  signal N11683 : STD_LOGIC; 
  signal N11168 : STD_LOGIC; 
  signal N7140 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_24_Q : STD_LOGIC; 
  signal CHOICE2505 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_5_Q : STD_LOGIC; 
  signal U9_U12_n0028 : STD_LOGIC; 
  signal N11202 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_13_Q : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_4 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_34 : STD_LOGIC; 
  signal N11652 : STD_LOGIC; 
  signal U9_U11_n0005 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N306 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo921 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_35 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo868 : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_20_Q : STD_LOGIC; 
  signal COMP_CORE_XXL_7_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_58_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N269 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0315_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_28_Q : STD_LOGIC; 
  signal CHOICE2997 : STD_LOGIC; 
  signal U9_U11_n0011 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N48 : STD_LOGIC; 
  signal N982 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N203 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_14_Q : STD_LOGIC; 
  signal CHOICE1823 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_36 : STD_LOGIC; 
  signal N7198 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_53 : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_22_Q : STD_LOGIC; 
  signal N7796 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_37 : STD_LOGIC; 
  signal N7200 : STD_LOGIC; 
  signal N10408 : STD_LOGIC; 
  signal N7864 : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0313_4_cyo : STD_LOGIC; 
  signal N965 : STD_LOGIC; 
  signal N11461 : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_24_Q : STD_LOGIC; 
  signal N11605 : STD_LOGIC; 
  signal N10370 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_13_Q : STD_LOGIC; 
  signal N10366 : STD_LOGIC; 
  signal N11551 : STD_LOGIC; 
  signal N11568 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_79 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_43 : STD_LOGIC; 
  signal COMP_DISPLAY_n0177_26_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_6_rt : STD_LOGIC; 
  signal N7616 : STD_LOGIC; 
  signal N7196 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_50 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_55 : STD_LOGIC; 
  signal COMP_DISPLAY_N1911 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_2_Q : STD_LOGIC; 
  signal N11718 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_56 : STD_LOGIC; 
  signal N11640 : STD_LOGIC; 
  signal COMP_DISPLAY_N1909 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N307 : STD_LOGIC; 
  signal N11616 : STD_LOGIC; 
  signal N11719 : STD_LOGIC; 
  signal N11477 : STD_LOGIC; 
  signal COMP_DISPLAY_n0194_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0188_16_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_8_rt : STD_LOGIC; 
  signal N11572 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_9_Q : STD_LOGIC; 
  signal N10379 : STD_LOGIC; 
  signal COMP_DISPLAY_n0194_4_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_7_rt : STD_LOGIC; 
  signal N11593 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt : STD_LOGIC; 
  signal N7768 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_10_Q : STD_LOGIC; 
  signal N8058 : STD_LOGIC; 
  signal CHOICE3925 : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_16_Q : STD_LOGIC; 
  signal CHOICE4008 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_15_Q : STD_LOGIC; 
  signal N11713 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_16_Q : STD_LOGIC; 
  signal CHOICE1560 : STD_LOGIC; 
  signal CHOICE2576 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_17_Q : STD_LOGIC; 
  signal N10385 : STD_LOGIC; 
  signal CHOICE1552 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_27_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_18_Q : STD_LOGIC; 
  signal CHOICE1348 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_19_Q : STD_LOGIC; 
  signal N7134 : STD_LOGIC; 
  signal CHOICE1353 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_29_Q : STD_LOGIC; 
  signal CHOICE2969 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N199 : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1232 : STD_LOGIC; 
  signal COMP_DISPLAY_n0174_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_30_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_36_Q : STD_LOGIC; 
  signal N11757 : STD_LOGIC; 
  signal N11590 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_32_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_38_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo948 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo888 : STD_LOGIC; 
  signal COMP_DISPLAY_N1800 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_33_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_39_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo876 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N297 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_34_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_40_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo887 : STD_LOGIC; 
  signal N11158 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N140 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_N1777 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_41_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_47_Q : STD_LOGIC; 
  signal CHOICE3031 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_16_Q : STD_LOGIC; 
  signal N11677 : STD_LOGIC; 
  signal N11162 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_42_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_48_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N194 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_49 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_44_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_50_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_6_Q : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd1_In : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo832 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_45_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_51_Q : STD_LOGIC; 
  signal N11704 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_1_Q : STD_LOGIC; 
  signal N11197 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_46_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_52_Q : STD_LOGIC; 
  signal N7204 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_2_Q : STD_LOGIC; 
  signal N11160 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_53_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo831 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_16_Q : STD_LOGIC; 
  signal CHOICE3762 : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_54_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1835 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_5_Q : STD_LOGIC; 
  signal N7660 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_56_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1876 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_72 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_58_Q : STD_LOGIC; 
  signal CHOICE2265 : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_10_Q : STD_LOGIC; 
  signal N7202 : STD_LOGIC; 
  signal COMP_DISPLAY_n0193_2_Q : STD_LOGIC; 
  signal N11557 : STD_LOGIC; 
  signal COMP_DISPLAY_n0460_60_Q : STD_LOGIC; 
  signal CHOICE2749 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_17_Q : STD_LOGIC; 
  signal N10380 : STD_LOGIC; 
  signal CHOICE1569 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N301 : STD_LOGIC; 
  signal CHOICE2433 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_53_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_4_Q : STD_LOGIC; 
  signal N11728 : STD_LOGIC; 
  signal CHOICE2264 : STD_LOGIC; 
  signal CHOICE3041 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_52_Q : STD_LOGIC; 
  signal N7416 : STD_LOGIC; 
  signal N11525 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_51_Q : STD_LOGIC; 
  signal N11620 : STD_LOGIC; 
  signal CHOICE2319 : STD_LOGIC; 
  signal N11585 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_12_Q : STD_LOGIC; 
  signal N11165 : STD_LOGIC; 
  signal CHOICE2298 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N230 : STD_LOGIC; 
  signal N11220 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_49_Q : STD_LOGIC; 
  signal CHOICE2713 : STD_LOGIC; 
  signal CHOICE3458 : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo915 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_43_Q : STD_LOGIC; 
  signal N11170 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5 : STD_LOGIC; 
  signal N11795 : STD_LOGIC; 
  signal N11247 : STD_LOGIC; 
  signal N11748 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N231 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_42_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_47_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_60 : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt2 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_41_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_46_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo932 : STD_LOGIC; 
  signal N11762 : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N201 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo929 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_40_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_45_Q : STD_LOGIC; 
  signal N7470 : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_1_Q : STD_LOGIC; 
  signal N11228 : STD_LOGIC; 
  signal CHOICE3501 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_39_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_44_Q : STD_LOGIC; 
  signal CHOICE2948 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0313_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_19_Q : STD_LOGIC; 
  signal N7888 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_33_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_38_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N201 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_5_1 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_37_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N254 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_31_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_36_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_16_Q : STD_LOGIC; 
  signal N7760 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_13_Q : STD_LOGIC; 
  signal N10365 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_30_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_35_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_17_Q : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_26_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_14_Q : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_98 : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_34_Q : STD_LOGIC; 
  signal N10443 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_18_Q : STD_LOGIC; 
  signal N7612 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_12_Q : STD_LOGIC; 
  signal N10424 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo855 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_26_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_65 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N185 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0008_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_12_Q : STD_LOGIC; 
  signal CHOICE1804 : STD_LOGIC; 
  signal N11213 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo829 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_23_Q : STD_LOGIC; 
  signal N7182 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_14_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N232 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo860 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1796 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_9_Q : STD_LOGIC; 
  signal N11427 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_11_Q : STD_LOGIC; 
  signal CHOICE2550 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo847 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_18_Q : STD_LOGIC; 
  signal CHOICE3696 : STD_LOGIC; 
  signal N10355 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_6_Q : STD_LOGIC; 
  signal COMP_CORE_XXL_8_rt1 : STD_LOGIC; 
  signal N11193 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_26_Q : STD_LOGIC; 
  signal N10452 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_5_Q : STD_LOGIC; 
  signal N11688 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_481 : STD_LOGIC; 
  signal N11751 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_49 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N272 : STD_LOGIC; 
  signal N11689 : STD_LOGIC; 
  signal N10423 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N234 : STD_LOGIC; 
  signal N11578 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_28_Q : STD_LOGIC; 
  signal CHOICE3919 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo946 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N99 : STD_LOGIC; 
  signal N11587 : STD_LOGIC; 
  signal COMP_DISPLAY_N1775 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0279_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0279_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1823 : STD_LOGIC; 
  signal N7809 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_10_Q : STD_LOGIC; 
  signal N10453 : STD_LOGIC; 
  signal COMP_DISPLAY_n0180_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo943 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0279_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_RVB_n0000 : STD_LOGIC; 
  signal CHOICE1488 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_63_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1838 : STD_LOGIC; 
  signal N11451 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_7_rt : STD_LOGIC; 
  signal N11541 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_6_Q : STD_LOGIC; 
  signal CHOICE1834 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_83 : STD_LOGIC; 
  signal N11680 : STD_LOGIC; 
  signal COMP_DISPLAY_N1907 : STD_LOGIC; 
  signal COMP_DISPLAY_N200 : STD_LOGIC; 
  signal COMP_DISPLAY_N1883 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_1_Q : STD_LOGIC; 
  signal N11441 : STD_LOGIC; 
  signal N11731 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo947 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N7 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_16_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_74 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_15_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1906 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N82 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N169 : STD_LOGIC; 
  signal N7309 : STD_LOGIC; 
  signal N10397 : STD_LOGIC; 
  signal N11212 : STD_LOGIC; 
  signal COMP_DISPLAY_N1891 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N83 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_496 : STD_LOGIC; 
  signal N7325 : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_4_Q : STD_LOGIC; 
  signal N7386 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0280_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0184_5_Q : STD_LOGIC; 
  signal N7388 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_66 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_23_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_18_Q : STD_LOGIC; 
  signal N10350 : STD_LOGIC; 
  signal N7160 : STD_LOGIC; 
  signal COMP_DISPLAY_n0197_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_24_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo896 : STD_LOGIC; 
  signal COMP_DISPLAY_N1898 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N221 : STD_LOGIC; 
  signal N10382 : STD_LOGIC; 
  signal COMP_SOURIS_X_9_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_22_Q : STD_LOGIC; 
  signal N11199 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_10_Q : STD_LOGIC; 
  signal N10420 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_20_Q : STD_LOGIC; 
  signal N10413 : STD_LOGIC; 
  signal N11597 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_26_Q : STD_LOGIC; 
  signal N11739 : STD_LOGIC; 
  signal N11630 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_21_Q : STD_LOGIC; 
  signal CHOICE1561 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_59 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_9_Q : STD_LOGIC; 
  signal N11566 : STD_LOGIC; 
  signal N7284 : STD_LOGIC; 
  signal CHOICE2582 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_508 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_24_Q : STD_LOGIC; 
  signal N7718 : STD_LOGIC; 
  signal N7239 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_63 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_19_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N198 : STD_LOGIC; 
  signal COMP_DISPLAY_N1889 : STD_LOGIC; 
  signal N7244 : STD_LOGIC; 
  signal N11184 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N260 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1834 : STD_LOGIC; 
  signal N11174 : STD_LOGIC; 
  signal N11167 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_28_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_507 : STD_LOGIC; 
  signal COMP_DISPLAY_N1933 : STD_LOGIC; 
  signal N11591 : STD_LOGIC; 
  signal COMP_DISPLAY_n0196_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_29_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo878 : STD_LOGIC; 
  signal N10387 : STD_LOGIC; 
  signal COMP_DISPLAY_n0182_24_Q : STD_LOGIC; 
  signal CHOICE1517 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_26_Q : STD_LOGIC; 
  signal N11209 : STD_LOGIC; 
  signal N11499 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N200 : STD_LOGIC; 
  signal N11487 : STD_LOGIC; 
  signal N10436 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_483 : STD_LOGIC; 
  signal COMP_DISPLAY_N1806 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo949 : STD_LOGIC; 
  signal CHOICE3582 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo870 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF5 : STD_LOGIC; 
  signal N7176 : STD_LOGIC; 
  signal N11547 : STD_LOGIC; 
  signal COMP_DISPLAY_n0181_1_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_26_Q : STD_LOGIC; 
  signal N979 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF5 : STD_LOGIC; 
  signal N11465 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo945 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0313_3_cyo : STD_LOGIC; 
  signal N10454 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_10_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_13_Q : STD_LOGIC; 
  signal N7189 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF56 : STD_LOGIC; 
  signal CHOICE2252 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo880 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N213 : STD_LOGIC; 
  signal N11701 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N93 : STD_LOGIC; 
  signal N11455 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_6_Q : STD_LOGIC; 
  signal N11574 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_48 : STD_LOGIC; 
  signal COMP_DISPLAY_n0179_10_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N314 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_1_Q : STD_LOGIC; 
  signal N11685 : STD_LOGIC; 
  signal COMP_DISPLAY_N1847 : STD_LOGIC; 
  signal N11156 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_485 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N212 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_26_Q : STD_LOGIC; 
  signal N11697 : STD_LOGIC; 
  signal COMP_DISPLAY_N1816 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_15_Q : STD_LOGIC; 
  signal N7257 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo884 : STD_LOGIC; 
  signal N11698 : STD_LOGIC; 
  signal COMP_DISPLAY_N1895 : STD_LOGIC; 
  signal COMP_DISPLAY_N1813 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1892 : STD_LOGIC; 
  signal COMP_DISPLAY_n0192_23_Q : STD_LOGIC; 
  signal N11742 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_21_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1841 : STD_LOGIC; 
  signal COMP_DISPLAY_N1839 : STD_LOGIC; 
  signal N11745 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_11_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1858 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_509 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_86_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_23_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_9_rt : STD_LOGIC; 
  signal N11489 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_512 : STD_LOGIC; 
  signal COMP_DISPLAY_n0183_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0191_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N229 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo923 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_14_Q : STD_LOGIC; 
  signal N7294 : STD_LOGIC; 
  signal N7390 : STD_LOGIC; 
  signal N10437 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo852 : STD_LOGIC; 
  signal CHOICE1795 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_15_Q : STD_LOGIC; 
  signal N7296 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo917 : STD_LOGIC; 
  signal COMP_DISPLAY_n0195_17_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0190_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1795 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_16_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1797 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_505 : STD_LOGIC; 
  signal N7233 : STD_LOGIC; 
  signal N11632 : STD_LOGIC; 
  signal COMP_DISPLAY_N1879 : STD_LOGIC; 
  signal N7218 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_506 : STD_LOGIC; 
  signal N10386 : STD_LOGIC; 
  signal N7223 : STD_LOGIC; 
  signal N7227 : STD_LOGIC; 
  signal COMP_DISPLAY_n0185_4_Q : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_89_rt : STD_LOGIC; 
  signal N7231 : STD_LOGIC; 
  signal COMP_DISPLAY_N1885 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N257 : STD_LOGIC; 
  signal N11205 : STD_LOGIC; 
  signal N11758 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo883 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N138 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N227 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo936 : STD_LOGIC; 
  signal N7208 : STD_LOGIC; 
  signal N10434 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_97 : STD_LOGIC; 
  signal N1001 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_45 : STD_LOGIC; 
  signal COMP_DISPLAY_n0186_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1822 : STD_LOGIC; 
  signal CHOICE1616 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N218 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_6_Q : STD_LOGIC; 
  signal N11754 : STD_LOGIC; 
  signal COMP_DISPLAY_N1902 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_484 : STD_LOGIC; 
  signal N11715 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_4_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo893 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N219 : STD_LOGIC; 
  signal N11716 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_60 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_46 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_9_Q : STD_LOGIC; 
  signal N11673 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N228 : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_10_Q : STD_LOGIC; 
  signal N11189 : STD_LOGIC; 
  signal N11674 : STD_LOGIC; 
  signal CHOICE1381 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_486 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_9_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_16_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo940 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N235 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_22_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_18_Q : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_482 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_12_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0189_20_Q : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_13_Q : STD_LOGIC; 
  signal COMP_DISPLAY_N1848 : STD_LOGIC; 
  signal COMP_DISPLAY_N1901 : STD_LOGIC; 
  signal COMP_DISPLAY_n0187_17_Q : STD_LOGIC; 
  signal N10441 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N180 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N181 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N23 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N22 : STD_LOGIC; 
  signal CHOICE4015 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_26 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_25 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_24 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_23 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N20 : STD_LOGIC; 
  signal CHOICE3075 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N18 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N17 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N16 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N15 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_22 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_21 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_20 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_19 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_18 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N13 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_33 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N11 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N10 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N9 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N8 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_17 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_16 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_15 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_14 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_13 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_34 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_35 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_36 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N3 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_37 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N317 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N48 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N38 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N39 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N36 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N41 : STD_LOGIC; 
  signal CHOICE3926 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_39 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_40 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_41 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_42 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N43 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N44 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N45 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N46 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N37 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N27 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N30 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_31 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_30 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo861 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_29 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N29 : STD_LOGIC; 
  signal N7116 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N31 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_1_Q : STD_LOGIC; 
  signal CHOICE2925 : STD_LOGIC; 
  signal U9_U12_ETAT_UART_FFd2_In : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_4_Q : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_90 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_28 : STD_LOGIC; 
  signal COMP_DISPLAY_N1827 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N316 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N24 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N23 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N22 : STD_LOGIC; 
  signal CHOICE2507 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_26 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_25 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_24 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_23 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N20 : STD_LOGIC; 
  signal CHOICE2116 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N18 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N17 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N16 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N15 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_22 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_21 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_20 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_19 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_18 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N13 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_33 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N11 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N10 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N9 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N8 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_17 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_16 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_15 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_14 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_13 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_34 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_35 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_36 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N3 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_37 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N315 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N48 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N38 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N39 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N36 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N41 : STD_LOGIC; 
  signal CHOICE3958 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_39 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_40 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_41 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_42 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N43 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N44 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N45 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N46 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N37 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N27 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N30 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_31 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_30 : STD_LOGIC; 
  signal CHOICE2828 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_29 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N29 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0313_1_cyo : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_96 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N31 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_1_Q : STD_LOGIC; 
  signal CHOICE3639 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_4_Q : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_6 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_5_Q : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_6_Q : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_28 : STD_LOGIC; 
  signal COMP_DISPLAY_N1890 : STD_LOGIC; 
  signal N7102 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_N4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_n0017 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_N5 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_n0010 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_n0003 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_3_cyo : STD_LOGIC; 
  signal CHOICE2464 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N32 : STD_LOGIC; 
  signal COMP_DISPLAY_N1865 : STD_LOGIC; 
  signal CHOICE3653 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_1_cyo : STD_LOGIC; 
  signal N11214 : STD_LOGIC; 
  signal N10356 : STD_LOGIC; 
  signal CHOICE2836 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_0 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo933 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_N32 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_N18 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N313 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_N3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_N4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF51 : STD_LOGIC; 
  signal CHOICE3697 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_N5 : STD_LOGIC; 
  signal COMP_DISPLAY_N16210 : STD_LOGIC; 
  signal COMP_DISPLAY_N4151 : STD_LOGIC; 
  signal COMP_DISPLAY_N57 : STD_LOGIC; 
  signal COMP_DISPLAY_N4411 : STD_LOGIC; 
  signal COMP_DISPLAY_N99 : STD_LOGIC; 
  signal COMP_DISPLAY_N4191 : STD_LOGIC; 
  signal COMP_DISPLAY_N4251 : STD_LOGIC; 
  signal COMP_DISPLAY_N4541 : STD_LOGIC; 
  signal COMP_DISPLAY_N1826 : STD_LOGIC; 
  signal COMP_DISPLAY_N60 : STD_LOGIC; 
  signal COMP_DISPLAY_N4531 : STD_LOGIC; 
  signal COMP_DISPLAY_N62 : STD_LOGIC; 
  signal COMP_DISPLAY_N4571 : STD_LOGIC; 
  signal COMP_DISPLAY_N1854 : STD_LOGIC; 
  signal COMP_DISPLAY_N30 : STD_LOGIC; 
  signal COMP_DISPLAY_N1698 : STD_LOGIC; 
  signal COMP_DISPLAY_N458 : STD_LOGIC; 
  signal COMP_DISPLAY_N4211 : STD_LOGIC; 
  signal COMP_DISPLAY_N4141 : STD_LOGIC; 
  signal CHOICE3903 : STD_LOGIC; 
  signal COMP_DISPLAY_N4551 : STD_LOGIC; 
  signal COMP_DISPLAY_N4521 : STD_LOGIC; 
  signal COMP_DISPLAY_N4131 : STD_LOGIC; 
  signal COMP_DISPLAY_N21 : STD_LOGIC; 
  signal COMP_DISPLAY_N4391 : STD_LOGIC; 
  signal COMP_DISPLAY_N2081 : STD_LOGIC; 
  signal COMP_DISPLAY_N18 : STD_LOGIC; 
  signal COMP_DISPLAY_N4401 : STD_LOGIC; 
  signal COMP_DISPLAY_N4201 : STD_LOGIC; 
  signal COMP_DISPLAY_N1781 : STD_LOGIC; 
  signal COMP_DISPLAY_N4181 : STD_LOGIC; 
  signal COMP_DISPLAY_N4261 : STD_LOGIC; 
  signal COMP_DISPLAY_N151 : STD_LOGIC; 
  signal N11763 : STD_LOGIC; 
  signal COMP_DISPLAY_N4491 : STD_LOGIC; 
  signal COMP_DISPLAY_N88 : STD_LOGIC; 
  signal COMP_DISPLAY_N4371 : STD_LOGIC; 
  signal COMP_DISPLAY_N4321 : STD_LOGIC; 
  signal COMP_DISPLAY_N4441 : STD_LOGIC; 
  signal COMP_DISPLAY_N4461 : STD_LOGIC; 
  signal COMP_DISPLAY_N4171 : STD_LOGIC; 
  signal COMP_DISPLAY_N70 : STD_LOGIC; 
  signal N11785 : STD_LOGIC; 
  signal COMP_DISPLAY_N150 : STD_LOGIC; 
  signal COMP_DISPLAY_N4511 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_9 : STD_LOGIC; 
  signal CHOICE2942 : STD_LOGIC; 
  signal CHOICE3373 : STD_LOGIC; 
  signal U9_U10_n0013_1_Q : STD_LOGIC; 
  signal U9_U10_n0013_0_Q : STD_LOGIC; 
  signal U9_U10_n0013_2_Q : STD_LOGIC; 
  signal U9_U10_n0013_3_Q : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo952 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd2_In : STD_LOGIC; 
  signal CHOICE2263 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo953 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo901 : STD_LOGIC; 
  signal COMP_DISPLAY_N1963 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo954 : STD_LOGIC; 
  signal CHOICE1996 : STD_LOGIC; 
  signal U9_U10_n0001_3_Q : STD_LOGIC; 
  signal U9_U10_n0001_2_Q : STD_LOGIC; 
  signal U9_U10_n0001_1_Q : STD_LOGIC; 
  signal CHOICE1997 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_2_MUXF61 : STD_LOGIC; 
  signal U9_U10_ETAT_S_FFd6 : STD_LOGIC; 
  signal COMP_DISPLAY_N1962 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_95 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF62 : STD_LOGIC; 
  signal N11772 : STD_LOGIC; 
  signal CHOICE1335 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_22 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_20 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_23 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N268 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N86 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N87 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N88 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N89 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N90 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N91 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N92 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N93 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo908 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N94 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N95 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N96 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N97 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF62 : STD_LOGIC; 
  signal CHOICE1461 : STD_LOGIC; 
  signal COMP_DISPLAY_N1873 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N6 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_22 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N255 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N100 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N101 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N102 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N103 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N104 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N105 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N106 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N107 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_N1918 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N108 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N109 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N110 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N111 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF62 : STD_LOGIC; 
  signal N1052 : STD_LOGIC; 
  signal CHOICE2589 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF56 : STD_LOGIC; 
  signal N11323 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_5_1 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N96 : STD_LOGIC; 
  signal N7136 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N114 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N115 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N116 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N117 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N118 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N119 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N120 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N121 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N122 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N123 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N124 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N125 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_3_1 : STD_LOGIC; 
  signal COMP_DISPLAY_N1888 : STD_LOGIC; 
  signal N11646 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_26 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N128 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N129 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N130 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N131 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N132 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N133 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N134 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N135 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF61 : STD_LOGIC; 
  signal N7500 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N136 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N137 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N138 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N139 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF62 : STD_LOGIC; 
  signal N905 : STD_LOGIC; 
  signal COMP_DISPLAY_N1772 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF56 : STD_LOGIC; 
  signal CHOICE3685 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N222 : STD_LOGIC; 
  signal N11603 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N142 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N143 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N144 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N145 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N146 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N147 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N148 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N149 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N150 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N151 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N152 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N153 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF62 : STD_LOGIC; 
  signal CHOICE1271 : STD_LOGIC; 
  signal COMP_DISPLAY_N1862 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N216 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N223 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N156 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N157 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N158 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N159 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N160 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N161 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N162 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N163 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo839 : STD_LOGIC; 
  signal COMP_DISPLAY_N1786 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo838 : STD_LOGIC; 
  signal COMP_DISPLAY_N1785 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF55 : STD_LOGIC; 
  signal N10469 : STD_LOGIC; 
  signal N10470 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo912 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N4 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N233 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N170 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N171 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N172 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N173 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N174 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N175 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N176 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N177 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF61 : STD_LOGIC; 
  signal N10468 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N302 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N181 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0326_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N180 : STD_LOGIC; 
  signal N11638 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N270 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_58 : STD_LOGIC; 
  signal N10411 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo20 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0313_2_cyo : STD_LOGIC; 
  signal N7180 : STD_LOGIC; 
  signal N7178 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_498 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N195 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0282_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N194 : STD_LOGIC; 
  signal CHOICE3707 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0178_22_Q : STD_LOGIC; 
  signal N1004 : STD_LOGIC; 
  signal N10391 : STD_LOGIC; 
  signal CHOICE2493 : STD_LOGIC; 
  signal COMP_DISPLAY_n0221_2_Q : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N226 : STD_LOGIC; 
  signal CHOICE3615 : STD_LOGIC; 
  signal CHOICE3948 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0325_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0325_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0325_6_cyo : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N251 : STD_LOGIC; 
  signal CHOICE3710 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0281_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0281_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0281_8_cyo : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_15_4_rt : STD_LOGIC; 
  signal CHOICE2324 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N222 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0276_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N221 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_25_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_24_cyo : STD_LOGIC; 
  signal CHOICE3470 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_8_cyo : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0275_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0275_6_cyo : STD_LOGIC; 
  signal COMP_SOURIS_X_5_rt1 : STD_LOGIC; 
  signal CHOICE3776 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo827 : STD_LOGIC; 
  signal N10369 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0303_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0303_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0303_6_cyo : STD_LOGIC; 
  signal N11459 : STD_LOGIC; 
  signal N11614 : STD_LOGIC; 
  signal N10435 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_4_rt : STD_LOGIC; 
  signal CHOICE2785 : STD_LOGIC; 
  signal N7174 : STD_LOGIC; 
  signal N8103 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut4_497 : STD_LOGIC; 
  signal N11549 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo895 : STD_LOGIC; 
  signal N11169 : STD_LOGIC; 
  signal CHOICE3755 : STD_LOGIC; 
  signal N7684 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_9_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N270 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0302_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1900 : STD_LOGIC; 
  signal N11622 : STD_LOGIC; 
  signal COMP_DISPLAY_N170 : STD_LOGIC; 
  signal COMP_DISPLAY_N2214 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0286_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF5 : STD_LOGIC; 
  signal CHOICE3652 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_8_cyo : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N274 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N273 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N275 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1776 : STD_LOGIC; 
  signal COMP_DISPLAY_N276 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N303 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo904 : STD_LOGIC; 
  signal N1007 : STD_LOGIC; 
  signal COMP_DISPLAY_N1897 : STD_LOGIC; 
  signal CHOICE1409 : STD_LOGIC; 
  signal N11746 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_54 : STD_LOGIC; 
  signal COMP_DISPLAY_N234 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0272_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N235 : STD_LOGIC; 
  signal CHOICE2653 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N139 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N137 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N135 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_61 : STD_LOGIC; 
  signal N7694 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_44 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0300_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N280 : STD_LOGIC; 
  signal N11766 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF54 : STD_LOGIC; 
  signal N8092 : STD_LOGIC; 
  signal N7158 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_n0374_29_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_87_rt : STD_LOGIC; 
  signal N7618 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0301_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0301_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0301_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N137 : STD_LOGIC; 
  signal N7850 : STD_LOGIC; 
  signal N8126 : STD_LOGIC; 
  signal N11481 : STD_LOGIC; 
  signal N7154 : STD_LOGIC; 
  signal N7425 : STD_LOGIC; 
  signal N7526 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1228 : STD_LOGIC; 
  signal N7423 : STD_LOGIC; 
  signal CHOICE3753 : STD_LOGIC; 
  signal N11463 : STD_LOGIC; 
  signal N11485 : STD_LOGIC; 
  signal CHOICE3938 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0299_6_cyo : STD_LOGIC; 
  signal N10384 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N134 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N300 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N299 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_6_rt : STD_LOGIC; 
  signal N8145 : STD_LOGIC; 
  signal CHOICE2104 : STD_LOGIC; 
  signal COMP_CORE_XXL_9_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0297_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0297_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0297_6_cyo : STD_LOGIC; 
  signal CHOICE3173 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N278 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_N1794 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo925 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N288 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0296_8_cyo : STD_LOGIC; 
  signal CHOICE3712 : STD_LOGIC; 
  signal CHOICE2100 : STD_LOGIC; 
  signal N11483 : STD_LOGIC; 
  signal N11447 : STD_LOGIC; 
  signal N7605 : STD_LOGIC; 
  signal N8130 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_8_rt : STD_LOGIC; 
  signal CHOICE3159 : STD_LOGIC; 
  signal N11749 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_21_5_rt : STD_LOGIC; 
  signal CHOICE3974 : STD_LOGIC; 
  signal CHOICE3158 : STD_LOGIC; 
  signal CHOICE2370 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0295_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_n0374_31_rt : STD_LOGIC; 
  signal CHOICE3593 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_9_rt : STD_LOGIC; 
  signal N7138 : STD_LOGIC; 
  signal CHOICE2275 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_5_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N294 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0294_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N293 : STD_LOGIC; 
  signal CHOICE3879 : STD_LOGIC; 
  signal COMP_DISPLAY_N1856 : STD_LOGIC; 
  signal N10451 : STD_LOGIC; 
  signal N10421 : STD_LOGIC; 
  signal N8101 : STD_LOGIC; 
  signal N8099 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_56 : STD_LOGIC; 
  signal N11240 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_55 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal CHOICE2129 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo854 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_8_rt : STD_LOGIC; 
  signal N7113 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0293_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0293_7_cyo : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_9_rt : STD_LOGIC; 
  signal CHOICE2416 : STD_LOGIC; 
  signal COMP_CORE_YYL_9_rt : STD_LOGIC; 
  signal U9_U12_n0014 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_89 : STD_LOGIC; 
  signal N11519 : STD_LOGIC; 
  signal N10390 : STD_LOGIC; 
  signal N10450 : STD_LOGIC; 
  signal N10440 : STD_LOGIC; 
  signal N8054 : STD_LOGIC; 
  signal N7990 : STD_LOGIC; 
  signal N7629 : STD_LOGIC; 
  signal N11234 : STD_LOGIC; 
  signal N7146 : STD_LOGIC; 
  signal N8000 : STD_LOGIC; 
  signal N11570 : STD_LOGIC; 
  signal N7117 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo897 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N299 : STD_LOGIC; 
  signal CHOICE3098 : STD_LOGIC; 
  signal CHOICE3720 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_35 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_34 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N261 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N101 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_8_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0291_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0291_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0291_6_cyo : STD_LOGIC; 
  signal N11183 : STD_LOGIC; 
  signal CHOICE3013 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_3_MUXF7 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_9_rt : STD_LOGIC; 
  signal N7986 : STD_LOGIC; 
  signal N11469 : STD_LOGIC; 
  signal N976 : STD_LOGIC; 
  signal N880 : STD_LOGIC; 
  signal N7898 : STD_LOGIC; 
  signal N7148 : STD_LOGIC; 
  signal N11471 : STD_LOGIC; 
  signal N11626 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_51 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_52 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_53 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_54 : STD_LOGIC; 
  signal N8109 : STD_LOGIC; 
  signal N11423 : STD_LOGIC; 
  signal N11555 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_64 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_59 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF56 : STD_LOGIC; 
  signal COMP_CORE_XXL_6_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF6 : STD_LOGIC; 
  signal CHOICE2249 : STD_LOGIC; 
  signal N7237 : STD_LOGIC; 
  signal N11563 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N205 : STD_LOGIC; 
  signal COMP_DISPLAY_N1833 : STD_LOGIC; 
  signal N11656 : STD_LOGIC; 
  signal CHOICE2101 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N189 : STD_LOGIC; 
  signal N11559 : STD_LOGIC; 
  signal N11445 : STD_LOGIC; 
  signal N7168 : STD_LOGIC; 
  signal N7650 : STD_LOGIC; 
  signal N7170 : STD_LOGIC; 
  signal COMP_SOURIS_X_8_rt1 : STD_LOGIC; 
  signal CHOICE3547 : STD_LOGIC; 
  signal CHOICE3006 : STD_LOGIC; 
  signal N11612 : STD_LOGIC; 
  signal N7928 : STD_LOGIC; 
  signal CHOICE3234 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo834 : STD_LOGIC; 
  signal N7164 : STD_LOGIC; 
  signal N11250 : STD_LOGIC; 
  signal N7162 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0310_7_cyo : STD_LOGIC; 
  signal CHOICE3144 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF52 : STD_LOGIC; 
  signal N11443 : STD_LOGIC; 
  signal N7212 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N188 : STD_LOGIC; 
  signal N11172 : STD_LOGIC; 
  signal N7166 : STD_LOGIC; 
  signal N7172 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_67 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N134 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N136 : STD_LOGIC; 
  signal CHOICE2437 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt1 : STD_LOGIC; 
  signal N1_rt : STD_LOGIC; 
  signal CHOICE2110 : STD_LOGIC; 
  signal CHOICE3752 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_4_1 : STD_LOGIC; 
  signal N11537 : STD_LOGIC; 
  signal N11262 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_9_rt : STD_LOGIC; 
  signal N11584 : STD_LOGIC; 
  signal COMP_DISPLAY_N1789 : STD_LOGIC; 
  signal CHOICE3309 : STD_LOGIC; 
  signal CHOICE3821 : STD_LOGIC; 
  signal N7400 : STD_LOGIC; 
  signal N11491 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF53 : STD_LOGIC; 
  signal N11176 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_47 : STD_LOGIC; 
  signal CHOICE2155 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_82 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N306 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0290_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N305 : STD_LOGIC; 
  signal CHOICE2853 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0289_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0289_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0289_6_cyo : STD_LOGIC; 
  signal N11778 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0312_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0312_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0312_6_cyo : STD_LOGIC; 
  signal CHOICE3216 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_8_rt : STD_LOGIC; 
  signal CHOICE3972 : STD_LOGIC; 
  signal N8132 : STD_LOGIC; 
  signal N7142 : STD_LOGIC; 
  signal COMP_DISPLAY_N1831 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_11_6_rt : STD_LOGIC; 
  signal N7860 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_16_9_rt : STD_LOGIC; 
  signal N977 : STD_LOGIC; 
  signal N11425 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_cy_92 : STD_LOGIC; 
  signal N11353 : STD_LOGIC; 
  signal CHOICE3345 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N206 : STD_LOGIC; 
  signal N7466 : STD_LOGIC; 
  signal CHOICE2163 : STD_LOGIC; 
  signal N11770 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_9_4_rt : STD_LOGIC; 
  signal N7490 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_3_MUXF7 : STD_LOGIC; 
  signal N7118 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N263 : STD_LOGIC; 
  signal N7150 : STD_LOGIC; 
  signal CHOICE2567 : STD_LOGIC; 
  signal COMP_DISPLAY_N1893 : STD_LOGIC; 
  signal N11435 : STD_LOGIC; 
  signal CHOICE3129 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF61 : STD_LOGIC; 
  signal N11457 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo830 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF52 : STD_LOGIC; 
  signal CHOICE3536 : STD_LOGIC; 
  signal N11755 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo846 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_N1912 : STD_LOGIC; 
  signal CHOICE3012 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo914 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF62 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_27 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_25 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N262 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N16 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N17 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N18 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N19 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N20 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N21 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N22 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N23 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo950 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N24 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N25 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N26 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N27 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF62 : STD_LOGIC; 
  signal CHOICE1499 : STD_LOGIC; 
  signal N967 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_24 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N9 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_24 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo905 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N30 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N31 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N32 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N33 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N34 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N35 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N36 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N37 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo844 : STD_LOGIC; 
  signal COMP_DISPLAY_N1791 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo843 : STD_LOGIC; 
  signal COMP_DISPLAY_N1790 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF55 : STD_LOGIC; 
  signal N10449 : STD_LOGIC; 
  signal CHOICE1419 : STD_LOGIC; 
  signal N11245 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_N1793 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_68 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N98 : STD_LOGIC; 
  signal N11218 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N44 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N45 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N46 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N8 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N47 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N48 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N49 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N50 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_N1864 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N54 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF62 : STD_LOGIC; 
  signal CHOICE1422 : STD_LOGIC; 
  signal CHOICE1449 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF56 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal CHOICE2204 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF62 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N58 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N59 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N60 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N62 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N63 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N64 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N65 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_N1788 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo842 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_N1787 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo841 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_N1910 : STD_LOGIC; 
  signal N970 : STD_LOGIC; 
  signal N11523 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_28 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_21 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_19 : STD_LOGIC; 
  signal CHOICE3097 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N72 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N73 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N74 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N75 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N76 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N77 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N78 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N79 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF53 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_N1960 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N80 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N81 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0314_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N154 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0314_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N155 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0314_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N156 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0314_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0311_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N159 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0311_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N160 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0311_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N161 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0311_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N164 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0312_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0312_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N165 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0287_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0287_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0286_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N166 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0286_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N167 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0286_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N168 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0286_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N171 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0285_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0285_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0285_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0285_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0285_8_cyo : STD_LOGIC; 
  signal N8068 : STD_LOGIC; 
  signal COMP_DISPLAY_N172 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N173 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N174 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N175 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N176 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0322_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0326_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N177 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0326_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N178 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0326_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N179 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0326_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0284_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N182 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0284_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N183 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0284_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N184 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0284_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N185 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0284_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N186 : STD_LOGIC; 
  signal COMP_DISPLAY_N187 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N188 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N189 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N190 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0317_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0282_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N191 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0282_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N192 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0282_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N193 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0282_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N196 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0283_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0283_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0280_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N197 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0280_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N198 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0280_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N199 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0280_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N202 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0281_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0281_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N203 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0327_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0327_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0327_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0327_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0327_8_cyo : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_12_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N204 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N205 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N206 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N207 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N208 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0321_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N209 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0325_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0325_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N210 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0279_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0279_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N211 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0315_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0315_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0278_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N212 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0278_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N213 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0278_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N214 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0278_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N217 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0277_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0277_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0276_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N218 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0276_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N219 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0276_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N220 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0276_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N223 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0275_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0275_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0274_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N224 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0274_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N225 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0274_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N226 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0274_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N227 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_8_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_13_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_3_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N207 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_3_rt : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_14_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N204 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_5_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N229 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0273_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0273_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N230 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0310_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0310_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0272_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N231 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0272_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N232 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0272_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N233 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0272_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0324_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N236 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0324_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N237 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0324_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N238 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0324_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0309_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N241 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0309_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N242 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0309_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N243 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0309_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N246 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0308_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0308_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N247 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0306_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0306_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0307_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N248 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0307_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N249 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0307_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N250 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0307_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0305_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N253 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0305_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N254 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0305_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N255 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0305_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N256 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0305_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N257 : STD_LOGIC; 
  signal CHOICE2979 : STD_LOGIC; 
  signal COMP_DISPLAY_N258 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N259 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N260 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N261 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N262 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0316_8_cyo : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_8_rt : STD_LOGIC; 
  signal N11215 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_9_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_10_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_11_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_12_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_13_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_14_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_15_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_16_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_17_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_18_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_19_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_20_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_21_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_22_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0304_23_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N265 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0303_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0303_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0302_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N266 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0302_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N267 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0302_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N268 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0302_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N271 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0301_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0301_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0298_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N272 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0298_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N273 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0298_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N274 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0298_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0300_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N277 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0300_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N278 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0300_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N279 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0300_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N282 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0299_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0299_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N283 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0297_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0297_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0296_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N284 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0296_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N285 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0296_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N286 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0296_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N289 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0295_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0295_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0294_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N290 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0294_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N291 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0294_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N292 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0294_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N295 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0293_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0293_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0292_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N296 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0292_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N297 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0292_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N298 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0292_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N301 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0291_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0291_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0290_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N302 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0290_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N303 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0290_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N304 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0290_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N307 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0289_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0289_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0288_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N308 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0288_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N309 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0288_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N310 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0288_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N311 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0288_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N312 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N313 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N314 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo1 : STD_LOGIC; 
  signal COMP_DISPLAY_N315 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo2 : STD_LOGIC; 
  signal COMP_DISPLAY_N316 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo3 : STD_LOGIC; 
  signal COMP_DISPLAY_N317 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo4 : STD_LOGIC; 
  signal COMP_DISPLAY_N318 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo5 : STD_LOGIC; 
  signal COMP_DISPLAY_N319 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo6 : STD_LOGIC; 
  signal COMP_DISPLAY_N320 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo7 : STD_LOGIC; 
  signal COMP_DISPLAY_N321 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo8 : STD_LOGIC; 
  signal COMP_DISPLAY_N322 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N324 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo9 : STD_LOGIC; 
  signal COMP_DISPLAY_N325 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo10 : STD_LOGIC; 
  signal COMP_DISPLAY_N326 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo11 : STD_LOGIC; 
  signal COMP_DISPLAY_N327 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo12 : STD_LOGIC; 
  signal COMP_DISPLAY_N328 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo13 : STD_LOGIC; 
  signal COMP_DISPLAY_N329 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo14 : STD_LOGIC; 
  signal COMP_DISPLAY_N330 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo15 : STD_LOGIC; 
  signal COMP_DISPLAY_N331 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo16 : STD_LOGIC; 
  signal COMP_DISPLAY_N332 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo17 : STD_LOGIC; 
  signal COMP_DISPLAY_N333 : STD_LOGIC; 
  signal COMP_DISPLAY_N334 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo18 : STD_LOGIC; 
  signal COMP_DISPLAY_N335 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo19 : STD_LOGIC; 
  signal COMP_DISPLAY_N336 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo20 : STD_LOGIC; 
  signal COMP_DISPLAY_N337 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo21 : STD_LOGIC; 
  signal COMP_DISPLAY_N338 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo22 : STD_LOGIC; 
  signal COMP_DISPLAY_N339 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo23 : STD_LOGIC; 
  signal COMP_DISPLAY_N340 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo24 : STD_LOGIC; 
  signal COMP_DISPLAY_N341 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo25 : STD_LOGIC; 
  signal COMP_DISPLAY_N342 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo26 : STD_LOGIC; 
  signal COMP_DISPLAY_N343 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo1 : STD_LOGIC; 
  signal COMP_DISPLAY_N345 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo27 : STD_LOGIC; 
  signal COMP_DISPLAY_N346 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo28 : STD_LOGIC; 
  signal COMP_DISPLAY_N347 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo29 : STD_LOGIC; 
  signal COMP_DISPLAY_N348 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo30 : STD_LOGIC; 
  signal COMP_DISPLAY_N349 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo31 : STD_LOGIC; 
  signal COMP_DISPLAY_N350 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo32 : STD_LOGIC; 
  signal COMP_DISPLAY_N351 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo33 : STD_LOGIC; 
  signal COMP_DISPLAY_N352 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo34 : STD_LOGIC; 
  signal COMP_DISPLAY_N353 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo35 : STD_LOGIC; 
  signal COMP_DISPLAY_N354 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo36 : STD_LOGIC; 
  signal COMP_DISPLAY_N356 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo37 : STD_LOGIC; 
  signal COMP_DISPLAY_N357 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo38 : STD_LOGIC; 
  signal COMP_DISPLAY_N358 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo39 : STD_LOGIC; 
  signal COMP_DISPLAY_N359 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo40 : STD_LOGIC; 
  signal COMP_DISPLAY_N360 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo41 : STD_LOGIC; 
  signal COMP_DISPLAY_N361 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo42 : STD_LOGIC; 
  signal COMP_DISPLAY_N362 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo43 : STD_LOGIC; 
  signal COMP_DISPLAY_N363 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo44 : STD_LOGIC; 
  signal COMP_DISPLAY_N364 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo45 : STD_LOGIC; 
  signal COMP_DISPLAY_N365 : STD_LOGIC; 
  signal COMP_DISPLAY_N366 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo46 : STD_LOGIC; 
  signal COMP_DISPLAY_N367 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo47 : STD_LOGIC; 
  signal COMP_DISPLAY_N368 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo48 : STD_LOGIC; 
  signal COMP_DISPLAY_N369 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo49 : STD_LOGIC; 
  signal COMP_DISPLAY_N370 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo50 : STD_LOGIC; 
  signal COMP_DISPLAY_N371 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo51 : STD_LOGIC; 
  signal COMP_DISPLAY_N372 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo52 : STD_LOGIC; 
  signal COMP_DISPLAY_N373 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo53 : STD_LOGIC; 
  signal COMP_DISPLAY_N374 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo54 : STD_LOGIC; 
  signal COMP_DISPLAY_N375 : STD_LOGIC; 
  signal COMP_DISPLAY_N376 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo55 : STD_LOGIC; 
  signal COMP_DISPLAY_N377 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo56 : STD_LOGIC; 
  signal COMP_DISPLAY_N378 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo57 : STD_LOGIC; 
  signal COMP_DISPLAY_N379 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo58 : STD_LOGIC; 
  signal COMP_DISPLAY_N380 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo59 : STD_LOGIC; 
  signal COMP_DISPLAY_N381 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo60 : STD_LOGIC; 
  signal COMP_DISPLAY_N382 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo61 : STD_LOGIC; 
  signal COMP_DISPLAY_N383 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo62 : STD_LOGIC; 
  signal COMP_DISPLAY_N384 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo63 : STD_LOGIC; 
  signal COMP_DISPLAY_N385 : STD_LOGIC; 
  signal COMP_DISPLAY_N386 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo64 : STD_LOGIC; 
  signal COMP_DISPLAY_N387 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo65 : STD_LOGIC; 
  signal COMP_DISPLAY_N388 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo66 : STD_LOGIC; 
  signal COMP_DISPLAY_N389 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo67 : STD_LOGIC; 
  signal COMP_DISPLAY_N390 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo68 : STD_LOGIC; 
  signal COMP_DISPLAY_N391 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo69 : STD_LOGIC; 
  signal COMP_DISPLAY_N392 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo70 : STD_LOGIC; 
  signal COMP_DISPLAY_N393 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo71 : STD_LOGIC; 
  signal COMP_DISPLAY_N394 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo72 : STD_LOGIC; 
  signal COMP_DISPLAY_N395 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo73 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_16 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF56 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_15 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_13 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF55 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_10 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N187 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N11217 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N312 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N286 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_77 : STD_LOGIC; 
  signal CHOICE3823 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N97 : STD_LOGIC; 
  signal COMP_DISPLAY_n07842 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo930 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_78 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N240 : STD_LOGIC; 
  signal CHOICE3344 : STD_LOGIC; 
  signal N11650 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_13 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N282 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_12 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo833 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_62 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N319 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF5 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_61 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N288 : STD_LOGIC; 
  signal U9_U12_TIMER_inst_lut3_3 : STD_LOGIC; 
  signal N11206 : STD_LOGIC; 
  signal CHOICE2633 : STD_LOGIC; 
  signal CHOICE3998 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N237 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N285 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF54 : STD_LOGIC; 
  signal CHOICE3424 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_80 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N241 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_14 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_11 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_39 : STD_LOGIC; 
  signal COMP_DISPLAY_N4351 : STD_LOGIC; 
  signal CHOICE2004 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N247 : STD_LOGIC; 
  signal CHOICE2861 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N242 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_3_MUXF7 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N289 : STD_LOGIC; 
  signal COMP_DISPLAY_N397 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo74 : STD_LOGIC; 
  signal COMP_DISPLAY_N398 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo75 : STD_LOGIC; 
  signal COMP_DISPLAY_N399 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo76 : STD_LOGIC; 
  signal COMP_DISPLAY_N400 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo77 : STD_LOGIC; 
  signal COMP_DISPLAY_N401 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo78 : STD_LOGIC; 
  signal COMP_DISPLAY_N402 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo79 : STD_LOGIC; 
  signal COMP_DISPLAY_N403 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo80 : STD_LOGIC; 
  signal COMP_DISPLAY_N404 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo81 : STD_LOGIC; 
  signal COMP_DISPLAY_N405 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo82 : STD_LOGIC; 
  signal COMP_DISPLAY_N406 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N243 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF51 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_87 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_14 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_11 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N259 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_12 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF6 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N244 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N245 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N283 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF52 : STD_LOGIC; 
  signal COMP_DISPLAY_N1779 : STD_LOGIC; 
  signal N11561 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N287 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF55 : STD_LOGIC; 
  signal N11203 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N246 : STD_LOGIC; 
  signal CHOICE1961 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N217 : STD_LOGIC; 
  signal N10388 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0347_2_MUXF61 : STD_LOGIC; 
  signal COMP_DISPLAY_N407 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo83 : STD_LOGIC; 
  signal COMP_DISPLAY_N408 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo84 : STD_LOGIC; 
  signal COMP_DISPLAY_N409 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo85 : STD_LOGIC; 
  signal COMP_DISPLAY_N410 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo86 : STD_LOGIC; 
  signal COMP_DISPLAY_N411 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo87 : STD_LOGIC; 
  signal COMP_DISPLAY_N412 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo88 : STD_LOGIC; 
  signal COMP_DISPLAY_N413 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo89 : STD_LOGIC; 
  signal COMP_DISPLAY_N414 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo90 : STD_LOGIC; 
  signal COMP_DISPLAY_N415 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo91 : STD_LOGIC; 
  signal COMP_DISPLAY_N416 : STD_LOGIC; 
  signal COMP_DISPLAY_N417 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo92 : STD_LOGIC; 
  signal COMP_DISPLAY_N418 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo93 : STD_LOGIC; 
  signal COMP_DISPLAY_N419 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo94 : STD_LOGIC; 
  signal COMP_DISPLAY_N420 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo95 : STD_LOGIC; 
  signal COMP_DISPLAY_N421 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo96 : STD_LOGIC; 
  signal COMP_DISPLAY_N422 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo97 : STD_LOGIC; 
  signal COMP_DISPLAY_N423 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo98 : STD_LOGIC; 
  signal COMP_DISPLAY_N424 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo99 : STD_LOGIC; 
  signal COMP_DISPLAY_N425 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo100 : STD_LOGIC; 
  signal COMP_DISPLAY_N426 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo101 : STD_LOGIC; 
  signal COMP_DISPLAY_N428 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo102 : STD_LOGIC; 
  signal COMP_DISPLAY_N429 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo103 : STD_LOGIC; 
  signal COMP_DISPLAY_N430 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo104 : STD_LOGIC; 
  signal COMP_DISPLAY_N431 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo105 : STD_LOGIC; 
  signal COMP_DISPLAY_N432 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo106 : STD_LOGIC; 
  signal COMP_DISPLAY_N433 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo107 : STD_LOGIC; 
  signal COMP_DISPLAY_N434 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo108 : STD_LOGIC; 
  signal COMP_DISPLAY_N435 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo109 : STD_LOGIC; 
  signal COMP_DISPLAY_N436 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo110 : STD_LOGIC; 
  signal COMP_DISPLAY_N437 : STD_LOGIC; 
  signal COMP_DISPLAY_N438 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo111 : STD_LOGIC; 
  signal COMP_DISPLAY_N439 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo112 : STD_LOGIC; 
  signal COMP_DISPLAY_N440 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo113 : STD_LOGIC; 
  signal COMP_DISPLAY_N441 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo114 : STD_LOGIC; 
  signal COMP_DISPLAY_N442 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo115 : STD_LOGIC; 
  signal COMP_DISPLAY_N443 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo116 : STD_LOGIC; 
  signal COMP_DISPLAY_N444 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo117 : STD_LOGIC; 
  signal COMP_DISPLAY_N445 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo118 : STD_LOGIC; 
  signal COMP_DISPLAY_N446 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo119 : STD_LOGIC; 
  signal COMP_DISPLAY_N447 : STD_LOGIC; 
  signal COMP_DISPLAY_N448 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo120 : STD_LOGIC; 
  signal COMP_DISPLAY_N449 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo121 : STD_LOGIC; 
  signal COMP_DISPLAY_N450 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo122 : STD_LOGIC; 
  signal COMP_DISPLAY_N451 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo123 : STD_LOGIC; 
  signal COMP_DISPLAY_N452 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo124 : STD_LOGIC; 
  signal COMP_DISPLAY_N453 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo125 : STD_LOGIC; 
  signal COMP_DISPLAY_N454 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo126 : STD_LOGIC; 
  signal COMP_DISPLAY_N455 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo127 : STD_LOGIC; 
  signal COMP_DISPLAY_N456 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo128 : STD_LOGIC; 
  signal COMP_DISPLAY_N457 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N459 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N460 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N461 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N462 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N463 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N464 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N465 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_Y_MIN_2_8_cyo : STD_LOGIC; 
  signal CHOICE3857 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_2_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N467 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo130 : STD_LOGIC; 
  signal COMP_DISPLAY_N468 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo131 : STD_LOGIC; 
  signal COMP_DISPLAY_N469 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo132 : STD_LOGIC; 
  signal COMP_DISPLAY_N470 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo133 : STD_LOGIC; 
  signal COMP_DISPLAY_N471 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo134 : STD_LOGIC; 
  signal COMP_DISPLAY_N472 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo135 : STD_LOGIC; 
  signal COMP_DISPLAY_N473 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo136 : STD_LOGIC; 
  signal COMP_DISPLAY_N474 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo137 : STD_LOGIC; 
  signal COMP_DISPLAY_N475 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo138 : STD_LOGIC; 
  signal COMP_DISPLAY_N476 : STD_LOGIC; 
  signal COMP_DISPLAY_N477 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo139 : STD_LOGIC; 
  signal COMP_DISPLAY_N478 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo140 : STD_LOGIC; 
  signal COMP_DISPLAY_N479 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo141 : STD_LOGIC; 
  signal COMP_DISPLAY_N480 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo142 : STD_LOGIC; 
  signal COMP_DISPLAY_N481 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo143 : STD_LOGIC; 
  signal COMP_DISPLAY_N482 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo144 : STD_LOGIC; 
  signal COMP_DISPLAY_N483 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo145 : STD_LOGIC; 
  signal COMP_DISPLAY_N484 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo146 : STD_LOGIC; 
  signal COMP_DISPLAY_N485 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo147 : STD_LOGIC; 
  signal COMP_DISPLAY_N486 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo148 : STD_LOGIC; 
  signal COMP_DISPLAY_N488 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo149 : STD_LOGIC; 
  signal COMP_DISPLAY_N489 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo150 : STD_LOGIC; 
  signal COMP_DISPLAY_N490 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo151 : STD_LOGIC; 
  signal COMP_DISPLAY_N491 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo152 : STD_LOGIC; 
  signal COMP_DISPLAY_N492 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo153 : STD_LOGIC; 
  signal COMP_DISPLAY_N493 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo154 : STD_LOGIC; 
  signal COMP_DISPLAY_N494 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo155 : STD_LOGIC; 
  signal COMP_DISPLAY_N495 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo156 : STD_LOGIC; 
  signal COMP_DISPLAY_N496 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo157 : STD_LOGIC; 
  signal COMP_DISPLAY_N497 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo158 : STD_LOGIC; 
  signal COMP_DISPLAY_N499 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo159 : STD_LOGIC; 
  signal COMP_DISPLAY_N500 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo160 : STD_LOGIC; 
  signal COMP_DISPLAY_N501 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo161 : STD_LOGIC; 
  signal COMP_DISPLAY_N502 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo162 : STD_LOGIC; 
  signal COMP_DISPLAY_N503 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo163 : STD_LOGIC; 
  signal COMP_DISPLAY_N504 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo164 : STD_LOGIC; 
  signal COMP_DISPLAY_N505 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo165 : STD_LOGIC; 
  signal COMP_DISPLAY_N506 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo166 : STD_LOGIC; 
  signal COMP_DISPLAY_N507 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo167 : STD_LOGIC; 
  signal COMP_DISPLAY_N508 : STD_LOGIC; 
  signal COMP_DISPLAY_N509 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo168 : STD_LOGIC; 
  signal COMP_DISPLAY_N510 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo169 : STD_LOGIC; 
  signal COMP_DISPLAY_N511 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo170 : STD_LOGIC; 
  signal COMP_DISPLAY_N512 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo171 : STD_LOGIC; 
  signal COMP_DISPLAY_N513 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo172 : STD_LOGIC; 
  signal COMP_DISPLAY_N514 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo173 : STD_LOGIC; 
  signal COMP_DISPLAY_N515 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo174 : STD_LOGIC; 
  signal COMP_DISPLAY_N516 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo175 : STD_LOGIC; 
  signal COMP_DISPLAY_N517 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo176 : STD_LOGIC; 
  signal COMP_DISPLAY_N518 : STD_LOGIC; 
  signal COMP_DISPLAY_N519 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo177 : STD_LOGIC; 
  signal COMP_DISPLAY_N520 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo178 : STD_LOGIC; 
  signal COMP_DISPLAY_N521 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo179 : STD_LOGIC; 
  signal COMP_DISPLAY_N522 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo180 : STD_LOGIC; 
  signal COMP_DISPLAY_N523 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo181 : STD_LOGIC; 
  signal COMP_DISPLAY_N524 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo182 : STD_LOGIC; 
  signal COMP_DISPLAY_N525 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo183 : STD_LOGIC; 
  signal COMP_DISPLAY_N526 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo184 : STD_LOGIC; 
  signal COMP_DISPLAY_N527 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo185 : STD_LOGIC; 
  signal COMP_DISPLAY_N528 : STD_LOGIC; 
  signal COMP_DISPLAY_N529 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo186 : STD_LOGIC; 
  signal COMP_DISPLAY_N530 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo187 : STD_LOGIC; 
  signal COMP_DISPLAY_N531 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo188 : STD_LOGIC; 
  signal COMP_DISPLAY_N532 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo189 : STD_LOGIC; 
  signal COMP_DISPLAY_N533 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo190 : STD_LOGIC; 
  signal COMP_DISPLAY_N534 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo191 : STD_LOGIC; 
  signal COMP_DISPLAY_N535 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo192 : STD_LOGIC; 
  signal COMP_DISPLAY_N536 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo193 : STD_LOGIC; 
  signal COMP_DISPLAY_N537 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo194 : STD_LOGIC; 
  signal COMP_DISPLAY_N538 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo2 : STD_LOGIC; 
  signal COMP_DISPLAY_N540 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo195 : STD_LOGIC; 
  signal COMP_DISPLAY_N541 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo196 : STD_LOGIC; 
  signal COMP_DISPLAY_N542 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo197 : STD_LOGIC; 
  signal COMP_DISPLAY_N543 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo198 : STD_LOGIC; 
  signal COMP_DISPLAY_N544 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo199 : STD_LOGIC; 
  signal COMP_DISPLAY_N545 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo200 : STD_LOGIC; 
  signal COMP_DISPLAY_N546 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo201 : STD_LOGIC; 
  signal COMP_DISPLAY_N547 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo202 : STD_LOGIC; 
  signal COMP_DISPLAY_N548 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo203 : STD_LOGIC; 
  signal COMP_DISPLAY_N549 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo204 : STD_LOGIC; 
  signal COMP_DISPLAY_N551 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo205 : STD_LOGIC; 
  signal COMP_DISPLAY_N552 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo206 : STD_LOGIC; 
  signal COMP_DISPLAY_N553 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo207 : STD_LOGIC; 
  signal COMP_DISPLAY_N554 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo208 : STD_LOGIC; 
  signal COMP_DISPLAY_N555 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo209 : STD_LOGIC; 
  signal COMP_DISPLAY_N556 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo210 : STD_LOGIC; 
  signal COMP_DISPLAY_N557 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo211 : STD_LOGIC; 
  signal COMP_DISPLAY_N558 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo212 : STD_LOGIC; 
  signal COMP_DISPLAY_N559 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo213 : STD_LOGIC; 
  signal COMP_DISPLAY_N560 : STD_LOGIC; 
  signal COMP_DISPLAY_N561 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo214 : STD_LOGIC; 
  signal COMP_DISPLAY_N562 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo215 : STD_LOGIC; 
  signal COMP_DISPLAY_N563 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo216 : STD_LOGIC; 
  signal COMP_DISPLAY_N564 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo217 : STD_LOGIC; 
  signal COMP_DISPLAY_N565 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo218 : STD_LOGIC; 
  signal COMP_DISPLAY_N566 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo219 : STD_LOGIC; 
  signal COMP_DISPLAY_N567 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo220 : STD_LOGIC; 
  signal COMP_DISPLAY_N568 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo221 : STD_LOGIC; 
  signal COMP_DISPLAY_N569 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo222 : STD_LOGIC; 
  signal COMP_DISPLAY_N570 : STD_LOGIC; 
  signal COMP_DISPLAY_N571 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo223 : STD_LOGIC; 
  signal COMP_DISPLAY_N572 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo224 : STD_LOGIC; 
  signal COMP_DISPLAY_N573 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo225 : STD_LOGIC; 
  signal COMP_DISPLAY_N574 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo226 : STD_LOGIC; 
  signal COMP_DISPLAY_N575 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo227 : STD_LOGIC; 
  signal COMP_DISPLAY_N576 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo228 : STD_LOGIC; 
  signal COMP_DISPLAY_N577 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo229 : STD_LOGIC; 
  signal COMP_DISPLAY_N578 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo230 : STD_LOGIC; 
  signal COMP_DISPLAY_N579 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo231 : STD_LOGIC; 
  signal COMP_DISPLAY_N580 : STD_LOGIC; 
  signal COMP_DISPLAY_N581 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo232 : STD_LOGIC; 
  signal COMP_DISPLAY_N582 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo233 : STD_LOGIC; 
  signal COMP_DISPLAY_N583 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo234 : STD_LOGIC; 
  signal COMP_DISPLAY_N584 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo235 : STD_LOGIC; 
  signal COMP_DISPLAY_N585 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo236 : STD_LOGIC; 
  signal COMP_DISPLAY_N586 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo237 : STD_LOGIC; 
  signal COMP_DISPLAY_N587 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo238 : STD_LOGIC; 
  signal COMP_DISPLAY_N588 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo239 : STD_LOGIC; 
  signal COMP_DISPLAY_N589 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo240 : STD_LOGIC; 
  signal COMP_DISPLAY_N590 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo241 : STD_LOGIC; 
  signal COMP_DISPLAY_N592 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo242 : STD_LOGIC; 
  signal COMP_DISPLAY_N593 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo243 : STD_LOGIC; 
  signal COMP_DISPLAY_N594 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo244 : STD_LOGIC; 
  signal COMP_DISPLAY_N595 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo245 : STD_LOGIC; 
  signal COMP_DISPLAY_N596 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo246 : STD_LOGIC; 
  signal COMP_DISPLAY_N597 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo247 : STD_LOGIC; 
  signal COMP_DISPLAY_N598 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo248 : STD_LOGIC; 
  signal COMP_DISPLAY_N599 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo249 : STD_LOGIC; 
  signal COMP_DISPLAY_N600 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo250 : STD_LOGIC; 
  signal COMP_DISPLAY_N601 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo251 : STD_LOGIC; 
  signal COMP_DISPLAY_N603 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo252 : STD_LOGIC; 
  signal COMP_DISPLAY_N604 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo253 : STD_LOGIC; 
  signal COMP_DISPLAY_N605 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo254 : STD_LOGIC; 
  signal COMP_DISPLAY_N606 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo255 : STD_LOGIC; 
  signal COMP_DISPLAY_N607 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo256 : STD_LOGIC; 
  signal COMP_DISPLAY_N608 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo257 : STD_LOGIC; 
  signal COMP_DISPLAY_N609 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo258 : STD_LOGIC; 
  signal COMP_DISPLAY_N610 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo259 : STD_LOGIC; 
  signal COMP_DISPLAY_N611 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo260 : STD_LOGIC; 
  signal COMP_DISPLAY_N612 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo3 : STD_LOGIC; 
  signal COMP_DISPLAY_N614 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo261 : STD_LOGIC; 
  signal COMP_DISPLAY_N615 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo262 : STD_LOGIC; 
  signal COMP_DISPLAY_N616 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo263 : STD_LOGIC; 
  signal COMP_DISPLAY_N617 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo264 : STD_LOGIC; 
  signal COMP_DISPLAY_N618 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo265 : STD_LOGIC; 
  signal COMP_DISPLAY_N619 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo266 : STD_LOGIC; 
  signal COMP_DISPLAY_N620 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo267 : STD_LOGIC; 
  signal COMP_DISPLAY_N621 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo268 : STD_LOGIC; 
  signal COMP_DISPLAY_N622 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo269 : STD_LOGIC; 
  signal COMP_DISPLAY_N623 : STD_LOGIC; 
  signal COMP_DISPLAY_N624 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo270 : STD_LOGIC; 
  signal COMP_DISPLAY_N625 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo271 : STD_LOGIC; 
  signal COMP_DISPLAY_N626 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo272 : STD_LOGIC; 
  signal COMP_DISPLAY_N627 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo273 : STD_LOGIC; 
  signal COMP_DISPLAY_N628 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo274 : STD_LOGIC; 
  signal COMP_DISPLAY_N629 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo275 : STD_LOGIC; 
  signal COMP_DISPLAY_N630 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo276 : STD_LOGIC; 
  signal COMP_DISPLAY_N631 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo277 : STD_LOGIC; 
  signal COMP_DISPLAY_N632 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo278 : STD_LOGIC; 
  signal COMP_DISPLAY_N633 : STD_LOGIC; 
  signal COMP_DISPLAY_N634 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo279 : STD_LOGIC; 
  signal COMP_DISPLAY_N635 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo280 : STD_LOGIC; 
  signal COMP_DISPLAY_N636 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo281 : STD_LOGIC; 
  signal COMP_DISPLAY_N637 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo282 : STD_LOGIC; 
  signal COMP_DISPLAY_N638 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo283 : STD_LOGIC; 
  signal COMP_DISPLAY_N639 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo284 : STD_LOGIC; 
  signal COMP_DISPLAY_N640 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo285 : STD_LOGIC; 
  signal COMP_DISPLAY_N641 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo286 : STD_LOGIC; 
  signal COMP_DISPLAY_N642 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo287 : STD_LOGIC; 
  signal COMP_DISPLAY_N643 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo4 : STD_LOGIC; 
  signal COMP_DISPLAY_And_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N645 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo5 : STD_LOGIC; 
  signal COMP_DISPLAY_N646 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo288 : STD_LOGIC; 
  signal COMP_DISPLAY_N647 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo289 : STD_LOGIC; 
  signal COMP_DISPLAY_N648 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo290 : STD_LOGIC; 
  signal COMP_DISPLAY_N649 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo291 : STD_LOGIC; 
  signal COMP_DISPLAY_N650 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo292 : STD_LOGIC; 
  signal COMP_DISPLAY_N651 : STD_LOGIC; 
  signal COMP_DISPLAY_N652 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo293 : STD_LOGIC; 
  signal COMP_DISPLAY_N653 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo294 : STD_LOGIC; 
  signal COMP_DISPLAY_N654 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo295 : STD_LOGIC; 
  signal COMP_DISPLAY_N655 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo296 : STD_LOGIC; 
  signal COMP_DISPLAY_N656 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo297 : STD_LOGIC; 
  signal COMP_DISPLAY_N657 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo298 : STD_LOGIC; 
  signal COMP_DISPLAY_N658 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo299 : STD_LOGIC; 
  signal COMP_DISPLAY_N659 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo300 : STD_LOGIC; 
  signal COMP_DISPLAY_N660 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo301 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N662 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N663 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N664 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N665 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_5_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N666 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_6_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N667 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_7_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N668 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_X_MIN_2_8_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N669 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N670 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0329_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N671 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0329_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N672 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0329_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N673 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0329_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N674 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_3_8_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_5_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_5_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_0_4_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_17_4_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_18_7_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N680 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0318_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N681 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0318_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N682 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0318_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N683 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0318_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N684 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0318_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N685 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_4_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_8_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_5_rt : STD_LOGIC; 
  signal CHOICE3405 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_57_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_4_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_22_4_rt : STD_LOGIC; 
  signal CHOICE3081 : STD_LOGIC; 
  signal CHOICE3666 : STD_LOGIC; 
  signal COMP_DISPLAY_N690 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0331_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N691 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0331_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N692 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0331_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N693 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0331_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N694 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_56_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_59_rt : STD_LOGIC; 
  signal N11662 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_4_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_7_rt : STD_LOGIC; 
  signal CHOICE3557 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_60_rt : STD_LOGIC; 
  signal CHOICE2503 : STD_LOGIC; 
  signal CHOICE2642 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_5_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N700 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0335_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N701 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0335_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N702 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0335_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N703 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0335_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N704 : STD_LOGIC; 
  signal N10363 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_8_rt : STD_LOGIC; 
  signal COMP_SOURIS_Y_5_rt1 : STD_LOGIC; 
  signal COMP_SOURIS_Y_6_rt1 : STD_LOGIC; 
  signal COMP_SOURIS_Y_7_rt1 : STD_LOGIC; 
  signal COMP_SOURIS_Y_8_rt1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_4_rt : STD_LOGIC; 
  signal CHOICE2848 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_4_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_8_7_rt : STD_LOGIC; 
  signal COMP_CORE_YYL_2_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_N710 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0333_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N711 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0333_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N712 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0333_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N713 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0333_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N714 : STD_LOGIC; 
  signal COMP_CORE_YYL_6_rt1 : STD_LOGIC; 
  signal COMP_CORE_YYL_7_rt1 : STD_LOGIC; 
  signal COMP_CORE_YYL_8_rt1 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_4_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_4_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_5_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_19_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_20_8_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N720 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0336_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N721 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0336_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N722 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0336_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N723 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0336_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N724 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_6_8_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_6_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_1_7_rt : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_7_6_rt : STD_LOGIC; 
  signal N11333 : STD_LOGIC; 
  signal COMP_CORE_YYL_7_rt : STD_LOGIC; 
  signal COMP_CORE_YYL_8_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N1872 : STD_LOGIC; 
  signal N11421 : STD_LOGIC; 
  signal CHOICE3849 : STD_LOGIC; 
  signal N11602 : STD_LOGIC; 
  signal COMP_DISPLAY_N730 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0330_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N731 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0330_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N732 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0330_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N733 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0330_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N734 : STD_LOGIC; 
  signal COMP_CORE_XXL_6_rt : STD_LOGIC; 
  signal COMP_CORE_XXL_7_rt : STD_LOGIC; 
  signal COMP_CORE_XXL_8_rt : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_X_REG_6_rt : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_REG_8_rt : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_REG_7_rt : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_REG_6_rt : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_REG_5_rt : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_REG_1_rt : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_REG_0_rt : STD_LOGIC; 
  signal COMP_SOURIS_Y_5_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N740 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0334_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N741 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0334_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N742 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0334_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N743 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0334_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N744 : STD_LOGIC; 
  signal COMP_SOURIS_Y_6_rt : STD_LOGIC; 
  signal COMP_SOURIS_Y_7_rt : STD_LOGIC; 
  signal COMP_SOURIS_Y_8_rt : STD_LOGIC; 
  signal CHOICE3893 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo938 : STD_LOGIC; 
  signal CHOICE2983 : STD_LOGIC; 
  signal CHOICE2802 : STD_LOGIC; 
  signal CHOICE2045 : STD_LOGIC; 
  signal N11273 : STD_LOGIC; 
  signal CHOICE2536 : STD_LOGIC; 
  signal CHOICE2410 : STD_LOGIC; 
  signal COMP_DISPLAY_N750 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0332_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N751 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0332_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N752 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0332_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N753 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0332_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N754 : STD_LOGIC; 
  signal CHOICE3790 : STD_LOGIC; 
  signal CHOICE2339 : STD_LOGIC; 
  signal CHOICE3316 : STD_LOGIC; 
  signal CHOICE3197 : STD_LOGIC; 
  signal CHOICE2686 : STD_LOGIC; 
  signal CHOICE2048 : STD_LOGIC; 
  signal N11355 : STD_LOGIC; 
  signal CHOICE3571 : STD_LOGIC; 
  signal CHOICE2957 : STD_LOGIC; 
  signal CHOICE2049 : STD_LOGIC; 
  signal CHOICE3891 : STD_LOGIC; 
  signal N10362 : STD_LOGIC; 
  signal COMP_DISPLAY_N760 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0323_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N761 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0323_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N762 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0323_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N763 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0323_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N764 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0323_4_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N765 : STD_LOGIC; 
  signal CHOICE3787 : STD_LOGIC; 
  signal CHOICE2886 : STD_LOGIC; 
  signal N7896 : STD_LOGIC; 
  signal CHOICE2947 : STD_LOGIC; 
  signal CHOICE3187 : STD_LOGIC; 
  signal CHOICE2564 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_N47 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_55_rt : STD_LOGIC; 
  signal N11495 : STD_LOGIC; 
  signal N7894 : STD_LOGIC; 
  signal COMP_DISPLAY_N770 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0358_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N771 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0358_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N772 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0358_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N773 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0358_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N774 : STD_LOGIC; 
  signal N11768 : STD_LOGIC; 
  signal COMP_DISPLAY_N1867 : STD_LOGIC; 
  signal CHOICE2403 : STD_LOGIC; 
  signal CHOICE3570 : STD_LOGIC; 
  signal CHOICE3457 : STD_LOGIC; 
  signal COMP_DISPLAY_N1846 : STD_LOGIC; 
  signal CHOICE3205 : STD_LOGIC; 
  signal CHOICE2062 : STD_LOGIC; 
  signal CHOICE2381 : STD_LOGIC; 
  signal CHOICE3056 : STD_LOGIC; 
  signal CHOICE3890 : STD_LOGIC; 
  signal COMP_DISPLAY_N780 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0342_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N781 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0342_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N782 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0342_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N783 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0342_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N784 : STD_LOGIC; 
  signal N11166 : STD_LOGIC; 
  signal CHOICE1941 : STD_LOGIC; 
  signal CHOICE2362 : STD_LOGIC; 
  signal CHOICE3330 : STD_LOGIC; 
  signal CHOICE3548 : STD_LOGIC; 
  signal CHOICE2791 : STD_LOGIC; 
  signal CHOICE3835 : STD_LOGIC; 
  signal CHOICE2335 : STD_LOGIC; 
  signal CHOICE2870 : STD_LOGIC; 
  signal CHOICE2706 : STD_LOGIC; 
  signal CHOICE2282 : STD_LOGIC; 
  signal COMP_DISPLAY_N790 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0365_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N791 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0365_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N792 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0365_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N793 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0365_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N794 : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_X_REG_4_rt : STD_LOGIC; 
  signal COMP_SOURIS_X_5_rt : STD_LOGIC; 
  signal COMP_SOURIS_X_6_rt : STD_LOGIC; 
  signal COMP_SOURIS_X_7_rt : STD_LOGIC; 
  signal COMP_SOURIS_X_8_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_1_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_2_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_3_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_4_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_5_rt : STD_LOGIC; 
  signal N10368 : STD_LOGIC; 
  signal COMP_DISPLAY_N800 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0357_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N801 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0357_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N802 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0357_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N803 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0357_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N804 : STD_LOGIC; 
  signal CHOICE3970 : STD_LOGIC; 
  signal CHOICE3774 : STD_LOGIC; 
  signal CHOICE3788 : STD_LOGIC; 
  signal CHOICE2682 : STD_LOGIC; 
  signal N10466 : STD_LOGIC; 
  signal CHOICE3126 : STD_LOGIC; 
  signal CHOICE2778 : STD_LOGIC; 
  signal N11317 : STD_LOGIC; 
  signal CHOICE3514 : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_14_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_15_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N810 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0344_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N811 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0344_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N812 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0344_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N813 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0344_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N814 : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_16_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_17_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_13_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_12_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_11_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_10_rt : STD_LOGIC; 
  signal U9_U12_TIMER_inst_sum_99 : STD_LOGIC; 
  signal CHOICE2820 : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_7_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_6_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_9_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N820 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0363_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N821 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0363_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N822 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0363_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N823 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0363_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N824 : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_8_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_18_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_19_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_20_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_21_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_22_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_23_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_24_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_25_rt : STD_LOGIC; 
  signal COMP_CORE_XSCORE_5_rt : STD_LOGIC; 
  signal CHOICE2404 : STD_LOGIC; 
  signal COMP_CORE_YYL_6_rt : STD_LOGIC; 
  signal COMP_DISPLAY_N830 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0369_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N831 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0369_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N832 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0369_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N833 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0369_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N834 : STD_LOGIC; 
  signal COMP_CORE_YYL_2_rt : STD_LOGIC; 
  signal CHOICE3478 : STD_LOGIC; 
  signal N10426 : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_X_REG_8_rt : STD_LOGIC; 
  signal CHOICE2987 : STD_LOGIC; 
  signal CHOICE4039 : STD_LOGIC; 
  signal COMP_CORE_XSCORE_4_rt : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N121 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1209 : STD_LOGIC; 
  signal CHOICE3479 : STD_LOGIC; 
  signal N11579 : STD_LOGIC; 
  signal COMP_DISPLAY_N840 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0370_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N841 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0370_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N842 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0370_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N843 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0370_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N844 : STD_LOGIC; 
  signal N10357 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N119 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N118 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1205 : STD_LOGIC; 
  signal CHOICE2341 : STD_LOGIC; 
  signal N11648 : STD_LOGIC; 
  signal COMP_DISPLAY_N1783 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N116 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N115 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1201 : STD_LOGIC; 
  signal CHOICE2612 : STD_LOGIC; 
  signal COMP_DISPLAY_N850 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0368_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N851 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0368_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N852 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0368_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N853 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0368_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N854 : STD_LOGIC; 
  signal CHOICE2078 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1198 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N113 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N112 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1197 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1196 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1195 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1194 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N110 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N109 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1193 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1192 : STD_LOGIC; 
  signal COMP_DISPLAY_N860 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0352_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N861 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0352_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N862 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0352_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N863 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0352_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N864 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1191 : STD_LOGIC; 
  signal CHOICE2896 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N107 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N106 : STD_LOGIC; 
  signal CHOICE3895 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1188 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1187 : STD_LOGIC; 
  signal CHOICE2967 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N104 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N103 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1185 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1184 : STD_LOGIC; 
  signal COMP_DISPLAY_N870 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0366_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N871 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0366_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N872 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0366_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N873 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0366_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N874 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1183 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo892 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N101 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N100 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1181 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1180 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1179 : STD_LOGIC; 
  signal CHOICE2022 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N98 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N97 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1177 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1176 : STD_LOGIC; 
  signal COMP_DISPLAY_N880 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0361_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N881 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0361_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N882 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0361_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N883 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0361_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N884 : STD_LOGIC; 
  signal CHOICE2039 : STD_LOGIC; 
  signal CHOICE3058 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N95 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N94 : STD_LOGIC; 
  signal CHOICE2606 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1172 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1171 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo840 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N92 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N91 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1169 : STD_LOGIC; 
  signal COMP_DISPLAY_N890 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0364_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N891 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0364_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N892 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0364_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N893 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0364_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N894 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1168 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1167 : STD_LOGIC; 
  signal CHOICE3204 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N89 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N88 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1165 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1164 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1163 : STD_LOGIC; 
  signal N11780 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N86 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N85 : STD_LOGIC; 
  signal COMP_DISPLAY_N900 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0362_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N901 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0362_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N902 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0362_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N903 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0362_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N904 : STD_LOGIC; 
  signal CHOICE2026 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1160 : STD_LOGIC; 
  signal CHOICE2956 : STD_LOGIC; 
  signal CHOICE2530 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N83 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N82 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1157 : STD_LOGIC; 
  signal CHOICE3569 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1155 : STD_LOGIC; 
  signal N11181 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N80 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N79 : STD_LOGIC; 
  signal COMP_DISPLAY_N910 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0359_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N911 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0359_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N912 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0359_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N913 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0359_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N914 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1153 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1152 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1151 : STD_LOGIC; 
  signal CHOICE3912 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N77 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N76 : STD_LOGIC; 
  signal N10378 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1148 : STD_LOGIC; 
  signal COMP_DISPLAY_N1899 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N74 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N73 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1146 : STD_LOGIC; 
  signal COMP_DISPLAY_N920 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0355_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N921 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0355_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N922 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0355_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N923 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0355_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N924 : STD_LOGIC; 
  signal N10465 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N71 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N70 : STD_LOGIC; 
  signal CHOICE3914 : STD_LOGIC; 
  signal N11433 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo879 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1141 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N68 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N67 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1140 : STD_LOGIC; 
  signal CHOICE3583 : STD_LOGIC; 
  signal COMP_DISPLAY_N930 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0349_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N931 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0349_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N932 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0349_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N933 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0349_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N934 : STD_LOGIC; 
  signal CHOICE3066 : STD_LOGIC; 
  signal N10467 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N65 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N64 : STD_LOGIC; 
  signal CHOICE3480 : STD_LOGIC; 
  signal CHOICE3844 : STD_LOGIC; 
  signal CHOICE3801 : STD_LOGIC; 
  signal N10410 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N62 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N61 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1132 : STD_LOGIC; 
  signal CHOICE3420 : STD_LOGIC; 
  signal COMP_DISPLAY_N940 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0353_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N941 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0353_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N942 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0353_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N943 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0353_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N944 : STD_LOGIC; 
  signal COMP_DISPLAY_N1769 : STD_LOGIC; 
  signal N11331 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N59 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N58 : STD_LOGIC; 
  signal N11609 : STD_LOGIC; 
  signal CHOICE3627 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1126 : STD_LOGIC; 
  signal CHOICE3799 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N56 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N55 : STD_LOGIC; 
  signal COMP_DISPLAY_N1860 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo894 : STD_LOGIC; 
  signal COMP_DISPLAY_N950 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0351_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N951 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0351_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N952 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0351_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N953 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0351_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N954 : STD_LOGIC; 
  signal CHOICE2042 : STD_LOGIC; 
  signal CHOICE2198 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N53 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N52 : STD_LOGIC; 
  signal CHOICE3775 : STD_LOGIC; 
  signal CHOICE2034 : STD_LOGIC; 
  signal CHOICE2584 : STD_LOGIC; 
  signal N11175 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N50 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N49 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1116 : STD_LOGIC; 
  signal COMP_DISPLAY_N960 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0348_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N961 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0348_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N962 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0348_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N963 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0348_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N964 : STD_LOGIC; 
  signal CHOICE3800 : STD_LOGIC; 
  signal COMP_DISPLAY_N1825 : STD_LOGIC; 
  signal CHOICE2866 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N47 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N46 : STD_LOGIC; 
  signal CHOICE3506 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1111 : STD_LOGIC; 
  signal COMP_CORE_IMPACTS_X_10_9_rt : STD_LOGIC; 
  signal CHOICE3525 : STD_LOGIC; 
  signal COMP_DISPLAY_N1784 : STD_LOGIC; 
  signal CHOICE3699 : STD_LOGIC; 
  signal COMP_DISPLAY_N970 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0341_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N971 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0341_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N972 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0341_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N973 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0341_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N974 : STD_LOGIC; 
  signal CHOICE2080 : STD_LOGIC; 
  signal N11264 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF53 : STD_LOGIC; 
  signal COMP_CORE_YYL_9_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N41 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF61 : STD_LOGIC; 
  signal CHOICE3220 : STD_LOGIC; 
  signal N11529 : STD_LOGIC; 
  signal CHOICE3524 : STD_LOGIC; 
  signal CHOICE2240 : STD_LOGIC; 
  signal N8128 : STD_LOGIC; 
  signal CHOICE3765 : STD_LOGIC; 
  signal COMP_DISPLAY_N980 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0345_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N981 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0345_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N982 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0345_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N983 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0345_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N984 : STD_LOGIC; 
  signal CHOICE3502 : STD_LOGIC; 
  signal CHOICE2560 : STD_LOGIC; 
  signal COMP_DISPLAY_N1805 : STD_LOGIC; 
  signal N10439 : STD_LOGIC; 
  signal CHOICE2328 : STD_LOGIC; 
  signal CHOICE2990 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF54 : STD_LOGIC; 
  signal COMP_DISPLAY_N1922 : STD_LOGIC; 
  signal N10375 : STD_LOGIC; 
  signal CHOICE3671 : STD_LOGIC; 
  signal COMP_DISPLAY_N1818 : STD_LOGIC; 
  signal COMP_DISPLAY_N1961 : STD_LOGIC; 
  signal COMP_DISPLAY_N990 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0343_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N991 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0343_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N992 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0343_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N993 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0343_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N994 : STD_LOGIC; 
  signal CHOICE2553 : STD_LOGIC; 
  signal N10373 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N248 : STD_LOGIC; 
  signal CHOICE3456 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N29 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N28 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1088 : STD_LOGIC; 
  signal CHOICE1396 : STD_LOGIC; 
  signal N11493 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N26 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N25 : STD_LOGIC; 
  signal COMP_DISPLAY_N1000 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo302 : STD_LOGIC; 
  signal COMP_DISPLAY_N1001 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo303 : STD_LOGIC; 
  signal COMP_DISPLAY_N1002 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo304 : STD_LOGIC; 
  signal COMP_DISPLAY_N1003 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo305 : STD_LOGIC; 
  signal COMP_DISPLAY_N1004 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo306 : STD_LOGIC; 
  signal COMP_DISPLAY_N1005 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo307 : STD_LOGIC; 
  signal COMP_DISPLAY_N1006 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo308 : STD_LOGIC; 
  signal COMP_DISPLAY_N1007 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo309 : STD_LOGIC; 
  signal COMP_DISPLAY_N1008 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo310 : STD_LOGIC; 
  signal COMP_DISPLAY_N1009 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo311 : STD_LOGIC; 
  signal COMP_DISPLAY_N1011 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0340_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1012 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0340_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1013 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0340_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1014 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0340_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1015 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1085 : STD_LOGIC; 
  signal CHOICE2387 : STD_LOGIC; 
  signal COMP_DISPLAY_N1863 : STD_LOGIC; 
  signal COMP_DISPLAY_N1804 : STD_LOGIC; 
  signal CHOICE3391 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo864 : STD_LOGIC; 
  signal CHOICE3834 : STD_LOGIC; 
  signal N11325 : STD_LOGIC; 
  signal CHOICE2229 : STD_LOGIC; 
  signal CHOICE3743 : STD_LOGIC; 
  signal CHOICE3443 : STD_LOGIC; 
  signal CHOICE2825 : STD_LOGIC; 
  signal COMP_DISPLAY_N1021 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0338_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1022 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0338_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1023 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0338_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1024 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0338_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1025 : STD_LOGIC; 
  signal CHOICE2375 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N249 : STD_LOGIC; 
  signal N11187 : STD_LOGIC; 
  signal CHOICE2908 : STD_LOGIC; 
  signal CHOICE3616 : STD_LOGIC; 
  signal N882 : STD_LOGIC; 
  signal CHOICE3742 : STD_LOGIC; 
  signal N11178 : STD_LOGIC; 
  signal N10389 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N250 : STD_LOGIC; 
  signal CHOICE2527 : STD_LOGIC; 
  signal COMP_DISPLAY_N1031 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo312 : STD_LOGIC; 
  signal COMP_DISPLAY_N1032 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo313 : STD_LOGIC; 
  signal COMP_DISPLAY_N1033 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo314 : STD_LOGIC; 
  signal COMP_DISPLAY_N1034 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo315 : STD_LOGIC; 
  signal COMP_DISPLAY_N1035 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo316 : STD_LOGIC; 
  signal COMP_DISPLAY_N1036 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo317 : STD_LOGIC; 
  signal COMP_DISPLAY_N1037 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo318 : STD_LOGIC; 
  signal COMP_DISPLAY_N1038 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo319 : STD_LOGIC; 
  signal COMP_DISPLAY_N1039 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo320 : STD_LOGIC; 
  signal COMP_DISPLAY_N1040 : STD_LOGIC; 
  signal COMP_DISPLAY_N1041 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo321 : STD_LOGIC; 
  signal COMP_DISPLAY_N1042 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo322 : STD_LOGIC; 
  signal COMP_DISPLAY_N1043 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo323 : STD_LOGIC; 
  signal COMP_DISPLAY_N1044 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo324 : STD_LOGIC; 
  signal COMP_DISPLAY_N1045 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo325 : STD_LOGIC; 
  signal COMP_DISPLAY_N1046 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo326 : STD_LOGIC; 
  signal COMP_DISPLAY_N1047 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo327 : STD_LOGIC; 
  signal COMP_DISPLAY_N1048 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo328 : STD_LOGIC; 
  signal COMP_DISPLAY_N1049 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo329 : STD_LOGIC; 
  signal COMP_DISPLAY_N1050 : STD_LOGIC; 
  signal COMP_DISPLAY_N1051 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo330 : STD_LOGIC; 
  signal COMP_DISPLAY_N1052 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo331 : STD_LOGIC; 
  signal COMP_DISPLAY_N1053 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo332 : STD_LOGIC; 
  signal COMP_DISPLAY_N1054 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo333 : STD_LOGIC; 
  signal COMP_DISPLAY_N1055 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo334 : STD_LOGIC; 
  signal COMP_DISPLAY_N1056 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo335 : STD_LOGIC; 
  signal COMP_DISPLAY_N1057 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo336 : STD_LOGIC; 
  signal COMP_DISPLAY_N1058 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo337 : STD_LOGIC; 
  signal COMP_DISPLAY_N1059 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo338 : STD_LOGIC; 
  signal COMP_DISPLAY_N1060 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo6 : STD_LOGIC; 
  signal COMP_DISPLAY_N1062 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo339 : STD_LOGIC; 
  signal COMP_DISPLAY_N1063 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo340 : STD_LOGIC; 
  signal COMP_DISPLAY_N1064 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo341 : STD_LOGIC; 
  signal COMP_DISPLAY_N1065 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo342 : STD_LOGIC; 
  signal COMP_DISPLAY_N1066 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo343 : STD_LOGIC; 
  signal COMP_DISPLAY_N1067 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo344 : STD_LOGIC; 
  signal COMP_DISPLAY_N1068 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo345 : STD_LOGIC; 
  signal COMP_DISPLAY_N1069 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo346 : STD_LOGIC; 
  signal COMP_DISPLAY_N1070 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo347 : STD_LOGIC; 
  signal COMP_DISPLAY_N1071 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo7 : STD_LOGIC; 
  signal COMP_DISPLAY_N1073 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo348 : STD_LOGIC; 
  signal COMP_DISPLAY_N1074 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo349 : STD_LOGIC; 
  signal COMP_DISPLAY_N1075 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo350 : STD_LOGIC; 
  signal COMP_DISPLAY_N1076 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo351 : STD_LOGIC; 
  signal COMP_DISPLAY_N1077 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo352 : STD_LOGIC; 
  signal COMP_DISPLAY_N1078 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo353 : STD_LOGIC; 
  signal COMP_DISPLAY_N1079 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo354 : STD_LOGIC; 
  signal COMP_DISPLAY_N1080 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo355 : STD_LOGIC; 
  signal COMP_DISPLAY_N1081 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo356 : STD_LOGIC; 
  signal COMP_DISPLAY_N1082 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo357 : STD_LOGIC; 
  signal COMP_DISPLAY_N1084 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo358 : STD_LOGIC; 
  signal COMP_DISPLAY_N1085 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo359 : STD_LOGIC; 
  signal COMP_DISPLAY_N1086 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo360 : STD_LOGIC; 
  signal COMP_DISPLAY_N1087 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo361 : STD_LOGIC; 
  signal COMP_DISPLAY_N1088 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo362 : STD_LOGIC; 
  signal COMP_DISPLAY_N1089 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo363 : STD_LOGIC; 
  signal COMP_DISPLAY_N1090 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo364 : STD_LOGIC; 
  signal COMP_DISPLAY_N1091 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo365 : STD_LOGIC; 
  signal COMP_DISPLAY_N1092 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo366 : STD_LOGIC; 
  signal COMP_DISPLAY_N1093 : STD_LOGIC; 
  signal COMP_DISPLAY_N1094 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo367 : STD_LOGIC; 
  signal COMP_DISPLAY_N1095 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo368 : STD_LOGIC; 
  signal COMP_DISPLAY_N1096 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo369 : STD_LOGIC; 
  signal COMP_DISPLAY_N1097 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo370 : STD_LOGIC; 
  signal COMP_DISPLAY_N1098 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo371 : STD_LOGIC; 
  signal COMP_DISPLAY_N1099 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo372 : STD_LOGIC; 
  signal COMP_DISPLAY_N1100 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo373 : STD_LOGIC; 
  signal COMP_DISPLAY_N1101 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo374 : STD_LOGIC; 
  signal COMP_DISPLAY_N1102 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo375 : STD_LOGIC; 
  signal COMP_DISPLAY_N1103 : STD_LOGIC; 
  signal COMP_DISPLAY_N1104 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo376 : STD_LOGIC; 
  signal COMP_DISPLAY_N1105 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo377 : STD_LOGIC; 
  signal COMP_DISPLAY_N1106 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo378 : STD_LOGIC; 
  signal COMP_DISPLAY_N1107 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo379 : STD_LOGIC; 
  signal COMP_DISPLAY_N1108 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo380 : STD_LOGIC; 
  signal COMP_DISPLAY_N1109 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo381 : STD_LOGIC; 
  signal COMP_DISPLAY_N1110 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo382 : STD_LOGIC; 
  signal COMP_DISPLAY_N1111 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo383 : STD_LOGIC; 
  signal COMP_DISPLAY_N1112 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo384 : STD_LOGIC; 
  signal COMP_DISPLAY_N1113 : STD_LOGIC; 
  signal COMP_DISPLAY_N1114 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo385 : STD_LOGIC; 
  signal COMP_DISPLAY_N1115 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo386 : STD_LOGIC; 
  signal COMP_DISPLAY_N1116 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo387 : STD_LOGIC; 
  signal COMP_DISPLAY_N1117 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo388 : STD_LOGIC; 
  signal COMP_DISPLAY_N1118 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo389 : STD_LOGIC; 
  signal COMP_DISPLAY_N1119 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo390 : STD_LOGIC; 
  signal COMP_DISPLAY_N1120 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo391 : STD_LOGIC; 
  signal COMP_DISPLAY_N1121 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo392 : STD_LOGIC; 
  signal COMP_DISPLAY_N1122 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo393 : STD_LOGIC; 
  signal COMP_DISPLAY_N1123 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo394 : STD_LOGIC; 
  signal COMP_DISPLAY_N1125 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo395 : STD_LOGIC; 
  signal COMP_DISPLAY_N1126 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo396 : STD_LOGIC; 
  signal COMP_DISPLAY_N1127 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo397 : STD_LOGIC; 
  signal COMP_DISPLAY_N1128 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo398 : STD_LOGIC; 
  signal COMP_DISPLAY_N1129 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo399 : STD_LOGIC; 
  signal COMP_DISPLAY_N1130 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo400 : STD_LOGIC; 
  signal COMP_DISPLAY_N1131 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo401 : STD_LOGIC; 
  signal COMP_DISPLAY_N1132 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo402 : STD_LOGIC; 
  signal COMP_DISPLAY_N1133 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo403 : STD_LOGIC; 
  signal COMP_DISPLAY_N1134 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo404 : STD_LOGIC; 
  signal COMP_DISPLAY_N1136 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo405 : STD_LOGIC; 
  signal COMP_DISPLAY_N1137 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo406 : STD_LOGIC; 
  signal COMP_DISPLAY_N1138 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo407 : STD_LOGIC; 
  signal COMP_DISPLAY_N1139 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo408 : STD_LOGIC; 
  signal COMP_DISPLAY_N1140 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo409 : STD_LOGIC; 
  signal COMP_DISPLAY_N1141 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo410 : STD_LOGIC; 
  signal COMP_DISPLAY_N1142 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo411 : STD_LOGIC; 
  signal COMP_DISPLAY_N1143 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo412 : STD_LOGIC; 
  signal COMP_DISPLAY_N1144 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo413 : STD_LOGIC; 
  signal COMP_DISPLAY_N1145 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo8 : STD_LOGIC; 
  signal COMP_DISPLAY_N1147 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo414 : STD_LOGIC; 
  signal COMP_DISPLAY_N1148 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo415 : STD_LOGIC; 
  signal COMP_DISPLAY_N1149 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo416 : STD_LOGIC; 
  signal COMP_DISPLAY_N1150 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo417 : STD_LOGIC; 
  signal COMP_DISPLAY_N1151 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo418 : STD_LOGIC; 
  signal COMP_DISPLAY_N1152 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo419 : STD_LOGIC; 
  signal COMP_DISPLAY_N1153 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo420 : STD_LOGIC; 
  signal COMP_DISPLAY_N1154 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo421 : STD_LOGIC; 
  signal COMP_DISPLAY_N1155 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo422 : STD_LOGIC; 
  signal COMP_DISPLAY_N1156 : STD_LOGIC; 
  signal COMP_DISPLAY_N1157 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo423 : STD_LOGIC; 
  signal COMP_DISPLAY_N1158 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo424 : STD_LOGIC; 
  signal COMP_DISPLAY_N1159 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo425 : STD_LOGIC; 
  signal COMP_DISPLAY_N1160 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo426 : STD_LOGIC; 
  signal COMP_DISPLAY_N1161 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo427 : STD_LOGIC; 
  signal COMP_DISPLAY_N1162 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo428 : STD_LOGIC; 
  signal COMP_DISPLAY_N1163 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo429 : STD_LOGIC; 
  signal COMP_DISPLAY_N1164 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo430 : STD_LOGIC; 
  signal COMP_DISPLAY_N1165 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo431 : STD_LOGIC; 
  signal COMP_DISPLAY_N1166 : STD_LOGIC; 
  signal COMP_DISPLAY_N1167 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo432 : STD_LOGIC; 
  signal COMP_DISPLAY_N1168 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo433 : STD_LOGIC; 
  signal COMP_DISPLAY_N1169 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo434 : STD_LOGIC; 
  signal COMP_DISPLAY_N1170 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo435 : STD_LOGIC; 
  signal COMP_DISPLAY_N1171 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo436 : STD_LOGIC; 
  signal COMP_DISPLAY_N1172 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo437 : STD_LOGIC; 
  signal COMP_DISPLAY_N1173 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo438 : STD_LOGIC; 
  signal COMP_DISPLAY_N1174 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo439 : STD_LOGIC; 
  signal COMP_DISPLAY_N1175 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo440 : STD_LOGIC; 
  signal COMP_DISPLAY_N1176 : STD_LOGIC; 
  signal COMP_DISPLAY_N1177 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo441 : STD_LOGIC; 
  signal COMP_DISPLAY_N1178 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo442 : STD_LOGIC; 
  signal COMP_DISPLAY_N1179 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo443 : STD_LOGIC; 
  signal COMP_DISPLAY_N1180 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo444 : STD_LOGIC; 
  signal COMP_DISPLAY_N1181 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo445 : STD_LOGIC; 
  signal COMP_DISPLAY_N1182 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo446 : STD_LOGIC; 
  signal COMP_DISPLAY_N1183 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo447 : STD_LOGIC; 
  signal COMP_DISPLAY_N1184 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo448 : STD_LOGIC; 
  signal COMP_DISPLAY_N1185 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo449 : STD_LOGIC; 
  signal COMP_DISPLAY_N1186 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo9 : STD_LOGIC; 
  signal COMP_DISPLAY_N1188 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo450 : STD_LOGIC; 
  signal COMP_DISPLAY_N1189 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo451 : STD_LOGIC; 
  signal COMP_DISPLAY_N1190 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo452 : STD_LOGIC; 
  signal COMP_DISPLAY_N1191 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo453 : STD_LOGIC; 
  signal COMP_DISPLAY_N1192 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo454 : STD_LOGIC; 
  signal COMP_DISPLAY_N1193 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo455 : STD_LOGIC; 
  signal COMP_DISPLAY_N1194 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo456 : STD_LOGIC; 
  signal COMP_DISPLAY_N1195 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo457 : STD_LOGIC; 
  signal COMP_DISPLAY_N1196 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo458 : STD_LOGIC; 
  signal COMP_DISPLAY_N1197 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo459 : STD_LOGIC; 
  signal COMP_DISPLAY_N1199 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo460 : STD_LOGIC; 
  signal COMP_DISPLAY_N1200 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo461 : STD_LOGIC; 
  signal COMP_DISPLAY_N1201 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo462 : STD_LOGIC; 
  signal COMP_DISPLAY_N1202 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo463 : STD_LOGIC; 
  signal COMP_DISPLAY_N1203 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo464 : STD_LOGIC; 
  signal COMP_DISPLAY_N1204 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo465 : STD_LOGIC; 
  signal COMP_DISPLAY_N1205 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo466 : STD_LOGIC; 
  signal COMP_DISPLAY_N1206 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo467 : STD_LOGIC; 
  signal COMP_DISPLAY_N1207 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo468 : STD_LOGIC; 
  signal COMP_DISPLAY_N1208 : STD_LOGIC; 
  signal COMP_DISPLAY_N1209 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo469 : STD_LOGIC; 
  signal COMP_DISPLAY_N1210 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo470 : STD_LOGIC; 
  signal COMP_DISPLAY_N1211 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo471 : STD_LOGIC; 
  signal COMP_DISPLAY_N1212 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo472 : STD_LOGIC; 
  signal COMP_DISPLAY_N1213 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo473 : STD_LOGIC; 
  signal COMP_DISPLAY_N1214 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo474 : STD_LOGIC; 
  signal COMP_DISPLAY_N1215 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo475 : STD_LOGIC; 
  signal COMP_DISPLAY_N1216 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo476 : STD_LOGIC; 
  signal COMP_DISPLAY_N1217 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo477 : STD_LOGIC; 
  signal COMP_DISPLAY_N1218 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo478 : STD_LOGIC; 
  signal COMP_DISPLAY_N1220 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo479 : STD_LOGIC; 
  signal COMP_DISPLAY_N1221 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo480 : STD_LOGIC; 
  signal COMP_DISPLAY_N1222 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo481 : STD_LOGIC; 
  signal COMP_DISPLAY_N1223 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo482 : STD_LOGIC; 
  signal COMP_DISPLAY_N1224 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo483 : STD_LOGIC; 
  signal COMP_DISPLAY_N1225 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo484 : STD_LOGIC; 
  signal COMP_DISPLAY_N1226 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo485 : STD_LOGIC; 
  signal COMP_DISPLAY_N1227 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo486 : STD_LOGIC; 
  signal COMP_DISPLAY_N1228 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo487 : STD_LOGIC; 
  signal COMP_DISPLAY_N1229 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo10 : STD_LOGIC; 
  signal COMP_DISPLAY_N1231 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo488 : STD_LOGIC; 
  signal COMP_DISPLAY_N1232 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo489 : STD_LOGIC; 
  signal COMP_DISPLAY_N1233 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo490 : STD_LOGIC; 
  signal COMP_DISPLAY_N1234 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo491 : STD_LOGIC; 
  signal COMP_DISPLAY_N1235 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo492 : STD_LOGIC; 
  signal COMP_DISPLAY_N1236 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo493 : STD_LOGIC; 
  signal COMP_DISPLAY_N1237 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo494 : STD_LOGIC; 
  signal COMP_DISPLAY_N1238 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo495 : STD_LOGIC; 
  signal COMP_DISPLAY_N1239 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo496 : STD_LOGIC; 
  signal COMP_DISPLAY_N1240 : STD_LOGIC; 
  signal COMP_DISPLAY_N1241 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo497 : STD_LOGIC; 
  signal COMP_DISPLAY_N1242 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo498 : STD_LOGIC; 
  signal COMP_DISPLAY_N1243 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo499 : STD_LOGIC; 
  signal COMP_DISPLAY_N1244 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo500 : STD_LOGIC; 
  signal COMP_DISPLAY_N1245 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo501 : STD_LOGIC; 
  signal COMP_DISPLAY_N1246 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo502 : STD_LOGIC; 
  signal COMP_DISPLAY_N1247 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo503 : STD_LOGIC; 
  signal COMP_DISPLAY_N1248 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo504 : STD_LOGIC; 
  signal COMP_DISPLAY_N1249 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo505 : STD_LOGIC; 
  signal COMP_DISPLAY_N1250 : STD_LOGIC; 
  signal COMP_DISPLAY_N1251 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo506 : STD_LOGIC; 
  signal COMP_DISPLAY_N1252 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo507 : STD_LOGIC; 
  signal COMP_DISPLAY_N1253 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo508 : STD_LOGIC; 
  signal COMP_DISPLAY_N1254 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo509 : STD_LOGIC; 
  signal COMP_DISPLAY_N1255 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo510 : STD_LOGIC; 
  signal COMP_DISPLAY_N1256 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo511 : STD_LOGIC; 
  signal COMP_DISPLAY_N1257 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo512 : STD_LOGIC; 
  signal COMP_DISPLAY_N1258 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo513 : STD_LOGIC; 
  signal COMP_DISPLAY_N1259 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo514 : STD_LOGIC; 
  signal COMP_DISPLAY_N1260 : STD_LOGIC; 
  signal COMP_DISPLAY_N1261 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo515 : STD_LOGIC; 
  signal COMP_DISPLAY_N1262 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo516 : STD_LOGIC; 
  signal COMP_DISPLAY_N1263 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo517 : STD_LOGIC; 
  signal COMP_DISPLAY_N1264 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo518 : STD_LOGIC; 
  signal COMP_DISPLAY_N1265 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo519 : STD_LOGIC; 
  signal COMP_DISPLAY_N1266 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo520 : STD_LOGIC; 
  signal COMP_DISPLAY_N1267 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo521 : STD_LOGIC; 
  signal COMP_DISPLAY_N1268 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo522 : STD_LOGIC; 
  signal COMP_DISPLAY_N1269 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo523 : STD_LOGIC; 
  signal COMP_DISPLAY_N1270 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo11 : STD_LOGIC; 
  signal COMP_DISPLAY_N1272 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo524 : STD_LOGIC; 
  signal COMP_DISPLAY_N1273 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo525 : STD_LOGIC; 
  signal COMP_DISPLAY_N1274 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo526 : STD_LOGIC; 
  signal COMP_DISPLAY_N1275 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo527 : STD_LOGIC; 
  signal COMP_DISPLAY_N1276 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo528 : STD_LOGIC; 
  signal COMP_DISPLAY_N1277 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo529 : STD_LOGIC; 
  signal COMP_DISPLAY_N1278 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo530 : STD_LOGIC; 
  signal COMP_DISPLAY_N1279 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo531 : STD_LOGIC; 
  signal COMP_DISPLAY_N1280 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo532 : STD_LOGIC; 
  signal COMP_DISPLAY_N1281 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo12 : STD_LOGIC; 
  signal COMP_DISPLAY_N1283 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo533 : STD_LOGIC; 
  signal COMP_DISPLAY_N1284 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo534 : STD_LOGIC; 
  signal COMP_DISPLAY_N1285 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo535 : STD_LOGIC; 
  signal COMP_DISPLAY_N1286 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo536 : STD_LOGIC; 
  signal COMP_DISPLAY_N1287 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo537 : STD_LOGIC; 
  signal COMP_DISPLAY_N1288 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo538 : STD_LOGIC; 
  signal COMP_DISPLAY_N1289 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo539 : STD_LOGIC; 
  signal COMP_DISPLAY_N1290 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo540 : STD_LOGIC; 
  signal COMP_DISPLAY_N1291 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo541 : STD_LOGIC; 
  signal COMP_DISPLAY_N1292 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo542 : STD_LOGIC; 
  signal COMP_DISPLAY_N1294 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo543 : STD_LOGIC; 
  signal COMP_DISPLAY_N1295 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo544 : STD_LOGIC; 
  signal COMP_DISPLAY_N1296 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo545 : STD_LOGIC; 
  signal COMP_DISPLAY_N1297 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo546 : STD_LOGIC; 
  signal COMP_DISPLAY_N1298 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo547 : STD_LOGIC; 
  signal COMP_DISPLAY_N1299 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo548 : STD_LOGIC; 
  signal COMP_DISPLAY_N1300 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo549 : STD_LOGIC; 
  signal COMP_DISPLAY_N1301 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo550 : STD_LOGIC; 
  signal COMP_DISPLAY_N1302 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo551 : STD_LOGIC; 
  signal COMP_DISPLAY_N1303 : STD_LOGIC; 
  signal COMP_DISPLAY_N1304 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo552 : STD_LOGIC; 
  signal COMP_DISPLAY_N1305 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo553 : STD_LOGIC; 
  signal COMP_DISPLAY_N1306 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo554 : STD_LOGIC; 
  signal COMP_DISPLAY_N1307 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo555 : STD_LOGIC; 
  signal COMP_DISPLAY_N1308 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo556 : STD_LOGIC; 
  signal COMP_DISPLAY_N1309 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo557 : STD_LOGIC; 
  signal COMP_DISPLAY_N1310 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo558 : STD_LOGIC; 
  signal COMP_DISPLAY_N1311 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo559 : STD_LOGIC; 
  signal COMP_DISPLAY_N1312 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo560 : STD_LOGIC; 
  signal COMP_DISPLAY_N1313 : STD_LOGIC; 
  signal COMP_DISPLAY_N1314 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo561 : STD_LOGIC; 
  signal COMP_DISPLAY_N1315 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo562 : STD_LOGIC; 
  signal COMP_DISPLAY_N1316 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo563 : STD_LOGIC; 
  signal COMP_DISPLAY_N1317 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo564 : STD_LOGIC; 
  signal COMP_DISPLAY_N1318 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo565 : STD_LOGIC; 
  signal COMP_DISPLAY_N1319 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo566 : STD_LOGIC; 
  signal COMP_DISPLAY_N1320 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo567 : STD_LOGIC; 
  signal COMP_DISPLAY_N1321 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo568 : STD_LOGIC; 
  signal COMP_DISPLAY_N1322 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo569 : STD_LOGIC; 
  signal COMP_DISPLAY_N1323 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo570 : STD_LOGIC; 
  signal COMP_DISPLAY_N1325 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo571 : STD_LOGIC; 
  signal COMP_DISPLAY_N1326 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo572 : STD_LOGIC; 
  signal COMP_DISPLAY_N1327 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo573 : STD_LOGIC; 
  signal COMP_DISPLAY_N1328 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo574 : STD_LOGIC; 
  signal COMP_DISPLAY_N1329 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo575 : STD_LOGIC; 
  signal COMP_DISPLAY_N1330 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo576 : STD_LOGIC; 
  signal COMP_DISPLAY_N1331 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo577 : STD_LOGIC; 
  signal COMP_DISPLAY_N1332 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo578 : STD_LOGIC; 
  signal COMP_DISPLAY_N1333 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo579 : STD_LOGIC; 
  signal COMP_DISPLAY_N1334 : STD_LOGIC; 
  signal COMP_DISPLAY_N1335 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo580 : STD_LOGIC; 
  signal COMP_DISPLAY_N1336 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo581 : STD_LOGIC; 
  signal COMP_DISPLAY_N1337 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo582 : STD_LOGIC; 
  signal COMP_DISPLAY_N1338 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo583 : STD_LOGIC; 
  signal COMP_DISPLAY_N1339 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo584 : STD_LOGIC; 
  signal COMP_DISPLAY_N1340 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo585 : STD_LOGIC; 
  signal COMP_DISPLAY_N1341 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo586 : STD_LOGIC; 
  signal COMP_DISPLAY_N1342 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo587 : STD_LOGIC; 
  signal COMP_DISPLAY_N1343 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo588 : STD_LOGIC; 
  signal COMP_DISPLAY_N1344 : STD_LOGIC; 
  signal COMP_DISPLAY_N1345 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo589 : STD_LOGIC; 
  signal COMP_DISPLAY_N1346 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo590 : STD_LOGIC; 
  signal COMP_DISPLAY_N1347 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo591 : STD_LOGIC; 
  signal COMP_DISPLAY_N1348 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo592 : STD_LOGIC; 
  signal COMP_DISPLAY_N1349 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo593 : STD_LOGIC; 
  signal COMP_DISPLAY_N1350 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo594 : STD_LOGIC; 
  signal COMP_DISPLAY_N1351 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo595 : STD_LOGIC; 
  signal COMP_DISPLAY_N1352 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo596 : STD_LOGIC; 
  signal COMP_DISPLAY_N1353 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo597 : STD_LOGIC; 
  signal COMP_DISPLAY_N1354 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo13 : STD_LOGIC; 
  signal COMP_DISPLAY_N1356 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo598 : STD_LOGIC; 
  signal COMP_DISPLAY_N1357 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo599 : STD_LOGIC; 
  signal COMP_DISPLAY_N1358 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo600 : STD_LOGIC; 
  signal COMP_DISPLAY_N1359 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo601 : STD_LOGIC; 
  signal COMP_DISPLAY_N1360 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo602 : STD_LOGIC; 
  signal COMP_DISPLAY_N1361 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo603 : STD_LOGIC; 
  signal COMP_DISPLAY_N1362 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo604 : STD_LOGIC; 
  signal COMP_DISPLAY_N1363 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo605 : STD_LOGIC; 
  signal COMP_DISPLAY_N1364 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo606 : STD_LOGIC; 
  signal COMP_DISPLAY_N1365 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo607 : STD_LOGIC; 
  signal COMP_DISPLAY_N1367 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo608 : STD_LOGIC; 
  signal COMP_DISPLAY_N1368 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo609 : STD_LOGIC; 
  signal COMP_DISPLAY_N1369 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo610 : STD_LOGIC; 
  signal COMP_DISPLAY_N1370 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo611 : STD_LOGIC; 
  signal COMP_DISPLAY_N1371 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo612 : STD_LOGIC; 
  signal COMP_DISPLAY_N1372 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo613 : STD_LOGIC; 
  signal COMP_DISPLAY_N1373 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo614 : STD_LOGIC; 
  signal COMP_DISPLAY_N1374 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo615 : STD_LOGIC; 
  signal COMP_DISPLAY_N1375 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo616 : STD_LOGIC; 
  signal COMP_DISPLAY_N1376 : STD_LOGIC; 
  signal COMP_DISPLAY_N1377 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0373_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1378 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0373_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1379 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0373_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1380 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0373_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1381 : STD_LOGIC; 
  signal CHOICE2804 : STD_LOGIC; 
  signal CHOICE3280 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N251 : STD_LOGIC; 
  signal CHOICE2581 : STD_LOGIC; 
  signal CHOICE2692 : STD_LOGIC; 
  signal CHOICE2496 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF55 : STD_LOGIC; 
  signal CHOICE2797 : STD_LOGIC; 
  signal CHOICE3729 : STD_LOGIC; 
  signal CHOICE3523 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal COMP_DISPLAY_N1387 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0372_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1388 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0372_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1389 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0372_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1390 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0372_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1391 : STD_LOGIC; 
  signal CHOICE3940 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N122 : STD_LOGIC; 
  signal CHOICE2595 : STD_LOGIC; 
  signal CHOICE3640 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1211 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1212 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1213 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N124 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N125 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1214 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1215 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1216 : STD_LOGIC; 
  signal COMP_DISPLAY_N1397 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0371_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1398 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0371_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1399 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0371_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1400 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0371_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1401 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1217 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N127 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N128 : STD_LOGIC; 
  signal CHOICE2182 : STD_LOGIC; 
  signal CHOICE3945 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1220 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1221 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N130 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N131 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1267 : STD_LOGIC; 
  signal CHOICE2625 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1224 : STD_LOGIC; 
  signal COMP_DISPLAY_N1407 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0337_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1408 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0337_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1409 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0337_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1410 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0337_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1411 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1225 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N133 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1266 : STD_LOGIC; 
  signal CHOICE3022 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1229 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N136 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N167 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1231 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1233 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N139 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N140 : STD_LOGIC; 
  signal COMP_DISPLAY_N1417 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo617 : STD_LOGIC; 
  signal COMP_DISPLAY_N1418 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo618 : STD_LOGIC; 
  signal COMP_DISPLAY_N1419 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo619 : STD_LOGIC; 
  signal COMP_DISPLAY_N1420 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo620 : STD_LOGIC; 
  signal COMP_DISPLAY_N1421 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo621 : STD_LOGIC; 
  signal COMP_DISPLAY_N1422 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo622 : STD_LOGIC; 
  signal COMP_DISPLAY_N1423 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo623 : STD_LOGIC; 
  signal COMP_DISPLAY_N1424 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo624 : STD_LOGIC; 
  signal COMP_DISPLAY_N1425 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo625 : STD_LOGIC; 
  signal COMP_DISPLAY_N1426 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo14 : STD_LOGIC; 
  signal COMP_DISPLAY_N1428 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo626 : STD_LOGIC; 
  signal COMP_DISPLAY_N1429 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo627 : STD_LOGIC; 
  signal COMP_DISPLAY_N1430 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo628 : STD_LOGIC; 
  signal COMP_DISPLAY_N1431 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo629 : STD_LOGIC; 
  signal COMP_DISPLAY_N1432 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo630 : STD_LOGIC; 
  signal COMP_DISPLAY_N1433 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo631 : STD_LOGIC; 
  signal COMP_DISPLAY_N1434 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo632 : STD_LOGIC; 
  signal COMP_DISPLAY_N1435 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo633 : STD_LOGIC; 
  signal COMP_DISPLAY_N1436 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo634 : STD_LOGIC; 
  signal COMP_DISPLAY_N1437 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo15 : STD_LOGIC; 
  signal COMP_DISPLAY_N1439 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0328_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1440 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0328_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1441 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0328_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1442 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0328_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1443 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N166 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1264 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1236 : STD_LOGIC; 
  signal CHOICE3708 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1265 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo837 : STD_LOGIC; 
  signal CHOICE3491 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N163 : STD_LOGIC; 
  signal CHOICE2777 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1241 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N164 : STD_LOGIC; 
  signal N11596 : STD_LOGIC; 
  signal COMP_DISPLAY_N1449 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0271_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1450 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0271_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1451 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0271_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1452 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0271_3_cyo : STD_LOGIC; 
  signal N995 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1262 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1260 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1244 : STD_LOGIC; 
  signal CHOICE3936 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1261 : STD_LOGIC; 
  signal COMP_DISPLAY_N1884 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N161 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1259 : STD_LOGIC; 
  signal CHOICE3538 : STD_LOGIC; 
  signal CHOICE2962 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_N160 : STD_LOGIC; 
  signal N11475 : STD_LOGIC; 
  signal COMP_DISPLAY_N1459 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0347_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1460 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0347_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1461 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0347_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1462 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0347_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1463 : STD_LOGIC; 
  signal N10438 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1258 : STD_LOGIC; 
  signal CHOICE3881 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1252 : STD_LOGIC; 
  signal COMP_DISPLAY_Mrom_n0008_inst_lut4_1253 : STD_LOGIC; 
  signal CHOICE2366 : STD_LOGIC; 
  signal CHOICE2928 : STD_LOGIC; 
  signal CHOICE2300 : STD_LOGIC; 
  signal N11171 : STD_LOGIC; 
  signal CHOICE3552 : STD_LOGIC; 
  signal CHOICE3868 : STD_LOGIC; 
  signal N10401 : STD_LOGIC; 
  signal COMP_DISPLAY_N1469 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0354_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1470 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0354_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1471 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0354_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1472 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0354_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1473 : STD_LOGIC; 
  signal CHOICE2186 : STD_LOGIC; 
  signal CHOICE3812 : STD_LOGIC; 
  signal CHOICE1680 : STD_LOGIC; 
  signal CHOICE1598 : STD_LOGIC; 
  signal CHOICE1651 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo910 : STD_LOGIC; 
  signal N10354 : STD_LOGIC; 
  signal CHOICE1628 : STD_LOGIC; 
  signal CHOICE2833 : STD_LOGIC; 
  signal CHOICE3900 : STD_LOGIC; 
  signal CHOICE3866 : STD_LOGIC; 
  signal COMP_DISPLAY_N1479 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0367_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1480 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0367_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1481 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0367_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1482 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0367_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1483 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo911 : STD_LOGIC; 
  signal CHOICE1736 : STD_LOGIC; 
  signal CHOICE2014 : STD_LOGIC; 
  signal CHOICE3602 : STD_LOGIC; 
  signal CHOICE2247 : STD_LOGIC; 
  signal CHOICE4050 : STD_LOGIC; 
  signal CHOICE2840 : STD_LOGIC; 
  signal CHOICE2856 : STD_LOGIC; 
  signal CHOICE3190 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo866 : STD_LOGIC; 
  signal CHOICE3959 : STD_LOGIC; 
  signal COMP_DISPLAY_N1489 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0360_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1490 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0360_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1491 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0360_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1492 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0360_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1493 : STD_LOGIC; 
  signal N11321 : STD_LOGIC; 
  signal N11429 : STD_LOGIC; 
  signal N11185 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo939 : STD_LOGIC; 
  signal CHOICE4046 : STD_LOGIC; 
  signal CHOICE1926 : STD_LOGIC; 
  signal N11565 : STD_LOGIC; 
  signal CHOICE2190 : STD_LOGIC; 
  signal CHOICE1947 : STD_LOGIC; 
  signal COMP_DISPLAY_N1819 : STD_LOGIC; 
  signal CHOICE2934 : STD_LOGIC; 
  signal N10427 : STD_LOGIC; 
  signal COMP_DISPLAY_N1499 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0356_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1500 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0356_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1501 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0356_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1502 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0356_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1503 : STD_LOGIC; 
  signal CHOICE2522 : STD_LOGIC; 
  signal CHOICE3867 : STD_LOGIC; 
  signal COMP_DISPLAY_N1830 : STD_LOGIC; 
  signal N11190 : STD_LOGIC; 
  signal CHOICE1935 : STD_LOGIC; 
  signal N11533 : STD_LOGIC; 
  signal CHOICE3036 : STD_LOGIC; 
  signal N11191 : STD_LOGIC; 
  signal CHOICE4051 : STD_LOGIC; 
  signal CHOICE2846 : STD_LOGIC; 
  signal CHOICE2479 : STD_LOGIC; 
  signal CHOICE1743 : STD_LOGIC; 
  signal COMP_DISPLAY_N1509 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0350_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1510 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0350_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1511 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0350_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1512 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0350_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1513 : STD_LOGIC; 
  signal CHOICE1916 : STD_LOGIC; 
  signal CHOICE1692 : STD_LOGIC; 
  signal CHOICE3605 : STD_LOGIC; 
  signal CHOICE1663 : STD_LOGIC; 
  signal CHOICE1879 : STD_LOGIC; 
  signal CHOICE1708 : STD_LOGIC; 
  signal CHOICE2854 : STD_LOGIC; 
  signal N10395 : STD_LOGIC; 
  signal CHOICE1815 : STD_LOGIC; 
  signal N10422 : STD_LOGIC; 
  signal CHOICE1654 : STD_LOGIC; 
  signal N10409 : STD_LOGIC; 
  signal COMP_DISPLAY_N1519 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0346_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1520 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0346_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1521 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0346_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1522 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0346_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1523 : STD_LOGIC; 
  signal CHOICE2009 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo899 : STD_LOGIC; 
  signal N7830 : STD_LOGIC; 
  signal CHOICE3813 : STD_LOGIC; 
  signal CHOICE1903 : STD_LOGIC; 
  signal CHOICE1696 : STD_LOGIC; 
  signal N10403 : STD_LOGIC; 
  signal CHOICE1767 : STD_LOGIC; 
  signal CHOICE1811 : STD_LOGIC; 
  signal CHOICE1675 : STD_LOGIC; 
  signal CHOICE1845 : STD_LOGIC; 
  signal COMP_DISPLAY_N1529 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0339_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1530 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0339_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1531 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0339_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1532 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0339_3_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1533 : STD_LOGIC; 
  signal N7854 : STD_LOGIC; 
  signal CHOICE1645 : STD_LOGIC; 
  signal CHOICE1589 : STD_LOGIC; 
  signal CHOICE3957 : STD_LOGIC; 
  signal CHOICE1759 : STD_LOGIC; 
  signal CHOICE1861 : STD_LOGIC; 
  signal N11606 : STD_LOGIC; 
  signal CHOICE1776 : STD_LOGIC; 
  signal N7132 : STD_LOGIC; 
  signal N10351 : STD_LOGIC; 
  signal CHOICE1819 : STD_LOGIC; 
  signal N1622 : STD_LOGIC; 
  signal COMP_DISPLAY_N1539 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0270_0_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1540 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0270_1_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1541 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0270_2_cyo : STD_LOGIC; 
  signal COMP_DISPLAY_N1542 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0270_3_cyo : STD_LOGIC; 
  signal CHOICE3614 : STD_LOGIC; 
  signal CHOICE1805 : STD_LOGIC; 
  signal CHOICE1642 : STD_LOGIC; 
  signal CHOICE1840 : STD_LOGIC; 
  signal N10396 : STD_LOGIC; 
  signal CHOICE1788 : STD_LOGIC; 
  signal CHOICE1724 : STD_LOGIC; 
  signal CHOICE1687 : STD_LOGIC; 
  signal CHOICE1688 : STD_LOGIC; 
  signal CHOICE1717 : STD_LOGIC; 
  signal CHOICE1622 : STD_LOGIC; 
  signal COMP_DISPLAY_DISPLAY_n0263_2_cyo : STD_LOGIC; 
  signal N11173 : STD_LOGIC; 
  signal CHOICE1704 : STD_LOGIC; 
  signal CHOICE1613 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal COMP_DISPLAY_N1878 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo885 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo916 : STD_LOGIC; 
  signal N1144 : STD_LOGIC; 
  signal COMP_DISPLAY_N1861 : STD_LOGIC; 
  signal CHOICE2513 : STD_LOGIC; 
  signal CHOICE1356 : STD_LOGIC; 
  signal COMP_CORE_XXL_9_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_cy_63 : STD_LOGIC; 
  signal COMP_DISPLAY_MUX_BLOCK_N271 : STD_LOGIC; 
  signal COMP_DISPLAY_Mmult_n0374_inst_lut2_69 : STD_LOGIC; 
  signal N11581 : STD_LOGIC; 
  signal COMP_DISPLAY_N1554 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo635 : STD_LOGIC; 
  signal COMP_DISPLAY_N1555 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo636 : STD_LOGIC; 
  signal COMP_DISPLAY_N1556 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo637 : STD_LOGIC; 
  signal COMP_DISPLAY_N1557 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo638 : STD_LOGIC; 
  signal COMP_DISPLAY_N1558 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo639 : STD_LOGIC; 
  signal COMP_DISPLAY_N1559 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo640 : STD_LOGIC; 
  signal COMP_DISPLAY_N1560 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo641 : STD_LOGIC; 
  signal COMP_DISPLAY_N1561 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo642 : STD_LOGIC; 
  signal COMP_DISPLAY_N1562 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo643 : STD_LOGIC; 
  signal COMP_DISPLAY_N1563 : STD_LOGIC; 
  signal COMP_DISPLAY_N1564 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo644 : STD_LOGIC; 
  signal COMP_DISPLAY_N1565 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo645 : STD_LOGIC; 
  signal COMP_DISPLAY_N1566 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo646 : STD_LOGIC; 
  signal COMP_DISPLAY_N1567 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo647 : STD_LOGIC; 
  signal COMP_DISPLAY_N1568 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo648 : STD_LOGIC; 
  signal COMP_DISPLAY_N1569 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo649 : STD_LOGIC; 
  signal COMP_DISPLAY_N1570 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo650 : STD_LOGIC; 
  signal COMP_DISPLAY_N1571 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo651 : STD_LOGIC; 
  signal COMP_DISPLAY_N1572 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo652 : STD_LOGIC; 
  signal COMP_DISPLAY_N1573 : STD_LOGIC; 
  signal COMP_DISPLAY_N1574 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo653 : STD_LOGIC; 
  signal COMP_DISPLAY_N1575 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo654 : STD_LOGIC; 
  signal COMP_DISPLAY_N1576 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo655 : STD_LOGIC; 
  signal COMP_DISPLAY_N1577 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo656 : STD_LOGIC; 
  signal COMP_DISPLAY_N1578 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo657 : STD_LOGIC; 
  signal COMP_DISPLAY_N1579 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo658 : STD_LOGIC; 
  signal COMP_DISPLAY_N1580 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo659 : STD_LOGIC; 
  signal COMP_DISPLAY_N1581 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo660 : STD_LOGIC; 
  signal COMP_DISPLAY_N1582 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo661 : STD_LOGIC; 
  signal COMP_DISPLAY_N1583 : STD_LOGIC; 
  signal COMP_DISPLAY_N1584 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo662 : STD_LOGIC; 
  signal COMP_DISPLAY_N1585 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo663 : STD_LOGIC; 
  signal COMP_DISPLAY_N1586 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo664 : STD_LOGIC; 
  signal COMP_DISPLAY_N1587 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo665 : STD_LOGIC; 
  signal COMP_DISPLAY_N1588 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo666 : STD_LOGIC; 
  signal COMP_DISPLAY_N1589 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo667 : STD_LOGIC; 
  signal COMP_DISPLAY_N1590 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo668 : STD_LOGIC; 
  signal COMP_DISPLAY_N1591 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo669 : STD_LOGIC; 
  signal COMP_DISPLAY_N1592 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo670 : STD_LOGIC; 
  signal COMP_DISPLAY_N1593 : STD_LOGIC; 
  signal COMP_DISPLAY_N1594 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo671 : STD_LOGIC; 
  signal COMP_DISPLAY_N1595 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo672 : STD_LOGIC; 
  signal COMP_DISPLAY_N1596 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo673 : STD_LOGIC; 
  signal COMP_DISPLAY_N1597 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo674 : STD_LOGIC; 
  signal COMP_DISPLAY_N1598 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo675 : STD_LOGIC; 
  signal COMP_DISPLAY_N1599 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo676 : STD_LOGIC; 
  signal COMP_DISPLAY_N1600 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo677 : STD_LOGIC; 
  signal COMP_DISPLAY_N1601 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo678 : STD_LOGIC; 
  signal COMP_DISPLAY_N1602 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo679 : STD_LOGIC; 
  signal COMP_DISPLAY_N1603 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo680 : STD_LOGIC; 
  signal COMP_DISPLAY_N1605 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo681 : STD_LOGIC; 
  signal COMP_DISPLAY_N1606 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo682 : STD_LOGIC; 
  signal COMP_DISPLAY_N1607 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo683 : STD_LOGIC; 
  signal COMP_DISPLAY_N1608 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo684 : STD_LOGIC; 
  signal COMP_DISPLAY_N1609 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo685 : STD_LOGIC; 
  signal COMP_DISPLAY_N1610 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo686 : STD_LOGIC; 
  signal COMP_DISPLAY_N1611 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo687 : STD_LOGIC; 
  signal COMP_DISPLAY_N1612 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo688 : STD_LOGIC; 
  signal COMP_DISPLAY_N1613 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo689 : STD_LOGIC; 
  signal COMP_DISPLAY_N1614 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo16 : STD_LOGIC; 
  signal COMP_DISPLAY_N1616 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo690 : STD_LOGIC; 
  signal COMP_DISPLAY_N1617 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo691 : STD_LOGIC; 
  signal COMP_DISPLAY_N1618 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo692 : STD_LOGIC; 
  signal COMP_DISPLAY_N1619 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo693 : STD_LOGIC; 
  signal COMP_DISPLAY_N1620 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo694 : STD_LOGIC; 
  signal COMP_DISPLAY_N1621 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo695 : STD_LOGIC; 
  signal COMP_DISPLAY_N1622 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo696 : STD_LOGIC; 
  signal COMP_DISPLAY_N1623 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo697 : STD_LOGIC; 
  signal COMP_DISPLAY_N1624 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo698 : STD_LOGIC; 
  signal COMP_DISPLAY_N1625 : STD_LOGIC; 
  signal COMP_DISPLAY_N1626 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo699 : STD_LOGIC; 
  signal COMP_DISPLAY_N1627 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo700 : STD_LOGIC; 
  signal COMP_DISPLAY_N1628 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo701 : STD_LOGIC; 
  signal COMP_DISPLAY_N1629 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo702 : STD_LOGIC; 
  signal COMP_DISPLAY_N1630 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo703 : STD_LOGIC; 
  signal COMP_DISPLAY_N1631 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo704 : STD_LOGIC; 
  signal COMP_DISPLAY_N1632 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo705 : STD_LOGIC; 
  signal COMP_DISPLAY_N1633 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo706 : STD_LOGIC; 
  signal COMP_DISPLAY_N1634 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo707 : STD_LOGIC; 
  signal COMP_DISPLAY_N1635 : STD_LOGIC; 
  signal COMP_DISPLAY_N1636 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo708 : STD_LOGIC; 
  signal COMP_DISPLAY_N1637 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo709 : STD_LOGIC; 
  signal COMP_DISPLAY_N1638 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo710 : STD_LOGIC; 
  signal COMP_DISPLAY_N1639 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo711 : STD_LOGIC; 
  signal COMP_DISPLAY_N1640 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo712 : STD_LOGIC; 
  signal COMP_DISPLAY_N1641 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo713 : STD_LOGIC; 
  signal COMP_DISPLAY_N1642 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo714 : STD_LOGIC; 
  signal COMP_DISPLAY_N1643 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo715 : STD_LOGIC; 
  signal COMP_DISPLAY_N1644 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo716 : STD_LOGIC; 
  signal COMP_DISPLAY_N1645 : STD_LOGIC; 
  signal COMP_DISPLAY_N1646 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo717 : STD_LOGIC; 
  signal COMP_DISPLAY_N1647 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo718 : STD_LOGIC; 
  signal COMP_DISPLAY_N1648 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo719 : STD_LOGIC; 
  signal COMP_DISPLAY_N1649 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo720 : STD_LOGIC; 
  signal COMP_DISPLAY_N1650 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo721 : STD_LOGIC; 
  signal COMP_DISPLAY_N1651 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo722 : STD_LOGIC; 
  signal COMP_DISPLAY_N1652 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo723 : STD_LOGIC; 
  signal COMP_DISPLAY_N1653 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo724 : STD_LOGIC; 
  signal COMP_DISPLAY_N1654 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo725 : STD_LOGIC; 
  signal COMP_DISPLAY_N1655 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo17 : STD_LOGIC; 
  signal COMP_DISPLAY_N1657 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo726 : STD_LOGIC; 
  signal COMP_DISPLAY_N1658 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo727 : STD_LOGIC; 
  signal COMP_DISPLAY_N1659 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo728 : STD_LOGIC; 
  signal COMP_DISPLAY_N1660 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo729 : STD_LOGIC; 
  signal COMP_DISPLAY_N1661 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo730 : STD_LOGIC; 
  signal COMP_DISPLAY_N1662 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo731 : STD_LOGIC; 
  signal COMP_DISPLAY_N1663 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo732 : STD_LOGIC; 
  signal COMP_DISPLAY_N1664 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo733 : STD_LOGIC; 
  signal COMP_DISPLAY_N1665 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo734 : STD_LOGIC; 
  signal COMP_DISPLAY_N1666 : STD_LOGIC; 
  signal COMP_DISPLAY_N1667 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo735 : STD_LOGIC; 
  signal COMP_DISPLAY_N1668 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo736 : STD_LOGIC; 
  signal COMP_DISPLAY_N1669 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo737 : STD_LOGIC; 
  signal COMP_DISPLAY_N1670 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo738 : STD_LOGIC; 
  signal COMP_DISPLAY_N1671 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo739 : STD_LOGIC; 
  signal COMP_DISPLAY_N1672 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo740 : STD_LOGIC; 
  signal COMP_DISPLAY_N1673 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo741 : STD_LOGIC; 
  signal COMP_DISPLAY_N1674 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo742 : STD_LOGIC; 
  signal COMP_DISPLAY_N1675 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo743 : STD_LOGIC; 
  signal COMP_DISPLAY_N1676 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo744 : STD_LOGIC; 
  signal COMP_DISPLAY_N1678 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo745 : STD_LOGIC; 
  signal COMP_DISPLAY_N1679 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo746 : STD_LOGIC; 
  signal COMP_DISPLAY_N1680 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo747 : STD_LOGIC; 
  signal COMP_DISPLAY_N1681 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo748 : STD_LOGIC; 
  signal COMP_DISPLAY_N1682 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo749 : STD_LOGIC; 
  signal COMP_DISPLAY_N1683 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo750 : STD_LOGIC; 
  signal COMP_DISPLAY_N1684 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo751 : STD_LOGIC; 
  signal COMP_DISPLAY_N1685 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo752 : STD_LOGIC; 
  signal COMP_DISPLAY_N1686 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo753 : STD_LOGIC; 
  signal COMP_DISPLAY_N1687 : STD_LOGIC; 
  signal COMP_DISPLAY_N1688 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo754 : STD_LOGIC; 
  signal COMP_DISPLAY_N1689 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo755 : STD_LOGIC; 
  signal COMP_DISPLAY_N1690 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo756 : STD_LOGIC; 
  signal COMP_DISPLAY_N1691 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo757 : STD_LOGIC; 
  signal COMP_DISPLAY_N1692 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo758 : STD_LOGIC; 
  signal COMP_DISPLAY_N1693 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo759 : STD_LOGIC; 
  signal COMP_DISPLAY_N1694 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo760 : STD_LOGIC; 
  signal COMP_DISPLAY_N1695 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo761 : STD_LOGIC; 
  signal COMP_DISPLAY_N1696 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo762 : STD_LOGIC; 
  signal COMP_DISPLAY_N1697 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo18 : STD_LOGIC; 
  signal COMP_DISPLAY_N1699 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo763 : STD_LOGIC; 
  signal COMP_DISPLAY_N1700 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo764 : STD_LOGIC; 
  signal COMP_DISPLAY_N1701 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo765 : STD_LOGIC; 
  signal COMP_DISPLAY_N1702 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo766 : STD_LOGIC; 
  signal COMP_DISPLAY_N1703 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo767 : STD_LOGIC; 
  signal COMP_DISPLAY_N1704 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo768 : STD_LOGIC; 
  signal COMP_DISPLAY_N1705 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo769 : STD_LOGIC; 
  signal COMP_DISPLAY_N1706 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo770 : STD_LOGIC; 
  signal COMP_DISPLAY_N1707 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo771 : STD_LOGIC; 
  signal COMP_DISPLAY_N1708 : STD_LOGIC; 
  signal COMP_DISPLAY_N1709 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo772 : STD_LOGIC; 
  signal COMP_DISPLAY_N1710 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo773 : STD_LOGIC; 
  signal COMP_DISPLAY_N1711 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo774 : STD_LOGIC; 
  signal COMP_DISPLAY_N1712 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo775 : STD_LOGIC; 
  signal COMP_DISPLAY_N1713 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo776 : STD_LOGIC; 
  signal COMP_DISPLAY_N1714 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo777 : STD_LOGIC; 
  signal COMP_DISPLAY_N1715 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo778 : STD_LOGIC; 
  signal COMP_DISPLAY_N1716 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo779 : STD_LOGIC; 
  signal COMP_DISPLAY_N1717 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo780 : STD_LOGIC; 
  signal COMP_DISPLAY_N1718 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo781 : STD_LOGIC; 
  signal COMP_DISPLAY_N1720 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo782 : STD_LOGIC; 
  signal COMP_DISPLAY_N1721 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo783 : STD_LOGIC; 
  signal COMP_DISPLAY_N1722 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo784 : STD_LOGIC; 
  signal COMP_DISPLAY_N1723 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo785 : STD_LOGIC; 
  signal COMP_DISPLAY_N1724 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo786 : STD_LOGIC; 
  signal COMP_DISPLAY_N1725 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo787 : STD_LOGIC; 
  signal COMP_DISPLAY_N1726 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo788 : STD_LOGIC; 
  signal COMP_DISPLAY_N1727 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo789 : STD_LOGIC; 
  signal COMP_DISPLAY_N1728 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo790 : STD_LOGIC; 
  signal COMP_DISPLAY_N1729 : STD_LOGIC; 
  signal COMP_DISPLAY_nor_cyo19 : STD_LOGIC; 
  signal COMP_DISPLAY_N1731 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo791 : STD_LOGIC; 
  signal COMP_DISPLAY_N1732 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo792 : STD_LOGIC; 
  signal COMP_DISPLAY_N1733 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo793 : STD_LOGIC; 
  signal COMP_DISPLAY_N1734 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo794 : STD_LOGIC; 
  signal COMP_DISPLAY_N1735 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo795 : STD_LOGIC; 
  signal COMP_DISPLAY_N1736 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo796 : STD_LOGIC; 
  signal COMP_DISPLAY_N1737 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo797 : STD_LOGIC; 
  signal COMP_DISPLAY_N1738 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo798 : STD_LOGIC; 
  signal COMP_DISPLAY_N1739 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo799 : STD_LOGIC; 
  signal COMP_DISPLAY_N1740 : STD_LOGIC; 
  signal COMP_DISPLAY_N1741 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo800 : STD_LOGIC; 
  signal COMP_DISPLAY_N1742 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo801 : STD_LOGIC; 
  signal COMP_DISPLAY_N1743 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo802 : STD_LOGIC; 
  signal COMP_DISPLAY_N1744 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo803 : STD_LOGIC; 
  signal COMP_DISPLAY_N1745 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo804 : STD_LOGIC; 
  signal COMP_DISPLAY_N1746 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo805 : STD_LOGIC; 
  signal COMP_DISPLAY_N1747 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo806 : STD_LOGIC; 
  signal COMP_DISPLAY_N1748 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo807 : STD_LOGIC; 
  signal COMP_DISPLAY_N1749 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo808 : STD_LOGIC; 
  signal COMP_DISPLAY_N1750 : STD_LOGIC; 
  signal COMP_DISPLAY_N1751 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo809 : STD_LOGIC; 
  signal COMP_DISPLAY_N1752 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo810 : STD_LOGIC; 
  signal COMP_DISPLAY_N1753 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo811 : STD_LOGIC; 
  signal COMP_DISPLAY_N1754 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo812 : STD_LOGIC; 
  signal COMP_DISPLAY_N1755 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo813 : STD_LOGIC; 
  signal COMP_DISPLAY_N1756 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo814 : STD_LOGIC; 
  signal COMP_DISPLAY_N1757 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo815 : STD_LOGIC; 
  signal COMP_DISPLAY_N1758 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo816 : STD_LOGIC; 
  signal COMP_DISPLAY_N1759 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo817 : STD_LOGIC; 
  signal COMP_DISPLAY_N1760 : STD_LOGIC; 
  signal COMP_DISPLAY_N1761 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo818 : STD_LOGIC; 
  signal COMP_DISPLAY_N1762 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo819 : STD_LOGIC; 
  signal COMP_DISPLAY_N1763 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo820 : STD_LOGIC; 
  signal COMP_DISPLAY_N1764 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo821 : STD_LOGIC; 
  signal COMP_DISPLAY_N1765 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo822 : STD_LOGIC; 
  signal COMP_DISPLAY_N1766 : STD_LOGIC; 
  signal COMP_DISPLAY_XNor_stage_cyo823 : STD_LOGIC; 
  signal COMP_DISPLAY_N1767 : STD_LOGIC; 
  signal U9_U12_TIMER_7_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_0_rt : STD_LOGIC; 
  signal COMP_CORE_XTPS_CLIC_0_rt : STD_LOGIC; 
  signal U9_U12_TIMER_5_rt : STD_LOGIC; 
  signal COMP_CORE_TIMER_M_26_rt1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_0_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_1_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_3_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_4_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_0_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_1_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_02 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_12 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_4_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_5_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_6_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_7_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_8_1 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_5_2 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_0_4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_1_4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_3_4 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_3_5 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5 : STD_LOGIC; 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_2_5 : STD_LOGIC; 
  signal CLK1 : STD_LOGIC; 
  signal N11869 : STD_LOGIC; 
  signal N11870 : STD_LOGIC; 
  signal N11871 : STD_LOGIC; 
  signal N11872 : STD_LOGIC; 
  signal N11873 : STD_LOGIC; 
  signal N11874 : STD_LOGIC; 
  signal N11875 : STD_LOGIC; 
  signal N11876 : STD_LOGIC; 
  signal N11877 : STD_LOGIC; 
  signal N11878 : STD_LOGIC; 
  signal N11879 : STD_LOGIC; 
  signal N11880 : STD_LOGIC; 
  signal N11881 : STD_LOGIC; 
  signal N11882 : STD_LOGIC; 
  signal N11883 : STD_LOGIC; 
  signal N11884 : STD_LOGIC; 
  signal N11885 : STD_LOGIC; 
  signal N11886 : STD_LOGIC; 
  signal N11887 : STD_LOGIC; 
  signal N11888 : STD_LOGIC; 
  signal N11889 : STD_LOGIC; 
  signal N11890 : STD_LOGIC; 
  signal N11891 : STD_LOGIC; 
  signal N11892 : STD_LOGIC; 
  signal N11893 : STD_LOGIC; 
  signal N11894 : STD_LOGIC; 
  signal N11895 : STD_LOGIC; 
  signal N11896 : STD_LOGIC; 
  signal N11897 : STD_LOGIC; 
  signal N11898 : STD_LOGIC; 
  signal N11899 : STD_LOGIC; 
  signal N11900 : STD_LOGIC; 
  signal N11901 : STD_LOGIC; 
  signal N11902 : STD_LOGIC; 
  signal N11903 : STD_LOGIC; 
  signal N11904 : STD_LOGIC; 
  signal N11905 : STD_LOGIC; 
  signal N11906 : STD_LOGIC; 
  signal N11907 : STD_LOGIC; 
  signal N11908 : STD_LOGIC; 
  signal N11909 : STD_LOGIC; 
  signal N11910 : STD_LOGIC; 
  signal N11911 : STD_LOGIC; 
  signal N11912 : STD_LOGIC; 
  signal N11913 : STD_LOGIC; 
  signal N11914 : STD_LOGIC; 
  signal N11915 : STD_LOGIC; 
  signal N11916 : STD_LOGIC; 
  signal N11917 : STD_LOGIC; 
  signal N11918 : STD_LOGIC; 
  signal N11919 : STD_LOGIC; 
  signal N11920 : STD_LOGIC; 
  signal N11921 : STD_LOGIC; 
  signal N11922 : STD_LOGIC; 
  signal N11923 : STD_LOGIC; 
  signal N11924 : STD_LOGIC; 
  signal N11925 : STD_LOGIC; 
  signal N11926 : STD_LOGIC; 
  signal N11927 : STD_LOGIC; 
  signal N11928 : STD_LOGIC; 
  signal N11929 : STD_LOGIC; 
  signal N11930 : STD_LOGIC; 
  signal N11931 : STD_LOGIC; 
  signal N11932 : STD_LOGIC; 
  signal N11933 : STD_LOGIC; 
  signal N11934 : STD_LOGIC; 
  signal N11935 : STD_LOGIC; 
  signal N11936 : STD_LOGIC; 
  signal N11937 : STD_LOGIC; 
  signal N11938 : STD_LOGIC; 
  signal N11939 : STD_LOGIC; 
  signal N11940 : STD_LOGIC; 
  signal N11941 : STD_LOGIC; 
  signal N11942 : STD_LOGIC; 
  signal N11943 : STD_LOGIC; 
  signal N11944 : STD_LOGIC; 
  signal N11945 : STD_LOGIC; 
  signal N11946 : STD_LOGIC; 
  signal N11947 : STD_LOGIC; 
  signal N11948 : STD_LOGIC; 
  signal N11949 : STD_LOGIC; 
  signal N11950 : STD_LOGIC; 
  signal N11951 : STD_LOGIC; 
  signal N11952 : STD_LOGIC; 
  signal N11953 : STD_LOGIC; 
  signal N11954 : STD_LOGIC; 
  signal N11955 : STD_LOGIC; 
  signal N11956 : STD_LOGIC; 
  signal N11957 : STD_LOGIC; 
  signal N11958 : STD_LOGIC; 
  signal N11959 : STD_LOGIC; 
  signal N11960 : STD_LOGIC; 
  signal N11961 : STD_LOGIC; 
  signal N11962 : STD_LOGIC; 
  signal N11963 : STD_LOGIC; 
  signal N11964 : STD_LOGIC; 
  signal N11965 : STD_LOGIC; 
  signal N11966 : STD_LOGIC; 
  signal N11967 : STD_LOGIC; 
  signal N11968 : STD_LOGIC; 
  signal N11969 : STD_LOGIC; 
  signal N11970 : STD_LOGIC; 
  signal N11971 : STD_LOGIC; 
  signal N11972 : STD_LOGIC; 
  signal N11973 : STD_LOGIC; 
  signal N11974 : STD_LOGIC; 
  signal N11975 : STD_LOGIC; 
  signal N11976 : STD_LOGIC; 
  signal N11977 : STD_LOGIC; 
  signal N11978 : STD_LOGIC; 
  signal N11979 : STD_LOGIC; 
  signal N11980 : STD_LOGIC; 
  signal N11981 : STD_LOGIC; 
  signal N11982 : STD_LOGIC; 
  signal N11983 : STD_LOGIC; 
  signal N11984 : STD_LOGIC; 
  signal N11985 : STD_LOGIC; 
  signal N11986 : STD_LOGIC; 
  signal N11987 : STD_LOGIC; 
  signal N11988 : STD_LOGIC; 
  signal N11989 : STD_LOGIC; 
  signal N11990 : STD_LOGIC; 
  signal N11991 : STD_LOGIC; 
  signal N11992 : STD_LOGIC; 
  signal N11993 : STD_LOGIC; 
  signal N11994 : STD_LOGIC; 
  signal N11995 : STD_LOGIC; 
  signal N11996 : STD_LOGIC; 
  signal N11997 : STD_LOGIC; 
  signal N11998 : STD_LOGIC; 
  signal N11999 : STD_LOGIC; 
  signal N12000 : STD_LOGIC; 
  signal N12001 : STD_LOGIC; 
  signal N12002 : STD_LOGIC; 
  signal N12003 : STD_LOGIC; 
  signal N12004 : STD_LOGIC; 
  signal N12005 : STD_LOGIC; 
  signal N12006 : STD_LOGIC; 
  signal N12007 : STD_LOGIC; 
  signal N12008 : STD_LOGIC; 
  signal N12009 : STD_LOGIC; 
  signal N12010 : STD_LOGIC; 
  signal N12011 : STD_LOGIC; 
  signal N12012 : STD_LOGIC; 
  signal N12013 : STD_LOGIC; 
  signal N12014 : STD_LOGIC; 
  signal N12015 : STD_LOGIC; 
  signal N12016 : STD_LOGIC; 
  signal N12017 : STD_LOGIC; 
  signal N12018 : STD_LOGIC; 
  signal N12019 : STD_LOGIC; 
  signal N12020 : STD_LOGIC; 
  signal N12021 : STD_LOGIC; 
  signal N12022 : STD_LOGIC; 
  signal N12023 : STD_LOGIC; 
  signal N12024 : STD_LOGIC; 
  signal N12025 : STD_LOGIC; 
  signal N12026 : STD_LOGIC; 
  signal N12027 : STD_LOGIC; 
  signal N12028 : STD_LOGIC; 
  signal N12029 : STD_LOGIC; 
  signal N12030 : STD_LOGIC; 
  signal N12031 : STD_LOGIC; 
  signal N12032 : STD_LOGIC; 
  signal N12033 : STD_LOGIC; 
  signal N12034 : STD_LOGIC; 
  signal N12035 : STD_LOGIC; 
  signal N12036 : STD_LOGIC; 
  signal N12037 : STD_LOGIC; 
  signal N12038 : STD_LOGIC; 
  signal N12039 : STD_LOGIC; 
  signal N12040 : STD_LOGIC; 
  signal N12041 : STD_LOGIC; 
  signal N12042 : STD_LOGIC; 
  signal N12043 : STD_LOGIC; 
  signal N12044 : STD_LOGIC; 
  signal N12045 : STD_LOGIC; 
  signal N12046 : STD_LOGIC; 
  signal N12047 : STD_LOGIC; 
  signal N12048 : STD_LOGIC; 
  signal N12049 : STD_LOGIC; 
  signal N12050 : STD_LOGIC; 
  signal N12051 : STD_LOGIC; 
  signal N12052 : STD_LOGIC; 
  signal N12053 : STD_LOGIC; 
  signal N12054 : STD_LOGIC; 
  signal N12055 : STD_LOGIC; 
  signal N12056 : STD_LOGIC; 
  signal N12057 : STD_LOGIC; 
  signal N12058 : STD_LOGIC; 
  signal N12059 : STD_LOGIC; 
  signal N12060 : STD_LOGIC; 
  signal N12061 : STD_LOGIC; 
  signal N12062 : STD_LOGIC; 
  signal N12063 : STD_LOGIC; 
  signal N12064 : STD_LOGIC; 
  signal N12065 : STD_LOGIC; 
  signal N12066 : STD_LOGIC; 
  signal N12067 : STD_LOGIC; 
  signal N12068 : STD_LOGIC; 
  signal N12069 : STD_LOGIC; 
  signal N12070 : STD_LOGIC; 
  signal N12071 : STD_LOGIC; 
  signal N12072 : STD_LOGIC; 
  signal N12073 : STD_LOGIC; 
  signal N12074 : STD_LOGIC; 
  signal N12075 : STD_LOGIC; 
  signal N12076 : STD_LOGIC; 
  signal N12077 : STD_LOGIC; 
  signal N12078 : STD_LOGIC; 
  signal N12079 : STD_LOGIC; 
  signal N12080 : STD_LOGIC; 
  signal N12081 : STD_LOGIC; 
  signal N12082 : STD_LOGIC; 
  signal N12083 : STD_LOGIC; 
  signal N12084 : STD_LOGIC; 
  signal N12085 : STD_LOGIC; 
  signal N12086 : STD_LOGIC; 
  signal N12087 : STD_LOGIC; 
  signal N12088 : STD_LOGIC; 
  signal N12089 : STD_LOGIC; 
  signal N12090 : STD_LOGIC; 
  signal N12091 : STD_LOGIC; 
  signal N12092 : STD_LOGIC; 
  signal N12093 : STD_LOGIC; 
  signal N12094 : STD_LOGIC; 
  signal N12095 : STD_LOGIC; 
  signal N12096 : STD_LOGIC; 
  signal N12097 : STD_LOGIC; 
  signal N12098 : STD_LOGIC; 
  signal N12099 : STD_LOGIC; 
  signal N12100 : STD_LOGIC; 
  signal N12101 : STD_LOGIC; 
  signal N12102 : STD_LOGIC; 
  signal N12103 : STD_LOGIC; 
  signal N12104 : STD_LOGIC; 
  signal N12105 : STD_LOGIC; 
  signal N12106 : STD_LOGIC; 
  signal N12107 : STD_LOGIC; 
  signal N12108 : STD_LOGIC; 
  signal N12109 : STD_LOGIC; 
  signal N12110 : STD_LOGIC; 
  signal N12111 : STD_LOGIC; 
  signal N12112 : STD_LOGIC; 
  signal N12113 : STD_LOGIC; 
  signal N12114 : STD_LOGIC; 
  signal N12115 : STD_LOGIC; 
  signal N12116 : STD_LOGIC; 
  signal N12117 : STD_LOGIC; 
  signal N12118 : STD_LOGIC; 
  signal N12119 : STD_LOGIC; 
  signal N12120 : STD_LOGIC; 
  signal N12121 : STD_LOGIC; 
  signal N12122 : STD_LOGIC; 
  signal N12123 : STD_LOGIC; 
  signal N12124 : STD_LOGIC; 
  signal N12125 : STD_LOGIC; 
  signal N12126 : STD_LOGIC; 
  signal N12127 : STD_LOGIC; 
  signal N12128 : STD_LOGIC; 
  signal N12129 : STD_LOGIC; 
  signal N12130 : STD_LOGIC; 
  signal N12131 : STD_LOGIC; 
  signal N12132 : STD_LOGIC; 
  signal N12133 : STD_LOGIC; 
  signal N12134 : STD_LOGIC; 
  signal N12135 : STD_LOGIC; 
  signal N12136 : STD_LOGIC; 
  signal N12137 : STD_LOGIC; 
  signal N12138 : STD_LOGIC; 
  signal N12139 : STD_LOGIC; 
  signal N12140 : STD_LOGIC; 
  signal N12141 : STD_LOGIC; 
  signal N12142 : STD_LOGIC; 
  signal N12143 : STD_LOGIC; 
  signal N12144 : STD_LOGIC; 
  signal N12145 : STD_LOGIC; 
  signal N12146 : STD_LOGIC; 
  signal N12147 : STD_LOGIC; 
  signal N12148 : STD_LOGIC; 
  signal N12149 : STD_LOGIC; 
  signal N12150 : STD_LOGIC; 
  signal N12151 : STD_LOGIC; 
  signal N12152 : STD_LOGIC; 
  signal N12153 : STD_LOGIC; 
  signal N12154 : STD_LOGIC; 
  signal N12155 : STD_LOGIC; 
  signal N12156 : STD_LOGIC; 
  signal N12157 : STD_LOGIC; 
  signal N12158 : STD_LOGIC; 
  signal N12159 : STD_LOGIC; 
  signal N12160 : STD_LOGIC; 
  signal N12161 : STD_LOGIC; 
  signal N12162 : STD_LOGIC; 
  signal N12163 : STD_LOGIC; 
  signal N12164 : STD_LOGIC; 
  signal N12165 : STD_LOGIC; 
  signal N12166 : STD_LOGIC; 
  signal N12167 : STD_LOGIC; 
  signal N12168 : STD_LOGIC; 
  signal N12169 : STD_LOGIC; 
  signal N12170 : STD_LOGIC; 
  signal N12171 : STD_LOGIC; 
  signal N12172 : STD_LOGIC; 
  signal N12173 : STD_LOGIC; 
  signal N12174 : STD_LOGIC; 
  signal N12175 : STD_LOGIC; 
  signal N12176 : STD_LOGIC; 
  signal N12177 : STD_LOGIC; 
  signal N12178 : STD_LOGIC; 
  signal N12179 : STD_LOGIC; 
  signal N12180 : STD_LOGIC; 
  signal N12181 : STD_LOGIC; 
  signal N12182 : STD_LOGIC; 
  signal N12183 : STD_LOGIC; 
  signal N12184 : STD_LOGIC; 
  signal N12185 : STD_LOGIC; 
  signal N12186 : STD_LOGIC; 
  signal N12187 : STD_LOGIC; 
  signal N12188 : STD_LOGIC; 
  signal N12189 : STD_LOGIC; 
  signal N12190 : STD_LOGIC; 
  signal N12191 : STD_LOGIC; 
  signal N12192 : STD_LOGIC; 
  signal N12193 : STD_LOGIC; 
  signal N12194 : STD_LOGIC; 
  signal N12195 : STD_LOGIC; 
  signal N12196 : STD_LOGIC; 
  signal N12197 : STD_LOGIC; 
  signal N12198 : STD_LOGIC; 
  signal N12199 : STD_LOGIC; 
  signal N12200 : STD_LOGIC; 
  signal N12201 : STD_LOGIC; 
  signal N12202 : STD_LOGIC; 
  signal N12203 : STD_LOGIC; 
  signal N12204 : STD_LOGIC; 
  signal N12205 : STD_LOGIC; 
  signal N12206 : STD_LOGIC; 
  signal N12207 : STD_LOGIC; 
  signal N12208 : STD_LOGIC; 
  signal N12209 : STD_LOGIC; 
  signal N12210 : STD_LOGIC; 
  signal N12211 : STD_LOGIC; 
  signal N12212 : STD_LOGIC; 
  signal N12213 : STD_LOGIC; 
  signal N12214 : STD_LOGIC; 
  signal N12215 : STD_LOGIC; 
  signal N12216 : STD_LOGIC; 
  signal N12217 : STD_LOGIC; 
  signal N12218 : STD_LOGIC; 
  signal N12219 : STD_LOGIC; 
  signal N12220 : STD_LOGIC; 
  signal N12221 : STD_LOGIC; 
  signal N12222 : STD_LOGIC; 
  signal N12223 : STD_LOGIC; 
  signal N12224 : STD_LOGIC; 
  signal N12225 : STD_LOGIC; 
  signal N12226 : STD_LOGIC; 
  signal N12227 : STD_LOGIC; 
  signal N12228 : STD_LOGIC; 
  signal N12229 : STD_LOGIC; 
  signal N12230 : STD_LOGIC; 
  signal N12231 : STD_LOGIC; 
  signal N12232 : STD_LOGIC; 
  signal N12233 : STD_LOGIC; 
  signal N12234 : STD_LOGIC; 
  signal N12235 : STD_LOGIC; 
  signal N12236 : STD_LOGIC; 
  signal N12237 : STD_LOGIC; 
  signal N12238 : STD_LOGIC; 
  signal N12239 : STD_LOGIC; 
  signal N12240 : STD_LOGIC; 
  signal N12241 : STD_LOGIC; 
  signal N12242 : STD_LOGIC; 
  signal N12243 : STD_LOGIC; 
  signal N12244 : STD_LOGIC; 
  signal N12245 : STD_LOGIC; 
  signal N12246 : STD_LOGIC; 
  signal N12247 : STD_LOGIC; 
  signal N12248 : STD_LOGIC; 
  signal N12249 : STD_LOGIC; 
  signal N12250 : STD_LOGIC; 
  signal N12251 : STD_LOGIC; 
  signal N12252 : STD_LOGIC; 
  signal N12253 : STD_LOGIC; 
  signal N12254 : STD_LOGIC; 
  signal N12255 : STD_LOGIC; 
  signal N12256 : STD_LOGIC; 
  signal N12257 : STD_LOGIC; 
  signal N12258 : STD_LOGIC; 
  signal N12259 : STD_LOGIC; 
  signal N12260 : STD_LOGIC; 
  signal N12261 : STD_LOGIC; 
  signal N12262 : STD_LOGIC; 
  signal N12263 : STD_LOGIC; 
  signal N12264 : STD_LOGIC; 
  signal N12265 : STD_LOGIC; 
  signal N12266 : STD_LOGIC; 
  signal N12267 : STD_LOGIC; 
  signal N12268 : STD_LOGIC; 
  signal N12269 : STD_LOGIC; 
  signal N12270 : STD_LOGIC; 
  signal N12271 : STD_LOGIC; 
  signal N12272 : STD_LOGIC; 
  signal N12273 : STD_LOGIC; 
  signal N12274 : STD_LOGIC; 
  signal N12275 : STD_LOGIC; 
  signal N12276 : STD_LOGIC; 
  signal N12277 : STD_LOGIC; 
  signal N12278 : STD_LOGIC; 
  signal N12279 : STD_LOGIC; 
  signal N12280 : STD_LOGIC; 
  signal N12281 : STD_LOGIC; 
  signal N12282 : STD_LOGIC; 
  signal N12283 : STD_LOGIC; 
  signal N12284 : STD_LOGIC; 
  signal N12285 : STD_LOGIC; 
  signal N12286 : STD_LOGIC; 
  signal N12287 : STD_LOGIC; 
  signal N12288 : STD_LOGIC; 
  signal N12289 : STD_LOGIC; 
  signal N12290 : STD_LOGIC; 
  signal N12291 : STD_LOGIC; 
  signal N12292 : STD_LOGIC; 
  signal N12293 : STD_LOGIC; 
  signal N12294 : STD_LOGIC; 
  signal N12295 : STD_LOGIC; 
  signal N12296 : STD_LOGIC; 
  signal N12297 : STD_LOGIC; 
  signal N12298 : STD_LOGIC; 
  signal N12299 : STD_LOGIC; 
  signal N12300 : STD_LOGIC; 
  signal N12301 : STD_LOGIC; 
  signal N12302 : STD_LOGIC; 
  signal N12303 : STD_LOGIC; 
  signal N12304 : STD_LOGIC; 
  signal N12305 : STD_LOGIC; 
  signal N12306 : STD_LOGIC; 
  signal N12307 : STD_LOGIC; 
  signal N12308 : STD_LOGIC; 
  signal N12309 : STD_LOGIC; 
  signal N12310 : STD_LOGIC; 
  signal N12311 : STD_LOGIC; 
  signal N12312 : STD_LOGIC; 
  signal N12313 : STD_LOGIC; 
  signal N12314 : STD_LOGIC; 
  signal N12315 : STD_LOGIC; 
  signal N12316 : STD_LOGIC; 
  signal N12317 : STD_LOGIC; 
  signal N12318 : STD_LOGIC; 
  signal N12319 : STD_LOGIC; 
  signal N12320 : STD_LOGIC; 
  signal N12321 : STD_LOGIC; 
  signal N12322 : STD_LOGIC; 
  signal N12323 : STD_LOGIC; 
  signal N12324 : STD_LOGIC; 
  signal N12325 : STD_LOGIC; 
  signal N12326 : STD_LOGIC; 
  signal N12327 : STD_LOGIC; 
  signal N12328 : STD_LOGIC; 
  signal N12329 : STD_LOGIC; 
  signal N12330 : STD_LOGIC; 
  signal N12331 : STD_LOGIC; 
  signal N12332 : STD_LOGIC; 
  signal N12333 : STD_LOGIC; 
  signal N12334 : STD_LOGIC; 
  signal N12335 : STD_LOGIC; 
  signal N12336 : STD_LOGIC; 
  signal N12337 : STD_LOGIC; 
  signal N12338 : STD_LOGIC; 
  signal N12339 : STD_LOGIC; 
  signal N12340 : STD_LOGIC; 
  signal N12341 : STD_LOGIC; 
  signal N12342 : STD_LOGIC; 
  signal N12343 : STD_LOGIC; 
  signal N12344 : STD_LOGIC; 
  signal N12345 : STD_LOGIC; 
  signal N12346 : STD_LOGIC; 
  signal N12347 : STD_LOGIC; 
  signal N12348 : STD_LOGIC; 
  signal N12349 : STD_LOGIC; 
  signal N12350 : STD_LOGIC; 
  signal N12351 : STD_LOGIC; 
  signal N12352 : STD_LOGIC; 
  signal N12353 : STD_LOGIC; 
  signal N12354 : STD_LOGIC; 
  signal N12355 : STD_LOGIC; 
  signal N12356 : STD_LOGIC; 
  signal N12357 : STD_LOGIC; 
  signal N12358 : STD_LOGIC; 
  signal N12359 : STD_LOGIC; 
  signal N12360 : STD_LOGIC; 
  signal N12361 : STD_LOGIC; 
  signal N12362 : STD_LOGIC; 
  signal N12363 : STD_LOGIC; 
  signal N12364 : STD_LOGIC; 
  signal N12365 : STD_LOGIC; 
  signal N12366 : STD_LOGIC; 
  signal N12367 : STD_LOGIC; 
  signal N12368 : STD_LOGIC; 
  signal N12369 : STD_LOGIC; 
  signal N12370 : STD_LOGIC; 
  signal N12371 : STD_LOGIC; 
  signal N12372 : STD_LOGIC; 
  signal N12373 : STD_LOGIC; 
  signal N12374 : STD_LOGIC; 
  signal N12375 : STD_LOGIC; 
  signal N12376 : STD_LOGIC; 
  signal N12377 : STD_LOGIC; 
  signal N12378 : STD_LOGIC; 
  signal N12379 : STD_LOGIC; 
  signal N12380 : STD_LOGIC; 
  signal N12381 : STD_LOGIC; 
  signal N12382 : STD_LOGIC; 
  signal N12383 : STD_LOGIC; 
  signal N12384 : STD_LOGIC; 
  signal N12385 : STD_LOGIC; 
  signal N12386 : STD_LOGIC; 
  signal N12387 : STD_LOGIC; 
  signal N12388 : STD_LOGIC; 
  signal N12389 : STD_LOGIC; 
  signal N12390 : STD_LOGIC; 
  signal N12391 : STD_LOGIC; 
  signal N12392 : STD_LOGIC; 
  signal N12393 : STD_LOGIC; 
  signal N12394 : STD_LOGIC; 
  signal N12395 : STD_LOGIC; 
  signal N12396 : STD_LOGIC; 
  signal N12397 : STD_LOGIC; 
  signal N12398 : STD_LOGIC; 
  signal N12399 : STD_LOGIC; 
  signal N12400 : STD_LOGIC; 
  signal N12401 : STD_LOGIC; 
  signal N12402 : STD_LOGIC; 
  signal N12403 : STD_LOGIC; 
  signal N12404 : STD_LOGIC; 
  signal N12405 : STD_LOGIC; 
  signal N12406 : STD_LOGIC; 
  signal N12407 : STD_LOGIC; 
  signal N12408 : STD_LOGIC; 
  signal N12409 : STD_LOGIC; 
  signal N12410 : STD_LOGIC; 
  signal N12411 : STD_LOGIC; 
  signal N12412 : STD_LOGIC; 
  signal N12413 : STD_LOGIC; 
  signal N12414 : STD_LOGIC; 
  signal N12415 : STD_LOGIC; 
  signal N12416 : STD_LOGIC; 
  signal N12417 : STD_LOGIC; 
  signal N12418 : STD_LOGIC; 
  signal N12419 : STD_LOGIC; 
  signal N12420 : STD_LOGIC; 
  signal N12421 : STD_LOGIC; 
  signal N12422 : STD_LOGIC; 
  signal N12423 : STD_LOGIC; 
  signal N12424 : STD_LOGIC; 
  signal N12425 : STD_LOGIC; 
  signal N12426 : STD_LOGIC; 
  signal N12427 : STD_LOGIC; 
  signal N12428 : STD_LOGIC; 
  signal N12429 : STD_LOGIC; 
  signal N12430 : STD_LOGIC; 
  signal N12431 : STD_LOGIC; 
  signal N12432 : STD_LOGIC; 
  signal N12433 : STD_LOGIC; 
  signal N12434 : STD_LOGIC; 
  signal N12435 : STD_LOGIC; 
  signal N12436 : STD_LOGIC; 
  signal N12437 : STD_LOGIC; 
  signal N12438 : STD_LOGIC; 
  signal N12439 : STD_LOGIC; 
  signal N12440 : STD_LOGIC; 
  signal N12441 : STD_LOGIC; 
  signal N12442 : STD_LOGIC; 
  signal N12443 : STD_LOGIC; 
  signal N12444 : STD_LOGIC; 
  signal N12445 : STD_LOGIC; 
  signal N12446 : STD_LOGIC; 
  signal N12447 : STD_LOGIC; 
  signal N12448 : STD_LOGIC; 
  signal N12449 : STD_LOGIC; 
  signal N12450 : STD_LOGIC; 
  signal N12451 : STD_LOGIC; 
  signal N12452 : STD_LOGIC; 
  signal N12453 : STD_LOGIC; 
  signal N12454 : STD_LOGIC; 
  signal N12455 : STD_LOGIC; 
  signal N12456 : STD_LOGIC; 
  signal N12457 : STD_LOGIC; 
  signal N12458 : STD_LOGIC; 
  signal N12459 : STD_LOGIC; 
  signal N12460 : STD_LOGIC; 
  signal N12461 : STD_LOGIC; 
  signal N12462 : STD_LOGIC; 
  signal N12463 : STD_LOGIC; 
  signal N12464 : STD_LOGIC; 
  signal N12465 : STD_LOGIC; 
  signal N12466 : STD_LOGIC; 
  signal N12467 : STD_LOGIC; 
  signal N12468 : STD_LOGIC; 
  signal N12469 : STD_LOGIC; 
  signal N12470 : STD_LOGIC; 
  signal N12471 : STD_LOGIC; 
  signal N12472 : STD_LOGIC; 
  signal N12473 : STD_LOGIC; 
  signal N12474 : STD_LOGIC; 
  signal N12475 : STD_LOGIC; 
  signal N12476 : STD_LOGIC; 
  signal N12477 : STD_LOGIC; 
  signal N12478 : STD_LOGIC; 
  signal N12479 : STD_LOGIC; 
  signal N12480 : STD_LOGIC; 
  signal N12481 : STD_LOGIC; 
  signal N12482 : STD_LOGIC; 
  signal N12483 : STD_LOGIC; 
  signal N12484 : STD_LOGIC; 
  signal N12485 : STD_LOGIC; 
  signal N12486 : STD_LOGIC; 
  signal N12487 : STD_LOGIC; 
  signal N12488 : STD_LOGIC; 
  signal N12489 : STD_LOGIC; 
  signal N12490 : STD_LOGIC; 
  signal N12491 : STD_LOGIC; 
  signal N12492 : STD_LOGIC; 
  signal N12493 : STD_LOGIC; 
  signal N12494 : STD_LOGIC; 
  signal N12495 : STD_LOGIC; 
  signal N12496 : STD_LOGIC; 
  signal N12497 : STD_LOGIC; 
  signal N12498 : STD_LOGIC; 
  signal N12499 : STD_LOGIC; 
  signal N12500 : STD_LOGIC; 
  signal N12501 : STD_LOGIC; 
  signal N12502 : STD_LOGIC; 
  signal N12503 : STD_LOGIC; 
  signal N12504 : STD_LOGIC; 
  signal N12505 : STD_LOGIC; 
  signal N12506 : STD_LOGIC; 
  signal N12507 : STD_LOGIC; 
  signal N12508 : STD_LOGIC; 
  signal N12509 : STD_LOGIC; 
  signal N12510 : STD_LOGIC; 
  signal N12511 : STD_LOGIC; 
  signal N12512 : STD_LOGIC; 
  signal N12513 : STD_LOGIC; 
  signal N12514 : STD_LOGIC; 
  signal N12515 : STD_LOGIC; 
  signal N12516 : STD_LOGIC; 
  signal N12517 : STD_LOGIC; 
  signal N12518 : STD_LOGIC; 
  signal N12519 : STD_LOGIC; 
  signal N12520 : STD_LOGIC; 
  signal N12521 : STD_LOGIC; 
  signal N12522 : STD_LOGIC; 
  signal N12523 : STD_LOGIC; 
  signal N12524 : STD_LOGIC; 
  signal N12525 : STD_LOGIC; 
  signal N12526 : STD_LOGIC; 
  signal N12527 : STD_LOGIC; 
  signal N12528 : STD_LOGIC; 
  signal N12529 : STD_LOGIC; 
  signal N12530 : STD_LOGIC; 
  signal N12531 : STD_LOGIC; 
  signal N12532 : STD_LOGIC; 
  signal N12533 : STD_LOGIC; 
  signal N12534 : STD_LOGIC; 
  signal N12535 : STD_LOGIC; 
  signal N12536 : STD_LOGIC; 
  signal N12537 : STD_LOGIC; 
  signal N12538 : STD_LOGIC; 
  signal N12539 : STD_LOGIC; 
  signal N12540 : STD_LOGIC; 
  signal N12541 : STD_LOGIC; 
  signal N12542 : STD_LOGIC; 
  signal N12543 : STD_LOGIC; 
  signal N12544 : STD_LOGIC; 
  signal N12545 : STD_LOGIC; 
  signal N12546 : STD_LOGIC; 
  signal N12547 : STD_LOGIC; 
  signal N12548 : STD_LOGIC; 
  signal N12549 : STD_LOGIC; 
  signal N12550 : STD_LOGIC; 
  signal N12551 : STD_LOGIC; 
  signal N12552 : STD_LOGIC; 
  signal N12553 : STD_LOGIC; 
  signal N12554 : STD_LOGIC; 
  signal N12555 : STD_LOGIC; 
  signal N12556 : STD_LOGIC; 
  signal N12557 : STD_LOGIC; 
  signal N12558 : STD_LOGIC; 
  signal N12559 : STD_LOGIC; 
  signal N12560 : STD_LOGIC; 
  signal N12561 : STD_LOGIC; 
  signal N12562 : STD_LOGIC; 
  signal N12563 : STD_LOGIC; 
  signal N12564 : STD_LOGIC; 
  signal N12565 : STD_LOGIC; 
  signal N12566 : STD_LOGIC; 
  signal N12567 : STD_LOGIC; 
  signal N12568 : STD_LOGIC; 
  signal N12569 : STD_LOGIC; 
  signal N12570 : STD_LOGIC; 
  signal N12571 : STD_LOGIC; 
  signal N12572 : STD_LOGIC; 
  signal N12573 : STD_LOGIC; 
  signal N12574 : STD_LOGIC; 
  signal N12575 : STD_LOGIC; 
  signal N12576 : STD_LOGIC; 
  signal N12577 : STD_LOGIC; 
  signal N12578 : STD_LOGIC; 
  signal N12579 : STD_LOGIC; 
  signal N12580 : STD_LOGIC; 
  signal N12581 : STD_LOGIC; 
  signal N12582 : STD_LOGIC; 
  signal N12583 : STD_LOGIC; 
  signal N12584 : STD_LOGIC; 
  signal N12585 : STD_LOGIC; 
  signal N12586 : STD_LOGIC; 
  signal N12587 : STD_LOGIC; 
  signal N12588 : STD_LOGIC; 
  signal N12589 : STD_LOGIC; 
  signal N12590 : STD_LOGIC; 
  signal N12591 : STD_LOGIC; 
  signal N12592 : STD_LOGIC; 
  signal N12593 : STD_LOGIC; 
  signal N12594 : STD_LOGIC; 
  signal N12595 : STD_LOGIC; 
  signal N12596 : STD_LOGIC; 
  signal N12597 : STD_LOGIC; 
  signal N12598 : STD_LOGIC; 
  signal N12599 : STD_LOGIC; 
  signal N12600 : STD_LOGIC; 
  signal N12601 : STD_LOGIC; 
  signal N12602 : STD_LOGIC; 
  signal N12603 : STD_LOGIC; 
  signal N12604 : STD_LOGIC; 
  signal N12605 : STD_LOGIC; 
  signal N12606 : STD_LOGIC; 
  signal N12607 : STD_LOGIC; 
  signal N12608 : STD_LOGIC; 
  signal N12609 : STD_LOGIC; 
  signal N12610 : STD_LOGIC; 
  signal N12611 : STD_LOGIC; 
  signal N12612 : STD_LOGIC; 
  signal N12613 : STD_LOGIC; 
  signal N12614 : STD_LOGIC; 
  signal N12615 : STD_LOGIC; 
  signal N12616 : STD_LOGIC; 
  signal N12617 : STD_LOGIC; 
  signal N12618 : STD_LOGIC; 
  signal N12619 : STD_LOGIC; 
  signal N12620 : STD_LOGIC; 
  signal N12621 : STD_LOGIC; 
  signal N12622 : STD_LOGIC; 
  signal N12623 : STD_LOGIC; 
  signal N12624 : STD_LOGIC; 
  signal N12625 : STD_LOGIC; 
  signal N12626 : STD_LOGIC; 
  signal N12627 : STD_LOGIC; 
  signal N12628 : STD_LOGIC; 
  signal N12629 : STD_LOGIC; 
  signal N12630 : STD_LOGIC; 
  signal N12631 : STD_LOGIC; 
  signal N12632 : STD_LOGIC; 
  signal N12633 : STD_LOGIC; 
  signal N12634 : STD_LOGIC; 
  signal N12635 : STD_LOGIC; 
  signal N12636 : STD_LOGIC; 
  signal N12637 : STD_LOGIC; 
  signal N12638 : STD_LOGIC; 
  signal N12639 : STD_LOGIC; 
  signal N12640 : STD_LOGIC; 
  signal N12641 : STD_LOGIC; 
  signal N12642 : STD_LOGIC; 
  signal N12643 : STD_LOGIC; 
  signal N12644 : STD_LOGIC; 
  signal N12645 : STD_LOGIC; 
  signal N12646 : STD_LOGIC; 
  signal N12647 : STD_LOGIC; 
  signal N12648 : STD_LOGIC; 
  signal N12649 : STD_LOGIC; 
  signal N12650 : STD_LOGIC; 
  signal N12651 : STD_LOGIC; 
  signal N12652 : STD_LOGIC; 
  signal N12653 : STD_LOGIC; 
  signal N12654 : STD_LOGIC; 
  signal N12655 : STD_LOGIC; 
  signal N12656 : STD_LOGIC; 
  signal N12657 : STD_LOGIC; 
  signal N12658 : STD_LOGIC; 
  signal N12659 : STD_LOGIC; 
  signal N12660 : STD_LOGIC; 
  signal N12661 : STD_LOGIC; 
  signal N12662 : STD_LOGIC; 
  signal N12663 : STD_LOGIC; 
  signal N12664 : STD_LOGIC; 
  signal N12665 : STD_LOGIC; 
  signal N12666 : STD_LOGIC; 
  signal N12667 : STD_LOGIC; 
  signal N12668 : STD_LOGIC; 
  signal N12669 : STD_LOGIC; 
  signal N12670 : STD_LOGIC; 
  signal N12671 : STD_LOGIC; 
  signal N12672 : STD_LOGIC; 
  signal N12673 : STD_LOGIC; 
  signal N12674 : STD_LOGIC; 
  signal N12675 : STD_LOGIC; 
  signal N12676 : STD_LOGIC; 
  signal N12677 : STD_LOGIC; 
  signal N12678 : STD_LOGIC; 
  signal N12679 : STD_LOGIC; 
  signal N12680 : STD_LOGIC; 
  signal N12681 : STD_LOGIC; 
  signal N12682 : STD_LOGIC; 
  signal N12683 : STD_LOGIC; 
  signal N12684 : STD_LOGIC; 
  signal N12685 : STD_LOGIC; 
  signal N12686 : STD_LOGIC; 
  signal N12687 : STD_LOGIC; 
  signal N12688 : STD_LOGIC; 
  signal N12689 : STD_LOGIC; 
  signal N12690 : STD_LOGIC; 
  signal N12691 : STD_LOGIC; 
  signal N12692 : STD_LOGIC; 
  signal N12693 : STD_LOGIC; 
  signal N12694 : STD_LOGIC; 
  signal N12695 : STD_LOGIC; 
  signal N12696 : STD_LOGIC; 
  signal N12697 : STD_LOGIC; 
  signal N12698 : STD_LOGIC; 
  signal N12699 : STD_LOGIC; 
  signal N12700 : STD_LOGIC; 
  signal N12701 : STD_LOGIC; 
  signal N12702 : STD_LOGIC; 
  signal N12703 : STD_LOGIC; 
  signal N12704 : STD_LOGIC; 
  signal N12705 : STD_LOGIC; 
  signal N12706 : STD_LOGIC; 
  signal N12707 : STD_LOGIC; 
  signal N12708 : STD_LOGIC; 
  signal N12709 : STD_LOGIC; 
  signal N12710 : STD_LOGIC; 
  signal N12711 : STD_LOGIC; 
  signal N12712 : STD_LOGIC; 
  signal N12713 : STD_LOGIC; 
  signal N12714 : STD_LOGIC; 
  signal N12715 : STD_LOGIC; 
  signal N12716 : STD_LOGIC; 
  signal N12717 : STD_LOGIC; 
  signal N12718 : STD_LOGIC; 
  signal N12719 : STD_LOGIC; 
  signal N12720 : STD_LOGIC; 
  signal N12721 : STD_LOGIC; 
  signal N12722 : STD_LOGIC; 
  signal N12723 : STD_LOGIC; 
  signal N12724 : STD_LOGIC; 
  signal N12725 : STD_LOGIC; 
  signal N12726 : STD_LOGIC; 
  signal N12727 : STD_LOGIC; 
  signal N12728 : STD_LOGIC; 
  signal N12729 : STD_LOGIC; 
  signal N12730 : STD_LOGIC; 
  signal N12731 : STD_LOGIC; 
  signal N12732 : STD_LOGIC; 
  signal N12733 : STD_LOGIC; 
  signal N12734 : STD_LOGIC; 
  signal N12735 : STD_LOGIC; 
  signal N12736 : STD_LOGIC; 
  signal N12737 : STD_LOGIC; 
  signal N12738 : STD_LOGIC; 
  signal N12739 : STD_LOGIC; 
  signal N12740 : STD_LOGIC; 
  signal N12741 : STD_LOGIC; 
  signal N12742 : STD_LOGIC; 
  signal N12743 : STD_LOGIC; 
  signal N12744 : STD_LOGIC; 
  signal N12745 : STD_LOGIC; 
  signal N12746 : STD_LOGIC; 
  signal N12747 : STD_LOGIC; 
  signal N12748 : STD_LOGIC; 
  signal N12749 : STD_LOGIC; 
  signal N12750 : STD_LOGIC; 
  signal N12751 : STD_LOGIC; 
  signal N12752 : STD_LOGIC; 
  signal N12753 : STD_LOGIC; 
  signal N12754 : STD_LOGIC; 
  signal N12755 : STD_LOGIC; 
  signal N12756 : STD_LOGIC; 
  signal N12757 : STD_LOGIC; 
  signal N12758 : STD_LOGIC; 
  signal N12759 : STD_LOGIC; 
  signal N12760 : STD_LOGIC; 
  signal N12761 : STD_LOGIC; 
  signal N12762 : STD_LOGIC; 
  signal N12763 : STD_LOGIC; 
  signal N12764 : STD_LOGIC; 
  signal N12765 : STD_LOGIC; 
  signal N12766 : STD_LOGIC; 
  signal N12767 : STD_LOGIC; 
  signal N12768 : STD_LOGIC; 
  signal N12769 : STD_LOGIC; 
  signal N12770 : STD_LOGIC; 
  signal N12771 : STD_LOGIC; 
  signal N12772 : STD_LOGIC; 
  signal N12773 : STD_LOGIC; 
  signal N12774 : STD_LOGIC; 
  signal N12775 : STD_LOGIC; 
  signal N12776 : STD_LOGIC; 
  signal N12777 : STD_LOGIC; 
  signal N12778 : STD_LOGIC; 
  signal N12779 : STD_LOGIC; 
  signal N12780 : STD_LOGIC; 
  signal N12781 : STD_LOGIC; 
  signal N12782 : STD_LOGIC; 
  signal N12783 : STD_LOGIC; 
  signal N12784 : STD_LOGIC; 
  signal N12785 : STD_LOGIC; 
  signal N12786 : STD_LOGIC; 
  signal N12787 : STD_LOGIC; 
  signal N12788 : STD_LOGIC; 
  signal N12789 : STD_LOGIC; 
  signal N12790 : STD_LOGIC; 
  signal N12791 : STD_LOGIC; 
  signal N12792 : STD_LOGIC; 
  signal N12793 : STD_LOGIC; 
  signal N12794 : STD_LOGIC; 
  signal N12795 : STD_LOGIC; 
  signal N12796 : STD_LOGIC; 
  signal N12797 : STD_LOGIC; 
  signal N12798 : STD_LOGIC; 
  signal N12799 : STD_LOGIC; 
  signal N12800 : STD_LOGIC; 
  signal N12801 : STD_LOGIC; 
  signal N12802 : STD_LOGIC; 
  signal N12803 : STD_LOGIC; 
  signal N12804 : STD_LOGIC; 
  signal N12805 : STD_LOGIC; 
  signal N12806 : STD_LOGIC; 
  signal N12807 : STD_LOGIC; 
  signal N12808 : STD_LOGIC; 
  signal N12809 : STD_LOGIC; 
  signal N12810 : STD_LOGIC; 
  signal N12811 : STD_LOGIC; 
  signal N12812 : STD_LOGIC; 
  signal N12813 : STD_LOGIC; 
  signal N12814 : STD_LOGIC; 
  signal N12815 : STD_LOGIC; 
  signal N12816 : STD_LOGIC; 
  signal N12817 : STD_LOGIC; 
  signal N12818 : STD_LOGIC; 
  signal N12819 : STD_LOGIC; 
  signal N12820 : STD_LOGIC; 
  signal N12821 : STD_LOGIC; 
  signal N12822 : STD_LOGIC; 
  signal N12823 : STD_LOGIC; 
  signal N12824 : STD_LOGIC; 
  signal N12825 : STD_LOGIC; 
  signal N12826 : STD_LOGIC; 
  signal N12827 : STD_LOGIC; 
  signal N12828 : STD_LOGIC; 
  signal N12829 : STD_LOGIC; 
  signal N12830 : STD_LOGIC; 
  signal N12831 : STD_LOGIC; 
  signal N12832 : STD_LOGIC; 
  signal N12833 : STD_LOGIC; 
  signal N12834 : STD_LOGIC; 
  signal N12835 : STD_LOGIC; 
  signal N12836 : STD_LOGIC; 
  signal N12837 : STD_LOGIC; 
  signal N12838 : STD_LOGIC; 
  signal N12839 : STD_LOGIC; 
  signal N12840 : STD_LOGIC; 
  signal N12841 : STD_LOGIC; 
  signal N12842 : STD_LOGIC; 
  signal N12843 : STD_LOGIC; 
  signal N12844 : STD_LOGIC; 
  signal N12845 : STD_LOGIC; 
  signal N12846 : STD_LOGIC; 
  signal N12847 : STD_LOGIC; 
  signal N12848 : STD_LOGIC; 
  signal N12849 : STD_LOGIC; 
  signal N12850 : STD_LOGIC; 
  signal N12851 : STD_LOGIC; 
  signal N12852 : STD_LOGIC; 
  signal N12853 : STD_LOGIC; 
  signal N12854 : STD_LOGIC; 
  signal N12855 : STD_LOGIC; 
  signal N12856 : STD_LOGIC; 
  signal N12857 : STD_LOGIC; 
  signal N12858 : STD_LOGIC; 
  signal N12859 : STD_LOGIC; 
  signal N12860 : STD_LOGIC; 
  signal N12861 : STD_LOGIC; 
  signal N12862 : STD_LOGIC; 
  signal N12863 : STD_LOGIC; 
  signal N12864 : STD_LOGIC; 
  signal N12865 : STD_LOGIC; 
  signal N12866 : STD_LOGIC; 
  signal N12867 : STD_LOGIC; 
  signal N12868 : STD_LOGIC; 
  signal N12869 : STD_LOGIC; 
  signal N12870 : STD_LOGIC; 
  signal N12871 : STD_LOGIC; 
  signal N12872 : STD_LOGIC; 
  signal N12873 : STD_LOGIC; 
  signal N12874 : STD_LOGIC; 
  signal N12875 : STD_LOGIC; 
  signal N12876 : STD_LOGIC; 
  signal N12877 : STD_LOGIC; 
  signal N12878 : STD_LOGIC; 
  signal N12879 : STD_LOGIC; 
  signal N12880 : STD_LOGIC; 
  signal N12881 : STD_LOGIC; 
  signal N12882 : STD_LOGIC; 
  signal N12883 : STD_LOGIC; 
  signal N12884 : STD_LOGIC; 
  signal N12885 : STD_LOGIC; 
  signal N12886 : STD_LOGIC; 
  signal N12887 : STD_LOGIC; 
  signal N12888 : STD_LOGIC; 
  signal N12889 : STD_LOGIC; 
  signal N12890 : STD_LOGIC; 
  signal N12891 : STD_LOGIC; 
  signal N12892 : STD_LOGIC; 
  signal N12893 : STD_LOGIC; 
  signal N12894 : STD_LOGIC; 
  signal N12895 : STD_LOGIC; 
  signal N12896 : STD_LOGIC; 
  signal N12897 : STD_LOGIC; 
  signal N12898 : STD_LOGIC; 
  signal N12899 : STD_LOGIC; 
  signal N12900 : STD_LOGIC; 
  signal N12901 : STD_LOGIC; 
  signal N12902 : STD_LOGIC; 
  signal N12903 : STD_LOGIC; 
  signal N12904 : STD_LOGIC; 
  signal N12905 : STD_LOGIC; 
  signal N12906 : STD_LOGIC; 
  signal N12907 : STD_LOGIC; 
  signal N12908 : STD_LOGIC; 
  signal N12909 : STD_LOGIC; 
  signal N12910 : STD_LOGIC; 
  signal N12911 : STD_LOGIC; 
  signal N12912 : STD_LOGIC; 
  signal N12913 : STD_LOGIC; 
  signal N12914 : STD_LOGIC; 
  signal N12915 : STD_LOGIC; 
  signal N12916 : STD_LOGIC; 
  signal N12917 : STD_LOGIC; 
  signal N12918 : STD_LOGIC; 
  signal N12919 : STD_LOGIC; 
  signal N12920 : STD_LOGIC; 
  signal N12921 : STD_LOGIC; 
  signal N12922 : STD_LOGIC; 
  signal N12923 : STD_LOGIC; 
  signal N12924 : STD_LOGIC; 
  signal N12925 : STD_LOGIC; 
  signal N12926 : STD_LOGIC; 
  signal N12927 : STD_LOGIC; 
  signal N12928 : STD_LOGIC; 
  signal N12929 : STD_LOGIC; 
  signal N12930 : STD_LOGIC; 
  signal N12931 : STD_LOGIC; 
  signal N12932 : STD_LOGIC; 
  signal N12933 : STD_LOGIC; 
  signal N12934 : STD_LOGIC; 
  signal N12935 : STD_LOGIC; 
  signal N12936 : STD_LOGIC; 
  signal N12937 : STD_LOGIC; 
  signal N12938 : STD_LOGIC; 
  signal N12939 : STD_LOGIC; 
  signal N12941 : STD_LOGIC; 
  signal N12942 : STD_LOGIC; 
  signal N12943 : STD_LOGIC; 
  signal N12944 : STD_LOGIC; 
  signal N12945 : STD_LOGIC; 
  signal N12946 : STD_LOGIC; 
  signal N12947 : STD_LOGIC; 
  signal N12948 : STD_LOGIC; 
  signal N12949 : STD_LOGIC; 
  signal N12950 : STD_LOGIC; 
  signal N12951 : STD_LOGIC; 
  signal N12952 : STD_LOGIC; 
  signal N12953 : STD_LOGIC; 
  signal N12954 : STD_LOGIC; 
  signal N12955 : STD_LOGIC; 
  signal N12956 : STD_LOGIC; 
  signal N12957 : STD_LOGIC; 
  signal N12958 : STD_LOGIC; 
  signal N12959 : STD_LOGIC; 
  signal N12960 : STD_LOGIC; 
  signal N12961 : STD_LOGIC; 
  signal N12962 : STD_LOGIC; 
  signal N12963 : STD_LOGIC; 
  signal N12964 : STD_LOGIC; 
  signal N12965 : STD_LOGIC; 
  signal N12966 : STD_LOGIC; 
  signal N12967 : STD_LOGIC; 
  signal N12968 : STD_LOGIC; 
  signal N12969 : STD_LOGIC; 
  signal N12970 : STD_LOGIC; 
  signal N12971 : STD_LOGIC; 
  signal N12972 : STD_LOGIC; 
  signal N12973 : STD_LOGIC; 
  signal N12974 : STD_LOGIC; 
  signal N12975 : STD_LOGIC; 
  signal N12976 : STD_LOGIC; 
  signal N12977 : STD_LOGIC; 
  signal N12978 : STD_LOGIC; 
  signal N12979 : STD_LOGIC; 
  signal N12980 : STD_LOGIC; 
  signal N12981 : STD_LOGIC; 
  signal N12982 : STD_LOGIC; 
  signal N12983 : STD_LOGIC; 
  signal N12984 : STD_LOGIC; 
  signal N12985 : STD_LOGIC; 
  signal N12986 : STD_LOGIC; 
  signal N12987 : STD_LOGIC; 
  signal N12988 : STD_LOGIC; 
  signal N12989 : STD_LOGIC; 
  signal N12990 : STD_LOGIC; 
  signal N12991 : STD_LOGIC; 
  signal N12992 : STD_LOGIC; 
  signal N12993 : STD_LOGIC; 
  signal N12994 : STD_LOGIC; 
  signal N12995 : STD_LOGIC; 
  signal N12996 : STD_LOGIC; 
  signal N12997 : STD_LOGIC; 
  signal N12998 : STD_LOGIC; 
  signal N12999 : STD_LOGIC; 
  signal N13000 : STD_LOGIC; 
  signal N13001 : STD_LOGIC; 
  signal N13002 : STD_LOGIC; 
  signal N13003 : STD_LOGIC; 
  signal N13004 : STD_LOGIC; 
  signal COMP_CORE_COMP_RANDOM_Y_REG_3_rt : STD_LOGIC; 
  signal RAZ_IBUF_1 : STD_LOGIC; 
  signal N13005 : STD_LOGIC; 
  signal N13006 : STD_LOGIC; 
  signal N13007 : STD_LOGIC; 
  signal N13008 : STD_LOGIC; 
  signal N13009 : STD_LOGIC; 
  signal N13010 : STD_LOGIC; 
  signal N13011 : STD_LOGIC; 
  signal N13012 : STD_LOGIC; 
  signal N13013 : STD_LOGIC; 
  signal N13014 : STD_LOGIC; 
  signal N13015 : STD_LOGIC; 
  signal N13016 : STD_LOGIC; 
  signal N13017 : STD_LOGIC; 
  signal N13018 : STD_LOGIC; 
  signal N13019 : STD_LOGIC; 
  signal N13020 : STD_LOGIC; 
  signal N13021 : STD_LOGIC; 
  signal N13022 : STD_LOGIC; 
  signal N13023 : STD_LOGIC; 
  signal N13024 : STD_LOGIC; 
  signal N13025 : STD_LOGIC; 
  signal N13026 : STD_LOGIC; 
  signal N13027 : STD_LOGIC; 
  signal N13028 : STD_LOGIC; 
  signal N13029 : STD_LOGIC; 
  signal N13030 : STD_LOGIC; 
  signal N13031 : STD_LOGIC; 
  signal N13032 : STD_LOGIC; 
  signal N13033 : STD_LOGIC; 
  signal N13034 : STD_LOGIC; 
  signal N13035 : STD_LOGIC; 
  signal N13036 : STD_LOGIC; 
  signal N13037 : STD_LOGIC; 
  signal COMP_DISPLAY_RVB : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U9_U10_Madd_n0014_n0007 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal COMP_SOURIS_X : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_SOURIS_Y : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_XXL : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_YYL : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_XTPS_CLIC : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal COMP_CORE_XSCORE : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal COMP_CORE_XTIRS : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_SOURIS_INSTANCE_SOURIS_p_despx : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal COMP_SOURIS_n0011 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal COMP_SOURIS_n0008 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal COMP_SOURIS_INSTANCE_SOURIS_p_despy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal COMP_SOURIS_INSTANCE_SOURIS_despxi : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal COMP_SOURIS_INSTANCE_SOURIS_despyi : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal COMP_SOURIS_Y_n0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_SOURIS_X_n0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U9_U11_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U9_U10_TMP_n0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U9_U10_DNOTE : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal COMP_CORE_n0069 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_CORE_n0294 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal COMP_CORE_n0056 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_n0075 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal COMP_CORE_n0084 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal COMP_CORE_n0068 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal COMP_CORE_n0058 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_CORE_TIMER_M : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal COMP_CORE_n0079 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_n0054 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_n0083 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal COMP_CORE_n0283 : STD_LOGIC_VECTOR ( 25 downto 1 ); 
  signal COMP_CORE_n0070 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_CORE_n0078 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_n0082 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal COMP_CORE_n0040 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_CORE_n0030 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal COMP_CORE_Madd_n0088_n0010 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal COMP_CORE_Madd_n0081_n0007 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal COMP_CORE_TIMER_M_n0000 : STD_LOGIC_VECTOR ( 26 downto 1 ); 
  signal COMP_CORE_Madd_n0081_n0005 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal COMP_CORE_COMP_RANDOM_Y_REG : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal COMP_CORE_COMP_RANDOM_X_REG : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_DISPLAY_n0312 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0311 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0310 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0309 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0308 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0305 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n1137_0 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0290 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n1129_1 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0307 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n1126_2 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0303 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0302 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0301 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n1127_3 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0299 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n1128_4 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0298 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0297 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0296 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal U9_U12_TIMER : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_DISPLAY_n0295 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0294 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n1124 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0293 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0292 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0291 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n1141_5 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1143_6 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0285 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0282 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0281 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0273 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0272 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0277 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n1015_7 : STD_LOGIC_VECTOR ( 25 downto 1 ); 
  signal COMP_DISPLAY_n0367 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0361 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0366 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0329 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0313 : STD_LOGIC_VECTOR ( 5 downto 2 ); 
  signal COMP_DISPLAY_n0350 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0345 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0330 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0341 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0323 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal COMP_DISPLAY_n0340 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0335 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0334 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n1140_8 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0286 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0304 : STD_LOGIC_VECTOR ( 26 downto 1 ); 
  signal COMP_DISPLAY_n0271 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0300 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0328 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0269 : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal COMP_DISPLAY_X_MIN_2 : STD_LOGIC_VECTOR ( 9 downto 3 ); 
  signal COMP_DISPLAY_n0356 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_Y_MIN_2 : STD_LOGIC_VECTOR ( 9 downto 3 ); 
  signal COMP_DISPLAY_n0355 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0422 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0351 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0344 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0339 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0280 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0276 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0372 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0365 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0371 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0370 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0357 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0373 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0360 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0278 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n1136_9 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1132_10 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1131_11 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0352 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U9_U10_TMP : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n1123_12 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0332 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U9_U10_n0011 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0333 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0317 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal COMP_DISPLAY_n0315 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0368 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n1120_13 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1156_14 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0348 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n1151_15 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0353 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n1154_16 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1130_17 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0331 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n1153_18 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1157_19 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1147_20 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal U9_U10_CNOTE : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n1150_21 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0349 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0263 : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal COMP_DISPLAY_n0270 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0284 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0318 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal COMP_DISPLAY_n1125_22 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0316 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal COMP_DISPLAY_n1122_23 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1121_24 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1134_25 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1160_26 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1159_27 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0314 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n1158_28 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1152_29 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1144_30 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1155_31 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1149_32 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1161_33 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1148_34 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1146 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1142_35 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1145_36 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1135 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1133_37 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1139_38 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1138_39 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal U9_U12_NBIT_n0001 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0032 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0031 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_n0032 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_n0031 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal COMP_DISPLAY_COMP_VIDEO_SCORE_n0033 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal COMP_DISPLAY_COMP_CTRL_VGA_YY : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_DISPLAY_n1167_40 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0283 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0306 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n1166_41 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0279 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_COMP_CTRL_VGA_XX : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal COMP_DISPLAY_n0327 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0275 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0326 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0274 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n1165_42 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n1164_43 : STD_LOGIC_VECTOR ( 8 downto 7 ); 
  signal COMP_DISPLAY_n0325 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0369 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0324 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0364 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0362 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0359 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0358 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0322 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal COMP_DISPLAY_n0337 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U9_U12_NBIT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal COMP_DISPLAY_n0354 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0321 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal COMP_DISPLAY_n0347 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0346 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0320 : STD_LOGIC_VECTOR ( 9 downto 8 ); 
  signal COMP_DISPLAY_n0343 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0342 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0319 : STD_LOGIC_VECTOR ( 9 downto 8 ); 
  signal COMP_DISPLAY_n0338 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0336 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal COMP_DISPLAY_n0374 : STD_LOGIC_VECTOR ( 31 downto 26 ); 
  signal COMP_DISPLAY_n0289 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0288 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal COMP_DISPLAY_n0287 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal COMP_DISPLAY_n0363 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
begin
  CLK_44 : FDR
    port map (
      D => N1,
      R => CLK,
      C => QUARTZ_BUFGP,
      Q => CLK1
    );
  U9_U12_TIMER_7 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_103,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(7)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_2 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(2),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(2)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_12 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N46,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N48
    );
  COMP_CORE_Ker651 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_XTIRS(3),
      I2 => COMP_CORE_N491,
      O => COMP_CORE_N651
    );
  U9_U12_ETAT_UART_FFd2_In1 : LUT4
    generic map(
      INIT => X"4FCF"
    )
    port map (
      I0 => U9_U12_NBIT(1),
      I1 => U9_U12_ETAT_UART_FFd2,
      I2 => U9_U12_ETAT_UART_FFd1,
      I3 => N8153,
      O => U9_U12_ETAT_UART_FFd2_In
    );
  COMP_SOURIS_n0023258 : LUT4
    generic map(
      INIT => X"2232"
    )
    port map (
      I0 => CHOICE1916,
      I1 => COMP_SOURIS_Y(9),
      I2 => CHOICE1909,
      I3 => COMP_SOURIS_Y(5),
      O => COMP_SOURIS_n0023
    );
  shoot_COMP_SOURIS_Y_n0000_5_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_4_cyo,
      DI => COMP_SOURIS_Y(5),
      S => N21,
      O => shoot_COMP_SOURIS_Y_n0000_5_cyo
    );
  XST_GND : GND
    port map (
      G => N0
    );
  COMP_DISPLAY_n0221_0_11_SW0 : LUT4
    generic map(
      INIT => X"1115"
    )
    port map (
      I0 => COMP_DISPLAY_VTS,
      I1 => CHOICE4023,
      I2 => N13031,
      I3 => N11867,
      O => N11217
    );
  shoot_COMP_SOURIS_Y_n0000_1_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_0_cyo,
      LI => N17,
      O => COMP_SOURIS_Y_n0000(1)
    );
  XNor_stagelut14 : LUT4
    generic map(
      INIT => X"9699"
    )
    port map (
      I0 => COMP_SOURIS_Y(6),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(6),
      I2 => shoot_COMP_SOURIS_n0013_5_cyo,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      O => N32
    );
  shoot_COMP_SOURIS_X_n0000_8_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_7_cyo,
      LI => N43,
      O => COMP_SOURIS_X_n0000(8)
    );
  shoot_COMP_SOURIS_X_n0000_8_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_7_cyo,
      DI => COMP_SOURIS_X(8),
      S => N43,
      O => shoot_COMP_SOURIS_X_n0000_8_cyo
    );
  XNor_stagelut6 : LUT4
    generic map(
      INIT => X"9699"
    )
    port map (
      I0 => COMP_SOURIS_X(6),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(6),
      I2 => shoot_COMP_SOURIS_n0012_5_cyo,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N12
    );
  shoot_COMP_SOURIS_X_n0000_7_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_6_cyo,
      LI => N42,
      O => COMP_SOURIS_X_n0000(7)
    );
  shoot_COMP_SOURIS_X_n0000_7_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_6_cyo,
      DI => COMP_SOURIS_X(7),
      S => N42,
      O => shoot_COMP_SOURIS_X_n0000_7_cyo
    );
  shoot_COMP_SOURIS_X_n0000_6_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_n0008(6),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(6),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N41
    );
  shoot_COMP_SOURIS_X_n0000_6_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_5_cyo,
      LI => N41,
      O => COMP_SOURIS_X_n0000(6)
    );
  shoot_COMP_SOURIS_X_n0000_6_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_5_cyo,
      DI => COMP_SOURIS_X(6),
      S => N41,
      O => shoot_COMP_SOURIS_X_n0000_6_cyo
    );
  COMP_DISPLAY_n04452 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => CHOICE2009
    );
  shoot_COMP_SOURIS_X_n0000_5_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_4_cyo,
      LI => N40,
      O => COMP_SOURIS_X_n0000(5)
    );
  shoot_COMP_SOURIS_X_n0000_5_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_4_cyo,
      DI => COMP_SOURIS_X(5),
      S => N40,
      O => shoot_COMP_SOURIS_X_n0000_5_cyo
    );
  shoot_COMP_SOURIS_X_n0000_4_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_n0008(4),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(4),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N39
    );
  shoot_COMP_SOURIS_X_n0000_4_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_3_cyo,
      LI => N39,
      O => COMP_SOURIS_X_n0000(4)
    );
  shoot_COMP_SOURIS_X_n0000_4_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_3_cyo,
      DI => COMP_SOURIS_X(4),
      S => N39,
      O => shoot_COMP_SOURIS_X_n0000_4_cyo
    );
  COMP_SOURIS_n00331 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_datavali,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I2 => COMP_SOURIS_n0021,
      I3 => COMP_SOURIS_n0023,
      O => COMP_SOURIS_n0033
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_3 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(3),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(3)
    );
  COMP_SOURIS_X_8 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(8),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(8)
    );
  COMP_SOURIS_Y_8 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(8),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(8)
    );
  COMP_CORE_CORE_n0078_2_lut_INV_0 : INV
    port map (
      I => COMP_CORE_COMP_RANDOM_X_REG(7),
      O => COMP_CORE_N84
    );
  shoot_COMP_SOURIS_Y_n0000_3_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(3),
      I1 => COMP_SOURIS_n0011(3),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N19
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00799 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd7,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd8,
      I2 => CHOICE1687,
      O => CHOICE1688
    );
  COMP_SOURIS_INSTANCE_SOURIS_data_io_data_EnableTr_INV37 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd3,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd4,
      O => CHOICE1795
    );
  shoot_COMP_SOURIS_Y_n0000_4_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_3_cyo,
      DI => COMP_SOURIS_Y(4),
      S => N20,
      O => shoot_COMP_SOURIS_Y_n0000_4_cyo
    );
  norcy_rn_0 : MUXCY
    port map (
      CI => XNor_stage_cyo15,
      DI => N0,
      S => N34,
      O => COMP_SOURIS_n0021
    );
  COMP_SOURIS_n0003_7_1 : LUT4
    generic map(
      INIT => X"785A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(6),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despxi(7),
      I3 => shoot_COMP_SOURIS_n0012_5_cyo,
      O => COMP_SOURIS_n0008(7)
    );
  COMP_SOURIS_n0003_6_1 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despxi(6),
      I1 => shoot_COMP_SOURIS_n0012_5_cyo,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => COMP_SOURIS_n0008(6)
    );
  COMP_DISPLAY_Ker4541 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => COMP_DISPLAY_N4541
    );
  COMP_SOURIS_n0003_4_1 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despxi(4),
      I1 => shoot_COMP_SOURIS_n0012_3_cyo,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => COMP_SOURIS_n0008(4)
    );
  U9_U12_ETAT_UART_FFd2_In1_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U9_U12_NBIT(2),
      I1 => U9_U12_NBIT(0),
      O => N8153
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18_In1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rclk_ant,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd16,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch,
      I3 => MOUSE_CLK_IBUF,
      O => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18_In
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1_In1 : LUT4
    generic map(
      INIT => X"AAA2"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rclk_ant,
      I3 => MOUSE_CLK_IBUF,
      O => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1_In
    );
  shoot_COMP_SOURIS_Y_n0000_4_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_3_cyo,
      LI => N20,
      O => COMP_SOURIS_Y_n0000(4)
    );
  COMP_SOURIS_n0005_7_1 : LUT4
    generic map(
      INIT => X"785A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(6),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despyi(7),
      I3 => shoot_COMP_SOURIS_n0013_5_cyo,
      O => COMP_SOURIS_n0011(7)
    );
  COMP_SOURIS_n0005_6_1 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(6),
      I1 => shoot_COMP_SOURIS_n0013_5_cyo,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      O => COMP_SOURIS_n0011(6)
    );
  Ker301 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20,
      I2 => N13023,
      I3 => N65,
      O => N301
    );
  COMP_SOURIS_n0005_4_1 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(4),
      I1 => shoot_COMP_SOURIS_n0013_3_cyo,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      O => COMP_SOURIS_n0011(4)
    );
  COMP_SOURIS_INSTANCE_SOURIS_p_dataval2 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20,
      I1 => N53,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_dataval
    );
  COMP_SOURIS_INSTANCE_SOURIS_p_dataval1 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ack,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_error,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => N53
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00811 : LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rclk_ant,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch,
      I2 => MOUSE_CLK_IBUF,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0081
    );
  shoot_COMP_SOURIS_Y_n0000_6_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_5_cyo,
      LI => N22,
      O => COMP_SOURIS_Y_n0000(6)
    );
  COMP_SOURIS_Y_n00021 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I1 => COMP_SOURIS_n0023,
      O => COMP_SOURIS_Y_n0002
    );
  COMP_SOURIS_Y_9 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(9),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(9)
    );
  shoot_COMP_SOURIS_Y_n0000_9_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_8_cyo,
      LI => N25,
      O => COMP_SOURIS_Y_n0000(9)
    );
  COMP_SOURIS_Y_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(0),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(0)
    );
  COMP_SOURIS_Y_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(1),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(1)
    );
  COMP_SOURIS_Y_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(2),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(2)
    );
  COMP_SOURIS_Y_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(3),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(3)
    );
  COMP_SOURIS_Y_4 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(4),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(4)
    );
  COMP_SOURIS_Y_5 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(5),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(5)
    );
  COMP_SOURIS_Y_6 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(6),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(6)
    );
  COMP_SOURIS_Y_7 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_Y_n0000(7),
      CE => COMP_SOURIS_n0033,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_Y(7)
    );
  COMP_SOURIS_X_n00021 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I1 => COMP_SOURIS_n0019,
      O => COMP_SOURIS_X_n0002
    );
  COMP_SOURIS_X_9 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(9),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(9)
    );
  shoot_COMP_SOURIS_X_n0000_9_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_8_cyo,
      LI => N44,
      O => COMP_SOURIS_X_n0000(9)
    );
  COMP_SOURIS_X_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(0),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(0)
    );
  COMP_SOURIS_X_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(1),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(1)
    );
  COMP_SOURIS_X_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(2),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(2)
    );
  COMP_SOURIS_X_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(3),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(3)
    );
  COMP_SOURIS_X_4 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(4),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(4)
    );
  COMP_SOURIS_X_5 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(5),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(5)
    );
  COMP_SOURIS_X_6 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(6),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(6)
    );
  COMP_SOURIS_X_7 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_X_n0000(7),
      CE => COMP_SOURIS_n0032,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_X(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4851 : LUT4
    generic map(
      INIT => X"07C0"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      I1 => COMP_DISPLAY_n0304(1),
      I2 => COMP_DISPLAY_n0304(2),
      I3 => COMP_DISPLAY_n0304(3),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_485
    );
  shoot_COMP_SOURIS_Y_n0000_5_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_4_cyo,
      LI => N21,
      O => COMP_SOURIS_Y_n0000(5)
    );
  MOUSE_DATA_IOBUF : IOBUF
    port map (
      I => COMP_SOURIS_INSTANCE_SOURIS_data,
      T => COMP_SOURIS_INSTANCE_SOURIS_data_io_data_N0,
      O => N7102,
      IO => MOUSE_DATA
    );
  COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch_45 : FDP
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0081,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch
    );
  COMP_SOURIS_INSTANCE_SOURIS_datavali_46 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_dataval,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_datavali
    );
  COMP_SOURIS_INSTANCE_SOURIS_lefti_47 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0080,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_lefti
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0120 : LUT4
    generic map(
      INIT => X"FCB8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(6),
      I2 => N967,
      I3 => N968,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(6)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_7 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(7),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(7)
    );
  Ker681 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => N201,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      O => N68
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_3_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_4_cyo
    );
  COMP_SOURIS_INSTANCE_SOURIS_n011416 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE1815,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(3),
      I2 => CHOICE1811,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(3)
    );
  COMP_CORE_n016986 : LUT4
    generic map(
      INIT => X"EE4E"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(0),
      I1 => CHOICE1947,
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(1),
      I3 => CHOICE1941,
      O => COMP_CORE_n0169
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_2_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_3_cyo
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_7 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(7),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(7)
    );
  COMP_SOURIS_INSTANCE_SOURIS_data_48 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0079,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_data
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0108 : LUT4
    generic map(
      INIT => X"FCB8"
    )
    port map (
      I0 => N301,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      I2 => N976,
      I3 => N977,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(0)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0106 : LUT4
    generic map(
      INIT => X"FCB8"
    )
    port map (
      I0 => N64,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(7),
      I2 => N979,
      I3 => N980,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(7)
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34411_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N11870
    );
  COMP_SOURIS_n001927 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_X(1),
      I1 => COMP_SOURIS_X(2),
      I2 => COMP_SOURIS_X(3),
      I3 => COMP_SOURIS_X(4),
      O => CHOICE1804
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_2_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(3)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009829 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE1834,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(3),
      I2 => N49,
      I3 => CHOICE1829,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(3)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009629 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE1845,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(2),
      I2 => N49,
      I3 => CHOICE1840,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(2)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_1_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(2)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0094_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N66,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I2 => N59,
      I3 => N1004,
      O => N11872
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_6 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(6),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(6)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_5 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(5),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(5)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00861 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => MOUSE_CLK_IBUF,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_rclk_ant,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch,
      O => COMP_SOURIS_INSTANCE_SOURIS_rflanco
    );
  COMP_SOURIS_n0005_1_1 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(1),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      O => COMP_SOURIS_n0011(1)
    );
  COMP_SOURIS_INSTANCE_SOURIS_signoyi_49 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0073,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_signoyi
    );
  shoot_COMP_SOURIS_Y_n0000_7_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(7),
      I1 => COMP_SOURIS_n0011(7),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N23
    );
  Ker581 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd16,
      I3 => N66,
      O => N581
    );
  shoot_COMP_SOURIS_Y_n0000_6_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_5_cyo,
      DI => COMP_SOURIS_Y(6),
      S => N22,
      O => shoot_COMP_SOURIS_Y_n0000_6_cyo
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n000610 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => CHOICE1616
    );
  COMP_SOURIS_INSTANCE_SOURIS_n007916 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE1688,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_data,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20,
      I3 => N50,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0079
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00781 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ack,
      I2 => N50,
      I3 => N57,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0078
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0077_50 : LUT4
    generic map(
      INIT => X"FCB8"
    )
    port map (
      I0 => N301,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_paraux,
      I2 => N982,
      I3 => N983,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0077
    );
  U9_U12_TIMER_inst_lut3_91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(9),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_9
    );
  COMP_SOURIS_INSTANCE_SOURIS_ntrama_Out01 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0068
    );
  COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2_51 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2
    );
  COMP_DISPLAY_VI684_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3582,
      I1 => COMP_DISPLAY_n0350(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF62,
      I3 => CHOICE3571,
      LO => N11874
    );
  Ker501 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => N65,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I2 => N441,
      O => N50
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n000611 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => CHOICE1613,
      I1 => CHOICE1616,
      O => COMP_DISPLAY_BLANK
    );
  COMP_SOURIS_INSTANCE_SOURIS_signoxi_52 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0072,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_signoxi
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_4 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(4),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(4)
    );
  COMP_SOURIS_n0005_2_1 : LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(2),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_despyi(1),
      O => COMP_SOURIS_n0011(2)
    );
  COMP_SOURIS_INSTANCE_SOURIS_ack_53 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0078,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_ack
    );
  COMP_SOURIS_INSTANCE_SOURIS_paraux_54 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0077,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_paraux
    );
  U9_U12_TIMER_inst_sum_104_55 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_97,
      LI => U9_U12_TIMER_inst_lut3_8,
      O => U9_U12_TIMER_inst_sum_104
    );
  COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1_56 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1
    );
  COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2_In_57 : LUT4
    generic map(
      INIT => X"F8D8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I1 => N965,
      I2 => N711,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2_In
    );
  COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1_In_58 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => N711,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => N965,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1_In
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23_59 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23
    );
  COMP_SOURIS_INSTANCE_SOURIS_rclk_ant_60 : FDC
    port map (
      D => MOUSE_CLK_IBUF,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_rclk_ant
    );
  COMP_SOURIS_INSTANCE_SOURIS_error_61 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_n0071,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_error
    );
  COMP_SOURIS_INSTANCE_SOURIS_data_io_data_EnableTr_INV52 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd11,
      I1 => CHOICE1795,
      I2 => CHOICE1788,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      O => COMP_SOURIS_INSTANCE_SOURIS_data_io_data_N0
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_0 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(0),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(0)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_1 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(1),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(1)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_2 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(2),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(2)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_3 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(3),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(3)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_4 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(4),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(4)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_5 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(5),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(5)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despyi_6 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despy(6),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despyi(6)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_0 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(0),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(0)
    );
  COMP_SOURIS_INSTANCE_SOURIS_despxi_1 : FDC
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_p_despx(1),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_despxi(1)
    );
  COMP_DISPLAY_VL1107_SW0_G : LUT3_L
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_Mrom_n0008_N88,
      I2 => COMP_DISPLAY_Mrom_n0008_N89,
      LO => N11876
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13_62 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => N7104,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13
    );
  COMP_DISPLAY_RVB_1 : FDRS
    port map (
      D => N7103,
      R => COMP_DISPLAY_RVB_n0000,
      S => COMP_DISPLAY_VVO,
      C => CLK,
      Q => COMP_DISPLAY_RVB(1)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5922 : LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11181
    );
  COMP_DISPLAY_VI929 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => CHOICE3627,
      I1 => CHOICE3605,
      I2 => N11271,
      I3 => CHOICE3602,
      O => CHOICE3629
    );
  COMP_DISPLAY_VV110 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => CHOICE3075,
      I2 => CHOICE3081,
      I3 => CHOICE3097,
      O => CHOICE3098
    );
  COMP_DISPLAY_VI1629 : LUT4
    generic map(
      INIT => X"DDD8"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(4),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0335_3_MUXF7,
      I2 => CHOICE3757,
      I3 => CHOICE3755,
      O => CHOICE3762
    );
  COMP_DISPLAY_n0328_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(2),
      O => N11609
    );
  COMP_DISPLAY_n0453201 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2564
    );
  COMP_DISPLAY_VI1563 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(2),
      I1 => COMP_DISPLAY_n0335(1),
      O => CHOICE3752
    );
  COMP_CORE_n0174159 : LUT4
    generic map(
      INIT => X"555D"
    )
    port map (
      I0 => COMP_CORE_n0069(8),
      I1 => COMP_SOURIS_Y(4),
      I2 => COMP_CORE_n0069(5),
      I3 => N11648,
      O => CHOICE2078
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12_In_63 : LUT4
    generic map(
      INIT => X"FCB8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd11,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12,
      I3 => N11439,
      O => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12_In
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2911_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(3),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(1),
      LO => N11878
    );
  COMP_DISPLAY_VTS414 : LUT4_L
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE2300,
      I1 => CHOICE2370,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => CHOICE2366,
      LO => CHOICE2371
    );
  COMP_DISPLAY_VI942_SW0 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => CHOICE3560,
      I1 => CHOICE3557,
      I2 => CHOICE3470,
      I3 => CHOICE3492,
      LO => N11262
    );
  COMP_DISPLAY_VTS223 : LUT4
    generic map(
      INIT => X"02EE"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2335
    );
  COMP_DISPLAY_VTB251 : LUT2_L
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => CHOICE2854,
      LO => CHOICE2856
    );
  COMP_SOURIS_n0003_1_1 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despxi(1),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => COMP_SOURIS_n0008(1)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_625111_G : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N11880
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24_64 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24
    );
  COMP_DISPLAY_VI1568 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3752,
      I1 => COMP_DISPLAY_n0335(0),
      I2 => COMP_DISPLAY_n0176_2_Q,
      I3 => COMP_DISPLAY_n0176_1_Q,
      LO => CHOICE3753
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8811_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N11882
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009626 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => CHOICE1845
    );
  COMP_DISPLAY_VL1232 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0814,
      I1 => COMP_DISPLAY_n0813,
      I2 => COMP_DISPLAY_n0815,
      I3 => COMP_DISPLAY_n0816,
      O => CHOICE3447
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1_65 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1_In,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd2_66 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd2
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd3_67 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd2,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd3
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd4_68 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd3,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd4
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd5_69 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd4,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd5
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd6_70 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd5,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd6
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd7_71 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd6,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd7
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd8_72 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd7,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd8
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd9_73 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd8,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd9
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd10_74 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd9,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd10
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd11_75 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd10,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd11
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12_76 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13_In11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12,
      I1 => N7102,
      O => N7104
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14_77 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15_78 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd16_79 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd16
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17_80 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18_81 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19_82 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20_83 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21_84 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22_85 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      CE => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22
    );
  U9_U10_Ker01 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd5,
      I1 => U9_U10_N6,
      O => U9_U10_N0
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_633111_G : LUT4_L
    generic map(
      INIT => X"4808"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N11884
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  shoot_COMP_SOURIS_X_n0000_5_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_n0008(5),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(5),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N40
    );
  shoot_COMP_SOURIS_Y_n0000_1_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_0_cyo,
      DI => COMP_SOURIS_Y(1),
      S => N17,
      O => shoot_COMP_SOURIS_Y_n0000_1_cyo
    );
  XNor_stagelut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(0),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      O => N6
    );
  XNor_stagecy : MUXCY
    port map (
      CI => N1,
      DI => COMP_SOURIS_X(0),
      S => N6,
      O => XNor_stage_cyo
    );
  COMP_CORE_Madd_n0088_n00021 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(1),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      O => COMP_CORE_Madd_n0088_n0010(0)
    );
  XNor_stagecy_rn_0 : MUXCY
    port map (
      CI => XNor_stage_cyo,
      DI => COMP_SOURIS_X(1),
      S => N7,
      O => XNor_stage_cyo1
    );
  XNor_stagelut2 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(2),
      I1 => COMP_SOURIS_n0008(2),
      O => N8
    );
  XNor_stagecy_rn_1 : MUXCY
    port map (
      CI => XNor_stage_cyo1,
      DI => COMP_SOURIS_X(2),
      S => N8,
      O => XNor_stage_cyo2
    );
  XNor_stagelut3 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(3),
      I1 => COMP_SOURIS_n0008(3),
      O => N9
    );
  XNor_stagecy_rn_2 : MUXCY
    port map (
      CI => XNor_stage_cyo2,
      DI => COMP_SOURIS_X(3),
      S => N9,
      O => XNor_stage_cyo3
    );
  shoot_COMP_SOURIS_Y_n0000_8_lut : LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I1 => COMP_SOURIS_Y(8),
      I2 => COMP_SOURIS_n0023,
      O => N24
    );
  XNor_stagecy_rn_3 : MUXCY
    port map (
      CI => XNor_stage_cyo3,
      DI => COMP_SOURIS_X(4),
      S => N10,
      O => XNor_stage_cyo4
    );
  XNor_stagelut5 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(5),
      I1 => COMP_SOURIS_n0008(5),
      O => N11
    );
  XNor_stagecy_rn_4 : MUXCY
    port map (
      CI => XNor_stage_cyo4,
      DI => COMP_SOURIS_X(5),
      S => N11,
      O => XNor_stage_cyo5
    );
  COMP_DISPLAY_VTS442 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_N4511,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_N4151,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => CHOICE2375
    );
  XNor_stagecy_rn_5 : MUXCY
    port map (
      CI => XNor_stage_cyo5,
      DI => COMP_SOURIS_X(6),
      S => N12,
      O => XNor_stage_cyo6
    );
  XNor_stagelut7 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(7),
      I1 => COMP_SOURIS_n0008(7),
      O => N13
    );
  XNor_stagecy_rn_6 : MUXCY
    port map (
      CI => XNor_stage_cyo6,
      DI => COMP_SOURIS_X(7),
      S => N13,
      O => XNor_stage_cyo7
    );
  norlut : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_SOURIS_X(8),
      I1 => COMP_SOURIS_X(9),
      O => N14
    );
  norcy : MUXCY
    port map (
      CI => XNor_stage_cyo7,
      DI => N1,
      S => N14,
      O => nor_cyo
    );
  shoot_COMP_SOURIS_X_n0000_3_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_n0008(3),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(3),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N38
    );
  shoot_COMP_SOURIS_X_n0000_3_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_2_cyo,
      LI => N38,
      O => COMP_SOURIS_X_n0000(3)
    );
  shoot_COMP_SOURIS_X_n0000_3_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_2_cyo,
      DI => COMP_SOURIS_X(3),
      S => N38,
      O => shoot_COMP_SOURIS_X_n0000_3_cyo
    );
  shoot_COMP_SOURIS_X_n0000_2_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_n0008(2),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(2),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N37
    );
  shoot_COMP_SOURIS_X_n0000_2_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_1_cyo,
      LI => N37,
      O => COMP_SOURIS_X_n0000(2)
    );
  shoot_COMP_SOURIS_X_n0000_2_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_1_cyo,
      DI => COMP_SOURIS_X(2),
      S => N37,
      O => shoot_COMP_SOURIS_X_n0000_2_cyo
    );
  Ker59 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd16,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I3 => N992,
      O => N59
    );
  shoot_COMP_SOURIS_X_n0000_1_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_n0008(1),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(1),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N36
    );
  shoot_COMP_SOURIS_X_n0000_1_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_0_cyo,
      LI => N36,
      O => COMP_SOURIS_X_n0000(1)
    );
  shoot_COMP_SOURIS_Y_n0000_3_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_2_cyo,
      LI => N19,
      O => COMP_SOURIS_Y_n0000(3)
    );
  shoot_COMP_SOURIS_X_n0000_1_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_X_n0000_0_cyo,
      DI => COMP_SOURIS_X(1),
      S => N36,
      O => shoot_COMP_SOURIS_X_n0000_1_cyo
    );
  Ker651 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18,
      O => N65
    );
  shoot_COMP_SOURIS_X_n0000_0_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(0),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N35
    );
  shoot_COMP_SOURIS_X_n0000_0_xor : XORCY
    port map (
      CI => COMP_SOURIS_X_n0002,
      LI => N35,
      O => COMP_SOURIS_X_n0000(0)
    );
  shoot_COMP_SOURIS_Y_n0000_0_xor : XORCY
    port map (
      CI => COMP_SOURIS_Y_n0002,
      LI => N16,
      O => COMP_SOURIS_Y_n0000(0)
    );
  shoot_COMP_SOURIS_X_n0000_0_cy : MUXCY
    port map (
      CI => COMP_SOURIS_X_n0002,
      DI => COMP_SOURIS_X(0),
      S => N35,
      O => shoot_COMP_SOURIS_X_n0000_0_cyo
    );
  shoot_COMP_SOURIS_n0012_3_cy11 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despxi(3),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(2),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despxi(1),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      O => shoot_COMP_SOURIS_n0012_3_cyo
    );
  COMP_CORE_CORE_n0078_8_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(1),
      I1 => COMP_CORE_n0129,
      O => COMP_CORE_N88
    );
  norlut1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_SOURIS_Y(8),
      I1 => COMP_SOURIS_Y(9),
      O => N34
    );
  shoot_COMP_SOURIS_Y_n0000_3_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_2_cyo,
      DI => COMP_SOURIS_Y(3),
      S => N19,
      O => shoot_COMP_SOURIS_Y_n0000_3_cyo
    );
  XNor_stagecy_rn_14 : MUXCY
    port map (
      CI => XNor_stage_cyo14,
      DI => COMP_SOURIS_n0011(7),
      S => N33,
      O => XNor_stage_cyo15
    );
  COMP_SOURIS_n0003_5_1 : LUT4
    generic map(
      INIT => X"785A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(4),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despxi(5),
      I3 => shoot_COMP_SOURIS_n0012_3_cyo,
      O => COMP_SOURIS_n0008(5)
    );
  XNor_stagelut15 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_n0011(7),
      I1 => COMP_SOURIS_Y(7),
      O => N33
    );
  XNor_stagecy_rn_13 : MUXCY
    port map (
      CI => XNor_stage_cyo13,
      DI => COMP_SOURIS_n0011(6),
      S => N32,
      O => XNor_stage_cyo14
    );
  shoot_COMP_SOURIS_Y_n0000_2_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(2),
      I1 => COMP_SOURIS_n0011(2),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N18
    );
  XNor_stagelut4 : LUT4
    generic map(
      INIT => X"9699"
    )
    port map (
      I0 => COMP_SOURIS_X(4),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(4),
      I2 => shoot_COMP_SOURIS_n0012_3_cyo,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N10
    );
  shoot_COMP_SOURIS_n0012_5_cy11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despxi(5),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(4),
      I2 => shoot_COMP_SOURIS_n0012_3_cyo,
      O => shoot_COMP_SOURIS_n0012_5_cyo
    );
  XNor_stagecy_rn_12 : MUXCY
    port map (
      CI => XNor_stage_cyo12,
      DI => COMP_SOURIS_n0011(5),
      S => N31,
      O => XNor_stage_cyo13
    );
  XNor_stagelut13 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_n0011(5),
      I1 => COMP_SOURIS_Y(5),
      O => N31
    );
  shoot_COMP_SOURIS_Y_n0000_2_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_1_cyo,
      LI => N18,
      O => COMP_SOURIS_Y_n0000(2)
    );
  XNor_stagecy_rn_11 : MUXCY
    port map (
      CI => XNor_stage_cyo11,
      DI => COMP_SOURIS_n0011(4),
      S => N30,
      O => XNor_stage_cyo12
    );
  shoot_COMP_SOURIS_Y_n0000_0_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(0),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N16
    );
  shoot_COMP_SOURIS_Y_n0000_9_lut : LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I1 => COMP_SOURIS_Y(9),
      I2 => COMP_SOURIS_n0023,
      O => N25
    );
  XNor_stagecy_rn_10 : MUXCY
    port map (
      CI => XNor_stage_cyo10,
      DI => COMP_SOURIS_n0011(3),
      S => N29,
      O => XNor_stage_cyo11
    );
  shoot_COMP_SOURIS_Y_n0000_2_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_1_cyo,
      DI => COMP_SOURIS_Y(2),
      S => N18,
      O => shoot_COMP_SOURIS_Y_n0000_2_cyo
    );
  XNor_stagelut11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_n0011(3),
      I1 => COMP_SOURIS_Y(3),
      O => N29
    );
  XNor_stagecy_rn_9 : MUXCY
    port map (
      CI => XNor_stage_cyo9,
      DI => COMP_SOURIS_n0011(2),
      S => N28,
      O => XNor_stage_cyo10
    );
  XNor_stagelut10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_n0011(2),
      I1 => COMP_SOURIS_Y(2),
      O => N28
    );
  XNor_stagecy_rn_8 : MUXCY
    port map (
      CI => XNor_stage_cyo8,
      DI => COMP_SOURIS_n0011(1),
      S => N27,
      O => XNor_stage_cyo9
    );
  COMP_CORE_XNor_stagelut21 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_XXL(1),
      I1 => COMP_SOURIS_X(1),
      O => COMP_CORE_N51
    );
  XNor_stagecy_rn_7 : MUXCY
    port map (
      CI => N1,
      DI => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      S => N26,
      O => XNor_stage_cyo8
    );
  XNor_stagelut8 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      I1 => COMP_SOURIS_Y(0),
      O => N26
    );
  shoot_COMP_SOURIS_Y_n0000_0_cy : MUXCY
    port map (
      CI => COMP_SOURIS_Y_n0002,
      DI => COMP_SOURIS_Y(0),
      S => N16,
      O => shoot_COMP_SOURIS_Y_n0000_0_cyo
    );
  COMP_SOURIS_n0005_5_1 : LUT4
    generic map(
      INIT => X"785A"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(4),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despyi(5),
      I3 => shoot_COMP_SOURIS_n0013_3_cyo,
      O => COMP_SOURIS_n0011(5)
    );
  shoot_COMP_SOURIS_Y_n0000_1_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(1),
      I1 => COMP_SOURIS_n0011(1),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N17
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0118 : LUT4
    generic map(
      INIT => X"FCB8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(5),
      I2 => N970,
      I3 => N971,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(5)
    );
  shoot_COMP_SOURIS_X_n0000_9_lut : LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I1 => COMP_SOURIS_X(9),
      I2 => COMP_SOURIS_n0019,
      O => N44
    );
  shoot_COMP_SOURIS_Y_n0000_8_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_7_cyo,
      LI => N24,
      O => COMP_SOURIS_Y_n0000(8)
    );
  shoot_COMP_SOURIS_n0013_5_cy11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(5),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(4),
      I2 => shoot_COMP_SOURIS_n0013_3_cyo,
      O => shoot_COMP_SOURIS_n0013_5_cyo
    );
  shoot_COMP_SOURIS_Y_n0000_8_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_7_cyo,
      DI => COMP_SOURIS_Y(8),
      S => N24,
      O => shoot_COMP_SOURIS_Y_n0000_8_cyo
    );
  Ker64 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N59,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      I3 => N963,
      LO => N13005,
      O => N64
    );
  shoot_COMP_SOURIS_X_n0000_8_lut : LUT3
    generic map(
      INIT => X"36"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I1 => COMP_SOURIS_X(8),
      I2 => COMP_SOURIS_n0019,
      O => N43
    );
  shoot_COMP_SOURIS_Y_n0000_7_xor : XORCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_6_cyo,
      LI => N23,
      O => COMP_SOURIS_Y_n0000(7)
    );
  shoot_COMP_SOURIS_Y_n0000_4_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(4),
      I1 => COMP_SOURIS_n0011(4),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N20
    );
  shoot_COMP_SOURIS_Y_n0000_7_cy : MUXCY
    port map (
      CI => shoot_COMP_SOURIS_Y_n0000_6_cyo,
      DI => COMP_SOURIS_Y(7),
      S => N23,
      O => shoot_COMP_SOURIS_Y_n0000_7_cyo
    );
  shoot_COMP_SOURIS_n0013_3_cy11 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(3),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(2),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despyi(1),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      O => shoot_COMP_SOURIS_n0013_3_cyo
    );
  COMP_DISPLAY_VL571_G : LUT4_L
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(2),
      I1 => CHOICE3266,
      I2 => CHOICE3280,
      I3 => N11353,
      LO => N11886
    );
  COMP_DISPLAY_VP14 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => CHOICE2170
    );
  COMP_DISPLAY_n0347_1_rn_41_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_12_Q,
      I2 => COMP_DISPLAY_n0182_11_Q,
      LO => N11888
    );
  COMP_SOURIS_n0003_2_1 : LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(2),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_despxi(1),
      O => COMP_SOURIS_n0008(2)
    );
  Ker311 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd1,
      I1 => N57,
      I2 => N441,
      I3 => N65,
      O => N311
    );
  Ker11 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      O => N15
    );
  Ker21 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      O => N2
    );
  Ker531 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => N581,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I2 => N301,
      O => N531
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_0_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      O => COMP_DISPLAY_COMP_CTRL_VGA_N4
    );
  Ker441 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => N581,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      O => N441
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_161 : LUT4_L
    generic map(
      INIT => X"2554"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => N11215
    );
  Ker491 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I2 => N59,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24,
      O => N49
    );
  Ker661 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      O => N66
    );
  Ker711 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ack,
      O => N711
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0100_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N66,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I2 => N59,
      I3 => N1001,
      O => N11890
    );
  COMP_CORE_n02141 : LUT4
    generic map(
      INIT => X"222F"
    )
    port map (
      I0 => COMP_CORE_N571,
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      I3 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0214
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9811_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(2),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => COMP_DISPLAY_n0361(1),
      LO => N11892
    );
  COMP_CORE_XSCORE_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0068(0),
      CE => COMP_CORE_n0267,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XSCORE(0)
    );
  COMP_CORE_n0129258 : LUT4
    generic map(
      INIT => X"CF4F"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(4),
      I1 => CHOICE2004,
      I2 => COMP_CORE_COMP_RANDOM_X_REG(0),
      I3 => CHOICE1997,
      O => COMP_CORE_n0129
    );
  COMP_CORE_XTIRS_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0058(1),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTIRS(1)
    );
  COMP_CORE_CORE_n0084_3_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0084_2_cyo,
      LI => COMP_CORE_N83,
      O => COMP_CORE_n0084(3)
    );
  U9_U10_TMP_Madd_n0000_Mxor_Result_4_Result1 : LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      I0 => U9_U10_TMP(1),
      I1 => U9_U10_TMP(4),
      I2 => U9_U10_TMP(0),
      I3 => N8148,
      O => U9_U10_TMP_n0000(4)
    );
  COMP_CORE_XNor_stagecy_rn_8 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo8,
      DI => COMP_CORE_n0083(9),
      S => COMP_CORE_N39,
      O => COMP_CORE_n0123
    );
  COMP_CORE_XNor_stagecy_rn_18 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo17,
      DI => COMP_CORE_n0069(9),
      S => COMP_CORE_N49,
      O => COMP_CORE_n0122
    );
  COMP_CORE_XTIRS_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0058(0),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTIRS(0)
    );
  COMP_CORE_XNor_stagecy_rn_28 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo26,
      DI => COMP_CORE_n0082(9),
      S => COMP_CORE_N59,
      O => COMP_CORE_n0121
    );
  COMP_CORE_XNor_stagecy_rn_38 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo35,
      DI => COMP_CORE_n0070(9),
      S => COMP_CORE_N69,
      O => COMP_CORE_n0120
    );
  U9_U10_TMP_Madd_n0000_Mxor_Result_4_Result1_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U9_U10_TMP(3),
      I1 => U9_U10_TMP(2),
      O => N8148
    );
  COMP_CORE_XNor_stagecy_rn_40 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo36,
      DI => COMP_CORE_XSCORE(1),
      S => COMP_CORE_N77,
      O => COMP_CORE_XNor_stage_cyo37
    );
  COMP_CORE_YYL_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(8),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(8)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0077_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I3 => N441,
      O => N982
    );
  Ker201 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch,
      I1 => MOUSE_CLK_IBUF,
      I2 => N7102,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_rclk_ant,
      O => N201
    );
  COMP_CORE_YYL_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(7),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4961 : LUT4_L
    generic map(
      INIT => X"9998"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(4),
      I1 => COMP_DISPLAY_n0304(6),
      I2 => COMP_DISPLAY_n0304(7),
      I3 => COMP_DISPLAY_n0304(5),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_496
    );
  COMP_CORE_YYL_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(6),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(6)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_0_50_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => COMP_CORE_XSCORE(2),
      I1 => COMP_CORE_XSCORE(5),
      I2 => COMP_CORE_XSCORE(4),
      I3 => COMP_CORE_XSCORE(6),
      O => N11894
    );
  COMP_CORE_COMP_RANDOM_Y_n00031 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(8),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      O => COMP_CORE_COMP_RANDOM_Y_n0003
    );
  COMP_CORE_YYL_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(5),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(5)
    );
  COMP_CORE_COMP_RANDOM_X_n00031 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(9),
      I1 => COMP_CORE_COMP_RANDOM_X_REG(2),
      O => COMP_CORE_COMP_RANDOM_X_n0003
    );
  COMP_CORE_YYL_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(4),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(4)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_1_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt2,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_2_cyo
    );
  COMP_CORE_CORE_n0084_0_lut : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_XSCORE(0),
      I1 => COMP_CORE_n0075(0),
      O => COMP_CORE_N80
    );
  COMP_CORE_SEQUENCEUR_FFd1_In1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => NEW_GAME_IBUF,
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_SEQUENCEUR_FFd1_In
    );
  COMP_CORE_YYL_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(3),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(3)
    );
  COMP_DISPLAY_VTB785 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I2 => COMP_DISPLAY_N4151,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => CHOICE2967
    );
  COMP_CORE_n01131 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(0),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(5),
      I2 => N1624,
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(1),
      O => COMP_CORE_n0113
    );
  COMP_CORE_YYL_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(2),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(2)
    );
  COMP_CORE_XTIRS_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0058(2),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTIRS(2)
    );
  COMP_CORE_XXL_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(8),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(8)
    );
  COMP_CORE_YYL_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(0),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(0)
    );
  COMP_CORE_XNor_stagelut34 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_SOURIS_X(4),
      I1 => COMP_CORE_XXL(4),
      O => COMP_CORE_N64
    );
  COMP_CORE_n0030_0_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_Y(0),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0030(0)
    );
  COMP_CORE_n0030_1_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_Y(1),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0030(1)
    );
  COMP_CORE_n0030_2_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_SOURIS_Y(2),
      O => COMP_CORE_n0030(2)
    );
  COMP_CORE_CORE_n0078_1_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_0_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_X_REG_8_rt,
      O => COMP_CORE_CORE_n0078_1_cyo
    );
  COMP_CORE_CORE_n0078_1_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_0_cyo,
      LI => COMP_CORE_COMP_RANDOM_X_REG_8_rt,
      O => COMP_CORE_n0078(1)
    );
  COMP_CORE_n0058_4_23_SW0 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_XTIRS(4),
      I2 => COMP_CORE_XTIRS(2),
      I3 => COMP_CORE_SEQUENCEUR_FFd2,
      O => N11760
    );
  COMP_CORE_n0030_3_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_SOURIS_Y(3),
      O => COMP_CORE_n0030(3)
    );
  U9_U10_n0011_4_SW0 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => U9_U10_CNOTE(3),
      I1 => U9_U10_CNOTE(0),
      I2 => U9_U10_CNOTE(2),
      I3 => U9_U10_CNOTE(1),
      O => N905
    );
  COMP_CORE_n0030_5_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_CORE_n0069(5),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0030(5)
    );
  COMP_CORE_n0030_6_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_n0069(6),
      O => COMP_CORE_n0030(6)
    );
  COMP_CORE_n0030_7_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_n0069(7),
      O => COMP_CORE_n0030(7)
    );
  COMP_CORE_n0030_8_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_n0069(8),
      O => COMP_CORE_n0030(8)
    );
  COMP_CORE_n0056_9_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_n0070(9),
      O => COMP_CORE_n0056(9)
    );
  COMP_CORE_n0056_8_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_CORE_n0070(8),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0056(8)
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19711_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(1),
      LO => N11896
    );
  COMP_CORE_n0056_7_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_CORE_n0070(7),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0056(7)
    );
  COMP_CORE_n0056_6_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_n0070(6),
      O => COMP_CORE_n0056(6)
    );
  COMP_CORE_n0056_5_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_CORE_n0070(5),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0056(5)
    );
  COMP_CORE_n0030_4_1 : LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => COMP_SOURIS_Y(4),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0030(4)
    );
  COMP_CORE_n0056_3_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_X(3),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0056(3)
    );
  COMP_CORE_n00441 : LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_STOP,
      O => COMP_CORE_n0044
    );
  COMP_CORE_n00491 : LUT3
    generic map(
      INIT => X"4D"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_START,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0049
    );
  COMP_CORE_n00511 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XPAUSE1,
      I1 => COMP_CORE_XPAUSE2,
      O => COMP_CORE_n0051
    );
  COMP_CORE_n0056_1_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_X(1),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0056(1)
    );
  COMP_CORE_n0056_0_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_X(0),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0056(0)
    );
  U9_U12_TIMER_inst_cy_98_86 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_97,
      DI => N0,
      S => U9_U12_TIMER_inst_lut3_8,
      O => U9_U12_TIMER_inst_cy_98
    );
  COMP_CORE_n0068_6_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_n0084(6),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0068(6)
    );
  COMP_CORE_n0068_5_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_n0084(5),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0068(5)
    );
  COMP_CORE_n0068_4_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_n0084(4),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0068(4)
    );
  COMP_CORE_n02431_INV_0 : INV
    port map (
      I => COMP_CORE_XEN_PAUSE,
      O => COMP_CORE_n0243
    );
  COMP_CORE_n02671 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd2,
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_MICKEY_TOUCHE,
      O => COMP_CORE_n0267
    );
  COMP_DISPLAY_n0347_1_rn_31_G : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(4),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => N11689,
      I3 => N11688,
      LO => N11898
    );
  COMP_CORE_n0283_25_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(25),
      O => COMP_CORE_n0283(25)
    );
  COMP_CORE_n0283_24_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(24),
      O => COMP_CORE_n0283(24)
    );
  COMP_CORE_n02651 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N631,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0265
    );
  COMP_CORE_n02631 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N631,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0263
    );
  COMP_DISPLAY_VTS269 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => CHOICE2348,
      O => CHOICE2349
    );
  COMP_CORE_n02591 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N651,
      I3 => COMP_CORE_XTIRS(1),
      O => COMP_CORE_n0259
    );
  U9_U12_TIMER_inst_lut3_81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(8),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_8
    );
  COMP_CORE_n02481 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N661,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0248
    );
  COMP_CORE_n02461 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N661,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0246
    );
  COMP_CORE_n02441 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N651,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0244
    );
  COMP_CORE_n0283_23_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(23),
      O => COMP_CORE_n0283(23)
    );
  COMP_CORE_n02411 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N651,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0241
    );
  COMP_CORE_n02611 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N651,
      I3 => EN_INTRO,
      O => COMP_CORE_n0261
    );
  COMP_CORE_n02371 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(2),
      I2 => COMP_CORE_Madd_n0081_n0005(0),
      I3 => COMP_CORE_N511,
      O => COMP_CORE_n0237
    );
  COMP_CORE_n02351 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N641,
      I3 => COMP_CORE_XTIRS(1),
      O => COMP_CORE_n0235
    );
  COMP_CORE_n0222_87 : LUT4
    generic map(
      INIT => X"222F"
    )
    port map (
      I0 => COMP_CORE_N511,
      I1 => N11652,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      I3 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0222
    );
  COMP_CORE_n02311 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N641,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0231
    );
  COMP_CORE_n0233_88 : LUT4
    generic map(
      INIT => X"222F"
    )
    port map (
      I0 => COMP_CORE_N511,
      I1 => N11654,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      I3 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0233
    );
  COMP_CORE_n02271 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N511,
      I3 => COMP_CORE_N581,
      O => COMP_CORE_n0227
    );
  COMP_DISPLAY_VTB182 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_N4461,
      O => CHOICE2839
    );
  COMP_CORE_n02241 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_N641,
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_n0224
    );
  COMP_CORE_n0229_89 : LUT4
    generic map(
      INIT => X"222F"
    )
    port map (
      I0 => COMP_CORE_N511,
      I1 => N11656,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      I3 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0229
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0077_SW1 : LUT4
    generic map(
      INIT => X"FD4C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N441,
      I2 => N7102,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      O => N983
    );
  COMP_CORE_n02391 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N641,
      I3 => EN_INTRO,
      O => COMP_CORE_n0239
    );
  COMP_CORE_n02181 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N661,
      I3 => EN_INTRO,
      O => COMP_CORE_n0218
    );
  COMP_CORE_XNor_stagelut24 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_n0082(4),
      I1 => COMP_SOURIS_X(4),
      O => COMP_CORE_N54
    );
  COMP_CORE_n02121 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N661,
      I3 => COMP_CORE_XTIRS(1),
      O => COMP_CORE_n0212
    );
  COMP_CORE_n02101 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => EN_INTRO,
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N631,
      I3 => COMP_CORE_XTIRS(1),
      O => COMP_CORE_n0210
    );
  COMP_CORE_n0283_22_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(22),
      O => COMP_CORE_n0283(22)
    );
  COMP_CORE_n0283_21_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(21),
      O => COMP_CORE_n0283(21)
    );
  COMP_CORE_n0283_20_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(20),
      O => COMP_CORE_n0283(20)
    );
  COMP_CORE_n0054_7_67 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => CHOICE1897,
      I3 => COMP_CORE_YYL(7),
      O => COMP_CORE_n0054(7)
    );
  COMP_CORE_n0283_19_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(19),
      O => COMP_CORE_n0283(19)
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31211_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N11900
    );
  COMP_CORE_n0059_90 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_CORE_n0123,
      I1 => COMP_CORE_n0121,
      I2 => COMP_CORE_n0120,
      I3 => N1052,
      O => COMP_CORE_n0059
    );
  COMP_CORE_n0058_0_1 : LUT4
    generic map(
      INIT => X"62A2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(0),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      I3 => COMP_CORE_n0174,
      O => COMP_CORE_n0058(0)
    );
  U9_U10_Mrom_n0001_inst_mux_f5_829 : LUT4
    generic map(
      INIT => X"1F5F"
    )
    port map (
      I0 => U9_U10_CNOTE(3),
      I1 => U9_U10_CNOTE(2),
      I2 => U9_U10_CNOTE(4),
      I3 => N8145,
      O => U9_U10_n0001_5_Q
    );
  U9_U10_Mrom_n0001_inst_mux_f5_829_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U9_U10_CNOTE(0),
      I1 => U9_U10_CNOTE(1),
      O => N8145
    );
  U9_U11_n001011 : LUT4
    generic map(
      INIT => X"5D58"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U10_ON_OFF,
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => U9_U11_DATA(4),
      O => U9_U11_n0010
    );
  COMP_CORE_n0058_4_50 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE2096,
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => CHOICE2088,
      I3 => CHOICE2092,
      O => COMP_CORE_n0058(4)
    );
  COMP_CORE_n0283_18_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(18),
      O => COMP_CORE_n0283(18)
    );
  COMP_CORE_n0283_17_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(17),
      O => COMP_CORE_n0283(17)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n010414 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => CHOICE1696
    );
  COMP_CORE_n0054_9_Q : LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      I0 => COMP_CORE_N2,
      I1 => N1622,
      I2 => COMP_CORE_n0169,
      I3 => COMP_CORE_YYL(9),
      O => COMP_CORE_n0054(9)
    );
  COMP_CORE_n0283_16_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(16),
      O => COMP_CORE_n0283(16)
    );
  COMP_CORE_n0283_15_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(15),
      O => COMP_CORE_n0283(15)
    );
  COMP_CORE_n0283_14_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(14),
      O => COMP_CORE_n0283(14)
    );
  COMP_CORE_n0040_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(0),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(9),
      O => COMP_CORE_n0040(0)
    );
  COMP_CORE_n0040_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(1),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(8),
      O => COMP_CORE_n0040(1)
    );
  COMP_CORE_XNor_stagecy_rn_39 : MUXCY
    port map (
      CI => COMP_CORE_nor_cyo5,
      DI => COMP_CORE_XSCORE(0),
      S => COMP_CORE_N76,
      O => COMP_CORE_XNor_stage_cyo36
    );
  COMP_CORE_n0040_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(2),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(7),
      O => COMP_CORE_n0040(2)
    );
  COMP_CORE_XNor_stagelut41 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(1),
      I1 => COMP_CORE_TIMER_M(25),
      O => COMP_CORE_N77
    );
  COMP_CORE_n0040_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(3),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(6),
      O => COMP_CORE_n0040(3)
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N11902
    );
  COMP_CORE_YYL_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(1),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(1)
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42911_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(1),
      I1 => COMP_DISPLAY_n0342(2),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => COMP_DISPLAY_n0342(0),
      LO => N11904
    );
  COMP_CORE_XXL_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(7),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(7)
    );
  COMP_CORE_CORE_n0078_9_lut : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(4),
      I1 => COMP_CORE_COMP_RANDOM_X_REG(0),
      I2 => CHOICE2004,
      I3 => CHOICE1997,
      O => COMP_CORE_N89
    );
  COMP_CORE_n0283_13_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(13),
      O => COMP_CORE_n0283(13)
    );
  COMP_CORE_CORE_n0084_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0084_5_cyo,
      LI => COMP_CORE_XSCORE_6_rt,
      O => COMP_CORE_n0084(6)
    );
  COMP_CORE_XXL_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(6),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(6)
    );
  COMP_CORE_CORE_n0083_9_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_8_cyo,
      LI => COMP_CORE_YYL_9_rt,
      O => COMP_CORE_n0083(9)
    );
  COMP_CORE_n0283_12_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(12),
      O => COMP_CORE_n0283(12)
    );
  COMP_CORE_CORE_n0082_9_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_8_cyo,
      LI => COMP_CORE_XXL_9_rt,
      O => COMP_CORE_n0082(9)
    );
  COMP_CORE_XXL_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(5),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(5)
    );
  COMP_CORE_n0283_11_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(11),
      O => COMP_CORE_n0283(11)
    );
  COMP_CORE_CORE_n0084_3_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0084_2_cyo,
      DI => COMP_CORE_XSCORE(3),
      S => COMP_CORE_N83,
      O => COMP_CORE_CORE_n0084_3_cyo
    );
  COMP_CORE_XXL_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(4),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(4)
    );
  COMP_CORE_XNor_stagelut40 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(0),
      I1 => COMP_CORE_TIMER_M(24),
      O => COMP_CORE_N76
    );
  COMP_CORE_n0283_10_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(10),
      O => COMP_CORE_n0283(10)
    );
  COMP_CORE_CORE_n0079_9_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_8_cyo,
      LI => N1_rt,
      O => COMP_CORE_n0079(9)
    );
  COMP_CORE_XXL_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(3),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(3)
    );
  COMP_CORE_CORE_n0078_9_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_8_cyo,
      LI => COMP_CORE_N89,
      O => COMP_CORE_n0078(9)
    );
  COMP_CORE_n0283_9_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(9),
      O => COMP_CORE_n0283(9)
    );
  COMP_CORE_n0283_8_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(8),
      O => COMP_CORE_n0283(8)
    );
  COMP_CORE_norlut1 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(4),
      I1 => COMP_CORE_TIMER_M(5),
      I2 => COMP_CORE_TIMER_M(6),
      I3 => COMP_CORE_TIMER_M(7),
      O => COMP_CORE_N71
    );
  COMP_CORE_CORE_n0070_9_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0070_8_cyo,
      LI => COMP_SOURIS_X_9_rt,
      O => COMP_CORE_n0070(9)
    );
  COMP_CORE_n0174208 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => COMP_CORE_n0070(9),
      I1 => CHOICE2080,
      I2 => CHOICE2049,
      I3 => CHOICE2062,
      O => COMP_CORE_n0174
    );
  COMP_CORE_CORE_n0069_9_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0069_8_cyo,
      LI => COMP_SOURIS_Y_9_rt,
      O => COMP_CORE_n0069(9)
    );
  COMP_CORE_XXL_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(2),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(2)
    );
  COMP_CORE_CORE_n0294_2_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0294_1_cyo,
      LI => COMP_CORE_TIMER_M_26_rt1,
      O => COMP_CORE_n0294(2)
    );
  COMP_CORE_n0283_7_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(7),
      O => COMP_CORE_n0283(7)
    );
  COMP_CORE_XXL_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(1),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(1)
    );
  COMP_CORE_CORE_n0078_2_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_1_cyo,
      DI => COMP_CORE_COMP_RANDOM_X_REG(7),
      S => COMP_CORE_N84,
      O => COMP_CORE_CORE_n0078_2_cyo
    );
  COMP_CORE_n0283_6_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(6),
      O => COMP_CORE_n0283(6)
    );
  COMP_CORE_IMPACTS_Y_1_6_91 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_6
    );
  COMP_CORE_XNor_stagecy_rn_41 : LUT4
    generic map(
      INIT => X"9F09"
    )
    port map (
      I0 => COMP_CORE_XSCORE(2),
      I1 => COMP_CORE_XSCORE(0),
      I2 => COMP_CORE_TIMER_M(26),
      I3 => COMP_CORE_XNor_stage_cyo37,
      O => COMP_CORE_XNor_stage_cyo38
    );
  COMP_CORE_IMPACTS_Y_13_6_92 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_6
    );
  COMP_CORE_IMPACTS_Y_0_6_93 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_6
    );
  COMP_CORE_IMPACTS_Y_12_6_94 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_6
    );
  COMP_CORE_IMPACTS_Y_11_6_95 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_6
    );
  COMP_CORE_IMPACTS_Y_10_6_96 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_6
    );
  COMP_CORE_IMPACTS_X_19_7_97 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_7
    );
  COMP_CORE_IMPACTS_X_18_7_98 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_7
    );
  COMP_CORE_IMPACTS_X_17_7_99 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_7
    );
  COMP_CORE_IMPACTS_X_22_7_100 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_7
    );
  COMP_CORE_Ker661 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_XTIRS(2),
      I2 => COMP_CORE_N491,
      O => COMP_CORE_N661
    );
  COMP_CORE_XXL_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(0),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(0)
    );
  COMP_CORE_IMPACTS_X_16_7_101 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_7
    );
  COMP_CORE_n0054_3_Q : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => N11441,
      I3 => COMP_CORE_YYL(3),
      O => COMP_CORE_n0054(3)
    );
  COMP_CORE_IMPACTS_X_21_7_102 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_7
    );
  U9_U12_TIMER_inst_sum_103_103 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_96,
      LI => U9_U12_TIMER_7_rt,
      O => U9_U12_TIMER_inst_sum_103
    );
  COMP_CORE_IMPACTS_X_15_7_104 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_7
    );
  COMP_CORE_n0054_0_Q : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => N11443,
      I3 => COMP_CORE_YYL(0),
      O => COMP_CORE_n0054(0)
    );
  COMP_CORE_IMPACTS_X_20_7_105 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_7
    );
  U9_U12_TIMER_inst_cy_97_106 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_96,
      DI => N0,
      S => U9_U12_TIMER_7_rt,
      O => U9_U12_TIMER_inst_cy_97
    );
  COMP_CORE_IMPACTS_X_14_7_107 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_7
    );
  COMP_CORE_XSCORE_6 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0068(6),
      CE => COMP_CORE_n0267,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XSCORE(6)
    );
  COMP_CORE_IMPACTS_X_13_7_108 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_7
    );
  COMP_CORE_IMPACTS_X_12_7_109 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_7
    );
  COMP_CORE_IMPACTS_X_11_7_110 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_7
    );
  COMP_CORE_IMPACTS_X_10_7_111 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_7
    );
  COMP_CORE_XTIRS_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0058(3),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTIRS(3)
    );
  COMP_CORE_IMPACTS_X_9_7_112 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_7
    );
  COMP_CORE_IMPACTS_X_8_7_113 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_7
    );
  COMP_CORE_IMPACTS_X_7_7_114 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_7
    );
  COMP_CORE_COUP3_115 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_SOURIS_INSTANCE_SOURIS_lefti,
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_COUP3
    );
  COMP_CORE_COUP2_116 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COUP1,
      R => EN_INTRO,
      C => CLK,
      Q => COMP_CORE_COUP2
    );
  COMP_CORE_COUP1_117 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COUP3,
      R => EN_INTRO,
      C => CLK,
      Q => COMP_CORE_COUP1
    );
  COMP_CORE_IMPACTS_X_6_7_118 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_7
    );
  COMP_CORE_IMPACTS_X_5_7_119 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_7
    );
  COMP_CORE_n0054_1_Q : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => N11445,
      I3 => COMP_CORE_YYL(1),
      O => COMP_CORE_n0054(1)
    );
  COMP_CORE_XSCORE_5 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0068(5),
      CE => COMP_CORE_n0267,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XSCORE(5)
    );
  COMP_CORE_Ker571 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_XTIRS(2),
      I2 => COMP_CORE_N511,
      O => COMP_CORE_N571
    );
  COMP_CORE_XSCORE_4 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0068(4),
      CE => COMP_CORE_n0267,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XSCORE(4)
    );
  U9_U11_n00091 : LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U11_DATA(3),
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => N8142,
      O => U9_U11_n0009
    );
  COMP_CORE_XSCORE_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0068(3),
      CE => COMP_CORE_n0267,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XSCORE(3)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009810 : LUT4
    generic map(
      INIT => X"FF4C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      O => CHOICE1829
    );
  COMP_CORE_XSCORE_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0068(2),
      CE => COMP_CORE_n0267,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XSCORE(2)
    );
  COMP_DISPLAY_VI831 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(2),
      I1 => COMP_DISPLAY_n0371(1),
      O => CHOICE3614
    );
  COMP_CORE_XSCORE_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0068(1),
      CE => COMP_CORE_n0267,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XSCORE(1)
    );
  COMP_SOURIS_n0023238 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => COMP_SOURIS_Y(7),
      I1 => COMP_SOURIS_Y(8),
      I2 => COMP_SOURIS_Y(6),
      O => CHOICE1916
    );
  COMP_CORE_COMP_RANDOM_X_REG_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(6),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(7)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(3),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(4)
    );
  COMP_CORE_CORE_n0084_1_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0084_0_cyo,
      DI => COMP_CORE_XSCORE(1),
      S => COMP_CORE_N81,
      O => COMP_CORE_CORE_n0084_1_cyo
    );
  COMP_CORE_IMPACTS_Y_14_6_120 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_6
    );
  COMP_CORE_IMPACTS_Y_2_6_121 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_6
    );
  COMP_CORE_XPAUSE1_122 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_XPAUSE3,
      R => EN_INTRO,
      C => CLK,
      Q => COMP_CORE_XPAUSE1
    );
  COMP_CORE_XPAUSE2_123 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_XPAUSE1,
      R => EN_INTRO,
      C => CLK,
      Q => COMP_CORE_XPAUSE2
    );
  COMP_CORE_IMPACTS_Y_20_6_124 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_6
    );
  COMP_CORE_IMPACTS_Y_15_6_125 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_6
    );
  COMP_CORE_TIMER_M_25 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(25),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(25)
    );
  COMP_CORE_XPAUSE3_126 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => PAUSE_IBUF,
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_XPAUSE3
    );
  COMP_CORE_IMPACTS_Y_3_6_127 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_6
    );
  COMP_CORE_IMPACTS_Y_21_6_128 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_6
    );
  COMP_CORE_IMPACTS_Y_16_6_129 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_6
    );
  COMP_CORE_IMPACTS_Y_4_6_130 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_6
    );
  COMP_CORE_XXL_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0040(9),
      CE => COMP_CORE_n0226,
      C => CLK,
      Q => COMP_CORE_XXL(9)
    );
  COMP_CORE_IMPACTS_Y_22_6_131 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_6
    );
  COMP_CORE_IMPACTS_Y_17_6_132 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_6
    );
  COMP_CORE_IMPACTS_Y_5_6_133 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_6
    );
  COMP_CORE_STOP_134 : FDE
    port map (
      D => COMP_CORE_n0044,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => COMP_CORE_STOP
    );
  COMP_CORE_IMPACTS_Y_18_6_135 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_6
    );
  COMP_CORE_XTPS_CLIC_24 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(24),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(24)
    );
  COMP_CORE_IMPACTS_Y_6_6_136 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_6
    );
  COMP_CORE_IMPACTS_Y_19_6_137 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_6
    );
  COMP_CORE_IMPACTS_Y_7_6_138 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_6
    );
  COMP_CORE_START_139 : FDE
    port map (
      D => COMP_CORE_n0049,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => COMP_CORE_START
    );
  COMP_CORE_IMPACTS_Y_8_6_140 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_6
    );
  COMP_CORE_XEN_PAUSE_141 : FDCE
    port map (
      D => COMP_CORE_n0243,
      CE => COMP_CORE_n0051,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XEN_PAUSE
    );
  COMP_CORE_IMPACTS_Y_9_6_142 : FDPE
    port map (
      D => COMP_CORE_n0030(6),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_6
    );
  COMP_CORE_YYL_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0054(9),
      CE => COMP_CORE_n0022,
      C => CLK,
      Q => COMP_CORE_YYL(9)
    );
  COMP_CORE_IMPACTS_X_0_7_143 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_7
    );
  COMP_CORE_IMPACTS_X_1_7_144 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_7
    );
  COMP_CORE_IMPACTS_X_2_7_145 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_7
    );
  COMP_CORE_XTIRS_4 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_n0058(4),
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTIRS(4)
    );
  COMP_CORE_IMPACTS_X_3_7_146 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_7
    );
  COMP_CORE_IMPACTS_X_4_7_147 : FDCE
    port map (
      D => COMP_CORE_n0056(7),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_7
    );
  COMP_CORE_MICKEY_TOUCHE_148 : FDE
    port map (
      D => COMP_CORE_COUP,
      CE => COMP_CORE_n0059,
      C => CLK,
      Q => COMP_CORE_MICKEY_TOUCHE
    );
  COMP_CORE_Ker511 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_CORE_n0022,
      I1 => COMP_CORE_XTIRS(3),
      I2 => COMP_CORE_XTIRS(4),
      I3 => COMP_CORE_COUP,
      O => COMP_CORE_N511
    );
  COMP_CORE_COUP4 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COUP1,
      I1 => COMP_CORE_COUP2,
      O => COMP_CORE_COUP
    );
  COMP_CORE_n0283_5_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(5),
      O => COMP_CORE_n0283(5)
    );
  COMP_CORE_n0283_4_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(4),
      O => COMP_CORE_n0283(4)
    );
  COMP_CORE_n0283_3_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(3),
      O => COMP_CORE_n0283(3)
    );
  COMP_CORE_n0283_2_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(2),
      O => COMP_CORE_n0283(2)
    );
  COMP_CORE_n0283_1_1_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(1),
      O => COMP_CORE_n0283(1)
    );
  COMP_DISPLAY_n0221_1_8_SW0 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => N11861,
      I1 => COMP_DISPLAY_VBG2,
      I2 => COMP_DISPLAY_N4211,
      I3 => COMP_DISPLAY_N60,
      O => N11244
    );
  COMP_CORE_n00761 : LUT4
    generic map(
      INIT => X"1F5F"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_XTIRS(4),
      I3 => COMP_CORE_XTIRS(2),
      O => COMP_CORE_n0076
    );
  U9_U11_n00091_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd2,
      I1 => U9_U10_ON_OFF,
      I2 => U9_U10_NOTES_3_Q,
      O => N8142
    );
  COMP_CORE_n0068_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_n0084(3),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0068(3)
    );
  COMP_CORE_n0068_2_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_n0084(2),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0068(2)
    );
  COMP_CORE_n0040_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(9),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(0),
      O => COMP_CORE_n0040(9)
    );
  COMP_CORE_n0040_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(8),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(1),
      O => COMP_CORE_n0040(8)
    );
  COMP_CORE_n0040_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(7),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(2),
      O => COMP_CORE_n0040(7)
    );
  COMP_CORE_n0040_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(6),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(3),
      O => COMP_CORE_n0040(6)
    );
  COMP_CORE_n0040_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(5),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(4),
      O => COMP_CORE_n0040(5)
    );
  COMP_CORE_n0040_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_CORE_n0089,
      I1 => COMP_CORE_n0078(4),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(5),
      O => COMP_CORE_n0040(4)
    );
  COMP_CORE_SEQUENCEUR_Out11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd2,
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      O => EN_INTRO
    );
  COMP_CORE_SEQUENCEUR_Out01 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd2,
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0022
    );
  COMP_CORE_CORE_n0084_1_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0084_0_cyo,
      LI => COMP_CORE_N81,
      O => COMP_CORE_n0084(1)
    );
  shoot_COMP_SOURIS_X_n0000_7_lut : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_SOURIS_n0008(7),
      I1 => COMP_SOURIS_n0019,
      I2 => COMP_SOURIS_X(7),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N42
    );
  COMP_CORE_Ker581 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_XTIRS(1),
      O => COMP_CORE_N581
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_2_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_3_cyo
    );
  COMP_CORE_CORE_n0084_2_lut : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_XSCORE(2),
      I1 => COMP_CORE_n0075(2),
      O => COMP_CORE_N82
    );
  COMP_CORE_norlut5 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(20),
      I1 => COMP_CORE_TIMER_M(21),
      I2 => COMP_CORE_TIMER_M(22),
      I3 => COMP_CORE_TIMER_M(23),
      O => COMP_CORE_N75
    );
  COMP_CORE_norcy_rn_4 : MUXCY
    port map (
      CI => COMP_CORE_nor_cyo4,
      DI => N0,
      S => COMP_CORE_N75,
      O => COMP_CORE_nor_cyo5
    );
  COMP_CORE_IMPACTS_Y_1_8_149 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_8
    );
  COMP_CORE_IMPACTS_Y_1_7_150 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_7
    );
  COMP_CORE_IMPACTS_Y_1_0_151 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_0
    );
  COMP_CORE_IMPACTS_Y_1_1_152 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_1
    );
  COMP_CORE_IMPACTS_Y_1_2_153 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_2
    );
  COMP_CORE_IMPACTS_Y_1_3_154 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_3
    );
  COMP_CORE_IMPACTS_Y_1_4_155 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_4
    );
  COMP_CORE_IMPACTS_Y_1_5_156 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_1_5
    );
  COMP_CORE_IMPACTS_Y_13_8_157 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_8
    );
  COMP_CORE_IMPACTS_Y_13_7_158 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_7
    );
  COMP_CORE_IMPACTS_Y_13_0_159 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_0
    );
  COMP_CORE_IMPACTS_Y_13_1_160 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_1
    );
  COMP_CORE_IMPACTS_Y_13_2_161 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_2
    );
  COMP_CORE_IMPACTS_Y_13_3_162 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_3
    );
  COMP_CORE_IMPACTS_Y_13_4_163 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_4
    );
  COMP_CORE_IMPACTS_Y_13_5_164 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_13_5
    );
  COMP_CORE_IMPACTS_Y_0_8_165 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_8
    );
  COMP_CORE_IMPACTS_Y_0_7_166 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_7
    );
  COMP_CORE_IMPACTS_Y_0_0_167 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_0
    );
  COMP_CORE_IMPACTS_Y_0_1_168 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_1
    );
  COMP_CORE_IMPACTS_Y_0_2_169 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_2
    );
  COMP_CORE_IMPACTS_Y_0_3_170 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_3
    );
  COMP_CORE_IMPACTS_Y_0_4_171 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_4
    );
  COMP_CORE_IMPACTS_Y_0_5_172 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_0_5
    );
  COMP_CORE_IMPACTS_Y_12_8_173 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_8
    );
  COMP_CORE_IMPACTS_Y_12_7_174 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_7
    );
  COMP_CORE_IMPACTS_Y_12_0_175 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_0
    );
  COMP_CORE_IMPACTS_Y_12_1_176 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_1
    );
  COMP_CORE_IMPACTS_Y_12_2_177 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_2
    );
  COMP_CORE_IMPACTS_Y_12_3_178 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_3
    );
  COMP_CORE_IMPACTS_Y_12_4_179 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_4
    );
  COMP_CORE_IMPACTS_Y_12_5_180 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_12_5
    );
  COMP_CORE_IMPACTS_Y_11_8_181 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_8
    );
  COMP_CORE_IMPACTS_Y_11_7_182 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_7
    );
  COMP_CORE_IMPACTS_Y_11_0_183 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_0
    );
  COMP_CORE_IMPACTS_Y_11_1_184 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_1
    );
  COMP_CORE_IMPACTS_Y_11_2_185 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_2
    );
  COMP_CORE_IMPACTS_Y_11_3_186 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_3
    );
  COMP_CORE_IMPACTS_Y_11_4_187 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_4
    );
  COMP_CORE_IMPACTS_Y_11_5_188 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_11_5
    );
  COMP_CORE_IMPACTS_Y_10_8_189 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_8
    );
  COMP_CORE_IMPACTS_Y_10_7_190 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_7
    );
  COMP_CORE_IMPACTS_Y_10_0_191 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_0
    );
  COMP_CORE_IMPACTS_Y_10_1_192 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_1
    );
  COMP_CORE_IMPACTS_Y_10_2_193 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_2
    );
  COMP_CORE_IMPACTS_Y_10_3_194 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_3
    );
  COMP_CORE_IMPACTS_Y_10_4_195 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_4
    );
  COMP_CORE_IMPACTS_Y_10_5_196 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_10_5
    );
  COMP_CORE_IMPACTS_X_19_9_197 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_9
    );
  COMP_CORE_IMPACTS_X_19_8_198 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_8
    );
  COMP_CORE_IMPACTS_X_19_0_199 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_0
    );
  COMP_CORE_IMPACTS_X_19_1_200 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_1
    );
  COMP_CORE_IMPACTS_X_19_2_201 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_2
    );
  COMP_CORE_IMPACTS_X_19_3_202 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_3
    );
  COMP_CORE_IMPACTS_X_19_4_203 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_4
    );
  COMP_CORE_IMPACTS_X_19_5_204 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_5
    );
  COMP_CORE_IMPACTS_X_19_6_205 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_19_6
    );
  COMP_CORE_IMPACTS_X_18_9_206 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_9
    );
  COMP_CORE_IMPACTS_X_18_8_207 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_8
    );
  COMP_CORE_IMPACTS_X_18_0_208 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_0
    );
  COMP_CORE_IMPACTS_X_18_1_209 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_1
    );
  COMP_CORE_IMPACTS_X_18_2_210 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_2
    );
  COMP_CORE_IMPACTS_X_18_3_211 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_3
    );
  COMP_CORE_IMPACTS_X_18_4_212 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_4
    );
  COMP_CORE_IMPACTS_X_18_5_213 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_5
    );
  COMP_CORE_IMPACTS_X_18_6_214 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_18_6
    );
  COMP_CORE_IMPACTS_X_17_9_215 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_9
    );
  COMP_CORE_IMPACTS_X_17_8_216 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_8
    );
  COMP_CORE_IMPACTS_X_17_0_217 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_0
    );
  COMP_CORE_IMPACTS_X_17_1_218 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_1
    );
  COMP_CORE_IMPACTS_X_17_2_219 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_2
    );
  COMP_CORE_IMPACTS_X_17_3_220 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_3
    );
  COMP_CORE_IMPACTS_X_17_4_221 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_4
    );
  COMP_CORE_IMPACTS_X_17_5_222 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_5
    );
  COMP_CORE_IMPACTS_X_17_6_223 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_17_6
    );
  COMP_CORE_IMPACTS_X_22_9_224 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_9
    );
  COMP_CORE_IMPACTS_X_22_8_225 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_8
    );
  COMP_CORE_IMPACTS_X_22_0_226 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_0
    );
  COMP_CORE_IMPACTS_X_22_1_227 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_1
    );
  COMP_CORE_IMPACTS_X_22_2_228 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_2
    );
  COMP_CORE_IMPACTS_X_22_3_229 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_3
    );
  COMP_CORE_IMPACTS_X_22_4_230 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_4
    );
  COMP_CORE_IMPACTS_X_22_5_231 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_5
    );
  COMP_CORE_IMPACTS_X_22_6_232 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_22_6
    );
  COMP_CORE_IMPACTS_X_16_9_233 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_9
    );
  COMP_CORE_IMPACTS_X_16_8_234 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_8
    );
  COMP_CORE_IMPACTS_X_16_0_235 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_0
    );
  COMP_CORE_IMPACTS_X_16_1_236 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_1
    );
  COMP_CORE_IMPACTS_X_16_2_237 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_2
    );
  COMP_CORE_IMPACTS_X_16_3_238 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_3
    );
  COMP_CORE_IMPACTS_X_16_4_239 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_4
    );
  COMP_CORE_IMPACTS_X_16_5_240 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_5
    );
  COMP_CORE_IMPACTS_X_16_6_241 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_16_6
    );
  COMP_CORE_IMPACTS_X_21_9_242 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_9
    );
  COMP_CORE_IMPACTS_X_21_8_243 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_8
    );
  COMP_CORE_IMPACTS_X_21_0_244 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_0
    );
  COMP_CORE_IMPACTS_X_21_1_245 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_1
    );
  COMP_CORE_IMPACTS_X_21_2_246 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_2
    );
  COMP_CORE_IMPACTS_X_21_3_247 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_3
    );
  COMP_CORE_IMPACTS_X_21_4_248 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_4
    );
  COMP_CORE_IMPACTS_X_21_5_249 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_5
    );
  COMP_CORE_IMPACTS_X_21_6_250 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_21_6
    );
  COMP_CORE_IMPACTS_X_15_9_251 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_9
    );
  COMP_CORE_IMPACTS_X_15_8_252 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_8
    );
  COMP_CORE_IMPACTS_X_15_0_253 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_0
    );
  COMP_CORE_IMPACTS_X_15_1_254 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_1
    );
  COMP_CORE_IMPACTS_X_15_2_255 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_2
    );
  COMP_CORE_IMPACTS_X_15_3_256 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_3
    );
  COMP_CORE_IMPACTS_X_15_4_257 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_4
    );
  COMP_CORE_IMPACTS_X_15_5_258 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_5
    );
  COMP_CORE_IMPACTS_X_15_6_259 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_15_6
    );
  COMP_CORE_IMPACTS_X_20_9_260 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_9
    );
  COMP_CORE_IMPACTS_X_20_8_261 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_8
    );
  COMP_CORE_IMPACTS_X_20_0_262 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_0
    );
  COMP_CORE_IMPACTS_X_20_1_263 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_1
    );
  COMP_CORE_IMPACTS_X_20_2_264 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_2
    );
  COMP_CORE_IMPACTS_X_20_3_265 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_3
    );
  COMP_CORE_IMPACTS_X_20_4_266 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_4
    );
  COMP_CORE_IMPACTS_X_20_5_267 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_5
    );
  COMP_CORE_IMPACTS_X_20_6_268 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_20_6
    );
  COMP_CORE_IMPACTS_X_14_9_269 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_9
    );
  COMP_CORE_IMPACTS_X_14_8_270 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_8
    );
  COMP_CORE_IMPACTS_X_14_0_271 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_0
    );
  COMP_CORE_IMPACTS_X_14_1_272 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_1
    );
  COMP_CORE_IMPACTS_X_14_2_273 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_2
    );
  COMP_CORE_IMPACTS_X_14_3_274 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_3
    );
  COMP_CORE_IMPACTS_X_14_4_275 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_4
    );
  COMP_CORE_IMPACTS_X_14_5_276 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_5
    );
  COMP_CORE_IMPACTS_X_14_6_277 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_14_6
    );
  COMP_CORE_IMPACTS_X_13_9_278 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_9
    );
  COMP_CORE_IMPACTS_X_13_8_279 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_8
    );
  COMP_CORE_IMPACTS_X_13_0_280 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_0
    );
  COMP_CORE_IMPACTS_X_13_1_281 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_1
    );
  COMP_CORE_IMPACTS_X_13_2_282 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_2
    );
  COMP_CORE_IMPACTS_X_13_3_283 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_3
    );
  COMP_CORE_IMPACTS_X_13_4_284 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_4
    );
  COMP_CORE_IMPACTS_X_13_5_285 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0265,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_5
    );
  COMP_CORE_IMPACTS_X_13_6_286 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0265,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_13_6
    );
  COMP_CORE_IMPACTS_X_12_9_287 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_9
    );
  COMP_CORE_IMPACTS_X_12_8_288 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_8
    );
  COMP_CORE_IMPACTS_X_12_0_289 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_0
    );
  COMP_CORE_IMPACTS_X_12_1_290 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_1
    );
  COMP_CORE_IMPACTS_X_12_2_291 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_2
    );
  COMP_CORE_IMPACTS_X_12_3_292 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_3
    );
  COMP_CORE_IMPACTS_X_12_4_293 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_4
    );
  COMP_CORE_IMPACTS_X_12_5_294 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0263,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_5
    );
  COMP_CORE_IMPACTS_X_12_6_295 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0263,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_12_6
    );
  COMP_CORE_IMPACTS_X_11_9_296 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_9
    );
  COMP_CORE_IMPACTS_X_11_8_297 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_8
    );
  COMP_CORE_IMPACTS_X_11_0_298 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_0
    );
  COMP_CORE_IMPACTS_X_11_1_299 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_1
    );
  COMP_CORE_IMPACTS_X_11_2_300 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_2
    );
  COMP_CORE_IMPACTS_X_11_3_301 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_3
    );
  COMP_CORE_IMPACTS_X_11_4_302 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_4
    );
  COMP_CORE_IMPACTS_X_11_5_303 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0261,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_5
    );
  COMP_CORE_IMPACTS_X_11_6_304 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0261,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_11_6
    );
  COMP_CORE_IMPACTS_X_10_9_305 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_9
    );
  COMP_CORE_IMPACTS_X_10_8_306 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_8
    );
  COMP_CORE_IMPACTS_X_10_0_307 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_0
    );
  COMP_CORE_IMPACTS_X_10_1_308 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_1
    );
  COMP_CORE_IMPACTS_X_10_2_309 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_2
    );
  COMP_CORE_IMPACTS_X_10_3_310 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_3
    );
  COMP_CORE_IMPACTS_X_10_4_311 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_4
    );
  COMP_CORE_IMPACTS_X_10_5_312 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0259,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_5
    );
  COMP_CORE_IMPACTS_X_10_6_313 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0259,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_10_6
    );
  COMP_CORE_IMPACTS_X_9_9_314 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_9
    );
  COMP_CORE_IMPACTS_X_9_8_315 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_8
    );
  COMP_CORE_IMPACTS_X_9_0_316 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_0
    );
  COMP_CORE_IMPACTS_X_9_1_317 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_1
    );
  COMP_CORE_IMPACTS_X_9_2_318 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_2
    );
  COMP_CORE_IMPACTS_X_9_3_319 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_3
    );
  COMP_CORE_IMPACTS_X_9_4_320 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_4
    );
  COMP_CORE_IMPACTS_X_9_5_321 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_5
    );
  COMP_CORE_IMPACTS_X_9_6_322 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_9_6
    );
  COMP_CORE_IMPACTS_X_8_9_323 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_9
    );
  COMP_CORE_IMPACTS_X_8_8_324 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_8
    );
  COMP_CORE_IMPACTS_X_8_0_325 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_0
    );
  COMP_CORE_IMPACTS_X_8_1_326 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_1
    );
  COMP_CORE_IMPACTS_X_8_2_327 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_2
    );
  COMP_CORE_IMPACTS_X_8_3_328 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_3
    );
  COMP_CORE_IMPACTS_X_8_4_329 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_4
    );
  COMP_CORE_IMPACTS_X_8_5_330 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_5
    );
  COMP_CORE_IMPACTS_X_8_6_331 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_8_6
    );
  COMP_CORE_IMPACTS_X_7_9_332 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_9
    );
  COMP_CORE_IMPACTS_X_7_8_333 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_8
    );
  COMP_CORE_IMPACTS_X_7_0_334 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_0
    );
  COMP_CORE_IMPACTS_X_7_1_335 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_1
    );
  COMP_CORE_IMPACTS_X_7_2_336 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_2
    );
  COMP_CORE_IMPACTS_X_7_3_337 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_3
    );
  COMP_CORE_IMPACTS_X_7_4_338 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_4
    );
  COMP_CORE_IMPACTS_X_7_5_339 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_5
    );
  COMP_CORE_IMPACTS_X_7_6_340 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_7_6
    );
  COMP_CORE_IMPACTS_X_6_9_341 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_9
    );
  COMP_CORE_IMPACTS_X_6_8_342 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_8
    );
  COMP_CORE_IMPACTS_X_6_0_343 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_0
    );
  COMP_CORE_IMPACTS_X_6_1_344 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_1
    );
  COMP_CORE_IMPACTS_X_6_2_345 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_2
    );
  COMP_CORE_IMPACTS_X_6_3_346 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_3
    );
  COMP_CORE_IMPACTS_X_6_4_347 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_4
    );
  COMP_CORE_IMPACTS_X_6_5_348 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_5
    );
  COMP_CORE_IMPACTS_X_6_6_349 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_6_6
    );
  COMP_CORE_IMPACTS_X_5_9_350 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_9
    );
  COMP_CORE_IMPACTS_X_5_8_351 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_8
    );
  COMP_CORE_IMPACTS_X_5_0_352 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_0
    );
  COMP_CORE_IMPACTS_X_5_1_353 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_1
    );
  COMP_CORE_IMPACTS_X_5_2_354 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_2
    );
  COMP_CORE_IMPACTS_X_5_3_355 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_3
    );
  COMP_CORE_IMPACTS_X_5_4_356 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_4
    );
  COMP_CORE_IMPACTS_X_5_5_357 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_5
    );
  COMP_CORE_IMPACTS_X_5_6_358 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_5_6
    );
  COMP_CORE_IMPACTS_X_4_9_359 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_9
    );
  COMP_CORE_IMPACTS_X_4_8_360 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_8
    );
  COMP_CORE_IMPACTS_X_4_0_361 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_0
    );
  COMP_CORE_IMPACTS_X_4_1_362 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_1
    );
  COMP_CORE_IMPACTS_X_4_2_363 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_2
    );
  COMP_CORE_IMPACTS_X_4_3_364 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_3
    );
  COMP_CORE_IMPACTS_X_4_4_365 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_4
    );
  COMP_CORE_IMPACTS_X_4_5_366 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_5
    );
  COMP_CORE_IMPACTS_X_4_6_367 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_4_6
    );
  COMP_CORE_IMPACTS_X_3_9_368 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_9
    );
  COMP_CORE_IMPACTS_X_3_8_369 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_8
    );
  COMP_CORE_IMPACTS_X_3_0_370 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_0
    );
  COMP_CORE_IMPACTS_X_3_1_371 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_1
    );
  COMP_CORE_IMPACTS_X_3_2_372 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_2
    );
  COMP_CORE_IMPACTS_X_3_3_373 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_3
    );
  COMP_CORE_IMPACTS_X_3_4_374 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_4
    );
  COMP_CORE_IMPACTS_X_3_5_375 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_5
    );
  COMP_CORE_IMPACTS_X_3_6_376 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_3_6
    );
  COMP_CORE_IMPACTS_X_2_9_377 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_9
    );
  COMP_CORE_IMPACTS_X_2_8_378 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_8
    );
  COMP_CORE_IMPACTS_X_2_0_379 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_0
    );
  COMP_CORE_IMPACTS_X_2_1_380 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_1
    );
  COMP_CORE_IMPACTS_X_2_2_381 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_2
    );
  COMP_CORE_IMPACTS_X_2_3_382 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_3
    );
  COMP_CORE_IMPACTS_X_2_4_383 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_4
    );
  COMP_CORE_IMPACTS_X_2_5_384 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_5
    );
  COMP_CORE_IMPACTS_X_2_6_385 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_2_6
    );
  COMP_CORE_IMPACTS_X_1_9_386 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_9
    );
  COMP_CORE_IMPACTS_X_1_8_387 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_8
    );
  COMP_CORE_IMPACTS_X_1_0_388 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_0
    );
  COMP_CORE_IMPACTS_X_1_1_389 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_1
    );
  COMP_CORE_IMPACTS_X_1_2_390 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_2
    );
  COMP_CORE_IMPACTS_X_1_3_391 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_3
    );
  COMP_CORE_IMPACTS_X_1_4_392 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_4
    );
  COMP_CORE_IMPACTS_X_1_5_393 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0248,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_5
    );
  COMP_CORE_IMPACTS_X_1_6_394 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0248,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_1_6
    );
  COMP_CORE_IMPACTS_X_0_9_395 : FDPE
    port map (
      D => COMP_CORE_n0056(9),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_9
    );
  COMP_CORE_IMPACTS_X_0_8_396 : FDCE
    port map (
      D => COMP_CORE_n0056(8),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_8
    );
  COMP_CORE_IMPACTS_X_0_0_397 : FDCE
    port map (
      D => COMP_CORE_n0056(0),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_0
    );
  COMP_CORE_IMPACTS_X_0_1_398 : FDCE
    port map (
      D => COMP_CORE_n0056(1),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_1
    );
  COMP_CORE_IMPACTS_X_0_2_399 : FDPE
    port map (
      D => COMP_CORE_n0056(2),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_2
    );
  COMP_CORE_IMPACTS_X_0_3_400 : FDCE
    port map (
      D => COMP_CORE_n0056(3),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_3
    );
  COMP_CORE_IMPACTS_X_0_4_401 : FDCE
    port map (
      D => COMP_CORE_n0056(4),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_4
    );
  COMP_CORE_IMPACTS_X_0_5_402 : FDCE
    port map (
      D => COMP_CORE_n0056(5),
      CE => COMP_CORE_n0246,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_5
    );
  COMP_CORE_IMPACTS_X_0_6_403 : FDPE
    port map (
      D => COMP_CORE_n0056(6),
      CE => COMP_CORE_n0246,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_X_0_6
    );
  COMP_CORE_IMPACTS_Y_9_8_404 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_8
    );
  COMP_CORE_IMPACTS_Y_9_7_405 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_7
    );
  COMP_CORE_IMPACTS_Y_9_0_406 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_0
    );
  COMP_CORE_IMPACTS_Y_9_1_407 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_1
    );
  COMP_CORE_IMPACTS_Y_9_2_408 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_2
    );
  COMP_CORE_IMPACTS_Y_9_3_409 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_3
    );
  COMP_CORE_IMPACTS_Y_9_4_410 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0244,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_4
    );
  COMP_CORE_IMPACTS_Y_9_5_411 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0244,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_9_5
    );
  COMP_CORE_IMPACTS_Y_8_8_412 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_8
    );
  COMP_CORE_IMPACTS_Y_8_7_413 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_7
    );
  COMP_CORE_IMPACTS_Y_8_0_414 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_0
    );
  COMP_CORE_IMPACTS_Y_8_1_415 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_1
    );
  COMP_CORE_IMPACTS_Y_8_2_416 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_2
    );
  COMP_CORE_IMPACTS_Y_8_3_417 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_3
    );
  COMP_CORE_IMPACTS_Y_8_4_418 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0241,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_4
    );
  COMP_CORE_IMPACTS_Y_8_5_419 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0241,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_8_5
    );
  COMP_CORE_IMPACTS_Y_7_8_420 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_8
    );
  COMP_CORE_IMPACTS_Y_7_7_421 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_7
    );
  COMP_CORE_IMPACTS_Y_7_0_422 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_0
    );
  COMP_CORE_IMPACTS_Y_7_1_423 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_1
    );
  COMP_CORE_IMPACTS_Y_7_2_424 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_2
    );
  COMP_CORE_IMPACTS_Y_7_3_425 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_3
    );
  COMP_CORE_IMPACTS_Y_7_4_426 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0239,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_4
    );
  COMP_CORE_IMPACTS_Y_7_5_427 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0239,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_7_5
    );
  COMP_CORE_IMPACTS_Y_19_8_428 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_8
    );
  COMP_CORE_IMPACTS_Y_19_7_429 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_7
    );
  COMP_CORE_IMPACTS_Y_19_0_430 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_0
    );
  COMP_CORE_IMPACTS_Y_19_1_431 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_1
    );
  COMP_CORE_IMPACTS_Y_19_2_432 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_2
    );
  COMP_CORE_IMPACTS_Y_19_3_433 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_3
    );
  COMP_CORE_IMPACTS_Y_19_4_434 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0237,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_4
    );
  COMP_CORE_IMPACTS_Y_19_5_435 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0237,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_19_5
    );
  COMP_CORE_IMPACTS_Y_6_8_436 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_8
    );
  COMP_CORE_IMPACTS_Y_6_7_437 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_7
    );
  COMP_CORE_IMPACTS_Y_6_0_438 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_0
    );
  COMP_CORE_IMPACTS_Y_6_1_439 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_1
    );
  COMP_CORE_IMPACTS_Y_6_2_440 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_2
    );
  COMP_CORE_IMPACTS_Y_6_3_441 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_3
    );
  COMP_CORE_IMPACTS_Y_6_4_442 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0235,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_4
    );
  COMP_CORE_IMPACTS_Y_6_5_443 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0235,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_6_5
    );
  COMP_CORE_XTPS_CLIC_26 : FDPE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(26),
      CE => COMP_CORE_MICKEY_TOUCHE,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(26)
    );
  COMP_CORE_XTPS_CLIC_25 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(25),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(25)
    );
  COMP_CORE_XTPS_CLIC_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(0),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(0)
    );
  COMP_CORE_XTPS_CLIC_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(1),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(1)
    );
  COMP_CORE_XTPS_CLIC_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(2),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(2)
    );
  COMP_CORE_XTPS_CLIC_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(3),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(3)
    );
  COMP_CORE_XTPS_CLIC_4 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(4),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(4)
    );
  COMP_CORE_XTPS_CLIC_5 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(5),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(5)
    );
  COMP_CORE_XTPS_CLIC_6 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(6),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(6)
    );
  COMP_CORE_XTPS_CLIC_7 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(7),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(7)
    );
  COMP_CORE_XTPS_CLIC_8 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(8),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(8)
    );
  COMP_CORE_XTPS_CLIC_9 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(9),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(9)
    );
  COMP_CORE_XTPS_CLIC_10 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(10),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(10)
    );
  COMP_CORE_XTPS_CLIC_11 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(11),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(11)
    );
  COMP_CORE_XTPS_CLIC_12 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(12),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(12)
    );
  COMP_CORE_XTPS_CLIC_13 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(13),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(13)
    );
  COMP_CORE_XTPS_CLIC_14 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(14),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(14)
    );
  COMP_CORE_XTPS_CLIC_15 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(15),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(15)
    );
  COMP_CORE_XTPS_CLIC_16 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(16),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(16)
    );
  COMP_CORE_XTPS_CLIC_17 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(17),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(17)
    );
  COMP_CORE_XTPS_CLIC_18 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(18),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(18)
    );
  COMP_CORE_XTPS_CLIC_19 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(19),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(19)
    );
  COMP_CORE_XTPS_CLIC_20 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(20),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(20)
    );
  COMP_CORE_XTPS_CLIC_21 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(21),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(21)
    );
  COMP_CORE_XTPS_CLIC_22 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(22),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(22)
    );
  COMP_CORE_XTPS_CLIC_23 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M(23),
      CE => COMP_CORE_MICKEY_TOUCHE,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_XTPS_CLIC(23)
    );
  COMP_CORE_IMPACTS_Y_18_8_444 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_8
    );
  COMP_CORE_IMPACTS_Y_18_7_445 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_7
    );
  COMP_CORE_IMPACTS_Y_18_0_446 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_0
    );
  COMP_CORE_IMPACTS_Y_18_1_447 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_1
    );
  COMP_CORE_IMPACTS_Y_18_2_448 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_2
    );
  COMP_CORE_IMPACTS_Y_18_3_449 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_3
    );
  COMP_CORE_IMPACTS_Y_18_4_450 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0233,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_4
    );
  COMP_CORE_IMPACTS_Y_18_5_451 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0233,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_18_5
    );
  COMP_CORE_IMPACTS_Y_5_8_452 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_8
    );
  COMP_CORE_IMPACTS_Y_5_7_453 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_7
    );
  COMP_CORE_IMPACTS_Y_5_0_454 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_0
    );
  COMP_CORE_IMPACTS_Y_5_1_455 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_1
    );
  COMP_CORE_IMPACTS_Y_5_2_456 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_2
    );
  COMP_CORE_IMPACTS_Y_5_3_457 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_3
    );
  COMP_CORE_IMPACTS_Y_5_4_458 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0231,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_4
    );
  COMP_CORE_IMPACTS_Y_5_5_459 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0231,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_5_5
    );
  COMP_CORE_IMPACTS_Y_17_8_460 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_8
    );
  COMP_CORE_IMPACTS_Y_17_7_461 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_7
    );
  COMP_CORE_IMPACTS_Y_17_0_462 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_0
    );
  COMP_CORE_IMPACTS_Y_17_1_463 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_1
    );
  COMP_CORE_IMPACTS_Y_17_2_464 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_2
    );
  COMP_CORE_IMPACTS_Y_17_3_465 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_3
    );
  COMP_CORE_IMPACTS_Y_17_4_466 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0229,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_4
    );
  COMP_CORE_IMPACTS_Y_17_5_467 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0229,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_17_5
    );
  COMP_CORE_IMPACTS_Y_22_8_468 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_8
    );
  COMP_CORE_IMPACTS_Y_22_7_469 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_7
    );
  COMP_CORE_IMPACTS_Y_22_0_470 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_0
    );
  COMP_CORE_IMPACTS_Y_22_1_471 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_1
    );
  COMP_CORE_IMPACTS_Y_22_2_472 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_2
    );
  COMP_CORE_IMPACTS_Y_22_3_473 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_3
    );
  COMP_CORE_IMPACTS_Y_22_4_474 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0227,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_4
    );
  COMP_CORE_IMPACTS_Y_22_5_475 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0227,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_22_5
    );
  COMP_CORE_IMPACTS_Y_4_8_476 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_8
    );
  COMP_CORE_IMPACTS_Y_4_7_477 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_7
    );
  COMP_CORE_IMPACTS_Y_4_0_478 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_0
    );
  COMP_CORE_IMPACTS_Y_4_1_479 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_1
    );
  COMP_CORE_IMPACTS_Y_4_2_480 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_2
    );
  COMP_CORE_IMPACTS_Y_4_3_481 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_3
    );
  COMP_CORE_IMPACTS_Y_4_4_482 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0224,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_4
    );
  COMP_CORE_IMPACTS_Y_4_5_483 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0224,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_4_5
    );
  COMP_CORE_IMPACTS_Y_16_8_484 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_8
    );
  COMP_CORE_IMPACTS_Y_16_7_485 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_7
    );
  COMP_CORE_IMPACTS_Y_16_0_486 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_0
    );
  COMP_CORE_IMPACTS_Y_16_1_487 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_1
    );
  COMP_CORE_IMPACTS_Y_16_2_488 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_2
    );
  COMP_CORE_IMPACTS_Y_16_3_489 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_3
    );
  COMP_CORE_IMPACTS_Y_16_4_490 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0222,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_4
    );
  COMP_CORE_IMPACTS_Y_16_5_491 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0222,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_16_5
    );
  COMP_CORE_IMPACTS_Y_21_8_492 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_8
    );
  COMP_CORE_IMPACTS_Y_21_7_493 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_7
    );
  COMP_CORE_IMPACTS_Y_21_0_494 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_0
    );
  COMP_CORE_IMPACTS_Y_21_1_495 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_1
    );
  COMP_CORE_IMPACTS_Y_21_2_496 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_2
    );
  COMP_CORE_IMPACTS_Y_21_3_497 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_3
    );
  COMP_CORE_IMPACTS_Y_21_4_498 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0220,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_4
    );
  COMP_CORE_IMPACTS_Y_21_5_499 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0220,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_21_5
    );
  COMP_CORE_IMPACTS_Y_3_8_500 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_8
    );
  COMP_CORE_IMPACTS_Y_3_7_501 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_7
    );
  COMP_CORE_IMPACTS_Y_3_0_502 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_0
    );
  COMP_CORE_IMPACTS_Y_3_1_503 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_1
    );
  COMP_CORE_IMPACTS_Y_3_2_504 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_2
    );
  COMP_CORE_IMPACTS_Y_3_3_505 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_3
    );
  COMP_CORE_IMPACTS_Y_3_4_506 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0218,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_4
    );
  COMP_CORE_IMPACTS_Y_3_5_507 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0218,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_3_5
    );
  COMP_CORE_TIMER_M_26 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(26),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(26)
    );
  COMP_CORE_CORE_TIMER_M_n0000_26_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_25_cyo,
      LI => COMP_CORE_TIMER_M_26_rt,
      O => COMP_CORE_TIMER_M_n0000(26)
    );
  COMP_CORE_SEQUENCEUR_FFd1_508 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_SEQUENCEUR_FFd1_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_SEQUENCEUR_FFd1
    );
  COMP_CORE_TIMER_M_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_N27,
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(0)
    );
  COMP_CORE_TIMER_M_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(1),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(1)
    );
  COMP_CORE_TIMER_M_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(2),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(2)
    );
  COMP_CORE_TIMER_M_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(3),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(3)
    );
  COMP_CORE_TIMER_M_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(4),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(4)
    );
  COMP_CORE_TIMER_M_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(5),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(5)
    );
  COMP_CORE_TIMER_M_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(6),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(6)
    );
  COMP_CORE_TIMER_M_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(7),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(7)
    );
  COMP_CORE_TIMER_M_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(8),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(8)
    );
  COMP_CORE_TIMER_M_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(9),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(9)
    );
  COMP_CORE_TIMER_M_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(10),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(10)
    );
  COMP_CORE_TIMER_M_11 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(11),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(11)
    );
  COMP_CORE_TIMER_M_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(12),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(12)
    );
  COMP_CORE_TIMER_M_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(13),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(13)
    );
  COMP_CORE_TIMER_M_14 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(14),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(14)
    );
  COMP_CORE_TIMER_M_15 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(15),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(15)
    );
  COMP_CORE_TIMER_M_16 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(16),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(16)
    );
  COMP_CORE_TIMER_M_17 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(17),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(17)
    );
  COMP_CORE_TIMER_M_18 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(18),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(18)
    );
  COMP_CORE_TIMER_M_19 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(19),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(19)
    );
  COMP_CORE_TIMER_M_20 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(20),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(20)
    );
  COMP_CORE_TIMER_M_21 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(21),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(21)
    );
  COMP_CORE_TIMER_M_22 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(22),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(22)
    );
  COMP_CORE_TIMER_M_23 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(23),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(23)
    );
  COMP_CORE_TIMER_M_24 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_TIMER_M_n0000(24),
      R => COMP_CORE_n0034,
      CE => COMP_CORE_n0243,
      C => CLK,
      Q => COMP_CORE_TIMER_M(24)
    );
  COMP_CORE_IMPACTS_Y_15_8_509 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_8
    );
  COMP_CORE_IMPACTS_Y_15_7_510 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_7
    );
  COMP_CORE_IMPACTS_Y_15_0_511 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_0
    );
  COMP_CORE_IMPACTS_Y_15_1_512 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_1
    );
  COMP_CORE_IMPACTS_Y_15_2_513 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_2
    );
  COMP_CORE_IMPACTS_Y_15_3_514 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_3
    );
  COMP_CORE_IMPACTS_Y_15_4_515 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0216,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_4
    );
  COMP_CORE_IMPACTS_Y_15_5_516 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0216,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_15_5
    );
  COMP_CORE_IMPACTS_Y_20_8_517 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_8
    );
  COMP_CORE_IMPACTS_Y_20_7_518 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_7
    );
  COMP_CORE_IMPACTS_Y_20_0_519 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_0
    );
  COMP_CORE_IMPACTS_Y_20_1_520 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_1
    );
  COMP_CORE_IMPACTS_Y_20_2_521 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_2
    );
  COMP_CORE_IMPACTS_Y_20_3_522 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_3
    );
  COMP_CORE_IMPACTS_Y_20_4_523 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0214,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_4
    );
  COMP_CORE_IMPACTS_Y_20_5_524 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0214,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_20_5
    );
  COMP_CORE_IMPACTS_Y_2_8_525 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_8
    );
  COMP_CORE_IMPACTS_Y_2_7_526 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_7
    );
  COMP_CORE_IMPACTS_Y_2_0_527 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_0
    );
  COMP_CORE_IMPACTS_Y_2_1_528 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_1
    );
  COMP_CORE_IMPACTS_Y_2_2_529 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_2
    );
  COMP_CORE_IMPACTS_Y_2_3_530 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_3
    );
  COMP_CORE_IMPACTS_Y_2_4_531 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0212,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_4
    );
  COMP_CORE_IMPACTS_Y_2_5_532 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0212,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_2_5
    );
  COMP_CORE_IMPACTS_Y_14_8_533 : FDPE
    port map (
      D => COMP_CORE_n0030(8),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_8
    );
  COMP_CORE_IMPACTS_Y_14_7_534 : FDPE
    port map (
      D => COMP_CORE_n0030(7),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_7
    );
  COMP_CORE_IMPACTS_Y_14_0_535 : FDCE
    port map (
      D => COMP_CORE_n0030(0),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_0
    );
  COMP_CORE_IMPACTS_Y_14_1_536 : FDCE
    port map (
      D => COMP_CORE_n0030(1),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_1
    );
  COMP_CORE_IMPACTS_Y_14_2_537 : FDPE
    port map (
      D => COMP_CORE_n0030(2),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_2
    );
  COMP_CORE_IMPACTS_Y_14_3_538 : FDPE
    port map (
      D => COMP_CORE_n0030(3),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_3
    );
  COMP_CORE_IMPACTS_Y_14_4_539 : FDPE
    port map (
      D => COMP_CORE_n0030(4),
      CE => COMP_CORE_n0210,
      PRE => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_4
    );
  COMP_CORE_IMPACTS_Y_14_5_540 : FDCE
    port map (
      D => COMP_CORE_n0030(5),
      CE => COMP_CORE_n0210,
      CLR => RAZ_IBUF,
      C => CLK,
      Q => COMP_CORE_IMPACTS_Y_14_5
    );
  COMP_CORE_SEQUENCEUR_FFd2_541 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_SEQUENCEUR_FFd2_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => COMP_CORE_SEQUENCEUR_FFd2
    );
  COMP_CORE_norlut3 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(12),
      I1 => COMP_CORE_TIMER_M(13),
      I2 => COMP_CORE_TIMER_M(14),
      I3 => COMP_CORE_TIMER_M(15),
      O => COMP_CORE_N73
    );
  COMP_SOURIS_INSTANCE_SOURIS_n011414 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_n0068,
      O => CHOICE1815
    );
  COMP_CORE_Madd_n0081_n0005_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_Madd_n0081_n0005(0)
    );
  COMP_CORE_CORE_n0084_2_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0084_1_cyo,
      DI => COMP_CORE_XSCORE(2),
      S => COMP_CORE_N82,
      O => COMP_CORE_CORE_n0084_2_cyo
    );
  COMP_CORE_CORE_n0084_2_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0084_1_cyo,
      LI => COMP_CORE_N82,
      O => COMP_CORE_n0084(2)
    );
  COMP_SOURIS_n00321 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_datavali,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I2 => COMP_SOURIS_n0019,
      I3 => nor_cyo,
      O => COMP_SOURIS_n0032
    );
  COMP_CORE_n0068_1_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_n0084(1),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0068(1)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4861 : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      I1 => COMP_DISPLAY_n0304(1),
      I2 => COMP_DISPLAY_n0304(2),
      I3 => COMP_DISPLAY_n0304(3),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_486
    );
  COMP_CORE_n0068_0_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_n0084(0),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0068(0)
    );
  COMP_CORE_norcy_rn_3 : MUXCY
    port map (
      CI => COMP_CORE_nor_cyo3,
      DI => N0,
      S => CHOICE1774,
      O => COMP_CORE_nor_cyo4
    );
  COMP_CORE_COMP_RANDOM_X_REG_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(8),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(9)
    );
  COMP_CORE_COMP_RANDOM_X_REG_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(7),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(8)
    );
  COMP_CORE_COMP_RANDOM_X_REG_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_n0003,
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(0)
    );
  COMP_CORE_COMP_RANDOM_X_REG_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(0),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(1)
    );
  COMP_CORE_COMP_RANDOM_X_REG_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(1),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(2)
    );
  COMP_CORE_COMP_RANDOM_X_REG_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(2),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(3)
    );
  COMP_CORE_COMP_RANDOM_X_REG_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(3),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(4)
    );
  COMP_CORE_COMP_RANDOM_X_REG_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(4),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(5)
    );
  COMP_CORE_COMP_RANDOM_X_REG_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_X_REG(5),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_X_REG(6)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(4),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(5)
    );
  COMP_CORE_n0056_2_1 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd1,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_SOURIS_X(2),
      O => COMP_CORE_n0056(2)
    );
  COMP_CORE_norlut4 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(16),
      I1 => COMP_CORE_TIMER_M(17),
      I2 => COMP_CORE_TIMER_M(18),
      I3 => COMP_CORE_TIMER_M(19),
      O => CHOICE1774
    );
  COMP_CORE_COMP_RANDOM_Y_REG_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(7),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(8)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(6),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(7)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(5),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(6)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_n0003,
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(0)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(0),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(1)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(1),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(2)
    );
  COMP_CORE_COMP_RANDOM_Y_REG_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_CORE_COMP_RANDOM_Y_REG(2),
      C => CLK,
      Q => COMP_CORE_COMP_RANDOM_Y_REG(3)
    );
  COMP_CORE_norcy_rn_2 : MUXCY
    port map (
      CI => COMP_CORE_nor_cyo2,
      DI => N0,
      S => COMP_CORE_N73,
      O => COMP_CORE_nor_cyo3
    );
  COMP_CORE_CORE_n0078_0_xor : XORCY
    port map (
      CI => COMP_CORE_n0129_INV,
      LI => COMP_CORE_COMP_RANDOM_X_REG_9_rt,
      O => COMP_CORE_n0078(0)
    );
  COMP_CORE_CORE_n0078_0_cy : MUXCY
    port map (
      CI => COMP_CORE_n0129_INV,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_X_REG_9_rt,
      O => COMP_CORE_CORE_n0078_0_cyo
    );
  COMP_CORE_CORE_n0084_0_xor : XORCY
    port map (
      CI => COMP_CORE_n0076,
      LI => COMP_CORE_N80,
      O => COMP_CORE_n0084(0)
    );
  COMP_CORE_CORE_n0084_4_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0084_3_cyo,
      DI => N0,
      S => COMP_CORE_XSCORE_4_rt,
      O => COMP_CORE_CORE_n0084_4_cyo
    );
  COMP_CORE_norcy_rn_0 : MUXCY
    port map (
      CI => COMP_CORE_nor_cyo,
      DI => N0,
      S => COMP_CORE_N71,
      O => COMP_CORE_nor_cyo1
    );
  COMP_CORE_CORE_n0084_1_lut : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_XSCORE(1),
      I1 => COMP_CORE_n0075(1),
      O => COMP_CORE_N81
    );
  COMP_CORE_CORE_n0083_0_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(0),
      O => COMP_CORE_N12
    );
  COMP_CORE_CORE_n0083_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_CORE_N12,
      O => COMP_CORE_CORE_n0083_0_cyo
    );
  HSYNC_OBUF_542 : OBUF
    port map (
      I => HSYNC_OBUF,
      O => HSYNC
    );
  COMP_CORE_CORE_n0083_1_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(1),
      O => COMP_CORE_N13
    );
  COMP_CORE_CORE_n0083_1_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_0_cyo,
      DI => N1,
      S => COMP_CORE_N13,
      O => COMP_CORE_CORE_n0083_1_cyo
    );
  COMP_CORE_CORE_n0083_1_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_0_cyo,
      LI => COMP_CORE_N13,
      O => COMP_CORE_n0083(1)
    );
  COMP_CORE_CORE_n0083_2_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_1_cyo,
      DI => N0,
      S => COMP_CORE_YYL_2_rt,
      O => COMP_CORE_CORE_n0083_2_cyo
    );
  COMP_CORE_CORE_n0083_2_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_1_cyo,
      LI => COMP_CORE_YYL_2_rt,
      O => COMP_CORE_n0083(2)
    );
  COMP_CORE_CORE_n0083_3_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(3),
      O => COMP_CORE_N14
    );
  COMP_CORE_CORE_n0083_3_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_2_cyo,
      DI => N1,
      S => COMP_CORE_N14,
      O => COMP_CORE_CORE_n0083_3_cyo
    );
  COMP_CORE_CORE_n0083_3_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_2_cyo,
      LI => COMP_CORE_N14,
      O => COMP_CORE_n0083(3)
    );
  COMP_CORE_CORE_n0083_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(4),
      O => COMP_CORE_N15
    );
  COMP_CORE_CORE_n0083_4_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_3_cyo,
      DI => N1,
      S => COMP_CORE_N15,
      O => COMP_CORE_CORE_n0083_4_cyo
    );
  COMP_CORE_CORE_n0083_4_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_3_cyo,
      LI => COMP_CORE_N15,
      O => COMP_CORE_n0083(4)
    );
  COMP_CORE_CORE_n0083_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(5),
      O => COMP_CORE_N16
    );
  COMP_CORE_CORE_n0083_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_4_cyo,
      DI => N1,
      S => COMP_CORE_N16,
      O => COMP_CORE_CORE_n0083_5_cyo
    );
  COMP_CORE_CORE_n0083_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_4_cyo,
      LI => COMP_CORE_N16,
      O => COMP_CORE_n0083(5)
    );
  COMP_CORE_CORE_n0083_6_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_5_cyo,
      DI => N0,
      S => COMP_CORE_YYL_6_rt,
      O => COMP_CORE_CORE_n0083_6_cyo
    );
  COMP_CORE_CORE_n0083_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_5_cyo,
      LI => COMP_CORE_YYL_6_rt,
      O => COMP_CORE_n0083(6)
    );
  COMP_CORE_CORE_n0083_7_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_6_cyo,
      DI => N0,
      S => COMP_CORE_YYL_7_rt,
      O => COMP_CORE_CORE_n0083_7_cyo
    );
  COMP_CORE_CORE_n0083_7_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_6_cyo,
      LI => COMP_CORE_YYL_7_rt,
      O => COMP_CORE_n0083(7)
    );
  COMP_CORE_CORE_n0083_8_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0083_7_cyo,
      DI => N0,
      S => COMP_CORE_YYL_8_rt,
      O => COMP_CORE_CORE_n0083_8_cyo
    );
  COMP_CORE_CORE_n0083_8_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0083_7_cyo,
      LI => COMP_CORE_YYL_8_rt,
      O => COMP_CORE_n0083(8)
    );
  COMP_CORE_CORE_n0078_2_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_1_cyo,
      LI => COMP_CORE_N84,
      O => COMP_CORE_n0078(2)
    );
  COMP_CORE_CORE_n0082_1_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(1),
      O => COMP_CORE_N17
    );
  COMP_CORE_CORE_n0082_1_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_CORE_N17,
      O => COMP_CORE_CORE_n0082_1_cyo
    );
  RVB_0_OBUF : OBUF
    port map (
      I => COMP_DISPLAY_RVB(2),
      O => RVB(0)
    );
  COMP_CORE_CORE_n0082_2_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(2),
      O => COMP_CORE_N18
    );
  COMP_CORE_CORE_n0082_2_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0082_1_cyo,
      DI => N1,
      S => COMP_CORE_N18,
      O => COMP_CORE_CORE_n0082_2_cyo
    );
  COMP_CORE_CORE_n0082_2_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_1_cyo,
      LI => COMP_CORE_N18,
      O => COMP_CORE_n0082(2)
    );
  COMP_CORE_CORE_n0082_3_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(3),
      O => COMP_CORE_N19
    );
  COMP_CORE_CORE_n0082_3_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0082_2_cyo,
      DI => N1,
      S => COMP_CORE_N19,
      O => COMP_CORE_CORE_n0082_3_cyo
    );
  COMP_CORE_CORE_n0082_3_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_2_cyo,
      LI => COMP_CORE_N19,
      O => COMP_CORE_n0082(3)
    );
  COMP_CORE_CORE_n0082_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(4),
      O => COMP_CORE_N20
    );
  COMP_CORE_CORE_n0082_4_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0082_3_cyo,
      DI => N1,
      S => COMP_CORE_N20,
      O => COMP_CORE_CORE_n0082_4_cyo
    );
  COMP_CORE_CORE_n0082_4_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_3_cyo,
      LI => COMP_CORE_N20,
      O => COMP_CORE_n0082(4)
    );
  COMP_CORE_CORE_n0082_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(5),
      O => COMP_CORE_N21
    );
  COMP_CORE_CORE_n0082_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0082_4_cyo,
      DI => N1,
      S => COMP_CORE_N21,
      O => COMP_CORE_CORE_n0082_5_cyo
    );
  COMP_CORE_CORE_n0082_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_4_cyo,
      LI => COMP_CORE_N21,
      O => COMP_CORE_n0082(5)
    );
  COMP_CORE_CORE_n0082_6_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0082_5_cyo,
      DI => N0,
      S => COMP_CORE_XXL_6_rt,
      O => COMP_CORE_CORE_n0082_6_cyo
    );
  COMP_CORE_CORE_n0082_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_5_cyo,
      LI => COMP_CORE_XXL_6_rt,
      O => COMP_CORE_n0082(6)
    );
  COMP_CORE_CORE_n0082_7_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0082_6_cyo,
      DI => N0,
      S => COMP_CORE_XXL_7_rt,
      O => COMP_CORE_CORE_n0082_7_cyo
    );
  COMP_CORE_CORE_n0082_7_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_6_cyo,
      LI => COMP_CORE_XXL_7_rt,
      O => COMP_CORE_n0082(7)
    );
  COMP_CORE_CORE_n0082_8_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0082_7_cyo,
      DI => N0,
      S => COMP_CORE_XXL_8_rt,
      O => COMP_CORE_CORE_n0082_8_cyo
    );
  COMP_CORE_CORE_n0082_8_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0082_7_cyo,
      LI => COMP_CORE_XXL_8_rt,
      O => COMP_CORE_n0082(8)
    );
  COMP_CORE_CORE_n0078_3_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_2_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_X_REG_6_rt,
      O => COMP_CORE_CORE_n0078_3_cyo
    );
  COMP_CORE_CORE_n0079_0_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_Y_REG_8_rt,
      O => COMP_CORE_CORE_n0079_0_cyo
    );
  COMP_CORE_CORE_n0079_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_COMP_RANDOM_Y_REG_8_rt,
      O => COMP_CORE_n0079(0)
    );
  COMP_CORE_CORE_n0079_1_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_0_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_Y_REG_7_rt,
      O => COMP_CORE_CORE_n0079_1_cyo
    );
  COMP_CORE_CORE_n0079_1_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_0_cyo,
      LI => COMP_CORE_COMP_RANDOM_Y_REG_7_rt,
      O => COMP_CORE_n0079(1)
    );
  COMP_CORE_CORE_n0079_2_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_1_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_Y_REG_6_rt,
      O => COMP_CORE_CORE_n0079_2_cyo
    );
  COMP_CORE_CORE_n0079_2_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_1_cyo,
      LI => COMP_CORE_COMP_RANDOM_Y_REG_6_rt,
      O => COMP_CORE_n0079(2)
    );
  COMP_CORE_CORE_n0079_3_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_2_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_Y_REG_5_rt,
      O => COMP_CORE_CORE_n0079_3_cyo
    );
  COMP_CORE_CORE_n0079_3_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_2_cyo,
      LI => COMP_CORE_COMP_RANDOM_Y_REG_5_rt,
      O => COMP_CORE_n0079(3)
    );
  COMP_CORE_CORE_n0079_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_COMP_RANDOM_Y_REG(4),
      O => COMP_CORE_N22
    );
  COMP_CORE_CORE_n0079_4_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_3_cyo,
      DI => N1,
      S => COMP_CORE_N22,
      O => COMP_CORE_CORE_n0079_4_cyo
    );
  COMP_CORE_CORE_n0079_4_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_3_cyo,
      LI => COMP_CORE_N22,
      O => COMP_CORE_n0079(4)
    );
  COMP_CORE_CORE_n0079_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_COMP_RANDOM_Y_REG(3),
      O => COMP_CORE_N23
    );
  COMP_CORE_CORE_n0079_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_4_cyo,
      DI => N1,
      S => COMP_CORE_N23,
      O => COMP_CORE_CORE_n0079_5_cyo
    );
  COMP_CORE_CORE_n0079_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_4_cyo,
      LI => COMP_CORE_N23,
      O => COMP_CORE_n0079(5)
    );
  COMP_CORE_CORE_n0079_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_COMP_RANDOM_Y_REG(2),
      O => COMP_CORE_N24
    );
  COMP_CORE_CORE_n0079_6_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_5_cyo,
      DI => N1,
      S => COMP_CORE_N24,
      O => COMP_CORE_CORE_n0079_6_cyo
    );
  COMP_CORE_CORE_n0079_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_5_cyo,
      LI => COMP_CORE_N24,
      O => COMP_CORE_n0079(6)
    );
  COMP_CORE_CORE_n0079_7_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_6_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_Y_REG_1_rt,
      O => COMP_CORE_CORE_n0079_7_cyo
    );
  COMP_CORE_CORE_n0079_7_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_6_cyo,
      LI => COMP_CORE_COMP_RANDOM_Y_REG_1_rt,
      O => COMP_CORE_n0079(7)
    );
  COMP_CORE_CORE_n0079_8_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0079_7_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_Y_REG_0_rt,
      O => COMP_CORE_CORE_n0079_8_cyo
    );
  COMP_CORE_CORE_n0079_8_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0079_7_cyo,
      LI => COMP_CORE_COMP_RANDOM_Y_REG_0_rt,
      O => COMP_CORE_n0079(8)
    );
  COMP_CORE_CORE_n0078_3_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_2_cyo,
      LI => COMP_CORE_COMP_RANDOM_X_REG_6_rt,
      O => COMP_CORE_n0078(3)
    );
  COMP_CORE_CORE_n0069_4_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_Y(4),
      O => COMP_CORE_N25
    );
  COMP_CORE_CORE_n0069_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_CORE_N25,
      O => COMP_CORE_CORE_n0069_4_cyo
    );
  RVB_2_OBUF : OBUF
    port map (
      I => COMP_DISPLAY_RVB(0),
      O => RVB(2)
    );
  COMP_CORE_CORE_n0069_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0069_4_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_5_rt,
      O => COMP_CORE_CORE_n0069_5_cyo
    );
  COMP_CORE_CORE_n0069_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0069_4_cyo,
      LI => COMP_SOURIS_Y_5_rt,
      O => COMP_CORE_n0069(5)
    );
  COMP_CORE_CORE_n0069_6_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0069_5_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_6_rt,
      O => COMP_CORE_CORE_n0069_6_cyo
    );
  COMP_CORE_CORE_n0069_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0069_5_cyo,
      LI => COMP_SOURIS_Y_6_rt,
      O => COMP_CORE_n0069(6)
    );
  COMP_CORE_CORE_n0069_7_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0069_6_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_7_rt,
      O => COMP_CORE_CORE_n0069_7_cyo
    );
  COMP_CORE_CORE_n0069_7_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0069_6_cyo,
      LI => COMP_SOURIS_Y_7_rt,
      O => COMP_CORE_n0069(7)
    );
  COMP_CORE_CORE_n0069_8_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0069_7_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_8_rt,
      O => COMP_CORE_CORE_n0069_8_cyo
    );
  COMP_CORE_CORE_n0069_8_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0069_7_cyo,
      LI => COMP_SOURIS_Y_8_rt,
      O => COMP_CORE_n0069(8)
    );
  COMP_DISPLAY_VTS76 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => CHOICE2298,
      I2 => COMP_DISPLAY_N4481,
      I3 => COMP_DISPLAY_N88,
      O => CHOICE2300
    );
  COMP_CORE_CORE_n0078_4_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_3_cyo,
      DI => COMP_CORE_COMP_RANDOM_X_REG(5),
      S => COMP_CORE_N85,
      O => COMP_CORE_CORE_n0078_4_cyo
    );
  COMP_CORE_CORE_n0078_4_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_3_cyo,
      LI => COMP_CORE_N85,
      O => COMP_CORE_n0078(4)
    );
  COMP_CORE_CORE_n0078_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_4_cyo,
      DI => N0,
      S => COMP_CORE_COMP_RANDOM_X_REG_4_rt,
      O => COMP_CORE_CORE_n0078_5_cyo
    );
  COMP_CORE_CORE_n0078_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_4_cyo,
      LI => COMP_CORE_COMP_RANDOM_X_REG_4_rt,
      O => COMP_CORE_n0078(5)
    );
  COMP_CORE_CORE_n0078_4_lut : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(5),
      I1 => COMP_CORE_n0129,
      O => COMP_CORE_N85
    );
  COMP_CORE_CORE_n0078_6_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_5_cyo,
      DI => COMP_CORE_COMP_RANDOM_X_REG(3),
      S => COMP_CORE_N86,
      O => COMP_CORE_CORE_n0078_6_cyo
    );
  COMP_CORE_CORE_n0084_0_cy : MUXCY
    port map (
      CI => COMP_CORE_n0076,
      DI => COMP_CORE_XSCORE(0),
      S => COMP_CORE_N80,
      O => COMP_CORE_CORE_n0084_0_cyo
    );
  COMP_CORE_CORE_n0078_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_5_cyo,
      LI => COMP_CORE_N86,
      O => COMP_CORE_n0078(6)
    );
  COMP_CORE_CORE_n0078_6_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(3),
      I1 => COMP_CORE_n0129,
      O => COMP_CORE_N86
    );
  U9_U11_n00111 : LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U11_DATA(5),
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => N8140,
      O => U9_U11_n0011
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_531 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_N18,
      I1 => COMP_DISPLAY_Mmult_n0374_N48,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_53
    );
  COMP_DISPLAY_n0221_1_8_SW0_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_VS2,
      I1 => COMP_DISPLAY_VB,
      LO => N11861
    );
  COMP_CORE_CORE_n0078_7_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_6_cyo,
      DI => COMP_CORE_COMP_RANDOM_X_REG(2),
      S => COMP_CORE_N87,
      O => COMP_CORE_CORE_n0078_7_cyo
    );
  COMP_CORE_CORE_n0078_7_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_6_cyo,
      LI => COMP_CORE_N87,
      O => COMP_CORE_n0078(7)
    );
  COMP_CORE_CORE_n0070_4_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_X(4),
      O => COMP_CORE_N26
    );
  COMP_CORE_CORE_n0070_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_CORE_N26,
      O => COMP_CORE_CORE_n0070_4_cyo
    );
  RVB_1_OBUF : OBUF
    port map (
      I => COMP_DISPLAY_RVB(1),
      O => RVB(1)
    );
  COMP_CORE_CORE_n0070_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0070_4_cyo,
      DI => N0,
      S => COMP_SOURIS_X_5_rt,
      O => COMP_CORE_CORE_n0070_5_cyo
    );
  COMP_CORE_CORE_n0070_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0070_4_cyo,
      LI => COMP_SOURIS_X_5_rt,
      O => COMP_CORE_n0070(5)
    );
  COMP_CORE_CORE_n0070_6_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0070_5_cyo,
      DI => N0,
      S => COMP_SOURIS_X_6_rt,
      O => COMP_CORE_CORE_n0070_6_cyo
    );
  COMP_CORE_CORE_n0070_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0070_5_cyo,
      LI => COMP_SOURIS_X_6_rt,
      O => COMP_CORE_n0070(6)
    );
  COMP_CORE_CORE_n0070_7_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0070_6_cyo,
      DI => N0,
      S => COMP_SOURIS_X_7_rt,
      O => COMP_CORE_CORE_n0070_7_cyo
    );
  COMP_CORE_CORE_n0070_7_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0070_6_cyo,
      LI => COMP_SOURIS_X_7_rt,
      O => COMP_CORE_n0070(7)
    );
  COMP_CORE_CORE_n0070_8_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0070_7_cyo,
      DI => N0,
      S => COMP_SOURIS_X_8_rt,
      O => COMP_CORE_CORE_n0070_8_cyo
    );
  COMP_CORE_CORE_n0070_8_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0070_7_cyo,
      LI => COMP_SOURIS_X_8_rt,
      O => COMP_CORE_n0070(8)
    );
  COMP_CORE_CORE_n0078_7_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(2),
      I1 => COMP_CORE_n0129,
      O => COMP_CORE_N87
    );
  COMP_CORE_CORE_TIMER_M_n0000_0_lut_INV_0 : INV
    port map (
      I => COMP_CORE_TIMER_M(0),
      O => COMP_CORE_N27
    );
  COMP_CORE_CORE_TIMER_M_n0000_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_CORE_N27,
      O => COMP_CORE_CORE_TIMER_M_n0000_0_cyo
    );
  TxD_OBUF : OBUF
    port map (
      I => U9_U12_TxD,
      O => TxD
    );
  COMP_CORE_CORE_TIMER_M_n0000_1_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_0_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_1_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_1_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_1_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_0_cyo,
      LI => COMP_CORE_TIMER_M_1_rt,
      O => COMP_CORE_TIMER_M_n0000(1)
    );
  COMP_CORE_CORE_TIMER_M_n0000_2_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_1_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_2_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_2_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_2_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_1_cyo,
      LI => COMP_CORE_TIMER_M_2_rt,
      O => COMP_CORE_TIMER_M_n0000(2)
    );
  COMP_CORE_CORE_TIMER_M_n0000_3_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_2_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_3_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_3_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_3_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_2_cyo,
      LI => COMP_CORE_TIMER_M_3_rt,
      O => COMP_CORE_TIMER_M_n0000(3)
    );
  COMP_CORE_CORE_TIMER_M_n0000_4_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_3_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_4_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_4_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_4_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_3_cyo,
      LI => COMP_CORE_TIMER_M_4_rt,
      O => COMP_CORE_TIMER_M_n0000(4)
    );
  COMP_CORE_CORE_TIMER_M_n0000_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_4_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_5_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_5_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_4_cyo,
      LI => COMP_CORE_TIMER_M_5_rt,
      O => COMP_CORE_TIMER_M_n0000(5)
    );
  COMP_CORE_CORE_TIMER_M_n0000_6_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_5_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_6_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_6_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_6_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_5_cyo,
      LI => COMP_CORE_TIMER_M_6_rt,
      O => COMP_CORE_TIMER_M_n0000(6)
    );
  COMP_CORE_CORE_TIMER_M_n0000_7_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_6_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_7_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_7_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_7_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_6_cyo,
      LI => COMP_CORE_TIMER_M_7_rt,
      O => COMP_CORE_TIMER_M_n0000(7)
    );
  COMP_CORE_CORE_TIMER_M_n0000_8_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_7_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_8_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_8_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_8_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_7_cyo,
      LI => COMP_CORE_TIMER_M_8_rt,
      O => COMP_CORE_TIMER_M_n0000(8)
    );
  COMP_CORE_CORE_TIMER_M_n0000_9_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_8_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_9_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_9_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_9_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_8_cyo,
      LI => COMP_CORE_TIMER_M_9_rt,
      O => COMP_CORE_TIMER_M_n0000(9)
    );
  COMP_CORE_CORE_TIMER_M_n0000_10_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_9_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_10_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_10_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_10_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_9_cyo,
      LI => COMP_CORE_TIMER_M_10_rt,
      O => COMP_CORE_TIMER_M_n0000(10)
    );
  COMP_CORE_CORE_TIMER_M_n0000_11_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_10_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_11_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_11_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_11_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_10_cyo,
      LI => COMP_CORE_TIMER_M_11_rt,
      O => COMP_CORE_TIMER_M_n0000(11)
    );
  COMP_CORE_CORE_TIMER_M_n0000_12_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_11_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_12_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_12_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_12_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_11_cyo,
      LI => COMP_CORE_TIMER_M_12_rt,
      O => COMP_CORE_TIMER_M_n0000(12)
    );
  COMP_CORE_CORE_TIMER_M_n0000_13_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_12_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_13_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_13_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_13_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_12_cyo,
      LI => COMP_CORE_TIMER_M_13_rt,
      O => COMP_CORE_TIMER_M_n0000(13)
    );
  COMP_CORE_CORE_TIMER_M_n0000_14_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_13_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_14_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_14_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_14_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_13_cyo,
      LI => COMP_CORE_TIMER_M_14_rt,
      O => COMP_CORE_TIMER_M_n0000(14)
    );
  COMP_CORE_CORE_TIMER_M_n0000_15_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_14_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_15_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_15_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_15_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_14_cyo,
      LI => COMP_CORE_TIMER_M_15_rt,
      O => COMP_CORE_TIMER_M_n0000(15)
    );
  COMP_CORE_CORE_TIMER_M_n0000_16_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_15_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_16_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_16_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_16_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_15_cyo,
      LI => COMP_CORE_TIMER_M_16_rt,
      O => COMP_CORE_TIMER_M_n0000(16)
    );
  COMP_CORE_CORE_TIMER_M_n0000_17_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_16_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_17_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_17_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_17_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_16_cyo,
      LI => COMP_CORE_TIMER_M_17_rt,
      O => COMP_CORE_TIMER_M_n0000(17)
    );
  COMP_CORE_CORE_TIMER_M_n0000_18_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_17_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_18_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_18_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_18_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_17_cyo,
      LI => COMP_CORE_TIMER_M_18_rt,
      O => COMP_CORE_TIMER_M_n0000(18)
    );
  COMP_CORE_CORE_TIMER_M_n0000_19_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_18_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_19_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_19_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_19_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_18_cyo,
      LI => COMP_CORE_TIMER_M_19_rt,
      O => COMP_CORE_TIMER_M_n0000(19)
    );
  COMP_CORE_CORE_TIMER_M_n0000_20_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_19_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_20_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_20_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_20_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_19_cyo,
      LI => COMP_CORE_TIMER_M_20_rt,
      O => COMP_CORE_TIMER_M_n0000(20)
    );
  COMP_CORE_CORE_TIMER_M_n0000_21_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_20_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_21_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_21_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_21_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_20_cyo,
      LI => COMP_CORE_TIMER_M_21_rt,
      O => COMP_CORE_TIMER_M_n0000(21)
    );
  COMP_CORE_CORE_TIMER_M_n0000_22_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_21_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_22_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_22_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_22_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_21_cyo,
      LI => COMP_CORE_TIMER_M_22_rt,
      O => COMP_CORE_TIMER_M_n0000(22)
    );
  COMP_CORE_CORE_TIMER_M_n0000_23_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_22_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_23_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_23_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_23_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_22_cyo,
      LI => COMP_CORE_TIMER_M_23_rt,
      O => COMP_CORE_TIMER_M_n0000(23)
    );
  COMP_CORE_CORE_TIMER_M_n0000_24_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_23_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_24_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_24_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_24_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_23_cyo,
      LI => COMP_CORE_TIMER_M_24_rt,
      O => COMP_CORE_TIMER_M_n0000(24)
    );
  COMP_CORE_CORE_TIMER_M_n0000_25_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_24_cyo,
      DI => N0,
      S => COMP_CORE_TIMER_M_25_rt,
      O => COMP_CORE_CORE_TIMER_M_n0000_25_cyo
    );
  COMP_CORE_CORE_TIMER_M_n0000_25_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_TIMER_M_n0000_24_cyo,
      LI => COMP_CORE_TIMER_M_25_rt,
      O => COMP_CORE_TIMER_M_n0000(25)
    );
  COMP_CORE_CORE_n0078_8_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0078_7_cyo,
      DI => COMP_CORE_COMP_RANDOM_X_REG(1),
      S => COMP_CORE_N88,
      O => COMP_CORE_CORE_n0078_8_cyo
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33011_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N11906
    );
  COMP_CORE_COREcy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_CORE_TIMER_M_0_rt,
      O => COMP_CORE_CORE_cyo
    );
  COMP_CORE_COREcy_rn_0 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo,
      DI => N0,
      S => COMP_CORE_n0283(1),
      O => COMP_CORE_CORE_cyo1
    );
  COMP_CORE_COREcy_rn_1 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo1,
      DI => N0,
      S => COMP_CORE_n0283(2),
      O => COMP_CORE_CORE_cyo2
    );
  COMP_CORE_COREcy_rn_2 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo2,
      DI => N0,
      S => COMP_CORE_n0283(3),
      O => COMP_CORE_CORE_cyo3
    );
  COMP_CORE_COREcy_rn_3 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo3,
      DI => N0,
      S => COMP_CORE_n0283(4),
      O => COMP_CORE_CORE_cyo4
    );
  COMP_CORE_COREcy_rn_4 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo4,
      DI => N0,
      S => COMP_CORE_n0283(5),
      O => COMP_CORE_CORE_cyo5
    );
  COMP_CORE_COREcy_rn_5 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo5,
      DI => N0,
      S => COMP_CORE_n0283(6),
      O => COMP_CORE_CORE_cyo6
    );
  COMP_CORE_COREcy_rn_6 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo6,
      DI => N0,
      S => COMP_CORE_n0283(7),
      O => COMP_CORE_CORE_cyo7
    );
  COMP_CORE_COREcy_rn_7 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo7,
      DI => N0,
      S => COMP_CORE_n0283(8),
      O => COMP_CORE_CORE_cyo8
    );
  COMP_CORE_COREcy_rn_8 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo8,
      DI => N0,
      S => COMP_CORE_n0283(9),
      O => COMP_CORE_CORE_cyo9
    );
  COMP_CORE_COREcy_rn_9 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo9,
      DI => N0,
      S => COMP_CORE_n0283(10),
      O => COMP_CORE_CORE_cyo10
    );
  COMP_CORE_COREcy_rn_10 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo10,
      DI => N0,
      S => COMP_CORE_n0283(11),
      O => COMP_CORE_CORE_cyo11
    );
  COMP_CORE_COREcy_rn_11 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo11,
      DI => N0,
      S => COMP_CORE_n0283(12),
      O => COMP_CORE_CORE_cyo12
    );
  COMP_CORE_COREcy_rn_12 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo12,
      DI => N0,
      S => COMP_CORE_n0283(13),
      O => COMP_CORE_CORE_cyo13
    );
  COMP_CORE_COREcy_rn_13 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo13,
      DI => N0,
      S => COMP_CORE_n0283(14),
      O => COMP_CORE_CORE_cyo14
    );
  COMP_CORE_COREcy_rn_14 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo14,
      DI => N0,
      S => COMP_CORE_n0283(15),
      O => COMP_CORE_CORE_cyo15
    );
  COMP_CORE_COREcy_rn_15 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo15,
      DI => N0,
      S => COMP_CORE_n0283(16),
      O => COMP_CORE_CORE_cyo16
    );
  COMP_CORE_COREcy_rn_16 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo16,
      DI => N0,
      S => COMP_CORE_n0283(17),
      O => COMP_CORE_CORE_cyo17
    );
  COMP_CORE_COREcy_rn_17 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo17,
      DI => N0,
      S => COMP_CORE_n0283(18),
      O => COMP_CORE_CORE_cyo18
    );
  COMP_CORE_COREcy_rn_18 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo18,
      DI => N0,
      S => COMP_CORE_n0283(19),
      O => COMP_CORE_CORE_cyo19
    );
  COMP_CORE_COREcy_rn_19 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo19,
      DI => N0,
      S => COMP_CORE_n0283(20),
      O => COMP_CORE_CORE_cyo20
    );
  COMP_CORE_COREcy_rn_20 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo20,
      DI => N0,
      S => COMP_CORE_n0283(21),
      O => COMP_CORE_CORE_cyo21
    );
  COMP_CORE_COREcy_rn_21 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo21,
      DI => N0,
      S => COMP_CORE_n0283(22),
      O => COMP_CORE_CORE_cyo22
    );
  COMP_CORE_COREcy_rn_22 : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo22,
      DI => N0,
      S => COMP_CORE_n0283(23),
      O => COMP_CORE_CORE_cyo23
    );
  COMP_CORE_CORE_n0294_0_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_cyo23,
      DI => N0,
      S => COMP_CORE_n0283(24),
      O => COMP_CORE_CORE_n0294_0_cyo
    );
  COMP_CORE_CORE_n0294_0_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_cyo23,
      LI => COMP_CORE_n0283(24),
      O => COMP_CORE_n0294(0)
    );
  COMP_CORE_CORE_n0294_1_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0294_0_cyo,
      DI => N0,
      S => COMP_CORE_n0283(25),
      O => COMP_CORE_CORE_n0294_1_cyo
    );
  COMP_CORE_CORE_n0294_1_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0294_0_cyo,
      LI => COMP_CORE_n0283(25),
      O => COMP_CORE_n0294(1)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_640111_G : LUT4_L
    generic map(
      INIT => X"8191"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N11908
    );
  shoot_COMP_SOURIS_Y_n0000_6_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(6),
      I1 => COMP_SOURIS_n0011(6),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N22
    );
  COMP_CORE_XNor_stagelut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_N12,
      I1 => COMP_SOURIS_Y(0),
      O => COMP_CORE_N30
    );
  COMP_CORE_XNor_stagecy : MUXCY
    port map (
      CI => N1,
      DI => COMP_CORE_N12,
      S => COMP_CORE_N30,
      O => COMP_CORE_XNor_stage_cyo
    );
  COMP_CORE_XNor_stagelut1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(1),
      I1 => COMP_SOURIS_Y(1),
      O => COMP_CORE_N31
    );
  COMP_CORE_XNor_stagecy_rn_0 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo,
      DI => COMP_CORE_n0083(1),
      S => COMP_CORE_N31,
      O => COMP_CORE_XNor_stage_cyo1
    );
  COMP_CORE_XNor_stagelut2 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(2),
      I1 => COMP_SOURIS_Y(2),
      O => COMP_CORE_N32
    );
  COMP_CORE_XNor_stagecy_rn_1 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo1,
      DI => COMP_CORE_n0083(2),
      S => COMP_CORE_N32,
      O => COMP_CORE_XNor_stage_cyo2
    );
  COMP_CORE_XNor_stagelut3 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(3),
      I1 => COMP_SOURIS_Y(3),
      O => COMP_CORE_N33
    );
  COMP_CORE_XNor_stagecy_rn_2 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo2,
      DI => COMP_CORE_n0083(3),
      S => COMP_CORE_N33,
      O => COMP_CORE_XNor_stage_cyo3
    );
  COMP_CORE_n0059_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_CORE_n0122,
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => N1052
    );
  COMP_CORE_XNor_stagecy_rn_3 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo3,
      DI => COMP_CORE_n0083(4),
      S => COMP_CORE_N34,
      O => COMP_CORE_XNor_stage_cyo4
    );
  COMP_CORE_XNor_stagelut5 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(5),
      I1 => COMP_CORE_n0069(5),
      O => COMP_CORE_N35
    );
  COMP_CORE_XNor_stagecy_rn_4 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo4,
      DI => COMP_CORE_n0083(5),
      S => COMP_CORE_N35,
      O => COMP_CORE_XNor_stage_cyo5
    );
  COMP_CORE_XNor_stagelut6 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(6),
      I1 => COMP_CORE_n0069(6),
      O => COMP_CORE_N36
    );
  COMP_CORE_XNor_stagecy_rn_5 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo5,
      DI => COMP_CORE_n0083(6),
      S => COMP_CORE_N36,
      O => COMP_CORE_XNor_stage_cyo6
    );
  COMP_CORE_XNor_stagelut7 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(7),
      I1 => COMP_CORE_n0069(7),
      O => COMP_CORE_N37
    );
  COMP_CORE_XNor_stagecy_rn_6 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo6,
      DI => COMP_CORE_n0083(7),
      S => COMP_CORE_N37,
      O => COMP_CORE_XNor_stage_cyo7
    );
  COMP_CORE_XNor_stagelut8 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(8),
      I1 => COMP_CORE_n0069(8),
      O => COMP_CORE_N38
    );
  COMP_CORE_XNor_stagecy_rn_7 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo7,
      DI => COMP_CORE_n0083(8),
      S => COMP_CORE_N38,
      O => COMP_CORE_XNor_stage_cyo8
    );
  COMP_CORE_XNor_stagelut9 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0083(9),
      I1 => COMP_CORE_n0069(9),
      O => COMP_CORE_N39
    );
  COMP_CORE_XNor_stagelut10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_Y(0),
      I1 => COMP_CORE_YYL(0),
      O => COMP_CORE_N40
    );
  COMP_CORE_XNor_stagecy_rn_9 : MUXCY
    port map (
      CI => N1,
      DI => COMP_SOURIS_Y(0),
      S => COMP_CORE_N40,
      O => COMP_CORE_XNor_stage_cyo9
    );
  COMP_CORE_XNor_stagelut11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_Y(1),
      I1 => COMP_CORE_YYL(1),
      O => COMP_CORE_N41
    );
  COMP_CORE_XNor_stagecy_rn_10 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo9,
      DI => COMP_SOURIS_Y(1),
      S => COMP_CORE_N41,
      O => COMP_CORE_XNor_stage_cyo10
    );
  COMP_CORE_XNor_stagelut12 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_Y(2),
      I1 => COMP_CORE_YYL(2),
      O => COMP_CORE_N42
    );
  COMP_CORE_XNor_stagecy_rn_11 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo10,
      DI => COMP_SOURIS_Y(2),
      S => COMP_CORE_N42,
      O => COMP_CORE_XNor_stage_cyo11
    );
  COMP_CORE_XNor_stagelut13 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_Y(3),
      I1 => COMP_CORE_YYL(3),
      O => COMP_CORE_N43
    );
  COMP_CORE_XNor_stagecy_rn_12 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo11,
      DI => COMP_SOURIS_Y(3),
      S => COMP_CORE_N43,
      O => COMP_CORE_XNor_stage_cyo12
    );
  XNor_stagelut1 : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_X(1),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(1),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => N7
    );
  COMP_CORE_XNor_stagecy_rn_13 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo12,
      DI => COMP_CORE_N25,
      S => COMP_CORE_N44,
      O => COMP_CORE_XNor_stage_cyo13
    );
  COMP_CORE_XNor_stagelut15 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0069(5),
      I1 => COMP_CORE_YYL(5),
      O => COMP_CORE_N45
    );
  COMP_CORE_XNor_stagecy_rn_14 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo13,
      DI => COMP_CORE_n0069(5),
      S => COMP_CORE_N45,
      O => COMP_CORE_XNor_stage_cyo14
    );
  COMP_CORE_XNor_stagelut16 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0069(6),
      I1 => COMP_CORE_YYL(6),
      O => COMP_CORE_N46
    );
  COMP_CORE_XNor_stagecy_rn_15 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo14,
      DI => COMP_CORE_n0069(6),
      S => COMP_CORE_N46,
      O => COMP_CORE_XNor_stage_cyo15
    );
  COMP_CORE_XNor_stagelut17 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0069(7),
      I1 => COMP_CORE_YYL(7),
      O => COMP_CORE_N47
    );
  COMP_CORE_XNor_stagecy_rn_16 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo15,
      DI => COMP_CORE_n0069(7),
      S => COMP_CORE_N47,
      O => COMP_CORE_XNor_stage_cyo16
    );
  COMP_CORE_XNor_stagelut18 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0069(8),
      I1 => COMP_CORE_YYL(8),
      O => COMP_CORE_N48
    );
  COMP_CORE_XNor_stagecy_rn_17 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo16,
      DI => COMP_CORE_n0069(8),
      S => COMP_CORE_N48,
      O => COMP_CORE_XNor_stage_cyo17
    );
  COMP_CORE_XNor_stagelut19 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0069(9),
      I1 => COMP_CORE_YYL(9),
      O => COMP_CORE_N49
    );
  COMP_CORE_CORE_n0078_8_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0078_7_cyo,
      LI => COMP_CORE_N88,
      O => COMP_CORE_n0078(8)
    );
  COMP_CORE_XNor_stagelut20 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XXL(0),
      I1 => COMP_SOURIS_X(0),
      O => COMP_CORE_N50
    );
  COMP_CORE_XNor_stagecy_rn_19 : MUXCY
    port map (
      CI => N1,
      DI => COMP_CORE_XXL(0),
      S => COMP_CORE_N50,
      O => COMP_CORE_XNor_stage_cyo18
    );
  COMP_CORE_XNor_stagelut14 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_SOURIS_Y(4),
      I1 => COMP_CORE_YYL(4),
      O => COMP_CORE_N44
    );
  COMP_CORE_XNor_stagecy_rn_20 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo18,
      DI => COMP_CORE_N17,
      S => COMP_CORE_N51,
      O => COMP_CORE_XNor_stage_cyo19
    );
  COMP_CORE_XNor_stagelut22 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0082(2),
      I1 => COMP_SOURIS_X(2),
      O => COMP_CORE_N52
    );
  COMP_CORE_XNor_stagecy_rn_21 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo19,
      DI => COMP_CORE_n0082(2),
      S => COMP_CORE_N52,
      O => COMP_CORE_XNor_stage_cyo20
    );
  COMP_CORE_XNor_stagelut23 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0082(3),
      I1 => COMP_SOURIS_X(3),
      O => COMP_CORE_N53
    );
  COMP_CORE_XNor_stagecy_rn_22 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo20,
      DI => COMP_CORE_n0082(3),
      S => COMP_CORE_N53,
      O => COMP_CORE_XNor_stage_cyo21
    );
  COMP_CORE_XNor_stagelut4 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_n0083(4),
      I1 => COMP_SOURIS_Y(4),
      O => COMP_CORE_N34
    );
  COMP_CORE_XNor_stagecy_rn_23 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo21,
      DI => COMP_CORE_n0082(4),
      S => COMP_CORE_N54,
      O => COMP_CORE_XNor_stage_cyo22
    );
  COMP_CORE_XNor_stagelut25 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0082(5),
      I1 => COMP_CORE_n0070(5),
      O => COMP_CORE_N55
    );
  COMP_CORE_XNor_stagecy_rn_24 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo22,
      DI => COMP_CORE_n0082(5),
      S => COMP_CORE_N55,
      O => COMP_CORE_XNor_stage_cyo23
    );
  COMP_CORE_XNor_stagelut26 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0082(6),
      I1 => COMP_CORE_n0070(6),
      O => COMP_CORE_N56
    );
  COMP_CORE_XNor_stagecy_rn_25 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo23,
      DI => COMP_CORE_n0082(6),
      S => COMP_CORE_N56,
      O => COMP_CORE_XNor_stage_cyo24
    );
  COMP_CORE_XNor_stagelut27 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0082(7),
      I1 => COMP_CORE_n0070(7),
      O => COMP_CORE_N57
    );
  COMP_CORE_XNor_stagecy_rn_26 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo24,
      DI => COMP_CORE_n0082(7),
      S => COMP_CORE_N57,
      O => COMP_CORE_XNor_stage_cyo25
    );
  COMP_CORE_XNor_stagelut28 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0082(8),
      I1 => COMP_CORE_n0070(8),
      O => COMP_CORE_N58
    );
  COMP_CORE_XNor_stagecy_rn_27 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo25,
      DI => COMP_CORE_n0082(8),
      S => COMP_CORE_N58,
      O => COMP_CORE_XNor_stage_cyo26
    );
  COMP_CORE_XNor_stagelut29 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0082(9),
      I1 => COMP_CORE_n0070(9),
      O => COMP_CORE_N59
    );
  COMP_CORE_XNor_stagelut30 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(0),
      I1 => COMP_CORE_XXL(0),
      O => COMP_CORE_N60
    );
  COMP_CORE_XNor_stagecy_rn_29 : MUXCY
    port map (
      CI => N1,
      DI => COMP_SOURIS_X(0),
      S => COMP_CORE_N60,
      O => COMP_CORE_XNor_stage_cyo27
    );
  COMP_CORE_XNor_stagelut31 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(1),
      I1 => COMP_CORE_XXL(1),
      O => COMP_CORE_N61
    );
  COMP_CORE_XNor_stagecy_rn_30 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo27,
      DI => COMP_SOURIS_X(1),
      S => COMP_CORE_N61,
      O => COMP_CORE_XNor_stage_cyo28
    );
  COMP_CORE_XNor_stagelut32 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(2),
      I1 => COMP_CORE_XXL(2),
      O => COMP_CORE_N62
    );
  COMP_CORE_XNor_stagecy_rn_31 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo28,
      DI => COMP_SOURIS_X(2),
      S => COMP_CORE_N62,
      O => COMP_CORE_XNor_stage_cyo29
    );
  COMP_CORE_XNor_stagelut33 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(3),
      I1 => COMP_CORE_XXL(3),
      O => COMP_CORE_N63
    );
  COMP_CORE_XNor_stagecy_rn_32 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo29,
      DI => COMP_SOURIS_X(3),
      S => COMP_CORE_N63,
      O => COMP_CORE_XNor_stage_cyo30
    );
  XNor_stagelut9 : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(1),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(1),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      O => N27
    );
  COMP_CORE_XNor_stagecy_rn_33 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo30,
      DI => COMP_CORE_N26,
      S => COMP_CORE_N64,
      O => COMP_CORE_XNor_stage_cyo31
    );
  COMP_CORE_XNor_stagelut35 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0070(5),
      I1 => COMP_CORE_XXL(5),
      O => COMP_CORE_N65
    );
  COMP_CORE_XNor_stagecy_rn_34 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo31,
      DI => COMP_CORE_n0070(5),
      S => COMP_CORE_N65,
      O => COMP_CORE_XNor_stage_cyo32
    );
  COMP_CORE_XNor_stagelut36 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0070(6),
      I1 => COMP_CORE_XXL(6),
      O => COMP_CORE_N66
    );
  COMP_CORE_XNor_stagecy_rn_35 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo32,
      DI => COMP_CORE_n0070(6),
      S => COMP_CORE_N66,
      O => COMP_CORE_XNor_stage_cyo33
    );
  COMP_CORE_XNor_stagelut37 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0070(7),
      I1 => COMP_CORE_XXL(7),
      O => COMP_CORE_N67
    );
  COMP_CORE_XNor_stagecy_rn_36 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo33,
      DI => COMP_CORE_n0070(7),
      S => COMP_CORE_N67,
      O => COMP_CORE_XNor_stage_cyo34
    );
  COMP_CORE_XNor_stagelut38 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0070(8),
      I1 => COMP_CORE_XXL(8),
      O => COMP_CORE_N68
    );
  COMP_CORE_XNor_stagecy_rn_37 : MUXCY
    port map (
      CI => COMP_CORE_XNor_stage_cyo34,
      DI => COMP_CORE_n0070(8),
      S => COMP_CORE_N68,
      O => COMP_CORE_XNor_stage_cyo35
    );
  COMP_CORE_XNor_stagelut39 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_n0070(9),
      I1 => COMP_CORE_XXL(9),
      O => COMP_CORE_N69
    );
  COMP_CORE_norcy_rn_1 : MUXCY
    port map (
      CI => COMP_CORE_nor_cyo1,
      DI => N0,
      S => COMP_CORE_N72,
      O => COMP_CORE_nor_cyo2
    );
  COMP_CORE_CORE_n0084_4_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0084_3_cyo,
      LI => COMP_CORE_XSCORE_4_rt,
      O => COMP_CORE_n0084(4)
    );
  COMP_CORE_norlut2 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(8),
      I1 => COMP_CORE_TIMER_M(9),
      I2 => COMP_CORE_TIMER_M(10),
      I3 => COMP_CORE_TIMER_M(11),
      O => COMP_CORE_N72
    );
  COMP_CORE_CORE_n0084_5_xor : XORCY
    port map (
      CI => COMP_CORE_CORE_n0084_4_cyo,
      LI => COMP_CORE_XSCORE_5_rt,
      O => COMP_CORE_n0084(5)
    );
  COMP_CORE_CORE_n0084_5_cy : MUXCY
    port map (
      CI => COMP_CORE_CORE_n0084_4_cyo,
      DI => N0,
      S => COMP_CORE_XSCORE_5_rt,
      O => COMP_CORE_CORE_n0084_5_cyo
    );
  COMP_CORE_norlut : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(0),
      I1 => COMP_CORE_TIMER_M(1),
      I2 => COMP_CORE_TIMER_M(2),
      I3 => COMP_CORE_TIMER_M(3),
      O => COMP_CORE_N70
    );
  COMP_CORE_norcy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_N70,
      O => COMP_CORE_nor_cyo
    );
  COMP_CORE_START_N01_INV_0 : INV
    port map (
      I => RAZ_IBUF_1,
      O => COMP_CORE_START_N0
    );
  U9_U11_n00111_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd2,
      I1 => U9_U10_ON_OFF,
      I2 => U9_U10_NOTES_5_Q,
      O => N8140
    );
  COMP_CORE_Ker50144 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => CHOICE1733,
      I1 => CHOICE1736,
      I2 => CHOICE1743,
      I3 => CHOICE1776,
      O => COMP_CORE_N501
    );
  COMP_CORE_Ker631 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_CORE_N491,
      I1 => COMP_CORE_XTIRS(3),
      I2 => COMP_CORE_XTIRS(2),
      O => COMP_CORE_N631
    );
  COMP_CORE_Ker21 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      O => COMP_CORE_N2
    );
  COMP_CORE_Ker641 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_N491,
      I2 => COMP_CORE_XTIRS(2),
      O => COMP_CORE_N641
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f7_6 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N45,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N48,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_1_Q
    );
  COMP_DISPLAY_VI682 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo2,
      I1 => COMP_DISPLAY_n0728,
      I2 => COMP_DISPLAY_n0726,
      I3 => COMP_DISPLAY_XNor_stage_cyo158,
      O => CHOICE3582
    );
  COMP_DISPLAY_DISPLAY_n0314_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_8_cyo,
      LI => COMP_DISPLAY_N158,
      O => COMP_DISPLAY_n0314(9)
    );
  COMP_DISPLAY_DISPLAY_n0313_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_4_cyo,
      LI => COMP_DISPLAY_n0374_31_rt,
      O => COMP_DISPLAY_n0313(5)
    );
  COMP_DISPLAY_DISPLAY_n0312_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_8_cyo,
      LI => COMP_CORE_IMPACTS_X_19_9_rt,
      O => COMP_DISPLAY_n0312(9)
    );
  COMP_DISPLAY_norcy_rn_0 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo17,
      DI => N1,
      S => COMP_DISPLAY_N333,
      O => COMP_DISPLAY_n0856
    );
  COMP_DISPLAY_DISPLAY_n0311_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_8_cyo,
      LI => COMP_DISPLAY_N163,
      O => COMP_DISPLAY_n0311(9)
    );
  U9_U11_n00081 : LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U11_DATA(2),
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => N8138,
      O => U9_U11_n0008
    );
  U9_U11_n00081_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd2,
      I1 => U9_U10_ON_OFF,
      I2 => U9_U10_NOTES_2_Q,
      O => N8138
    );
  COMP_DISPLAY_VL448 : MUXF5
    port map (
      I0 => N11377,
      I1 => N11378,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3295
    );
  U9_U11_n00071 : LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U11_DATA(1),
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => N8136,
      O => U9_U11_n0007
    );
  COMP_DISPLAY_XNor_stagecy_rn_45 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo45,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N365,
      O => COMP_DISPLAY_n0854
    );
  U9_U11_n00071_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd2,
      I1 => U9_U10_ON_OFF,
      I2 => U9_U10_NOTES_1_Q,
      O => N8136
    );
  U9_U11_n00061 : LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U11_DATA(0),
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => N8134,
      O => U9_U11_n0006
    );
  U9_U11_n00061_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd2,
      I1 => U9_U10_ON_OFF,
      I2 => U9_U10_NOTES_0_Q,
      O => N8134
    );
  COMP_DISPLAY_VI572 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo16,
      I1 => COMP_DISPLAY_n0811,
      I2 => COMP_DISPLAY_n0809,
      I3 => COMP_DISPLAY_XNor_stage_cyo680,
      O => CHOICE3560
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_6 : LUT4_D
    generic map(
      INIT => X"0061"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => N8132,
      LO => N13006,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N27
    );
  COMP_DISPLAY_norcy_rn_2 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo63,
      DI => N1,
      S => COMP_DISPLAY_N385,
      O => COMP_DISPLAY_n0852
    );
  COMP_DISPLAY_n0349_1_rn_41_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_12_Q,
      I2 => COMP_DISPLAY_n0183_11_Q,
      LO => N11910
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_6_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => N8132
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_0 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => N8130,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N3
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_0_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => N8130
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_6 : LUT4_D
    generic map(
      INIT => X"1041"
    )
    port map (
      I0 => N8128,
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => N13007,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N27
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_6_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => N8128
    );
  COMP_DISPLAY_XNor_stagecy_rn_55 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo54,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N375,
      O => COMP_DISPLAY_n0850
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => N8126,
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N3
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_0_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => N8126
    );
  COMP_DISPLAY_n08492 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I1 => N13028,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => N11646,
      O => COMP_DISPLAY_n0849
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_47_543 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_46,
      DI => COMP_DISPLAY_Mmult_n0374_N16,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_51,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_47
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67611_F : LUT4_L
    generic map(
      INIT => X"8004"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10364
    );
  COMP_DISPLAY_n0848239 : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => N13021,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I2 => CHOICE2158,
      I3 => CHOICE2155,
      O => COMP_DISPLAY_n0848
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66411_F : LUT4_L
    generic map(
      INIT => X"8006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10388
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73811_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(2),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N11912
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64611 : MUXF5
    port map (
      I0 => N10422,
      I1 => N10423,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_22_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(2),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N11914
    );
  COMP_DISPLAY_n084611 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => N13013,
      I2 => COMP_DISPLAY_N21,
      I3 => CHOICE2785,
      O => COMP_DISPLAY_n0846
    );
  COMP_DISPLAY_VI266 : LUT4
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(2),
      I1 => COMP_DISPLAY_n0328(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF56,
      I3 => CHOICE3502,
      O => CHOICE3504
    );
  COMP_DISPLAY_XNor_stagecy_rn_94 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo91,
      DI => COMP_DISPLAY_n0322(9),
      S => COMP_DISPLAY_N416,
      O => COMP_DISPLAY_n0845
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_501 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut4_505,
      I1 => COMP_DISPLAY_Mmult_n0374_N15,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_50
    );
  COMP_DISPLAY_n0349_1_rn_31_G : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(4),
      I1 => COMP_DISPLAY_n0346(3),
      I2 => N11686,
      I3 => N11685,
      LO => N11916
    );
  COMP_DISPLAY_n0340_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      O => N11703
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68411 : MUXF5
    port map (
      I0 => N10402,
      I1 => N10403,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_63_Q
    );
  COMP_DISPLAY_XNor_stagecy_rn_84 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo82,
      DI => COMP_DISPLAY_n0321(9),
      S => COMP_DISPLAY_N406,
      O => COMP_DISPLAY_n0844
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_790 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(2),
      I1 => COMP_DISPLAY_n0343(4),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => N7309,
      O => COMP_DISPLAY_n0178_22_Q
    );
  COMP_DISPLAY_n0340_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      O => N11749
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N11918
    );
  COMP_DISPLAY_n0335_1_rn_41_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_12_Q,
      I2 => COMP_DISPLAY_n0176_11_Q,
      LO => N11920
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3511_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N11922
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_407_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      O => N8109
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81511_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(1),
      I1 => COMP_DISPLAY_n0355(2),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => COMP_DISPLAY_n0355(0),
      LO => N11924
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_39 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_35,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_39,
      O => COMP_DISPLAY_Mmult_n0374_N97
    );
  COMP_DISPLAY_VI1170 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo14,
      I1 => COMP_DISPLAY_n0724,
      I2 => COMP_DISPLAY_n0722,
      I3 => COMP_DISPLAY_XNor_stage_cyo311,
      O => CHOICE3674
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_361 : LUT4_L
    generic map(
      INIT => X"E11E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(20),
      I1 => COMP_DISPLAY_n0304(21),
      I2 => COMP_DISPLAY_n0304(22),
      I3 => COMP_DISPLAY_Mmult_n0374_inst_lut4_534,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_36
    );
  COMP_DISPLAY_XNor_stagecy_rn_114 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo110,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      S => COMP_DISPLAY_N437,
      O => COMP_DISPLAY_n0840
    );
  COMP_DISPLAY_RVB_2 : FDRS
    port map (
      D => COMP_DISPLAY_n0221_2_Q,
      R => COMP_DISPLAY_BLANK,
      S => COMP_DISPLAY_VP,
      C => CLK,
      Q => COMP_DISPLAY_RVB(2)
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(2),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(0),
      LO => N11926
    );
  COMP_DISPLAY_n0345_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      O => N11465
    );
  COMP_DISPLAY_n0335_1_rn_31_G : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(4),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => N11668,
      I3 => N11667,
      LO => N11928
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_769 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(4),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => N7390,
      O => COMP_DISPLAY_n0178_1_Q
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_8_cyo,
      LI => N7114,
      O => COMP_DISPLAY_Y_MIN_2(9)
    );
  COMP_DISPLAY_XNor_stagecy_rn_124 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo119,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N447,
      O => COMP_DISPLAY_n0838
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_411_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      LO => N8103
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_770 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(2),
      I1 => COMP_DISPLAY_n0343(4),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => N7388,
      O => COMP_DISPLAY_n0178_2_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_412_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      LO => N8101
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39911_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(0),
      LO => N11930
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_413_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      O => N8099
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64611_F : LUT4_L
    generic map(
      INIT => X"1012"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10422
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72611_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N11932
    );
  COMP_DISPLAY_n0350_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(2),
      O => N11730
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(2),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(0),
      LO => N11934
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50811_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N11936
    );
  COMP_DISPLAY_n0336_1_rn_41_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_12_Q,
      I2 => COMP_DISPLAY_n0177_11_Q,
      LO => N11938
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_239_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      O => N8092
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77411_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N11940
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25511_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(3),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N11942
    );
  COMP_DISPLAY_Ker432407_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      LO => N11529
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_236_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      LO => N8088
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78611_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N11944
    );
  COMP_DISPLAY_Ker4511 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_7_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_1,
      O => COMP_DISPLAY_N4511
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78711_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(1),
      I1 => COMP_DISPLAY_n0343(2),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N11946
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N11948
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_27_544 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_26,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_523,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_27
    );
  COMP_DISPLAY_n0352_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      O => N11698
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(9),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(9)
    );
  COMP_DISPLAY_VL503 : MUXF5
    port map (
      I0 => N11399,
      I1 => N11400,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3309
    );
  COMP_DISPLAY_norcy_rn_3 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo138,
      DI => N1,
      S => COMP_DISPLAY_N476,
      O => COMP_DISPLAY_n0724
    );
  COMP_DISPLAY_XNor_stagecy_rn_173 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo167,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N508,
      O => COMP_DISPLAY_n0726
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37311_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(1),
      I1 => COMP_DISPLAY_n0333(2),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N11950
    );
  COMP_DISPLAY_n0336_1_rn_31_G : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(4),
      I1 => COMP_DISPLAY_n0334(3),
      I2 => N11665,
      I3 => N11664,
      LO => N11952
    );
  COMP_DISPLAY_norcy_rn_4 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo185,
      DI => N1,
      S => COMP_DISPLAY_N528,
      O => COMP_DISPLAY_n0728
    );
  COMP_DISPLAY_VI804 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo3,
      I1 => COMP_DISPLAY_n0736,
      I2 => COMP_DISPLAY_n0734,
      I3 => COMP_DISPLAY_XNor_stage_cyo241,
      O => CHOICE3605
    );
  COMP_DISPLAY_XNor_stagecy_rn_183 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo176,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N518,
      O => COMP_DISPLAY_n0730
    );
  COMP_DISPLAY_n0328_1_rn_41_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_12_Q,
      I2 => COMP_DISPLAY_n0197_11_Q,
      LO => N11954
    );
  COMP_DISPLAY_norcy_rn_6 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo213,
      DI => N1,
      S => COMP_DISPLAY_N560,
      O => COMP_DISPLAY_n0732
    );
  COMP_DISPLAY_XNor_stagecy_rn_239 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo231,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N580,
      O => COMP_DISPLAY_n0734
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(0),
      LO => N11956
    );
  COMP_DISPLAY_norcy_rn_7 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo222,
      DI => N1,
      S => COMP_DISPLAY_N570,
      O => COMP_DISPLAY_n0736
    );
  COMP_DISPLAY_VI438 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo19,
      I1 => COMP_DISPLAY_n0772,
      I2 => COMP_DISPLAY_n0770,
      I3 => COMP_DISPLAY_XNor_stage_cyo781,
      O => CHOICE3536
    );
  COMP_DISPLAY_XNor_stagecy_rn_278 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo269,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N623,
      O => COMP_DISPLAY_n0738
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5011_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N11958
    );
  COMP_DISPLAY_norcy_rn_9 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo278,
      DI => N1,
      S => COMP_DISPLAY_N633,
      O => COMP_DISPLAY_n0740
    );
  COMP_DISPLAY_VI2488 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo18,
      I1 => COMP_DISPLAY_n0752,
      I2 => COMP_DISPLAY_n0750,
      I3 => COMP_DISPLAY_XNor_stage_cyo744,
      O => CHOICE3925
    );
  COMP_DISPLAY_Ker4481 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      O => COMP_DISPLAY_N4481
    );
  COMP_DISPLAY_Ker1481 : LUT4
    generic map(
      INIT => X"0180"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      O => COMP_DISPLAY_N148
    );
  COMP_DISPLAY_XNor_stagecy_rn_302 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo292,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      S => COMP_DISPLAY_N651,
      O => COMP_DISPLAY_n0744
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5101 : LUT4
    generic map(
      INIT => X"96A4"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(9),
      I1 => COMP_DISPLAY_n0304(10),
      I2 => COMP_DISPLAY_n0304(11),
      I3 => COMP_DISPLAY_n0304(8),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_510
    );
  COMP_DISPLAY_XNor_stagecy_rn_312 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo301,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N661,
      O => COMP_DISPLAY_n0746
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22311_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(2),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N11960
    );
  COMP_DISPLAY_n0328_1_rn_31_G : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(4),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => N11683,
      I3 => N11682,
      LO => N11962
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_391 : LUT4_L
    generic map(
      INIT => X"B4A5"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(20),
      I1 => COMP_DISPLAY_n0304(23),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_537,
      I3 => N11236,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_39
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_49811_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N11964
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_62811_F : LUT4_L
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10454
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_83_545 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_82,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_89_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_83
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_26_546 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_25,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_522,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_26
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77711_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(2),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N11966
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(1)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64411 : MUXF5
    port map (
      I0 => N10424,
      I1 => N10425,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_20_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_217_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      O => N8068
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_216 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(2),
      I1 => COMP_DISPLAY_n0331(4),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => N11547,
      O => COMP_DISPLAY_n0197_2_Q
    );
  COMP_DISPLAY_DISPLAY_n0422_8_cy12 : LUT4
    generic map(
      INIT => X"1115"
    )
    port map (
      I0 => COMP_DISPLAY_N2214,
      I1 => COMP_CORE_XTIRS(2),
      I2 => COMP_CORE_XTIRS(0),
      I3 => COMP_CORE_XTIRS(1),
      O => COMP_DISPLAY_n0269(9)
    );
  COMP_DISPLAY_DISPLAY_n0422_8_cy11 : LUT2_L
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_XTIRS(4),
      LO => COMP_DISPLAY_N2214
    );
  COMP_DISPLAY_DISPLAY_n0422_7_xor11 : LUT4
    generic map(
      INIT => X"9993"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_XTIRS(3),
      I2 => COMP_CORE_XTIRS(0),
      I3 => COMP_CORE_XTIRS(1),
      O => COMP_DISPLAY_n0422(7)
    );
  COMP_DISPLAY_n0335_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(2),
      O => N11668
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65911 : MUXF5
    port map (
      I0 => N10398,
      I1 => N10399,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_37_Q
    );
  COMP_DISPLAY_Msub_n0136_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_7,
      I1 => COMP_CORE_IMPACTS_Y_3_4,
      I2 => COMP_CORE_IMPACTS_Y_3_5,
      I3 => COMP_CORE_IMPACTS_Y_3_6,
      O => COMP_DISPLAY_n1120_13(7)
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32111_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N11968
    );
  COMP_DISPLAY_Msub_n0146_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_7,
      I1 => COMP_CORE_IMPACTS_Y_8_4,
      I2 => COMP_CORE_IMPACTS_Y_8_5,
      I3 => COMP_CORE_IMPACTS_Y_8_6,
      O => COMP_DISPLAY_n1132_10(7)
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N11970
    );
  COMP_DISPLAY_Msub_n0152_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_7,
      I1 => COMP_CORE_IMPACTS_Y_11_4,
      I2 => COMP_CORE_IMPACTS_Y_11_5,
      I3 => COMP_CORE_IMPACTS_Y_11_6,
      O => COMP_DISPLAY_n1142_35(7)
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_216_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      LO => N11547
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_215 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(4),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => N11614,
      O => COMP_DISPLAY_n0197_1_Q
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4921_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(5),
      I1 => COMP_DISPLAY_n0304(4),
      O => N11220
    );
  COMP_DISPLAY_n0345_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      O => N11706
    );
  COMP_DISPLAY_n0328_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      O => N11477
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68211_F : LUT4_L
    generic map(
      INIT => X"1F00"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10350
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33111_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(2),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N11972
    );
  COMP_DISPLAY_VI1451 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF56,
      I2 => CHOICE3730,
      O => CHOICE3731
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3711_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(1),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N11974
    );
  COMP_DISPLAY_Msub_n0140_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_7,
      I1 => COMP_CORE_IMPACTS_Y_5_4,
      I2 => COMP_CORE_IMPACTS_Y_5_5,
      I3 => COMP_CORE_IMPACTS_Y_5_6,
      O => COMP_DISPLAY_n1124(7)
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_211_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      O => N8058
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5381 : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(16),
      I1 => COMP_DISPLAY_n0304(17),
      I2 => COMP_DISPLAY_n0304(18),
      I3 => COMP_DISPLAY_n0304(19),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_538
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17511_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(0),
      LO => N11976
    );
  COMP_DISPLAY_VTB788 : LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      I0 => CHOICE2370,
      I1 => CHOICE2967,
      I2 => CHOICE2840,
      I3 => CHOICE2962,
      O => COMP_DISPLAY_VTB
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_2_1111_G : LUT4
    generic map(
      INIT => X"2616"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(6),
      I2 => COMP_CORE_XSCORE(5),
      I3 => COMP_CORE_XSCORE(3),
      O => N11978
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45611_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N11980
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_208_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      LO => N8054
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74411_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N11982
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_15_547 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_14,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_497,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_15
    );
  U9_U10_Mrom_n0001_inst_mux_f5_825111_G : LUT4
    generic map(
      INIT => X"0A18"
    )
    port map (
      I0 => U9_U10_CNOTE(3),
      I1 => U9_U10_CNOTE(1),
      I2 => U9_U10_CNOTE(4),
      I3 => U9_U10_CNOTE(2),
      O => N11984
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(2),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(0),
      LO => N11986
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80111_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(2),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(0),
      LO => N11988
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_45_548 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_44,
      DI => COMP_DISPLAY_Mmult_n0374_N14,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_49,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_45
    );
  COMP_DISPLAY_n0366_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      O => N11745
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74911_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(2),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N11990
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66011_F : LUT4_L
    generic map(
      INIT => X"8010"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10396
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66511_F : LUT4_L
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10386
    );
  COMP_DISPLAY_Ker581 : LUT3_L
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_5,
      LO => COMP_DISPLAY_N58
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_49_549 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_48,
      DI => COMP_DISPLAY_Mmult_n0374_N18,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_53,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_49
    );
  COMP_DISPLAY_DISPLAY_n0287_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_8_cyo,
      LI => COMP_CORE_IMPACTS_X_7_9_rt,
      O => COMP_DISPLAY_n0287(9)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5361 : LUT4
    generic map(
      INIT => X"96A4"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(17),
      I1 => COMP_DISPLAY_n0304(18),
      I2 => COMP_DISPLAY_n0304(19),
      I3 => COMP_DISPLAY_n0304(16),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_536
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13911_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(2),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N11992
    );
  COMP_DISPLAY_n0347_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(2),
      O => N11689
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(2),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N11994
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5091 : LUT4
    generic map(
      INIT => X"9998"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_n0304(10),
      I2 => COMP_DISPLAY_n0304(11),
      I3 => COMP_DISPLAY_n0304(9),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_509
    );
  COMP_DISPLAY_Mrom_n0194_inst_lut4_3231 : LUT4_D
    generic map(
      INIT => X"03FE"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      I2 => COMP_DISPLAY_n0263(2),
      I3 => COMP_DISPLAY_n0263(3),
      LO => N13008,
      O => COMP_DISPLAY_n0194_30_Q
    );
  COMP_DISPLAY_DISPLAY_n0286_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_8_cyo,
      LI => COMP_DISPLAY_N170,
      O => COMP_DISPLAY_n0286(9)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65411_F : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10408
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5241 : LUT4_L
    generic map(
      INIT => X"07C0"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_n0304(13),
      I2 => COMP_DISPLAY_n0304(14),
      I3 => COMP_DISPLAY_n0304(15),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_524
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(2),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N11996
    );
  COMP_DISPLAY_RVB_0 : FDR
    port map (
      D => COMP_DISPLAY_n0221_0_Q,
      R => COMP_DISPLAY_RVB_n0000,
      C => CLK,
      Q => COMP_DISPLAY_RVB(0)
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_8_cyo,
      LI => COMP_DISPLAY_N669,
      O => COMP_DISPLAY_X_MIN_2(9)
    );
  COMP_DISPLAY_DISPLAY_n0285_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_8_cyo,
      LI => COMP_CORE_IMPACTS_X_8_9_rt,
      O => COMP_DISPLAY_n0285(9)
    );
  COMP_DISPLAY_Msub_n0148_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_7,
      I1 => COMP_CORE_IMPACTS_Y_9_4,
      I2 => COMP_CORE_IMPACTS_Y_9_5,
      I3 => COMP_CORE_IMPACTS_Y_9_6,
      O => COMP_DISPLAY_n1140_8(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63511 : MUXF5
    port map (
      I0 => N10442,
      I1 => N10443,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_11_Q
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_481 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_n0304(9),
      I2 => COMP_DISPLAY_Mmult_n0374_N13,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_48
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31911_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(2),
      I1 => COMP_DISPLAY_n0373(3),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N11998
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30311_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(2),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N12000
    );
  COMP_DISPLAY_Msub_n0138_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_7,
      I1 => COMP_CORE_IMPACTS_Y_4_4,
      I2 => COMP_CORE_IMPACTS_Y_4_5,
      I3 => COMP_CORE_IMPACTS_Y_4_6,
      O => COMP_DISPLAY_n1126_2(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_641 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(24),
      I1 => COMP_DISPLAY_Mmult_n0374_N96,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_64
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_59_550 : MUXCY
    port map (
      CI => N0,
      DI => COMP_DISPLAY_Mmult_n0374_N96,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_64,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_59
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6011 : LUT4_L
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11166
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_791 : LUT4_L
    generic map(
      INIT => X"E11E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(16),
      I1 => COMP_DISPLAY_n0304(17),
      I2 => COMP_DISPLAY_n0304(18),
      I3 => COMP_DISPLAY_Mmult_n0374_N136,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_79
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_60_551 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_59,
      DI => COMP_DISPLAY_Mmult_n0374_N97,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_65,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_60
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_65 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_59,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_65,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_86
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_351 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(20),
      I1 => COMP_DISPLAY_n0304(21),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_533,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_35
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_61_552 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_60,
      DI => COMP_DISPLAY_Mmult_n0374_N98,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_66,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_61
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_66 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_60,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_66,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_87
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_655111_G : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N12002
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_62_553 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_61,
      DI => COMP_DISPLAY_Mmult_n0374_N99,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_67,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_62
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_67 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_61,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_67,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_88
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_671 : LUT4_L
    generic map(
      INIT => X"01FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(25),
      I1 => COMP_DISPLAY_n0304(26),
      I2 => COMP_DISPLAY_n0304(24),
      I3 => COMP_DISPLAY_Mmult_n0374_N99,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_67
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_63_554 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_62,
      DI => COMP_DISPLAY_Mmult_n0374_N100,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_68,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_63
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_68 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_62,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_68,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_89
    );
  COMP_DISPLAY_VI787 : LUT4_L
    generic map(
      INIT => X"F5E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(4),
      I1 => CHOICE3597,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0349_3_MUXF7,
      I3 => CHOICE3595,
      LO => CHOICE3602
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_189_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      O => N8034
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_69 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_63,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_69,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_90
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_188 : LUT4_L
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(2),
      I1 => COMP_DISPLAY_n0370(4),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => N11549,
      LO => COMP_DISPLAY_n0196_2_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_188_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      O => N11549
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_187 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(4),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => N11616,
      O => COMP_DISPLAY_n0196_1_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_187_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      LO => N11616
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5451_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(21),
      I1 => COMP_DISPLAY_n0304(20),
      O => N11230
    );
  COMP_DISPLAY_n0372_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      O => N11487
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70711_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12004
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38611_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12006
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5751 : LUT4_L
    generic map(
      INIT => X"0487"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11199
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_183_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      O => N8024
    );
  COMP_DISPLAY_VI18 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3456,
      I1 => COMP_DISPLAY_n0362(0),
      I2 => COMP_DISPLAY_n0190_2_Q,
      I3 => COMP_DISPLAY_n0190_1_Q,
      LO => CHOICE3457
    );
  COMP_DISPLAY_n0360_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_4_Q,
      I2 => COMP_DISPLAY_n0358(4),
      I3 => N7830,
      LO => N12008
    );
  COMP_DISPLAY_n0780212 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CHOICE2101,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE2104
    );
  COMP_CORE_n0054_5_67 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => CHOICE1879,
      I3 => COMP_CORE_YYL(5),
      O => COMP_CORE_n0054(5)
    );
  COMP_DISPLAY_n0221_0_11_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_VC,
      I1 => COMP_DISPLAY_VR,
      I2 => COMP_DISPLAY_VTB,
      I3 => COMP_DISPLAY_VBG2,
      O => N11867
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35011_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(2),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(1),
      LO => N12010
    );
  COMP_DISPLAY_n0371_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      O => N11740
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74511_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(2),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12012
    );
  COMP_DISPLAY_DISPLAY_n0326_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_8_cyo,
      LI => COMP_DISPLAY_N181,
      O => COMP_DISPLAY_n0326(9)
    );
  COMP_DISPLAY_DISPLAY_n0284_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_8_cyo,
      LI => COMP_DISPLAY_N186,
      O => COMP_DISPLAY_n0284(9)
    );
  COMP_DISPLAY_DISPLAY_n0322_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_8_cyo,
      LI => COMP_SOURIS_Y_9_rt1,
      O => COMP_DISPLAY_n0322(9)
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_15 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_13,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_496,
      O => COMP_DISPLAY_Mmult_n0374_N15
    );
  VSYNC_OBUF_555 : OBUF
    port map (
      I => VSYNC_OBUF,
      O => VSYNC
    );
  COMP_DISPLAY_DISPLAY_n0317_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_8_cyo,
      LI => COMP_CORE_YYL_9_rt1,
      O => COMP_DISPLAY_n0317(9)
    );
  COMP_DISPLAY_DISPLAY_n0283_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_8_cyo,
      LI => COMP_CORE_IMPACTS_X_20_9_rt,
      O => COMP_DISPLAY_n0283(9)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66111_F : LUT4_L
    generic map(
      INIT => X"0018"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10394
    );
  COMP_DISPLAY_DISPLAY_n0282_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_8_cyo,
      LI => COMP_DISPLAY_N195,
      O => COMP_DISPLAY_n0282(9)
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22011_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12014
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40611_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(2),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => COMP_DISPLAY_n0337(1),
      LO => N12016
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14511_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12018
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28311_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(3),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12020
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(2),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N12022
    );
  COMP_DISPLAY_DISPLAY_n0281_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_8_cyo,
      LI => COMP_CORE_IMPACTS_X_6_9_rt,
      O => COMP_DISPLAY_n0281(9)
    );
  COMP_DISPLAY_DISPLAY_n0327_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_8_cyo,
      LI => COMP_CORE_IMPACTS_X_1_9_rt,
      O => COMP_DISPLAY_n0327(9)
    );
  COMP_DISPLAY_DISPLAY_n0280_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_8_cyo,
      LI => COMP_DISPLAY_N201,
      O => COMP_DISPLAY_n0280(9)
    );
  COMP_DISPLAY_DISPLAY_n0325_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_8_cyo,
      LI => COMP_CORE_IMPACTS_X_0_9_rt,
      O => COMP_DISPLAY_n0325(9)
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37111_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N12024
    );
  COMP_DISPLAY_DISPLAY_n0321_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_8_cyo,
      LI => COMP_SOURIS_X_9_rt1,
      O => COMP_DISPLAY_n0321(9)
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(2),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N12026
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33511_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(2),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12028
    );
  COMP_DISPLAY_DISPLAY_n0279_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_8_cyo,
      LI => COMP_CORE_IMPACTS_X_4_9_rt,
      O => COMP_DISPLAY_n0279(9)
    );
  COMP_DISPLAY_DISPLAY_n0315_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_8_cyo,
      LI => COMP_CORE_IMPACTS_X_22_9_rt,
      O => COMP_DISPLAY_n0315(9)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER_3 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(3),
      G => CHOICE2642,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3)
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34111_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12030
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12032
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45111_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(3),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12034
    );
  COMP_DISPLAY_DISPLAY_n0278_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_8_cyo,
      LI => COMP_DISPLAY_N216,
      O => COMP_DISPLAY_n0278(9)
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34311_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N12036
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71711_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(2),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12038
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78511_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N12040
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N12042
    );
  COMP_DISPLAY_n0340_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      O => N11748
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_650111_G : LUT4_L
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12044
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_161_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      O => N8000
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_1_cyo,
      LI => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N4,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0031(2)
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_160_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      LO => N7998
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(2),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12046
    );
  COMP_DISPLAY_DISPLAY_n0277_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_8_cyo,
      LI => COMP_CORE_IMPACTS_X_5_9_rt,
      O => COMP_DISPLAY_n0277(9)
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_159_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      LO => N7996
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42111_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(1),
      LO => N12048
    );
  COMP_DISPLAY_n0371_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      O => N11461
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40511_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12050
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80211_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12052
    );
  COMP_DISPLAY_DISPLAY_n0276_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_8_cyo,
      LI => COMP_DISPLAY_N222,
      O => COMP_DISPLAY_n0276(9)
    );
  COMP_DISPLAY_n0340_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      O => N11585
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_155_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      O => N7990
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_7_556 : MUXCY
    port map (
      CI => N0,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_480,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_8,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_7
    );
  COMP_DISPLAY_n0453145 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => COMP_DISPLAY_N4401,
      I1 => COMP_DISPLAY_n0846,
      I2 => CHOICE2550,
      O => CHOICE2553
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12054
    );
  COMP_DISPLAY_DISPLAY_n0275_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_8_cyo,
      LI => COMP_CORE_IMPACTS_X_2_9_rt,
      O => COMP_DISPLAY_n0275(9)
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N12056
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_152_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      LO => N7986
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_81_557 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_80,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_87_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_81
    );
  COMP_DISPLAY_n0335_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(2),
      O => N11667
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_53711_F : LUT4_L
    generic map(
      INIT => X"023F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N10476
    );
  COMP_DISPLAY_DISPLAY_n0274_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_8_cyo,
      LI => COMP_DISPLAY_N228,
      O => COMP_DISPLAY_n0274(9)
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14911_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(1),
      I1 => COMP_DISPLAY_n0367(2),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N12058
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40811_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(2),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12060
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23511_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(2),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N12062
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36911_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12064
    );
  COMP_DISPLAY_n0349_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(2),
      O => N11685
    );
  COMP_DISPLAY_n0447110_SW21_G : LUT4_L
    generic map(
      INIT => X"FF75"
    )
    port map (
      I0 => CHOICE4051,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I2 => COMP_DISPLAY_n07842,
      I3 => CHOICE3994,
      LO => N12066
    );
  COMP_DISPLAY_XNor_stagecy_rn_341 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo329,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1050,
      O => COMP_DISPLAY_n0722
    );
  COMP_DISPLAY_VI96 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo21,
      I1 => COMP_DISPLAY_n0764,
      I2 => COMP_DISPLAY_n0762,
      I3 => COMP_DISPLAY_XNor_stage_cyo855,
      O => CHOICE3469
    );
  COMP_DISPLAY_norcy_rn_12 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo320,
      DI => N1,
      S => COMP_DISPLAY_N1040,
      O => COMP_DISPLAY_n0720
    );
  COMP_DISPLAY_n0329_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_4_Q,
      I2 => COMP_DISPLAY_n0373(4),
      I3 => N7423,
      LO => N12068
    );
  COMP_DISPLAY_XNor_stagecy_rn_379 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo366,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1093,
      O => COMP_DISPLAY_n0718
    );
  COMP_DISPLAY_VI1060 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo8,
      I1 => COMP_DISPLAY_n0712,
      I2 => COMP_DISPLAY_n0710,
      I3 => COMP_DISPLAY_XNor_stage_cyo404,
      O => CHOICE3652
    );
  COMP_DISPLAY_norcy_rn_15 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo384,
      DI => N1,
      S => COMP_DISPLAY_N1113,
      O => COMP_DISPLAY_n0716
    );
  COMP_DISPLAY_n0349_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_4_Q,
      I2 => COMP_DISPLAY_n0346(4),
      I3 => N7718,
      LO => N12070
    );
  COMP_DISPLAY_XNor_stagecy_rn_389 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo375,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1103,
      O => COMP_DISPLAY_n0714
    );
  COMP_DISPLAY_VI2012 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo15,
      I1 => COMP_DISPLAY_n0732,
      I2 => COMP_DISPLAY_n0730,
      I3 => COMP_DISPLAY_XNor_stage_cyo204,
      O => CHOICE3834
    );
  COMP_DISPLAY_norcy_rn_17 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo422,
      DI => N1,
      S => COMP_DISPLAY_N1156,
      O => COMP_DISPLAY_n0712
    );
  COMP_DISPLAY_n0352_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_4_Q,
      I2 => COMP_DISPLAY_n0355(4),
      I3 => N7294,
      LO => N12072
    );
  COMP_DISPLAY_XNor_stagecy_rn_455 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo440,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1176,
      O => COMP_DISPLAY_n0710
    );
  COMP_DISPLAY_VI1756 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo7,
      I1 => COMP_DISPLAY_n0716,
      I2 => COMP_DISPLAY_n0714,
      I3 => COMP_DISPLAY_XNor_stage_cyo394,
      O => CHOICE3787
    );
  COMP_DISPLAY_norcy_rn_18 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo431,
      DI => N1,
      S => COMP_DISPLAY_N1166,
      O => COMP_DISPLAY_n0708
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_632111_G : LUT4_L
    generic map(
      INIT => X"6044"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12074
    );
  COMP_DISPLAY_XNor_stagecy_rn_484 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo468,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1208,
      O => COMP_DISPLAY_n0706
    );
  COMP_DISPLAY_VI1646 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo9,
      I1 => COMP_DISPLAY_n0708,
      I2 => COMP_DISPLAY_n0706,
      I3 => COMP_DISPLAY_XNor_stage_cyo459,
      O => CHOICE3765
    );
  COMP_DISPLAY_norcy_rn_21 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo496,
      DI => N1,
      S => COMP_DISPLAY_N1240,
      O => COMP_DISPLAY_n0704
    );
  COMP_DISPLAY_n0340_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_4_Q,
      I2 => COMP_DISPLAY_n0337(4),
      I3 => N7425,
      LO => N12076
    );
  COMP_DISPLAY_XNor_stagecy_rn_531 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo514,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1260,
      O => COMP_DISPLAY_n0702
    );
  COMP_DISPLAY_VI1524 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo10,
      I1 => COMP_DISPLAY_n0704,
      I2 => COMP_DISPLAY_n0702,
      I3 => COMP_DISPLAY_XNor_stage_cyo478,
      O => CHOICE3742
    );
  COMP_DISPLAY_norcy_rn_22 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo505,
      DI => N1,
      S => COMP_DISPLAY_N1250,
      O => COMP_DISPLAY_n0700
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_678111_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N12078
    );
  COMP_DISPLAY_XNor_stagecy_rn_569 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo551,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1303,
      O => COMP_DISPLAY_n0698
    );
  COMP_DISPLAY_VI1414 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo11,
      I1 => COMP_DISPLAY_n0700,
      I2 => COMP_DISPLAY_n0698,
      I3 => COMP_DISPLAY_XNor_stage_cyo542,
      O => CHOICE3720
    );
  COMP_DISPLAY_norcy_rn_25 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo560,
      DI => N1,
      S => COMP_DISPLAY_N1313,
      O => COMP_DISPLAY_n0696
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43411_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(2),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => COMP_DISPLAY_n0342(1),
      LO => N12080
    );
  COMP_DISPLAY_XNor_stagecy_rn_607 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo588,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1344,
      O => COMP_DISPLAY_n0694
    );
  COMP_DISPLAY_VI2378 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo17,
      I1 => COMP_DISPLAY_n0748,
      I2 => COMP_DISPLAY_n0746,
      I3 => COMP_DISPLAY_XNor_stage_cyo148,
      O => CHOICE3903
    );
  COMP_DISPLAY_norcy_rn_26 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo579,
      DI => N1,
      S => COMP_DISPLAY_N1334,
      O => COMP_DISPLAY_n0692
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_662111_G : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      LO => N12082
    );
  COMP_DISPLAY_XNor_stagecy_rn_636 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo616,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1376,
      O => COMP_DISPLAY_n0690
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26511_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12084
    );
  COMP_CORE_n0174159_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_SOURIS_Y(2),
      I1 => COMP_SOURIS_Y(3),
      O => N11648
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15611_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(2),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12086
    );
  COMP_DISPLAY_n0371_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(4),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => N11740,
      I3 => N11739,
      LO => COMP_DISPLAY_MUX_BLOCK_N313
    );
  COMP_DISPLAY_norlut47 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => COMP_DISPLAY_N1965
    );
  COMP_DISPLAY_XNor_stagecy_rn_985 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo953,
      DI => COMP_DISPLAY_DISPLAY_n0313_5_cyo,
      S => COMP_DISPLAY_N1964,
      O => COMP_DISPLAY_XNor_stage_cyo954
    );
  COMP_DISPLAY_XNor_stagecy_rn_984 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo952,
      DI => COMP_DISPLAY_n0313(5),
      S => COMP_DISPLAY_N1963,
      O => COMP_DISPLAY_XNor_stage_cyo953
    );
  COMP_DISPLAY_XNor_stagelut985 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0313(5),
      LO => COMP_DISPLAY_N1963
    );
  COMP_DISPLAY_XNor_stagelut986 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_DISPLAY_n0313_5_cyo,
      LO => COMP_DISPLAY_N1964
    );
  COMP_DISPLAY_XNor_stagelut984 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0313(4),
      LO => COMP_DISPLAY_N1962
    );
  COMP_DISPLAY_XNor_stagecy_rn_982 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo950,
      DI => COMP_DISPLAY_n0313(3),
      S => COMP_DISPLAY_N1961,
      O => COMP_DISPLAY_XNor_stage_cyo951
    );
  COMP_DISPLAY_XNor_stagecy_rn_983 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo951,
      DI => COMP_DISPLAY_n0313(4),
      S => COMP_DISPLAY_N1962,
      O => COMP_DISPLAY_XNor_stage_cyo952
    );
  COMP_DISPLAY_XNor_stagecy_rn_981 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo949,
      DI => COMP_DISPLAY_n0313(2),
      S => COMP_DISPLAY_N1960,
      O => COMP_DISPLAY_XNor_stage_cyo950
    );
  COMP_DISPLAY_XNor_stagelut982 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_n0313(2),
      LO => COMP_DISPLAY_N1960
    );
  COMP_DISPLAY_XNor_stagelut983 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_n0313(3),
      LO => COMP_DISPLAY_N1961
    );
  COMP_DISPLAY_n0221_1_8_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_VS2,
      I1 => COMP_DISPLAY_VB,
      I2 => COMP_DISPLAY_N4211,
      O => N11245
    );
  COMP_DISPLAY_XNor_stagecy_rn_979 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_n0374(26),
      S => COMP_DISPLAY_N1958,
      O => COMP_DISPLAY_XNor_stage_cyo948
    );
  COMP_DISPLAY_XNor_stagecy_rn_980 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo948,
      DI => COMP_DISPLAY_N1909,
      S => COMP_DISPLAY_N1959,
      O => COMP_DISPLAY_XNor_stage_cyo949
    );
  COMP_DISPLAY_Ker432142 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => N11640,
      I2 => COMP_DISPLAY_n0263(2),
      I3 => COMP_DISPLAY_n0263(3),
      O => CHOICE2686
    );
  COMP_DISPLAY_n0335_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(2),
      O => N11566
    );
  COMP_DISPLAY_XNor_stagelut980 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_n0374(26),
      LO => COMP_DISPLAY_N1958
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_4_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(5)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(4)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_13_558 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_12,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_486,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_14,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_13
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48311_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12088
    );
  COMP_DISPLAY_n0340_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      O => N11584
    );
  COMP_DISPLAY_n0362_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      O => N11710
    );
  COMP_DISPLAY_VB26 : LUT4_D
    generic map(
      INIT => X"0E00"
    )
    port map (
      I0 => CHOICE2597,
      I1 => CHOICE2595,
      I2 => COMP_DISPLAY_n0744,
      I3 => COMP_DISPLAY_N4321,
      LO => N13009,
      O => COMP_DISPLAY_VB
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_2_cyo,
      LI => COMP_DISPLAY_COMP_VIDEO_SCORE_N5,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0031(3)
    );
  COMP_DISPLAY_n0335_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_4_Q,
      I2 => COMP_DISPLAY_n0333(4),
      I3 => N7760,
      LO => N12090
    );
  COMP_DISPLAY_Msub_n0154_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_7,
      I1 => COMP_CORE_IMPACTS_Y_12_4,
      I2 => COMP_CORE_IMPACTS_Y_12_5,
      I3 => COMP_CORE_IMPACTS_Y_12_6,
      O => COMP_DISPLAY_n1146(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5221 : LUT4_L
    generic map(
      INIT => X"9998"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_n0304(14),
      I2 => COMP_DISPLAY_n0304(15),
      I3 => COMP_DISPLAY_n0304(13),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_522
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_649111_G : LUT4_L
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12092
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER_2 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(2),
      G => CHOICE2642,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2)
    );
  COMP_DISPLAY_VP251_SW0 : LUT4
    generic map(
      INIT => X"F9D9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => N11658
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_133_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      O => N7966
    );
  COMP_DISPLAY_VP399_SW0 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => CHOICE2240,
      I2 => N11660,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => N11429
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_51_559 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_50,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_55_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_51
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_132 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(2),
      I1 => COMP_DISPLAY_n0367(4),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => N11537,
      O => COMP_DISPLAY_n0193_2_Q
    );
  COMP_DISPLAY_VI914 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo,
      I1 => COMP_DISPLAY_n0856,
      I2 => COMP_DISPLAY_n0854,
      I3 => COMP_DISPLAY_XNor_stage_cyo36,
      O => CHOICE3627
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_511 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_Mmult_n0374_inst_lut4_506,
      I2 => COMP_DISPLAY_Mmult_n0374_N16,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_51
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_132_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      LO => N11537
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45511_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12094
    );
  COMP_DISPLAY_VI2784 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CHOICE3699,
      I1 => CHOICE3790,
      I2 => CHOICE3974,
      I3 => CHOICE3631,
      O => COMP_DISPLAY_VI
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_54_560 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_53,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_58_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_54
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_57 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_52,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_57_rt,
      O => COMP_DISPLAY_Mmult_n0374_N136
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_131 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(4),
      I1 => COMP_DISPLAY_n0367(3),
      I2 => N11568,
      O => COMP_DISPLAY_n0193_1_Q
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_56_561 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_55,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_60_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_56
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_59 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_54,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_59_rt,
      O => COMP_DISPLAY_Mmult_n0374_N138
    );
  U9_U10_n00101 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd3,
      I1 => U9_U10_N6,
      I2 => U9_U10_START_M,
      I3 => U9_U10_ETAT_S_FFd4,
      O => U9_U10_n0010
    );
  COMP_DISPLAY_VI206 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo20,
      I1 => COMP_DISPLAY_n0768,
      I2 => COMP_DISPLAY_n0766,
      I3 => COMP_DISPLAY_XNor_stage_cyo836,
      O => CHOICE3491
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_491 : LUT4_L
    generic map(
      INIT => X"E11E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_n0304(9),
      I2 => COMP_DISPLAY_n0304(10),
      I3 => COMP_DISPLAY_Mmult_n0374_N14,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_49
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5892 : LUT4_L
    generic map(
      INIT => X"0043"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11186
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5711_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(1),
      LO => N12096
    );
  COMP_DISPLAY_Ker4431 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => COMP_DISPLAY_N4431
    );
  COMP_DISPLAY_n0368_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(1),
      O => N11457
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_821 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_N93,
      I1 => COMP_DISPLAY_Mmult_n0374_N139,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_82
    );
  COMP_DISPLAY_n0347_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(2),
      O => N11605
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_56 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_51,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_56_rt,
      O => COMP_DISPLAY_Mmult_n0374_N135
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30411_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12098
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_127_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      O => N7956
    );
  COMP_CORE_n0058_1_rn_0111_G : LUT4
    generic map(
      INIT => X"62A2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      I3 => COMP_CORE_XTIRS(0),
      O => N12100
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_80_562 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_79,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_86_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_80
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_236 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(2),
      I1 => COMP_DISPLAY_n0331(4),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => N8088,
      O => COMP_DISPLAY_n0197_22_Q
    );
  COMP_DISPLAY_n0221_0_56 : LUT4_L
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => COMP_DISPLAY_VVO,
      I1 => N11217,
      I2 => COMP_DISPLAY_n0804,
      I3 => N11247,
      LO => COMP_DISPLAY_n0221_0_Q
    );
  COMP_DISPLAY_VI954 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CHOICE3583,
      I1 => N11262,
      I2 => CHOICE3538,
      I3 => CHOICE3629,
      O => CHOICE3631
    );
  COMP_DISPLAY_n0221_2_85 : LUT4_L
    generic map(
      INIT => X"A088"
    )
    port map (
      I0 => CHOICE3998,
      I1 => N11249,
      I2 => N11250,
      I3 => COMP_DISPLAY_n0804,
      LO => COMP_DISPLAY_n0221_2_Q
    );
  COMP_DISPLAY_n0366_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      O => N11746
    );
  COMP_DISPLAY_n0341_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_4_Q,
      I2 => COMP_DISPLAY_n0338(4),
      I3 => N7284,
      LO => N12102
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(0),
      LO => N12104
    );
  COMP_DISPLAY_n0345_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      O => N11588
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_35_563 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_34,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_536,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_38,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_35
    );
  COMP_DISPLAY_n0356_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_4_Q,
      I2 => COMP_DISPLAY_n0354(4),
      I3 => N7490,
      LO => N12106
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26111_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(1),
      I1 => COMP_DISPLAY_n0334(2),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N12108
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65711_F : LUT4_L
    generic map(
      INIT => X"1F00"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10404
    );
  COMP_DISPLAY_DISPLAY_n0310_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_8_cyo,
      LI => COMP_CORE_IMPACTS_X_17_9_rt,
      O => COMP_DISPLAY_n0310(9)
    );
  COMP_DISPLAY_DISPLAY_n0273_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_8_cyo,
      LI => COMP_CORE_IMPACTS_X_3_9_rt,
      O => COMP_DISPLAY_n0273(9)
    );
  COMP_DISPLAY_DISPLAY_n0272_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_8_cyo,
      LI => COMP_DISPLAY_N235,
      O => COMP_DISPLAY_n0272(9)
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15711_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12110
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13611_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12112
    );
  COMP_DISPLAY_DISPLAY_n0309_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_8_cyo,
      LI => COMP_DISPLAY_N245,
      O => COMP_DISPLAY_n0309(9)
    );
  COMP_DISPLAY_n0328_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_4_Q,
      I2 => COMP_DISPLAY_n0331(4),
      I3 => N8068,
      LO => N12114
    );
  COMP_DISPLAY_DISPLAY_n0308_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_8_cyo,
      LI => COMP_CORE_IMPACTS_X_18_9_rt,
      O => COMP_DISPLAY_n0308(9)
    );
  COMP_DISPLAY_DISPLAY_n0324_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_8_cyo,
      LI => COMP_DISPLAY_N240,
      O => COMP_DISPLAY_n0324(9)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5501 : LUT4_L
    generic map(
      INIT => X"2644"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(22),
      I1 => COMP_DISPLAY_n0304(23),
      I2 => COMP_DISPLAY_n0304(20),
      I3 => COMP_DISPLAY_n0304(21),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_550
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_87 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_80,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_87_rt,
      O => COMP_DISPLAY_n0374(28)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER_0 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(0),
      G => CHOICE2642,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0)
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80011_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12116
    );
  COMP_DISPLAY_DISPLAY_n0307_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_8_cyo,
      LI => COMP_DISPLAY_N252,
      O => COMP_DISPLAY_n0307(9)
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47711_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(3),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(1),
      LO => N12118
    );
  COMP_DISPLAY_DISPLAY_n0306_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_8_cyo,
      LI => COMP_CORE_IMPACTS_X_16_9_rt,
      O => COMP_DISPLAY_n0306(9)
    );
  COMP_DISPLAY_DISPLAY_n0305_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_8_cyo,
      LI => COMP_DISPLAY_N257,
      O => COMP_DISPLAY_n0305(9)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_521 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_N17,
      I1 => COMP_DISPLAY_Mmult_n0374_N47,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_52
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5201_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(13),
      I1 => COMP_DISPLAY_n0304(14),
      O => N11234
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42411_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12120
    );
  COMP_DISPLAY_n0335_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(2),
      O => N11565
    );
  COMP_DISPLAY_DISPLAY_n0304_26_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_25_cyo,
      LI => COMP_CORE_XTPS_CLIC(26),
      O => COMP_DISPLAY_n0304(26)
    );
  COMP_DISPLAY_DISPLAY_n0316_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_8_cyo,
      LI => COMP_CORE_XXL_9_rt1,
      O => COMP_DISPLAY_n0316(9)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER_3 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(3),
      G => CHOICE2146,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_627111_G : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(0),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(2),
      LO => N12122
    );
  COMP_DISPLAY_VVO96_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_12_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_4_Q,
      LO => N12124
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_105_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      O => N7932
    );
  COMP_DISPLAY_DISPLAY_n0303_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_8_cyo,
      LI => COMP_CORE_IMPACTS_X_14_9_rt,
      O => COMP_DISPLAY_n0303(9)
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_160 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(2),
      I1 => COMP_DISPLAY_n0369(4),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => N7998,
      O => COMP_DISPLAY_n0195_2_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_104_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      LO => N7930
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_159 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(4),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => N7996,
      O => COMP_DISPLAY_n0195_1_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_103_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      LO => N7928
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8911_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12126
    );
  COMP_DISPLAY_n0366_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      O => N11475
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_62911_F : LUT4_L
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N10452
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00798 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd9,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd11,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd4,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd6,
      O => CHOICE1687
    );
  COMP_DISPLAY_VI1673 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(2),
      I1 => COMP_DISPLAY_n0339(1),
      O => CHOICE3774
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47911_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(3),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12128
    );
  COMP_DISPLAY_DISPLAY_n0302_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_8_cyo,
      LI => COMP_DISPLAY_N270,
      O => COMP_DISPLAY_n0302(9)
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_99_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      O => N7922
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_13 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_11,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_13,
      O => COMP_DISPLAY_Mmult_n0374_N13
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_49911_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(2),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N12130
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45311_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12132
    );
  COMP_DISPLAY_n0363_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      O => N11758
    );
  COMP_DISPLAY_DISPLAY_n0301_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_8_cyo,
      LI => COMP_CORE_IMPACTS_X_15_9_rt,
      O => COMP_DISPLAY_n0301(9)
    );
  COMP_DISPLAY_VP226 : LUT4
    generic map(
      INIT => X"C4CC"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => CHOICE2211,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2216
    );
  COMP_DISPLAY_DISPLAY_n0300_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_8_cyo,
      LI => COMP_DISPLAY_N281,
      O => COMP_DISPLAY_n0300(9)
    );
  COMP_DISPLAY_DISPLAY_n0299_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_8_cyo,
      LI => COMP_CORE_IMPACTS_X_12_9_rt,
      O => COMP_DISPLAY_n0299(9)
    );
  COMP_DISPLAY_DISPLAY_n0298_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_8_cyo,
      LI => COMP_DISPLAY_N276,
      O => COMP_DISPLAY_n0298(9)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_1_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_CORE_XSCORE(1),
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_N3,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0297_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_8_cyo,
      LI => COMP_CORE_IMPACTS_X_13_9_rt,
      O => COMP_DISPLAY_n0297(9)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63811_F : LUT4_L
    generic map(
      INIT => X"8981"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10436
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73911_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12134
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26911_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12136
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19111_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(2),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12138
    );
  COMP_DISPLAY_n0356_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(2),
      O => N11673
    );
  COMP_DISPLAY_DISPLAY_n0296_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_8_cyo,
      LI => COMP_DISPLAY_N288,
      O => COMP_DISPLAY_n0296(9)
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(2),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12140
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N12142
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81311_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(0),
      LO => N12144
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(0),
      LO => N12146
    );
  COMP_DISPLAY_n0352_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      O => N11697
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(7),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_22 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_19,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_22,
      O => COMP_DISPLAY_Mmult_n0374_N47
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48011_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12148
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_626111_G : LUT4_L
    generic map(
      INIT => X"1514"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12150
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_96 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(4),
      I1 => COMP_DISPLAY_n0304(5),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_481,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_9
    );
  COMP_DISPLAY_DISPLAY_n0295_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_8_cyo,
      LI => COMP_CORE_IMPACTS_X_11_9_rt,
      O => COMP_DISPLAY_n0295(9)
    );
  COMP_DISPLAY_DISPLAY_n0294_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_8_cyo,
      LI => COMP_DISPLAY_N294,
      O => COMP_DISPLAY_n0294(9)
    );
  COMP_DISPLAY_DISPLAY_n0293_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_8_cyo,
      LI => COMP_CORE_IMPACTS_X_9_9_rt,
      O => COMP_DISPLAY_n0293(9)
    );
  COMP_DISPLAY_DISPLAY_n0292_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_8_cyo,
      LI => COMP_DISPLAY_N300,
      O => COMP_DISPLAY_n0292(9)
    );
  COMP_DISPLAY_DISPLAY_n0291_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_8_cyo,
      LI => COMP_CORE_IMPACTS_X_10_9_rt,
      O => COMP_DISPLAY_n0291(9)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6171 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11161
    );
  COMP_DISPLAY_DISPLAY_n0290_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_8_cyo,
      LI => COMP_DISPLAY_N306,
      O => COMP_DISPLAY_n0290(9)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_641111_G : LUT4_L
    generic map(
      INIT => X"8191"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12152
    );
  COMP_CORE_n0058_2_rn_0111_G : LUT4
    generic map(
      INIT => X"62A2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      I3 => COMP_CORE_Madd_n0081_n0005(0),
      O => N12154
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_77_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      O => N7898
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_104 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(2),
      I1 => COMP_DISPLAY_n0364(4),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => N7930,
      O => COMP_DISPLAY_n0192_2_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_76_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      LO => N7896
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_103 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(4),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => N7928,
      O => COMP_DISPLAY_n0192_1_Q
    );
  COMP_DISPLAY_DISPLAY_n0289_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_8_cyo,
      LI => COMP_CORE_IMPACTS_X_21_9_rt,
      O => COMP_DISPLAY_n0289(9)
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_75_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      LO => N7894
    );
  COMP_DISPLAY_n0345_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      O => N11707
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(3)
    );
  COMP_DISPLAY_n0363_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      O => N11473
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67111_F : LUT4_L
    generic map(
      INIT => X"2003"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10374
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16411_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12156
    );
  COMP_DISPLAY_n07812 : LUT4
    generic map(
      INIT => X"1F5F"
    )
    port map (
      I0 => CHOICE2785,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I3 => N2506,
      O => COMP_DISPLAY_n0781
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_7_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_8_cyo
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_71_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      O => N7888
    );
  COMP_DISPLAY_VTS28 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_N150,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I3 => N11638,
      O => CHOICE2289
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(0),
      LO => N12158
    );
  COMP_DISPLAY_XNor_stagecy_rn_664 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo643,
      DI => COMP_DISPLAY_n0317(9),
      S => COMP_DISPLAY_N1563,
      O => COMP_DISPLAY_n0816
    );
  COMP_DISPLAY_XNor_stagecy_rn_684 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo661,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      S => COMP_DISPLAY_N1583,
      O => COMP_DISPLAY_n0815
    );
  COMP_DISPLAY_XNor_stagecy_rn_694 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo670,
      DI => COMP_DISPLAY_n0316(9),
      S => COMP_DISPLAY_N1593,
      O => COMP_DISPLAY_n0814
    );
  COMP_DISPLAY_XNor_stagecy_rn_674 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo652,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1573,
      O => COMP_DISPLAY_n0813
    );
  COMP_DISPLAY_VI2610 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo23,
      I1 => COMP_DISPLAY_n0756,
      I2 => COMP_DISPLAY_n0754,
      I3 => COMP_DISPLAY_XNor_stage_cyo947,
      O => CHOICE3948
    );
  COMP_DISPLAY_norcy_rn_31 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo698,
      DI => N1,
      S => COMP_DISPLAY_N1625,
      O => COMP_DISPLAY_n0811
    );
  COMP_CORE_n0058_3_rn_0111_G : LUT4
    generic map(
      INIT => X"62A2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      I3 => COMP_CORE_Madd_n0081_n0007(0),
      O => N12160
    );
  COMP_DISPLAY_XNor_stagecy_rn_732 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo707,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1635,
      O => COMP_DISPLAY_n0809
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_5_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_6_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(6)
    );
  COMP_DISPLAY_n0362_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      O => N11755
    );
  COMP_DISPLAY_norcy_rn_32 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo716,
      DI => N1,
      S => COMP_DISPLAY_N1645,
      O => COMP_DISPLAY_n0748
    );
  COMP_DISPLAY_VI742 : LUT4
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(2),
      I1 => COMP_DISPLAY_n0349(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF56,
      I3 => CHOICE3593,
      O => CHOICE3595
    );
  COMP_DISPLAY_norcy_rn_46 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo954,
      DI => N0,
      S => COMP_DISPLAY_N1965,
      O => COMP_DISPLAY_n0804
    );
  COMP_DISPLAY_VI1280 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo12,
      I1 => COMP_DISPLAY_n0696,
      I2 => COMP_DISPLAY_n0694,
      I3 => COMP_DISPLAY_XNor_stage_cyo570,
      O => CHOICE3696
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63911_F : LUT4_L
    generic map(
      INIT => X"8981"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10434
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76411_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(2),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(1),
      LO => N12162
    );
  COMP_DISPLAY_n0371_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      O => N11739
    );
  COMP_DISPLAY_DISPLAY_n0288_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_8_cyo,
      LI => COMP_DISPLAY_N312,
      O => COMP_DISPLAY_n0288(9)
    );
  COMP_DISPLAY_Msub_n0160_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_7,
      I1 => COMP_CORE_IMPACTS_Y_15_4,
      I2 => COMP_CORE_IMPACTS_Y_15_5,
      I3 => COMP_CORE_IMPACTS_Y_15_6,
      O => COMP_DISPLAY_n1148_34(7)
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4511_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12164
    );
  COMP_DISPLAY_XNor_stagecy_rn_760 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo734,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1666,
      O => COMP_DISPLAY_n0750
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6132 : LUT4_L
    generic map(
      INIT => X"F9FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11159
    );
  COMP_DISPLAY_n0356_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(2),
      O => N11674
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48111_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12166
    );
  COMP_DISPLAY_VI1678 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3774,
      I1 => COMP_DISPLAY_n0339(0),
      I2 => COMP_DISPLAY_n0178_2_Q,
      I3 => COMP_DISPLAY_n0178_1_Q,
      LO => CHOICE3775
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28711_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12168
    );
  COMP_CORE_n0129_INV1 : LUT4
    generic map(
      INIT => X"4C44"
    )
    port map (
      I0 => CHOICE2004,
      I1 => COMP_CORE_COMP_RANDOM_X_REG(0),
      I2 => CHOICE1997,
      I3 => COMP_CORE_COMP_RANDOM_X_REG(4),
      O => COMP_CORE_n0129_INV
    );
  COMP_DISPLAY_n0446453 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I2 => N11780,
      I3 => CHOICE3069,
      O => COMP_DISPLAY_VBG2
    );
  COMP_DISPLAY_norcy_rn_34 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo753,
      DI => N1,
      S => COMP_DISPLAY_N1687,
      O => COMP_DISPLAY_n0752
    );
  COMP_DISPLAY_Ker4141 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => COMP_DISPLAY_N4141
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N12170
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5341 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(17),
      I1 => COMP_DISPLAY_n0304(18),
      I2 => COMP_DISPLAY_n0304(19),
      I3 => COMP_DISPLAY_n0304(16),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_534
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(8),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(8)
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36511_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(1),
      LO => N12172
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_54111_F : LUT4
    generic map(
      INIT => X"098F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      O => N10470
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_19_564 : MUXCY
    port map (
      CI => N0,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_506,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_21,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_19
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_12 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_10,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_12,
      O => COMP_DISPLAY_Mmult_n0374_N12
    );
  COMP_DISPLAY_VI328 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo13,
      I1 => COMP_DISPLAY_n0692,
      I2 => COMP_DISPLAY_n0690,
      I3 => COMP_DISPLAY_XNor_stage_cyo607,
      O => CHOICE3514
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_121 : LUT4_L
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut4_484,
      I1 => COMP_DISPLAY_n0304(7),
      I2 => COMP_DISPLAY_n0304(6),
      I3 => N11220,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_12
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_540111_G : LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N12174
    );
  COMP_DISPLAY_XNor_stagecy_rn_798 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo771,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1708,
      O => COMP_DISPLAY_n0754
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_49_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      O => N7864
    );
  COMP_DISPLAY_VP436 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => CHOICE2263
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_76 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(2),
      I1 => COMP_DISPLAY_n0361(4),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => N7896,
      O => COMP_DISPLAY_n0191_2_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_48_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      LO => N7862
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_75 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(4),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => N7894,
      O => COMP_DISPLAY_n0191_1_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_47_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      LO => N7860
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_24_565 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_23,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_511,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_26,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_24
    );
  COMP_DISPLAY_n0362_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      O => N11471
    );
  COMP_DISPLAY_n044780 : LUT4
    generic map(
      INIT => X"4C44"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => CHOICE4050,
      I2 => COMP_DISPLAY_N62,
      I3 => COMP_DISPLAY_N4531,
      O => CHOICE4051
    );
  COMP_DISPLAY_n0350_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0348(4),
      I2 => N7660,
      I3 => COMP_DISPLAY_n0184_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N133
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(0),
      LO => N12176
    );
  COMP_DISPLAY_VL1235 : LUT4_D
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE3447,
      I1 => COMP_DISPLAY_n0318(1),
      I2 => CHOICE3316,
      I3 => CHOICE3443,
      LO => N13010,
      O => COMP_DISPLAY_VL
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_55 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_50,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_55_rt,
      O => COMP_DISPLAY_Mmult_n0374_N134
    );
  COMP_DISPLAY_VI208_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3491,
      I1 => COMP_DISPLAY_n0363(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF6,
      LO => N12178
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_53_566 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_52,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_57_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_53
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_58 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_53,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_58_rt,
      O => COMP_DISPLAY_Mmult_n0374_N137
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_801 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut4_531,
      I1 => COMP_DISPLAY_Mmult_n0374_N137,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_80
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_55_567 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_54,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_59_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_55
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_60 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_55,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_60_rt,
      O => COMP_DISPLAY_Mmult_n0374_N139
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_73_568 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_72,
      DI => COMP_DISPLAY_Mmult_n0374_N136,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_79,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_73
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67711_F : LUT3_L
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      LO => N10362
    );
  COMP_DISPLAY_VB21 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_N18,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I2 => COMP_DISPLAY_n0744,
      I3 => COMP_DISPLAY_N4321,
      O => COMP_DISPLAY_VB2
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_61 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_56,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_61,
      O => COMP_DISPLAY_Mmult_n0374_N140
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_72_569 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_71,
      DI => COMP_DISPLAY_Mmult_n0374_N135,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_78,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_72
    );
  COMP_DISPLAY_VI2014_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3834,
      I1 => COMP_DISPLAY_n0345(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF6,
      LO => N12180
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67211 : MUXF5
    port map (
      I0 => N10372,
      I1 => N10373,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_50_Q
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_52_570 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_51,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_56_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_52
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_7911_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(2),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(0),
      LO => N12182
    );
  COMP_DISPLAY_VTS317 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I2 => COMP_DISPLAY_N62,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2358
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_74_571 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_73,
      DI => COMP_DISPLAY_Mmult_n0374_N137,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_80,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_74
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_43_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      O => N7854
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_670111_G : LUT4_L
    generic map(
      INIT => X"80DF"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12184
    );
  COMP_DISPLAY_n0340_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      O => N11704
    );
  COMP_DISPLAY_VI23 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF56,
      I2 => CHOICE3457,
      O => CHOICE3458
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_7811_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12186
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26311_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(2),
      I1 => COMP_DISPLAY_n0334(3),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N12188
    );
  COMP_DISPLAY_VI752 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(2),
      I1 => COMP_DISPLAY_n0349(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF55,
      O => CHOICE3597
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_40_SW0 : LUT2_D
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      LO => N13011,
      O => N7850
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_37 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_33,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_37,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_63
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64711_F : LUT4_L
    generic map(
      INIT => X"081C"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(2),
      LO => N10420
    );
  COMP_DISPLAY_VI2720 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo22,
      I1 => COMP_DISPLAY_n0760,
      I2 => COMP_DISPLAY_n0758,
      I3 => COMP_DISPLAY_XNor_stage_cyo919,
      O => CHOICE3970
    );
  COMP_DISPLAY_norcy_rn_37 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo799,
      DI => N1,
      S => COMP_DISPLAY_N1740,
      O => COMP_DISPLAY_n0772
    );
  U9_U10_Mrom_n0001_inst_mux_f5_826111_G : LUT4
    generic map(
      INIT => X"0529"
    )
    port map (
      I0 => U9_U10_CNOTE(0),
      I1 => U9_U10_CNOTE(3),
      I2 => U9_U10_CNOTE(4),
      I3 => U9_U10_CNOTE(2),
      O => N12190
    );
  COMP_DISPLAY_XNor_stagecy_rn_845 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo817,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1760,
      O => COMP_DISPLAY_n0770
    );
  COMP_DISPLAY_VI1902 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo6,
      I1 => COMP_DISPLAY_n0720,
      I2 => COMP_DISPLAY_n0718,
      I3 => COMP_DISPLAY_XNor_stage_cyo357,
      O => CHOICE3812
    );
  COMP_DISPLAY_norcy_rn_38 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo808,
      DI => N1,
      S => COMP_DISPLAY_N1750,
      O => COMP_DISPLAY_n0768
    );
  COMP_DISPLAY_n0347_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_4_Q,
      I2 => COMP_DISPLAY_n0344(4),
      I3 => N7456,
      LO => N12192
    );
  COMP_DISPLAY_XNor_stagecy_rn_874 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo845,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1792,
      O => COMP_DISPLAY_n0766
    );
  U9_U10_Mrom_n0001_inst_mux_f5_827111_G : LUT4
    generic map(
      INIT => X"0109"
    )
    port map (
      I0 => U9_U10_CNOTE(0),
      I1 => U9_U10_CNOTE(4),
      I2 => U9_U10_CNOTE(3),
      I3 => U9_U10_CNOTE(2),
      O => N12194
    );
  COMP_DISPLAY_norcy_rn_41 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo873,
      DI => N1,
      S => COMP_DISPLAY_N1824,
      O => COMP_DISPLAY_n0764
    );
  COMP_DISPLAY_VL1451_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(0),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_39_Q,
      I3 => COMP_DISPLAY_n0008_6_Q,
      LO => N12196
    );
  COMP_DISPLAY_XNor_stagecy_rn_921 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo891,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1844,
      O => COMP_DISPLAY_n0762
    );
  COMP_DISPLAY_VI2134 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo1,
      I1 => COMP_DISPLAY_n0852,
      I2 => COMP_DISPLAY_n0850,
      I3 => COMP_DISPLAY_XNor_stage_cyo73,
      O => CHOICE3857
    );
  COMP_DISPLAY_norcy_rn_42 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo882,
      DI => N1,
      S => COMP_DISPLAY_N1834,
      O => COMP_DISPLAY_n0760
    );
  COMP_DISPLAY_n0366_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_4_Q,
      I2 => COMP_DISPLAY_n0364(4),
      I3 => N7932,
      LO => N12198
    );
  COMP_DISPLAY_XNor_stagecy_rn_959 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo928,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1887,
      O => COMP_DISPLAY_n0758
    );
  COMP_DISPLAY_VI2244 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_nor_cyo4,
      I1 => COMP_DISPLAY_n0740,
      I2 => COMP_DISPLAY_n0738,
      I3 => COMP_DISPLAY_XNor_stage_cyo251,
      O => CHOICE3879
    );
  COMP_DISPLAY_norcy_rn_45 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo937,
      DI => N1,
      S => COMP_DISPLAY_N1897,
      O => COMP_DISPLAY_n0756
    );
  COMP_DISPLAY_VL312 : MUXF5
    port map (
      I0 => N11391,
      I1 => N11392,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3266
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12200
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15411_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(2),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(1),
      LO => N12202
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14811_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12204
    );
  COMP_DISPLAY_Msub_n0134_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_7,
      I1 => COMP_CORE_IMPACTS_Y_2_4,
      I2 => COMP_CORE_IMPACTS_Y_2_5,
      I3 => COMP_CORE_IMPACTS_Y_2_6,
      O => COMP_DISPLAY_n1122_23(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_44_572 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_43,
      DI => COMP_DISPLAY_Mmult_n0374_N13,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_48,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_44
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_46_573 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_45,
      DI => COMP_DISPLAY_Mmult_n0374_N15,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_50,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_46
    );
  COMP_DISPLAY_Msub_n0156_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_7,
      I1 => COMP_CORE_IMPACTS_Y_13_4,
      I2 => COMP_CORE_IMPACTS_Y_13_5,
      I3 => COMP_CORE_IMPACTS_Y_13_6,
      O => COMP_DISPLAY_n1144_30(7)
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72511_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(3),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12206
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48911_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12208
    );
  COMP_DISPLAY_Msub_n0150_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_7,
      I1 => COMP_CORE_IMPACTS_Y_10_4,
      I2 => COMP_CORE_IMPACTS_Y_10_5,
      I3 => COMP_CORE_IMPACTS_Y_10_6,
      O => COMP_DISPLAY_n1138_39(7)
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29111_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(2),
      I1 => COMP_DISPLAY_n0338(3),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12210
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_10_574 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_9,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_483,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_11,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_10
    );
  COMP_DISPLAY_Msub_n0162_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_7,
      I1 => COMP_CORE_IMPACTS_Y_16_4,
      I2 => COMP_CORE_IMPACTS_Y_16_5,
      I3 => COMP_CORE_IMPACTS_Y_16_6,
      O => COMP_DISPLAY_n1152_29(7)
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78911_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(2),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N12212
    );
  COMP_DISPLAY_Ker432674_SW0 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => N11768
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5351 : LUT4
    generic map(
      INIT => X"9998"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(16),
      I1 => COMP_DISPLAY_n0304(18),
      I2 => COMP_DISPLAY_n0304(19),
      I3 => COMP_DISPLAY_n0304(17),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_535
    );
  COMP_DISPLAY_n0332_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(2),
      O => N11721
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35311_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12214
    );
  COMP_DISPLAY_Msub_n0158_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_7,
      I1 => COMP_CORE_IMPACTS_Y_14_4,
      I2 => COMP_CORE_IMPACTS_Y_14_5,
      I3 => COMP_CORE_IMPACTS_Y_14_6,
      O => COMP_DISPLAY_n1150_21(7)
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75411_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12216
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_28 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_25,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_522,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_58
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_371 : LUT4_L
    generic map(
      INIT => X"C396"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(22),
      I1 => COMP_DISPLAY_n0304(23),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_535,
      I3 => N11230,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_37
    );
  COMP_DISPLAY_Msub_n0128_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_7,
      I1 => COMP_CORE_IMPACTS_Y_22_4,
      I2 => COMP_CORE_IMPACTS_Y_22_5,
      I3 => COMP_CORE_IMPACTS_Y_22_6,
      O => COMP_DISPLAY_n1160_26(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5191_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(13),
      I1 => COMP_DISPLAY_n0304(12),
      O => N11228
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50011_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12218
    );
  COMP_DISPLAY_n0371_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      O => N11695
    );
  COMP_DISPLAY_Msub_n0164_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_7,
      I1 => COMP_CORE_IMPACTS_Y_17_4,
      I2 => COMP_CORE_IMPACTS_Y_17_5,
      I3 => COMP_CORE_IMPACTS_Y_17_6,
      O => COMP_DISPLAY_n1156_14(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63011_F : LUT4_L
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N10450
    );
  COMP_DISPLAY_Msub_n0142_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_7,
      I1 => COMP_CORE_IMPACTS_Y_6_4,
      I2 => COMP_CORE_IMPACTS_Y_6_5,
      I3 => COMP_CORE_IMPACTS_Y_6_6,
      O => COMP_DISPLAY_n1128_4(7)
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32211_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(2),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(1),
      LO => N12220
    );
  COMP_DISPLAY_n0362_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_4_Q,
      I2 => COMP_DISPLAY_n0365(4),
      I3 => N7864,
      LO => N12222
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5481 : LUT4_L
    generic map(
      INIT => X"9998"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(20),
      I1 => COMP_DISPLAY_n0304(22),
      I2 => COMP_DISPLAY_n0304(23),
      I3 => COMP_DISPLAY_n0304(21),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_548
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46511_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12224
    );
  COMP_DISPLAY_Msub_n0170_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_7,
      I1 => COMP_CORE_IMPACTS_Y_20_4,
      I2 => COMP_CORE_IMPACTS_Y_20_5,
      I3 => COMP_CORE_IMPACTS_Y_20_6,
      O => COMP_DISPLAY_n1130_17(7)
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(2),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N12226
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68211_G : LUT4_L
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10351
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_29 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_26,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_523,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_59
    );
  COMP_DISPLAY_Msub_n0166_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_7,
      I1 => COMP_CORE_IMPACTS_Y_18_4,
      I2 => COMP_CORE_IMPACTS_Y_18_5,
      I3 => COMP_CORE_IMPACTS_Y_18_6,
      O => COMP_DISPLAY_n1154_16(7)
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69011_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12228
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_21_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      O => N7830
    );
  COMP_DISPLAY_Msub_n0132_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_7,
      I1 => COMP_CORE_IMPACTS_Y_1_4,
      I2 => COMP_CORE_IMPACTS_Y_1_5,
      I3 => COMP_CORE_IMPACTS_Y_1_6,
      O => COMP_DISPLAY_n1166_41(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_810 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(4),
      I1 => COMP_DISPLAY_Mmult_n0374_inst_lut4_480,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_8
    );
  COMP_DISPLAY_Msub_n0144_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_7,
      I1 => COMP_CORE_IMPACTS_Y_7_4,
      I2 => COMP_CORE_IMPACTS_Y_7_5,
      I3 => COMP_CORE_IMPACTS_Y_7_6,
      O => COMP_DISPLAY_n1134_25(7)
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_20 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(2),
      I1 => COMP_DISPLAY_n0358(4),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => N11551,
      O => COMP_DISPLAY_n0189_2_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36011_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12230
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_20_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      LO => N11551
    );
  COMP_DISPLAY_Msub_n0172_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_7,
      I1 => COMP_CORE_IMPACTS_Y_21_4,
      I2 => COMP_CORE_IMPACTS_Y_21_5,
      I3 => COMP_CORE_IMPACTS_Y_21_6,
      O => COMP_DISPLAY_n1136_9(7)
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_19 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(4),
      I1 => COMP_DISPLAY_n0358(3),
      I2 => N11618,
      O => COMP_DISPLAY_n0189_1_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(2),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N12232
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(2),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N12234
    );
  COMP_DISPLAY_Msub_n0168_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_7,
      I1 => COMP_CORE_IMPACTS_Y_19_4,
      I2 => COMP_CORE_IMPACTS_Y_19_5,
      I3 => COMP_CORE_IMPACTS_Y_19_6,
      O => COMP_DISPLAY_n1158_28(7)
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_19_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      LO => N11618
    );
  COMP_DISPLAY_n0453133 : LUT4
    generic map(
      INIT => X"028A"
    )
    port map (
      I0 => COMP_DISPLAY_N4261,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => N11762,
      I3 => N11763,
      O => CHOICE2548
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_25 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_22,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_25,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_55
    );
  COMP_DISPLAY_Msub_n0130_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_7,
      I1 => COMP_CORE_IMPACTS_Y_0_4,
      I2 => COMP_CORE_IMPACTS_Y_0_5,
      I3 => COMP_CORE_IMPACTS_Y_0_6,
      O => COMP_DISPLAY_n1164_43(7)
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16911_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(1),
      LO => N12236
    );
  COMP_DISPLAY_Madd_n0131_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_4,
      I1 => COMP_CORE_IMPACTS_Y_0_7,
      I2 => COMP_CORE_IMPACTS_Y_0_5,
      I3 => COMP_CORE_IMPACTS_Y_0_6,
      O => COMP_DISPLAY_n1165_42(7)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_79_575 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_78,
      DI => N0,
      S => N7113,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_79
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_6211_G : LUT4_L
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      LO => N12238
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68111_G : LUT4_L
    generic map(
      INIT => X"0700"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10355
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45211_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12240
    );
  COMP_DISPLAY_Madd_n0133_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_4,
      I1 => COMP_CORE_IMPACTS_Y_1_7,
      I2 => COMP_CORE_IMPACTS_Y_1_5,
      I3 => COMP_CORE_IMPACTS_Y_1_6,
      O => COMP_DISPLAY_n1167_40(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68011_G : LUT3_L
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      LO => N10357
    );
  COMP_DISPLAY_n0353_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_4_Q,
      I2 => COMP_DISPLAY_n0351(4),
      I3 => N7650,
      LO => N12242
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63811 : MUXF5
    port map (
      I0 => N10436,
      I1 => N10437,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_14_Q
    );
  COMP_DISPLAY_Madd_n0129_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_4,
      I1 => COMP_CORE_IMPACTS_Y_22_7,
      I2 => COMP_CORE_IMPACTS_Y_22_5,
      I3 => COMP_CORE_IMPACTS_Y_22_6,
      O => COMP_DISPLAY_n1161_33(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67911_G : LUT4_L
    generic map(
      INIT => X"0801"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10359
    );
  U9_U10_Mrom_n0001_inst_mux_f5_828111_G : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => U9_U10_CNOTE(4),
      I1 => U9_U10_CNOTE(0),
      I2 => U9_U10_CNOTE(1),
      I3 => U9_U10_CNOTE(3),
      O => N12244
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12246
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_27 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_24,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_27,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_57
    );
  COMP_DISPLAY_Madd_n0135_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_4,
      I1 => COMP_CORE_IMPACTS_Y_2_7,
      I2 => COMP_CORE_IMPACTS_Y_2_5,
      I3 => COMP_CORE_IMPACTS_Y_2_6,
      O => COMP_DISPLAY_n1123_12(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67711_G : LUT4_L
    generic map(
      INIT => X"3001"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10363
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78311_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12248
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67611_G : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10365
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12811_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(2),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12250
    );
  COMP_DISPLAY_Madd_n0141_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_4,
      I1 => COMP_CORE_IMPACTS_Y_5_7,
      I2 => COMP_CORE_IMPACTS_Y_5_5,
      I3 => COMP_CORE_IMPACTS_Y_5_6,
      O => COMP_DISPLAY_n1125_22(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67511_G : LUT4_L
    generic map(
      INIT => X"6001"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10367
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3311_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12252
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(2),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(0),
      LO => N12254
    );
  COMP_DISPLAY_Madd_n0137_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_4,
      I1 => COMP_CORE_IMPACTS_Y_3_7,
      I2 => COMP_CORE_IMPACTS_Y_3_5,
      I3 => COMP_CORE_IMPACTS_Y_3_6,
      O => COMP_DISPLAY_n1121_24(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67411_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10369
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67311_G : LUT4_L
    generic map(
      INIT => X"6001"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10371
    );
  COMP_DISPLAY_VL7761_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_41_Q,
      I3 => COMP_DISPLAY_n0008_4_Q,
      LO => N12256
    );
  COMP_DISPLAY_n0371_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      O => N11582
    );
  COMP_DISPLAY_Madd_n0143_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_4,
      I1 => COMP_CORE_IMPACTS_Y_6_7,
      I2 => COMP_CORE_IMPACTS_Y_6_5,
      I3 => COMP_CORE_IMPACTS_Y_6_6,
      O => COMP_DISPLAY_n1129_1(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67211_G : LUT4_L
    generic map(
      INIT => X"4007"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10373
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_14 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_12,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_14,
      O => COMP_DISPLAY_Mmult_n0374_N14
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67111_G : LUT4_L
    generic map(
      INIT => X"C004"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10375
    );
  COMP_DISPLAY_n0350_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_4_Q,
      I2 => COMP_DISPLAY_n0348(4),
      I3 => N7684,
      LO => N12258
    );
  COMP_DISPLAY_Madd_n0139_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_4,
      I1 => COMP_CORE_IMPACTS_Y_4_7,
      I2 => COMP_CORE_IMPACTS_Y_4_5,
      I3 => COMP_CORE_IMPACTS_Y_4_6,
      O => COMP_DISPLAY_n1127_3(7)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0032_2_1111_G : LUT4
    generic map(
      INIT => X"2616"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(6),
      I2 => COMP_CORE_XSCORE(5),
      I3 => COMP_CORE_XSCORE(3),
      O => N12260
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_648111_G : LUT4_L
    generic map(
      INIT => X"222A"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12262
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2711_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(2),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12264
    );
  COMP_DISPLAY_Madd_n0145_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_4,
      I1 => COMP_CORE_IMPACTS_Y_7_7,
      I2 => COMP_CORE_IMPACTS_Y_7_5,
      I3 => COMP_CORE_IMPACTS_Y_7_6,
      O => COMP_DISPLAY_n1135(7)
    );
  COMP_DISPLAY_n0345_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_4_Q,
      I2 => COMP_DISPLAY_n0342(4),
      I3 => N8099,
      LO => N12266
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_295_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      O => N7809
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25111_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(2),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12268
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_10011_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(2),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12270
    );
  COMP_DISPLAY_Madd_n0151_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_4,
      I1 => COMP_CORE_IMPACTS_Y_10_7,
      I2 => COMP_CORE_IMPACTS_Y_10_5,
      I3 => COMP_CORE_IMPACTS_Y_10_6,
      O => COMP_DISPLAY_n1139_38(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66911_G : LUT4_L
    generic map(
      INIT => X"C2AD"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10379
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36711_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12272
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66811_G : LUT4_L
    generic map(
      INIT => X"C004"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10381
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2211_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12274
    );
  COMP_DISPLAY_Madd_n0147_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_4,
      I1 => COMP_CORE_IMPACTS_Y_8_7,
      I2 => COMP_CORE_IMPACTS_Y_8_5,
      I3 => COMP_CORE_IMPACTS_Y_8_6,
      O => COMP_DISPLAY_n1133_37(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66711_G : LUT4_L
    generic map(
      INIT => X"4007"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10383
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66711 : MUXF5
    port map (
      I0 => N10382,
      I1 => N10383,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_45_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(0),
      LO => N12276
    );
  COMP_DISPLAY_Madd_n0153_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_4,
      I1 => COMP_CORE_IMPACTS_Y_11_7,
      I2 => COMP_CORE_IMPACTS_Y_11_5,
      I3 => COMP_CORE_IMPACTS_Y_11_6,
      O => COMP_DISPLAY_n1143_6(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66611_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10385
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66511_G : LUT4_L
    generic map(
      INIT => X"6001"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10387
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31511_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N12278
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(8),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(8)
    );
  COMP_DISPLAY_Madd_n0149_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_4,
      I1 => COMP_CORE_IMPACTS_Y_9_7,
      I2 => COMP_CORE_IMPACTS_Y_9_5,
      I3 => COMP_CORE_IMPACTS_Y_9_6,
      O => COMP_DISPLAY_n1141_5(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66411_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10389
    );
  COMP_DISPLAY_VL9331_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_44_Q,
      I3 => COMP_DISPLAY_n0008_1_Q,
      LO => N12280
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66311_G : LUT4_L
    generic map(
      INIT => X"2001"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10391
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11111_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(2),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12282
    );
  COMP_DISPLAY_Madd_n0155_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_4,
      I1 => COMP_CORE_IMPACTS_Y_12_7,
      I2 => COMP_CORE_IMPACTS_Y_12_5,
      I3 => COMP_CORE_IMPACTS_Y_12_6,
      O => COMP_DISPLAY_n1147_20(7)
    );
  COMP_DISPLAY_VL12041_G : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(1),
      I1 => COMP_DISPLAY_n0318(2),
      I2 => CHOICE3345,
      I3 => CHOICE3376,
      LO => N12284
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_35911_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(2),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N12286
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_22_576 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_21,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_509,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_24,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_22
    );
  COMP_DISPLAY_Madd_n0161_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_4,
      I1 => COMP_CORE_IMPACTS_Y_15_7,
      I2 => COMP_CORE_IMPACTS_Y_15_5,
      I3 => COMP_CORE_IMPACTS_Y_15_6,
      O => COMP_DISPLAY_n1149_32(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66111_G : LUT4_L
    generic map(
      INIT => X"1801"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10395
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66011_G : LUT4_L
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10397
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_8_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_9_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(9)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_36_577 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_35,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_537,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_39,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_36
    );
  COMP_DISPLAY_Madd_n0157_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_4,
      I1 => COMP_CORE_IMPACTS_Y_13_7,
      I2 => COMP_CORE_IMPACTS_Y_13_5,
      I3 => COMP_CORE_IMPACTS_Y_13_6,
      O => COMP_DISPLAY_n1145_36(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65911_G : LUT4_L
    generic map(
      INIT => X"0C01"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10399
    );
  COMP_DISPLAY_n0447110_SW3 : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => CHOICE4051,
      I1 => N11807,
      I2 => N11245,
      I3 => N11244,
      LO => N11252
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_152 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(2),
      I1 => COMP_DISPLAY_n0367(4),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => N7986,
      O => COMP_DISPLAY_n0193_22_Q
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_28_578 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_27,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_524,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_28
    );
  COMP_DISPLAY_Madd_n0163_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_4,
      I1 => COMP_CORE_IMPACTS_Y_16_7,
      I2 => COMP_CORE_IMPACTS_Y_16_5,
      I3 => COMP_CORE_IMPACTS_Y_16_6,
      O => COMP_DISPLAY_n1153_18(7)
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_320_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      LO => N7796
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_681 : LUT4_L
    generic map(
      INIT => X"01FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(25),
      I1 => COMP_DISPLAY_n0304(26),
      I2 => COMP_DISPLAY_n0304(24),
      I3 => COMP_DISPLAY_Mmult_n0374_N100,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_68
    );
  COMP_DISPLAY_n0366_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      O => N11700
    );
  COMP_DISPLAY_Madd_n0159_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_4,
      I1 => COMP_CORE_IMPACTS_Y_14_7,
      I2 => COMP_CORE_IMPACTS_Y_14_5,
      I3 => COMP_CORE_IMPACTS_Y_14_6,
      O => COMP_DISPLAY_n1151_15(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65811_G : LUT4_L
    generic map(
      INIT => X"0700"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10401
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68411_G : LUT4_L
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10403
    );
  COMP_DISPLAY_n0447110_SW3_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => COMP_DISPLAY_n07842,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => N11807
    );
  COMP_DISPLAY_n0360_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(2),
      O => N11716
    );
  COMP_DISPLAY_Madd_n0165_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_4,
      I1 => COMP_CORE_IMPACTS_Y_17_7,
      I2 => COMP_CORE_IMPACTS_Y_17_5,
      I3 => COMP_CORE_IMPACTS_Y_17_6,
      O => COMP_DISPLAY_n1157_19(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65711_G : LUT4_L
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10405
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5071 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_n0304(10),
      I2 => COMP_DISPLAY_n0304(11),
      I3 => COMP_DISPLAY_n0304(9),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_507
    );
  COMP_DISPLAY_n0447110_SW0 : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => CHOICE4051,
      I1 => N11805,
      I2 => N11218,
      I3 => N11217,
      LO => N11247
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39111_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(2),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12288
    );
  COMP_DISPLAY_Madd_n0171_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_4,
      I1 => COMP_CORE_IMPACTS_Y_20_7,
      I2 => COMP_CORE_IMPACTS_Y_20_5,
      I3 => COMP_CORE_IMPACTS_Y_20_6,
      O => COMP_DISPLAY_n1131_11(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65411_G : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N10409
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78111_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N12290
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5681 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11203
    );
  COMP_DISPLAY_Madd_n0167_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_4,
      I1 => COMP_CORE_IMPACTS_Y_18_7,
      I2 => COMP_CORE_IMPACTS_Y_18_5,
      I3 => COMP_CORE_IMPACTS_Y_18_6,
      O => COMP_DISPLAY_n1155_31(7)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65211_G : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(0),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(2),
      LO => N10411
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65111_G : LUT4_L
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N10413
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49211_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(2),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12292
    );
  COMP_DISPLAY_n0368_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(2),
      O => N11725
    );
  COMP_DISPLAY_Madd_n0173_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_4,
      I1 => COMP_CORE_IMPACTS_Y_21_7,
      I2 => COMP_CORE_IMPACTS_Y_21_5,
      I3 => COMP_CORE_IMPACTS_Y_21_6,
      O => COMP_DISPLAY_n1137_0(7)
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12294
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_38_579 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_37,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_548,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_38
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_323_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      O => N7787
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(2),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(0),
      LO => N12296
    );
  COMP_DISPLAY_Madd_n0169_Mxor_Result_7_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_4,
      I1 => COMP_CORE_IMPACTS_Y_19_7,
      I2 => COMP_CORE_IMPACTS_Y_19_5,
      I3 => COMP_CORE_IMPACTS_Y_19_6,
      O => COMP_DISPLAY_n1159_27(7)
    );
  COMP_DISPLAY_n0447110_SW0_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => COMP_DISPLAY_n07842,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => N11805
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N12298
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14111_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(3),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(1),
      LO => N12300
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31711_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(1),
      I1 => COMP_DISPLAY_n0373(2),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N12302
    );
  COMP_DISPLAY_n0371_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_4_Q,
      I2 => COMP_DISPLAY_n0369(4),
      I3 => N8000,
      LO => N12304
    );
  COMP_DISPLAY_Madd_n0319_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_SOURIS_X(5),
      I1 => COMP_SOURIS_X(8),
      I2 => COMP_SOURIS_X(6),
      I3 => COMP_SOURIS_X(7),
      O => COMP_DISPLAY_n0319(8)
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_320 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(2),
      I1 => COMP_DISPLAY_n0373(4),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => N7796,
      O => COMP_DISPLAY_n0174_22_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10811_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12306
    );
  COMP_CORE_n017426 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_CORE_n0070(9),
      I1 => COMP_CORE_n0070(8),
      I2 => COMP_CORE_n0070(7),
      I3 => N11493,
      O => CHOICE2039
    );
  COMP_DISPLAY_Madd_n0320_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_SOURIS_Y(5),
      I1 => COMP_SOURIS_Y(8),
      I2 => COMP_SOURIS_Y(6),
      I3 => COMP_SOURIS_Y(7),
      O => COMP_DISPLAY_n0320(8)
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_292_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      LO => N7783
    );
  COMP_DISPLAY_VL6421_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_45_Q,
      I3 => COMP_DISPLAY_n0008_0_Q,
      LO => N12308
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64711 : MUXF5
    port map (
      I0 => N10420,
      I1 => N10421,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_23_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15311_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12310
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31611_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12312
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64711_G : LUT4_L
    generic map(
      INIT => X"6044"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10421
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_62911 : MUXF5
    port map (
      I0 => N10452,
      I1 => N10453,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_5_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(0),
      LO => N12314
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_16 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_14,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_497,
      O => COMP_DISPLAY_Mmult_n0374_N16
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63011 : MUXF5
    port map (
      I0 => N10450,
      I1 => N10451,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_6_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32411_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(2),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12316
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64611_G : LUT4_L
    generic map(
      INIT => X"4808"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10423
    );
  COMP_DISPLAY_n0363_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_4_Q,
      I2 => COMP_DISPLAY_n0361(4),
      I3 => N7898,
      LO => N12318
    );
  COMP_DISPLAY_VL10691_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_40_Q,
      I3 => COMP_DISPLAY_n0008_5_Q,
      LO => N12320
    );
  COMP_DISPLAY_n0368_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_4_Q,
      I2 => COMP_DISPLAY_n0367(4),
      I3 => N7966,
      LO => N12322
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65211 : MUXF5
    port map (
      I0 => N10410,
      I1 => N10411,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_29_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66311 : MUXF5
    port map (
      I0 => N10390,
      I1 => N10391,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_41_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12011_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12324
    );
  COMP_DISPLAY_n0332_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(1),
      O => N11455
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64411_G : LUT4_L
    generic map(
      INIT => X"6030"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10425
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_642111_G : LUT4_L
    generic map(
      INIT => X"0283"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12326
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2311_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N12328
    );
  COMP_DISPLAY_n0336_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_4_Q,
      I2 => COMP_DISPLAY_n0334(4),
      I3 => N7257,
      LO => N12330
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64311_G : LUT4_L
    generic map(
      INIT => X"6018"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10427
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11711_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12332
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47111_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(2),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12334
    );
  COMP_DISPLAY_Ker7025 : LUT4_D
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE2653,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_N4521,
      I3 => CHOICE2650,
      LO => N13012,
      O => COMP_DISPLAY_N70
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31311_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12336
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12611_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(2),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => COMP_DISPLAY_n0364(1),
      LO => N12338
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(0),
      LO => N12340
    );
  COMP_DISPLAY_n0360_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(2),
      O => N11715
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N12342
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63611 : MUXF5
    port map (
      I0 => N10440,
      I1 => N10441,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_12_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_327 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(4),
      I1 => COMP_DISPLAY_n0330(3),
      I2 => N11570,
      O => COMP_DISPLAY_n0175_1_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5641 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11205
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63911 : MUXF5
    port map (
      I0 => N10434,
      I1 => N10435,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_15_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N12344
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_20_580 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_19,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_507,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_22,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_20
    );
  COMP_DISPLAY_n0339_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_4_Q,
      I2 => COMP_DISPLAY_n0343(4),
      I3 => N7386,
      LO => N12346
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51211_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N12348
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10611_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12350
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2411_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12352
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11911_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(0),
      LO => N12354
    );
  COMP_DISPLAY_VL1150 : LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      I0 => CHOICE3420,
      I1 => COMP_DISPLAY_n0318(2),
      I2 => COMP_DISPLAY_n0318(3),
      I3 => N11795,
      O => CHOICE3437
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_5_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_6_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_6_cyo
    );
  COMP_DISPLAY_VL1150_SW0 : LUT3_L
    generic map(
      INIT => X"72"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(4),
      I1 => CHOICE3424,
      I2 => N11325,
      LO => N11795
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N12356
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66511 : MUXF5
    port map (
      I0 => N10386,
      I1 => N10387,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_43_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31111_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(3),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12358
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67611 : MUXF5
    port map (
      I0 => N10364,
      I1 => N10365,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_54_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14311_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(3),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12360
    );
  COMP_DISPLAY_VI2722_SW01_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF61,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF6,
      LO => N12362
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_48_581 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_47,
      DI => COMP_DISPLAY_Mmult_n0374_N17,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_52,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_48
    );
  COMP_DISPLAY_n0332_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_4_Q,
      I2 => COMP_DISPLAY_n0330(4),
      I3 => N7768,
      LO => N12364
    );
  COMP_DISPLAY_VL8311_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_33_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_49_Q,
      LO => N12366
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_71011_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(2),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12368
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_328 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(2),
      I1 => COMP_DISPLAY_n0330(4),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => N11539,
      O => COMP_DISPLAY_n0175_2_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N12370
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10711_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(2),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(0),
      LO => N12372
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11611_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12374
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12511_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12376
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17111_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12378
    );
  COMP_DISPLAY_VTB359 : LUT4
    generic map(
      INIT => X"4101"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => CHOICE2886
    );
  COMP_DISPLAY_VI440_SW0_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF61,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF6,
      LO => N12380
    );
  COMP_DISPLAY_n1015_25_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(25),
      O => COMP_DISPLAY_n1015_7(25)
    );
  COMP_DISPLAY_n1015_24_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(24),
      O => COMP_DISPLAY_n1015_7(24)
    );
  COMP_DISPLAY_n1015_23_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(23),
      O => COMP_DISPLAY_n1015_7(23)
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_328_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      LO => N11539
    );
  COMP_DISPLAY_n1015_22_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(22),
      O => COMP_DISPLAY_n1015_7(22)
    );
  COMP_DISPLAY_n1015_21_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(21),
      O => COMP_DISPLAY_n1015_7(21)
    );
  COMP_DISPLAY_n1015_20_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(20),
      O => COMP_DISPLAY_n1015_7(20)
    );
  COMP_DISPLAY_n1015_19_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(19),
      O => COMP_DISPLAY_n1015_7(19)
    );
  COMP_DISPLAY_n1015_18_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(18),
      O => COMP_DISPLAY_n1015_7(18)
    );
  COMP_DISPLAY_n1015_17_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(17),
      O => COMP_DISPLAY_n1015_7(17)
    );
  COMP_DISPLAY_n1015_16_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(16),
      O => COMP_DISPLAY_n1015_7(16)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_401 : LUT4_L
    generic map(
      INIT => X"B4A5"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(21),
      I1 => COMP_DISPLAY_n0304(23),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_538,
      I3 => N11242,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_40
    );
  COMP_DISPLAY_n1015_15_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(15),
      O => COMP_DISPLAY_n1015_7(15)
    );
  COMP_DISPLAY_n1015_14_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(14),
      O => COMP_DISPLAY_n1015_7(14)
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_329_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      O => N7768
    );
  COMP_DISPLAY_n1015_13_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(13),
      O => COMP_DISPLAY_n1015_7(13)
    );
  COMP_DISPLAY_n1015_12_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(12),
      O => COMP_DISPLAY_n1015_7(12)
    );
  COMP_DISPLAY_n1015_11_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(11),
      O => COMP_DISPLAY_n1015_7(11)
    );
  COMP_DISPLAY_n1015_10_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(10),
      O => COMP_DISPLAY_n1015_7(10)
    );
  COMP_DISPLAY_n1015_9_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(9),
      O => COMP_DISPLAY_n1015_7(9)
    );
  COMP_DISPLAY_n1015_8_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(8),
      O => COMP_DISPLAY_n1015_7(8)
    );
  COMP_DISPLAY_n1015_7_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(7),
      O => COMP_DISPLAY_n1015_7(7)
    );
  COMP_DISPLAY_VL2001_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_38_Q,
      I1 => COMP_DISPLAY_n0318(0),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_7_Q,
      LO => N12382
    );
  COMP_DISPLAY_n1015_6_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(6),
      O => COMP_DISPLAY_n1015_7(6)
    );
  COMP_DISPLAY_n1015_5_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(5),
      O => COMP_DISPLAY_n1015_7(5)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63911_G : LUT4_L
    generic map(
      INIT => X"8191"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10435
    );
  COMP_DISPLAY_n1015_4_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(4),
      O => COMP_DISPLAY_n1015_7(4)
    );
  COMP_DISPLAY_n1015_3_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(3),
      O => COMP_DISPLAY_n1015_7(3)
    );
  COMP_DISPLAY_n1015_2_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(2),
      O => COMP_DISPLAY_n1015_7(2)
    );
  COMP_DISPLAY_n1015_1_1_INV_0 : INV
    port map (
      I => COMP_CORE_XTPS_CLIC(1),
      O => COMP_DISPLAY_n1015_7(1)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_5_582 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_5
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63811_G : LUT4_L
    generic map(
      INIT => X"8191"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10437
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63711_G : LUT4_L
    generic map(
      INIT => X"0283"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10439
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63611_G : LUT4_L
    generic map(
      INIT => X"6018"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10441
    );
  COMP_DISPLAY_Ker4561 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_6_1,
      LO => N13013,
      O => COMP_DISPLAY_N4561
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63511_G : LUT4_L
    generic map(
      INIT => X"6030"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10443
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3911_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(2),
      I1 => COMP_DISPLAY_n0358(3),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N12384
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_357_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      O => N7760
    );
  COMP_DISPLAY_n0372_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_4_Q,
      I2 => COMP_DISPLAY_n0370(4),
      I3 => N8034,
      LO => N12386
    );
  COMP_DISPLAY_n0359_1_rn_5111_G : LUT4_L
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_4_Q,
      I2 => COMP_DISPLAY_n0357(4),
      I3 => N7524,
      LO => N12388
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63111_G : LUT4_L
    generic map(
      INIT => X"222A"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10449
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63011_G : LUT4_L
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10451
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_356 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(2),
      I1 => COMP_DISPLAY_n0333(4),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => N11541,
      O => COMP_DISPLAY_n0176_2_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_356_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      LO => N11541
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_62911_G : LUT4_L
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10453
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_62811_G : LUT4_L
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N10455
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4821 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      I1 => COMP_DISPLAY_n0304(1),
      I2 => COMP_DISPLAY_n0304(2),
      I3 => COMP_DISPLAY_n0304(3),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_482
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22811_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12390
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_7_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_8_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(8)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_7_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(8)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_0_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => COMP_DISPLAY_COMP_CTRL_VGA_N5
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_60911_G : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N13014,
      O => N10465
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_60711_G : LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N10467
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_60611_G : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      O => N10469
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_6_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_7_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(7)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_COMP_CTRL_VGA_N5,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_0_cyo
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_5_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_6_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(6)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_6_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_7_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_7_cyo
    );
  COMP_DISPLAY_n0353_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(2),
      O => N11611
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67211_F : LUT4_L
    generic map(
      INIT => X"E002"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10372
    );
  COMP_DISPLAY_VP215 : LUT2_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => CHOICE2211
    );
  COMP_DISPLAY_n0359_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(2),
      O => N11692
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5471_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(20),
      I1 => COMP_DISPLAY_n0304(22),
      O => N11242
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39511_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12392
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER_2 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(2),
      G => CHOICE2146,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2)
    );
  COMP_DISPLAY_VVO397_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_13_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_5_Q,
      LO => N12394
    );
  U9_U12_TIMER_inst_lut3_21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(2),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_2
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_208 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(2),
      I1 => COMP_DISPLAY_n0370(4),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => N8054,
      O => COMP_DISPLAY_n0196_22_Q
    );
  COMP_DISPLAY_n0345_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      O => N11752
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76611_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(2),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12396
    );
  COMP_DISPLAY_VI489 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(2),
      I1 => COMP_DISPLAY_n0347(1),
      O => CHOICE3547
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16311_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(2),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(0),
      LO => N12398
    );
  COMP_CORE_n0054_1_SW2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => COMP_CORE_n0169,
      I1 => COMP_CORE_n0113,
      I2 => COMP_CORE_n0079(1),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(7),
      O => N11445
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_435_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      O => N7728
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18211_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(2),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => COMP_DISPLAY_n0369(1),
      LO => N12400
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72111_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(2),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12402
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_Ker321 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(7),
      I1 => COMP_DISPLAY_X_MIN_2(8),
      I2 => COMP_DISPLAY_X_MIN_2(9),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N32
    );
  COMP_DISPLAY_n0349_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(1),
      O => N11479
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_439 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(4),
      I1 => COMP_DISPLAY_n0346(3),
      I2 => N11620,
      O => COMP_DISPLAY_n0183_1_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5351 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11213
    );
  COMP_DISPLAY_VI1446 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3729,
      I1 => COMP_DISPLAY_n0332(0),
      I2 => COMP_DISPLAY_n0175_2_Q,
      I3 => COMP_DISPLAY_n0175_1_Q,
      LO => CHOICE3730
    );
  COMP_DISPLAY_DISPLAY_n0314_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_22_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0314_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0314_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_22_4_rt,
      O => COMP_DISPLAY_n0314(4)
    );
  COMP_DISPLAY_DISPLAY_n0314_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_22_5,
      O => COMP_DISPLAY_N154
    );
  COMP_DISPLAY_DISPLAY_n0314_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N154,
      O => COMP_DISPLAY_DISPLAY_n0314_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0314_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_4_cyo,
      LI => COMP_DISPLAY_N154,
      O => COMP_DISPLAY_n0314(5)
    );
  COMP_DISPLAY_DISPLAY_n0314_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_22_6,
      O => COMP_DISPLAY_N155
    );
  COMP_DISPLAY_DISPLAY_n0314_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N155,
      O => COMP_DISPLAY_DISPLAY_n0314_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0314_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_5_cyo,
      LI => COMP_DISPLAY_N155,
      O => COMP_DISPLAY_n0314(6)
    );
  COMP_DISPLAY_DISPLAY_n0314_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_22_7,
      O => COMP_DISPLAY_N156
    );
  COMP_DISPLAY_DISPLAY_n0314_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N156,
      O => COMP_DISPLAY_DISPLAY_n0314_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0314_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_6_cyo,
      LI => COMP_DISPLAY_N156,
      O => COMP_DISPLAY_n0314(7)
    );
  COMP_DISPLAY_DISPLAY_n0314_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_22_8,
      O => COMP_DISPLAY_N157
    );
  COMP_DISPLAY_DISPLAY_n0314_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N157,
      O => COMP_DISPLAY_DISPLAY_n0314_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0314_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0314_7_cyo,
      LI => COMP_DISPLAY_N157,
      O => COMP_DISPLAY_n0314(8)
    );
  COMP_DISPLAY_DISPLAY_n0314_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_22_9,
      O => COMP_DISPLAY_N158
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_440 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(2),
      I1 => COMP_DISPLAY_n0346(4),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => N11553,
      O => COMP_DISPLAY_n0183_2_Q
    );
  COMP_DISPLAY_DISPLAY_n0311_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_19_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0311_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0311_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_19_4_rt,
      O => COMP_DISPLAY_n0311(4)
    );
  COMP_DISPLAY_DISPLAY_n0311_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_19_5,
      O => COMP_DISPLAY_N159
    );
  COMP_DISPLAY_DISPLAY_n0311_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N159,
      O => COMP_DISPLAY_DISPLAY_n0311_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0311_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_4_cyo,
      LI => COMP_DISPLAY_N159,
      O => COMP_DISPLAY_n0311(5)
    );
  COMP_DISPLAY_DISPLAY_n0311_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_19_6,
      O => COMP_DISPLAY_N160
    );
  COMP_DISPLAY_DISPLAY_n0311_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N160,
      O => COMP_DISPLAY_DISPLAY_n0311_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0311_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_5_cyo,
      LI => COMP_DISPLAY_N160,
      O => COMP_DISPLAY_n0311(6)
    );
  COMP_DISPLAY_DISPLAY_n0311_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_19_7,
      O => COMP_DISPLAY_N161
    );
  COMP_DISPLAY_DISPLAY_n0311_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N161,
      O => COMP_DISPLAY_DISPLAY_n0311_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0311_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_6_cyo,
      LI => COMP_DISPLAY_N161,
      O => COMP_DISPLAY_n0311(7)
    );
  COMP_DISPLAY_DISPLAY_n0311_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_19_8,
      O => COMP_DISPLAY_N162
    );
  COMP_DISPLAY_DISPLAY_n0311_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N162,
      O => COMP_DISPLAY_DISPLAY_n0311_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0311_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0311_7_cyo,
      LI => COMP_DISPLAY_N162,
      O => COMP_DISPLAY_n0311(8)
    );
  COMP_DISPLAY_DISPLAY_n0311_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_19_9,
      O => COMP_DISPLAY_N163
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_440_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      LO => N11553
    );
  COMP_DISPLAY_DISPLAY_n0312_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_19_4,
      O => COMP_DISPLAY_N164
    );
  COMP_DISPLAY_DISPLAY_n0312_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N164,
      O => COMP_DISPLAY_DISPLAY_n0312_4_cyo
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6411_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12404
    );
  COMP_DISPLAY_DISPLAY_n0312_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_19_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0312_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0312_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_4_cyo,
      LI => COMP_CORE_IMPACTS_X_19_5_rt,
      O => COMP_DISPLAY_n0312(5)
    );
  COMP_DISPLAY_DISPLAY_n0312_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_19_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0312_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0312_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_5_cyo,
      LI => COMP_CORE_IMPACTS_X_19_6_rt,
      O => COMP_DISPLAY_n0312(6)
    );
  COMP_DISPLAY_DISPLAY_n0312_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_19_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0312_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0312_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_6_cyo,
      LI => COMP_CORE_IMPACTS_X_19_7_rt,
      O => COMP_DISPLAY_n0312(7)
    );
  COMP_DISPLAY_DISPLAY_n0312_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_19_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0312_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0312_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0312_7_cyo,
      LI => COMP_CORE_IMPACTS_X_19_8_rt,
      O => COMP_DISPLAY_n0312(8)
    );
  COMP_DISPLAY_n0336_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(2),
      O => N11664
    );
  COMP_DISPLAY_DISPLAY_n0287_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_7_4,
      O => COMP_DISPLAY_N165
    );
  COMP_DISPLAY_DISPLAY_n0287_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N165,
      O => COMP_DISPLAY_DISPLAY_n0287_4_cyo
    );
  COMP_DISPLAY_VL857 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(2),
      I1 => CHOICE3359,
      I2 => CHOICE3373,
      O => CHOICE3376
    );
  COMP_DISPLAY_DISPLAY_n0287_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_7_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0287_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0287_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_4_cyo,
      LI => COMP_CORE_IMPACTS_X_7_5_rt,
      O => COMP_DISPLAY_n0287(5)
    );
  COMP_DISPLAY_DISPLAY_n0287_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_7_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0287_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0287_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_5_cyo,
      LI => COMP_CORE_IMPACTS_X_7_6_rt,
      O => COMP_DISPLAY_n0287(6)
    );
  COMP_DISPLAY_DISPLAY_n0287_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_7_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0287_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0287_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_6_cyo,
      LI => COMP_CORE_IMPACTS_X_7_7_rt,
      O => COMP_DISPLAY_n0287(7)
    );
  COMP_DISPLAY_DISPLAY_n0287_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_7_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0287_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0287_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0287_7_cyo,
      LI => COMP_CORE_IMPACTS_X_7_8_rt,
      O => COMP_DISPLAY_n0287(8)
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_441_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      O => N7718
    );
  COMP_DISPLAY_DISPLAY_n0286_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_7_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0286_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0286_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_7_4_rt,
      O => COMP_DISPLAY_n0286(4)
    );
  COMP_DISPLAY_DISPLAY_n0286_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_7_5,
      O => COMP_DISPLAY_N166
    );
  COMP_DISPLAY_DISPLAY_n0286_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N166,
      O => COMP_DISPLAY_DISPLAY_n0286_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0286_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_4_cyo,
      LI => COMP_DISPLAY_N166,
      O => COMP_DISPLAY_n0286(5)
    );
  COMP_DISPLAY_DISPLAY_n0286_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_7_6,
      O => COMP_DISPLAY_N167
    );
  COMP_DISPLAY_DISPLAY_n0286_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N167,
      O => COMP_DISPLAY_DISPLAY_n0286_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0286_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_5_cyo,
      LI => COMP_DISPLAY_N167,
      O => COMP_DISPLAY_n0286(6)
    );
  COMP_DISPLAY_DISPLAY_n0286_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_7_7,
      O => COMP_DISPLAY_N168
    );
  COMP_DISPLAY_DISPLAY_n0286_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N168,
      O => COMP_DISPLAY_DISPLAY_n0286_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0286_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_6_cyo,
      LI => COMP_DISPLAY_N168,
      O => COMP_DISPLAY_n0286(7)
    );
  COMP_DISPLAY_DISPLAY_n0286_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_7_8,
      O => COMP_DISPLAY_N169
    );
  COMP_DISPLAY_DISPLAY_n0286_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N169,
      O => COMP_DISPLAY_DISPLAY_n0286_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0286_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0286_7_cyo,
      LI => COMP_DISPLAY_N169,
      O => COMP_DISPLAY_n0286(8)
    );
  COMP_DISPLAY_DISPLAY_n0286_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_7_9,
      O => COMP_DISPLAY_N170
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20011_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12406
    );
  COMP_DISPLAY_DISPLAY_n0285_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_8_4,
      O => COMP_DISPLAY_N171
    );
  COMP_DISPLAY_DISPLAY_n0285_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N171,
      O => COMP_DISPLAY_DISPLAY_n0285_4_cyo
    );
  COMP_DISPLAY_VV406 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => CHOICE3144,
      I1 => CHOICE3158,
      O => CHOICE3159
    );
  COMP_DISPLAY_DISPLAY_n0285_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_8_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0285_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0285_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_4_cyo,
      LI => COMP_CORE_IMPACTS_X_8_5_rt,
      O => COMP_DISPLAY_n0285(5)
    );
  COMP_DISPLAY_DISPLAY_n0285_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_8_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0285_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0285_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_5_cyo,
      LI => COMP_CORE_IMPACTS_X_8_6_rt,
      O => COMP_DISPLAY_n0285(6)
    );
  COMP_DISPLAY_DISPLAY_n0285_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_8_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0285_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0285_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_6_cyo,
      LI => COMP_CORE_IMPACTS_X_8_7_rt,
      O => COMP_DISPLAY_n0285(7)
    );
  COMP_DISPLAY_DISPLAY_n0285_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_8_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0285_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0285_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0285_7_cyo,
      LI => COMP_CORE_IMPACTS_X_8_8_rt,
      O => COMP_DISPLAY_n0285(8)
    );
  COMP_DISPLAY_n0372_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(2),
      O => N11677
    );
  COMP_DISPLAY_DISPLAY_n0322_0_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_Y(0),
      O => COMP_DISPLAY_N172
    );
  COMP_DISPLAY_DISPLAY_n0322_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N172,
      O => COMP_DISPLAY_DISPLAY_n0322_0_cyo
    );
  COMP_DISPLAY_Ker432557_SW0 : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => CHOICE2749,
      I3 => CHOICE2761,
      LO => N11331
    );
  COMP_DISPLAY_DISPLAY_n0322_1_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_Y(1),
      O => COMP_DISPLAY_N173
    );
  COMP_DISPLAY_DISPLAY_n0322_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_0_cyo,
      DI => N1,
      S => COMP_DISPLAY_N173,
      O => COMP_DISPLAY_DISPLAY_n0322_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_0_cyo,
      LI => COMP_DISPLAY_N173,
      O => COMP_DISPLAY_n0322(1)
    );
  COMP_DISPLAY_DISPLAY_n0322_2_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_Y(2),
      O => COMP_DISPLAY_N174
    );
  COMP_DISPLAY_DISPLAY_n0322_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_1_cyo,
      DI => N1,
      S => COMP_DISPLAY_N174,
      O => COMP_DISPLAY_DISPLAY_n0322_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_1_cyo,
      LI => COMP_DISPLAY_N174,
      O => COMP_DISPLAY_n0322(2)
    );
  COMP_DISPLAY_DISPLAY_n0322_3_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_Y(3),
      O => COMP_DISPLAY_N175
    );
  COMP_DISPLAY_DISPLAY_n0322_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_2_cyo,
      DI => N1,
      S => COMP_DISPLAY_N175,
      O => COMP_DISPLAY_DISPLAY_n0322_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_2_cyo,
      LI => COMP_DISPLAY_N175,
      O => COMP_DISPLAY_n0322(3)
    );
  COMP_DISPLAY_DISPLAY_n0322_4_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_Y(4),
      O => COMP_DISPLAY_N176
    );
  COMP_DISPLAY_DISPLAY_n0322_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_3_cyo,
      DI => N1,
      S => COMP_DISPLAY_N176,
      O => COMP_DISPLAY_DISPLAY_n0322_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_3_cyo,
      LI => COMP_DISPLAY_N176,
      O => COMP_DISPLAY_n0322(4)
    );
  COMP_DISPLAY_DISPLAY_n0322_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_4_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_5_rt1,
      O => COMP_DISPLAY_DISPLAY_n0322_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_4_cyo,
      LI => COMP_SOURIS_Y_5_rt1,
      O => COMP_DISPLAY_n0322(5)
    );
  COMP_DISPLAY_DISPLAY_n0322_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_5_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_6_rt1,
      O => COMP_DISPLAY_DISPLAY_n0322_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_5_cyo,
      LI => COMP_SOURIS_Y_6_rt1,
      O => COMP_DISPLAY_n0322(6)
    );
  COMP_DISPLAY_DISPLAY_n0322_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_6_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_7_rt1,
      O => COMP_DISPLAY_DISPLAY_n0322_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_6_cyo,
      LI => COMP_SOURIS_Y_7_rt1,
      O => COMP_DISPLAY_n0322(7)
    );
  COMP_DISPLAY_DISPLAY_n0322_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_7_cyo,
      DI => N0,
      S => COMP_SOURIS_Y_8_rt1,
      O => COMP_DISPLAY_DISPLAY_n0322_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0322_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0322_7_cyo,
      LI => COMP_SOURIS_Y_8_rt1,
      O => COMP_DISPLAY_n0322(8)
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48411_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12408
    );
  COMP_DISPLAY_DISPLAY_n0326_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_1_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0326_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0326_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_1_4_rt,
      O => COMP_DISPLAY_n0326(4)
    );
  COMP_DISPLAY_DISPLAY_n0326_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_1_5,
      O => COMP_DISPLAY_N177
    );
  COMP_DISPLAY_DISPLAY_n0326_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N177,
      O => COMP_DISPLAY_DISPLAY_n0326_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0326_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_4_cyo,
      LI => COMP_DISPLAY_N177,
      O => COMP_DISPLAY_n0326(5)
    );
  COMP_DISPLAY_DISPLAY_n0326_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_1_6,
      O => COMP_DISPLAY_N178
    );
  COMP_DISPLAY_DISPLAY_n0326_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N178,
      O => COMP_DISPLAY_DISPLAY_n0326_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0326_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_5_cyo,
      LI => COMP_DISPLAY_N178,
      O => COMP_DISPLAY_n0326(6)
    );
  COMP_DISPLAY_DISPLAY_n0326_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_1_7,
      O => COMP_DISPLAY_N179
    );
  COMP_DISPLAY_DISPLAY_n0326_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N179,
      O => COMP_DISPLAY_DISPLAY_n0326_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0326_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_6_cyo,
      LI => COMP_DISPLAY_N179,
      O => COMP_DISPLAY_n0326(7)
    );
  COMP_DISPLAY_DISPLAY_n0326_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_1_8,
      O => COMP_DISPLAY_N180
    );
  COMP_DISPLAY_DISPLAY_n0326_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N180,
      O => COMP_DISPLAY_DISPLAY_n0326_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0326_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0326_7_cyo,
      LI => COMP_DISPLAY_N180,
      O => COMP_DISPLAY_n0326(8)
    );
  COMP_DISPLAY_DISPLAY_n0326_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_1_9,
      O => COMP_DISPLAY_N181
    );
  COMP_DISPLAY_Ker1511 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      O => COMP_DISPLAY_N151
    );
  COMP_DISPLAY_DISPLAY_n0284_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_8_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0284_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0284_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_8_4_rt,
      O => COMP_DISPLAY_n0284(4)
    );
  COMP_DISPLAY_DISPLAY_n0284_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_8_5,
      O => COMP_DISPLAY_N182
    );
  COMP_DISPLAY_DISPLAY_n0284_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N182,
      O => COMP_DISPLAY_DISPLAY_n0284_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0284_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_4_cyo,
      LI => COMP_DISPLAY_N182,
      O => COMP_DISPLAY_n0284(5)
    );
  COMP_DISPLAY_DISPLAY_n0284_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_8_6,
      O => COMP_DISPLAY_N183
    );
  COMP_DISPLAY_DISPLAY_n0284_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N183,
      O => COMP_DISPLAY_DISPLAY_n0284_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0284_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_5_cyo,
      LI => COMP_DISPLAY_N183,
      O => COMP_DISPLAY_n0284(6)
    );
  COMP_DISPLAY_DISPLAY_n0284_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_8_7,
      O => COMP_DISPLAY_N184
    );
  COMP_DISPLAY_DISPLAY_n0284_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N184,
      O => COMP_DISPLAY_DISPLAY_n0284_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0284_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_6_cyo,
      LI => COMP_DISPLAY_N184,
      O => COMP_DISPLAY_n0284(7)
    );
  COMP_DISPLAY_DISPLAY_n0284_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_8_8,
      O => COMP_DISPLAY_N185
    );
  COMP_DISPLAY_DISPLAY_n0284_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N185,
      O => COMP_DISPLAY_DISPLAY_n0284_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0284_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0284_7_cyo,
      LI => COMP_DISPLAY_N185,
      O => COMP_DISPLAY_n0284(8)
    );
  COMP_DISPLAY_DISPLAY_n0284_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_8_9,
      O => COMP_DISPLAY_N186
    );
  COMP_DISPLAY_n0353_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(2),
      O => N11612
    );
  COMP_DISPLAY_DISPLAY_n0317_1_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(1),
      O => COMP_DISPLAY_N187
    );
  COMP_DISPLAY_DISPLAY_n0317_1_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N187,
      O => COMP_DISPLAY_DISPLAY_n0317_1_cyo
    );
  COMP_CORE_n0058_4_47 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(4),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      O => CHOICE2096
    );
  COMP_DISPLAY_DISPLAY_n0317_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_1_cyo,
      DI => N0,
      S => COMP_CORE_YYL_2_rt1,
      O => COMP_DISPLAY_DISPLAY_n0317_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0317_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_1_cyo,
      LI => COMP_CORE_YYL_2_rt1,
      O => COMP_DISPLAY_n0317(2)
    );
  COMP_DISPLAY_DISPLAY_n0317_3_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(3),
      O => COMP_DISPLAY_N188
    );
  COMP_DISPLAY_DISPLAY_n0317_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_2_cyo,
      DI => N1,
      S => COMP_DISPLAY_N188,
      O => COMP_DISPLAY_DISPLAY_n0317_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0317_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_2_cyo,
      LI => COMP_DISPLAY_N188,
      O => COMP_DISPLAY_n0317(3)
    );
  COMP_DISPLAY_DISPLAY_n0317_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(4),
      O => COMP_DISPLAY_N189
    );
  COMP_DISPLAY_DISPLAY_n0317_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_3_cyo,
      DI => N1,
      S => COMP_DISPLAY_N189,
      O => COMP_DISPLAY_DISPLAY_n0317_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0317_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_3_cyo,
      LI => COMP_DISPLAY_N189,
      O => COMP_DISPLAY_n0317(4)
    );
  COMP_DISPLAY_DISPLAY_n0317_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_YYL(5),
      O => COMP_DISPLAY_N190
    );
  COMP_DISPLAY_DISPLAY_n0317_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N190,
      O => COMP_DISPLAY_DISPLAY_n0317_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0317_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_4_cyo,
      LI => COMP_DISPLAY_N190,
      O => COMP_DISPLAY_n0317(5)
    );
  COMP_DISPLAY_DISPLAY_n0317_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_5_cyo,
      DI => N0,
      S => COMP_CORE_YYL_6_rt1,
      O => COMP_DISPLAY_DISPLAY_n0317_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0317_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_5_cyo,
      LI => COMP_CORE_YYL_6_rt1,
      O => COMP_DISPLAY_n0317(6)
    );
  COMP_DISPLAY_DISPLAY_n0317_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_6_cyo,
      DI => N0,
      S => COMP_CORE_YYL_7_rt1,
      O => COMP_DISPLAY_DISPLAY_n0317_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0317_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_6_cyo,
      LI => COMP_CORE_YYL_7_rt1,
      O => COMP_DISPLAY_n0317(7)
    );
  COMP_DISPLAY_DISPLAY_n0317_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_7_cyo,
      DI => N0,
      S => COMP_CORE_YYL_8_rt1,
      O => COMP_DISPLAY_DISPLAY_n0317_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0317_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0317_7_cyo,
      LI => COMP_CORE_YYL_8_rt1,
      O => COMP_DISPLAY_n0317(8)
    );
  COMP_DISPLAY_Ker4491 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => COMP_DISPLAY_N4491
    );
  COMP_DISPLAY_DISPLAY_n0282_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_20_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0282_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0282_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_20_4_rt,
      O => COMP_DISPLAY_n0282(4)
    );
  COMP_DISPLAY_DISPLAY_n0282_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_20_5,
      O => COMP_DISPLAY_N191
    );
  COMP_DISPLAY_DISPLAY_n0282_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N191,
      O => COMP_DISPLAY_DISPLAY_n0282_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0282_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_4_cyo,
      LI => COMP_DISPLAY_N191,
      O => COMP_DISPLAY_n0282(5)
    );
  COMP_DISPLAY_DISPLAY_n0282_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_20_6,
      O => COMP_DISPLAY_N192
    );
  COMP_DISPLAY_DISPLAY_n0282_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N192,
      O => COMP_DISPLAY_DISPLAY_n0282_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0282_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_5_cyo,
      LI => COMP_DISPLAY_N192,
      O => COMP_DISPLAY_n0282(6)
    );
  COMP_DISPLAY_DISPLAY_n0282_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_20_7,
      O => COMP_DISPLAY_N193
    );
  COMP_DISPLAY_DISPLAY_n0282_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N193,
      O => COMP_DISPLAY_DISPLAY_n0282_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0282_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_6_cyo,
      LI => COMP_DISPLAY_N193,
      O => COMP_DISPLAY_n0282(7)
    );
  COMP_DISPLAY_DISPLAY_n0282_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_20_8,
      O => COMP_DISPLAY_N194
    );
  COMP_DISPLAY_DISPLAY_n0282_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N194,
      O => COMP_DISPLAY_DISPLAY_n0282_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0282_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0282_7_cyo,
      LI => COMP_DISPLAY_N194,
      O => COMP_DISPLAY_n0282(8)
    );
  COMP_DISPLAY_DISPLAY_n0282_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_20_9,
      O => COMP_DISPLAY_N195
    );
  COMP_DISPLAY_n0339_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(2),
      O => N11727
    );
  COMP_DISPLAY_DISPLAY_n0283_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_20_4,
      O => COMP_DISPLAY_N196
    );
  COMP_DISPLAY_DISPLAY_n0283_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N196,
      O => COMP_DISPLAY_DISPLAY_n0283_4_cyo
    );
  COMP_DISPLAY_XNor_stagelut899 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_18_4,
      LO => COMP_DISPLAY_N1819
    );
  COMP_DISPLAY_DISPLAY_n0283_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_20_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0283_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0283_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_4_cyo,
      LI => COMP_CORE_IMPACTS_X_20_5_rt,
      O => COMP_DISPLAY_n0283(5)
    );
  COMP_DISPLAY_DISPLAY_n0283_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_20_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0283_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0283_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_5_cyo,
      LI => COMP_CORE_IMPACTS_X_20_6_rt,
      O => COMP_DISPLAY_n0283(6)
    );
  COMP_DISPLAY_DISPLAY_n0283_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_20_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0283_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0283_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_6_cyo,
      LI => COMP_CORE_IMPACTS_X_20_7_rt,
      O => COMP_DISPLAY_n0283(7)
    );
  COMP_DISPLAY_DISPLAY_n0283_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_20_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0283_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0283_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0283_7_cyo,
      LI => COMP_CORE_IMPACTS_X_20_8_rt,
      O => COMP_DISPLAY_n0283(8)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5321 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(17),
      I1 => COMP_DISPLAY_n0304(18),
      I2 => COMP_DISPLAY_n0304(19),
      I3 => COMP_DISPLAY_n0304(16),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_532
    );
  COMP_DISPLAY_DISPLAY_n0280_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_6_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0280_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0280_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_6_4_rt,
      O => COMP_DISPLAY_n0280(4)
    );
  COMP_DISPLAY_DISPLAY_n0280_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_6_5,
      O => COMP_DISPLAY_N197
    );
  COMP_DISPLAY_DISPLAY_n0280_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N197,
      O => COMP_DISPLAY_DISPLAY_n0280_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0280_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_4_cyo,
      LI => COMP_DISPLAY_N197,
      O => COMP_DISPLAY_n0280(5)
    );
  COMP_DISPLAY_DISPLAY_n0280_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_6_6,
      O => COMP_DISPLAY_N198
    );
  COMP_DISPLAY_DISPLAY_n0280_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N198,
      O => COMP_DISPLAY_DISPLAY_n0280_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0280_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_5_cyo,
      LI => COMP_DISPLAY_N198,
      O => COMP_DISPLAY_n0280(6)
    );
  COMP_DISPLAY_DISPLAY_n0280_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_6_7,
      O => COMP_DISPLAY_N199
    );
  COMP_DISPLAY_DISPLAY_n0280_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N199,
      O => COMP_DISPLAY_DISPLAY_n0280_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0280_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_6_cyo,
      LI => COMP_DISPLAY_N199,
      O => COMP_DISPLAY_n0280(7)
    );
  COMP_DISPLAY_DISPLAY_n0280_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_6_8,
      O => COMP_DISPLAY_N200
    );
  COMP_DISPLAY_DISPLAY_n0280_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N200,
      O => COMP_DISPLAY_DISPLAY_n0280_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0280_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0280_7_cyo,
      LI => COMP_DISPLAY_N200,
      O => COMP_DISPLAY_n0280(8)
    );
  COMP_DISPLAY_DISPLAY_n0280_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_6_9,
      O => COMP_DISPLAY_N201
    );
  COMP_DISPLAY_COMP_CTRL_VGA_HSYNC98 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I3 => CHOICE1358,
      O => HSYNC_OBUF
    );
  COMP_DISPLAY_DISPLAY_n0281_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_6_4,
      O => COMP_DISPLAY_N202
    );
  COMP_DISPLAY_DISPLAY_n0281_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N202,
      O => COMP_DISPLAY_DISPLAY_n0281_4_cyo
    );
  COMP_DISPLAY_n0453258 : LUT3_L
    generic map(
      INIT => X"4C"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      LO => CHOICE2576
    );
  COMP_DISPLAY_DISPLAY_n0281_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_6_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0281_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0281_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_4_cyo,
      LI => COMP_CORE_IMPACTS_X_6_5_rt,
      O => COMP_DISPLAY_n0281(5)
    );
  COMP_DISPLAY_DISPLAY_n0281_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_6_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0281_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0281_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_5_cyo,
      LI => COMP_CORE_IMPACTS_X_6_6_rt,
      O => COMP_DISPLAY_n0281(6)
    );
  COMP_DISPLAY_DISPLAY_n0281_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_6_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0281_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0281_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_6_cyo,
      LI => COMP_CORE_IMPACTS_X_6_7_rt,
      O => COMP_DISPLAY_n0281(7)
    );
  COMP_DISPLAY_DISPLAY_n0281_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_6_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0281_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0281_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0281_7_cyo,
      LI => COMP_CORE_IMPACTS_X_6_8_rt,
      O => COMP_DISPLAY_n0281(8)
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_38011_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(2),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12410
    );
  COMP_DISPLAY_DISPLAY_n0327_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_1_4,
      O => COMP_DISPLAY_N203
    );
  COMP_DISPLAY_DISPLAY_n0327_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N203,
      O => COMP_DISPLAY_DISPLAY_n0327_4_cyo
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_2_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(3)
    );
  COMP_DISPLAY_DISPLAY_n0327_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_1_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0327_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0327_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_4_cyo,
      LI => COMP_CORE_IMPACTS_X_1_5_rt,
      O => COMP_DISPLAY_n0327(5)
    );
  COMP_DISPLAY_DISPLAY_n0327_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_1_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0327_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0327_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_5_cyo,
      LI => COMP_CORE_IMPACTS_X_1_6_rt,
      O => COMP_DISPLAY_n0327(6)
    );
  COMP_DISPLAY_DISPLAY_n0327_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_1_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0327_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0327_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_6_cyo,
      LI => COMP_CORE_IMPACTS_X_1_7_rt,
      O => COMP_DISPLAY_n0327(7)
    );
  COMP_DISPLAY_DISPLAY_n0327_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_1_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0327_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0327_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0327_7_cyo,
      LI => COMP_CORE_IMPACTS_X_1_8_rt,
      O => COMP_DISPLAY_n0327(8)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_60611_F : LUT4_D
    generic map(
      INIT => X"031F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N13015,
      O => N10468
    );
  COMP_DISPLAY_DISPLAY_n0321_0_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_X(0),
      O => COMP_DISPLAY_N204
    );
  COMP_DISPLAY_DISPLAY_n0321_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N204,
      O => COMP_DISPLAY_DISPLAY_n0321_0_cyo
    );
  COMP_DISPLAY_Ker432196 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_n0263(3),
      I2 => N11535,
      O => CHOICE2700
    );
  COMP_DISPLAY_DISPLAY_n0321_1_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_X(1),
      O => COMP_DISPLAY_N205
    );
  COMP_DISPLAY_DISPLAY_n0321_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_0_cyo,
      DI => N1,
      S => COMP_DISPLAY_N205,
      O => COMP_DISPLAY_DISPLAY_n0321_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_0_cyo,
      LI => COMP_DISPLAY_N205,
      O => COMP_DISPLAY_n0321(1)
    );
  COMP_DISPLAY_DISPLAY_n0321_2_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_X(2),
      O => COMP_DISPLAY_N206
    );
  COMP_DISPLAY_DISPLAY_n0321_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_1_cyo,
      DI => N1,
      S => COMP_DISPLAY_N206,
      O => COMP_DISPLAY_DISPLAY_n0321_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_1_cyo,
      LI => COMP_DISPLAY_N206,
      O => COMP_DISPLAY_n0321(2)
    );
  COMP_DISPLAY_DISPLAY_n0321_3_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_X(3),
      O => COMP_DISPLAY_N207
    );
  COMP_DISPLAY_DISPLAY_n0321_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_2_cyo,
      DI => N1,
      S => COMP_DISPLAY_N207,
      O => COMP_DISPLAY_DISPLAY_n0321_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_2_cyo,
      LI => COMP_DISPLAY_N207,
      O => COMP_DISPLAY_n0321(3)
    );
  COMP_DISPLAY_DISPLAY_n0321_4_lut_INV_0 : INV
    port map (
      I => COMP_SOURIS_X(4),
      O => COMP_DISPLAY_N208
    );
  COMP_DISPLAY_DISPLAY_n0321_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_3_cyo,
      DI => N1,
      S => COMP_DISPLAY_N208,
      O => COMP_DISPLAY_DISPLAY_n0321_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_3_cyo,
      LI => COMP_DISPLAY_N208,
      O => COMP_DISPLAY_n0321(4)
    );
  COMP_DISPLAY_DISPLAY_n0321_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_4_cyo,
      DI => N0,
      S => COMP_SOURIS_X_5_rt1,
      O => COMP_DISPLAY_DISPLAY_n0321_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_4_cyo,
      LI => COMP_SOURIS_X_5_rt1,
      O => COMP_DISPLAY_n0321(5)
    );
  COMP_DISPLAY_DISPLAY_n0321_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_5_cyo,
      DI => N0,
      S => COMP_SOURIS_X_6_rt1,
      O => COMP_DISPLAY_DISPLAY_n0321_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_5_cyo,
      LI => COMP_SOURIS_X_6_rt1,
      O => COMP_DISPLAY_n0321(6)
    );
  COMP_DISPLAY_DISPLAY_n0321_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_6_cyo,
      DI => N0,
      S => COMP_SOURIS_X_7_rt1,
      O => COMP_DISPLAY_DISPLAY_n0321_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_6_cyo,
      LI => COMP_SOURIS_X_7_rt1,
      O => COMP_DISPLAY_n0321(7)
    );
  COMP_DISPLAY_DISPLAY_n0321_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_7_cyo,
      DI => N0,
      S => COMP_SOURIS_X_8_rt1,
      O => COMP_DISPLAY_DISPLAY_n0321_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0321_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0321_7_cyo,
      LI => COMP_SOURIS_X_8_rt1,
      O => COMP_DISPLAY_n0321(8)
    );
  U9_U12_TIMER_inst_cy_92_583 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_91,
      DI => N0,
      S => U9_U12_TIMER_inst_lut3_2,
      O => U9_U12_TIMER_inst_cy_92
    );
  COMP_DISPLAY_DISPLAY_n0325_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_0_4,
      O => COMP_DISPLAY_N209
    );
  COMP_DISPLAY_DISPLAY_n0325_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N209,
      O => COMP_DISPLAY_DISPLAY_n0325_4_cyo
    );
  COMP_CORE_n00341 : LUT3
    generic map(
      INIT => X"31"
    )
    port map (
      I0 => COMP_CORE_XNor_stage_cyo38,
      I1 => COMP_CORE_XEN_PAUSE,
      I2 => COMP_CORE_MICKEY_TOUCHE,
      O => COMP_CORE_n0034
    );
  COMP_DISPLAY_DISPLAY_n0325_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_0_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0325_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0325_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_4_cyo,
      LI => COMP_CORE_IMPACTS_X_0_5_rt,
      O => COMP_DISPLAY_n0325(5)
    );
  COMP_DISPLAY_DISPLAY_n0325_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_0_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0325_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0325_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_5_cyo,
      LI => COMP_CORE_IMPACTS_X_0_6_rt,
      O => COMP_DISPLAY_n0325(6)
    );
  COMP_DISPLAY_DISPLAY_n0325_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_0_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0325_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0325_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_6_cyo,
      LI => COMP_CORE_IMPACTS_X_0_7_rt,
      O => COMP_DISPLAY_n0325(7)
    );
  COMP_DISPLAY_DISPLAY_n0325_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_0_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0325_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0325_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0325_7_cyo,
      LI => COMP_CORE_IMPACTS_X_0_8_rt,
      O => COMP_DISPLAY_n0325(8)
    );
  U9_U12_TIMER_inst_sum_98_584 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_91,
      LI => U9_U12_TIMER_inst_lut3_2,
      O => U9_U12_TIMER_inst_sum_98
    );
  COMP_DISPLAY_DISPLAY_n0279_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_4_4,
      O => COMP_DISPLAY_N210
    );
  COMP_DISPLAY_DISPLAY_n0279_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N210,
      O => COMP_DISPLAY_DISPLAY_n0279_4_cyo
    );
  QUARTZ_BUFGP_585 : BUFGP
    port map (
      I => QUARTZ,
      O => QUARTZ_BUFGP
    );
  COMP_DISPLAY_DISPLAY_n0279_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_4_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0279_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0279_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_4_cyo,
      LI => COMP_CORE_IMPACTS_X_4_5_rt,
      O => COMP_DISPLAY_n0279(5)
    );
  COMP_DISPLAY_DISPLAY_n0279_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_4_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0279_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0279_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_5_cyo,
      LI => COMP_CORE_IMPACTS_X_4_6_rt,
      O => COMP_DISPLAY_n0279(6)
    );
  COMP_DISPLAY_DISPLAY_n0279_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_4_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0279_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0279_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_6_cyo,
      LI => COMP_CORE_IMPACTS_X_4_7_rt,
      O => COMP_DISPLAY_n0279(7)
    );
  COMP_DISPLAY_DISPLAY_n0279_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_4_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0279_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0279_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0279_7_cyo,
      LI => COMP_CORE_IMPACTS_X_4_8_rt,
      O => COMP_DISPLAY_n0279(8)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5921 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11180
    );
  COMP_DISPLAY_DISPLAY_n0315_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_22_4,
      O => COMP_DISPLAY_N211
    );
  COMP_DISPLAY_DISPLAY_n0315_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N211,
      O => COMP_DISPLAY_DISPLAY_n0315_4_cyo
    );
  COMP_DISPLAY_n0446388 : LUT4_L
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => CHOICE3056,
      I1 => CHOICE2104,
      I2 => N11634,
      I3 => CHOICE2100,
      LO => CHOICE3058
    );
  COMP_DISPLAY_DISPLAY_n0315_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_22_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0315_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0315_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_4_cyo,
      LI => COMP_CORE_IMPACTS_X_22_5_rt,
      O => COMP_DISPLAY_n0315(5)
    );
  COMP_DISPLAY_DISPLAY_n0315_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_22_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0315_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0315_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_5_cyo,
      LI => COMP_CORE_IMPACTS_X_22_6_rt,
      O => COMP_DISPLAY_n0315(6)
    );
  COMP_DISPLAY_DISPLAY_n0315_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_22_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0315_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0315_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_6_cyo,
      LI => COMP_CORE_IMPACTS_X_22_7_rt,
      O => COMP_DISPLAY_n0315(7)
    );
  COMP_DISPLAY_DISPLAY_n0315_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_22_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0315_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0315_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0315_7_cyo,
      LI => COMP_CORE_IMPACTS_X_22_8_rt,
      O => COMP_DISPLAY_n0315(8)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66011 : MUXF5
    port map (
      I0 => N10396,
      I1 => N10397,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_38_Q
    );
  COMP_DISPLAY_DISPLAY_n0278_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_4_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0278_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0278_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_4_4_rt,
      O => COMP_DISPLAY_n0278(4)
    );
  COMP_DISPLAY_DISPLAY_n0278_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_4_5,
      O => COMP_DISPLAY_N212
    );
  COMP_DISPLAY_DISPLAY_n0278_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N212,
      O => COMP_DISPLAY_DISPLAY_n0278_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0278_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_4_cyo,
      LI => COMP_DISPLAY_N212,
      O => COMP_DISPLAY_n0278(5)
    );
  COMP_DISPLAY_DISPLAY_n0278_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_4_6,
      O => COMP_DISPLAY_N213
    );
  COMP_DISPLAY_DISPLAY_n0278_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N213,
      O => COMP_DISPLAY_DISPLAY_n0278_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0278_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_5_cyo,
      LI => COMP_DISPLAY_N213,
      O => COMP_DISPLAY_n0278(6)
    );
  COMP_DISPLAY_DISPLAY_n0278_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_4_7,
      O => COMP_DISPLAY_N214
    );
  COMP_DISPLAY_DISPLAY_n0278_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N214,
      O => COMP_DISPLAY_DISPLAY_n0278_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0278_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_6_cyo,
      LI => COMP_DISPLAY_N214,
      O => COMP_DISPLAY_n0278(7)
    );
  COMP_DISPLAY_DISPLAY_n0278_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_4_8,
      O => COMP_DISPLAY_N215
    );
  COMP_DISPLAY_DISPLAY_n0278_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N215,
      O => COMP_DISPLAY_DISPLAY_n0278_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0278_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0278_7_cyo,
      LI => COMP_DISPLAY_N215,
      O => COMP_DISPLAY_n0278(8)
    );
  COMP_DISPLAY_DISPLAY_n0278_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_4_9,
      O => COMP_DISPLAY_N216
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66611_F : LUT4_L
    generic map(
      INIT => X"8006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10384
    );
  COMP_DISPLAY_DISPLAY_n0277_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_5_4,
      O => COMP_DISPLAY_N217
    );
  COMP_DISPLAY_DISPLAY_n0277_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N217,
      O => COMP_DISPLAY_DISPLAY_n0277_4_cyo
    );
  NEW_GAME_IBUF_586 : IBUF
    port map (
      I => NEW_GAME,
      O => NEW_GAME_IBUF
    );
  COMP_DISPLAY_DISPLAY_n0277_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_5_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0277_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0277_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_4_cyo,
      LI => COMP_CORE_IMPACTS_X_5_5_rt,
      O => COMP_DISPLAY_n0277(5)
    );
  COMP_DISPLAY_DISPLAY_n0277_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_5_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0277_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0277_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_5_cyo,
      LI => COMP_CORE_IMPACTS_X_5_6_rt,
      O => COMP_DISPLAY_n0277(6)
    );
  COMP_DISPLAY_DISPLAY_n0277_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_5_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0277_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0277_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_6_cyo,
      LI => COMP_CORE_IMPACTS_X_5_7_rt,
      O => COMP_DISPLAY_n0277(7)
    );
  COMP_DISPLAY_DISPLAY_n0277_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_5_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0277_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0277_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0277_7_cyo,
      LI => COMP_CORE_IMPACTS_X_5_8_rt,
      O => COMP_DISPLAY_n0277(8)
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75311_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12412
    );
  COMP_DISPLAY_DISPLAY_n0276_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_5_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0276_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0276_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_5_4_rt,
      O => COMP_DISPLAY_n0276(4)
    );
  COMP_DISPLAY_DISPLAY_n0276_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_5_5,
      O => COMP_DISPLAY_N218
    );
  COMP_DISPLAY_DISPLAY_n0276_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N218,
      O => COMP_DISPLAY_DISPLAY_n0276_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0276_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_4_cyo,
      LI => COMP_DISPLAY_N218,
      O => COMP_DISPLAY_n0276(5)
    );
  COMP_DISPLAY_DISPLAY_n0276_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_5_6,
      O => COMP_DISPLAY_N219
    );
  COMP_DISPLAY_DISPLAY_n0276_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N219,
      O => COMP_DISPLAY_DISPLAY_n0276_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0276_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_5_cyo,
      LI => COMP_DISPLAY_N219,
      O => COMP_DISPLAY_n0276(6)
    );
  COMP_DISPLAY_DISPLAY_n0276_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_5_7,
      O => COMP_DISPLAY_N220
    );
  COMP_DISPLAY_DISPLAY_n0276_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N220,
      O => COMP_DISPLAY_DISPLAY_n0276_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0276_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_6_cyo,
      LI => COMP_DISPLAY_N220,
      O => COMP_DISPLAY_n0276(7)
    );
  COMP_DISPLAY_DISPLAY_n0276_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_5_8,
      O => COMP_DISPLAY_N221
    );
  COMP_DISPLAY_DISPLAY_n0276_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N221,
      O => COMP_DISPLAY_DISPLAY_n0276_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0276_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0276_7_cyo,
      LI => COMP_DISPLAY_N221,
      O => COMP_DISPLAY_n0276(8)
    );
  COMP_DISPLAY_DISPLAY_n0276_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_5_9,
      O => COMP_DISPLAY_N222
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER_1 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(1),
      G => CHOICE2146,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1)
    );
  COMP_DISPLAY_DISPLAY_n0275_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_2_4,
      O => COMP_DISPLAY_N223
    );
  COMP_DISPLAY_DISPLAY_n0275_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N223,
      O => COMP_DISPLAY_DISPLAY_n0275_4_cyo
    );
  MOUSE_CLK_IBUF_587 : IBUF
    port map (
      I => MOUSE_CLK,
      O => MOUSE_CLK_IBUF
    );
  COMP_DISPLAY_DISPLAY_n0275_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_2_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0275_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0275_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_4_cyo,
      LI => COMP_CORE_IMPACTS_X_2_5_rt,
      O => COMP_DISPLAY_n0275(5)
    );
  COMP_DISPLAY_DISPLAY_n0275_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_2_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0275_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0275_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_5_cyo,
      LI => COMP_CORE_IMPACTS_X_2_6_rt,
      O => COMP_DISPLAY_n0275(6)
    );
  COMP_DISPLAY_DISPLAY_n0275_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_2_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0275_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0275_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_6_cyo,
      LI => COMP_CORE_IMPACTS_X_2_7_rt,
      O => COMP_DISPLAY_n0275(7)
    );
  COMP_DISPLAY_DISPLAY_n0275_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_2_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0275_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0275_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0275_7_cyo,
      LI => COMP_CORE_IMPACTS_X_2_8_rt,
      O => COMP_DISPLAY_n0275(8)
    );
  COMP_DISPLAY_RVB_n00001 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => CHOICE1613,
      I1 => CHOICE1616,
      I2 => COMP_DISPLAY_VP,
      O => COMP_DISPLAY_RVB_n0000
    );
  COMP_DISPLAY_DISPLAY_n0274_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_2_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0274_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0274_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_2_4_rt,
      O => COMP_DISPLAY_n0274(4)
    );
  COMP_DISPLAY_DISPLAY_n0274_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_2_5,
      O => COMP_DISPLAY_N224
    );
  COMP_DISPLAY_DISPLAY_n0274_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N224,
      O => COMP_DISPLAY_DISPLAY_n0274_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0274_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_4_cyo,
      LI => COMP_DISPLAY_N224,
      O => COMP_DISPLAY_n0274(5)
    );
  COMP_DISPLAY_DISPLAY_n0274_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_2_6,
      O => COMP_DISPLAY_N225
    );
  COMP_DISPLAY_DISPLAY_n0274_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N225,
      O => COMP_DISPLAY_DISPLAY_n0274_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0274_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_5_cyo,
      LI => COMP_DISPLAY_N225,
      O => COMP_DISPLAY_n0274(6)
    );
  COMP_DISPLAY_DISPLAY_n0274_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_2_7,
      O => COMP_DISPLAY_N226
    );
  COMP_DISPLAY_DISPLAY_n0274_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N226,
      O => COMP_DISPLAY_DISPLAY_n0274_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0274_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_6_cyo,
      LI => COMP_DISPLAY_N226,
      O => COMP_DISPLAY_n0274(7)
    );
  COMP_DISPLAY_DISPLAY_n0274_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_2_8,
      O => COMP_DISPLAY_N227
    );
  COMP_DISPLAY_DISPLAY_n0274_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N227,
      O => COMP_DISPLAY_DISPLAY_n0274_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0274_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0274_7_cyo,
      LI => COMP_DISPLAY_N227,
      O => COMP_DISPLAY_n0274(8)
    );
  COMP_DISPLAY_DISPLAY_n0274_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_2_9,
      O => COMP_DISPLAY_N228
    );
  COMP_DISPLAY_VV340_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_41_Q,
      I3 => COMP_DISPLAY_n0460_33_Q,
      LO => N12414
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80511_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(2),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12416
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4811 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      I1 => COMP_DISPLAY_n0304(1),
      I2 => COMP_DISPLAY_n0304(2),
      I3 => COMP_DISPLAY_n0304(3),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_481
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(2),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(0),
      LO => N12418
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64311 : MUXF5
    port map (
      I0 => N10426,
      I1 => N10427,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_19_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_460_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      LO => N7698
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_2_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(2),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_N4
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(2),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N12420
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5762 : LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11198
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_463_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      O => N7694
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28411_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12422
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34011_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12424
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69711_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(3),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12426
    );
  COMP_DISPLAY_n0350_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(1),
      O => N11491
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_467 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(4),
      I1 => COMP_DISPLAY_n0348(3),
      I2 => N11622,
      O => COMP_DISPLAY_n0184_1_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5531 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11209
    );
  COMP_DISPLAY_n045320 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I3 => N11770,
      O => CHOICE2522
    );
  COMP_CORE_n017465 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => CHOICE2039,
      I1 => CHOICE2048,
      O => CHOICE2049
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_468 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(2),
      I1 => COMP_DISPLAY_n0348(4),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => N11555,
      O => COMP_DISPLAY_n0184_2_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_468_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      LO => N11555
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29311_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12428
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_469_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      O => N7684
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71611_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12430
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77211_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12432
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36811_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12434
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12436
    );
  COMP_DISPLAY_DISPLAY_n0273_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_3_4,
      O => COMP_DISPLAY_N229
    );
  COMP_DISPLAY_DISPLAY_n0273_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N229,
      O => COMP_DISPLAY_DISPLAY_n0273_4_cyo
    );
  PAUSE_IBUF_588 : IBUF
    port map (
      I => PAUSE,
      O => PAUSE_IBUF
    );
  COMP_DISPLAY_DISPLAY_n0273_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_3_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0273_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0273_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_4_cyo,
      LI => COMP_CORE_IMPACTS_X_3_5_rt,
      O => COMP_DISPLAY_n0273(5)
    );
  COMP_DISPLAY_DISPLAY_n0273_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_3_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0273_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0273_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_5_cyo,
      LI => COMP_CORE_IMPACTS_X_3_6_rt,
      O => COMP_DISPLAY_n0273(6)
    );
  COMP_DISPLAY_DISPLAY_n0273_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_3_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0273_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0273_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_6_cyo,
      LI => COMP_CORE_IMPACTS_X_3_7_rt,
      O => COMP_DISPLAY_n0273(7)
    );
  COMP_DISPLAY_DISPLAY_n0273_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_3_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0273_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0273_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0273_7_cyo,
      LI => COMP_CORE_IMPACTS_X_3_8_rt,
      O => COMP_DISPLAY_n0273(8)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_1_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(1),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_N3
    );
  COMP_DISPLAY_DISPLAY_n0310_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_17_4,
      O => COMP_DISPLAY_N230
    );
  COMP_DISPLAY_DISPLAY_n0310_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N230,
      O => COMP_DISPLAY_DISPLAY_n0310_4_cyo
    );
  COMP_DISPLAY_VI2259 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => CHOICE3879,
      I1 => CHOICE3857,
      I2 => N11323,
      I3 => CHOICE3854,
      LO => CHOICE3881
    );
  COMP_DISPLAY_DISPLAY_n0310_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_17_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0310_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0310_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_4_cyo,
      LI => COMP_CORE_IMPACTS_X_17_5_rt,
      O => COMP_DISPLAY_n0310(5)
    );
  COMP_DISPLAY_DISPLAY_n0310_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_17_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0310_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0310_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_5_cyo,
      LI => COMP_CORE_IMPACTS_X_17_6_rt,
      O => COMP_DISPLAY_n0310(6)
    );
  COMP_DISPLAY_DISPLAY_n0310_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_17_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0310_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0310_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_6_cyo,
      LI => COMP_CORE_IMPACTS_X_17_7_rt,
      O => COMP_DISPLAY_n0310(7)
    );
  COMP_DISPLAY_DISPLAY_n0310_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_17_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0310_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0310_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0310_7_cyo,
      LI => COMP_CORE_IMPACTS_X_17_8_rt,
      O => COMP_DISPLAY_n0310(8)
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30911_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(3),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(1),
      LO => N12438
    );
  COMP_DISPLAY_DISPLAY_n0272_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_3_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0272_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0272_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_3_4_rt,
      O => COMP_DISPLAY_n0272(4)
    );
  COMP_DISPLAY_DISPLAY_n0272_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_3_5,
      O => COMP_DISPLAY_N231
    );
  COMP_DISPLAY_DISPLAY_n0272_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N231,
      O => COMP_DISPLAY_DISPLAY_n0272_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0272_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_4_cyo,
      LI => COMP_DISPLAY_N231,
      O => COMP_DISPLAY_n0272(5)
    );
  COMP_DISPLAY_DISPLAY_n0272_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_3_6,
      O => COMP_DISPLAY_N232
    );
  COMP_DISPLAY_DISPLAY_n0272_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N232,
      O => COMP_DISPLAY_DISPLAY_n0272_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0272_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_5_cyo,
      LI => COMP_DISPLAY_N232,
      O => COMP_DISPLAY_n0272(6)
    );
  COMP_DISPLAY_DISPLAY_n0272_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_3_7,
      O => COMP_DISPLAY_N233
    );
  COMP_DISPLAY_DISPLAY_n0272_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N233,
      O => COMP_DISPLAY_DISPLAY_n0272_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0272_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_6_cyo,
      LI => COMP_DISPLAY_N233,
      O => COMP_DISPLAY_n0272(7)
    );
  COMP_DISPLAY_DISPLAY_n0272_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_3_8,
      O => COMP_DISPLAY_N234
    );
  COMP_DISPLAY_DISPLAY_n0272_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N234,
      O => COMP_DISPLAY_DISPLAY_n0272_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0272_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0272_7_cyo,
      LI => COMP_DISPLAY_N234,
      O => COMP_DISPLAY_n0272(8)
    );
  COMP_DISPLAY_DISPLAY_n0272_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_3_9,
      O => COMP_DISPLAY_N235
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12440
    );
  COMP_DISPLAY_DISPLAY_n0324_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_0_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0324_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0324_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_0_4_rt,
      O => COMP_DISPLAY_n0324(4)
    );
  COMP_DISPLAY_DISPLAY_n0324_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_0_5,
      O => COMP_DISPLAY_N236
    );
  COMP_DISPLAY_DISPLAY_n0324_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N236,
      O => COMP_DISPLAY_DISPLAY_n0324_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0324_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_4_cyo,
      LI => COMP_DISPLAY_N236,
      O => COMP_DISPLAY_n0324(5)
    );
  COMP_DISPLAY_DISPLAY_n0324_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_0_6,
      O => COMP_DISPLAY_N237
    );
  COMP_DISPLAY_DISPLAY_n0324_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N237,
      O => COMP_DISPLAY_DISPLAY_n0324_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0324_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_5_cyo,
      LI => COMP_DISPLAY_N237,
      O => COMP_DISPLAY_n0324(6)
    );
  COMP_DISPLAY_DISPLAY_n0324_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_0_7,
      O => COMP_DISPLAY_N238
    );
  COMP_DISPLAY_DISPLAY_n0324_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N238,
      O => COMP_DISPLAY_DISPLAY_n0324_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0324_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_6_cyo,
      LI => COMP_DISPLAY_N238,
      O => COMP_DISPLAY_n0324(7)
    );
  COMP_DISPLAY_DISPLAY_n0324_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_0_8,
      O => COMP_DISPLAY_N239
    );
  COMP_DISPLAY_DISPLAY_n0324_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N239,
      O => COMP_DISPLAY_DISPLAY_n0324_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0324_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0324_7_cyo,
      LI => COMP_DISPLAY_N239,
      O => COMP_DISPLAY_n0324(8)
    );
  COMP_DISPLAY_DISPLAY_n0324_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_0_9,
      O => COMP_DISPLAY_N240
    );
  COMP_DISPLAY_n0446215 : LUT4
    generic map(
      INIT => X"1115"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I3 => N13035,
      O => CHOICE3022
    );
  COMP_DISPLAY_DISPLAY_n0309_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_17_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0309_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0309_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_17_4_rt,
      O => COMP_DISPLAY_n0309(4)
    );
  COMP_DISPLAY_DISPLAY_n0309_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_17_5,
      O => COMP_DISPLAY_N241
    );
  COMP_DISPLAY_DISPLAY_n0309_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N241,
      O => COMP_DISPLAY_DISPLAY_n0309_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0309_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_4_cyo,
      LI => COMP_DISPLAY_N241,
      O => COMP_DISPLAY_n0309(5)
    );
  COMP_DISPLAY_DISPLAY_n0309_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_17_6,
      O => COMP_DISPLAY_N242
    );
  COMP_DISPLAY_DISPLAY_n0309_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N242,
      O => COMP_DISPLAY_DISPLAY_n0309_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0309_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_5_cyo,
      LI => COMP_DISPLAY_N242,
      O => COMP_DISPLAY_n0309(6)
    );
  COMP_DISPLAY_DISPLAY_n0309_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_17_7,
      O => COMP_DISPLAY_N243
    );
  COMP_DISPLAY_DISPLAY_n0309_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N243,
      O => COMP_DISPLAY_DISPLAY_n0309_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0309_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_6_cyo,
      LI => COMP_DISPLAY_N243,
      O => COMP_DISPLAY_n0309(7)
    );
  COMP_DISPLAY_DISPLAY_n0309_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_17_8,
      O => COMP_DISPLAY_N244
    );
  COMP_DISPLAY_DISPLAY_n0309_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N244,
      O => COMP_DISPLAY_DISPLAY_n0309_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0309_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0309_7_cyo,
      LI => COMP_DISPLAY_N244,
      O => COMP_DISPLAY_n0309(8)
    );
  COMP_DISPLAY_DISPLAY_n0309_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_17_9,
      O => COMP_DISPLAY_N245
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_651 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(25),
      I1 => COMP_DISPLAY_n0304(24),
      I2 => COMP_DISPLAY_Mmult_n0374_N97,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_65
    );
  COMP_DISPLAY_DISPLAY_n0308_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_18_4,
      O => COMP_DISPLAY_N246
    );
  COMP_DISPLAY_DISPLAY_n0308_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N246,
      O => COMP_DISPLAY_DISPLAY_n0308_4_cyo
    );
  COMP_DISPLAY_VI841 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF56,
      I2 => CHOICE3615,
      O => CHOICE3616
    );
  COMP_DISPLAY_DISPLAY_n0308_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_18_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0308_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0308_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_4_cyo,
      LI => COMP_CORE_IMPACTS_X_18_5_rt,
      O => COMP_DISPLAY_n0308(5)
    );
  COMP_DISPLAY_DISPLAY_n0308_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_18_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0308_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0308_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_5_cyo,
      LI => COMP_CORE_IMPACTS_X_18_6_rt,
      O => COMP_DISPLAY_n0308(6)
    );
  COMP_DISPLAY_DISPLAY_n0308_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_18_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0308_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0308_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_6_cyo,
      LI => COMP_CORE_IMPACTS_X_18_7_rt,
      O => COMP_DISPLAY_n0308(7)
    );
  COMP_DISPLAY_DISPLAY_n0308_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_18_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0308_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0308_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0308_7_cyo,
      LI => COMP_CORE_IMPACTS_X_18_8_rt,
      O => COMP_DISPLAY_n0308(8)
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51711_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12442
    );
  COMP_DISPLAY_DISPLAY_n0306_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_16_4,
      O => COMP_DISPLAY_N247
    );
  COMP_DISPLAY_DISPLAY_n0306_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N247,
      O => COMP_DISPLAY_DISPLAY_n0306_4_cyo
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47011_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12444
    );
  COMP_DISPLAY_DISPLAY_n0306_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_16_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0306_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0306_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_4_cyo,
      LI => COMP_CORE_IMPACTS_X_16_5_rt,
      O => COMP_DISPLAY_n0306(5)
    );
  COMP_DISPLAY_DISPLAY_n0306_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_16_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0306_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0306_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_5_cyo,
      LI => COMP_CORE_IMPACTS_X_16_6_rt,
      O => COMP_DISPLAY_n0306(6)
    );
  COMP_DISPLAY_DISPLAY_n0306_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_16_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0306_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0306_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_6_cyo,
      LI => COMP_CORE_IMPACTS_X_16_7_rt,
      O => COMP_DISPLAY_n0306(7)
    );
  COMP_DISPLAY_DISPLAY_n0306_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_16_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0306_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0306_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0306_7_cyo,
      LI => COMP_CORE_IMPACTS_X_16_8_rt,
      O => COMP_DISPLAY_n0306(8)
    );
  COMP_DISPLAY_VI2532 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3935,
      I1 => COMP_DISPLAY_n0356(0),
      I2 => COMP_DISPLAY_n0187_2_Q,
      I3 => COMP_DISPLAY_n0187_1_Q,
      LO => CHOICE3936
    );
  COMP_DISPLAY_DISPLAY_n0307_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_18_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0307_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0307_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_18_4_rt,
      O => COMP_DISPLAY_n0307(4)
    );
  COMP_DISPLAY_DISPLAY_n0307_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_18_5,
      O => COMP_DISPLAY_N248
    );
  COMP_DISPLAY_DISPLAY_n0307_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N248,
      O => COMP_DISPLAY_DISPLAY_n0307_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0307_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_4_cyo,
      LI => COMP_DISPLAY_N248,
      O => COMP_DISPLAY_n0307(5)
    );
  COMP_DISPLAY_DISPLAY_n0307_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_18_6,
      O => COMP_DISPLAY_N249
    );
  COMP_DISPLAY_DISPLAY_n0307_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N249,
      O => COMP_DISPLAY_DISPLAY_n0307_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0307_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_5_cyo,
      LI => COMP_DISPLAY_N249,
      O => COMP_DISPLAY_n0307(6)
    );
  COMP_DISPLAY_DISPLAY_n0307_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_18_7,
      O => COMP_DISPLAY_N250
    );
  COMP_DISPLAY_DISPLAY_n0307_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N250,
      O => COMP_DISPLAY_DISPLAY_n0307_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0307_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_6_cyo,
      LI => COMP_DISPLAY_N250,
      O => COMP_DISPLAY_n0307(7)
    );
  COMP_DISPLAY_DISPLAY_n0307_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_18_8,
      O => COMP_DISPLAY_N251
    );
  COMP_DISPLAY_DISPLAY_n0307_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N251,
      O => COMP_DISPLAY_DISPLAY_n0307_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0307_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0307_7_cyo,
      LI => COMP_DISPLAY_N251,
      O => COMP_DISPLAY_n0307(8)
    );
  COMP_DISPLAY_DISPLAY_n0307_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_18_9,
      O => COMP_DISPLAY_N252
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_60711_F : LUT4
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      O => N10466
    );
  COMP_DISPLAY_DISPLAY_n0305_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_16_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0305_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0305_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_16_4_rt,
      O => COMP_DISPLAY_n0305(4)
    );
  COMP_DISPLAY_DISPLAY_n0305_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_16_5,
      O => COMP_DISPLAY_N253
    );
  COMP_DISPLAY_DISPLAY_n0305_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N253,
      O => COMP_DISPLAY_DISPLAY_n0305_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0305_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_4_cyo,
      LI => COMP_DISPLAY_N253,
      O => COMP_DISPLAY_n0305(5)
    );
  COMP_DISPLAY_DISPLAY_n0305_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_16_6,
      O => COMP_DISPLAY_N254
    );
  COMP_DISPLAY_DISPLAY_n0305_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N254,
      O => COMP_DISPLAY_DISPLAY_n0305_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0305_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_5_cyo,
      LI => COMP_DISPLAY_N254,
      O => COMP_DISPLAY_n0305(6)
    );
  COMP_DISPLAY_DISPLAY_n0305_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_16_7,
      O => COMP_DISPLAY_N255
    );
  COMP_DISPLAY_DISPLAY_n0305_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N255,
      O => COMP_DISPLAY_DISPLAY_n0305_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0305_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_6_cyo,
      LI => COMP_DISPLAY_N255,
      O => COMP_DISPLAY_n0305(7)
    );
  COMP_DISPLAY_DISPLAY_n0305_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_16_8,
      O => COMP_DISPLAY_N256
    );
  COMP_DISPLAY_DISPLAY_n0305_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N256,
      O => COMP_DISPLAY_DISPLAY_n0305_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0305_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0305_7_cyo,
      LI => COMP_DISPLAY_N256,
      O => COMP_DISPLAY_n0305(8)
    );
  COMP_DISPLAY_DISPLAY_n0305_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_16_9,
      O => COMP_DISPLAY_N257
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_85 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_78,
      LI => N7113,
      O => COMP_DISPLAY_n0374(26)
    );
  COMP_DISPLAY_DISPLAY_n0316_0_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(0),
      O => COMP_DISPLAY_N258
    );
  COMP_DISPLAY_DISPLAY_n0316_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N258,
      O => COMP_DISPLAY_DISPLAY_n0316_0_cyo
    );
  COMP_DISPLAY_VTB579 : LUT4
    generic map(
      INIT => X"2232"
    )
    port map (
      I0 => CHOICE2925,
      I1 => COMP_DISPLAY_N62,
      I2 => CHOICE2908,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => CHOICE2928
    );
  COMP_DISPLAY_DISPLAY_n0316_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_0_cyo,
      DI => N0,
      S => COMP_CORE_XXL_1_rt,
      O => COMP_DISPLAY_DISPLAY_n0316_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_0_cyo,
      LI => COMP_CORE_XXL_1_rt,
      O => COMP_DISPLAY_n0316(1)
    );
  COMP_DISPLAY_DISPLAY_n0316_2_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(2),
      O => COMP_DISPLAY_N259
    );
  COMP_DISPLAY_DISPLAY_n0316_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_1_cyo,
      DI => N1,
      S => COMP_DISPLAY_N259,
      O => COMP_DISPLAY_DISPLAY_n0316_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_1_cyo,
      LI => COMP_DISPLAY_N259,
      O => COMP_DISPLAY_n0316(2)
    );
  COMP_DISPLAY_DISPLAY_n0316_3_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(3),
      O => COMP_DISPLAY_N260
    );
  COMP_DISPLAY_DISPLAY_n0316_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_2_cyo,
      DI => N1,
      S => COMP_DISPLAY_N260,
      O => COMP_DISPLAY_DISPLAY_n0316_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_2_cyo,
      LI => COMP_DISPLAY_N260,
      O => COMP_DISPLAY_n0316(3)
    );
  COMP_DISPLAY_DISPLAY_n0316_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(4),
      O => COMP_DISPLAY_N261
    );
  COMP_DISPLAY_DISPLAY_n0316_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_3_cyo,
      DI => N1,
      S => COMP_DISPLAY_N261,
      O => COMP_DISPLAY_DISPLAY_n0316_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_3_cyo,
      LI => COMP_DISPLAY_N261,
      O => COMP_DISPLAY_n0316(4)
    );
  COMP_DISPLAY_DISPLAY_n0316_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_XXL(5),
      O => COMP_DISPLAY_N262
    );
  COMP_DISPLAY_DISPLAY_n0316_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N262,
      O => COMP_DISPLAY_DISPLAY_n0316_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_4_cyo,
      LI => COMP_DISPLAY_N262,
      O => COMP_DISPLAY_n0316(5)
    );
  COMP_DISPLAY_DISPLAY_n0316_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_5_cyo,
      DI => N0,
      S => COMP_CORE_XXL_6_rt1,
      O => COMP_DISPLAY_DISPLAY_n0316_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_5_cyo,
      LI => COMP_CORE_XXL_6_rt1,
      O => COMP_DISPLAY_n0316(6)
    );
  COMP_DISPLAY_DISPLAY_n0316_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_6_cyo,
      DI => N0,
      S => COMP_CORE_XXL_7_rt1,
      O => COMP_DISPLAY_DISPLAY_n0316_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_6_cyo,
      LI => COMP_CORE_XXL_7_rt1,
      O => COMP_DISPLAY_n0316(7)
    );
  COMP_DISPLAY_DISPLAY_n0316_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_7_cyo,
      DI => N0,
      S => COMP_CORE_XXL_8_rt1,
      O => COMP_DISPLAY_DISPLAY_n0316_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0316_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0316_7_cyo,
      LI => COMP_CORE_XXL_8_rt1,
      O => COMP_DISPLAY_n0316(8)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_8_589 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_7,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_481,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_9,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_8
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5_590 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5
    );
  COMP_DISPLAY_DISPLAY_n0304_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_CORE_XTPS_CLIC_0_rt,
      O => COMP_DISPLAY_DISPLAY_n0304_0_cyo
    );
  COMP_DISPLAY_XNor_stagelut890 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_18_4,
      LO => COMP_DISPLAY_N1808
    );
  COMP_DISPLAY_DISPLAY_n0304_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_0_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(1),
      O => COMP_DISPLAY_DISPLAY_n0304_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_0_cyo,
      LI => COMP_DISPLAY_n1015_7(1),
      O => COMP_DISPLAY_n0304(1)
    );
  COMP_DISPLAY_DISPLAY_n0304_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_1_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(2),
      O => COMP_DISPLAY_DISPLAY_n0304_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_1_cyo,
      LI => COMP_DISPLAY_n1015_7(2),
      O => COMP_DISPLAY_n0304(2)
    );
  COMP_DISPLAY_DISPLAY_n0304_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_2_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(3),
      O => COMP_DISPLAY_DISPLAY_n0304_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_2_cyo,
      LI => COMP_DISPLAY_n1015_7(3),
      O => COMP_DISPLAY_n0304(3)
    );
  COMP_DISPLAY_DISPLAY_n0304_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_3_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(4),
      O => COMP_DISPLAY_DISPLAY_n0304_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_3_cyo,
      LI => COMP_DISPLAY_n1015_7(4),
      O => COMP_DISPLAY_n0304(4)
    );
  COMP_DISPLAY_DISPLAY_n0304_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_4_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(5),
      O => COMP_DISPLAY_DISPLAY_n0304_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_4_cyo,
      LI => COMP_DISPLAY_n1015_7(5),
      O => COMP_DISPLAY_n0304(5)
    );
  COMP_DISPLAY_DISPLAY_n0304_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_5_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(6),
      O => COMP_DISPLAY_DISPLAY_n0304_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_5_cyo,
      LI => COMP_DISPLAY_n1015_7(6),
      O => COMP_DISPLAY_n0304(6)
    );
  COMP_DISPLAY_DISPLAY_n0304_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_6_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(7),
      O => COMP_DISPLAY_DISPLAY_n0304_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_6_cyo,
      LI => COMP_DISPLAY_n1015_7(7),
      O => COMP_DISPLAY_n0304(7)
    );
  COMP_DISPLAY_DISPLAY_n0304_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_7_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(8),
      O => COMP_DISPLAY_DISPLAY_n0304_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_7_cyo,
      LI => COMP_DISPLAY_n1015_7(8),
      O => COMP_DISPLAY_n0304(8)
    );
  COMP_DISPLAY_DISPLAY_n0304_9_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_8_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(9),
      O => COMP_DISPLAY_DISPLAY_n0304_9_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_8_cyo,
      LI => COMP_DISPLAY_n1015_7(9),
      O => COMP_DISPLAY_n0304(9)
    );
  COMP_DISPLAY_DISPLAY_n0304_10_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_9_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(10),
      O => COMP_DISPLAY_DISPLAY_n0304_10_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_10_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_9_cyo,
      LI => COMP_DISPLAY_n1015_7(10),
      O => COMP_DISPLAY_n0304(10)
    );
  COMP_DISPLAY_DISPLAY_n0304_11_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_10_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(11),
      O => COMP_DISPLAY_DISPLAY_n0304_11_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_11_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_10_cyo,
      LI => COMP_DISPLAY_n1015_7(11),
      O => COMP_DISPLAY_n0304(11)
    );
  COMP_DISPLAY_DISPLAY_n0304_12_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_11_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(12),
      O => COMP_DISPLAY_DISPLAY_n0304_12_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_12_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_11_cyo,
      LI => COMP_DISPLAY_n1015_7(12),
      O => COMP_DISPLAY_n0304(12)
    );
  COMP_DISPLAY_DISPLAY_n0304_13_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_12_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(13),
      O => COMP_DISPLAY_DISPLAY_n0304_13_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_13_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_12_cyo,
      LI => COMP_DISPLAY_n1015_7(13),
      O => COMP_DISPLAY_n0304(13)
    );
  COMP_DISPLAY_DISPLAY_n0304_14_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_13_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(14),
      O => COMP_DISPLAY_DISPLAY_n0304_14_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_14_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_13_cyo,
      LI => COMP_DISPLAY_n1015_7(14),
      O => COMP_DISPLAY_n0304(14)
    );
  COMP_DISPLAY_DISPLAY_n0304_15_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_14_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(15),
      O => COMP_DISPLAY_DISPLAY_n0304_15_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_15_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_14_cyo,
      LI => COMP_DISPLAY_n1015_7(15),
      O => COMP_DISPLAY_n0304(15)
    );
  COMP_DISPLAY_DISPLAY_n0304_16_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_15_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(16),
      O => COMP_DISPLAY_DISPLAY_n0304_16_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_16_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_15_cyo,
      LI => COMP_DISPLAY_n1015_7(16),
      O => COMP_DISPLAY_n0304(16)
    );
  COMP_DISPLAY_DISPLAY_n0304_17_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_16_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(17),
      O => COMP_DISPLAY_DISPLAY_n0304_17_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_17_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_16_cyo,
      LI => COMP_DISPLAY_n1015_7(17),
      O => COMP_DISPLAY_n0304(17)
    );
  COMP_DISPLAY_DISPLAY_n0304_18_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_17_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(18),
      O => COMP_DISPLAY_DISPLAY_n0304_18_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_18_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_17_cyo,
      LI => COMP_DISPLAY_n1015_7(18),
      O => COMP_DISPLAY_n0304(18)
    );
  COMP_DISPLAY_DISPLAY_n0304_19_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_18_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(19),
      O => COMP_DISPLAY_DISPLAY_n0304_19_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_19_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_18_cyo,
      LI => COMP_DISPLAY_n1015_7(19),
      O => COMP_DISPLAY_n0304(19)
    );
  COMP_DISPLAY_DISPLAY_n0304_20_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_19_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(20),
      O => COMP_DISPLAY_DISPLAY_n0304_20_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_20_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_19_cyo,
      LI => COMP_DISPLAY_n1015_7(20),
      O => COMP_DISPLAY_n0304(20)
    );
  COMP_DISPLAY_DISPLAY_n0304_21_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_20_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(21),
      O => COMP_DISPLAY_DISPLAY_n0304_21_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_21_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_20_cyo,
      LI => COMP_DISPLAY_n1015_7(21),
      O => COMP_DISPLAY_n0304(21)
    );
  COMP_DISPLAY_DISPLAY_n0304_22_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_21_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(22),
      O => COMP_DISPLAY_DISPLAY_n0304_22_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_22_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_21_cyo,
      LI => COMP_DISPLAY_n1015_7(22),
      O => COMP_DISPLAY_n0304(22)
    );
  COMP_DISPLAY_DISPLAY_n0304_23_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_22_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(23),
      O => COMP_DISPLAY_DISPLAY_n0304_23_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_23_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_22_cyo,
      LI => COMP_DISPLAY_n1015_7(23),
      O => COMP_DISPLAY_n0304(23)
    );
  COMP_DISPLAY_DISPLAY_n0304_24_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_23_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(24),
      O => COMP_DISPLAY_DISPLAY_n0304_24_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_24_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_23_cyo,
      LI => COMP_DISPLAY_n1015_7(24),
      O => COMP_DISPLAY_n0304(24)
    );
  COMP_DISPLAY_DISPLAY_n0304_25_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_24_cyo,
      DI => N0,
      S => COMP_DISPLAY_n1015_7(25),
      O => COMP_DISPLAY_DISPLAY_n0304_25_cyo
    );
  COMP_DISPLAY_DISPLAY_n0304_25_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0304_24_cyo,
      LI => COMP_DISPLAY_n1015_7(25),
      O => COMP_DISPLAY_n0304(25)
    );
  COMP_DISPLAY_VV612 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_XNor_stage_cyo101,
      I1 => COMP_DISPLAY_n0838,
      I2 => COMP_DISPLAY_n0840,
      I3 => COMP_DISPLAY_XNor_stage_cyo129,
      O => CHOICE3197
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(2),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(0),
      LO => N12446
    );
  COMP_DISPLAY_DISPLAY_n0303_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_14_4,
      O => COMP_DISPLAY_N265
    );
  COMP_DISPLAY_DISPLAY_n0303_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N265,
      O => COMP_DISPLAY_DISPLAY_n0303_4_cyo
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66811 : MUXF5
    port map (
      I0 => N10380,
      I1 => N10381,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_46_Q
    );
  COMP_DISPLAY_DISPLAY_n0303_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_14_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0303_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0303_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_4_cyo,
      LI => COMP_CORE_IMPACTS_X_14_5_rt,
      O => COMP_DISPLAY_n0303(5)
    );
  COMP_DISPLAY_DISPLAY_n0303_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_14_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0303_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0303_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_5_cyo,
      LI => COMP_CORE_IMPACTS_X_14_6_rt,
      O => COMP_DISPLAY_n0303(6)
    );
  COMP_DISPLAY_DISPLAY_n0303_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_14_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0303_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0303_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_6_cyo,
      LI => COMP_CORE_IMPACTS_X_14_7_rt,
      O => COMP_DISPLAY_n0303(7)
    );
  COMP_DISPLAY_DISPLAY_n0303_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_14_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0303_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0303_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0303_7_cyo,
      LI => COMP_CORE_IMPACTS_X_14_8_rt,
      O => COMP_DISPLAY_n0303(8)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67311_F : LUT4_L
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10370
    );
  COMP_DISPLAY_DISPLAY_n0302_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_14_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0302_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0302_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_14_4_rt,
      O => COMP_DISPLAY_n0302(4)
    );
  COMP_DISPLAY_DISPLAY_n0302_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_14_5,
      O => COMP_DISPLAY_N266
    );
  COMP_DISPLAY_DISPLAY_n0302_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N266,
      O => COMP_DISPLAY_DISPLAY_n0302_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0302_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_4_cyo,
      LI => COMP_DISPLAY_N266,
      O => COMP_DISPLAY_n0302(5)
    );
  COMP_DISPLAY_DISPLAY_n0302_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_14_6,
      O => COMP_DISPLAY_N267
    );
  COMP_DISPLAY_DISPLAY_n0302_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N267,
      O => COMP_DISPLAY_DISPLAY_n0302_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0302_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_5_cyo,
      LI => COMP_DISPLAY_N267,
      O => COMP_DISPLAY_n0302(6)
    );
  COMP_DISPLAY_DISPLAY_n0302_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_14_7,
      O => COMP_DISPLAY_N268
    );
  COMP_DISPLAY_DISPLAY_n0302_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N268,
      O => COMP_DISPLAY_DISPLAY_n0302_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0302_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_6_cyo,
      LI => COMP_DISPLAY_N268,
      O => COMP_DISPLAY_n0302(7)
    );
  COMP_DISPLAY_DISPLAY_n0302_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_14_8,
      O => COMP_DISPLAY_N269
    );
  COMP_DISPLAY_DISPLAY_n0302_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N269,
      O => COMP_DISPLAY_DISPLAY_n0302_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0302_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0302_7_cyo,
      LI => COMP_DISPLAY_N269,
      O => COMP_DISPLAY_n0302(8)
    );
  COMP_DISPLAY_DISPLAY_n0302_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_14_9,
      O => COMP_DISPLAY_N270
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70811_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(2),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => COMP_DISPLAY_n0357(1),
      LO => N12448
    );
  COMP_DISPLAY_DISPLAY_n0301_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_15_4,
      O => COMP_DISPLAY_N271
    );
  COMP_DISPLAY_DISPLAY_n0301_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N271,
      O => COMP_DISPLAY_DISPLAY_n0301_4_cyo
    );
  COMP_DISPLAY_VVO27 : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_24_Q,
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0270(4),
      I3 => COMP_DISPLAY_n0460_8_Q,
      LO => CHOICE2387
    );
  COMP_DISPLAY_DISPLAY_n0301_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_15_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0301_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0301_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_4_cyo,
      LI => COMP_CORE_IMPACTS_X_15_5_rt,
      O => COMP_DISPLAY_n0301(5)
    );
  COMP_DISPLAY_DISPLAY_n0301_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_15_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0301_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0301_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_5_cyo,
      LI => COMP_CORE_IMPACTS_X_15_6_rt,
      O => COMP_DISPLAY_n0301(6)
    );
  COMP_DISPLAY_DISPLAY_n0301_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_15_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0301_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0301_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_6_cyo,
      LI => COMP_CORE_IMPACTS_X_15_7_rt,
      O => COMP_DISPLAY_n0301(7)
    );
  COMP_DISPLAY_DISPLAY_n0301_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_15_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0301_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0301_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0301_7_cyo,
      LI => COMP_CORE_IMPACTS_X_15_8_rt,
      O => COMP_DISPLAY_n0301(8)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_131 : LUT4_L
    generic map(
      INIT => X"0786"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(4),
      I1 => COMP_DISPLAY_Y_MIN_2(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_Y_MIN_2(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_13
    );
  COMP_DISPLAY_DISPLAY_n0298_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_12_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0298_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0298_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_12_4_rt,
      O => COMP_DISPLAY_n0298(4)
    );
  COMP_DISPLAY_DISPLAY_n0298_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_12_5,
      O => COMP_DISPLAY_N272
    );
  COMP_DISPLAY_DISPLAY_n0298_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N272,
      O => COMP_DISPLAY_DISPLAY_n0298_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0298_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_4_cyo,
      LI => COMP_DISPLAY_N272,
      O => COMP_DISPLAY_n0298(5)
    );
  COMP_DISPLAY_DISPLAY_n0298_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_12_6,
      O => COMP_DISPLAY_N273
    );
  COMP_DISPLAY_DISPLAY_n0298_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N273,
      O => COMP_DISPLAY_DISPLAY_n0298_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0298_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_5_cyo,
      LI => COMP_DISPLAY_N273,
      O => COMP_DISPLAY_n0298(6)
    );
  COMP_DISPLAY_DISPLAY_n0298_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_12_7,
      O => COMP_DISPLAY_N274
    );
  COMP_DISPLAY_DISPLAY_n0298_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N274,
      O => COMP_DISPLAY_DISPLAY_n0298_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0298_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_6_cyo,
      LI => COMP_DISPLAY_N274,
      O => COMP_DISPLAY_n0298(7)
    );
  COMP_DISPLAY_DISPLAY_n0298_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_12_8,
      O => COMP_DISPLAY_N275
    );
  COMP_DISPLAY_DISPLAY_n0298_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N275,
      O => COMP_DISPLAY_DISPLAY_n0298_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0298_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0298_7_cyo,
      LI => COMP_DISPLAY_N275,
      O => COMP_DISPLAY_n0298(8)
    );
  COMP_DISPLAY_DISPLAY_n0298_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_12_9,
      O => COMP_DISPLAY_N276
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81111_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12450
    );
  COMP_DISPLAY_DISPLAY_n0300_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_15_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0300_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0300_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_15_4_rt,
      O => COMP_DISPLAY_n0300(4)
    );
  COMP_DISPLAY_DISPLAY_n0300_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_15_5,
      O => COMP_DISPLAY_N277
    );
  COMP_DISPLAY_DISPLAY_n0300_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N277,
      O => COMP_DISPLAY_DISPLAY_n0300_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0300_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_4_cyo,
      LI => COMP_DISPLAY_N277,
      O => COMP_DISPLAY_n0300(5)
    );
  COMP_DISPLAY_DISPLAY_n0300_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_15_6,
      O => COMP_DISPLAY_N278
    );
  COMP_DISPLAY_DISPLAY_n0300_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N278,
      O => COMP_DISPLAY_DISPLAY_n0300_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0300_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_5_cyo,
      LI => COMP_DISPLAY_N278,
      O => COMP_DISPLAY_n0300(6)
    );
  COMP_DISPLAY_DISPLAY_n0300_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_15_7,
      O => COMP_DISPLAY_N279
    );
  COMP_DISPLAY_DISPLAY_n0300_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N279,
      O => COMP_DISPLAY_DISPLAY_n0300_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0300_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_6_cyo,
      LI => COMP_DISPLAY_N279,
      O => COMP_DISPLAY_n0300(7)
    );
  COMP_DISPLAY_DISPLAY_n0300_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_15_8,
      O => COMP_DISPLAY_N280
    );
  COMP_DISPLAY_DISPLAY_n0300_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N280,
      O => COMP_DISPLAY_DISPLAY_n0300_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0300_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0300_7_cyo,
      LI => COMP_DISPLAY_N280,
      O => COMP_DISPLAY_n0300(8)
    );
  COMP_DISPLAY_DISPLAY_n0300_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_15_9,
      O => COMP_DISPLAY_N281
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_39_591 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_38,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_549,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_39
    );
  COMP_DISPLAY_DISPLAY_n0299_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_12_4,
      O => COMP_DISPLAY_N282
    );
  COMP_DISPLAY_DISPLAY_n0299_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N282,
      O => COMP_DISPLAY_DISPLAY_n0299_4_cyo
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_601 : LUT4_L
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => N10469,
      I3 => N10468,
      LO => COMP_DISPLAY_n0008_14_Q
    );
  COMP_DISPLAY_DISPLAY_n0299_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_12_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0299_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0299_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_4_cyo,
      LI => COMP_CORE_IMPACTS_X_12_5_rt,
      O => COMP_DISPLAY_n0299(5)
    );
  COMP_DISPLAY_DISPLAY_n0299_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_12_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0299_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0299_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_5_cyo,
      LI => COMP_CORE_IMPACTS_X_12_6_rt,
      O => COMP_DISPLAY_n0299(6)
    );
  COMP_DISPLAY_DISPLAY_n0299_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_12_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0299_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0299_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_6_cyo,
      LI => COMP_CORE_IMPACTS_X_12_7_rt,
      O => COMP_DISPLAY_n0299(7)
    );
  COMP_DISPLAY_DISPLAY_n0299_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_12_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0299_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0299_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0299_7_cyo,
      LI => COMP_CORE_IMPACTS_X_12_8_rt,
      O => COMP_DISPLAY_n0299(8)
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_292 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(2),
      I1 => COMP_DISPLAY_n0338(4),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => N7783,
      O => COMP_DISPLAY_n0180_22_Q
    );
  COMP_DISPLAY_DISPLAY_n0297_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_13_4,
      O => COMP_DISPLAY_N283
    );
  COMP_DISPLAY_DISPLAY_n0297_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N283,
      O => COMP_DISPLAY_DISPLAY_n0297_4_cyo
    );
  COMP_DISPLAY_n078025 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => N13024,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => CHOICE2100
    );
  COMP_DISPLAY_DISPLAY_n0297_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_13_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0297_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0297_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_4_cyo,
      LI => COMP_CORE_IMPACTS_X_13_5_rt,
      O => COMP_DISPLAY_n0297(5)
    );
  COMP_DISPLAY_DISPLAY_n0297_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_13_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0297_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0297_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_5_cyo,
      LI => COMP_CORE_IMPACTS_X_13_6_rt,
      O => COMP_DISPLAY_n0297(6)
    );
  COMP_DISPLAY_DISPLAY_n0297_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_13_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0297_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0297_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_6_cyo,
      LI => COMP_CORE_IMPACTS_X_13_7_rt,
      O => COMP_DISPLAY_n0297(7)
    );
  COMP_DISPLAY_DISPLAY_n0297_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_13_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0297_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0297_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0297_7_cyo,
      LI => COMP_CORE_IMPACTS_X_13_8_rt,
      O => COMP_DISPLAY_n0297(8)
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_488_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      LO => N7664
    );
  COMP_DISPLAY_DISPLAY_n0296_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_13_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0296_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0296_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_13_4_rt,
      O => COMP_DISPLAY_n0296(4)
    );
  COMP_DISPLAY_DISPLAY_n0296_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_13_5,
      O => COMP_DISPLAY_N284
    );
  COMP_DISPLAY_DISPLAY_n0296_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N284,
      O => COMP_DISPLAY_DISPLAY_n0296_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0296_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_4_cyo,
      LI => COMP_DISPLAY_N284,
      O => COMP_DISPLAY_n0296(5)
    );
  COMP_DISPLAY_DISPLAY_n0296_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_13_6,
      O => COMP_DISPLAY_N285
    );
  COMP_DISPLAY_DISPLAY_n0296_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N285,
      O => COMP_DISPLAY_DISPLAY_n0296_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0296_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_5_cyo,
      LI => COMP_DISPLAY_N285,
      O => COMP_DISPLAY_n0296(6)
    );
  COMP_DISPLAY_DISPLAY_n0296_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_13_7,
      O => COMP_DISPLAY_N286
    );
  COMP_DISPLAY_DISPLAY_n0296_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N286,
      O => COMP_DISPLAY_DISPLAY_n0296_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0296_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_6_cyo,
      LI => COMP_DISPLAY_N286,
      O => COMP_DISPLAY_n0296(7)
    );
  COMP_DISPLAY_DISPLAY_n0296_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_13_8,
      O => COMP_DISPLAY_N287
    );
  COMP_DISPLAY_DISPLAY_n0296_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N287,
      O => COMP_DISPLAY_DISPLAY_n0296_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0296_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0296_7_cyo,
      LI => COMP_DISPLAY_N287,
      O => COMP_DISPLAY_n0296(8)
    );
  COMP_DISPLAY_DISPLAY_n0296_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_13_9,
      O => COMP_DISPLAY_N288
    );
  COMP_CORE_n0054_6_86_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => CHOICE1961,
      I1 => COMP_CORE_n0113,
      O => N11435
    );
  COMP_DISPLAY_DISPLAY_n0295_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_11_4,
      O => COMP_DISPLAY_N289
    );
  COMP_DISPLAY_DISPLAY_n0295_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N289,
      O => COMP_DISPLAY_DISPLAY_n0295_4_cyo
    );
  COMP_DISPLAY_VL312_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_11_Q,
      I3 => COMP_DISPLAY_n0008_27_Q,
      LO => N11391
    );
  COMP_DISPLAY_DISPLAY_n0295_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_11_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0295_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0295_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_4_cyo,
      LI => COMP_CORE_IMPACTS_X_11_5_rt,
      O => COMP_DISPLAY_n0295(5)
    );
  COMP_DISPLAY_DISPLAY_n0295_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_11_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0295_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0295_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_5_cyo,
      LI => COMP_CORE_IMPACTS_X_11_6_rt,
      O => COMP_DISPLAY_n0295(6)
    );
  COMP_DISPLAY_DISPLAY_n0295_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_11_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0295_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0295_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_6_cyo,
      LI => COMP_CORE_IMPACTS_X_11_7_rt,
      O => COMP_DISPLAY_n0295(7)
    );
  COMP_DISPLAY_DISPLAY_n0295_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_11_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0295_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0295_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0295_7_cyo,
      LI => COMP_CORE_IMPACTS_X_11_8_rt,
      O => COMP_DISPLAY_n0295(8)
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76311_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12452
    );
  COMP_DISPLAY_DISPLAY_n0294_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_11_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0294_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0294_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_11_4_rt,
      O => COMP_DISPLAY_n0294(4)
    );
  COMP_DISPLAY_DISPLAY_n0294_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_11_5,
      O => COMP_DISPLAY_N290
    );
  COMP_DISPLAY_DISPLAY_n0294_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N290,
      O => COMP_DISPLAY_DISPLAY_n0294_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0294_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_4_cyo,
      LI => COMP_DISPLAY_N290,
      O => COMP_DISPLAY_n0294(5)
    );
  COMP_DISPLAY_DISPLAY_n0294_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_11_6,
      O => COMP_DISPLAY_N291
    );
  COMP_DISPLAY_DISPLAY_n0294_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N291,
      O => COMP_DISPLAY_DISPLAY_n0294_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0294_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_5_cyo,
      LI => COMP_DISPLAY_N291,
      O => COMP_DISPLAY_n0294(6)
    );
  COMP_DISPLAY_DISPLAY_n0294_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_11_7,
      O => COMP_DISPLAY_N292
    );
  COMP_DISPLAY_DISPLAY_n0294_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N292,
      O => COMP_DISPLAY_DISPLAY_n0294_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0294_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_6_cyo,
      LI => COMP_DISPLAY_N292,
      O => COMP_DISPLAY_n0294(7)
    );
  COMP_DISPLAY_DISPLAY_n0294_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_11_8,
      O => COMP_DISPLAY_N293
    );
  COMP_DISPLAY_DISPLAY_n0294_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N293,
      O => COMP_DISPLAY_DISPLAY_n0294_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0294_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0294_7_cyo,
      LI => COMP_DISPLAY_N293,
      O => COMP_DISPLAY_n0294(8)
    );
  COMP_DISPLAY_DISPLAY_n0294_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_11_9,
      O => COMP_DISPLAY_N294
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44911_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(3),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(1),
      LO => N12454
    );
  COMP_DISPLAY_DISPLAY_n0293_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_9_4,
      O => COMP_DISPLAY_N295
    );
  COMP_DISPLAY_DISPLAY_n0293_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N295,
      O => COMP_DISPLAY_DISPLAY_n0293_4_cyo
    );
  COMP_DISPLAY_n078026 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      LO => CHOICE2101
    );
  COMP_DISPLAY_DISPLAY_n0293_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_9_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0293_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0293_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_4_cyo,
      LI => COMP_CORE_IMPACTS_X_9_5_rt,
      O => COMP_DISPLAY_n0293(5)
    );
  COMP_DISPLAY_DISPLAY_n0293_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_9_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0293_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0293_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_5_cyo,
      LI => COMP_CORE_IMPACTS_X_9_6_rt,
      O => COMP_DISPLAY_n0293(6)
    );
  COMP_DISPLAY_DISPLAY_n0293_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_9_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0293_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0293_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_6_cyo,
      LI => COMP_CORE_IMPACTS_X_9_7_rt,
      O => COMP_DISPLAY_n0293(7)
    );
  COMP_DISPLAY_DISPLAY_n0293_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_9_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0293_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0293_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0293_7_cyo,
      LI => COMP_CORE_IMPACTS_X_9_8_rt,
      O => COMP_DISPLAY_n0293(8)
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_491_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      O => N7660
    );
  COMP_DISPLAY_DISPLAY_n0292_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_9_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0292_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0292_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_9_4_rt,
      O => COMP_DISPLAY_n0292(4)
    );
  COMP_DISPLAY_DISPLAY_n0292_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_9_5,
      O => COMP_DISPLAY_N296
    );
  COMP_DISPLAY_DISPLAY_n0292_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N296,
      O => COMP_DISPLAY_DISPLAY_n0292_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0292_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_4_cyo,
      LI => COMP_DISPLAY_N296,
      O => COMP_DISPLAY_n0292(5)
    );
  COMP_DISPLAY_DISPLAY_n0292_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_9_6,
      O => COMP_DISPLAY_N297
    );
  COMP_DISPLAY_DISPLAY_n0292_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N297,
      O => COMP_DISPLAY_DISPLAY_n0292_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0292_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_5_cyo,
      LI => COMP_DISPLAY_N297,
      O => COMP_DISPLAY_n0292(6)
    );
  COMP_DISPLAY_DISPLAY_n0292_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_9_7,
      O => COMP_DISPLAY_N298
    );
  COMP_DISPLAY_DISPLAY_n0292_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N298,
      O => COMP_DISPLAY_DISPLAY_n0292_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0292_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_6_cyo,
      LI => COMP_DISPLAY_N298,
      O => COMP_DISPLAY_n0292(7)
    );
  COMP_DISPLAY_DISPLAY_n0292_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_9_8,
      O => COMP_DISPLAY_N299
    );
  COMP_DISPLAY_DISPLAY_n0292_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N299,
      O => COMP_DISPLAY_DISPLAY_n0292_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0292_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0292_7_cyo,
      LI => COMP_DISPLAY_N299,
      O => COMP_DISPLAY_n0292(8)
    );
  COMP_DISPLAY_DISPLAY_n0292_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_9_9,
      O => COMP_DISPLAY_N300
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18411_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(2),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12456
    );
  COMP_DISPLAY_DISPLAY_n0291_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_10_4,
      O => COMP_DISPLAY_N301
    );
  COMP_DISPLAY_DISPLAY_n0291_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N301,
      O => COMP_DISPLAY_DISPLAY_n0291_4_cyo
    );
  COMP_DISPLAY_VTB311 : LUT4
    generic map(
      INIT => X"111B"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => CHOICE2876
    );
  COMP_DISPLAY_DISPLAY_n0291_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_10_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0291_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0291_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_4_cyo,
      LI => COMP_CORE_IMPACTS_X_10_5_rt,
      O => COMP_DISPLAY_n0291(5)
    );
  COMP_DISPLAY_DISPLAY_n0291_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_10_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0291_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0291_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_5_cyo,
      LI => COMP_CORE_IMPACTS_X_10_6_rt,
      O => COMP_DISPLAY_n0291(6)
    );
  COMP_DISPLAY_DISPLAY_n0291_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_10_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0291_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0291_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_6_cyo,
      LI => COMP_CORE_IMPACTS_X_10_7_rt,
      O => COMP_DISPLAY_n0291(7)
    );
  COMP_DISPLAY_DISPLAY_n0291_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_10_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0291_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0291_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0291_7_cyo,
      LI => COMP_CORE_IMPACTS_X_10_8_rt,
      O => COMP_DISPLAY_n0291(8)
    );
  COMP_DISPLAY_n0339_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(2),
      O => N11579
    );
  COMP_DISPLAY_DISPLAY_n0290_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_10_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0290_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0290_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_10_4_rt,
      O => COMP_DISPLAY_n0290(4)
    );
  COMP_DISPLAY_DISPLAY_n0290_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_10_5,
      O => COMP_DISPLAY_N302
    );
  COMP_DISPLAY_DISPLAY_n0290_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N302,
      O => COMP_DISPLAY_DISPLAY_n0290_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0290_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_4_cyo,
      LI => COMP_DISPLAY_N302,
      O => COMP_DISPLAY_n0290(5)
    );
  COMP_DISPLAY_DISPLAY_n0290_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_10_6,
      O => COMP_DISPLAY_N303
    );
  COMP_DISPLAY_DISPLAY_n0290_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N303,
      O => COMP_DISPLAY_DISPLAY_n0290_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0290_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_5_cyo,
      LI => COMP_DISPLAY_N303,
      O => COMP_DISPLAY_n0290(6)
    );
  COMP_DISPLAY_DISPLAY_n0290_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_10_7,
      O => COMP_DISPLAY_N304
    );
  COMP_DISPLAY_DISPLAY_n0290_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N304,
      O => COMP_DISPLAY_DISPLAY_n0290_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0290_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_6_cyo,
      LI => COMP_DISPLAY_N304,
      O => COMP_DISPLAY_n0290(7)
    );
  COMP_DISPLAY_DISPLAY_n0290_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_10_8,
      O => COMP_DISPLAY_N305
    );
  COMP_DISPLAY_DISPLAY_n0290_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N305,
      O => COMP_DISPLAY_DISPLAY_n0290_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0290_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0290_7_cyo,
      LI => COMP_DISPLAY_N305,
      O => COMP_DISPLAY_n0290(8)
    );
  COMP_DISPLAY_DISPLAY_n0290_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_10_9,
      O => COMP_DISPLAY_N306
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41611_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12458
    );
  COMP_DISPLAY_DISPLAY_n0289_4_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_21_4,
      O => COMP_DISPLAY_N307
    );
  COMP_DISPLAY_DISPLAY_n0289_4_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N307,
      O => COMP_DISPLAY_DISPLAY_n0289_4_cyo
    );
  COMP_DISPLAY_VI836 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3614,
      I1 => COMP_DISPLAY_n0371(0),
      I2 => COMP_DISPLAY_n0195_2_Q,
      I3 => COMP_DISPLAY_n0195_1_Q,
      LO => CHOICE3615
    );
  COMP_DISPLAY_DISPLAY_n0289_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_4_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_21_5_rt,
      O => COMP_DISPLAY_DISPLAY_n0289_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0289_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_4_cyo,
      LI => COMP_CORE_IMPACTS_X_21_5_rt,
      O => COMP_DISPLAY_n0289(5)
    );
  COMP_DISPLAY_DISPLAY_n0289_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_5_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_21_6_rt,
      O => COMP_DISPLAY_DISPLAY_n0289_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0289_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_5_cyo,
      LI => COMP_CORE_IMPACTS_X_21_6_rt,
      O => COMP_DISPLAY_n0289(6)
    );
  COMP_DISPLAY_DISPLAY_n0289_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_6_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_21_7_rt,
      O => COMP_DISPLAY_DISPLAY_n0289_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0289_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_6_cyo,
      LI => COMP_CORE_IMPACTS_X_21_7_rt,
      O => COMP_DISPLAY_n0289(7)
    );
  COMP_DISPLAY_DISPLAY_n0289_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_7_cyo,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_21_8_rt,
      O => COMP_DISPLAY_DISPLAY_n0289_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0289_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0289_7_cyo,
      LI => COMP_CORE_IMPACTS_X_21_8_rt,
      O => COMP_DISPLAY_n0289(8)
    );
  COMP_DISPLAY_n0353_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      O => N11481
    );
  COMP_DISPLAY_DISPLAY_n0288_4_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_CORE_IMPACTS_X_21_4_rt,
      O => COMP_DISPLAY_DISPLAY_n0288_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0288_4_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_CORE_IMPACTS_X_21_4_rt,
      O => COMP_DISPLAY_n0288(4)
    );
  COMP_DISPLAY_DISPLAY_n0288_5_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_21_5,
      O => COMP_DISPLAY_N308
    );
  COMP_DISPLAY_DISPLAY_n0288_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N308,
      O => COMP_DISPLAY_DISPLAY_n0288_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0288_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_4_cyo,
      LI => COMP_DISPLAY_N308,
      O => COMP_DISPLAY_n0288(5)
    );
  COMP_DISPLAY_DISPLAY_n0288_6_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_21_6,
      O => COMP_DISPLAY_N309
    );
  COMP_DISPLAY_DISPLAY_n0288_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N309,
      O => COMP_DISPLAY_DISPLAY_n0288_6_cyo
    );
  COMP_DISPLAY_DISPLAY_n0288_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_5_cyo,
      LI => COMP_DISPLAY_N309,
      O => COMP_DISPLAY_n0288(6)
    );
  COMP_DISPLAY_DISPLAY_n0288_7_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_21_7,
      O => COMP_DISPLAY_N310
    );
  COMP_DISPLAY_DISPLAY_n0288_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N310,
      O => COMP_DISPLAY_DISPLAY_n0288_7_cyo
    );
  COMP_DISPLAY_DISPLAY_n0288_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_6_cyo,
      LI => COMP_DISPLAY_N310,
      O => COMP_DISPLAY_n0288(7)
    );
  COMP_DISPLAY_DISPLAY_n0288_8_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_21_8,
      O => COMP_DISPLAY_N311
    );
  COMP_DISPLAY_DISPLAY_n0288_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N311,
      O => COMP_DISPLAY_DISPLAY_n0288_8_cyo
    );
  COMP_DISPLAY_DISPLAY_n0288_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0288_7_cyo,
      LI => COMP_DISPLAY_N311,
      O => COMP_DISPLAY_n0288(8)
    );
  COMP_DISPLAY_DISPLAY_n0288_9_lut_INV_0 : INV
    port map (
      I => COMP_CORE_IMPACTS_X_21_9,
      O => COMP_DISPLAY_N312
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_495 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(4),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => N11624,
      O => COMP_DISPLAY_n0186_1_Q
    );
  COMP_DISPLAY_XNor_stagelut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_1_0,
      LO => COMP_DISPLAY_N313
    );
  COMP_DISPLAY_XNor_stagecy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N313,
      O => COMP_DISPLAY_XNor_stage_cyo
    );
  COMP_DISPLAY_XNor_stagelut1 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_1_1,
      LO => COMP_DISPLAY_N314
    );
  COMP_DISPLAY_XNor_stagecy_rn_0 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N314,
      O => COMP_DISPLAY_XNor_stage_cyo1
    );
  COMP_DISPLAY_XNor_stagelut2 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_1_2,
      LO => COMP_DISPLAY_N315
    );
  COMP_DISPLAY_XNor_stagecy_rn_1 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N315,
      O => COMP_DISPLAY_XNor_stage_cyo2
    );
  COMP_DISPLAY_XNor_stagelut3 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_1_3,
      LO => COMP_DISPLAY_N316
    );
  COMP_DISPLAY_XNor_stagecy_rn_2 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo2,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N316,
      O => COMP_DISPLAY_XNor_stage_cyo3
    );
  COMP_DISPLAY_Ker4171 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      LO => N13016,
      O => COMP_DISPLAY_N4171
    );
  COMP_DISPLAY_XNor_stagecy_rn_3 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo3,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N317,
      O => COMP_DISPLAY_XNor_stage_cyo4
    );
  COMP_DISPLAY_VTB13 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_N4191,
      I1 => COMP_DISPLAY_N4251,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => CHOICE2802,
      O => CHOICE2804
    );
  COMP_DISPLAY_XNor_stagecy_rn_4 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo4,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N318,
      O => COMP_DISPLAY_XNor_stage_cyo5
    );
  COMP_DISPLAY_XNor_stagelut937 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_14_4,
      I2 => COMP_CORE_IMPACTS_Y_14_5,
      LO => COMP_DISPLAY_N1861
    );
  COMP_DISPLAY_XNor_stagecy_rn_5 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo5,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N319,
      O => COMP_DISPLAY_XNor_stage_cyo6
    );
  COMP_DISPLAY_XNor_stagelut7 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1167_40(7),
      LO => COMP_DISPLAY_N320
    );
  COMP_DISPLAY_XNor_stagecy_rn_6 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo6,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N320,
      O => COMP_DISPLAY_XNor_stage_cyo7
    );
  COMP_DISPLAY_XNor_stagelut8 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1167_40(8),
      LO => COMP_DISPLAY_N321
    );
  COMP_DISPLAY_XNor_stagecy_rn_7 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo7,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N321,
      O => COMP_DISPLAY_XNor_stage_cyo8
    );
  COMP_DISPLAY_norlut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N322
    );
  COMP_DISPLAY_norcy : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo8,
      DI => N1,
      S => COMP_DISPLAY_N322,
      O => COMP_DISPLAY_nor_cyo
    );
  COMP_DISPLAY_XNor_stagelut9 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_1_0,
      LO => COMP_DISPLAY_N324
    );
  COMP_DISPLAY_XNor_stagecy_rn_8 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N324,
      O => COMP_DISPLAY_XNor_stage_cyo9
    );
  COMP_DISPLAY_XNor_stagelut10 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_1_1,
      LO => COMP_DISPLAY_N325
    );
  COMP_DISPLAY_XNor_stagecy_rn_9 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo9,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N325,
      O => COMP_DISPLAY_XNor_stage_cyo10
    );
  COMP_DISPLAY_XNor_stagelut11 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_1_2,
      LO => COMP_DISPLAY_N326
    );
  COMP_DISPLAY_XNor_stagecy_rn_10 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo10,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N326,
      O => COMP_DISPLAY_XNor_stage_cyo11
    );
  COMP_DISPLAY_XNor_stagelut12 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_1_3,
      LO => COMP_DISPLAY_N327
    );
  COMP_DISPLAY_XNor_stagecy_rn_11 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo11,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N327,
      O => COMP_DISPLAY_XNor_stage_cyo12
    );
  COMP_DISPLAY_Ker4531 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      LO => N13017,
      O => COMP_DISPLAY_N4531
    );
  COMP_DISPLAY_XNor_stagecy_rn_12 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo12,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N328,
      O => COMP_DISPLAY_XNor_stage_cyo13
    );
  COMP_DISPLAY_XNor_stagelut133 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_SOURIS_X(7),
      I2 => COMP_SOURIS_X(5),
      I3 => COMP_SOURIS_X(6),
      LO => COMP_DISPLAY_N455
    );
  COMP_DISPLAY_XNor_stagecy_rn_13 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo13,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N329,
      O => COMP_DISPLAY_XNor_stage_cyo14
    );
  COMP_DISPLAY_XNor_stagelut966 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_14_4,
      I2 => COMP_CORE_IMPACTS_Y_14_5,
      LO => COMP_DISPLAY_N1893
    );
  COMP_DISPLAY_XNor_stagecy_rn_14 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo14,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N330,
      O => COMP_DISPLAY_XNor_stage_cyo15
    );
  COMP_DISPLAY_XNor_stagelut16 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1166_41(7),
      LO => COMP_DISPLAY_N331
    );
  COMP_DISPLAY_XNor_stagecy_rn_15 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo15,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N331,
      O => COMP_DISPLAY_XNor_stage_cyo16
    );
  COMP_DISPLAY_XNor_stagelut17 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1166_41(8),
      LO => COMP_DISPLAY_N332
    );
  COMP_DISPLAY_XNor_stagecy_rn_16 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo16,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N332,
      O => COMP_DISPLAY_XNor_stage_cyo17
    );
  COMP_DISPLAY_norlut1_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N333
    );
  COMP_DISPLAY_XNor_stagelut18 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_0_0,
      LO => COMP_DISPLAY_N334
    );
  COMP_DISPLAY_XNor_stagecy_rn_17 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N334,
      O => COMP_DISPLAY_XNor_stage_cyo18
    );
  COMP_DISPLAY_XNor_stagelut19 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_0_1,
      LO => COMP_DISPLAY_N335
    );
  COMP_DISPLAY_XNor_stagecy_rn_18 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo18,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N335,
      O => COMP_DISPLAY_XNor_stage_cyo19
    );
  COMP_DISPLAY_XNor_stagelut20 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_0_2,
      LO => COMP_DISPLAY_N336
    );
  COMP_DISPLAY_XNor_stagecy_rn_19 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo19,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N336,
      O => COMP_DISPLAY_XNor_stage_cyo20
    );
  COMP_DISPLAY_XNor_stagelut21 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_0_3,
      LO => COMP_DISPLAY_N337
    );
  COMP_DISPLAY_XNor_stagecy_rn_20 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo20,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N337,
      O => COMP_DISPLAY_XNor_stage_cyo21
    );
  COMP_DISPLAY_XNor_stagelut4 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_1_4,
      LO => COMP_DISPLAY_N317
    );
  COMP_DISPLAY_XNor_stagecy_rn_21 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo21,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N338,
      O => COMP_DISPLAY_XNor_stage_cyo22
    );
  COMP_DISPLAY_XNor_stagelut5 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_1_4,
      I2 => COMP_CORE_IMPACTS_Y_1_5,
      LO => COMP_DISPLAY_N318
    );
  COMP_DISPLAY_XNor_stagecy_rn_22 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo22,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N339,
      O => COMP_DISPLAY_XNor_stage_cyo23
    );
  COMP_DISPLAY_XNor_stagelut6 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_1_6,
      I2 => COMP_CORE_IMPACTS_Y_1_4,
      I3 => COMP_CORE_IMPACTS_Y_1_5,
      LO => COMP_DISPLAY_N319
    );
  COMP_DISPLAY_XNor_stagecy_rn_23 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo23,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N340,
      O => COMP_DISPLAY_XNor_stage_cyo24
    );
  COMP_DISPLAY_XNor_stagelut25 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1165_42(7),
      LO => COMP_DISPLAY_N341
    );
  COMP_DISPLAY_XNor_stagecy_rn_24 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo24,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N341,
      O => COMP_DISPLAY_XNor_stage_cyo25
    );
  COMP_DISPLAY_XNor_stagelut26 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1165_42(8),
      LO => COMP_DISPLAY_N342
    );
  COMP_DISPLAY_XNor_stagecy_rn_25 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo25,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N342,
      O => COMP_DISPLAY_XNor_stage_cyo26
    );
  COMP_DISPLAY_norlut2_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N343
    );
  COMP_DISPLAY_norcy_rn_1 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo26,
      DI => N1,
      S => COMP_DISPLAY_N343,
      O => COMP_DISPLAY_nor_cyo1
    );
  COMP_DISPLAY_XNor_stagelut27 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_1_0,
      LO => COMP_DISPLAY_N345
    );
  COMP_DISPLAY_XNor_stagecy_rn_26 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N345,
      O => COMP_DISPLAY_XNor_stage_cyo27
    );
  COMP_DISPLAY_XNor_stagelut28 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_1_1,
      LO => COMP_DISPLAY_N346
    );
  COMP_DISPLAY_XNor_stagecy_rn_27 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo27,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N346,
      O => COMP_DISPLAY_XNor_stage_cyo28
    );
  COMP_DISPLAY_XNor_stagelut29 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_1_2,
      LO => COMP_DISPLAY_N347
    );
  COMP_DISPLAY_XNor_stagecy_rn_28 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo28,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N347,
      O => COMP_DISPLAY_XNor_stage_cyo29
    );
  COMP_DISPLAY_XNor_stagelut30 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_1_3,
      LO => COMP_DISPLAY_N348
    );
  COMP_DISPLAY_XNor_stagecy_rn_29 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo29,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N348,
      O => COMP_DISPLAY_XNor_stage_cyo30
    );
  COMP_DISPLAY_XNor_stagelut22 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_0_4,
      LO => COMP_DISPLAY_N338
    );
  COMP_DISPLAY_XNor_stagecy_rn_30 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo30,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N349,
      O => COMP_DISPLAY_XNor_stage_cyo31
    );
  COMP_DISPLAY_XNor_stagelut32 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0327(5),
      LO => COMP_DISPLAY_N350
    );
  COMP_DISPLAY_XNor_stagecy_rn_31 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo31,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N350,
      O => COMP_DISPLAY_XNor_stage_cyo32
    );
  COMP_DISPLAY_XNor_stagelut33 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0327(6),
      LO => COMP_DISPLAY_N351
    );
  COMP_DISPLAY_XNor_stagecy_rn_32 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo32,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N351,
      O => COMP_DISPLAY_XNor_stage_cyo33
    );
  COMP_DISPLAY_XNor_stagelut34 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0327(7),
      LO => COMP_DISPLAY_N352
    );
  COMP_DISPLAY_XNor_stagecy_rn_33 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo33,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N352,
      O => COMP_DISPLAY_XNor_stage_cyo34
    );
  COMP_DISPLAY_XNor_stagelut35 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0327(8),
      LO => COMP_DISPLAY_N353
    );
  COMP_DISPLAY_XNor_stagecy_rn_34 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo34,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N353,
      O => COMP_DISPLAY_XNor_stage_cyo35
    );
  COMP_DISPLAY_XNor_stagelut36 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0327(9),
      LO => COMP_DISPLAY_N354
    );
  COMP_DISPLAY_XNor_stagecy_rn_35 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo35,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N354,
      O => COMP_DISPLAY_XNor_stage_cyo36
    );
  COMP_DISPLAY_XNor_stagelut37 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_1_0,
      LO => COMP_DISPLAY_N356
    );
  COMP_DISPLAY_XNor_stagecy_rn_36 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N356,
      O => COMP_DISPLAY_XNor_stage_cyo37
    );
  COMP_DISPLAY_XNor_stagelut38 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_1_1,
      LO => COMP_DISPLAY_N357
    );
  COMP_DISPLAY_XNor_stagecy_rn_37 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo37,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N357,
      O => COMP_DISPLAY_XNor_stage_cyo38
    );
  COMP_DISPLAY_XNor_stagelut39 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_1_2,
      LO => COMP_DISPLAY_N358
    );
  COMP_DISPLAY_XNor_stagecy_rn_38 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo38,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N358,
      O => COMP_DISPLAY_XNor_stage_cyo39
    );
  COMP_DISPLAY_XNor_stagelut40 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_1_3,
      LO => COMP_DISPLAY_N359
    );
  COMP_DISPLAY_XNor_stagecy_rn_39 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo39,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N359,
      O => COMP_DISPLAY_XNor_stage_cyo40
    );
  COMP_DISPLAY_XNor_stagelut41 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0326(4),
      LO => COMP_DISPLAY_N360
    );
  COMP_DISPLAY_XNor_stagecy_rn_40 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo40,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N360,
      O => COMP_DISPLAY_XNor_stage_cyo41
    );
  COMP_DISPLAY_XNor_stagelut42 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0326(5),
      LO => COMP_DISPLAY_N361
    );
  COMP_DISPLAY_XNor_stagecy_rn_41 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo41,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N361,
      O => COMP_DISPLAY_XNor_stage_cyo42
    );
  COMP_DISPLAY_XNor_stagelut43 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0326(6),
      LO => COMP_DISPLAY_N362
    );
  COMP_DISPLAY_XNor_stagecy_rn_42 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo42,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N362,
      O => COMP_DISPLAY_XNor_stage_cyo43
    );
  COMP_DISPLAY_XNor_stagelut44 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0326(7),
      LO => COMP_DISPLAY_N363
    );
  COMP_DISPLAY_XNor_stagecy_rn_43 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo43,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N363,
      O => COMP_DISPLAY_XNor_stage_cyo44
    );
  COMP_DISPLAY_XNor_stagelut45 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0326(8),
      LO => COMP_DISPLAY_N364
    );
  COMP_DISPLAY_XNor_stagecy_rn_44 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo44,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N364,
      O => COMP_DISPLAY_XNor_stage_cyo45
    );
  COMP_DISPLAY_XNor_stagelut46 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0326(9),
      LO => COMP_DISPLAY_N365
    );
  COMP_DISPLAY_XNor_stagelut47 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_0_0,
      LO => COMP_DISPLAY_N366
    );
  COMP_DISPLAY_XNor_stagecy_rn_46 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N366,
      O => COMP_DISPLAY_XNor_stage_cyo46
    );
  COMP_DISPLAY_XNor_stagelut48 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_0_1,
      LO => COMP_DISPLAY_N367
    );
  COMP_DISPLAY_XNor_stagecy_rn_47 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo46,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N367,
      O => COMP_DISPLAY_XNor_stage_cyo47
    );
  COMP_DISPLAY_XNor_stagelut49 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_0_2,
      LO => COMP_DISPLAY_N368
    );
  COMP_DISPLAY_XNor_stagecy_rn_48 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo47,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N368,
      O => COMP_DISPLAY_XNor_stage_cyo48
    );
  COMP_DISPLAY_XNor_stagelut50 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_0_3,
      LO => COMP_DISPLAY_N369
    );
  COMP_DISPLAY_XNor_stagecy_rn_49 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo48,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N369,
      O => COMP_DISPLAY_XNor_stage_cyo49
    );
  COMP_DISPLAY_XNor_stagelut51 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0324(4),
      LO => COMP_DISPLAY_N370
    );
  COMP_DISPLAY_XNor_stagecy_rn_50 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo49,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N370,
      O => COMP_DISPLAY_XNor_stage_cyo50
    );
  COMP_DISPLAY_XNor_stagelut52 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0324(5),
      LO => COMP_DISPLAY_N371
    );
  COMP_DISPLAY_XNor_stagecy_rn_51 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo50,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N371,
      O => COMP_DISPLAY_XNor_stage_cyo51
    );
  COMP_DISPLAY_XNor_stagelut53 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0324(6),
      LO => COMP_DISPLAY_N372
    );
  COMP_DISPLAY_XNor_stagecy_rn_52 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo51,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N372,
      O => COMP_DISPLAY_XNor_stage_cyo52
    );
  COMP_DISPLAY_XNor_stagelut54 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0324(7),
      LO => COMP_DISPLAY_N373
    );
  COMP_DISPLAY_XNor_stagecy_rn_53 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo52,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N373,
      O => COMP_DISPLAY_XNor_stage_cyo53
    );
  COMP_DISPLAY_XNor_stagelut55 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0324(8),
      LO => COMP_DISPLAY_N374
    );
  COMP_DISPLAY_XNor_stagecy_rn_54 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo53,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N374,
      O => COMP_DISPLAY_XNor_stage_cyo54
    );
  COMP_DISPLAY_XNor_stagelut56 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0324(9),
      LO => COMP_DISPLAY_N375
    );
  COMP_DISPLAY_XNor_stagelut57 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_0_0,
      LO => COMP_DISPLAY_N376
    );
  COMP_DISPLAY_XNor_stagecy_rn_56 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N376,
      O => COMP_DISPLAY_XNor_stage_cyo55
    );
  COMP_DISPLAY_XNor_stagelut58 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_0_1,
      LO => COMP_DISPLAY_N377
    );
  COMP_DISPLAY_XNor_stagecy_rn_57 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo55,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N377,
      O => COMP_DISPLAY_XNor_stage_cyo56
    );
  COMP_DISPLAY_XNor_stagelut59 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_0_2,
      LO => COMP_DISPLAY_N378
    );
  COMP_DISPLAY_XNor_stagecy_rn_58 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo56,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N378,
      O => COMP_DISPLAY_XNor_stage_cyo57
    );
  COMP_DISPLAY_XNor_stagelut60 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_0_3,
      LO => COMP_DISPLAY_N379
    );
  COMP_DISPLAY_XNor_stagecy_rn_59 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo57,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N379,
      O => COMP_DISPLAY_XNor_stage_cyo58
    );
  COMP_DISPLAY_XNor_stagelut13 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_1_4,
      LO => COMP_DISPLAY_N328
    );
  COMP_DISPLAY_XNor_stagecy_rn_60 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo58,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N380,
      O => COMP_DISPLAY_XNor_stage_cyo59
    );
  COMP_DISPLAY_XNor_stagelut14 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_1_4,
      I2 => COMP_CORE_IMPACTS_Y_1_5,
      LO => COMP_DISPLAY_N329
    );
  COMP_DISPLAY_XNor_stagecy_rn_61 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo59,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N381,
      O => COMP_DISPLAY_XNor_stage_cyo60
    );
  COMP_DISPLAY_XNor_stagelut15 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_6,
      I1 => COMP_CORE_IMPACTS_Y_1_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_1_4,
      LO => COMP_DISPLAY_N330
    );
  COMP_DISPLAY_XNor_stagecy_rn_62 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo60,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N382,
      O => COMP_DISPLAY_XNor_stage_cyo61
    );
  COMP_DISPLAY_XNor_stagelut64 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1164_43(7),
      LO => COMP_DISPLAY_N383
    );
  COMP_DISPLAY_XNor_stagecy_rn_63 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo61,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N383,
      O => COMP_DISPLAY_XNor_stage_cyo62
    );
  COMP_DISPLAY_XNor_stagelut65 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1164_43(8),
      LO => COMP_DISPLAY_N384
    );
  COMP_DISPLAY_XNor_stagecy_rn_64 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo62,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N384,
      O => COMP_DISPLAY_XNor_stage_cyo63
    );
  COMP_DISPLAY_norlut3_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N385
    );
  COMP_DISPLAY_XNor_stagelut66 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_0_0,
      LO => COMP_DISPLAY_N386
    );
  COMP_DISPLAY_XNor_stagecy_rn_65 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N386,
      O => COMP_DISPLAY_XNor_stage_cyo64
    );
  COMP_DISPLAY_XNor_stagelut67 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_0_1,
      LO => COMP_DISPLAY_N387
    );
  COMP_DISPLAY_XNor_stagecy_rn_66 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo64,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N387,
      O => COMP_DISPLAY_XNor_stage_cyo65
    );
  COMP_DISPLAY_XNor_stagelut68 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_0_2,
      LO => COMP_DISPLAY_N388
    );
  COMP_DISPLAY_XNor_stagecy_rn_67 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo65,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N388,
      O => COMP_DISPLAY_XNor_stage_cyo66
    );
  COMP_DISPLAY_XNor_stagelut69 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_0_3,
      LO => COMP_DISPLAY_N389
    );
  COMP_DISPLAY_XNor_stagecy_rn_68 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo66,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N389,
      O => COMP_DISPLAY_XNor_stage_cyo67
    );
  COMP_DISPLAY_XNor_stagelut31 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_1_4,
      LO => COMP_DISPLAY_N349
    );
  COMP_DISPLAY_XNor_stagecy_rn_69 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo67,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N390,
      O => COMP_DISPLAY_XNor_stage_cyo68
    );
  COMP_DISPLAY_XNor_stagelut71 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0325(5),
      LO => COMP_DISPLAY_N391
    );
  COMP_DISPLAY_XNor_stagecy_rn_70 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo68,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N391,
      O => COMP_DISPLAY_XNor_stage_cyo69
    );
  COMP_DISPLAY_XNor_stagelut72 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0325(6),
      LO => COMP_DISPLAY_N392
    );
  COMP_DISPLAY_XNor_stagecy_rn_71 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo69,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N392,
      O => COMP_DISPLAY_XNor_stage_cyo70
    );
  COMP_DISPLAY_XNor_stagelut73 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0325(7),
      LO => COMP_DISPLAY_N393
    );
  COMP_DISPLAY_XNor_stagecy_rn_72 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo70,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N393,
      O => COMP_DISPLAY_XNor_stage_cyo71
    );
  COMP_DISPLAY_XNor_stagelut74 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0325(8),
      LO => COMP_DISPLAY_N394
    );
  COMP_DISPLAY_XNor_stagecy_rn_73 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo71,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N394,
      O => COMP_DISPLAY_XNor_stage_cyo72
    );
  COMP_DISPLAY_XNor_stagelut75 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0325(9),
      LO => COMP_DISPLAY_N395
    );
  COMP_DISPLAY_XNor_stagecy_rn_74 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo72,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N395,
      O => COMP_DISPLAY_XNor_stage_cyo73
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_495_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      LO => N11624
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_496 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(2),
      I1 => COMP_DISPLAY_n0351(4),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => N11557,
      O => COMP_DISPLAY_n0186_2_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_496_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      LO => N11557
    );
  COMP_DISPLAY_n0363_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      O => N11712
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5211_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_n0304(14),
      O => N11240
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_497_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      O => N7650
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_50_592 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_49,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_54_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_50
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(2),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12460
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N12462
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78211_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N12464
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40011_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12466
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40111_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(1),
      I1 => COMP_DISPLAY_n0337(2),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => COMP_DISPLAY_n0337(0),
      LO => N12468
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_75_593 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_74,
      DI => COMP_DISPLAY_Mmult_n0374_N138,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_81,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_75
    );
  COMP_DISPLAY_n0339_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(2),
      O => N11728
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67311 : MUXF5
    port map (
      I0 => N10370,
      I1 => N10371,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_51_Q
    );
  COMP_DISPLAY_n0221_1_321 : LUT4_L
    generic map(
      INIT => X"A088"
    )
    port map (
      I0 => CHOICE4008,
      I1 => N11244,
      I2 => N11252,
      I3 => COMP_DISPLAY_n0804,
      LO => N7103
    );
  U9_U12_TIMER_inst_cy_93_594 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_92,
      DI => N0,
      S => U9_U12_TIMER_inst_lut3_3,
      O => U9_U12_TIMER_inst_cy_93
    );
  COMP_DISPLAY_VTB235 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      I2 => N13018,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      O => CHOICE2853
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(2),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N12470
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_60911_F : LUT4_L
    generic map(
      INIT => X"021F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N10464
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_18 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_16,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_499,
      O => COMP_DISPLAY_Mmult_n0374_N18
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63111 : MUXF5
    port map (
      I0 => N10448,
      I1 => N10449,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_7_Q
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4971 : LUT4_L
    generic map(
      INIT => X"96A4"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(5),
      I1 => COMP_DISPLAY_n0304(6),
      I2 => COMP_DISPLAY_n0304(7),
      I3 => COMP_DISPLAY_n0304(4),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_497
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_141 : LUT4_L
    generic map(
      INIT => X"3646"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(3),
      I1 => COMP_DISPLAY_Y_MIN_2(4),
      I2 => COMP_DISPLAY_Y_MIN_2(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_14
    );
  COMP_DISPLAY_n0366_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(4),
      I2 => N7956,
      I3 => COMP_DISPLAY_n0192_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N273
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73111_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(1),
      I1 => COMP_DISPLAY_n0354(2),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12472
    );
  COMP_DISPLAY_n0352_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      O => N11742
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_33_595 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_32,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_534,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_36,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_33
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_151 : LUT4_L
    generic map(
      INIT => X"1FB7"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(3),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_15
    );
  COMP_DISPLAY_n0446417_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => CHOICE3061,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      LO => N11636
    );
  COMP_DISPLAY_n0329_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(2),
      O => N11719
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_516_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      LO => N7629
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75511_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12474
    );
  COMP_DISPLAY_VV27 : LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(4),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_56_Q,
      I3 => COMP_DISPLAY_n0460_40_Q,
      O => CHOICE3081
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13511_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(2),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N12476
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_161 : LUT4_L
    generic map(
      INIT => X"1514"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(4),
      I1 => COMP_DISPLAY_Y_MIN_2(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_Y_MIN_2(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_16
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_519_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      O => N7625
    );
  COMP_DISPLAY_n0372_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(2),
      O => N11676
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72711_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12478
    );
  COMP_DISPLAY_VI1526_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3742,
      I1 => COMP_DISPLAY_n0332(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF62,
      I3 => CHOICE3731,
      LO => N12480
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23711_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12482
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_741 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => N11156,
      I3 => N13014,
      O => COMP_DISPLAY_n0008_0_Q
    );
  COMP_DISPLAY_VI494 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3547,
      I1 => COMP_DISPLAY_n0347(0),
      I2 => COMP_DISPLAY_n0182_2_Q,
      I3 => COMP_DISPLAY_n0182_1_Q,
      O => CHOICE3548
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_73 : LUT4
    generic map(
      INIT => X"1012"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(4),
      I1 => COMP_DISPLAY_n0323(5),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => N7618,
      O => COMP_DISPLAY_n0008_1_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_73_SW0 : LUT3_L
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      LO => N7618
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_72 : LUT4
    generic map(
      INIT => X"0123"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(3),
      I1 => COMP_DISPLAY_n0323(5),
      I2 => N7616,
      I3 => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_n0008_2_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_72_SW0 : LUT4_L
    generic map(
      INIT => X"D333"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => COMP_DISPLAY_n0323(1),
      I3 => COMP_DISPLAY_n0323(2),
      LO => N7616
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_21011_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(2),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(1),
      LO => N12484
    );
  COMP_DISPLAY_VI2548 : LUT4
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(2),
      I1 => COMP_DISPLAY_n0356(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF56,
      I3 => CHOICE3936,
      O => CHOICE3938
    );
  COMP_DISPLAY_Ker4351 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_4,
      LO => N13018,
      O => COMP_DISPLAY_N4351
    );
  COMP_DISPLAY_Ker4521 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      O => COMP_DISPLAY_N4521
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_231 : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => N10465,
      I3 => N10476,
      O => COMP_DISPLAY_n0008_51_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_71 : LUT4
    generic map(
      INIT => X"0123"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(3),
      I1 => COMP_DISPLAY_n0323(5),
      I2 => N7612,
      I3 => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_n0008_3_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_71_SW0 : LUT4_L
    generic map(
      INIT => X"8133"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => COMP_DISPLAY_n0323(1),
      I3 => COMP_DISPLAY_n0323(2),
      LO => N7612
    );
  COMP_DISPLAY_VI245 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(2),
      I1 => COMP_DISPLAY_n0328(1),
      O => CHOICE3501
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79211_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(2),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(1),
      LO => N12486
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32511_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12488
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5981 : LUT3_L
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11170
    );
  COMP_DISPLAY_XNor_stagelut76 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_N204,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => COMP_DISPLAY_N397
    );
  COMP_DISPLAY_XNor_stagecy_rn_75 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_N204,
      S => COMP_DISPLAY_N397,
      O => COMP_DISPLAY_XNor_stage_cyo74
    );
  COMP_DISPLAY_XNor_stagelut77 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => COMP_DISPLAY_N398
    );
  COMP_DISPLAY_XNor_stagecy_rn_76 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo74,
      DI => COMP_DISPLAY_n0321(1),
      S => COMP_DISPLAY_N398,
      O => COMP_DISPLAY_XNor_stage_cyo75
    );
  COMP_DISPLAY_XNor_stagelut78 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      O => COMP_DISPLAY_N399
    );
  COMP_DISPLAY_XNor_stagecy_rn_77 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo75,
      DI => COMP_DISPLAY_n0321(2),
      S => COMP_DISPLAY_N399,
      O => COMP_DISPLAY_XNor_stage_cyo76
    );
  COMP_DISPLAY_XNor_stagelut79 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => COMP_DISPLAY_N400
    );
  COMP_DISPLAY_XNor_stagecy_rn_78 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo76,
      DI => COMP_DISPLAY_n0321(3),
      S => COMP_DISPLAY_N400,
      O => COMP_DISPLAY_XNor_stage_cyo77
    );
  COMP_DISPLAY_XNor_stagelut80 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => COMP_DISPLAY_N401
    );
  COMP_DISPLAY_XNor_stagecy_rn_79 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo77,
      DI => COMP_DISPLAY_n0321(4),
      S => COMP_DISPLAY_N401,
      O => COMP_DISPLAY_XNor_stage_cyo78
    );
  COMP_DISPLAY_XNor_stagelut81 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => COMP_DISPLAY_N402
    );
  COMP_DISPLAY_XNor_stagecy_rn_80 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo78,
      DI => COMP_DISPLAY_n0321(5),
      S => COMP_DISPLAY_N402,
      O => COMP_DISPLAY_XNor_stage_cyo79
    );
  COMP_DISPLAY_XNor_stagelut82 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => COMP_DISPLAY_N403
    );
  COMP_DISPLAY_XNor_stagecy_rn_81 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo79,
      DI => COMP_DISPLAY_n0321(6),
      S => COMP_DISPLAY_N403,
      O => COMP_DISPLAY_XNor_stage_cyo80
    );
  COMP_DISPLAY_XNor_stagelut83 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => COMP_DISPLAY_N404
    );
  COMP_DISPLAY_XNor_stagecy_rn_82 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo80,
      DI => COMP_DISPLAY_n0321(7),
      S => COMP_DISPLAY_N404,
      O => COMP_DISPLAY_XNor_stage_cyo81
    );
  COMP_DISPLAY_XNor_stagelut84 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => COMP_DISPLAY_N405
    );
  COMP_DISPLAY_XNor_stagecy_rn_83 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo81,
      DI => COMP_DISPLAY_n0321(8),
      S => COMP_DISPLAY_N405,
      O => COMP_DISPLAY_XNor_stage_cyo82
    );
  COMP_DISPLAY_XNor_stagelut85 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0321(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => COMP_DISPLAY_N406
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79411_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(2),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12490
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_171 : LUT4_L
    generic map(
      INIT => X"7566"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(4),
      I1 => COMP_DISPLAY_Y_MIN_2(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_Y_MIN_2(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_17
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_13,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_14,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N8
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_701 : LUT4
    generic map(
      INIT => X"1154"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      O => COMP_DISPLAY_n0008_4_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_69 : LUT4
    generic map(
      INIT => X"1514"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => N7605,
      O => COMP_DISPLAY_n0008_5_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_69_SW0 : LUT3_L
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      LO => N7605
    );
  COMP_DISPLAY_VTB545_SW2 : LUT4
    generic map(
      INIT => X"77F7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      O => N11734
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22911_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12492
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_271 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => N10470,
      I3 => N10469,
      LO => COMP_DISPLAY_n0008_47_Q
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_25_596 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_24,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_512,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_27,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_25
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_251 : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => N10465,
      I3 => N13015,
      O => COMP_DISPLAY_n0008_49_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(2),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N12494
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_608_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      O => N7599
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_691 : LUT4_L
    generic map(
      INIT => X"F10E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(25),
      I1 => COMP_DISPLAY_n0304(26),
      I2 => COMP_DISPLAY_n0304(24),
      I3 => COMP_DISPLAY_Mmult_n0374_N101,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_69
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_35 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_31,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_35,
      O => COMP_DISPLAY_Mmult_n0374_N93
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_611 : LUT4
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => N10466,
      I3 => N10467,
      O => COMP_DISPLAY_n0008_13_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_64 : LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(5),
      I1 => COMP_DISPLAY_n0323(3),
      I2 => N7594,
      O => COMP_DISPLAY_n0008_10_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_64_SW0 : LUT4_L
    generic map(
      INIT => X"FCC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => COMP_DISPLAY_n0323(1),
      I3 => COMP_DISPLAY_n0323(2),
      LO => N7594
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_46 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(4),
      I3 => N13011,
      O => COMP_DISPLAY_n0189_29_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63111_F : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(0),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(2),
      LO => N10448
    );
  COMP_DISPLAY_VP439 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE2263,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I2 => CHOICE2229,
      I3 => CHOICE2256,
      O => CHOICE2264
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65711 : MUXF5
    port map (
      I0 => N10404,
      I1 => N10405,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_34_Q
    );
  COMP_DISPLAY_n0352_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(4),
      I2 => N7194,
      I3 => COMP_DISPLAY_n0185_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N175
    );
  COMP_DISPLAY_XNor_stagelut86 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_N172,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      O => COMP_DISPLAY_N407
    );
  COMP_DISPLAY_XNor_stagecy_rn_85 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_N172,
      S => COMP_DISPLAY_N407,
      O => COMP_DISPLAY_XNor_stage_cyo83
    );
  COMP_DISPLAY_XNor_stagelut87 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => COMP_DISPLAY_N408
    );
  COMP_DISPLAY_XNor_stagecy_rn_86 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo83,
      DI => COMP_DISPLAY_n0322(1),
      S => COMP_DISPLAY_N408,
      O => COMP_DISPLAY_XNor_stage_cyo84
    );
  COMP_DISPLAY_XNor_stagelut88 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      O => COMP_DISPLAY_N409
    );
  COMP_DISPLAY_XNor_stagecy_rn_87 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo84,
      DI => COMP_DISPLAY_n0322(2),
      S => COMP_DISPLAY_N409,
      O => COMP_DISPLAY_XNor_stage_cyo85
    );
  COMP_DISPLAY_XNor_stagelut89 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => COMP_DISPLAY_N410
    );
  COMP_DISPLAY_XNor_stagecy_rn_88 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo85,
      DI => COMP_DISPLAY_n0322(3),
      S => COMP_DISPLAY_N410,
      O => COMP_DISPLAY_XNor_stage_cyo86
    );
  COMP_DISPLAY_XNor_stagelut90 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => COMP_DISPLAY_N411
    );
  COMP_DISPLAY_XNor_stagecy_rn_89 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo86,
      DI => COMP_DISPLAY_n0322(4),
      S => COMP_DISPLAY_N411,
      O => COMP_DISPLAY_XNor_stage_cyo87
    );
  COMP_DISPLAY_XNor_stagelut91 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      O => COMP_DISPLAY_N412
    );
  COMP_DISPLAY_XNor_stagecy_rn_90 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo87,
      DI => COMP_DISPLAY_n0322(5),
      S => COMP_DISPLAY_N412,
      O => COMP_DISPLAY_XNor_stage_cyo88
    );
  COMP_DISPLAY_XNor_stagelut92 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => COMP_DISPLAY_N413
    );
  COMP_DISPLAY_XNor_stagecy_rn_91 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo88,
      DI => COMP_DISPLAY_n0322(6),
      S => COMP_DISPLAY_N413,
      O => COMP_DISPLAY_XNor_stage_cyo89
    );
  COMP_DISPLAY_XNor_stagelut93 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      O => COMP_DISPLAY_N414
    );
  COMP_DISPLAY_XNor_stagecy_rn_92 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo89,
      DI => COMP_DISPLAY_n0322(7),
      S => COMP_DISPLAY_N414,
      O => COMP_DISPLAY_XNor_stage_cyo90
    );
  COMP_DISPLAY_XNor_stagelut94 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      O => COMP_DISPLAY_N415
    );
  COMP_DISPLAY_XNor_stagecy_rn_93 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo90,
      DI => COMP_DISPLAY_n0322(8),
      S => COMP_DISPLAY_N415,
      O => COMP_DISPLAY_XNor_stage_cyo91
    );
  COMP_DISPLAY_XNor_stagelut95 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0322(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N416
    );
  COMP_DISPLAY_XNor_stagelut96 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_SOURIS_Y(0),
      LO => COMP_DISPLAY_N417
    );
  COMP_DISPLAY_XNor_stagecy_rn_95 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N417,
      O => COMP_DISPLAY_XNor_stage_cyo92
    );
  COMP_DISPLAY_XNor_stagelut97 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_SOURIS_Y(1),
      LO => COMP_DISPLAY_N418
    );
  COMP_DISPLAY_XNor_stagecy_rn_96 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo92,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N418,
      O => COMP_DISPLAY_XNor_stage_cyo93
    );
  COMP_DISPLAY_XNor_stagelut98 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_SOURIS_Y(2),
      LO => COMP_DISPLAY_N419
    );
  COMP_DISPLAY_XNor_stagecy_rn_97 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo93,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N419,
      O => COMP_DISPLAY_XNor_stage_cyo94
    );
  COMP_DISPLAY_XNor_stagelut99 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_SOURIS_Y(3),
      LO => COMP_DISPLAY_N420
    );
  COMP_DISPLAY_XNor_stagecy_rn_98 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo94,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N420,
      O => COMP_DISPLAY_XNor_stage_cyo95
    );
  COMP_DISPLAY_XNor_stagelut100 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_SOURIS_Y(4),
      LO => COMP_DISPLAY_N421
    );
  COMP_DISPLAY_XNor_stagecy_rn_99 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo95,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N421,
      O => COMP_DISPLAY_XNor_stage_cyo96
    );
  COMP_DISPLAY_XNor_stagelut938 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_14_6,
      I2 => COMP_CORE_IMPACTS_Y_14_4,
      I3 => COMP_CORE_IMPACTS_Y_14_5,
      LO => COMP_DISPLAY_N1862
    );
  COMP_DISPLAY_XNor_stagecy_rn_100 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo96,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N422,
      O => COMP_DISPLAY_XNor_stage_cyo97
    );
  COMP_DISPLAY_XNor_stagelut643 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_21_4,
      I2 => COMP_CORE_IMPACTS_Y_21_5,
      LO => COMP_DISPLAY_N1422
    );
  COMP_DISPLAY_XNor_stagecy_rn_101 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo97,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N423,
      O => COMP_DISPLAY_XNor_stage_cyo98
    );
  COMP_DISPLAY_XNor_stagelut644 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_21_6,
      I2 => COMP_CORE_IMPACTS_Y_21_4,
      I3 => COMP_CORE_IMPACTS_Y_21_5,
      LO => COMP_DISPLAY_N1423
    );
  COMP_DISPLAY_XNor_stagecy_rn_102 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo98,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N424,
      O => COMP_DISPLAY_XNor_stage_cyo99
    );
  COMP_DISPLAY_XNor_stagelut104 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n0320(8),
      LO => COMP_DISPLAY_N425
    );
  COMP_DISPLAY_XNor_stagecy_rn_103 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo99,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N425,
      O => COMP_DISPLAY_XNor_stage_cyo100
    );
  COMP_DISPLAY_XNor_stagelut105 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I1 => COMP_DISPLAY_n0320(9),
      LO => COMP_DISPLAY_N426
    );
  COMP_DISPLAY_XNor_stagecy_rn_104 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo100,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      S => COMP_DISPLAY_N426,
      O => COMP_DISPLAY_XNor_stage_cyo101
    );
  COMP_DISPLAY_XNor_stagelut106 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_SOURIS_Y(0),
      LO => COMP_DISPLAY_N428
    );
  COMP_DISPLAY_XNor_stagecy_rn_105 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N428,
      O => COMP_DISPLAY_XNor_stage_cyo102
    );
  COMP_DISPLAY_XNor_stagelut107 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_SOURIS_Y(1),
      LO => COMP_DISPLAY_N429
    );
  COMP_DISPLAY_XNor_stagecy_rn_106 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo102,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N429,
      O => COMP_DISPLAY_XNor_stage_cyo103
    );
  COMP_DISPLAY_XNor_stagelut108 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_SOURIS_Y(2),
      LO => COMP_DISPLAY_N430
    );
  COMP_DISPLAY_XNor_stagecy_rn_107 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo103,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N430,
      O => COMP_DISPLAY_XNor_stage_cyo104
    );
  COMP_DISPLAY_XNor_stagelut109 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_SOURIS_Y(3),
      LO => COMP_DISPLAY_N431
    );
  COMP_DISPLAY_XNor_stagecy_rn_108 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo104,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N431,
      O => COMP_DISPLAY_XNor_stage_cyo105
    );
  COMP_DISPLAY_XNor_stagelut110 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_SOURIS_Y(4),
      LO => COMP_DISPLAY_N432
    );
  COMP_DISPLAY_XNor_stagecy_rn_109 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo105,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N432,
      O => COMP_DISPLAY_XNor_stage_cyo106
    );
  COMP_DISPLAY_XNor_stagelut111 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_SOURIS_Y(5),
      LO => COMP_DISPLAY_N433
    );
  COMP_DISPLAY_XNor_stagecy_rn_110 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo106,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N433,
      O => COMP_DISPLAY_XNor_stage_cyo107
    );
  COMP_DISPLAY_XNor_stagelut112 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_SOURIS_Y(6),
      LO => COMP_DISPLAY_N434
    );
  COMP_DISPLAY_XNor_stagecy_rn_111 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo107,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N434,
      O => COMP_DISPLAY_XNor_stage_cyo108
    );
  COMP_DISPLAY_XNor_stagelut113 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_SOURIS_Y(7),
      LO => COMP_DISPLAY_N435
    );
  COMP_DISPLAY_XNor_stagecy_rn_112 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo108,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N435,
      O => COMP_DISPLAY_XNor_stage_cyo109
    );
  COMP_DISPLAY_XNor_stagelut114 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_SOURIS_Y(8),
      LO => COMP_DISPLAY_N436
    );
  COMP_DISPLAY_XNor_stagecy_rn_113 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo109,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N436,
      O => COMP_DISPLAY_XNor_stage_cyo110
    );
  COMP_DISPLAY_XNor_stagelut115 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I1 => COMP_SOURIS_Y(9),
      LO => COMP_DISPLAY_N437
    );
  COMP_DISPLAY_XNor_stagelut116 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_SOURIS_X(0),
      LO => COMP_DISPLAY_N438
    );
  COMP_DISPLAY_XNor_stagecy_rn_115 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N438,
      O => COMP_DISPLAY_XNor_stage_cyo111
    );
  COMP_DISPLAY_XNor_stagelut117 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_SOURIS_X(1),
      LO => COMP_DISPLAY_N439
    );
  COMP_DISPLAY_XNor_stagecy_rn_116 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo111,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N439,
      O => COMP_DISPLAY_XNor_stage_cyo112
    );
  COMP_DISPLAY_XNor_stagelut118 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_SOURIS_X(2),
      LO => COMP_DISPLAY_N440
    );
  COMP_DISPLAY_XNor_stagecy_rn_117 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo112,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N440,
      O => COMP_DISPLAY_XNor_stage_cyo113
    );
  COMP_DISPLAY_XNor_stagelut119 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_SOURIS_X(3),
      LO => COMP_DISPLAY_N441
    );
  COMP_DISPLAY_XNor_stagecy_rn_118 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo113,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N441,
      O => COMP_DISPLAY_XNor_stage_cyo114
    );
  COMP_DISPLAY_XNor_stagelut120 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_SOURIS_X(4),
      LO => COMP_DISPLAY_N442
    );
  COMP_DISPLAY_XNor_stagecy_rn_119 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo114,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N442,
      O => COMP_DISPLAY_XNor_stage_cyo115
    );
  COMP_DISPLAY_XNor_stagelut121 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_SOURIS_X(5),
      LO => COMP_DISPLAY_N443
    );
  COMP_DISPLAY_XNor_stagecy_rn_120 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo115,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N443,
      O => COMP_DISPLAY_XNor_stage_cyo116
    );
  COMP_DISPLAY_XNor_stagelut122 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_SOURIS_X(6),
      LO => COMP_DISPLAY_N444
    );
  COMP_DISPLAY_XNor_stagecy_rn_121 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo116,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N444,
      O => COMP_DISPLAY_XNor_stage_cyo117
    );
  COMP_DISPLAY_XNor_stagelut123 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_SOURIS_X(7),
      LO => COMP_DISPLAY_N445
    );
  COMP_DISPLAY_XNor_stagecy_rn_122 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo117,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N445,
      O => COMP_DISPLAY_XNor_stage_cyo118
    );
  COMP_DISPLAY_XNor_stagelut124 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_SOURIS_X(8),
      LO => COMP_DISPLAY_N446
    );
  COMP_DISPLAY_XNor_stagecy_rn_123 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo118,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N446,
      O => COMP_DISPLAY_XNor_stage_cyo119
    );
  COMP_DISPLAY_XNor_stagelut125 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_SOURIS_X(9),
      LO => COMP_DISPLAY_N447
    );
  COMP_DISPLAY_XNor_stagelut126 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_SOURIS_X(0),
      LO => COMP_DISPLAY_N448
    );
  COMP_DISPLAY_XNor_stagecy_rn_125 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N448,
      O => COMP_DISPLAY_XNor_stage_cyo120
    );
  COMP_DISPLAY_XNor_stagelut127 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_SOURIS_X(1),
      LO => COMP_DISPLAY_N449
    );
  COMP_DISPLAY_XNor_stagecy_rn_126 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo120,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N449,
      O => COMP_DISPLAY_XNor_stage_cyo121
    );
  COMP_DISPLAY_XNor_stagelut128 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_SOURIS_X(2),
      LO => COMP_DISPLAY_N450
    );
  COMP_DISPLAY_XNor_stagecy_rn_127 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo121,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N450,
      O => COMP_DISPLAY_XNor_stage_cyo122
    );
  COMP_DISPLAY_XNor_stagelut129 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_SOURIS_X(3),
      LO => COMP_DISPLAY_N451
    );
  COMP_DISPLAY_XNor_stagecy_rn_128 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo122,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N451,
      O => COMP_DISPLAY_XNor_stage_cyo123
    );
  COMP_DISPLAY_XNor_stagelut130 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_SOURIS_X(4),
      LO => COMP_DISPLAY_N452
    );
  COMP_DISPLAY_XNor_stagecy_rn_129 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo123,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N452,
      O => COMP_DISPLAY_XNor_stage_cyo124
    );
  COMP_DISPLAY_XNor_stagelut101 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_SOURIS_Y(5),
      LO => COMP_DISPLAY_N422
    );
  COMP_DISPLAY_XNor_stagecy_rn_130 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo124,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N453,
      O => COMP_DISPLAY_XNor_stage_cyo125
    );
  COMP_DISPLAY_XNor_stagelut102 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_SOURIS_Y(5),
      I2 => COMP_SOURIS_Y(6),
      LO => COMP_DISPLAY_N423
    );
  COMP_DISPLAY_XNor_stagecy_rn_131 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo125,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N454,
      O => COMP_DISPLAY_XNor_stage_cyo126
    );
  COMP_DISPLAY_XNor_stagelut103 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_SOURIS_Y(7),
      I2 => COMP_SOURIS_Y(5),
      I3 => COMP_SOURIS_Y(6),
      LO => COMP_DISPLAY_N424
    );
  COMP_DISPLAY_XNor_stagecy_rn_132 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo126,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N455,
      O => COMP_DISPLAY_XNor_stage_cyo127
    );
  COMP_DISPLAY_XNor_stagelut134 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0319(8),
      LO => COMP_DISPLAY_N456
    );
  COMP_DISPLAY_XNor_stagecy_rn_133 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo127,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N456,
      O => COMP_DISPLAY_XNor_stage_cyo128
    );
  COMP_DISPLAY_XNor_stagelut135 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0319(9),
      LO => COMP_DISPLAY_N457
    );
  COMP_DISPLAY_XNor_stagecy_rn_134 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo128,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N457,
      O => COMP_DISPLAY_XNor_stage_cyo129
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_1_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_1_cyo
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4801 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      I1 => COMP_DISPLAY_n0304(1),
      I2 => COMP_DISPLAY_n0304(2),
      I3 => COMP_DISPLAY_n0304(3),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_480
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_2_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_4,
      O => COMP_DISPLAY_N459
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_1_cyo,
      DI => N1,
      S => COMP_DISPLAY_N459,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_2_cyo
    );
  U9_U12_TIMER_inst_sum_102_597 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_95,
      LI => U9_U12_TIMER_inst_lut3_6,
      O => U9_U12_TIMER_inst_sum_102
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_3_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      O => COMP_DISPLAY_N460
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_2_cyo,
      DI => N1,
      S => N7112,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_3_cyo
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_2_cyo,
      LI => N7112,
      O => COMP_DISPLAY_Y_MIN_2(3)
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      O => COMP_DISPLAY_N461
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_3_cyo,
      DI => N1,
      S => COMP_DISPLAY_N461,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_4_cyo
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_3_cyo,
      LI => COMP_DISPLAY_N461,
      O => COMP_DISPLAY_Y_MIN_2(4)
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_5_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY_5_2,
      O => COMP_DISPLAY_N462
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N462,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_5_cyo
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_4_cyo,
      LI => COMP_DISPLAY_N462,
      O => COMP_DISPLAY_Y_MIN_2(5)
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_6_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => COMP_DISPLAY_N463
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N463,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_6_cyo
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_5_cyo,
      LI => COMP_DISPLAY_N463,
      O => COMP_DISPLAY_Y_MIN_2(6)
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_7_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      O => COMP_DISPLAY_N464
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N464,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_7_cyo
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_6_cyo,
      LI => COMP_DISPLAY_N464,
      O => COMP_DISPLAY_Y_MIN_2(7)
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_8_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      O => COMP_DISPLAY_N465
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N465,
      O => COMP_DISPLAY_DISPLAY_Y_MIN_2_8_cyo
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_Y_MIN_2_7_cyo,
      LI => COMP_DISPLAY_N465,
      O => COMP_DISPLAY_Y_MIN_2(8)
    );
  COMP_DISPLAY_VP201 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => CHOICE2208
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_6831 : LUT4
    generic map(
      INIT => X"542A"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(4),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      O => COMP_DISPLAY_n0460_62_Q
    );
  COMP_DISPLAY_XNor_stagelut136 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_21_0,
      LO => COMP_DISPLAY_N467
    );
  COMP_DISPLAY_XNor_stagecy_rn_135 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N467,
      O => COMP_DISPLAY_XNor_stage_cyo130
    );
  COMP_DISPLAY_XNor_stagelut137 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_21_1,
      LO => COMP_DISPLAY_N468
    );
  COMP_DISPLAY_XNor_stagecy_rn_136 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo130,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N468,
      O => COMP_DISPLAY_XNor_stage_cyo131
    );
  COMP_DISPLAY_XNor_stagelut138 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_21_2,
      LO => COMP_DISPLAY_N469
    );
  COMP_DISPLAY_XNor_stagecy_rn_137 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo131,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N469,
      O => COMP_DISPLAY_XNor_stage_cyo132
    );
  COMP_DISPLAY_XNor_stagelut139 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_21_3,
      LO => COMP_DISPLAY_N470
    );
  COMP_DISPLAY_XNor_stagecy_rn_138 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo132,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N470,
      O => COMP_DISPLAY_XNor_stage_cyo133
    );
  COMP_DISPLAY_XNor_stagelut657 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_CORE_YYL(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      LO => COMP_DISPLAY_N1555
    );
  COMP_DISPLAY_XNor_stagecy_rn_139 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo133,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N471,
      O => COMP_DISPLAY_XNor_stage_cyo134
    );
  COMP_DISPLAY_XNor_stagelut967 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_6,
      I1 => COMP_CORE_IMPACTS_Y_14_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_14_4,
      LO => COMP_DISPLAY_N1894
    );
  COMP_DISPLAY_XNor_stagecy_rn_140 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo134,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N472,
      O => COMP_DISPLAY_XNor_stage_cyo135
    );
  COMP_DISPLAY_XNor_stagelut141 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_21_4,
      I2 => COMP_CORE_IMPACTS_Y_21_5,
      LO => COMP_DISPLAY_N472
    );
  COMP_DISPLAY_XNor_stagecy_rn_141 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo135,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N473,
      O => COMP_DISPLAY_XNor_stage_cyo136
    );
  COMP_DISPLAY_XNor_stagelut143 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1136_9(7),
      LO => COMP_DISPLAY_N474
    );
  COMP_DISPLAY_XNor_stagecy_rn_142 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo136,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N474,
      O => COMP_DISPLAY_XNor_stage_cyo137
    );
  COMP_DISPLAY_XNor_stagelut144 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1136_9(8),
      LO => COMP_DISPLAY_N475
    );
  COMP_DISPLAY_XNor_stagecy_rn_143 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo137,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N475,
      O => COMP_DISPLAY_XNor_stage_cyo138
    );
  COMP_DISPLAY_norlut4_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N476
    );
  COMP_DISPLAY_XNor_stagelut145 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_12_0,
      LO => COMP_DISPLAY_N477
    );
  COMP_DISPLAY_XNor_stagecy_rn_144 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N477,
      O => COMP_DISPLAY_XNor_stage_cyo139
    );
  COMP_DISPLAY_XNor_stagelut146 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_12_1,
      LO => COMP_DISPLAY_N478
    );
  COMP_DISPLAY_XNor_stagecy_rn_145 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo139,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N478,
      O => COMP_DISPLAY_XNor_stage_cyo140
    );
  COMP_DISPLAY_XNor_stagelut147 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_12_2,
      LO => COMP_DISPLAY_N479
    );
  COMP_DISPLAY_XNor_stagecy_rn_146 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo140,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N479,
      O => COMP_DISPLAY_XNor_stage_cyo141
    );
  COMP_DISPLAY_XNor_stagelut148 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_12_3,
      LO => COMP_DISPLAY_N480
    );
  COMP_DISPLAY_XNor_stagecy_rn_147 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo141,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N480,
      O => COMP_DISPLAY_XNor_stage_cyo142
    );
  COMP_DISPLAY_XNor_stagelut70 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_0_4,
      LO => COMP_DISPLAY_N390
    );
  COMP_DISPLAY_XNor_stagecy_rn_148 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo142,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N481,
      O => COMP_DISPLAY_XNor_stage_cyo143
    );
  COMP_DISPLAY_XNor_stagelut150 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0299(5),
      LO => COMP_DISPLAY_N482
    );
  COMP_DISPLAY_XNor_stagecy_rn_149 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo143,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N482,
      O => COMP_DISPLAY_XNor_stage_cyo144
    );
  COMP_DISPLAY_XNor_stagelut151 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0299(6),
      LO => COMP_DISPLAY_N483
    );
  COMP_DISPLAY_XNor_stagecy_rn_150 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo144,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N483,
      O => COMP_DISPLAY_XNor_stage_cyo145
    );
  COMP_DISPLAY_XNor_stagelut152 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0299(7),
      LO => COMP_DISPLAY_N484
    );
  COMP_DISPLAY_XNor_stagecy_rn_151 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo145,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N484,
      O => COMP_DISPLAY_XNor_stage_cyo146
    );
  COMP_DISPLAY_XNor_stagelut153 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0299(8),
      LO => COMP_DISPLAY_N485
    );
  COMP_DISPLAY_XNor_stagecy_rn_152 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo146,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N485,
      O => COMP_DISPLAY_XNor_stage_cyo147
    );
  COMP_DISPLAY_XNor_stagelut154 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0299(9),
      LO => COMP_DISPLAY_N486
    );
  COMP_DISPLAY_XNor_stagecy_rn_153 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo147,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N486,
      O => COMP_DISPLAY_XNor_stage_cyo148
    );
  COMP_DISPLAY_XNor_stagelut155 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_10_0,
      LO => COMP_DISPLAY_N488
    );
  COMP_DISPLAY_XNor_stagecy_rn_154 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N488,
      O => COMP_DISPLAY_XNor_stage_cyo149
    );
  COMP_DISPLAY_XNor_stagelut156 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_10_1,
      LO => COMP_DISPLAY_N489
    );
  COMP_DISPLAY_XNor_stagecy_rn_155 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo149,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N489,
      O => COMP_DISPLAY_XNor_stage_cyo150
    );
  COMP_DISPLAY_XNor_stagelut157 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_10_2,
      LO => COMP_DISPLAY_N490
    );
  COMP_DISPLAY_XNor_stagecy_rn_156 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo150,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N490,
      O => COMP_DISPLAY_XNor_stage_cyo151
    );
  COMP_DISPLAY_XNor_stagelut158 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_10_3,
      LO => COMP_DISPLAY_N491
    );
  COMP_DISPLAY_XNor_stagecy_rn_157 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo151,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N491,
      O => COMP_DISPLAY_XNor_stage_cyo152
    );
  COMP_DISPLAY_XNor_stagelut149 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_12_4,
      LO => COMP_DISPLAY_N481
    );
  COMP_DISPLAY_XNor_stagecy_rn_158 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo152,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N492,
      O => COMP_DISPLAY_XNor_stage_cyo153
    );
  COMP_DISPLAY_XNor_stagelut160 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0291(5),
      LO => COMP_DISPLAY_N493
    );
  COMP_DISPLAY_XNor_stagecy_rn_159 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo153,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N493,
      O => COMP_DISPLAY_XNor_stage_cyo154
    );
  COMP_DISPLAY_XNor_stagelut161 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0291(6),
      LO => COMP_DISPLAY_N494
    );
  COMP_DISPLAY_XNor_stagecy_rn_160 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo154,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N494,
      O => COMP_DISPLAY_XNor_stage_cyo155
    );
  COMP_DISPLAY_XNor_stagelut162 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0291(7),
      LO => COMP_DISPLAY_N495
    );
  COMP_DISPLAY_XNor_stagecy_rn_161 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo155,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N495,
      O => COMP_DISPLAY_XNor_stage_cyo156
    );
  COMP_DISPLAY_XNor_stagelut163 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0291(8),
      LO => COMP_DISPLAY_N496
    );
  COMP_DISPLAY_XNor_stagecy_rn_162 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo156,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N496,
      O => COMP_DISPLAY_XNor_stage_cyo157
    );
  COMP_DISPLAY_XNor_stagelut164 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0291(9),
      LO => COMP_DISPLAY_N497
    );
  COMP_DISPLAY_XNor_stagecy_rn_163 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo157,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N497,
      O => COMP_DISPLAY_XNor_stage_cyo158
    );
  COMP_DISPLAY_XNor_stagelut165 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_10_0,
      LO => COMP_DISPLAY_N499
    );
  COMP_DISPLAY_XNor_stagecy_rn_164 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N499,
      O => COMP_DISPLAY_XNor_stage_cyo159
    );
  COMP_DISPLAY_XNor_stagelut166 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_10_1,
      LO => COMP_DISPLAY_N500
    );
  COMP_DISPLAY_XNor_stagecy_rn_165 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo159,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N500,
      O => COMP_DISPLAY_XNor_stage_cyo160
    );
  COMP_DISPLAY_XNor_stagelut167 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_10_2,
      LO => COMP_DISPLAY_N501
    );
  COMP_DISPLAY_XNor_stagecy_rn_166 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo160,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N501,
      O => COMP_DISPLAY_XNor_stage_cyo161
    );
  COMP_DISPLAY_XNor_stagelut168 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_10_3,
      LO => COMP_DISPLAY_N502
    );
  COMP_DISPLAY_XNor_stagecy_rn_167 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo161,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N502,
      O => COMP_DISPLAY_XNor_stage_cyo162
    );
  COMP_DISPLAY_XNor_stagelut169 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0290(4),
      LO => COMP_DISPLAY_N503
    );
  COMP_DISPLAY_XNor_stagecy_rn_168 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo162,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N503,
      O => COMP_DISPLAY_XNor_stage_cyo163
    );
  COMP_DISPLAY_XNor_stagelut170 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0290(5),
      LO => COMP_DISPLAY_N504
    );
  COMP_DISPLAY_XNor_stagecy_rn_169 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo163,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N504,
      O => COMP_DISPLAY_XNor_stage_cyo164
    );
  COMP_DISPLAY_XNor_stagelut171 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0290(6),
      LO => COMP_DISPLAY_N505
    );
  COMP_DISPLAY_XNor_stagecy_rn_170 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo164,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N505,
      O => COMP_DISPLAY_XNor_stage_cyo165
    );
  COMP_DISPLAY_XNor_stagelut172 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0290(7),
      LO => COMP_DISPLAY_N506
    );
  COMP_DISPLAY_XNor_stagecy_rn_171 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo165,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N506,
      O => COMP_DISPLAY_XNor_stage_cyo166
    );
  COMP_DISPLAY_XNor_stagelut173 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0290(8),
      LO => COMP_DISPLAY_N507
    );
  COMP_DISPLAY_XNor_stagecy_rn_172 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo166,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N507,
      O => COMP_DISPLAY_XNor_stage_cyo167
    );
  COMP_DISPLAY_XNor_stagelut174 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0290(9),
      LO => COMP_DISPLAY_N508
    );
  COMP_DISPLAY_XNor_stagelut175 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_9_0,
      LO => COMP_DISPLAY_N509
    );
  COMP_DISPLAY_XNor_stagecy_rn_174 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N509,
      O => COMP_DISPLAY_XNor_stage_cyo168
    );
  COMP_DISPLAY_XNor_stagelut176 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_9_1,
      LO => COMP_DISPLAY_N510
    );
  COMP_DISPLAY_XNor_stagecy_rn_175 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo168,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N510,
      O => COMP_DISPLAY_XNor_stage_cyo169
    );
  COMP_DISPLAY_XNor_stagelut177 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_9_2,
      LO => COMP_DISPLAY_N511
    );
  COMP_DISPLAY_XNor_stagecy_rn_176 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo169,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N511,
      O => COMP_DISPLAY_XNor_stage_cyo170
    );
  COMP_DISPLAY_XNor_stagelut178 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_9_3,
      LO => COMP_DISPLAY_N512
    );
  COMP_DISPLAY_XNor_stagecy_rn_177 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo170,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N512,
      O => COMP_DISPLAY_XNor_stage_cyo171
    );
  COMP_DISPLAY_XNor_stagelut179 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0292(4),
      LO => COMP_DISPLAY_N513
    );
  COMP_DISPLAY_XNor_stagecy_rn_178 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo171,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N513,
      O => COMP_DISPLAY_XNor_stage_cyo172
    );
  COMP_DISPLAY_XNor_stagelut180 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0292(5),
      LO => COMP_DISPLAY_N514
    );
  COMP_DISPLAY_XNor_stagecy_rn_179 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo172,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N514,
      O => COMP_DISPLAY_XNor_stage_cyo173
    );
  COMP_DISPLAY_XNor_stagelut181 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0292(6),
      LO => COMP_DISPLAY_N515
    );
  COMP_DISPLAY_XNor_stagecy_rn_180 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo173,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N515,
      O => COMP_DISPLAY_XNor_stage_cyo174
    );
  COMP_DISPLAY_XNor_stagelut182 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0292(7),
      LO => COMP_DISPLAY_N516
    );
  COMP_DISPLAY_XNor_stagecy_rn_181 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo174,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N516,
      O => COMP_DISPLAY_XNor_stage_cyo175
    );
  COMP_DISPLAY_XNor_stagelut183 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0292(8),
      LO => COMP_DISPLAY_N517
    );
  COMP_DISPLAY_XNor_stagecy_rn_182 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo175,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N517,
      O => COMP_DISPLAY_XNor_stage_cyo176
    );
  COMP_DISPLAY_XNor_stagelut184 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0292(9),
      LO => COMP_DISPLAY_N518
    );
  COMP_DISPLAY_XNor_stagelut185 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_10_0,
      LO => COMP_DISPLAY_N519
    );
  COMP_DISPLAY_XNor_stagecy_rn_184 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N519,
      O => COMP_DISPLAY_XNor_stage_cyo177
    );
  COMP_DISPLAY_XNor_stagelut186 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_10_1,
      LO => COMP_DISPLAY_N520
    );
  COMP_DISPLAY_XNor_stagecy_rn_185 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo177,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N520,
      O => COMP_DISPLAY_XNor_stage_cyo178
    );
  COMP_DISPLAY_XNor_stagelut187 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_10_2,
      LO => COMP_DISPLAY_N521
    );
  COMP_DISPLAY_XNor_stagecy_rn_186 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo178,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N521,
      O => COMP_DISPLAY_XNor_stage_cyo179
    );
  COMP_DISPLAY_XNor_stagelut188 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_10_3,
      LO => COMP_DISPLAY_N522
    );
  COMP_DISPLAY_XNor_stagecy_rn_187 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo179,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N522,
      O => COMP_DISPLAY_XNor_stage_cyo180
    );
  COMP_DISPLAY_XNor_stagelut61 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_0_4,
      LO => COMP_DISPLAY_N380
    );
  COMP_DISPLAY_XNor_stagecy_rn_188 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo180,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N523,
      O => COMP_DISPLAY_XNor_stage_cyo181
    );
  COMP_DISPLAY_XNor_stagelut62 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_0_4,
      I2 => COMP_CORE_IMPACTS_Y_0_5,
      LO => COMP_DISPLAY_N381
    );
  COMP_DISPLAY_XNor_stagecy_rn_189 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo181,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N524,
      O => COMP_DISPLAY_XNor_stage_cyo182
    );
  COMP_DISPLAY_XNor_stagelut63 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_6,
      I1 => COMP_CORE_IMPACTS_Y_0_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_0_4,
      LO => COMP_DISPLAY_N382
    );
  COMP_DISPLAY_XNor_stagecy_rn_190 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo182,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N525,
      O => COMP_DISPLAY_XNor_stage_cyo183
    );
  COMP_DISPLAY_XNor_stagelut192 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1138_39(7),
      LO => COMP_DISPLAY_N526
    );
  COMP_DISPLAY_XNor_stagecy_rn_191 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo183,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N526,
      O => COMP_DISPLAY_XNor_stage_cyo184
    );
  COMP_DISPLAY_XNor_stagelut193 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1138_39(8),
      LO => COMP_DISPLAY_N527
    );
  COMP_DISPLAY_XNor_stagecy_rn_192 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo184,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N527,
      O => COMP_DISPLAY_XNor_stage_cyo185
    );
  COMP_DISPLAY_norlut5_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N528
    );
  COMP_DISPLAY_XNor_stagelut194 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_10_0,
      LO => COMP_DISPLAY_N529
    );
  COMP_DISPLAY_XNor_stagecy_rn_193 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N529,
      O => COMP_DISPLAY_XNor_stage_cyo186
    );
  COMP_DISPLAY_XNor_stagelut195 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_10_1,
      LO => COMP_DISPLAY_N530
    );
  COMP_DISPLAY_XNor_stagecy_rn_194 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo186,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N530,
      O => COMP_DISPLAY_XNor_stage_cyo187
    );
  COMP_DISPLAY_XNor_stagelut196 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_10_2,
      LO => COMP_DISPLAY_N531
    );
  COMP_DISPLAY_XNor_stagecy_rn_195 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo187,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N531,
      O => COMP_DISPLAY_XNor_stage_cyo188
    );
  COMP_DISPLAY_XNor_stagelut197 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_10_3,
      LO => COMP_DISPLAY_N532
    );
  COMP_DISPLAY_XNor_stagecy_rn_196 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo188,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N532,
      O => COMP_DISPLAY_XNor_stage_cyo189
    );
  COMP_DISPLAY_XNor_stagelut159 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_10_4,
      LO => COMP_DISPLAY_N492
    );
  COMP_DISPLAY_XNor_stagecy_rn_197 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo189,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N533,
      O => COMP_DISPLAY_XNor_stage_cyo190
    );
  COMP_DISPLAY_XNor_stagelut23 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_0_4,
      I2 => COMP_CORE_IMPACTS_Y_0_5,
      LO => COMP_DISPLAY_N339
    );
  COMP_DISPLAY_XNor_stagecy_rn_198 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo190,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N534,
      O => COMP_DISPLAY_XNor_stage_cyo191
    );
  COMP_DISPLAY_XNor_stagelut24 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_0_6,
      I2 => COMP_CORE_IMPACTS_Y_0_4,
      I3 => COMP_CORE_IMPACTS_Y_0_5,
      LO => COMP_DISPLAY_N340
    );
  COMP_DISPLAY_XNor_stagecy_rn_199 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo191,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N535,
      O => COMP_DISPLAY_XNor_stage_cyo192
    );
  COMP_DISPLAY_XNor_stagelut201 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1139_38(7),
      LO => COMP_DISPLAY_N536
    );
  COMP_DISPLAY_XNor_stagecy_rn_200 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo192,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N536,
      O => COMP_DISPLAY_XNor_stage_cyo193
    );
  COMP_DISPLAY_XNor_stagelut202 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1139_38(8),
      LO => COMP_DISPLAY_N537
    );
  COMP_DISPLAY_XNor_stagecy_rn_201 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo193,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N537,
      O => COMP_DISPLAY_XNor_stage_cyo194
    );
  COMP_DISPLAY_norlut6_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N538
    );
  COMP_DISPLAY_norcy_rn_5 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo194,
      DI => N1,
      S => COMP_DISPLAY_N538,
      O => COMP_DISPLAY_nor_cyo2
    );
  COMP_DISPLAY_XNor_stagelut203 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_9_0,
      LO => COMP_DISPLAY_N540
    );
  COMP_DISPLAY_XNor_stagecy_rn_202 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N540,
      O => COMP_DISPLAY_XNor_stage_cyo195
    );
  COMP_DISPLAY_XNor_stagelut204 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_9_1,
      LO => COMP_DISPLAY_N541
    );
  COMP_DISPLAY_XNor_stagecy_rn_203 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo195,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N541,
      O => COMP_DISPLAY_XNor_stage_cyo196
    );
  COMP_DISPLAY_XNor_stagelut205 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_9_2,
      LO => COMP_DISPLAY_N542
    );
  COMP_DISPLAY_XNor_stagecy_rn_204 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo196,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N542,
      O => COMP_DISPLAY_XNor_stage_cyo197
    );
  COMP_DISPLAY_XNor_stagelut206 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_9_3,
      LO => COMP_DISPLAY_N543
    );
  COMP_DISPLAY_XNor_stagecy_rn_205 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo197,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N543,
      O => COMP_DISPLAY_XNor_stage_cyo198
    );
  COMP_DISPLAY_VP76 : LUT4
    generic map(
      INIT => X"9581"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => CHOICE2182
    );
  COMP_DISPLAY_XNor_stagecy_rn_206 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo198,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N544,
      O => COMP_DISPLAY_XNor_stage_cyo199
    );
  COMP_DISPLAY_XNor_stagelut208 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0293(5),
      LO => COMP_DISPLAY_N545
    );
  COMP_DISPLAY_XNor_stagecy_rn_207 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo199,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N545,
      O => COMP_DISPLAY_XNor_stage_cyo200
    );
  COMP_DISPLAY_XNor_stagelut209 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0293(6),
      LO => COMP_DISPLAY_N546
    );
  COMP_DISPLAY_XNor_stagecy_rn_208 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo200,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N546,
      O => COMP_DISPLAY_XNor_stage_cyo201
    );
  COMP_DISPLAY_XNor_stagelut210 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0293(7),
      LO => COMP_DISPLAY_N547
    );
  COMP_DISPLAY_XNor_stagecy_rn_209 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo201,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N547,
      O => COMP_DISPLAY_XNor_stage_cyo202
    );
  COMP_DISPLAY_XNor_stagelut211 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0293(8),
      LO => COMP_DISPLAY_N548
    );
  COMP_DISPLAY_XNor_stagecy_rn_210 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo202,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N548,
      O => COMP_DISPLAY_XNor_stage_cyo203
    );
  COMP_DISPLAY_XNor_stagelut212 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0293(9),
      LO => COMP_DISPLAY_N549
    );
  COMP_DISPLAY_XNor_stagecy_rn_211 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo203,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N549,
      O => COMP_DISPLAY_XNor_stage_cyo204
    );
  COMP_DISPLAY_XNor_stagelut213 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_9_0,
      LO => COMP_DISPLAY_N551
    );
  COMP_DISPLAY_XNor_stagecy_rn_212 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N551,
      O => COMP_DISPLAY_XNor_stage_cyo205
    );
  COMP_DISPLAY_XNor_stagelut214 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_9_1,
      LO => COMP_DISPLAY_N552
    );
  COMP_DISPLAY_XNor_stagecy_rn_213 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo205,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N552,
      O => COMP_DISPLAY_XNor_stage_cyo206
    );
  COMP_DISPLAY_XNor_stagelut215 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_9_2,
      LO => COMP_DISPLAY_N553
    );
  COMP_DISPLAY_XNor_stagecy_rn_214 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo206,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N553,
      O => COMP_DISPLAY_XNor_stage_cyo207
    );
  COMP_DISPLAY_XNor_stagelut216 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_9_3,
      LO => COMP_DISPLAY_N554
    );
  COMP_DISPLAY_XNor_stagecy_rn_215 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo207,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N554,
      O => COMP_DISPLAY_XNor_stage_cyo208
    );
  COMP_DISPLAY_XNor_stagelut584 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_2_4,
      LO => COMP_DISPLAY_N1318
    );
  COMP_DISPLAY_XNor_stagecy_rn_216 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo208,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N555,
      O => COMP_DISPLAY_XNor_stage_cyo209
    );
  COMP_DISPLAY_XNor_stagelut548 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_2_6,
      I2 => COMP_CORE_IMPACTS_Y_2_4,
      I3 => COMP_CORE_IMPACTS_Y_2_5,
      LO => COMP_DISPLAY_N1278
    );
  COMP_DISPLAY_XNor_stagecy_rn_217 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo209,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N556,
      O => COMP_DISPLAY_XNor_stage_cyo210
    );
  COMP_DISPLAY_XNor_stagelut900 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_18_4,
      I2 => COMP_CORE_IMPACTS_Y_18_5,
      LO => COMP_DISPLAY_N1820
    );
  COMP_DISPLAY_XNor_stagecy_rn_218 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo210,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N557,
      O => COMP_DISPLAY_XNor_stage_cyo211
    );
  COMP_DISPLAY_XNor_stagelut220 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1140_8(7),
      LO => COMP_DISPLAY_N558
    );
  COMP_DISPLAY_XNor_stagecy_rn_219 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo211,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N558,
      O => COMP_DISPLAY_XNor_stage_cyo212
    );
  COMP_DISPLAY_XNor_stagelut221 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1140_8(8),
      LO => COMP_DISPLAY_N559
    );
  COMP_DISPLAY_XNor_stagecy_rn_220 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo212,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N559,
      O => COMP_DISPLAY_XNor_stage_cyo213
    );
  COMP_DISPLAY_norlut7_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N560
    );
  COMP_DISPLAY_XNor_stagelut222 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_11_0,
      LO => COMP_DISPLAY_N561
    );
  COMP_DISPLAY_XNor_stagecy_rn_221 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N561,
      O => COMP_DISPLAY_XNor_stage_cyo214
    );
  COMP_DISPLAY_XNor_stagelut223 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_11_1,
      LO => COMP_DISPLAY_N562
    );
  COMP_DISPLAY_XNor_stagecy_rn_222 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo214,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N562,
      O => COMP_DISPLAY_XNor_stage_cyo215
    );
  COMP_DISPLAY_XNor_stagelut224 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_11_2,
      LO => COMP_DISPLAY_N563
    );
  COMP_DISPLAY_XNor_stagecy_rn_223 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo215,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N563,
      O => COMP_DISPLAY_XNor_stage_cyo216
    );
  COMP_DISPLAY_XNor_stagelut225 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_11_3,
      LO => COMP_DISPLAY_N564
    );
  COMP_DISPLAY_XNor_stagecy_rn_224 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo216,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N564,
      O => COMP_DISPLAY_XNor_stage_cyo217
    );
  COMP_DISPLAY_XNor_stagelut189 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_10_4,
      LO => COMP_DISPLAY_N523
    );
  COMP_DISPLAY_XNor_stagecy_rn_225 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo217,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N565,
      O => COMP_DISPLAY_XNor_stage_cyo218
    );
  COMP_DISPLAY_XNor_stagelut190 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_10_4,
      I2 => COMP_CORE_IMPACTS_Y_10_5,
      LO => COMP_DISPLAY_N524
    );
  COMP_DISPLAY_XNor_stagecy_rn_226 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo218,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N566,
      O => COMP_DISPLAY_XNor_stage_cyo219
    );
  COMP_DISPLAY_XNor_stagelut191 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_6,
      I1 => COMP_CORE_IMPACTS_Y_10_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_10_4,
      LO => COMP_DISPLAY_N525
    );
  COMP_DISPLAY_XNor_stagecy_rn_227 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo219,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N567,
      O => COMP_DISPLAY_XNor_stage_cyo220
    );
  COMP_DISPLAY_XNor_stagelut229 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1142_35(7),
      LO => COMP_DISPLAY_N568
    );
  COMP_DISPLAY_XNor_stagecy_rn_228 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo220,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N568,
      O => COMP_DISPLAY_XNor_stage_cyo221
    );
  COMP_DISPLAY_XNor_stagelut230 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1142_35(8),
      LO => COMP_DISPLAY_N569
    );
  COMP_DISPLAY_XNor_stagecy_rn_229 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo221,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N569,
      O => COMP_DISPLAY_XNor_stage_cyo222
    );
  COMP_DISPLAY_norlut8_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N570
    );
  COMP_DISPLAY_XNor_stagelut231 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_11_0,
      LO => COMP_DISPLAY_N571
    );
  COMP_DISPLAY_XNor_stagecy_rn_230 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N571,
      O => COMP_DISPLAY_XNor_stage_cyo223
    );
  COMP_DISPLAY_XNor_stagelut232 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_11_1,
      LO => COMP_DISPLAY_N572
    );
  COMP_DISPLAY_XNor_stagecy_rn_231 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo223,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N572,
      O => COMP_DISPLAY_XNor_stage_cyo224
    );
  COMP_DISPLAY_XNor_stagelut233 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_11_2,
      LO => COMP_DISPLAY_N573
    );
  COMP_DISPLAY_XNor_stagecy_rn_232 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo224,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N573,
      O => COMP_DISPLAY_XNor_stage_cyo225
    );
  COMP_DISPLAY_XNor_stagelut234 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_11_3,
      LO => COMP_DISPLAY_N574
    );
  COMP_DISPLAY_XNor_stagecy_rn_233 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo225,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N574,
      O => COMP_DISPLAY_XNor_stage_cyo226
    );
  COMP_DISPLAY_XNor_stagelut235 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0294(4),
      LO => COMP_DISPLAY_N575
    );
  COMP_DISPLAY_XNor_stagecy_rn_234 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo226,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N575,
      O => COMP_DISPLAY_XNor_stage_cyo227
    );
  COMP_DISPLAY_XNor_stagelut236 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0294(5),
      LO => COMP_DISPLAY_N576
    );
  COMP_DISPLAY_XNor_stagecy_rn_235 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo227,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N576,
      O => COMP_DISPLAY_XNor_stage_cyo228
    );
  COMP_DISPLAY_XNor_stagelut237 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0294(6),
      LO => COMP_DISPLAY_N577
    );
  COMP_DISPLAY_XNor_stagecy_rn_236 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo228,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N577,
      O => COMP_DISPLAY_XNor_stage_cyo229
    );
  COMP_DISPLAY_XNor_stagelut238 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0294(7),
      LO => COMP_DISPLAY_N578
    );
  COMP_DISPLAY_XNor_stagecy_rn_237 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo229,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N578,
      O => COMP_DISPLAY_XNor_stage_cyo230
    );
  COMP_DISPLAY_XNor_stagelut239 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0294(8),
      LO => COMP_DISPLAY_N579
    );
  COMP_DISPLAY_XNor_stagecy_rn_238 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo230,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N579,
      O => COMP_DISPLAY_XNor_stage_cyo231
    );
  COMP_DISPLAY_XNor_stagelut240 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0294(9),
      LO => COMP_DISPLAY_N580
    );
  COMP_DISPLAY_XNor_stagelut241 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_11_0,
      LO => COMP_DISPLAY_N581
    );
  COMP_DISPLAY_XNor_stagecy_rn_240 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N581,
      O => COMP_DISPLAY_XNor_stage_cyo232
    );
  COMP_DISPLAY_XNor_stagelut242 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_11_1,
      LO => COMP_DISPLAY_N582
    );
  COMP_DISPLAY_XNor_stagecy_rn_241 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo232,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N582,
      O => COMP_DISPLAY_XNor_stage_cyo233
    );
  COMP_DISPLAY_XNor_stagelut243 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_11_2,
      LO => COMP_DISPLAY_N583
    );
  COMP_DISPLAY_XNor_stagecy_rn_242 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo233,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N583,
      O => COMP_DISPLAY_XNor_stage_cyo234
    );
  COMP_DISPLAY_XNor_stagelut244 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_11_3,
      LO => COMP_DISPLAY_N584
    );
  COMP_DISPLAY_XNor_stagecy_rn_243 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo234,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N584,
      O => COMP_DISPLAY_XNor_stage_cyo235
    );
  COMP_DISPLAY_XNor_stagelut198 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_10_4,
      LO => COMP_DISPLAY_N533
    );
  COMP_DISPLAY_XNor_stagecy_rn_244 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo235,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N585,
      O => COMP_DISPLAY_XNor_stage_cyo236
    );
  COMP_DISPLAY_XNor_stagelut246 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0295(5),
      LO => COMP_DISPLAY_N586
    );
  COMP_DISPLAY_XNor_stagecy_rn_245 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo236,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N586,
      O => COMP_DISPLAY_XNor_stage_cyo237
    );
  COMP_DISPLAY_XNor_stagelut247 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0295(6),
      LO => COMP_DISPLAY_N587
    );
  COMP_DISPLAY_XNor_stagecy_rn_246 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo237,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N587,
      O => COMP_DISPLAY_XNor_stage_cyo238
    );
  COMP_DISPLAY_XNor_stagelut248 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0295(7),
      LO => COMP_DISPLAY_N588
    );
  COMP_DISPLAY_XNor_stagecy_rn_247 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo238,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N588,
      O => COMP_DISPLAY_XNor_stage_cyo239
    );
  COMP_DISPLAY_XNor_stagelut249 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0295(8),
      LO => COMP_DISPLAY_N589
    );
  COMP_DISPLAY_XNor_stagecy_rn_248 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo239,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N589,
      O => COMP_DISPLAY_XNor_stage_cyo240
    );
  COMP_DISPLAY_XNor_stagelut250 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0295(9),
      LO => COMP_DISPLAY_N590
    );
  COMP_DISPLAY_XNor_stagecy_rn_249 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo240,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N590,
      O => COMP_DISPLAY_XNor_stage_cyo241
    );
  COMP_DISPLAY_XNor_stagelut251 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_13_0,
      LO => COMP_DISPLAY_N592
    );
  COMP_DISPLAY_XNor_stagecy_rn_250 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N592,
      O => COMP_DISPLAY_XNor_stage_cyo242
    );
  COMP_DISPLAY_XNor_stagelut252 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_13_1,
      LO => COMP_DISPLAY_N593
    );
  COMP_DISPLAY_XNor_stagecy_rn_251 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo242,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N593,
      O => COMP_DISPLAY_XNor_stage_cyo243
    );
  COMP_DISPLAY_XNor_stagelut253 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_13_2,
      LO => COMP_DISPLAY_N594
    );
  COMP_DISPLAY_XNor_stagecy_rn_252 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo243,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N594,
      O => COMP_DISPLAY_XNor_stage_cyo244
    );
  COMP_DISPLAY_XNor_stagelut254 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_13_3,
      LO => COMP_DISPLAY_N595
    );
  COMP_DISPLAY_XNor_stagecy_rn_253 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo244,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N595,
      O => COMP_DISPLAY_XNor_stage_cyo245
    );
  COMP_DISPLAY_XNor_stagelut245 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_11_4,
      LO => COMP_DISPLAY_N585
    );
  COMP_DISPLAY_XNor_stagecy_rn_254 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo245,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N596,
      O => COMP_DISPLAY_XNor_stage_cyo246
    );
  COMP_DISPLAY_XNor_stagelut256 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0297(5),
      LO => COMP_DISPLAY_N597
    );
  COMP_DISPLAY_XNor_stagecy_rn_255 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo246,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N597,
      O => COMP_DISPLAY_XNor_stage_cyo247
    );
  COMP_DISPLAY_XNor_stagelut257 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0297(6),
      LO => COMP_DISPLAY_N598
    );
  COMP_DISPLAY_XNor_stagecy_rn_256 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo247,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N598,
      O => COMP_DISPLAY_XNor_stage_cyo248
    );
  COMP_DISPLAY_XNor_stagelut258 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0297(7),
      LO => COMP_DISPLAY_N599
    );
  COMP_DISPLAY_XNor_stagecy_rn_257 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo248,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N599,
      O => COMP_DISPLAY_XNor_stage_cyo249
    );
  COMP_DISPLAY_XNor_stagelut259 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0297(8),
      LO => COMP_DISPLAY_N600
    );
  COMP_DISPLAY_XNor_stagecy_rn_258 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo249,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N600,
      O => COMP_DISPLAY_XNor_stage_cyo250
    );
  COMP_DISPLAY_XNor_stagelut260 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0297(9),
      LO => COMP_DISPLAY_N601
    );
  COMP_DISPLAY_XNor_stagecy_rn_259 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo250,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N601,
      O => COMP_DISPLAY_XNor_stage_cyo251
    );
  COMP_DISPLAY_XNor_stagelut261 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_11_0,
      LO => COMP_DISPLAY_N603
    );
  COMP_DISPLAY_XNor_stagecy_rn_260 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N603,
      O => COMP_DISPLAY_XNor_stage_cyo252
    );
  COMP_DISPLAY_XNor_stagelut262 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_11_1,
      LO => COMP_DISPLAY_N604
    );
  COMP_DISPLAY_XNor_stagecy_rn_261 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo252,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N604,
      O => COMP_DISPLAY_XNor_stage_cyo253
    );
  COMP_DISPLAY_XNor_stagelut263 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_11_2,
      LO => COMP_DISPLAY_N605
    );
  COMP_DISPLAY_XNor_stagecy_rn_262 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo253,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N605,
      O => COMP_DISPLAY_XNor_stage_cyo254
    );
  COMP_DISPLAY_XNor_stagelut264 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_11_3,
      LO => COMP_DISPLAY_N606
    );
  COMP_DISPLAY_XNor_stagecy_rn_263 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo254,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N606,
      O => COMP_DISPLAY_XNor_stage_cyo255
    );
  COMP_DISPLAY_XNor_stagelut255 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_13_4,
      LO => COMP_DISPLAY_N596
    );
  COMP_DISPLAY_XNor_stagecy_rn_264 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo255,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N607,
      O => COMP_DISPLAY_XNor_stage_cyo256
    );
  COMP_DISPLAY_XNor_stagelut199 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_10_4,
      I2 => COMP_CORE_IMPACTS_Y_10_5,
      LO => COMP_DISPLAY_N534
    );
  COMP_DISPLAY_XNor_stagecy_rn_265 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo256,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N608,
      O => COMP_DISPLAY_XNor_stage_cyo257
    );
  COMP_DISPLAY_XNor_stagelut200 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_10_6,
      I2 => COMP_CORE_IMPACTS_Y_10_4,
      I3 => COMP_CORE_IMPACTS_Y_10_5,
      LO => COMP_DISPLAY_N535
    );
  COMP_DISPLAY_XNor_stagecy_rn_266 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo257,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N609,
      O => COMP_DISPLAY_XNor_stage_cyo258
    );
  COMP_DISPLAY_XNor_stagelut268 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1143_6(7),
      LO => COMP_DISPLAY_N610
    );
  COMP_DISPLAY_XNor_stagecy_rn_267 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo258,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N610,
      O => COMP_DISPLAY_XNor_stage_cyo259
    );
  COMP_DISPLAY_XNor_stagelut269 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1143_6(8),
      LO => COMP_DISPLAY_N611
    );
  COMP_DISPLAY_XNor_stagecy_rn_268 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo259,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N611,
      O => COMP_DISPLAY_XNor_stage_cyo260
    );
  COMP_DISPLAY_norlut9_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N612
    );
  COMP_DISPLAY_norcy_rn_8 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo260,
      DI => N1,
      S => COMP_DISPLAY_N612,
      O => COMP_DISPLAY_nor_cyo3
    );
  COMP_DISPLAY_XNor_stagelut270 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_13_0,
      LO => COMP_DISPLAY_N614
    );
  COMP_DISPLAY_XNor_stagecy_rn_269 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N614,
      O => COMP_DISPLAY_XNor_stage_cyo261
    );
  COMP_DISPLAY_XNor_stagelut271 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_13_1,
      LO => COMP_DISPLAY_N615
    );
  COMP_DISPLAY_XNor_stagecy_rn_270 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo261,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N615,
      O => COMP_DISPLAY_XNor_stage_cyo262
    );
  COMP_DISPLAY_XNor_stagelut272 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_13_2,
      LO => COMP_DISPLAY_N616
    );
  COMP_DISPLAY_XNor_stagecy_rn_271 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo262,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N616,
      O => COMP_DISPLAY_XNor_stage_cyo263
    );
  COMP_DISPLAY_XNor_stagelut273 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_13_3,
      LO => COMP_DISPLAY_N617
    );
  COMP_DISPLAY_XNor_stagecy_rn_272 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo263,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N617,
      O => COMP_DISPLAY_XNor_stage_cyo264
    );
  COMP_DISPLAY_XNor_stagelut274 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0296(4),
      LO => COMP_DISPLAY_N618
    );
  COMP_DISPLAY_XNor_stagecy_rn_273 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo264,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N618,
      O => COMP_DISPLAY_XNor_stage_cyo265
    );
  COMP_DISPLAY_XNor_stagelut275 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0296(5),
      LO => COMP_DISPLAY_N619
    );
  COMP_DISPLAY_XNor_stagecy_rn_274 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo265,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N619,
      O => COMP_DISPLAY_XNor_stage_cyo266
    );
  COMP_DISPLAY_XNor_stagelut276 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0296(6),
      LO => COMP_DISPLAY_N620
    );
  COMP_DISPLAY_XNor_stagecy_rn_275 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo266,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N620,
      O => COMP_DISPLAY_XNor_stage_cyo267
    );
  COMP_DISPLAY_XNor_stagelut277 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0296(7),
      LO => COMP_DISPLAY_N621
    );
  COMP_DISPLAY_XNor_stagecy_rn_276 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo267,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N621,
      O => COMP_DISPLAY_XNor_stage_cyo268
    );
  COMP_DISPLAY_XNor_stagelut278 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0296(8),
      LO => COMP_DISPLAY_N622
    );
  COMP_DISPLAY_XNor_stagecy_rn_277 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo268,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N622,
      O => COMP_DISPLAY_XNor_stage_cyo269
    );
  COMP_DISPLAY_XNor_stagelut279 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0296(9),
      LO => COMP_DISPLAY_N623
    );
  COMP_DISPLAY_XNor_stagelut280 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_13_0,
      LO => COMP_DISPLAY_N624
    );
  COMP_DISPLAY_XNor_stagecy_rn_279 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N624,
      O => COMP_DISPLAY_XNor_stage_cyo270
    );
  COMP_DISPLAY_XNor_stagelut281 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_13_1,
      LO => COMP_DISPLAY_N625
    );
  COMP_DISPLAY_XNor_stagecy_rn_280 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo270,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N625,
      O => COMP_DISPLAY_XNor_stage_cyo271
    );
  COMP_DISPLAY_XNor_stagelut282 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_13_2,
      LO => COMP_DISPLAY_N626
    );
  COMP_DISPLAY_XNor_stagecy_rn_281 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo271,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N626,
      O => COMP_DISPLAY_XNor_stage_cyo272
    );
  COMP_DISPLAY_XNor_stagelut283 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_13_3,
      LO => COMP_DISPLAY_N627
    );
  COMP_DISPLAY_XNor_stagecy_rn_282 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo272,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N627,
      O => COMP_DISPLAY_XNor_stage_cyo273
    );
  COMP_DISPLAY_XNor_stagelut226 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_11_4,
      LO => COMP_DISPLAY_N565
    );
  COMP_DISPLAY_XNor_stagecy_rn_283 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo273,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N628,
      O => COMP_DISPLAY_XNor_stage_cyo274
    );
  COMP_DISPLAY_XNor_stagelut227 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_11_4,
      I2 => COMP_CORE_IMPACTS_Y_11_5,
      LO => COMP_DISPLAY_N566
    );
  COMP_DISPLAY_XNor_stagecy_rn_284 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo274,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N629,
      O => COMP_DISPLAY_XNor_stage_cyo275
    );
  COMP_DISPLAY_XNor_stagelut228 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_6,
      I1 => COMP_CORE_IMPACTS_Y_11_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_11_4,
      LO => COMP_DISPLAY_N567
    );
  COMP_DISPLAY_XNor_stagecy_rn_285 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo275,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N630,
      O => COMP_DISPLAY_XNor_stage_cyo276
    );
  COMP_DISPLAY_XNor_stagelut287 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1144_30(7),
      LO => COMP_DISPLAY_N631
    );
  COMP_DISPLAY_XNor_stagecy_rn_286 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo276,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N631,
      O => COMP_DISPLAY_XNor_stage_cyo277
    );
  COMP_DISPLAY_XNor_stagelut288 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1144_30(8),
      LO => COMP_DISPLAY_N632
    );
  COMP_DISPLAY_XNor_stagecy_rn_287 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo277,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N632,
      O => COMP_DISPLAY_XNor_stage_cyo278
    );
  COMP_DISPLAY_norlut10_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N633
    );
  COMP_DISPLAY_XNor_stagelut289 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_13_0,
      LO => COMP_DISPLAY_N634
    );
  COMP_DISPLAY_XNor_stagecy_rn_288 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N634,
      O => COMP_DISPLAY_XNor_stage_cyo279
    );
  COMP_DISPLAY_XNor_stagelut290 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_13_1,
      LO => COMP_DISPLAY_N635
    );
  COMP_DISPLAY_XNor_stagecy_rn_289 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo279,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N635,
      O => COMP_DISPLAY_XNor_stage_cyo280
    );
  COMP_DISPLAY_XNor_stagelut291 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_13_2,
      LO => COMP_DISPLAY_N636
    );
  COMP_DISPLAY_XNor_stagecy_rn_290 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo280,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N636,
      O => COMP_DISPLAY_XNor_stage_cyo281
    );
  COMP_DISPLAY_XNor_stagelut292 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_13_3,
      LO => COMP_DISPLAY_N637
    );
  COMP_DISPLAY_XNor_stagecy_rn_291 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo281,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N637,
      O => COMP_DISPLAY_XNor_stage_cyo282
    );
  COMP_DISPLAY_XNor_stagelut265 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_11_4,
      LO => COMP_DISPLAY_N607
    );
  COMP_DISPLAY_XNor_stagecy_rn_292 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo282,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N638,
      O => COMP_DISPLAY_XNor_stage_cyo283
    );
  COMP_DISPLAY_XNor_stagelut266 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_11_4,
      I2 => COMP_CORE_IMPACTS_Y_11_5,
      LO => COMP_DISPLAY_N608
    );
  COMP_DISPLAY_XNor_stagecy_rn_293 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo283,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N639,
      O => COMP_DISPLAY_XNor_stage_cyo284
    );
  COMP_DISPLAY_XNor_stagelut267 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_11_6,
      I2 => COMP_CORE_IMPACTS_Y_11_4,
      I3 => COMP_CORE_IMPACTS_Y_11_5,
      LO => COMP_DISPLAY_N609
    );
  COMP_DISPLAY_XNor_stagecy_rn_294 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo284,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N640,
      O => COMP_DISPLAY_XNor_stage_cyo285
    );
  COMP_DISPLAY_XNor_stagelut296 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1145_36(7),
      LO => COMP_DISPLAY_N641
    );
  COMP_DISPLAY_XNor_stagecy_rn_295 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo285,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N641,
      O => COMP_DISPLAY_XNor_stage_cyo286
    );
  COMP_DISPLAY_XNor_stagelut297 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1145_36(8),
      LO => COMP_DISPLAY_N642
    );
  COMP_DISPLAY_XNor_stagecy_rn_296 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo286,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N642,
      O => COMP_DISPLAY_XNor_stage_cyo287
    );
  COMP_DISPLAY_norlut11_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N643
    );
  COMP_DISPLAY_norcy_rn_10 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo287,
      DI => N1,
      S => COMP_DISPLAY_N643,
      O => COMP_DISPLAY_nor_cyo4
    );
  COMP_DISPLAY_Andcy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt,
      O => COMP_DISPLAY_And_cyo
    );
  COMP_DISPLAY_norlut12_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => COMP_DISPLAY_N645
    );
  COMP_DISPLAY_norcy_rn_11 : MUXCY
    port map (
      CI => COMP_DISPLAY_And_cyo,
      DI => N1,
      S => COMP_DISPLAY_N645,
      O => COMP_DISPLAY_nor_cyo5
    );
  COMP_DISPLAY_XNor_stagelut298 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_XTIRS(0),
      O => COMP_DISPLAY_N646
    );
  COMP_DISPLAY_XNor_stagecy_rn_297 : MUXCY
    port map (
      CI => COMP_DISPLAY_nor_cyo5,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N646,
      O => COMP_DISPLAY_XNor_stage_cyo288
    );
  COMP_DISPLAY_XNor_stagelut142 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_6,
      I1 => COMP_CORE_IMPACTS_Y_21_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_21_4,
      LO => COMP_DISPLAY_N473
    );
  COMP_DISPLAY_XNor_stagecy_rn_298 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo288,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N647,
      O => COMP_DISPLAY_XNor_stage_cyo289
    );
  COMP_DISPLAY_XNor_stagelut299 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_XTIRS(1),
      O => COMP_DISPLAY_N647
    );
  COMP_DISPLAY_XNor_stagecy_rn_299 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo289,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N648,
      O => COMP_DISPLAY_XNor_stage_cyo290
    );
  COMP_DISPLAY_XNor_stagelut301 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n0422(7),
      LO => COMP_DISPLAY_N649
    );
  COMP_DISPLAY_XNor_stagecy_rn_300 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo290,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N649,
      O => COMP_DISPLAY_XNor_stage_cyo291
    );
  COMP_DISPLAY_XNor_stagelut302 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n0422(8),
      LO => COMP_DISPLAY_N650
    );
  COMP_DISPLAY_XNor_stagecy_rn_301 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo291,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N650,
      O => COMP_DISPLAY_XNor_stage_cyo292
    );
  COMP_DISPLAY_XNor_stagelut303 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I1 => COMP_DISPLAY_n0269(9),
      LO => COMP_DISPLAY_N651
    );
  COMP_DISPLAY_XNor_stagelut304 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_12_0,
      LO => COMP_DISPLAY_N652
    );
  COMP_DISPLAY_XNor_stagecy_rn_303 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N652,
      O => COMP_DISPLAY_XNor_stage_cyo293
    );
  COMP_DISPLAY_XNor_stagelut305 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_12_1,
      LO => COMP_DISPLAY_N653
    );
  COMP_DISPLAY_XNor_stagecy_rn_304 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo293,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N653,
      O => COMP_DISPLAY_XNor_stage_cyo294
    );
  COMP_DISPLAY_XNor_stagelut306 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_12_2,
      LO => COMP_DISPLAY_N654
    );
  COMP_DISPLAY_XNor_stagecy_rn_305 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo294,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N654,
      O => COMP_DISPLAY_XNor_stage_cyo295
    );
  COMP_DISPLAY_XNor_stagelut307 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_12_3,
      LO => COMP_DISPLAY_N655
    );
  COMP_DISPLAY_XNor_stagecy_rn_306 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo295,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N655,
      O => COMP_DISPLAY_XNor_stage_cyo296
    );
  COMP_DISPLAY_XNor_stagelut308 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0298(4),
      LO => COMP_DISPLAY_N656
    );
  COMP_DISPLAY_XNor_stagecy_rn_307 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo296,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N656,
      O => COMP_DISPLAY_XNor_stage_cyo297
    );
  COMP_DISPLAY_XNor_stagelut309 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0298(5),
      LO => COMP_DISPLAY_N657
    );
  COMP_DISPLAY_XNor_stagecy_rn_308 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo297,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N657,
      O => COMP_DISPLAY_XNor_stage_cyo298
    );
  COMP_DISPLAY_XNor_stagelut310 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0298(6),
      LO => COMP_DISPLAY_N658
    );
  COMP_DISPLAY_XNor_stagecy_rn_309 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo298,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N658,
      O => COMP_DISPLAY_XNor_stage_cyo299
    );
  COMP_DISPLAY_XNor_stagelut311 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0298(7),
      LO => COMP_DISPLAY_N659
    );
  COMP_DISPLAY_XNor_stagecy_rn_310 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo299,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N659,
      O => COMP_DISPLAY_XNor_stage_cyo300
    );
  COMP_DISPLAY_XNor_stagelut312 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0298(8),
      LO => COMP_DISPLAY_N660
    );
  COMP_DISPLAY_XNor_stagecy_rn_311 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo300,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N660,
      O => COMP_DISPLAY_XNor_stage_cyo301
    );
  COMP_DISPLAY_XNor_stagelut313 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0298(9),
      LO => COMP_DISPLAY_N661
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_1_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_1_cyo
    );
  U9_U12_TIMER_inst_cy_96_598 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_95,
      DI => N0,
      S => U9_U12_TIMER_inst_lut3_6,
      O => U9_U12_TIMER_inst_cy_96
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_2_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      O => COMP_DISPLAY_N662
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_1_cyo,
      DI => N1,
      S => COMP_DISPLAY_N662,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_2_cyo
    );
  U9_U12_TIMER_inst_lut3_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(6),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_6
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_3_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => COMP_DISPLAY_N663
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_2_cyo,
      DI => N1,
      S => COMP_DISPLAY_N663,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_3_cyo
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_2_cyo,
      LI => COMP_DISPLAY_N663,
      O => COMP_DISPLAY_X_MIN_2(3)
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => COMP_DISPLAY_N664
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_3_cyo,
      DI => N1,
      S => COMP_DISPLAY_N664,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_4_cyo
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_3_cyo,
      LI => COMP_DISPLAY_N664,
      O => COMP_DISPLAY_X_MIN_2(4)
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_5_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => COMP_DISPLAY_N665
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_4_cyo,
      DI => N1,
      S => COMP_DISPLAY_N665,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_5_cyo
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_4_cyo,
      LI => COMP_DISPLAY_N665,
      O => COMP_DISPLAY_X_MIN_2(5)
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_6_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => COMP_DISPLAY_N666
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_5_cyo,
      DI => N1,
      S => COMP_DISPLAY_N666,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_6_cyo
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_6_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_5_cyo,
      LI => COMP_DISPLAY_N666,
      O => COMP_DISPLAY_X_MIN_2(6)
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_7_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => COMP_DISPLAY_N667
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_6_cyo,
      DI => N1,
      S => COMP_DISPLAY_N667,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_7_cyo
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_6_cyo,
      LI => COMP_DISPLAY_N667,
      O => COMP_DISPLAY_X_MIN_2(7)
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_8_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => COMP_DISPLAY_N668
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_7_cyo,
      DI => N1,
      S => COMP_DISPLAY_N668,
      O => COMP_DISPLAY_DISPLAY_X_MIN_2_8_cyo
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_8_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_X_MIN_2_7_cyo,
      LI => COMP_DISPLAY_N668,
      O => COMP_DISPLAY_X_MIN_2(8)
    );
  COMP_DISPLAY_DISPLAY_X_MIN_2_9_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => COMP_DISPLAY_N669
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_131 : LUT4_L
    generic map(
      INIT => X"AA65"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut4_485,
      I1 => COMP_DISPLAY_n0304(7),
      I2 => N11232,
      I3 => COMP_DISPLAY_n0304(4),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_13
    );
  COMP_DISPLAY_DISPLAY_n0329_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N670
    );
  COMP_DISPLAY_DISPLAY_n0329_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N670,
      O => COMP_DISPLAY_DISPLAY_n0329_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0329_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N670,
      O => COMP_DISPLAY_n0329(0)
    );
  COMP_DISPLAY_DISPLAY_n0329_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N671
    );
  COMP_DISPLAY_DISPLAY_n0329_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0329_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N671,
      O => COMP_DISPLAY_DISPLAY_n0329_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0329_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0329_0_cyo,
      LI => COMP_DISPLAY_N671,
      O => COMP_DISPLAY_n0329(1)
    );
  COMP_DISPLAY_DISPLAY_n0329_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N672
    );
  COMP_DISPLAY_DISPLAY_n0329_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0329_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N672,
      O => COMP_DISPLAY_DISPLAY_n0329_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0329_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0329_1_cyo,
      LI => COMP_DISPLAY_N672,
      O => COMP_DISPLAY_n0329(2)
    );
  COMP_DISPLAY_DISPLAY_n0329_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_2_3,
      LO => COMP_DISPLAY_N673
    );
  COMP_DISPLAY_DISPLAY_n0329_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0329_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N673,
      O => COMP_DISPLAY_DISPLAY_n0329_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0329_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0329_2_cyo,
      LI => COMP_DISPLAY_N673,
      O => COMP_DISPLAY_n0329(3)
    );
  COMP_DISPLAY_DISPLAY_n0329_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_2_4,
      LO => COMP_DISPLAY_N674
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(2),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(0),
      LO => N12496
    );
  COMP_DISPLAY_DISPLAY_n0329_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0329_3_cyo,
      LI => COMP_DISPLAY_N674,
      O => COMP_DISPLAY_n0329(4)
    );
  COMP_DISPLAY_n0339_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0343(4),
      I2 => N7304,
      I3 => COMP_DISPLAY_n0178_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N91
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_40 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(2),
      I1 => COMP_DISPLAY_n0358(4),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => N7850,
      O => COMP_DISPLAY_n0189_22_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_15,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_16,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N9
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68411_F : LUT4_L
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10402
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_6341 : LUT4_L
    generic map(
      INIT => X"6006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(4),
      LO => COMP_DISPLAY_n0460_10_Q
    );
  COMP_CORE_n02161 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_N631,
      I3 => EN_INTRO,
      O => COMP_CORE_n0216
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_6_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_5_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_6_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_6_cyo
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_43_599 : MUXCY
    port map (
      CI => N0,
      DI => COMP_DISPLAY_Mmult_n0374_N12,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_47,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_43
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N8,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N9,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N10
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_231 : LUT4_L
    generic map(
      INIT => X"E11E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_n0304(13),
      I2 => COMP_DISPLAY_n0304(14),
      I3 => COMP_DISPLAY_Mmult_n0374_inst_lut4_508,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_23
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_17,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N11
    );
  COMP_DISPLAY_VP182 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_N151,
      I1 => COMP_DISPLAY_N150,
      I2 => COMP_DISPLAY_N4431,
      I3 => CHOICE2200,
      O => CHOICE2204
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_34_600 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_33,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_535,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_37,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_34
    );
  COMP_DISPLAY_n0372_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(4),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => N11603,
      I3 => N11602,
      LO => COMP_DISPLAY_MUX_BLOCK_N302
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(2),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(0),
      LO => N12498
    );
  COMP_DISPLAY_n0372_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0370(4),
      I2 => N8058,
      I3 => COMP_DISPLAY_n0196_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N301
    );
  COMP_DISPLAY_DISPLAY_n0318_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XXL(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_1,
      LO => COMP_DISPLAY_N680
    );
  COMP_DISPLAY_DISPLAY_n0318_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_1,
      S => COMP_DISPLAY_N680,
      O => COMP_DISPLAY_DISPLAY_n0318_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0318_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N680,
      O => COMP_DISPLAY_n0318(0)
    );
  COMP_DISPLAY_DISPLAY_n0318_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_1,
      I1 => COMP_CORE_XXL(1),
      LO => COMP_DISPLAY_N681
    );
  COMP_DISPLAY_DISPLAY_n0318_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_1,
      S => COMP_DISPLAY_N681,
      O => COMP_DISPLAY_DISPLAY_n0318_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0318_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_0_cyo,
      LI => COMP_DISPLAY_N681,
      O => COMP_DISPLAY_n0318(1)
    );
  COMP_DISPLAY_DISPLAY_n0318_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_1,
      I1 => COMP_CORE_XXL(2),
      LO => COMP_DISPLAY_N682
    );
  COMP_DISPLAY_DISPLAY_n0318_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_1,
      S => COMP_DISPLAY_N682,
      O => COMP_DISPLAY_DISPLAY_n0318_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0318_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_1_cyo,
      LI => COMP_DISPLAY_N682,
      O => COMP_DISPLAY_n0318(2)
    );
  COMP_DISPLAY_DISPLAY_n0318_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_1,
      I1 => COMP_CORE_XXL(3),
      LO => COMP_DISPLAY_N683
    );
  COMP_DISPLAY_DISPLAY_n0318_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_1,
      S => COMP_DISPLAY_N683,
      O => COMP_DISPLAY_DISPLAY_n0318_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0318_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_2_cyo,
      LI => COMP_DISPLAY_N683,
      O => COMP_DISPLAY_n0318(3)
    );
  COMP_DISPLAY_DISPLAY_n0318_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_1,
      I1 => COMP_CORE_XXL(4),
      LO => COMP_DISPLAY_N684
    );
  COMP_DISPLAY_DISPLAY_n0318_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_3_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_1,
      S => COMP_DISPLAY_N684,
      O => COMP_DISPLAY_DISPLAY_n0318_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0318_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_3_cyo,
      LI => COMP_DISPLAY_N684,
      O => COMP_DISPLAY_n0318(4)
    );
  COMP_DISPLAY_DISPLAY_n0318_5_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_1,
      I1 => COMP_CORE_XXL(5),
      LO => COMP_DISPLAY_N685
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_6451 : LUT4
    generic map(
      INIT => X"6006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_21_Q
    );
  COMP_DISPLAY_DISPLAY_n0318_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0318_4_cyo,
      LI => COMP_DISPLAY_N685,
      O => COMP_DISPLAY_n0318(5)
    );
  COMP_DISPLAY_n0359_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(2),
      O => N11736
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_2 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N11,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N13
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38711_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(2),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(0),
      LO => N12500
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5571 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11208
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f7_1 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N10,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N13,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_6_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_52011_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(2),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12502
    );
  COMP_DISPLAY_VI1062_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3652,
      I1 => COMP_DISPLAY_n0368(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF62,
      I3 => CHOICE3641,
      LO => N12504
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_831 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_62,
      I1 => COMP_DISPLAY_Mmult_n0374_N140,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_83
    );
  COMP_DISPLAY_DISPLAY_n0331_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      LO => COMP_DISPLAY_N690
    );
  COMP_DISPLAY_DISPLAY_n0331_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N690,
      O => COMP_DISPLAY_DISPLAY_n0331_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0331_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N690,
      O => COMP_DISPLAY_n0331(0)
    );
  COMP_DISPLAY_DISPLAY_n0331_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      LO => COMP_DISPLAY_N691
    );
  COMP_DISPLAY_DISPLAY_n0331_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0331_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N691,
      O => COMP_DISPLAY_DISPLAY_n0331_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0331_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0331_0_cyo,
      LI => COMP_DISPLAY_N691,
      O => COMP_DISPLAY_n0331(1)
    );
  COMP_DISPLAY_DISPLAY_n0331_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      LO => COMP_DISPLAY_N692
    );
  COMP_DISPLAY_DISPLAY_n0331_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0331_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N692,
      O => COMP_DISPLAY_DISPLAY_n0331_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0331_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0331_1_cyo,
      LI => COMP_DISPLAY_N692,
      O => COMP_DISPLAY_n0331(2)
    );
  COMP_DISPLAY_DISPLAY_n0331_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N693
    );
  COMP_DISPLAY_DISPLAY_n0331_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0331_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N693,
      O => COMP_DISPLAY_DISPLAY_n0331_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0331_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0331_2_cyo,
      LI => COMP_DISPLAY_N693,
      O => COMP_DISPLAY_n0331(3)
    );
  COMP_DISPLAY_DISPLAY_n0331_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      I1 => COMP_CORE_IMPACTS_Y_3_4,
      LO => COMP_DISPLAY_N694
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_6531 : LUT4
    generic map(
      INIT => X"1A58"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(4),
      I3 => COMP_DISPLAY_n0271(1),
      O => COMP_DISPLAY_n0460_30_Q
    );
  COMP_DISPLAY_DISPLAY_n0331_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0331_3_cyo,
      LI => COMP_DISPLAY_N694,
      O => COMP_DISPLAY_n0331(4)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_181 : LUT4_L
    generic map(
      INIT => X"3555"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_18
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_191 : LUT4_L
    generic map(
      INIT => X"3AFF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_19
    );
  COMP_DISPLAY_VV259 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(1),
      I1 => CHOICE3112,
      I2 => CHOICE3126,
      O => CHOICE3129
    );
  COMP_DISPLAY_VV556 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(1),
      I1 => CHOICE3173,
      I2 => CHOICE3187,
      O => CHOICE3190
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_6561 : LUT4
    generic map(
      INIT => X"542A"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(4),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      O => COMP_DISPLAY_n0460_33_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6111_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12506
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_201 : LUT4_L
    generic map(
      INIT => X"3FF7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_20
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65811_F : LUT4_L
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10400
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_211 : LUT4_L
    generic map(
      INIT => X"156F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_21
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74611_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12508
    );
  COMP_DISPLAY_VV614_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE3197,
      I1 => COMP_DISPLAY_n0270(1),
      I2 => CHOICE3098,
      I3 => CHOICE3129,
      LO => N12510
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_11_601 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_10,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_484,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_12,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_11
    );
  COMP_CORE_n008919_G : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(0),
      I1 => CHOICE1997,
      I2 => CHOICE2004,
      O => N12512
    );
  COMP_DISPLAY_VTB398_G : LUT4_L
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE2870,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I3 => CHOICE2876,
      LO => N12514
    );
  COMP_DISPLAY_DISPLAY_n0335_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_1,
      LO => COMP_DISPLAY_N700
    );
  COMP_DISPLAY_DISPLAY_n0335_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N700,
      O => COMP_DISPLAY_DISPLAY_n0335_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0335_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N700,
      O => COMP_DISPLAY_n0335(0)
    );
  COMP_DISPLAY_DISPLAY_n0335_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_1,
      LO => COMP_DISPLAY_N701
    );
  COMP_DISPLAY_DISPLAY_n0335_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0335_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N701,
      O => COMP_DISPLAY_DISPLAY_n0335_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0335_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0335_0_cyo,
      LI => COMP_DISPLAY_N701,
      O => COMP_DISPLAY_n0335(1)
    );
  COMP_DISPLAY_DISPLAY_n0335_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N702
    );
  COMP_DISPLAY_DISPLAY_n0335_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0335_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N702,
      O => COMP_DISPLAY_DISPLAY_n0335_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0335_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0335_1_cyo,
      LI => COMP_DISPLAY_N702,
      O => COMP_DISPLAY_n0335(2)
    );
  COMP_DISPLAY_DISPLAY_n0335_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_6_3,
      LO => COMP_DISPLAY_N703
    );
  COMP_DISPLAY_DISPLAY_n0335_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0335_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N703,
      O => COMP_DISPLAY_DISPLAY_n0335_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0335_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0335_2_cyo,
      LI => COMP_DISPLAY_N703,
      O => COMP_DISPLAY_n0335(3)
    );
  COMP_DISPLAY_DISPLAY_n0335_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_6_4,
      LO => COMP_DISPLAY_N704
    );
  COMP_DISPLAY_n0453316 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I2 => COMP_DISPLAY_N4531,
      I3 => COMP_DISPLAY_n0846,
      O => CHOICE2589
    );
  COMP_DISPLAY_DISPLAY_n0335_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0335_3_cyo,
      LI => COMP_DISPLAY_N704,
      O => COMP_DISPLAY_n0335(4)
    );
  COMP_DISPLAY_VTS268 : LUT4_L
    generic map(
      INIT => X"72FA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      LO => CHOICE2348
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_221 : LUT3_L
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(3),
      I1 => COMP_DISPLAY_Y_MIN_2(4),
      I2 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_22
    );
  COMP_CORE_n0054_4_39 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => CHOICE1552,
      I3 => COMP_CORE_YYL(4),
      O => COMP_CORE_n0054(4)
    );
  COMP_DISPLAY_n0328_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(2),
      O => N11682
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_798 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(2),
      I1 => COMP_DISPLAY_n0355(4),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => N7296,
      O => COMP_DISPLAY_n0185_2_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N12516
    );
  COMP_CORE_n01746 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_SOURIS_X(3),
      I1 => COMP_SOURIS_X(2),
      I2 => COMP_SOURIS_X(0),
      I3 => COMP_SOURIS_X(1),
      O => CHOICE2034
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_71_602 : MUXCY
    port map (
      CI => N0,
      DI => COMP_DISPLAY_Mmult_n0374_N134,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_77,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_71
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_18,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_19,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N15
    );
  COMP_DISPLAY_n0352_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      O => N11591
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_5 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_20,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_21,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N16
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73511_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12518
    );
  COMP_DISPLAY_n0446186 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE3012,
      I1 => CHOICE2987,
      I2 => CHOICE2990,
      I3 => CHOICE3006,
      O => CHOICE3013
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_76_603 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_75,
      DI => COMP_DISPLAY_Mmult_n0374_N139,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_82,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_76
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(2),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N12520
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66711_F : LUT4_L
    generic map(
      INIT => X"E002"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10382
    );
  COMP_DISPLAY_DISPLAY_n0333_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_1,
      LO => COMP_DISPLAY_N710
    );
  COMP_DISPLAY_DISPLAY_n0333_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N710,
      O => COMP_DISPLAY_DISPLAY_n0333_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0333_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N710,
      O => COMP_DISPLAY_n0333(0)
    );
  COMP_DISPLAY_DISPLAY_n0333_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_1,
      LO => COMP_DISPLAY_N711
    );
  COMP_DISPLAY_DISPLAY_n0333_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0333_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N711,
      O => COMP_DISPLAY_DISPLAY_n0333_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0333_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0333_0_cyo,
      LI => COMP_DISPLAY_N711,
      O => COMP_DISPLAY_n0333(1)
    );
  COMP_DISPLAY_DISPLAY_n0333_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N712
    );
  COMP_DISPLAY_DISPLAY_n0333_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0333_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      S => COMP_DISPLAY_N712,
      O => COMP_DISPLAY_DISPLAY_n0333_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0333_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0333_1_cyo,
      LI => COMP_DISPLAY_N712,
      O => COMP_DISPLAY_n0333(2)
    );
  COMP_DISPLAY_DISPLAY_n0333_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N713
    );
  COMP_DISPLAY_DISPLAY_n0333_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0333_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      S => COMP_DISPLAY_N713,
      O => COMP_DISPLAY_DISPLAY_n0333_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0333_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0333_2_cyo,
      LI => COMP_DISPLAY_N713,
      O => COMP_DISPLAY_n0333(3)
    );
  COMP_DISPLAY_DISPLAY_n0333_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_1,
      I1 => COMP_CORE_IMPACTS_Y_6_4,
      LO => COMP_DISPLAY_N714
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5081 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(9),
      I1 => COMP_DISPLAY_n0304(10),
      I2 => COMP_DISPLAY_n0304(11),
      I3 => COMP_DISPLAY_n0304(8),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_508
    );
  COMP_DISPLAY_DISPLAY_n0333_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0333_3_cyo,
      LI => COMP_DISPLAY_N714,
      O => COMP_DISPLAY_n0333(4)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_331 : LUT4_L
    generic map(
      INIT => X"272F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_33
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28111_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(3),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(1),
      LO => N12522
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_3 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N15,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N16,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N17
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N12524
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34911_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12526
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41911_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(2),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12528
    );
  COMP_DISPLAY_n0359_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      O => N11469
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_411 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(4),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => N8103,
      O => COMP_DISPLAY_n0181_1_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_685_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      LO => N7528
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_412 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(2),
      I1 => COMP_DISPLAY_n0342(4),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => N8101,
      O => COMP_DISPLAY_n0181_2_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_686_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      LO => N7526
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_811 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(20),
      I1 => COMP_DISPLAY_Mmult_n0374_inst_lut4_532,
      I2 => COMP_DISPLAY_Mmult_n0374_N138,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_81
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_687_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      O => N7524
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_17 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_15,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_498,
      O => COMP_DISPLAY_Mmult_n0374_N17
    );
  COMP_DISPLAY_DISPLAY_n0336_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_1,
      LO => COMP_DISPLAY_N720
    );
  COMP_DISPLAY_DISPLAY_n0336_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N720,
      O => COMP_DISPLAY_DISPLAY_n0336_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0336_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N720,
      O => COMP_DISPLAY_n0336(0)
    );
  COMP_DISPLAY_DISPLAY_n0336_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_1,
      LO => COMP_DISPLAY_N721
    );
  COMP_DISPLAY_DISPLAY_n0336_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0336_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N721,
      O => COMP_DISPLAY_DISPLAY_n0336_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0336_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0336_0_cyo,
      LI => COMP_DISPLAY_N721,
      O => COMP_DISPLAY_n0336(1)
    );
  COMP_DISPLAY_DISPLAY_n0336_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N722
    );
  COMP_DISPLAY_DISPLAY_n0336_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0336_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N722,
      O => COMP_DISPLAY_DISPLAY_n0336_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0336_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0336_1_cyo,
      LI => COMP_DISPLAY_N722,
      O => COMP_DISPLAY_n0336(2)
    );
  COMP_DISPLAY_DISPLAY_n0336_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_5_3,
      LO => COMP_DISPLAY_N723
    );
  COMP_DISPLAY_DISPLAY_n0336_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0336_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N723,
      O => COMP_DISPLAY_DISPLAY_n0336_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0336_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0336_2_cyo,
      LI => COMP_DISPLAY_N723,
      O => COMP_DISPLAY_n0336(3)
    );
  COMP_DISPLAY_DISPLAY_n0336_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_5_4,
      LO => COMP_DISPLAY_N724
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_6 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_22,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N18
    );
  COMP_DISPLAY_DISPLAY_n0336_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0336_3_cyo,
      LI => COMP_DISPLAY_N724,
      O => COMP_DISPLAY_n0336(4)
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49311_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12530
    );
  COMP_DISPLAY_VI2558 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(2),
      I1 => COMP_DISPLAY_n0356(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF55,
      O => CHOICE3940
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5661 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11204
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(2),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N12532
    );
  COMP_DISPLAY_Ker4371 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => COMP_DISPLAY_N4371
    );
  COMP_DISPLAY_Ker4441 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      LO => N13019,
      O => COMP_DISPLAY_N4441
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33911_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(3),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12534
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37511_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(2),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N12536
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N12538
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(2),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12540
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41411_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12542
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_21811_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12544
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64311_F : LUT4_L
    generic map(
      INIT => X"1806"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10426
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_77_604 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_76,
      DI => COMP_DISPLAY_Mmult_n0374_N140,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_83,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_77
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(0),
      LO => N12546
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_631 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(4),
      I1 => N10464,
      I2 => N10465,
      I3 => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_11_Q
    );
  COMP_DISPLAY_DISPLAY_n0330_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N730
    );
  COMP_DISPLAY_DISPLAY_n0330_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N730,
      O => COMP_DISPLAY_DISPLAY_n0330_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0330_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N730,
      O => COMP_DISPLAY_n0330(0)
    );
  COMP_DISPLAY_DISPLAY_n0330_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N731
    );
  COMP_DISPLAY_DISPLAY_n0330_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0330_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N731,
      O => COMP_DISPLAY_DISPLAY_n0330_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0330_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0330_0_cyo,
      LI => COMP_DISPLAY_N731,
      O => COMP_DISPLAY_n0330(1)
    );
  COMP_DISPLAY_DISPLAY_n0330_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N732
    );
  COMP_DISPLAY_DISPLAY_n0330_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0330_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N732,
      O => COMP_DISPLAY_DISPLAY_n0330_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0330_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0330_1_cyo,
      LI => COMP_DISPLAY_N732,
      O => COMP_DISPLAY_n0330(2)
    );
  COMP_DISPLAY_DISPLAY_n0330_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N733
    );
  COMP_DISPLAY_DISPLAY_n0330_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0330_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N733,
      O => COMP_DISPLAY_DISPLAY_n0330_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0330_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0330_2_cyo,
      LI => COMP_DISPLAY_N733,
      O => COMP_DISPLAY_n0330(3)
    );
  COMP_DISPLAY_DISPLAY_n0330_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N734
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_4 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N18,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N20
    );
  COMP_DISPLAY_DISPLAY_n0330_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0330_3_cyo,
      LI => COMP_DISPLAY_N734,
      O => COMP_DISPLAY_n0330(4)
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_460 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(2),
      I1 => COMP_DISPLAY_n0346(4),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => N7698,
      O => COMP_DISPLAY_n0183_22_Q
    );
  COMP_DISPLAY_n0359_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(2),
      O => N11737
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n001029 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE1589
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67411_F : LUT4_L
    generic map(
      INIT => X"8006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10368
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5771 : LUT4_L
    generic map(
      INIT => X"0487"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11196
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_709_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      O => N7500
    );
  U9_U12_TIMER_inst_lut3_31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(3),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_3
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47211_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12548
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f7_2 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N17,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N20,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_5_Q
    );
  COMP_DISPLAY_n0356_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(1),
      O => N11483
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5932 : LUT4_L
    generic map(
      INIT => X"0021"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11179
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_713 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(4),
      I1 => COMP_DISPLAY_n0354(3),
      I2 => N11626,
      O => COMP_DISPLAY_n0187_1_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_713_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      LO => N11626
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_714 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(2),
      I1 => COMP_DISPLAY_n0354(4),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => N11559,
      O => COMP_DISPLAY_n0187_2_Q
    );
  COMP_DISPLAY_DISPLAY_n0334_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N740
    );
  COMP_DISPLAY_DISPLAY_n0334_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N740,
      O => COMP_DISPLAY_DISPLAY_n0334_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0334_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N740,
      O => COMP_DISPLAY_n0334(0)
    );
  COMP_DISPLAY_DISPLAY_n0334_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N741
    );
  COMP_DISPLAY_DISPLAY_n0334_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0334_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N741,
      O => COMP_DISPLAY_DISPLAY_n0334_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0334_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0334_0_cyo,
      LI => COMP_DISPLAY_N741,
      O => COMP_DISPLAY_n0334(1)
    );
  COMP_DISPLAY_DISPLAY_n0334_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N742
    );
  COMP_DISPLAY_DISPLAY_n0334_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0334_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      S => COMP_DISPLAY_N742,
      O => COMP_DISPLAY_DISPLAY_n0334_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0334_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0334_1_cyo,
      LI => COMP_DISPLAY_N742,
      O => COMP_DISPLAY_n0334(2)
    );
  COMP_DISPLAY_DISPLAY_n0334_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N743
    );
  COMP_DISPLAY_DISPLAY_n0334_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0334_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      S => COMP_DISPLAY_N743,
      O => COMP_DISPLAY_DISPLAY_n0334_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0334_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0334_2_cyo,
      LI => COMP_DISPLAY_N743,
      O => COMP_DISPLAY_n0334(3)
    );
  COMP_DISPLAY_DISPLAY_n0334_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N744
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_714_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      LO => N11559
    );
  COMP_DISPLAY_DISPLAY_n0334_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0334_3_cyo,
      LI => COMP_DISPLAY_N744,
      O => COMP_DISPLAY_n0334(4)
    );
  COMP_DISPLAY_Ker432586 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => CHOICE2777,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I2 => N11331,
      I3 => CHOICE2743,
      O => CHOICE2778
    );
  COMP_DISPLAY_n0446147 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => CHOICE3005
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8011_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12550
    );
  COMP_DISPLAY_VI1397 : LUT4
    generic map(
      INIT => X"F5E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(4),
      I1 => CHOICE3712,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0336_3_MUXF7,
      I3 => CHOICE3710,
      O => CHOICE3717
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_715_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      O => N7490
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5461_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(21),
      I1 => COMP_DISPLAY_n0304(22),
      O => N11236
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_231 : LUT4_L
    generic map(
      INIT => X"3ABB"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_23
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(2),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12552
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_221 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_n0304(13),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_507,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_22
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_26 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_23,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_26,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_56
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75711_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12554
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79111_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12556
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26011_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12558
    );
  COMP_DISPLAY_VI510 : LUT4_L
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(2),
      I1 => COMP_DISPLAY_n0347(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF56,
      I3 => CHOICE3548,
      LO => CHOICE3550
    );
  COMP_DISPLAY_DISPLAY_n0332_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N750
    );
  COMP_DISPLAY_DISPLAY_n0332_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N750,
      O => COMP_DISPLAY_DISPLAY_n0332_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0332_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N750,
      O => COMP_DISPLAY_n0332(0)
    );
  COMP_DISPLAY_DISPLAY_n0332_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N751
    );
  COMP_DISPLAY_DISPLAY_n0332_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0332_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N751,
      O => COMP_DISPLAY_DISPLAY_n0332_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0332_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0332_0_cyo,
      LI => COMP_DISPLAY_N751,
      O => COMP_DISPLAY_n0332(1)
    );
  COMP_DISPLAY_DISPLAY_n0332_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N752
    );
  COMP_DISPLAY_DISPLAY_n0332_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0332_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N752,
      O => COMP_DISPLAY_DISPLAY_n0332_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0332_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0332_1_cyo,
      LI => COMP_DISPLAY_N752,
      O => COMP_DISPLAY_n0332(2)
    );
  COMP_DISPLAY_DISPLAY_n0332_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_4_3,
      LO => COMP_DISPLAY_N753
    );
  COMP_DISPLAY_DISPLAY_n0332_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0332_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N753,
      O => COMP_DISPLAY_DISPLAY_n0332_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0332_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0332_2_cyo,
      LI => COMP_DISPLAY_N753,
      O => COMP_DISPLAY_n0332(3)
    );
  COMP_DISPLAY_DISPLAY_n0332_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_4_4,
      LO => COMP_DISPLAY_N754
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_24011_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(2),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12560
    );
  COMP_DISPLAY_DISPLAY_n0332_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0332_3_cyo,
      LI => COMP_DISPLAY_N754,
      O => COMP_DISPLAY_n0332(4)
    );
  COMP_DISPLAY_n0347_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(2),
      O => N11606
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51111_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N12562
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19511_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(2),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12564
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80911_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12566
    );
  COMP_DISPLAY_VL76 : LUT4_L
    generic map(
      INIT => X"DDDC"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(4),
      I1 => CHOICE3205,
      I2 => CHOICE3210,
      I3 => CHOICE3216,
      LO => CHOICE3220
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72911_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12568
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_241 : LUT3_L
    generic map(
      INIT => X"49"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(3),
      I1 => COMP_DISPLAY_Y_MIN_2(4),
      I2 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_24
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_31_605 : MUXCY
    port map (
      CI => N0,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_532,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_34,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_31
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_71111_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12570
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_251 : LUT4_L
    generic map(
      INIT => X"2136"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_25
    );
  COMP_DISPLAY_n0371_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      O => N11694
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(0),
      LO => N12572
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_734_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      LO => N7470
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_261 : LUT4_L
    generic map(
      INIT => X"3AE3"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_26
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67911_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10358
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5761 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11197
    );
  COMP_DISPLAY_DISPLAY_n0323_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_1,
      I1 => COMP_CORE_YYL(0),
      LO => COMP_DISPLAY_N760
    );
  COMP_DISPLAY_DISPLAY_n0323_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_1,
      S => COMP_DISPLAY_N760,
      O => COMP_DISPLAY_DISPLAY_n0323_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0323_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N760,
      O => COMP_DISPLAY_n0323(0)
    );
  COMP_DISPLAY_DISPLAY_n0323_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_1,
      I1 => COMP_CORE_YYL(1),
      LO => COMP_DISPLAY_N761
    );
  COMP_DISPLAY_DISPLAY_n0323_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_1,
      S => COMP_DISPLAY_N761,
      O => COMP_DISPLAY_DISPLAY_n0323_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0323_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_0_cyo,
      LI => COMP_DISPLAY_N761,
      O => COMP_DISPLAY_n0323(1)
    );
  COMP_DISPLAY_DISPLAY_n0323_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_1,
      I1 => COMP_CORE_YYL(2),
      LO => COMP_DISPLAY_N762
    );
  COMP_DISPLAY_DISPLAY_n0323_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_1,
      S => COMP_DISPLAY_N762,
      O => COMP_DISPLAY_DISPLAY_n0323_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0323_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_1_cyo,
      LI => COMP_DISPLAY_N762,
      O => COMP_DISPLAY_n0323(2)
    );
  COMP_DISPLAY_DISPLAY_n0323_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_1,
      I1 => COMP_CORE_YYL(3),
      LO => COMP_DISPLAY_N763
    );
  COMP_DISPLAY_DISPLAY_n0323_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      S => COMP_DISPLAY_N763,
      O => COMP_DISPLAY_DISPLAY_n0323_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0323_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_2_cyo,
      LI => COMP_DISPLAY_N763,
      O => COMP_DISPLAY_n0323(3)
    );
  COMP_DISPLAY_DISPLAY_n0323_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_1,
      I1 => COMP_CORE_YYL(4),
      LO => COMP_DISPLAY_N764
    );
  COMP_DISPLAY_DISPLAY_n0323_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_3_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_1,
      S => COMP_DISPLAY_N764,
      O => COMP_DISPLAY_DISPLAY_n0323_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0323_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_3_cyo,
      LI => COMP_DISPLAY_N764,
      O => COMP_DISPLAY_n0323(4)
    );
  COMP_DISPLAY_DISPLAY_n0323_5_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_5_1,
      I1 => COMP_CORE_YYL(5),
      LO => COMP_DISPLAY_N765
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_737_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      O => N7466
    );
  COMP_DISPLAY_DISPLAY_n0323_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0323_4_cyo,
      LI => COMP_DISPLAY_N765,
      O => COMP_DISPLAY_n0323(5)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4951_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(4),
      I1 => COMP_DISPLAY_n0304(6),
      O => N11238
    );
  COMP_CORE_n016976 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(1),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      O => CHOICE1947
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_68911_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(2),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(0),
      LO => N12574
    );
  COMP_DISPLAY_n0347_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      O => N11485
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_741 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(4),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => N11628,
      O => COMP_DISPLAY_n0182_1_Q
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(2)
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_742 : LUT4_L
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(2),
      I1 => COMP_DISPLAY_n0344(4),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => N11561,
      LO => COMP_DISPLAY_n0182_2_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_742_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      O => N11561
    );
  COMP_DISPLAY_DISPLAY_n0358_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N770
    );
  COMP_DISPLAY_DISPLAY_n0358_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N770,
      O => COMP_DISPLAY_DISPLAY_n0358_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0358_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N770,
      O => COMP_DISPLAY_n0358(0)
    );
  COMP_DISPLAY_DISPLAY_n0358_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N771
    );
  COMP_DISPLAY_DISPLAY_n0358_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0358_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N771,
      O => COMP_DISPLAY_DISPLAY_n0358_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0358_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0358_0_cyo,
      LI => COMP_DISPLAY_N771,
      O => COMP_DISPLAY_n0358(1)
    );
  COMP_DISPLAY_DISPLAY_n0358_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N772
    );
  COMP_DISPLAY_DISPLAY_n0358_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0358_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N772,
      O => COMP_DISPLAY_DISPLAY_n0358_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0358_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0358_1_cyo,
      LI => COMP_DISPLAY_N772,
      O => COMP_DISPLAY_n0358(2)
    );
  COMP_DISPLAY_DISPLAY_n0358_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N773
    );
  COMP_DISPLAY_DISPLAY_n0358_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0358_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N773,
      O => COMP_DISPLAY_DISPLAY_n0358_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0358_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0358_2_cyo,
      LI => COMP_DISPLAY_N773,
      O => COMP_DISPLAY_n0358(3)
    );
  COMP_DISPLAY_DISPLAY_n0358_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N774
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4211_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(1),
      LO => N12576
    );
  COMP_DISPLAY_DISPLAY_n0358_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0358_3_cyo,
      LI => COMP_DISPLAY_N774,
      O => COMP_DISPLAY_n0358(4)
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_743_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      O => N7456
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_5_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_4_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_5_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(5)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_7 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_23,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_24,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N22
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(2),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12578
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5952 : LUT3_L
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(3),
      I2 => COMP_DISPLAY_n0323(2),
      LO => N11175
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_261 : LUT4_L
    generic map(
      INIT => X"B4A5"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_n0304(15),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_511,
      I3 => N11234,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_26
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23111_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N12580
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24711_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(2),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N12582
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17711_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(1),
      I1 => COMP_DISPLAY_n0369(2),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => COMP_DISPLAY_n0369(0),
      LO => N12584
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24611_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12586
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37711_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12588
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12590
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(2),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(0),
      LO => N12592
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(2),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12594
    );
  COMP_DISPLAY_DISPLAY_n0342_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N780
    );
  COMP_DISPLAY_DISPLAY_n0342_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N780,
      O => COMP_DISPLAY_DISPLAY_n0342_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0342_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N780,
      O => COMP_DISPLAY_n0342(0)
    );
  COMP_DISPLAY_DISPLAY_n0342_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N781
    );
  COMP_DISPLAY_DISPLAY_n0342_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0342_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N781,
      O => COMP_DISPLAY_DISPLAY_n0342_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0342_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0342_0_cyo,
      LI => COMP_DISPLAY_N781,
      O => COMP_DISPLAY_n0342(1)
    );
  COMP_DISPLAY_DISPLAY_n0342_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N782
    );
  COMP_DISPLAY_DISPLAY_n0342_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0342_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N782,
      O => COMP_DISPLAY_DISPLAY_n0342_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0342_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0342_1_cyo,
      LI => COMP_DISPLAY_N782,
      O => COMP_DISPLAY_n0342(2)
    );
  COMP_DISPLAY_DISPLAY_n0342_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N783
    );
  COMP_DISPLAY_DISPLAY_n0342_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0342_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N783,
      O => COMP_DISPLAY_DISPLAY_n0342_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0342_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0342_2_cyo,
      LI => COMP_DISPLAY_N783,
      O => COMP_DISPLAY_n0342(3)
    );
  COMP_DISPLAY_DISPLAY_n0342_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N784
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12596
    );
  COMP_DISPLAY_DISPLAY_n0342_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0342_3_cyo,
      LI => COMP_DISPLAY_N784,
      O => COMP_DISPLAY_n0342(4)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_8 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_25,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_26,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N23
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_2_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(2),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0032(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N4
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_82011_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(2),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => COMP_DISPLAY_n0355(1),
      LO => N12598
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_299 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(4),
      I1 => COMP_DISPLAY_n0373(3),
      I2 => N11572,
      O => COMP_DISPLAY_n0174_1_Q
    );
  COMP_DISPLAY_n044579 : LUT4
    generic map(
      INIT => X"3F2F"
    )
    port map (
      I0 => CHOICE2026,
      I1 => CHOICE2785,
      I2 => N11433,
      I3 => CHOICE2022,
      O => COMP_DISPLAY_VBG
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5701 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11202
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65811 : MUXF5
    port map (
      I0 => N10400,
      I1 => N10401,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_36_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66411 : MUXF5
    port map (
      I0 => N10388,
      I1 => N10389,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_42_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68011_F : LUT4_L
    generic map(
      INIT => X"8030"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10356
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4941_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(5),
      I1 => COMP_DISPLAY_n0304(6),
      O => N11232
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5311 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(19),
      I1 => COMP_DISPLAY_n0304(17),
      I2 => COMP_DISPLAY_n0304(18),
      I3 => COMP_DISPLAY_n0304(16),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_531
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_5 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N22,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N23,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N24
    );
  COMP_DISPLAY_n0340_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      O => N11463
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5591 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11207
    );
  COMP_DISPLAY_DISPLAY_n0365_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N790
    );
  COMP_DISPLAY_DISPLAY_n0365_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N790,
      O => COMP_DISPLAY_DISPLAY_n0365_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0365_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N790,
      O => COMP_DISPLAY_n0365(0)
    );
  COMP_DISPLAY_DISPLAY_n0365_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N791
    );
  COMP_DISPLAY_DISPLAY_n0365_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0365_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N791,
      O => COMP_DISPLAY_DISPLAY_n0365_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0365_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0365_0_cyo,
      LI => COMP_DISPLAY_N791,
      O => COMP_DISPLAY_n0365(1)
    );
  COMP_DISPLAY_DISPLAY_n0365_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N792
    );
  COMP_DISPLAY_DISPLAY_n0365_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0365_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      S => COMP_DISPLAY_N792,
      O => COMP_DISPLAY_DISPLAY_n0365_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0365_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0365_1_cyo,
      LI => COMP_DISPLAY_N792,
      O => COMP_DISPLAY_n0365(2)
    );
  COMP_DISPLAY_DISPLAY_n0365_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N793
    );
  COMP_DISPLAY_DISPLAY_n0365_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0365_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N793,
      O => COMP_DISPLAY_DISPLAY_n0365_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0365_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0365_2_cyo,
      LI => COMP_DISPLAY_N793,
      O => COMP_DISPLAY_n0365(3)
    );
  COMP_DISPLAY_DISPLAY_n0365_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N794
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63511_F : LUT4_L
    generic map(
      INIT => X"2122"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10442
    );
  COMP_DISPLAY_DISPLAY_n0365_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0365_3_cyo,
      LI => COMP_DISPLAY_N794,
      O => COMP_DISPLAY_n0365(4)
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37211_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12600
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_1_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_COMP_VIDEO_SCORE_N3,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0031(1)
    );
  COMP_DISPLAY_n0453133_SW1 : LUT4
    generic map(
      INIT => X"FE77"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => N11763
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_385_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      O => N7425
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(0),
      LO => N12602
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_301_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      O => N7423
    );
  COMP_DISPLAY_VTS245 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => CHOICE2335,
      I3 => CHOICE2339,
      O => CHOICE2341
    );
  U9_U12_TIMER_inst_sum_100_606 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_93,
      LI => U9_U12_TIMER_inst_lut3_4,
      O => U9_U12_TIMER_inst_sum_100
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER_1 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(1),
      G => CHOICE2642,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1)
    );
  COMP_DISPLAY_n0221_0_26 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_VS,
      I1 => COMP_DISPLAY_VS2,
      I2 => COMP_DISPLAY_VB2,
      I3 => N13009,
      O => CHOICE4023
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_23_607 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_22,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_510,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_25,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_23
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23211_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12604
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_300 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(2),
      I1 => COMP_DISPLAY_n0373(4),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => N11543,
      O => COMP_DISPLAY_n0174_2_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_300_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      LO => N11543
    );
  COMP_DISPLAY_DISPLAY_n0357_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N800
    );
  COMP_DISPLAY_DISPLAY_n0357_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N800,
      O => COMP_DISPLAY_DISPLAY_n0357_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0357_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N800,
      O => COMP_DISPLAY_n0357(0)
    );
  COMP_DISPLAY_DISPLAY_n0357_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N801
    );
  COMP_DISPLAY_DISPLAY_n0357_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0357_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N801,
      O => COMP_DISPLAY_DISPLAY_n0357_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0357_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0357_0_cyo,
      LI => COMP_DISPLAY_N801,
      O => COMP_DISPLAY_n0357(1)
    );
  COMP_DISPLAY_DISPLAY_n0357_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N802
    );
  COMP_DISPLAY_DISPLAY_n0357_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0357_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N802,
      O => COMP_DISPLAY_DISPLAY_n0357_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0357_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0357_1_cyo,
      LI => COMP_DISPLAY_N802,
      O => COMP_DISPLAY_n0357(2)
    );
  COMP_DISPLAY_DISPLAY_n0357_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N803
    );
  COMP_DISPLAY_DISPLAY_n0357_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0357_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N803,
      O => COMP_DISPLAY_DISPLAY_n0357_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0357_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0357_2_cyo,
      LI => COMP_DISPLAY_N803,
      O => COMP_DISPLAY_n0357(3)
    );
  COMP_DISPLAY_DISPLAY_n0357_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N804
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_685 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(4),
      I1 => COMP_DISPLAY_n0357(3),
      I2 => N7528,
      O => COMP_DISPLAY_n0188_1_Q
    );
  COMP_DISPLAY_DISPLAY_n0357_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0357_3_cyo,
      LI => COMP_DISPLAY_N804,
      O => COMP_DISPLAY_n0357(4)
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_383_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      LO => N7416
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16211_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12606
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80711_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(1),
      LO => N12608
    );
  COMP_DISPLAY_n0336_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(2),
      O => N11665
    );
  COMP_DISPLAY_VTS328_SW0 : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_N4411,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      LO => N11425
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24811_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12610
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73011_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12612
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(0),
      LO => N12614
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12616
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75811_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12618
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19911_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12620
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_686 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(2),
      I1 => COMP_DISPLAY_n0357(4),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => N7526,
      O => COMP_DISPLAY_n0188_2_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_384_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      LO => N7406
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65111_F : LUT4_L
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10412
    );
  COMP_DISPLAY_DISPLAY_n0344_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N810
    );
  COMP_DISPLAY_DISPLAY_n0344_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N810,
      O => COMP_DISPLAY_DISPLAY_n0344_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0344_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N810,
      O => COMP_DISPLAY_n0344(0)
    );
  COMP_DISPLAY_DISPLAY_n0344_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N811
    );
  COMP_DISPLAY_DISPLAY_n0344_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0344_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N811,
      O => COMP_DISPLAY_DISPLAY_n0344_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0344_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0344_0_cyo,
      LI => COMP_DISPLAY_N811,
      O => COMP_DISPLAY_n0344(1)
    );
  COMP_DISPLAY_DISPLAY_n0344_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N812
    );
  COMP_DISPLAY_DISPLAY_n0344_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0344_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N812,
      O => COMP_DISPLAY_DISPLAY_n0344_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0344_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0344_1_cyo,
      LI => COMP_DISPLAY_N812,
      O => COMP_DISPLAY_n0344(2)
    );
  COMP_DISPLAY_DISPLAY_n0344_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N813
    );
  COMP_DISPLAY_DISPLAY_n0344_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0344_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N813,
      O => COMP_DISPLAY_DISPLAY_n0344_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0344_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0344_2_cyo,
      LI => COMP_DISPLAY_N813,
      O => COMP_DISPLAY_n0344(3)
    );
  COMP_DISPLAY_DISPLAY_n0344_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      I1 => COMP_CORE_IMPACTS_Y_22_4,
      LO => COMP_DISPLAY_N814
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42311_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12622
    );
  COMP_DISPLAY_DISPLAY_n0344_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0344_3_cyo,
      LI => COMP_DISPLAY_N814,
      O => COMP_DISPLAY_n0344(4)
    );
  COMP_DISPLAY_n0329_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(1),
      O => N11453
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_9 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(9),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(9)
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_31 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_28,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_525,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_61
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45411_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12624
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_762_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      LO => N7400
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_82211_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(2),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12626
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f7_31 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3),
      I1 => N13007,
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N24,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_4_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20111_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12628
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_765_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      O => N7396
    );
  COMP_DISPLAY_Mrom_n0460_inst_lut4_13981 : LUT4
    generic map(
      INIT => X"0180"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      O => COMP_DISPLAY_n0460_60_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6151 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11160
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68111_F : LUT4_L
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10354
    );
  COMP_DISPLAY_VVO619 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I2 => CHOICE2275,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => CHOICE2503
    );
  COMP_DISPLAY_n0339_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      O => N11459
    );
  COMP_DISPLAY_DISPLAY_n0363_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N820
    );
  COMP_DISPLAY_DISPLAY_n0363_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_02,
      S => COMP_DISPLAY_N820,
      O => COMP_DISPLAY_DISPLAY_n0363_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0363_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N820,
      O => COMP_DISPLAY_n0363(0)
    );
  COMP_DISPLAY_DISPLAY_n0363_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N821
    );
  COMP_DISPLAY_DISPLAY_n0363_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0363_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_12,
      S => COMP_DISPLAY_N821,
      O => COMP_DISPLAY_DISPLAY_n0363_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0363_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0363_0_cyo,
      LI => COMP_DISPLAY_N821,
      O => COMP_DISPLAY_n0363(1)
    );
  COMP_DISPLAY_DISPLAY_n0363_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N822
    );
  COMP_DISPLAY_DISPLAY_n0363_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0363_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N822,
      O => COMP_DISPLAY_DISPLAY_n0363_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0363_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0363_1_cyo,
      LI => COMP_DISPLAY_N822,
      O => COMP_DISPLAY_n0363(2)
    );
  COMP_DISPLAY_DISPLAY_n0363_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_17_3,
      LO => COMP_DISPLAY_N823
    );
  COMP_DISPLAY_DISPLAY_n0363_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0363_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N823,
      O => COMP_DISPLAY_DISPLAY_n0363_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0363_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0363_2_cyo,
      LI => COMP_DISPLAY_N823,
      O => COMP_DISPLAY_n0363(3)
    );
  COMP_DISPLAY_DISPLAY_n0363_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_17_4,
      LO => COMP_DISPLAY_N824
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_47 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(4),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => N7860,
      O => COMP_DISPLAY_n0190_1_Q
    );
  COMP_DISPLAY_DISPLAY_n0363_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0363_3_cyo,
      LI => COMP_DISPLAY_N824,
      O => COMP_DISPLAY_n0363(4)
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_769_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      LO => N7390
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_48 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(2),
      I1 => COMP_DISPLAY_n0365(4),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => N7862,
      O => COMP_DISPLAY_n0190_2_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_770_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      LO => N7388
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_281 : LUT4_L
    generic map(
      INIT => X"3AEB"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_28
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_771_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      O => N7386
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_4_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_5_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_5_cyo
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_291 : LUT4_L
    generic map(
      INIT => X"3183"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_29
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5121 : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_n0304(9),
      I2 => COMP_DISPLAY_n0304(10),
      I3 => COMP_DISPLAY_n0304(11),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_512
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65911_F : LUT3_L
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(2),
      LO => N10398
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19211_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12630
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_1_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N3,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0031(1)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_82_608 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_81,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_88_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_82
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77311_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(2),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(0),
      LO => N12632
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(0),
      LO => N12634
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(0),
      LO => N12636
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44711_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(2),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12638
    );
  COMP_DISPLAY_DISPLAY_n0369_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N830
    );
  COMP_DISPLAY_DISPLAY_n0369_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N830,
      O => COMP_DISPLAY_DISPLAY_n0369_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0369_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N830,
      O => COMP_DISPLAY_n0369(0)
    );
  COMP_DISPLAY_DISPLAY_n0369_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N831
    );
  COMP_DISPLAY_DISPLAY_n0369_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0369_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N831,
      O => COMP_DISPLAY_DISPLAY_n0369_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0369_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0369_0_cyo,
      LI => COMP_DISPLAY_N831,
      O => COMP_DISPLAY_n0369(1)
    );
  COMP_DISPLAY_DISPLAY_n0369_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N832
    );
  COMP_DISPLAY_DISPLAY_n0369_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0369_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N832,
      O => COMP_DISPLAY_DISPLAY_n0369_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0369_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0369_1_cyo,
      LI => COMP_DISPLAY_N832,
      O => COMP_DISPLAY_n0369(2)
    );
  COMP_DISPLAY_DISPLAY_n0369_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N833
    );
  COMP_DISPLAY_DISPLAY_n0369_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0369_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N833,
      O => COMP_DISPLAY_DISPLAY_n0369_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0369_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0369_2_cyo,
      LI => COMP_DISPLAY_N833,
      O => COMP_DISPLAY_n0369(3)
    );
  COMP_DISPLAY_DISPLAY_n0369_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N834
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(2),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(0),
      LO => N12640
    );
  COMP_DISPLAY_DISPLAY_n0369_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0369_3_cyo,
      LI => COMP_DISPLAY_N834,
      O => COMP_DISPLAY_n0369(4)
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73611_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(2),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(1),
      LO => N12642
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_301 : LUT4_L
    generic map(
      INIT => X"2132"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_30
    );
  COMP_CORE_n017426_SW0 : LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      I0 => CHOICE2034,
      I1 => COMP_SOURIS_X(4),
      I2 => COMP_CORE_n0070(6),
      I3 => COMP_CORE_n0070(5),
      O => N11493
    );
  COMP_DISPLAY_VP111 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => CHOICE2190,
      I2 => CHOICE2186,
      O => CHOICE2193
    );
  COMP_DISPLAY_VP277_SW0 : LUT4_L
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N11658,
      I1 => COMP_DISPLAY_N4201,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      LO => N11519
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_21911_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(2),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N12644
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66311_F : LUT4_L
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10390
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_111 : LUT4_L
    generic map(
      INIT => X"C396"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(6),
      I1 => COMP_DISPLAY_n0304(7),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_483,
      I3 => N11220,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_11
    );
  COMP_DISPLAY_n0368_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(2),
      O => N11724
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_471 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_Mmult_n0374_N12,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_47
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30211_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12646
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38811_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12648
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5501 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11212
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66611 : MUXF5
    port map (
      I0 => N10384,
      I1 => N10385,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_44_Q
    );
  COMP_DISPLAY_DISPLAY_n0370_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N840
    );
  COMP_DISPLAY_DISPLAY_n0370_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N840,
      O => COMP_DISPLAY_DISPLAY_n0370_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0370_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N840,
      O => COMP_DISPLAY_n0370(0)
    );
  COMP_DISPLAY_DISPLAY_n0370_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N841
    );
  COMP_DISPLAY_DISPLAY_n0370_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0370_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N841,
      O => COMP_DISPLAY_DISPLAY_n0370_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0370_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0370_0_cyo,
      LI => COMP_DISPLAY_N841,
      O => COMP_DISPLAY_n0370(1)
    );
  COMP_DISPLAY_DISPLAY_n0370_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N842
    );
  COMP_DISPLAY_DISPLAY_n0370_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0370_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N842,
      O => COMP_DISPLAY_DISPLAY_n0370_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0370_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0370_1_cyo,
      LI => COMP_DISPLAY_N842,
      O => COMP_DISPLAY_n0370(2)
    );
  COMP_DISPLAY_DISPLAY_n0370_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N843
    );
  COMP_DISPLAY_DISPLAY_n0370_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0370_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N843,
      O => COMP_DISPLAY_DISPLAY_n0370_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0370_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0370_2_cyo,
      LI => COMP_DISPLAY_N843,
      O => COMP_DISPLAY_n0370(3)
    );
  COMP_DISPLAY_DISPLAY_n0370_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N844
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_4_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0370_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0370_3_cyo,
      LI => COMP_DISPLAY_N844,
      O => COMP_DISPLAY_n0370(4)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63611_F : LUT4_L
    generic map(
      INIT => X"1806"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10440
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12650
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_30 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_27,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_524,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_60
    );
  COMP_SOURIS_INSTANCE_SOURIS_n007317 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N7102,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      O => CHOICE1713
    );
  COMP_DISPLAY_XNor_stagelut140 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_21_4,
      LO => COMP_DISPLAY_N471
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_24 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_21,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_24,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_54
    );
  COMP_DISPLAY_VI2637 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(2),
      I1 => COMP_DISPLAY_n0359(1),
      O => CHOICE3957
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11311_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(1),
      LO => N12652
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23311_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(1),
      I1 => COMP_DISPLAY_n0331(2),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N12654
    );
  COMP_DISPLAY_VL1087 : LUT4
    generic map(
      INIT => X"F7A2"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(5),
      I1 => COMP_DISPLAY_n0323(5),
      I2 => COMP_DISPLAY_Mrom_n0008_N41,
      I3 => COMP_DISPLAY_n0008_16_Q,
      O => CHOICE3424
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6011_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12656
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3611_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12658
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_311 : LUT4_L
    generic map(
      INIT => X"3AC3"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_31
    );
  COMP_DISPLAY_VTB702 : LUT4
    generic map(
      INIT => X"021F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => CHOICE2956
    );
  COMP_DISPLAY_DISPLAY_n0368_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N850
    );
  COMP_DISPLAY_DISPLAY_n0368_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N850,
      O => COMP_DISPLAY_DISPLAY_n0368_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0368_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N850,
      O => COMP_DISPLAY_n0368(0)
    );
  COMP_DISPLAY_DISPLAY_n0368_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N851
    );
  COMP_DISPLAY_DISPLAY_n0368_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0368_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N851,
      O => COMP_DISPLAY_DISPLAY_n0368_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0368_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0368_0_cyo,
      LI => COMP_DISPLAY_N851,
      O => COMP_DISPLAY_n0368(1)
    );
  COMP_DISPLAY_DISPLAY_n0368_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N852
    );
  COMP_DISPLAY_DISPLAY_n0368_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0368_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N852,
      O => COMP_DISPLAY_DISPLAY_n0368_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0368_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0368_1_cyo,
      LI => COMP_DISPLAY_N852,
      O => COMP_DISPLAY_n0368(2)
    );
  COMP_DISPLAY_DISPLAY_n0368_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_20_3,
      LO => COMP_DISPLAY_N853
    );
  COMP_DISPLAY_DISPLAY_n0368_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0368_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N853,
      O => COMP_DISPLAY_DISPLAY_n0368_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0368_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0368_2_cyo,
      LI => COMP_DISPLAY_N853,
      O => COMP_DISPLAY_n0368(3)
    );
  COMP_DISPLAY_DISPLAY_n0368_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_20_4,
      LO => COMP_DISPLAY_N854
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15111_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(2),
      I1 => COMP_DISPLAY_n0367(3),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N12660
    );
  COMP_DISPLAY_DISPLAY_n0368_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0368_3_cyo,
      LI => COMP_DISPLAY_N854,
      O => COMP_DISPLAY_n0368(4)
    );
  COMP_DISPLAY_VI1108 : LUT4
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(2),
      I1 => COMP_DISPLAY_n0341(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF56,
      I3 => CHOICE3662,
      O => CHOICE3664
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_23 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_20,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_23,
      O => COMP_DISPLAY_Mmult_n0374_N48
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47511_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(2),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12662
    );
  COMP_DISPLAY_n0341_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(2),
      O => N11679
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20511_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(1),
      I1 => COMP_DISPLAY_n0370(2),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12664
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39311_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(1),
      LO => N12666
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81011_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12668
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75911_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(1),
      I1 => COMP_DISPLAY_n0344(2),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12670
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65211_F : LUT4_L
    generic map(
      INIT => X"222A"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10410
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_1_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_CORE_XSCORE(1),
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N3,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_1_cyo
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81911_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12672
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_488 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(2),
      I1 => COMP_DISPLAY_n0348(4),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => N7664,
      O => COMP_DISPLAY_n0184_22_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_348_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      LO => N7343
    );
  COMP_DISPLAY_n0350_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(2),
      O => N11731
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68211 : MUXF5
    port map (
      I0 => N10350,
      I1 => N10351,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_61_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67511 : MUXF5
    port map (
      I0 => N10366,
      I1 => N10367,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_53_Q
    );
  COMP_DISPLAY_DISPLAY_n0352_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N860
    );
  COMP_DISPLAY_DISPLAY_n0352_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N860,
      O => COMP_DISPLAY_DISPLAY_n0352_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0352_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N860,
      O => COMP_DISPLAY_n0352(0)
    );
  COMP_DISPLAY_DISPLAY_n0352_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N861
    );
  COMP_DISPLAY_DISPLAY_n0352_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0352_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N861,
      O => COMP_DISPLAY_DISPLAY_n0352_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0352_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0352_0_cyo,
      LI => COMP_DISPLAY_N861,
      O => COMP_DISPLAY_n0352(1)
    );
  COMP_DISPLAY_DISPLAY_n0352_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N862
    );
  COMP_DISPLAY_DISPLAY_n0352_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0352_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N862,
      O => COMP_DISPLAY_DISPLAY_n0352_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0352_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0352_1_cyo,
      LI => COMP_DISPLAY_N862,
      O => COMP_DISPLAY_n0352(2)
    );
  COMP_DISPLAY_DISPLAY_n0352_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_13_3,
      LO => COMP_DISPLAY_N863
    );
  COMP_DISPLAY_DISPLAY_n0352_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0352_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N863,
      O => COMP_DISPLAY_DISPLAY_n0352_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0352_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0352_2_cyo,
      LI => COMP_DISPLAY_N863,
      O => COMP_DISPLAY_n0352(3)
    );
  COMP_DISPLAY_DISPLAY_n0352_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_13_4,
      LO => COMP_DISPLAY_N864
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_351_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      O => N7339
    );
  COMP_DISPLAY_DISPLAY_n0352_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0352_3_cyo,
      LI => COMP_DISPLAY_N864,
      O => COMP_DISPLAY_n0352(4)
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69311_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(2),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12674
    );
  COMP_DISPLAY_n0453104_SW0 : LUT3
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => N11632
    );
  COMP_DISPLAY_VL708 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => CHOICE3330,
      I1 => CHOICE3344,
      O => CHOICE3345
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4991 : LUT4_L
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(4),
      I1 => COMP_DISPLAY_n0304(5),
      I2 => COMP_DISPLAY_n0304(6),
      I3 => COMP_DISPLAY_n0304(7),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_499
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6311_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(0),
      LO => N12676
    );
  COMP_DISPLAY_VI1092 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3661,
      I1 => COMP_DISPLAY_n0341(0),
      I2 => COMP_DISPLAY_n0180_2_Q,
      I3 => COMP_DISPLAY_n0180_1_Q,
      LO => CHOICE3662
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73311_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(2),
      I1 => COMP_DISPLAY_n0354(3),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12678
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_7_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_6_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_7_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_7_cyo
    );
  COMP_DISPLAY_n044557 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_N4561,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I2 => COMP_DISPLAY_N4131,
      I3 => COMP_DISPLAY_N21,
      O => CHOICE2026
    );
  COMP_DISPLAY_n0335_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      O => N11451
    );
  COMP_DISPLAY_Ker4461 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_5,
      LO => N13020,
      O => COMP_DISPLAY_N4461
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67711 : MUXF5
    port map (
      I0 => N10362,
      I1 => N10363,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_55_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_355 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(4),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => N11574,
      O => COMP_DISPLAY_n0176_1_Q
    );
  COMP_DISPLAY_VI2072 : LUT4_L
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(2),
      I1 => COMP_DISPLAY_n0372(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF56,
      I3 => CHOICE3845,
      LO => CHOICE3847
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(6),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(6)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_32_609 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_31,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_533,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_35,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_32
    );
  COMP_DISPLAY_DISPLAY_n0366_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N870
    );
  COMP_DISPLAY_DISPLAY_n0366_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N870,
      O => COMP_DISPLAY_DISPLAY_n0366_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0366_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N870,
      O => COMP_DISPLAY_n0366(0)
    );
  COMP_DISPLAY_DISPLAY_n0366_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N871
    );
  COMP_DISPLAY_DISPLAY_n0366_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0366_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N871,
      O => COMP_DISPLAY_DISPLAY_n0366_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0366_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0366_0_cyo,
      LI => COMP_DISPLAY_N871,
      O => COMP_DISPLAY_n0366(1)
    );
  COMP_DISPLAY_DISPLAY_n0366_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N872
    );
  COMP_DISPLAY_DISPLAY_n0366_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0366_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N872,
      O => COMP_DISPLAY_DISPLAY_n0366_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0366_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0366_1_cyo,
      LI => COMP_DISPLAY_N872,
      O => COMP_DISPLAY_n0366(2)
    );
  COMP_DISPLAY_DISPLAY_n0366_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_19_3,
      LO => COMP_DISPLAY_N873
    );
  COMP_DISPLAY_DISPLAY_n0366_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0366_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N873,
      O => COMP_DISPLAY_DISPLAY_n0366_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0366_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0366_2_cyo,
      LI => COMP_DISPLAY_N873,
      O => COMP_DISPLAY_n0366(3)
    );
  COMP_DISPLAY_DISPLAY_n0366_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_19_4,
      LO => COMP_DISPLAY_N874
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_797 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(4),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => N7298,
      O => COMP_DISPLAY_n0185_1_Q
    );
  COMP_DISPLAY_DISPLAY_n0366_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0366_3_cyo,
      LI => COMP_DISPLAY_N874,
      O => COMP_DISPLAY_n0366(4)
    );
  COMP_DISPLAY_n044579_SW0 : LUT4_L
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => CHOICE2009,
      I2 => CHOICE2014,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      LO => N11433
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_86 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_79,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_86_rt,
      O => COMP_DISPLAY_n0374(27)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5371 : LUT4
    generic map(
      INIT => X"07C0"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(16),
      I1 => COMP_DISPLAY_n0304(17),
      I2 => COMP_DISPLAY_n0304(18),
      I3 => COMP_DISPLAY_n0304(19),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_537
    );
  COMP_DISPLAY_n0453183_G : LUT4_L
    generic map(
      INIT => X"0504"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => CHOICE2553,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => CHOICE2548,
      LO => N12680
    );
  COMP_DISPLAY_VTB545 : LUT4_L
    generic map(
      INIT => X"4062"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => N11733,
      I3 => N11734,
      LO => CHOICE2925
    );
  COMP_DISPLAY_Ker432111_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => N11275,
      I1 => COMP_DISPLAY_n0194_4_Q,
      I2 => CHOICE2761,
      LO => N12682
    );
  COMP_DISPLAY_VVO328 : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_25_Q,
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0270(4),
      I3 => COMP_DISPLAY_n0460_9_Q,
      LO => CHOICE2448
    );
  COMP_DISPLAY_VI2642 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3957,
      I1 => COMP_DISPLAY_n0359(0),
      I2 => COMP_DISPLAY_n0188_2_Q,
      I3 => COMP_DISPLAY_n0188_1_Q,
      LO => CHOICE3958
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29411_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(2),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(1),
      LO => N12684
    );
  COMP_DISPLAY_VP136_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I2 => CHOICE2182,
      O => N11650
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13411_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12686
    );
  COMP_DISPLAY_Ker432583 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2777
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5992 : LUT4_L
    generic map(
      INIT => X"0018"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11169
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5621 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11206
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_90 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_83,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_90,
      O => COMP_DISPLAY_n0374(31)
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_762 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(2),
      I1 => COMP_DISPLAY_n0344(4),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => N7400,
      O => COMP_DISPLAY_n0182_22_Q
    );
  COMP_DISPLAY_DISPLAY_n0361_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N880
    );
  COMP_DISPLAY_DISPLAY_n0361_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N880,
      O => COMP_DISPLAY_DISPLAY_n0361_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0361_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N880,
      O => COMP_DISPLAY_n0361(0)
    );
  COMP_DISPLAY_DISPLAY_n0361_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N881
    );
  COMP_DISPLAY_DISPLAY_n0361_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0361_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N881,
      O => COMP_DISPLAY_DISPLAY_n0361_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0361_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0361_0_cyo,
      LI => COMP_DISPLAY_N881,
      O => COMP_DISPLAY_n0361(1)
    );
  COMP_DISPLAY_DISPLAY_n0361_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N882
    );
  COMP_DISPLAY_DISPLAY_n0361_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0361_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N882,
      O => COMP_DISPLAY_DISPLAY_n0361_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0361_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0361_1_cyo,
      LI => COMP_DISPLAY_N882,
      O => COMP_DISPLAY_n0361(2)
    );
  COMP_DISPLAY_DISPLAY_n0361_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N883
    );
  COMP_DISPLAY_DISPLAY_n0361_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0361_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N883,
      O => COMP_DISPLAY_DISPLAY_n0361_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0361_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0361_2_cyo,
      LI => COMP_DISPLAY_N883,
      O => COMP_DISPLAY_n0361(3)
    );
  COMP_DISPLAY_DISPLAY_n0361_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N884
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_376_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      LO => N7325
    );
  COMP_DISPLAY_DISPLAY_n0361_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0361_3_cyo,
      LI => COMP_DISPLAY_N884,
      O => COMP_DISPLAY_n0361(4)
    );
  COMP_DISPLAY_VV96_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_44_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_36_Q,
      LO => N12688
    );
  COMP_DISPLAY_VI2647 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF56,
      I2 => CHOICE3958,
      O => CHOICE3959
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25911_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N12690
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0122_G : LUT4_L
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => N974,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I3 => N201,
      LO => N12692
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_10 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_28,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_29,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N29
    );
  COMP_DISPLAY_Ker4151 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      LO => N13021,
      O => COMP_DISPLAY_N4151
    );
  COMP_DISPLAY_VTB283_SW0 : LUT4_L
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      LO => N11423
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25611_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12694
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_348 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(2),
      I1 => COMP_DISPLAY_n0330(4),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => N7343,
      O => COMP_DISPLAY_n0175_22_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_264_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      LO => N7319
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17311_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12696
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25711_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12698
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26611_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(2),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(1),
      LO => N12700
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25311_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(3),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(1),
      LO => N12702
    );
  COMP_DISPLAY_DISPLAY_n0364_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N890
    );
  COMP_DISPLAY_DISPLAY_n0364_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N890,
      O => COMP_DISPLAY_DISPLAY_n0364_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0364_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N890,
      O => COMP_DISPLAY_n0364(0)
    );
  COMP_DISPLAY_DISPLAY_n0364_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N891
    );
  COMP_DISPLAY_DISPLAY_n0364_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0364_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N891,
      O => COMP_DISPLAY_DISPLAY_n0364_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0364_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0364_0_cyo,
      LI => COMP_DISPLAY_N891,
      O => COMP_DISPLAY_n0364(1)
    );
  COMP_DISPLAY_DISPLAY_n0364_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N892
    );
  COMP_DISPLAY_DISPLAY_n0364_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0364_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N892,
      O => COMP_DISPLAY_DISPLAY_n0364_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0364_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0364_1_cyo,
      LI => COMP_DISPLAY_N892,
      O => COMP_DISPLAY_n0364(2)
    );
  COMP_DISPLAY_DISPLAY_n0364_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N893
    );
  COMP_DISPLAY_DISPLAY_n0364_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0364_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N893,
      O => COMP_DISPLAY_DISPLAY_n0364_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0364_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0364_2_cyo,
      LI => COMP_DISPLAY_N893,
      O => COMP_DISPLAY_n0364(3)
    );
  COMP_DISPLAY_DISPLAY_n0364_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N894
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(2),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12704
    );
  COMP_DISPLAY_DISPLAY_n0364_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0364_3_cyo,
      LI => COMP_DISPLAY_N894,
      O => COMP_DISPLAY_n0364(4)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_11 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_30,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_31,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N30
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_41 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_37,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_548,
      O => COMP_DISPLAY_Mmult_n0374_N99
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70111_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(0),
      LO => N12706
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_376 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(2),
      I1 => COMP_DISPLAY_n0333(4),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => N7325,
      O => COMP_DISPLAY_n0176_22_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_790_SW0 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      LO => N7309
    );
  COMP_DISPLAY_VVO622 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0848,
      I1 => COMP_DISPLAY_n0846,
      I2 => COMP_DISPLAY_n0849,
      O => CHOICE2505
    );
  COMP_DISPLAY_n0359_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(2),
      O => N11691
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66811_F : LUT4_L
    generic map(
      INIT => X"2003"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10380
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(2),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12708
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_793_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      O => N7304
    );
  COMP_DISPLAY_n0372_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(2),
      O => N11602
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_7 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N29,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N30,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N31
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5902 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11184
    );
  COMP_DISPLAY_VI453 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => CHOICE3536,
      I1 => CHOICE3514,
      I2 => N11321,
      I3 => CHOICE3511,
      O => CHOICE3538
    );
  COMP_DISPLAY_DISPLAY_n0362_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N900
    );
  COMP_DISPLAY_DISPLAY_n0362_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_02,
      S => COMP_DISPLAY_N900,
      O => COMP_DISPLAY_DISPLAY_n0362_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0362_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N900,
      O => COMP_DISPLAY_n0362(0)
    );
  COMP_DISPLAY_DISPLAY_n0362_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N901
    );
  COMP_DISPLAY_DISPLAY_n0362_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0362_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_12,
      S => COMP_DISPLAY_N901,
      O => COMP_DISPLAY_DISPLAY_n0362_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0362_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0362_0_cyo,
      LI => COMP_DISPLAY_N901,
      O => COMP_DISPLAY_n0362(1)
    );
  COMP_DISPLAY_DISPLAY_n0362_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N902
    );
  COMP_DISPLAY_DISPLAY_n0362_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0362_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N902,
      O => COMP_DISPLAY_DISPLAY_n0362_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0362_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0362_1_cyo,
      LI => COMP_DISPLAY_N902,
      O => COMP_DISPLAY_n0362(2)
    );
  COMP_DISPLAY_DISPLAY_n0362_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_18_3,
      LO => COMP_DISPLAY_N903
    );
  COMP_DISPLAY_DISPLAY_n0362_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0362_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N903,
      O => COMP_DISPLAY_DISPLAY_n0362_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0362_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0362_2_cyo,
      LI => COMP_DISPLAY_N903,
      O => COMP_DISPLAY_n0362(3)
    );
  COMP_DISPLAY_DISPLAY_n0362_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_18_4,
      LO => COMP_DISPLAY_N904
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37811_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(2),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(1),
      LO => N12710
    );
  COMP_DISPLAY_DISPLAY_n0362_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0362_3_cyo,
      LI => COMP_DISPLAY_N904,
      O => COMP_DISPLAY_n0362(4)
    );
  COMP_DISPLAY_VI1829 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF56,
      I2 => CHOICE3800,
      O => CHOICE3801
    );
  COMP_DISPLAY_VTS183 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => CHOICE2324,
      I2 => CHOICE2319,
      I3 => N11662,
      O => CHOICE2328
    );
  COMP_DISPLAY_n0352_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      O => N11467
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6041 : LUT2_L
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(2),
      I1 => COMP_DISPLAY_n0323(3),
      LO => N11164
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC112_G : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3),
      I1 => COMP_DISPLAY_X_MIN_2(4),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N3,
      LO => N12712
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_383 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(4),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => N7416,
      O => COMP_DISPLAY_n0179_1_Q
    );
  U9_U12_n001439 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U9_U12_TIMER(9),
      I1 => CHOICE1608,
      I2 => CHOICE1598,
      I3 => U9_U12_TIMER(6),
      O => U9_U12_n0014
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC127 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(4),
      I1 => COMP_DISPLAY_X_MIN_2(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_1_Q,
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_5_Q,
      O => CHOICE2612
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_797_SW0 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      LO => N7298
    );
  COMP_DISPLAY_VI1824 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3799,
      I1 => COMP_DISPLAY_n0340(0),
      I2 => COMP_DISPLAY_n0179_2_Q,
      I3 => COMP_DISPLAY_n0179_1_Q,
      LO => CHOICE3800
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5781 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11195
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_384 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(2),
      I1 => COMP_DISPLAY_n0337(4),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => N7406,
      O => COMP_DISPLAY_n0179_2_Q
    );
  COMP_DISPLAY_VP91 : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_N2081,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_N4491,
      LO => CHOICE2186
    );
  COMP_DISPLAY_VI987 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF56,
      I2 => CHOICE3640,
      O => CHOICE3641
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_798_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      LO => N7296
    );
  COMP_DISPLAY_Ker432258_G : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => CHOICE2692,
      I2 => N11327,
      I3 => CHOICE2686,
      LO => N12714
    );
  COMP_DISPLAY_DISPLAY_n0359_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N910
    );
  COMP_DISPLAY_DISPLAY_n0359_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N910,
      O => COMP_DISPLAY_DISPLAY_n0359_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0359_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N910,
      O => COMP_DISPLAY_n0359(0)
    );
  COMP_DISPLAY_DISPLAY_n0359_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N911
    );
  COMP_DISPLAY_DISPLAY_n0359_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0359_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N911,
      O => COMP_DISPLAY_DISPLAY_n0359_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0359_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0359_0_cyo,
      LI => COMP_DISPLAY_N911,
      O => COMP_DISPLAY_n0359(1)
    );
  COMP_DISPLAY_DISPLAY_n0359_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N912
    );
  COMP_DISPLAY_DISPLAY_n0359_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0359_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N912,
      O => COMP_DISPLAY_DISPLAY_n0359_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0359_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0359_1_cyo,
      LI => COMP_DISPLAY_N912,
      O => COMP_DISPLAY_n0359(2)
    );
  COMP_DISPLAY_DISPLAY_n0359_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_16_3,
      LO => COMP_DISPLAY_N913
    );
  COMP_DISPLAY_DISPLAY_n0359_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0359_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N913,
      O => COMP_DISPLAY_DISPLAY_n0359_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0359_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0359_2_cyo,
      LI => COMP_DISPLAY_N913,
      O => COMP_DISPLAY_n0359(3)
    );
  COMP_DISPLAY_DISPLAY_n0359_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_16_4,
      LO => COMP_DISPLAY_N914
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(2),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(0),
      LO => N12716
    );
  COMP_DISPLAY_DISPLAY_n0359_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0359_3_cyo,
      LI => COMP_DISPLAY_N914,
      O => COMP_DISPLAY_n0359(4)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_62811 : MUXF5
    port map (
      I0 => N10454,
      I1 => N10455,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_4_Q
    );
  COMP_DISPLAY_n044648 : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_N4571,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_N4521,
      I3 => CHOICE2200,
      LO => CHOICE2983
    );
  COMP_DISPLAY_n044513 : LUT4
    generic map(
      INIT => X"AFA8"
    )
    port map (
      I0 => COMP_DISPLAY_N4181,
      I1 => COMP_DISPLAY_N4461,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => N13019,
      O => CHOICE2014
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_799_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      O => N7294
    );
  COMP_DISPLAY_VVO313 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(3),
      I1 => COMP_DISPLAY_n0270(4),
      I2 => COMP_DISPLAY_n0460_17_Q,
      I3 => COMP_DISPLAY_n0460_1_Q,
      O => CHOICE2442
    );
  COMP_DISPLAY_VI1819 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(2),
      I1 => COMP_DISPLAY_n0340(1),
      O => CHOICE3799
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_21_610 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_20,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_508,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_23,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_21
    );
  COMP_DISPLAY_VI1784 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => CHOICE3788,
      I1 => CHOICE3743,
      I2 => N11317,
      O => CHOICE3790
    );
  COMP_DISPLAY_VI1771_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => CHOICE3720,
      I1 => CHOICE3765,
      I2 => CHOICE3717,
      I3 => CHOICE3762,
      LO => N11317
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_8_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_7_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_8_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_8_cyo
    );
  COMP_DISPLAY_VTB272 : LUT4
    generic map(
      INIT => X"F8A8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => CHOICE2861
    );
  COMP_DISPLAY_VVO479_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_11_Q,
      I3 => COMP_DISPLAY_n0460_60_Q,
      LO => N12718
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14411_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12720
    );
  COMP_DISPLAY_n0446237 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_DISPLAY_n0781,
      I2 => CHOICE3015,
      I3 => CHOICE3022,
      O => CHOICE3026
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_331 : LUT4_L
    generic map(
      INIT => X"3575"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_33
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_272 : LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(2),
      I1 => COMP_DISPLAY_n0338(4),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => N11563,
      O => COMP_DISPLAY_n0180_2_Q
    );
  COMP_DISPLAY_DISPLAY_n0355_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N920
    );
  COMP_DISPLAY_DISPLAY_n0355_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N920,
      O => COMP_DISPLAY_DISPLAY_n0355_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0355_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N920,
      O => COMP_DISPLAY_n0355(0)
    );
  COMP_DISPLAY_DISPLAY_n0355_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N921
    );
  COMP_DISPLAY_DISPLAY_n0355_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0355_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N921,
      O => COMP_DISPLAY_DISPLAY_n0355_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0355_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0355_0_cyo,
      LI => COMP_DISPLAY_N921,
      O => COMP_DISPLAY_n0355(1)
    );
  COMP_DISPLAY_DISPLAY_n0355_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N922
    );
  COMP_DISPLAY_DISPLAY_n0355_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0355_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N922,
      O => COMP_DISPLAY_DISPLAY_n0355_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0355_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0355_1_cyo,
      LI => COMP_DISPLAY_N922,
      O => COMP_DISPLAY_n0355(2)
    );
  COMP_DISPLAY_DISPLAY_n0355_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N923
    );
  COMP_DISPLAY_DISPLAY_n0355_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0355_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N923,
      O => COMP_DISPLAY_DISPLAY_n0355_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0355_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0355_2_cyo,
      LI => COMP_DISPLAY_N923,
      O => COMP_DISPLAY_n0355(3)
    );
  COMP_DISPLAY_DISPLAY_n0355_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N924
    );
  COMP_DISPLAY_n044549 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I2 => COMP_DISPLAY_N1698,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE2022
    );
  COMP_DISPLAY_DISPLAY_n0355_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0355_3_cyo,
      LI => COMP_DISPLAY_N924,
      O => COMP_DISPLAY_n0355(4)
    );
  COMP_DISPLAY_n0446453_SW0 : LUT4_L
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I1 => CHOICE3026,
      I2 => CHOICE3041,
      I3 => CHOICE3013,
      LO => N11780
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_272_SW1 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      LO => N11563
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_241 : LUT4_L
    generic map(
      INIT => X"C396"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(14),
      I1 => COMP_DISPLAY_n0304(15),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_509,
      I3 => N11228,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_24
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC1119 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => CHOICE2137
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_9_611 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_8,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_482,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_10,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_9
    );
  COMP_DISPLAY_VI1087 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(2),
      I1 => COMP_DISPLAY_n0341(1),
      O => CHOICE3661
    );
  COMP_DISPLAY_n0363_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      O => N11597
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27511_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(2),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12722
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_89 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_82,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_89_rt,
      O => COMP_DISPLAY_n0374(30)
    );
  U9_U10_n00121 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd3,
      I1 => U9_U10_ON_OFF,
      I2 => U9_U10_ETAT_S_FFd5,
      I3 => U9_U10_N6,
      O => U9_U10_n0012
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_273_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      O => N7284
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42711_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(0),
      LO => N12724
    );
  COMP_DISPLAY_VI2326 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(2),
      I1 => COMP_DISPLAY_n0353(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF55,
      O => CHOICE3895
    );
  COMP_DISPLAY_Ker432407 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => N11529,
      I2 => COMP_DISPLAY_n0194_30_Q,
      I3 => CHOICE2761,
      O => CHOICE2743
    );
  COMP_DISPLAY_DISPLAY_n0349_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_02,
      I1 => COMP_CORE_IMPACTS_X_11_0,
      LO => COMP_DISPLAY_N930
    );
  COMP_DISPLAY_DISPLAY_n0349_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N930,
      O => COMP_DISPLAY_DISPLAY_n0349_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0349_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N930,
      O => COMP_DISPLAY_n0349(0)
    );
  COMP_DISPLAY_DISPLAY_n0349_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_12,
      LO => COMP_DISPLAY_N931
    );
  COMP_DISPLAY_DISPLAY_n0349_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0349_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N931,
      O => COMP_DISPLAY_DISPLAY_n0349_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0349_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0349_0_cyo,
      LI => COMP_DISPLAY_N931,
      O => COMP_DISPLAY_n0349(1)
    );
  COMP_DISPLAY_DISPLAY_n0349_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      LO => COMP_DISPLAY_N932
    );
  COMP_DISPLAY_DISPLAY_n0349_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0349_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N932,
      O => COMP_DISPLAY_DISPLAY_n0349_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0349_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0349_1_cyo,
      LI => COMP_DISPLAY_N932,
      O => COMP_DISPLAY_n0349(2)
    );
  COMP_DISPLAY_DISPLAY_n0349_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_11_3,
      LO => COMP_DISPLAY_N933
    );
  COMP_DISPLAY_DISPLAY_n0349_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0349_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N933,
      O => COMP_DISPLAY_DISPLAY_n0349_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0349_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0349_2_cyo,
      LI => COMP_DISPLAY_N933,
      O => COMP_DISPLAY_n0349(3)
    );
  COMP_DISPLAY_DISPLAY_n0349_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_11_4,
      LO => COMP_DISPLAY_N934
    );
  COMP_DISPLAY_n0362_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      O => N11754
    );
  COMP_DISPLAY_DISPLAY_n0349_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0349_3_cyo,
      LI => COMP_DISPLAY_N934,
      O => COMP_DISPLAY_n0349(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12591 : LUT4_L
    generic map(
      INIT => X"307F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1259
    );
  COMP_DISPLAY_VI1584 : LUT4
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(2),
      I1 => COMP_DISPLAY_n0335(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF56,
      I3 => CHOICE3753,
      O => CHOICE3755
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_271 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(4),
      I1 => COMP_DISPLAY_n0338(3),
      I2 => N11630,
      O => COMP_DISPLAY_n0180_1_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_271_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      LO => N11630
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_613 : MUXF5
    port map (
      I0 => N11158,
      I1 => N11159,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N160
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12531 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1253
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12521 : LUT3_L
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1252
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_614 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1259,
      I1 => N0,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N161
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_66 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N160,
      I1 => COMP_DISPLAY_Mrom_n0008_N161,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_8_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39611_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12726
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39711_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12728
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12601 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1260
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68011 : MUXF5
    port map (
      I0 => N10356,
      I1 => N10357,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_58_Q
    );
  COMP_DISPLAY_n0341_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(2),
      O => N11680
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12611 : LUT4_L
    generic map(
      INIT => X"81FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1261
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12621 : LUT3_L
    generic map(
      INIT => X"2F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1262
    );
  COMP_DISPLAY_DISPLAY_n0353_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N940
    );
  COMP_DISPLAY_DISPLAY_n0353_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N940,
      O => COMP_DISPLAY_DISPLAY_n0353_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0353_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N940,
      O => COMP_DISPLAY_n0353(0)
    );
  COMP_DISPLAY_DISPLAY_n0353_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N941
    );
  COMP_DISPLAY_DISPLAY_n0353_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0353_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N941,
      O => COMP_DISPLAY_DISPLAY_n0353_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0353_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0353_0_cyo,
      LI => COMP_DISPLAY_N941,
      O => COMP_DISPLAY_n0353(1)
    );
  COMP_DISPLAY_DISPLAY_n0353_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N942
    );
  COMP_DISPLAY_DISPLAY_n0353_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0353_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N942,
      O => COMP_DISPLAY_DISPLAY_n0353_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0353_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0353_1_cyo,
      LI => COMP_DISPLAY_N942,
      O => COMP_DISPLAY_n0353(2)
    );
  COMP_DISPLAY_DISPLAY_n0353_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_12_3,
      LO => COMP_DISPLAY_N943
    );
  COMP_DISPLAY_DISPLAY_n0353_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0353_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N943,
      O => COMP_DISPLAY_DISPLAY_n0353_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0353_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0353_2_cyo,
      LI => COMP_DISPLAY_N943,
      O => COMP_DISPLAY_n0353(3)
    );
  COMP_DISPLAY_DISPLAY_n0353_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_12_4,
      LO => COMP_DISPLAY_N944
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27911_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(2),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12730
    );
  COMP_DISPLAY_DISPLAY_n0353_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0353_3_cyo,
      LI => COMP_DISPLAY_N944,
      O => COMP_DISPLAY_n0353(4)
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71811_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12732
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_615 : MUXF5
    port map (
      I0 => N11160,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1261,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N163
    );
  COMP_DISPLAY_n0446344 : LUT4_L
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => N11772,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      LO => CHOICE3049
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12441 : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1244
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_616 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1262,
      I1 => N0,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N164
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_67 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N163,
      I1 => COMP_DISPLAY_Mrom_n0008_N164,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_7_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(2),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(0),
      LO => N12734
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26811_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(2),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12736
    );
  COMP_DISPLAY_VL448_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_42_Q,
      I3 => COMP_DISPLAY_n0008_3_Q,
      LO => N11378
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12411 : LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1241
    );
  COMP_DISPLAY_VI2453 : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF62,
      I1 => COMP_DISPLAY_n0360(4),
      I2 => COMP_DISPLAY_n0360(3),
      I3 => CHOICE3914,
      LO => CHOICE3919
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12641 : LUT4_L
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1264
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12651 : LUT4_L
    generic map(
      INIT => X"0380"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1265
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76111_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(2),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12738
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63711_F : LUT4_L
    generic map(
      INIT => X"8098"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N10438
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_617 : MUXF5
    port map (
      I0 => N11161,
      I1 => N11162,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N166
    );
  COMP_DISPLAY_DISPLAY_n0351_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N950
    );
  COMP_DISPLAY_DISPLAY_n0351_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N950,
      O => COMP_DISPLAY_DISPLAY_n0351_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0351_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N950,
      O => COMP_DISPLAY_n0351(0)
    );
  COMP_DISPLAY_DISPLAY_n0351_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N951
    );
  COMP_DISPLAY_DISPLAY_n0351_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0351_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N951,
      O => COMP_DISPLAY_DISPLAY_n0351_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0351_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0351_0_cyo,
      LI => COMP_DISPLAY_N951,
      O => COMP_DISPLAY_n0351(1)
    );
  COMP_DISPLAY_DISPLAY_n0351_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N952
    );
  COMP_DISPLAY_DISPLAY_n0351_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0351_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N952,
      O => COMP_DISPLAY_DISPLAY_n0351_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0351_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0351_1_cyo,
      LI => COMP_DISPLAY_N952,
      O => COMP_DISPLAY_n0351(2)
    );
  COMP_DISPLAY_DISPLAY_n0351_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N953
    );
  COMP_DISPLAY_DISPLAY_n0351_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0351_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N953,
      O => COMP_DISPLAY_DISPLAY_n0351_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0351_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0351_2_cyo,
      LI => COMP_DISPLAY_N953,
      O => COMP_DISPLAY_n0351(3)
    );
  COMP_DISPLAY_DISPLAY_n0351_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N954
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_43 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_39,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_550,
      O => COMP_DISPLAY_Mmult_n0374_N101
    );
  COMP_DISPLAY_DISPLAY_n0351_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0351_3_cyo,
      LI => COMP_DISPLAY_N954,
      O => COMP_DISPLAY_n0351(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12361 : LUT4_L
    generic map(
      INIT => X"031F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1236
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_618 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1265,
      I1 => N0,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N167
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_68 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N166,
      I1 => COMP_DISPLAY_Mrom_n0008_N167,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_6_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_59 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N139,
      I1 => COMP_DISPLAY_Mrom_n0008_N140,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_15_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_605 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1232,
      I1 => N11163,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N140
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_604 : MUXF5
    port map (
      I0 => N1,
      I1 => N11164,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N139
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12331 : LUT4_L
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1233
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12321 : LUT4_L
    generic map(
      INIT => X"0490"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1232
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12311 : LUT2_L
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(2),
      I1 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1231
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12661 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1266
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_58 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N136,
      I1 => COMP_DISPLAY_Mrom_n0008_N137,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_16_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_603 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1228,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1229,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N137
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_602 : MUXF5
    port map (
      I0 => N1,
      I1 => N11165,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N136
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12291 : LUT4_L
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1229
    );
  COMP_DISPLAY_DISPLAY_n0348_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      LO => COMP_DISPLAY_N960
    );
  COMP_DISPLAY_DISPLAY_n0348_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_4,
      S => COMP_DISPLAY_N960,
      O => COMP_DISPLAY_DISPLAY_n0348_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0348_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N960,
      O => COMP_DISPLAY_n0348(0)
    );
  COMP_DISPLAY_DISPLAY_n0348_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      LO => COMP_DISPLAY_N961
    );
  COMP_DISPLAY_DISPLAY_n0348_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0348_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_4,
      S => COMP_DISPLAY_N961,
      O => COMP_DISPLAY_DISPLAY_n0348_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0348_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0348_0_cyo,
      LI => COMP_DISPLAY_N961,
      O => COMP_DISPLAY_n0348(1)
    );
  COMP_DISPLAY_DISPLAY_n0348_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_4,
      LO => COMP_DISPLAY_N962
    );
  COMP_DISPLAY_DISPLAY_n0348_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0348_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_4,
      S => COMP_DISPLAY_N962,
      O => COMP_DISPLAY_DISPLAY_n0348_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0348_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0348_1_cyo,
      LI => COMP_DISPLAY_N962,
      O => COMP_DISPLAY_n0348(2)
    );
  COMP_DISPLAY_DISPLAY_n0348_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_4,
      LO => COMP_DISPLAY_N963
    );
  COMP_DISPLAY_DISPLAY_n0348_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0348_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_4,
      S => COMP_DISPLAY_N963,
      O => COMP_DISPLAY_DISPLAY_n0348_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0348_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0348_2_cyo,
      LI => COMP_DISPLAY_N963,
      O => COMP_DISPLAY_n0348(3)
    );
  COMP_DISPLAY_DISPLAY_n0348_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      LO => COMP_DISPLAY_N964
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12281 : LUT4_L
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1228
    );
  COMP_DISPLAY_DISPLAY_n0348_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0348_3_cyo,
      LI => COMP_DISPLAY_N964,
      O => COMP_DISPLAY_n0348(4)
    );
  COMP_DISPLAY_n0335_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0333(4),
      I2 => N7200,
      I3 => COMP_DISPLAY_n0176_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N63
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12671_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0323(3),
      O => COMP_DISPLAY_Mrom_n0008_inst_lut4_1267
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_57 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N133,
      I1 => COMP_DISPLAY_Mrom_n0008_N134,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_17_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_601 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1224,
      I1 => N11166,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N134
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_600 : MUXF5
    port map (
      I0 => N1,
      I1 => N11167,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N133
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12251 : LUT4_L
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1225
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12241 : LUT4_L
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1224
    );
  COMP_DISPLAY_VV527_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_47_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_39_Q,
      LO => N12740
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69811_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12742
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_56 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N130,
      I1 => COMP_DISPLAY_Mrom_n0008_N131,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_18_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_599 : MUXF5
    port map (
      I0 => N11168,
      I1 => N11169,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N131
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_598 : MUXF5
    port map (
      I0 => N1,
      I1 => N11170,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N130
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12211 : LUT4_L
    generic map(
      INIT => X"0018"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1221
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12201 : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1220
    );
  COMP_DISPLAY_DISPLAY_n0341_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N970
    );
  COMP_DISPLAY_DISPLAY_n0341_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N970,
      O => COMP_DISPLAY_DISPLAY_n0341_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0341_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N970,
      O => COMP_DISPLAY_n0341(0)
    );
  COMP_DISPLAY_DISPLAY_n0341_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N971
    );
  COMP_DISPLAY_DISPLAY_n0341_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0341_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N971,
      O => COMP_DISPLAY_DISPLAY_n0341_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0341_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0341_0_cyo,
      LI => COMP_DISPLAY_N971,
      O => COMP_DISPLAY_n0341(1)
    );
  COMP_DISPLAY_DISPLAY_n0341_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      LO => COMP_DISPLAY_N972
    );
  COMP_DISPLAY_DISPLAY_n0341_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0341_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N972,
      O => COMP_DISPLAY_DISPLAY_n0341_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0341_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0341_1_cyo,
      LI => COMP_DISPLAY_N972,
      O => COMP_DISPLAY_n0341(2)
    );
  COMP_DISPLAY_DISPLAY_n0341_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_21_3,
      LO => COMP_DISPLAY_N973
    );
  COMP_DISPLAY_DISPLAY_n0341_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0341_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N973,
      O => COMP_DISPLAY_DISPLAY_n0341_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0341_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0341_2_cyo,
      LI => COMP_DISPLAY_N973,
      O => COMP_DISPLAY_n0341(3)
    );
  COMP_DISPLAY_DISPLAY_n0341_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_21_4,
      LO => COMP_DISPLAY_N974
    );
  COMP_DISPLAY_VTS183_SW0 : LUT4
    generic map(
      INIT => X"E437"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => N11662
    );
  COMP_DISPLAY_DISPLAY_n0341_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0341_3_cyo,
      LI => COMP_DISPLAY_N974,
      O => COMP_DISPLAY_n0341(4)
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51511_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(2),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N12744
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_55 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N127,
      I1 => COMP_DISPLAY_Mrom_n0008_N128,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_19_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_597 : MUXF5
    port map (
      I0 => N11171,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1217,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N128
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_596 : MUXF5
    port map (
      I0 => N11172,
      I1 => N11173,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N127
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12171 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1217
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12161 : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1216
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12151 : LUT2_L
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(2),
      I1 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1215
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12141 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1214
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_54 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N124,
      I1 => COMP_DISPLAY_Mrom_n0008_N125,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_20_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_595 : MUXF5
    port map (
      I0 => N11174,
      I1 => N11175,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N125
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_594 : MUXF5
    port map (
      I0 => N11176,
      I1 => N11177,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N124
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12131 : LUT3_L
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(3),
      I2 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1213
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12121 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1212
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12111 : LUT4_L
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1211
    );
  COMP_DISPLAY_VI599 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(2),
      I1 => COMP_DISPLAY_n0350(1),
      O => CHOICE3569
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_53 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N121,
      I1 => COMP_DISPLAY_Mrom_n0008_N122,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_21_Q
    );
  COMP_DISPLAY_DISPLAY_n0345_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N980
    );
  COMP_DISPLAY_DISPLAY_n0345_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N980,
      O => COMP_DISPLAY_DISPLAY_n0345_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0345_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N980,
      O => COMP_DISPLAY_n0345(0)
    );
  COMP_DISPLAY_DISPLAY_n0345_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N981
    );
  COMP_DISPLAY_DISPLAY_n0345_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0345_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N981,
      O => COMP_DISPLAY_DISPLAY_n0345_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0345_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0345_0_cyo,
      LI => COMP_DISPLAY_N981,
      O => COMP_DISPLAY_n0345(1)
    );
  COMP_DISPLAY_DISPLAY_n0345_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N982
    );
  COMP_DISPLAY_DISPLAY_n0345_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0345_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N982,
      O => COMP_DISPLAY_DISPLAY_n0345_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0345_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0345_1_cyo,
      LI => COMP_DISPLAY_N982,
      O => COMP_DISPLAY_n0345(2)
    );
  COMP_DISPLAY_DISPLAY_n0345_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_9_3,
      LO => COMP_DISPLAY_N983
    );
  COMP_DISPLAY_DISPLAY_n0345_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0345_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N983,
      O => COMP_DISPLAY_DISPLAY_n0345_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0345_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0345_2_cyo,
      LI => COMP_DISPLAY_N983,
      O => COMP_DISPLAY_n0345(3)
    );
  COMP_DISPLAY_DISPLAY_n0345_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_9_4,
      LO => COMP_DISPLAY_N984
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_593 : MUXF5
    port map (
      I0 => N11178,
      I1 => N11179,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N122
    );
  COMP_DISPLAY_DISPLAY_n0345_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0345_3_cyo,
      LI => COMP_DISPLAY_N984,
      O => COMP_DISPLAY_n0345(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_592 : MUXF5
    port map (
      I0 => N11180,
      I1 => N11181,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N121
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12091 : LUT4_L
    generic map(
      INIT => X"0021"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1209
    );
  COMP_DISPLAY_VVO247 : LUT4_L
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE2432,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => CHOICE2410,
      I3 => CHOICE2416,
      LO => CHOICE2433
    );
  COMP_CORE_CORE_n0084_3_lut : LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      I0 => COMP_CORE_XTIRS(4),
      I1 => COMP_CORE_XSCORE(3),
      I2 => COMP_CORE_XTIRS(3),
      I3 => COMP_CORE_N581,
      O => COMP_CORE_N83
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6172 : LUT4_L
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11162
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_52 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N118,
      I1 => COMP_DISPLAY_Mrom_n0008_N119,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_22_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_591 : MUXF5
    port map (
      I0 => N11182,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1205,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N119
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_590 : MUXF5
    port map (
      I0 => N11183,
      I1 => N11184,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N118
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12051 : LUT4_L
    generic map(
      INIT => X"0061"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1205
    );
  COMP_CORE_n0129212 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(6),
      I1 => COMP_CORE_COMP_RANDOM_X_REG(5),
      O => CHOICE1996
    );
  COMP_DISPLAY_VI916_SW0_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF61,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF6,
      LO => N12746
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29611_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(2),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12748
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_51 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N115,
      I1 => COMP_DISPLAY_Mrom_n0008_N116,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_23_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_589 : MUXF5
    port map (
      I0 => N11185,
      I1 => N11186,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N116
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_588 : MUXF5
    port map (
      I0 => N11187,
      I1 => N11188,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N115
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12011 : LUT4_L
    generic map(
      INIT => X"0043"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1201
    );
  COMP_DISPLAY_DISPLAY_n0343_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N990
    );
  COMP_DISPLAY_DISPLAY_n0343_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N990,
      O => COMP_DISPLAY_DISPLAY_n0343_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0343_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N990,
      O => COMP_DISPLAY_n0343(0)
    );
  COMP_DISPLAY_DISPLAY_n0343_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N991
    );
  COMP_DISPLAY_DISPLAY_n0343_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0343_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N991,
      O => COMP_DISPLAY_DISPLAY_n0343_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0343_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0343_0_cyo,
      LI => COMP_DISPLAY_N991,
      O => COMP_DISPLAY_n0343(1)
    );
  COMP_DISPLAY_DISPLAY_n0343_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N992
    );
  COMP_DISPLAY_DISPLAY_n0343_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0343_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N992,
      O => COMP_DISPLAY_DISPLAY_n0343_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0343_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0343_1_cyo,
      LI => COMP_DISPLAY_N992,
      O => COMP_DISPLAY_n0343(2)
    );
  COMP_DISPLAY_DISPLAY_n0343_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N993
    );
  COMP_DISPLAY_DISPLAY_n0343_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0343_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N993,
      O => COMP_DISPLAY_DISPLAY_n0343_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0343_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0343_2_cyo,
      LI => COMP_DISPLAY_N993,
      O => COMP_DISPLAY_n0343(3)
    );
  COMP_DISPLAY_DISPLAY_n0343_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N994
    );
  COMP_DISPLAY_VP34 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE2163,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => CHOICE2166,
      I3 => CHOICE2170,
      O => CHOICE2173
    );
  COMP_DISPLAY_DISPLAY_n0343_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0343_3_cyo,
      LI => COMP_DISPLAY_N994,
      O => COMP_DISPLAY_n0343(4)
    );
  COMP_DISPLAY_VI2760 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CHOICE3926,
      I1 => CHOICE3881,
      I2 => CHOICE3972,
      I3 => N11264,
      O => CHOICE3974
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11981 : LUT4_L
    generic map(
      INIT => X"BFE0"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1198
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_50 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N112,
      I1 => COMP_DISPLAY_Mrom_n0008_N113,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_24_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_587 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1196,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1197,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N113
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_586 : MUXF5
    port map (
      I0 => N11189,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1195,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N112
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11971 : LUT4_L
    generic map(
      INIT => X"0087"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1197
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11961 : LUT4_L
    generic map(
      INIT => X"8707"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1196
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11951 : LUT4_L
    generic map(
      INIT => X"90C0"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1195
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11941 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1194
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_49 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N109,
      I1 => COMP_DISPLAY_Mrom_n0008_N110,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_25_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_585 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1192,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1193,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N110
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_584 : MUXF5
    port map (
      I0 => N11190,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1191,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N109
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11931 : LUT4_L
    generic map(
      INIT => X"018F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1193
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11921 : LUT4_L
    generic map(
      INIT => X"8F98"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1192
    );
  COMP_DISPLAY_XNor_stagelut314 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_21_0,
      LO => COMP_DISPLAY_N1000
    );
  COMP_DISPLAY_XNor_stagecy_rn_313 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1000,
      O => COMP_DISPLAY_XNor_stage_cyo302
    );
  COMP_DISPLAY_XNor_stagelut315 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_21_1,
      LO => COMP_DISPLAY_N1001
    );
  COMP_DISPLAY_XNor_stagecy_rn_314 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo302,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1001,
      O => COMP_DISPLAY_XNor_stage_cyo303
    );
  COMP_DISPLAY_XNor_stagelut316 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_21_2,
      LO => COMP_DISPLAY_N1002
    );
  COMP_DISPLAY_XNor_stagecy_rn_315 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo303,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1002,
      O => COMP_DISPLAY_XNor_stage_cyo304
    );
  COMP_DISPLAY_XNor_stagelut317 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_21_3,
      LO => COMP_DISPLAY_N1003
    );
  COMP_DISPLAY_XNor_stagecy_rn_316 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo304,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1003,
      O => COMP_DISPLAY_XNor_stage_cyo305
    );
  COMP_DISPLAY_VTS233 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      LO => CHOICE2339
    );
  COMP_DISPLAY_XNor_stagecy_rn_317 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo305,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1004,
      O => COMP_DISPLAY_XNor_stage_cyo306
    );
  COMP_DISPLAY_XNor_stagelut319 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0289(5),
      LO => COMP_DISPLAY_N1005
    );
  COMP_DISPLAY_XNor_stagecy_rn_318 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo306,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1005,
      O => COMP_DISPLAY_XNor_stage_cyo307
    );
  COMP_DISPLAY_XNor_stagelut320 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0289(6),
      LO => COMP_DISPLAY_N1006
    );
  COMP_DISPLAY_XNor_stagecy_rn_319 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo307,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1006,
      O => COMP_DISPLAY_XNor_stage_cyo308
    );
  COMP_DISPLAY_XNor_stagelut321 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0289(7),
      LO => COMP_DISPLAY_N1007
    );
  COMP_DISPLAY_XNor_stagecy_rn_320 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo308,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1007,
      O => COMP_DISPLAY_XNor_stage_cyo309
    );
  COMP_DISPLAY_XNor_stagelut322 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0289(8),
      LO => COMP_DISPLAY_N1008
    );
  COMP_DISPLAY_XNor_stagecy_rn_321 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo309,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1008,
      O => COMP_DISPLAY_XNor_stage_cyo310
    );
  COMP_DISPLAY_XNor_stagelut323 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0289(9),
      LO => COMP_DISPLAY_N1009
    );
  COMP_DISPLAY_XNor_stagecy_rn_322 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo310,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1009,
      O => COMP_DISPLAY_XNor_stage_cyo311
    );
  COMP_DISPLAY_DISPLAY_n0340_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1011
    );
  COMP_DISPLAY_DISPLAY_n0340_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N1011,
      O => COMP_DISPLAY_DISPLAY_n0340_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0340_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1011,
      O => COMP_DISPLAY_n0340(0)
    );
  COMP_DISPLAY_DISPLAY_n0340_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1012
    );
  COMP_DISPLAY_DISPLAY_n0340_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0340_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N1012,
      O => COMP_DISPLAY_DISPLAY_n0340_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0340_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0340_0_cyo,
      LI => COMP_DISPLAY_N1012,
      O => COMP_DISPLAY_n0340(1)
    );
  COMP_DISPLAY_DISPLAY_n0340_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N1013
    );
  COMP_DISPLAY_DISPLAY_n0340_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0340_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1013,
      O => COMP_DISPLAY_DISPLAY_n0340_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0340_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0340_1_cyo,
      LI => COMP_DISPLAY_N1013,
      O => COMP_DISPLAY_n0340(2)
    );
  COMP_DISPLAY_DISPLAY_n0340_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_7_3,
      LO => COMP_DISPLAY_N1014
    );
  COMP_DISPLAY_DISPLAY_n0340_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0340_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1014,
      O => COMP_DISPLAY_DISPLAY_n0340_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0340_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0340_2_cyo,
      LI => COMP_DISPLAY_N1014,
      O => COMP_DISPLAY_n0340(3)
    );
  COMP_DISPLAY_DISPLAY_n0340_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_7_4,
      LO => COMP_DISPLAY_N1015
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11911 : LUT3_L
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1191
    );
  COMP_DISPLAY_DISPLAY_n0340_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0340_3_cyo,
      LI => COMP_DISPLAY_N1015,
      O => COMP_DISPLAY_n0340(4)
    );
  COMP_DISPLAY_VTB668 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => CHOICE2947,
      I1 => CHOICE2934,
      I2 => CHOICE2942,
      O => CHOICE2948
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_48 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N106,
      I1 => COMP_DISPLAY_Mrom_n0008_N107,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_26_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_583 : MUXF5
    port map (
      I0 => N11191,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1236,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N107
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_582 : MUXF5
    port map (
      I0 => N11192,
      I1 => N11193,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N106
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48511_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(1),
      I1 => COMP_DISPLAY_n0348(2),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12750
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11881 : LUT4_L
    generic map(
      INIT => X"0FDF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1188
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11871 : LUT4_L
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1187
    );
  COMP_DISPLAY_VI133 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF56,
      I2 => CHOICE3479,
      O => CHOICE3480
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_47 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N103,
      I1 => COMP_DISPLAY_Mrom_n0008_N104,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_27_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_581 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1184,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1185,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N104
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_580 : MUXF5
    port map (
      I0 => N11194,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1183,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N103
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11851 : LUT4_L
    generic map(
      INIT => X"063F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1185
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11841 : LUT4_L
    generic map(
      INIT => X"1FDE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1184
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11831 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1183
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(2),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(0),
      LO => N12752
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_46 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N100,
      I1 => COMP_DISPLAY_Mrom_n0008_N101,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_28_Q
    );
  COMP_DISPLAY_DISPLAY_n0338_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      LO => COMP_DISPLAY_N1021
    );
  COMP_DISPLAY_DISPLAY_n0338_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N1021,
      O => COMP_DISPLAY_DISPLAY_n0338_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0338_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1021,
      O => COMP_DISPLAY_n0338(0)
    );
  COMP_DISPLAY_DISPLAY_n0338_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      LO => COMP_DISPLAY_N1022
    );
  COMP_DISPLAY_DISPLAY_n0338_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0338_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N1022,
      O => COMP_DISPLAY_DISPLAY_n0338_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0338_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0338_0_cyo,
      LI => COMP_DISPLAY_N1022,
      O => COMP_DISPLAY_n0338(1)
    );
  COMP_DISPLAY_DISPLAY_n0338_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      LO => COMP_DISPLAY_N1023
    );
  COMP_DISPLAY_DISPLAY_n0338_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0338_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N1023,
      O => COMP_DISPLAY_DISPLAY_n0338_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0338_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0338_1_cyo,
      LI => COMP_DISPLAY_N1023,
      O => COMP_DISPLAY_n0338(2)
    );
  COMP_DISPLAY_DISPLAY_n0338_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N1024
    );
  COMP_DISPLAY_DISPLAY_n0338_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0338_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N1024,
      O => COMP_DISPLAY_DISPLAY_n0338_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0338_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0338_2_cyo,
      LI => COMP_DISPLAY_N1024,
      O => COMP_DISPLAY_n0338(3)
    );
  COMP_DISPLAY_DISPLAY_n0338_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      I1 => COMP_CORE_IMPACTS_Y_21_4,
      LO => COMP_DISPLAY_N1025
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_579 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1180,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1181,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N101
    );
  COMP_DISPLAY_DISPLAY_n0338_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0338_3_cyo,
      LI => COMP_DISPLAY_N1025,
      O => COMP_DISPLAY_n0338(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_578 : MUXF5
    port map (
      I0 => N11195,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1179,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N100
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11811 : LUT4_L
    generic map(
      INIT => X"044F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1181
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11801 : LUT4_L
    generic map(
      INIT => X"1FDF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1180
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11791 : LUT4_L
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1179
    );
  COMP_DISPLAY_VI604 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3569,
      I1 => COMP_DISPLAY_n0350(0),
      I2 => COMP_DISPLAY_n0184_2_Q,
      I3 => COMP_DISPLAY_n0184_1_Q,
      LO => CHOICE3570
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_45 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N97,
      I1 => COMP_DISPLAY_Mrom_n0008_N98,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_29_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_577 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1176,
      I1 => N11196,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N98
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_576 : MUXF5
    port map (
      I0 => N11197,
      I1 => N11198,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N97
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11771 : LUT4_L
    generic map(
      INIT => X"0487"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1177
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11761 : LUT4_L
    generic map(
      INIT => X"1FE0"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1176
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_341 : LUT4_L
    generic map(
      INIT => X"3D0F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_34
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35211_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(2),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12754
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_44 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N94,
      I1 => COMP_DISPLAY_Mrom_n0008_N95,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_30_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_575 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1172,
      I1 => N11199,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N95
    );
  COMP_DISPLAY_XNor_stagelut324 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_7_0,
      LO => COMP_DISPLAY_N1031
    );
  COMP_DISPLAY_XNor_stagecy_rn_323 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1031,
      O => COMP_DISPLAY_XNor_stage_cyo312
    );
  COMP_DISPLAY_XNor_stagelut325 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_7_1,
      LO => COMP_DISPLAY_N1032
    );
  COMP_DISPLAY_XNor_stagecy_rn_324 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo312,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1032,
      O => COMP_DISPLAY_XNor_stage_cyo313
    );
  COMP_DISPLAY_XNor_stagelut326 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_7_2,
      LO => COMP_DISPLAY_N1033
    );
  COMP_DISPLAY_XNor_stagecy_rn_325 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo313,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1033,
      O => COMP_DISPLAY_XNor_stage_cyo314
    );
  COMP_DISPLAY_XNor_stagelut327 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_7_3,
      LO => COMP_DISPLAY_N1034
    );
  COMP_DISPLAY_XNor_stagecy_rn_326 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo314,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1034,
      O => COMP_DISPLAY_XNor_stage_cyo315
    );
  COMP_DISPLAY_XNor_stagelut217 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_9_4,
      LO => COMP_DISPLAY_N555
    );
  COMP_DISPLAY_XNor_stagecy_rn_327 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo315,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1035,
      O => COMP_DISPLAY_XNor_stage_cyo316
    );
  COMP_DISPLAY_XNor_stagelut218 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_9_4,
      I2 => COMP_CORE_IMPACTS_Y_9_5,
      LO => COMP_DISPLAY_N556
    );
  COMP_DISPLAY_XNor_stagecy_rn_328 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo316,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1036,
      O => COMP_DISPLAY_XNor_stage_cyo317
    );
  COMP_DISPLAY_XNor_stagelut219 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_6,
      I1 => COMP_CORE_IMPACTS_Y_9_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_9_4,
      LO => COMP_DISPLAY_N557
    );
  COMP_DISPLAY_XNor_stagecy_rn_329 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo317,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1037,
      O => COMP_DISPLAY_XNor_stage_cyo318
    );
  COMP_DISPLAY_XNor_stagelut331 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1134_25(7),
      LO => COMP_DISPLAY_N1038
    );
  COMP_DISPLAY_XNor_stagecy_rn_330 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo318,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1038,
      O => COMP_DISPLAY_XNor_stage_cyo319
    );
  COMP_DISPLAY_XNor_stagelut332 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1134_25(8),
      LO => COMP_DISPLAY_N1039
    );
  COMP_DISPLAY_XNor_stagecy_rn_331 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo319,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1039,
      O => COMP_DISPLAY_XNor_stage_cyo320
    );
  COMP_DISPLAY_norlut13_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1040
    );
  COMP_DISPLAY_XNor_stagelut333 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_21_0,
      LO => COMP_DISPLAY_N1041
    );
  COMP_DISPLAY_XNor_stagecy_rn_332 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1041,
      O => COMP_DISPLAY_XNor_stage_cyo321
    );
  COMP_DISPLAY_XNor_stagelut334 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_21_1,
      LO => COMP_DISPLAY_N1042
    );
  COMP_DISPLAY_XNor_stagecy_rn_333 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo321,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1042,
      O => COMP_DISPLAY_XNor_stage_cyo322
    );
  COMP_DISPLAY_XNor_stagelut335 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_21_2,
      LO => COMP_DISPLAY_N1043
    );
  COMP_DISPLAY_XNor_stagecy_rn_334 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo322,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1043,
      O => COMP_DISPLAY_XNor_stage_cyo323
    );
  COMP_DISPLAY_XNor_stagelut336 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_21_3,
      LO => COMP_DISPLAY_N1044
    );
  COMP_DISPLAY_XNor_stagecy_rn_335 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo323,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1044,
      O => COMP_DISPLAY_XNor_stage_cyo324
    );
  COMP_DISPLAY_XNor_stagelut337 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0288(4),
      LO => COMP_DISPLAY_N1045
    );
  COMP_DISPLAY_XNor_stagecy_rn_336 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo324,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1045,
      O => COMP_DISPLAY_XNor_stage_cyo325
    );
  COMP_DISPLAY_XNor_stagelut338 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0288(5),
      LO => COMP_DISPLAY_N1046
    );
  COMP_DISPLAY_XNor_stagecy_rn_337 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo325,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1046,
      O => COMP_DISPLAY_XNor_stage_cyo326
    );
  COMP_DISPLAY_XNor_stagelut339 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0288(6),
      LO => COMP_DISPLAY_N1047
    );
  COMP_DISPLAY_XNor_stagecy_rn_338 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo326,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1047,
      O => COMP_DISPLAY_XNor_stage_cyo327
    );
  COMP_DISPLAY_XNor_stagelut340 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0288(7),
      LO => COMP_DISPLAY_N1048
    );
  COMP_DISPLAY_XNor_stagecy_rn_339 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo327,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1048,
      O => COMP_DISPLAY_XNor_stage_cyo328
    );
  COMP_DISPLAY_XNor_stagelut341 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0288(8),
      LO => COMP_DISPLAY_N1049
    );
  COMP_DISPLAY_XNor_stagecy_rn_340 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo328,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1049,
      O => COMP_DISPLAY_XNor_stage_cyo329
    );
  COMP_DISPLAY_XNor_stagelut342 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0288(9),
      LO => COMP_DISPLAY_N1050
    );
  COMP_DISPLAY_XNor_stagelut343 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_7_0,
      LO => COMP_DISPLAY_N1051
    );
  COMP_DISPLAY_XNor_stagecy_rn_342 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1051,
      O => COMP_DISPLAY_XNor_stage_cyo330
    );
  COMP_DISPLAY_XNor_stagelut344 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_7_1,
      LO => COMP_DISPLAY_N1052
    );
  COMP_DISPLAY_XNor_stagecy_rn_343 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo330,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1052,
      O => COMP_DISPLAY_XNor_stage_cyo331
    );
  COMP_DISPLAY_XNor_stagelut345 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_7_2,
      LO => COMP_DISPLAY_N1053
    );
  COMP_DISPLAY_XNor_stagecy_rn_344 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo331,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1053,
      O => COMP_DISPLAY_XNor_stage_cyo332
    );
  COMP_DISPLAY_XNor_stagelut346 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_7_3,
      LO => COMP_DISPLAY_N1054
    );
  COMP_DISPLAY_XNor_stagecy_rn_345 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo332,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1054,
      O => COMP_DISPLAY_XNor_stage_cyo333
    );
  COMP_DISPLAY_XNor_stagelut207 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_9_4,
      LO => COMP_DISPLAY_N544
    );
  COMP_DISPLAY_XNor_stagecy_rn_346 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo333,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1055,
      O => COMP_DISPLAY_XNor_stage_cyo334
    );
  COMP_DISPLAY_Ker1501 : LUT2_D
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      LO => N13022,
      O => COMP_DISPLAY_N150
    );
  COMP_DISPLAY_XNor_stagecy_rn_347 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo334,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1056,
      O => COMP_DISPLAY_XNor_stage_cyo335
    );
  COMP_DISPLAY_XNor_stagelut891 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_18_4,
      I2 => COMP_CORE_IMPACTS_Y_18_5,
      LO => COMP_DISPLAY_N1809
    );
  COMP_DISPLAY_XNor_stagecy_rn_348 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo335,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1057,
      O => COMP_DISPLAY_XNor_stage_cyo336
    );
  COMP_DISPLAY_XNor_stagelut350 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1135(7),
      LO => COMP_DISPLAY_N1058
    );
  COMP_DISPLAY_XNor_stagecy_rn_349 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo336,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1058,
      O => COMP_DISPLAY_XNor_stage_cyo337
    );
  COMP_DISPLAY_XNor_stagelut351 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1135(8),
      LO => COMP_DISPLAY_N1059
    );
  COMP_DISPLAY_XNor_stagecy_rn_350 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo337,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1059,
      O => COMP_DISPLAY_XNor_stage_cyo338
    );
  COMP_DISPLAY_norlut14_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1060
    );
  COMP_DISPLAY_norcy_rn_13 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo338,
      DI => N1,
      S => COMP_DISPLAY_N1060,
      O => COMP_DISPLAY_nor_cyo6
    );
  COMP_DISPLAY_XNor_stagelut352 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_8_0,
      LO => COMP_DISPLAY_N1062
    );
  COMP_DISPLAY_XNor_stagecy_rn_351 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1062,
      O => COMP_DISPLAY_XNor_stage_cyo339
    );
  COMP_DISPLAY_XNor_stagelut353 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_8_1,
      LO => COMP_DISPLAY_N1063
    );
  COMP_DISPLAY_XNor_stagecy_rn_352 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo339,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1063,
      O => COMP_DISPLAY_XNor_stage_cyo340
    );
  COMP_DISPLAY_XNor_stagelut354 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_8_2,
      LO => COMP_DISPLAY_N1064
    );
  COMP_DISPLAY_XNor_stagecy_rn_353 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo340,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1064,
      O => COMP_DISPLAY_XNor_stage_cyo341
    );
  COMP_DISPLAY_XNor_stagelut355 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_8_3,
      LO => COMP_DISPLAY_N1065
    );
  COMP_DISPLAY_XNor_stagecy_rn_354 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo341,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1065,
      O => COMP_DISPLAY_XNor_stage_cyo342
    );
  COMP_DISPLAY_VTB703 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_N16210,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => CHOICE2957
    );
  COMP_DISPLAY_XNor_stagecy_rn_355 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo342,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1066,
      O => COMP_DISPLAY_XNor_stage_cyo343
    );
  COMP_DISPLAY_XNor_stagelut892 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_18_6,
      I2 => COMP_CORE_IMPACTS_Y_18_4,
      I3 => COMP_CORE_IMPACTS_Y_18_5,
      LO => COMP_DISPLAY_N1810
    );
  COMP_DISPLAY_XNor_stagecy_rn_356 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo343,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1067,
      O => COMP_DISPLAY_XNor_stage_cyo344
    );
  COMP_DISPLAY_XNor_stagelut547 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_2_4,
      I2 => COMP_CORE_IMPACTS_Y_2_5,
      LO => COMP_DISPLAY_N1277
    );
  COMP_DISPLAY_XNor_stagecy_rn_357 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo344,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1068,
      O => COMP_DISPLAY_XNor_stage_cyo345
    );
  COMP_DISPLAY_XNor_stagelut359 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1133_37(7),
      LO => COMP_DISPLAY_N1069
    );
  COMP_DISPLAY_XNor_stagecy_rn_358 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo345,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1069,
      O => COMP_DISPLAY_XNor_stage_cyo346
    );
  COMP_DISPLAY_XNor_stagelut360 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1133_37(8),
      LO => COMP_DISPLAY_N1070
    );
  COMP_DISPLAY_XNor_stagecy_rn_359 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo346,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1070,
      O => COMP_DISPLAY_XNor_stage_cyo347
    );
  COMP_DISPLAY_norlut15_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1071
    );
  COMP_DISPLAY_norcy_rn_14 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo347,
      DI => N1,
      S => COMP_DISPLAY_N1071,
      O => COMP_DISPLAY_nor_cyo7
    );
  COMP_DISPLAY_XNor_stagelut361 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_7_0,
      LO => COMP_DISPLAY_N1073
    );
  COMP_DISPLAY_XNor_stagecy_rn_360 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1073,
      O => COMP_DISPLAY_XNor_stage_cyo348
    );
  COMP_DISPLAY_XNor_stagelut362 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_7_1,
      LO => COMP_DISPLAY_N1074
    );
  COMP_DISPLAY_XNor_stagecy_rn_361 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo348,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1074,
      O => COMP_DISPLAY_XNor_stage_cyo349
    );
  COMP_DISPLAY_XNor_stagelut363 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_7_2,
      LO => COMP_DISPLAY_N1075
    );
  COMP_DISPLAY_XNor_stagecy_rn_362 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo349,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1075,
      O => COMP_DISPLAY_XNor_stage_cyo350
    );
  COMP_DISPLAY_XNor_stagelut364 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_7_3,
      LO => COMP_DISPLAY_N1076
    );
  COMP_DISPLAY_XNor_stagecy_rn_363 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo350,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1076,
      O => COMP_DISPLAY_XNor_stage_cyo351
    );
  COMP_DISPLAY_XNor_stagelut347 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_7_4,
      LO => COMP_DISPLAY_N1055
    );
  COMP_DISPLAY_XNor_stagecy_rn_364 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo351,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1077,
      O => COMP_DISPLAY_XNor_stage_cyo352
    );
  COMP_DISPLAY_XNor_stagelut366 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0287(5),
      LO => COMP_DISPLAY_N1078
    );
  COMP_DISPLAY_XNor_stagecy_rn_365 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo352,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1078,
      O => COMP_DISPLAY_XNor_stage_cyo353
    );
  COMP_DISPLAY_XNor_stagelut367 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0287(6),
      LO => COMP_DISPLAY_N1079
    );
  COMP_DISPLAY_XNor_stagecy_rn_366 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo353,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1079,
      O => COMP_DISPLAY_XNor_stage_cyo354
    );
  COMP_DISPLAY_XNor_stagelut368 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0287(7),
      LO => COMP_DISPLAY_N1080
    );
  COMP_DISPLAY_XNor_stagecy_rn_367 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo354,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1080,
      O => COMP_DISPLAY_XNor_stage_cyo355
    );
  COMP_DISPLAY_XNor_stagelut369 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0287(8),
      LO => COMP_DISPLAY_N1081
    );
  COMP_DISPLAY_XNor_stagecy_rn_368 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo355,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1081,
      O => COMP_DISPLAY_XNor_stage_cyo356
    );
  COMP_DISPLAY_XNor_stagelut370 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0287(9),
      LO => COMP_DISPLAY_N1082
    );
  COMP_DISPLAY_XNor_stagecy_rn_369 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo356,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1082,
      O => COMP_DISPLAY_XNor_stage_cyo357
    );
  COMP_DISPLAY_XNor_stagelut371 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_7_0,
      LO => COMP_DISPLAY_N1084
    );
  COMP_DISPLAY_XNor_stagecy_rn_370 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1084,
      O => COMP_DISPLAY_XNor_stage_cyo358
    );
  COMP_DISPLAY_XNor_stagelut372 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_7_1,
      LO => COMP_DISPLAY_N1085
    );
  COMP_DISPLAY_XNor_stagecy_rn_371 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo358,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1085,
      O => COMP_DISPLAY_XNor_stage_cyo359
    );
  COMP_DISPLAY_XNor_stagelut373 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_7_2,
      LO => COMP_DISPLAY_N1086
    );
  COMP_DISPLAY_XNor_stagecy_rn_372 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo359,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1086,
      O => COMP_DISPLAY_XNor_stage_cyo360
    );
  COMP_DISPLAY_XNor_stagelut374 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_7_3,
      LO => COMP_DISPLAY_N1087
    );
  COMP_DISPLAY_XNor_stagecy_rn_373 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo360,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1087,
      O => COMP_DISPLAY_XNor_stage_cyo361
    );
  COMP_DISPLAY_XNor_stagelut375 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0286(4),
      LO => COMP_DISPLAY_N1088
    );
  COMP_DISPLAY_XNor_stagecy_rn_374 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo361,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1088,
      O => COMP_DISPLAY_XNor_stage_cyo362
    );
  COMP_DISPLAY_XNor_stagelut376 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0286(5),
      LO => COMP_DISPLAY_N1089
    );
  COMP_DISPLAY_XNor_stagecy_rn_375 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo362,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1089,
      O => COMP_DISPLAY_XNor_stage_cyo363
    );
  COMP_DISPLAY_XNor_stagelut377 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0286(6),
      LO => COMP_DISPLAY_N1090
    );
  COMP_DISPLAY_XNor_stagecy_rn_376 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo363,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1090,
      O => COMP_DISPLAY_XNor_stage_cyo364
    );
  COMP_DISPLAY_XNor_stagelut378 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0286(7),
      LO => COMP_DISPLAY_N1091
    );
  COMP_DISPLAY_XNor_stagecy_rn_377 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo364,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1091,
      O => COMP_DISPLAY_XNor_stage_cyo365
    );
  COMP_DISPLAY_XNor_stagelut379 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0286(8),
      LO => COMP_DISPLAY_N1092
    );
  COMP_DISPLAY_XNor_stagecy_rn_378 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo365,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1092,
      O => COMP_DISPLAY_XNor_stage_cyo366
    );
  COMP_DISPLAY_XNor_stagelut380 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0286(9),
      LO => COMP_DISPLAY_N1093
    );
  COMP_DISPLAY_XNor_stagelut381 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_8_0,
      LO => COMP_DISPLAY_N1094
    );
  COMP_DISPLAY_XNor_stagecy_rn_380 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1094,
      O => COMP_DISPLAY_XNor_stage_cyo367
    );
  COMP_DISPLAY_XNor_stagelut382 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_8_1,
      LO => COMP_DISPLAY_N1095
    );
  COMP_DISPLAY_XNor_stagecy_rn_381 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo367,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1095,
      O => COMP_DISPLAY_XNor_stage_cyo368
    );
  COMP_DISPLAY_XNor_stagelut383 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_8_2,
      LO => COMP_DISPLAY_N1096
    );
  COMP_DISPLAY_XNor_stagecy_rn_382 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo368,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1096,
      O => COMP_DISPLAY_XNor_stage_cyo369
    );
  COMP_DISPLAY_XNor_stagelut384 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_8_3,
      LO => COMP_DISPLAY_N1097
    );
  COMP_DISPLAY_XNor_stagecy_rn_383 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo369,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1097,
      O => COMP_DISPLAY_XNor_stage_cyo370
    );
  COMP_DISPLAY_XNor_stagelut385 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0284(4),
      LO => COMP_DISPLAY_N1098
    );
  COMP_DISPLAY_XNor_stagecy_rn_384 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo370,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1098,
      O => COMP_DISPLAY_XNor_stage_cyo371
    );
  COMP_DISPLAY_XNor_stagelut386 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0284(5),
      LO => COMP_DISPLAY_N1099
    );
  COMP_DISPLAY_XNor_stagecy_rn_385 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo371,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1099,
      O => COMP_DISPLAY_XNor_stage_cyo372
    );
  COMP_DISPLAY_XNor_stagelut387 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0284(6),
      LO => COMP_DISPLAY_N1100
    );
  COMP_DISPLAY_XNor_stagecy_rn_386 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo372,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1100,
      O => COMP_DISPLAY_XNor_stage_cyo373
    );
  COMP_DISPLAY_XNor_stagelut388 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0284(7),
      LO => COMP_DISPLAY_N1101
    );
  COMP_DISPLAY_XNor_stagecy_rn_387 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo373,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1101,
      O => COMP_DISPLAY_XNor_stage_cyo374
    );
  COMP_DISPLAY_XNor_stagelut389 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0284(8),
      LO => COMP_DISPLAY_N1102
    );
  COMP_DISPLAY_XNor_stagecy_rn_388 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo374,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1102,
      O => COMP_DISPLAY_XNor_stage_cyo375
    );
  COMP_DISPLAY_XNor_stagelut390 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0284(9),
      LO => COMP_DISPLAY_N1103
    );
  COMP_DISPLAY_XNor_stagelut391 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_8_0,
      LO => COMP_DISPLAY_N1104
    );
  COMP_DISPLAY_XNor_stagecy_rn_390 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1104,
      O => COMP_DISPLAY_XNor_stage_cyo376
    );
  COMP_DISPLAY_XNor_stagelut392 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_8_1,
      LO => COMP_DISPLAY_N1105
    );
  COMP_DISPLAY_XNor_stagecy_rn_391 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo376,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1105,
      O => COMP_DISPLAY_XNor_stage_cyo377
    );
  COMP_DISPLAY_XNor_stagelut393 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_8_2,
      LO => COMP_DISPLAY_N1106
    );
  COMP_DISPLAY_XNor_stagecy_rn_392 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo377,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1106,
      O => COMP_DISPLAY_XNor_stage_cyo378
    );
  COMP_DISPLAY_XNor_stagelut394 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_8_3,
      LO => COMP_DISPLAY_N1107
    );
  COMP_DISPLAY_XNor_stagecy_rn_393 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo378,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1107,
      O => COMP_DISPLAY_XNor_stage_cyo379
    );
  COMP_DISPLAY_XNor_stagelut318 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_21_4,
      LO => COMP_DISPLAY_N1004
    );
  COMP_DISPLAY_XNor_stagecy_rn_394 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo379,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1108,
      O => COMP_DISPLAY_XNor_stage_cyo380
    );
  COMP_DISPLAY_XNor_stagelut131 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_SOURIS_X(5),
      LO => COMP_DISPLAY_N453
    );
  COMP_DISPLAY_XNor_stagecy_rn_395 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo380,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1109,
      O => COMP_DISPLAY_XNor_stage_cyo381
    );
  COMP_DISPLAY_XNor_stagelut132 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_SOURIS_X(5),
      I2 => COMP_SOURIS_X(6),
      LO => COMP_DISPLAY_N454
    );
  COMP_DISPLAY_XNor_stagecy_rn_396 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo381,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1110,
      O => COMP_DISPLAY_XNor_stage_cyo382
    );
  COMP_DISPLAY_XNor_stagelut398 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1132_10(7),
      LO => COMP_DISPLAY_N1111
    );
  COMP_DISPLAY_XNor_stagecy_rn_397 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo382,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1111,
      O => COMP_DISPLAY_XNor_stage_cyo383
    );
  COMP_DISPLAY_XNor_stagelut399 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1132_10(8),
      LO => COMP_DISPLAY_N1112
    );
  COMP_DISPLAY_XNor_stagecy_rn_398 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo383,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1112,
      O => COMP_DISPLAY_XNor_stage_cyo384
    );
  COMP_DISPLAY_norlut16_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1113
    );
  COMP_DISPLAY_XNor_stagelut400 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_8_0,
      LO => COMP_DISPLAY_N1114
    );
  COMP_DISPLAY_XNor_stagecy_rn_399 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1114,
      O => COMP_DISPLAY_XNor_stage_cyo385
    );
  COMP_DISPLAY_XNor_stagelut401 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_8_1,
      LO => COMP_DISPLAY_N1115
    );
  COMP_DISPLAY_XNor_stagecy_rn_400 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo385,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1115,
      O => COMP_DISPLAY_XNor_stage_cyo386
    );
  COMP_DISPLAY_XNor_stagelut402 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_8_2,
      LO => COMP_DISPLAY_N1116
    );
  COMP_DISPLAY_XNor_stagecy_rn_401 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo386,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1116,
      O => COMP_DISPLAY_XNor_stage_cyo387
    );
  COMP_DISPLAY_XNor_stagelut403 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_8_3,
      LO => COMP_DISPLAY_N1117
    );
  COMP_DISPLAY_XNor_stagecy_rn_402 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo387,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1117,
      O => COMP_DISPLAY_XNor_stage_cyo388
    );
  COMP_DISPLAY_XNor_stagelut356 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_8_4,
      LO => COMP_DISPLAY_N1066
    );
  COMP_DISPLAY_XNor_stagecy_rn_403 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo388,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1118,
      O => COMP_DISPLAY_XNor_stage_cyo389
    );
  COMP_DISPLAY_XNor_stagelut405 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0285(5),
      LO => COMP_DISPLAY_N1119
    );
  COMP_DISPLAY_XNor_stagecy_rn_404 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo389,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1119,
      O => COMP_DISPLAY_XNor_stage_cyo390
    );
  COMP_DISPLAY_XNor_stagelut406 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0285(6),
      LO => COMP_DISPLAY_N1120
    );
  COMP_DISPLAY_XNor_stagecy_rn_405 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo390,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1120,
      O => COMP_DISPLAY_XNor_stage_cyo391
    );
  COMP_DISPLAY_XNor_stagelut407 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0285(7),
      LO => COMP_DISPLAY_N1121
    );
  COMP_DISPLAY_XNor_stagecy_rn_406 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo391,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1121,
      O => COMP_DISPLAY_XNor_stage_cyo392
    );
  COMP_DISPLAY_XNor_stagelut408 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0285(8),
      LO => COMP_DISPLAY_N1122
    );
  COMP_DISPLAY_XNor_stagecy_rn_407 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo392,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1122,
      O => COMP_DISPLAY_XNor_stage_cyo393
    );
  COMP_DISPLAY_XNor_stagelut409 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0285(9),
      LO => COMP_DISPLAY_N1123
    );
  COMP_DISPLAY_XNor_stagecy_rn_408 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo393,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1123,
      O => COMP_DISPLAY_XNor_stage_cyo394
    );
  COMP_DISPLAY_XNor_stagelut410 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_20_0,
      LO => COMP_DISPLAY_N1125
    );
  COMP_DISPLAY_XNor_stagecy_rn_409 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1125,
      O => COMP_DISPLAY_XNor_stage_cyo395
    );
  COMP_DISPLAY_XNor_stagelut411 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_20_1,
      LO => COMP_DISPLAY_N1126
    );
  COMP_DISPLAY_XNor_stagecy_rn_410 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo395,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1126,
      O => COMP_DISPLAY_XNor_stage_cyo396
    );
  COMP_DISPLAY_XNor_stagelut412 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_20_2,
      LO => COMP_DISPLAY_N1127
    );
  COMP_DISPLAY_XNor_stagecy_rn_411 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo396,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1127,
      O => COMP_DISPLAY_XNor_stage_cyo397
    );
  COMP_DISPLAY_XNor_stagelut413 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_20_3,
      LO => COMP_DISPLAY_N1128
    );
  COMP_DISPLAY_XNor_stagecy_rn_412 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo397,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1128,
      O => COMP_DISPLAY_XNor_stage_cyo398
    );
  COMP_DISPLAY_XNor_stagelut404 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_8_4,
      LO => COMP_DISPLAY_N1118
    );
  COMP_DISPLAY_XNor_stagecy_rn_413 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo398,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1129,
      O => COMP_DISPLAY_XNor_stage_cyo399
    );
  COMP_DISPLAY_XNor_stagelut415 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0283(5),
      LO => COMP_DISPLAY_N1130
    );
  COMP_DISPLAY_XNor_stagecy_rn_414 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo399,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1130,
      O => COMP_DISPLAY_XNor_stage_cyo400
    );
  COMP_DISPLAY_XNor_stagelut416 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0283(6),
      LO => COMP_DISPLAY_N1131
    );
  COMP_DISPLAY_XNor_stagecy_rn_415 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo400,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1131,
      O => COMP_DISPLAY_XNor_stage_cyo401
    );
  COMP_DISPLAY_XNor_stagelut417 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0283(7),
      LO => COMP_DISPLAY_N1132
    );
  COMP_DISPLAY_XNor_stagecy_rn_416 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo401,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1132,
      O => COMP_DISPLAY_XNor_stage_cyo402
    );
  COMP_DISPLAY_XNor_stagelut418 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0283(8),
      LO => COMP_DISPLAY_N1133
    );
  COMP_DISPLAY_XNor_stagecy_rn_417 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo402,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1133,
      O => COMP_DISPLAY_XNor_stage_cyo403
    );
  COMP_DISPLAY_XNor_stagelut419 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0283(9),
      LO => COMP_DISPLAY_N1134
    );
  COMP_DISPLAY_XNor_stagecy_rn_418 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo403,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1134,
      O => COMP_DISPLAY_XNor_stage_cyo404
    );
  COMP_DISPLAY_XNor_stagelut420 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_20_0,
      LO => COMP_DISPLAY_N1136
    );
  COMP_DISPLAY_XNor_stagecy_rn_419 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1136,
      O => COMP_DISPLAY_XNor_stage_cyo405
    );
  COMP_DISPLAY_XNor_stagelut421 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_20_1,
      LO => COMP_DISPLAY_N1137
    );
  COMP_DISPLAY_XNor_stagecy_rn_420 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo405,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1137,
      O => COMP_DISPLAY_XNor_stage_cyo406
    );
  COMP_DISPLAY_XNor_stagelut422 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_20_2,
      LO => COMP_DISPLAY_N1138
    );
  COMP_DISPLAY_XNor_stagecy_rn_421 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo406,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1138,
      O => COMP_DISPLAY_XNor_stage_cyo407
    );
  COMP_DISPLAY_XNor_stagelut423 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_20_3,
      LO => COMP_DISPLAY_N1139
    );
  COMP_DISPLAY_XNor_stagecy_rn_422 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo407,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1139,
      O => COMP_DISPLAY_XNor_stage_cyo408
    );
  COMP_DISPLAY_XNor_stagelut414 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_20_4,
      LO => COMP_DISPLAY_N1129
    );
  COMP_DISPLAY_XNor_stagecy_rn_423 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo408,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1140,
      O => COMP_DISPLAY_XNor_stage_cyo409
    );
  COMP_DISPLAY_XNor_stagelut357 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_8_4,
      I2 => COMP_CORE_IMPACTS_Y_8_5,
      LO => COMP_DISPLAY_N1067
    );
  COMP_DISPLAY_XNor_stagecy_rn_424 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo409,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1141,
      O => COMP_DISPLAY_XNor_stage_cyo410
    );
  COMP_DISPLAY_XNor_stagelut358 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_8_6,
      I2 => COMP_CORE_IMPACTS_Y_8_4,
      I3 => COMP_CORE_IMPACTS_Y_8_5,
      LO => COMP_DISPLAY_N1068
    );
  COMP_DISPLAY_XNor_stagecy_rn_425 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo410,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1142,
      O => COMP_DISPLAY_XNor_stage_cyo411
    );
  COMP_DISPLAY_XNor_stagelut427 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1131_11(7),
      LO => COMP_DISPLAY_N1143
    );
  COMP_DISPLAY_XNor_stagecy_rn_426 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo411,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1143,
      O => COMP_DISPLAY_XNor_stage_cyo412
    );
  COMP_DISPLAY_XNor_stagelut428 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1131_11(8),
      LO => COMP_DISPLAY_N1144
    );
  COMP_DISPLAY_XNor_stagecy_rn_427 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo412,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1144,
      O => COMP_DISPLAY_XNor_stage_cyo413
    );
  COMP_DISPLAY_norlut17_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1145
    );
  COMP_DISPLAY_norcy_rn_16 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo413,
      DI => N1,
      S => COMP_DISPLAY_N1145,
      O => COMP_DISPLAY_nor_cyo8
    );
  COMP_DISPLAY_XNor_stagelut429 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_20_0,
      LO => COMP_DISPLAY_N1147
    );
  COMP_DISPLAY_XNor_stagecy_rn_428 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1147,
      O => COMP_DISPLAY_XNor_stage_cyo414
    );
  COMP_DISPLAY_XNor_stagelut430 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_20_1,
      LO => COMP_DISPLAY_N1148
    );
  COMP_DISPLAY_XNor_stagecy_rn_429 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo414,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1148,
      O => COMP_DISPLAY_XNor_stage_cyo415
    );
  COMP_DISPLAY_XNor_stagelut431 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_20_2,
      LO => COMP_DISPLAY_N1149
    );
  COMP_DISPLAY_XNor_stagecy_rn_430 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo415,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1149,
      O => COMP_DISPLAY_XNor_stage_cyo416
    );
  COMP_DISPLAY_XNor_stagelut432 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_20_3,
      LO => COMP_DISPLAY_N1150
    );
  COMP_DISPLAY_XNor_stagecy_rn_431 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo416,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1150,
      O => COMP_DISPLAY_XNor_stage_cyo417
    );
  COMP_DISPLAY_XNor_stagelut395 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_8_4,
      LO => COMP_DISPLAY_N1108
    );
  COMP_DISPLAY_XNor_stagecy_rn_432 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo417,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1151,
      O => COMP_DISPLAY_XNor_stage_cyo418
    );
  COMP_DISPLAY_XNor_stagelut396 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_8_4,
      I2 => COMP_CORE_IMPACTS_Y_8_5,
      LO => COMP_DISPLAY_N1109
    );
  COMP_DISPLAY_XNor_stagecy_rn_433 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo418,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1152,
      O => COMP_DISPLAY_XNor_stage_cyo419
    );
  COMP_DISPLAY_XNor_stagelut397 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_6,
      I1 => COMP_CORE_IMPACTS_Y_8_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_8_4,
      LO => COMP_DISPLAY_N1110
    );
  COMP_DISPLAY_XNor_stagecy_rn_434 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo419,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1153,
      O => COMP_DISPLAY_XNor_stage_cyo420
    );
  COMP_DISPLAY_XNor_stagelut436 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1130_17(7),
      LO => COMP_DISPLAY_N1154
    );
  COMP_DISPLAY_XNor_stagecy_rn_435 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo420,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1154,
      O => COMP_DISPLAY_XNor_stage_cyo421
    );
  COMP_DISPLAY_XNor_stagelut437 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1130_17(8),
      LO => COMP_DISPLAY_N1155
    );
  COMP_DISPLAY_XNor_stagecy_rn_436 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo421,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1155,
      O => COMP_DISPLAY_XNor_stage_cyo422
    );
  COMP_DISPLAY_norlut18_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1156
    );
  COMP_DISPLAY_XNor_stagelut438 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_6_0,
      LO => COMP_DISPLAY_N1157
    );
  COMP_DISPLAY_XNor_stagecy_rn_437 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1157,
      O => COMP_DISPLAY_XNor_stage_cyo423
    );
  COMP_DISPLAY_XNor_stagelut439 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_6_1,
      LO => COMP_DISPLAY_N1158
    );
  COMP_DISPLAY_XNor_stagecy_rn_438 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo423,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1158,
      O => COMP_DISPLAY_XNor_stage_cyo424
    );
  COMP_DISPLAY_XNor_stagelut440 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_6_2,
      LO => COMP_DISPLAY_N1159
    );
  COMP_DISPLAY_XNor_stagecy_rn_439 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo424,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1159,
      O => COMP_DISPLAY_XNor_stage_cyo425
    );
  COMP_DISPLAY_XNor_stagelut441 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_6_3,
      LO => COMP_DISPLAY_N1160
    );
  COMP_DISPLAY_XNor_stagecy_rn_440 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo425,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1160,
      O => COMP_DISPLAY_XNor_stage_cyo426
    );
  COMP_DISPLAY_XNor_stagelut433 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_20_4,
      LO => COMP_DISPLAY_N1151
    );
  COMP_DISPLAY_XNor_stagecy_rn_441 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo426,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1161,
      O => COMP_DISPLAY_XNor_stage_cyo427
    );
  COMP_DISPLAY_XNor_stagelut434 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_20_4,
      I2 => COMP_CORE_IMPACTS_Y_20_5,
      LO => COMP_DISPLAY_N1152
    );
  COMP_DISPLAY_XNor_stagecy_rn_442 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo427,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1162,
      O => COMP_DISPLAY_XNor_stage_cyo428
    );
  COMP_DISPLAY_XNor_stagelut435 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_6,
      I1 => COMP_CORE_IMPACTS_Y_20_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_20_4,
      LO => COMP_DISPLAY_N1153
    );
  COMP_DISPLAY_XNor_stagecy_rn_443 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo428,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1163,
      O => COMP_DISPLAY_XNor_stage_cyo429
    );
  COMP_DISPLAY_XNor_stagelut445 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1128_4(7),
      LO => COMP_DISPLAY_N1164
    );
  COMP_DISPLAY_XNor_stagecy_rn_444 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo429,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1164,
      O => COMP_DISPLAY_XNor_stage_cyo430
    );
  COMP_DISPLAY_XNor_stagelut446 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1128_4(8),
      LO => COMP_DISPLAY_N1165
    );
  COMP_DISPLAY_XNor_stagecy_rn_445 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo430,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1165,
      O => COMP_DISPLAY_XNor_stage_cyo431
    );
  COMP_DISPLAY_norlut19_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1166
    );
  COMP_DISPLAY_XNor_stagelut447 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_20_0,
      LO => COMP_DISPLAY_N1167
    );
  COMP_DISPLAY_XNor_stagecy_rn_446 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1167,
      O => COMP_DISPLAY_XNor_stage_cyo432
    );
  COMP_DISPLAY_XNor_stagelut448 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_20_1,
      LO => COMP_DISPLAY_N1168
    );
  COMP_DISPLAY_XNor_stagecy_rn_447 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo432,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1168,
      O => COMP_DISPLAY_XNor_stage_cyo433
    );
  COMP_DISPLAY_XNor_stagelut449 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_20_2,
      LO => COMP_DISPLAY_N1169
    );
  COMP_DISPLAY_XNor_stagecy_rn_448 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo433,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1169,
      O => COMP_DISPLAY_XNor_stage_cyo434
    );
  COMP_DISPLAY_XNor_stagelut450 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_20_3,
      LO => COMP_DISPLAY_N1170
    );
  COMP_DISPLAY_XNor_stagecy_rn_449 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo434,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1170,
      O => COMP_DISPLAY_XNor_stage_cyo435
    );
  COMP_DISPLAY_XNor_stagelut451 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0282(4),
      LO => COMP_DISPLAY_N1171
    );
  COMP_DISPLAY_XNor_stagecy_rn_450 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo435,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1171,
      O => COMP_DISPLAY_XNor_stage_cyo436
    );
  COMP_DISPLAY_XNor_stagelut452 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0282(5),
      LO => COMP_DISPLAY_N1172
    );
  COMP_DISPLAY_XNor_stagecy_rn_451 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo436,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1172,
      O => COMP_DISPLAY_XNor_stage_cyo437
    );
  COMP_DISPLAY_XNor_stagelut453 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0282(6),
      LO => COMP_DISPLAY_N1173
    );
  COMP_DISPLAY_XNor_stagecy_rn_452 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo437,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1173,
      O => COMP_DISPLAY_XNor_stage_cyo438
    );
  COMP_DISPLAY_XNor_stagelut454 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0282(7),
      LO => COMP_DISPLAY_N1174
    );
  COMP_DISPLAY_XNor_stagecy_rn_453 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo438,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1174,
      O => COMP_DISPLAY_XNor_stage_cyo439
    );
  COMP_DISPLAY_XNor_stagelut455 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0282(8),
      LO => COMP_DISPLAY_N1175
    );
  COMP_DISPLAY_XNor_stagecy_rn_454 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo439,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1175,
      O => COMP_DISPLAY_XNor_stage_cyo440
    );
  COMP_DISPLAY_XNor_stagelut456 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0282(9),
      LO => COMP_DISPLAY_N1176
    );
  COMP_DISPLAY_XNor_stagelut457 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_6_0,
      LO => COMP_DISPLAY_N1177
    );
  COMP_DISPLAY_XNor_stagecy_rn_456 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1177,
      O => COMP_DISPLAY_XNor_stage_cyo441
    );
  COMP_DISPLAY_XNor_stagelut458 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_6_1,
      LO => COMP_DISPLAY_N1178
    );
  COMP_DISPLAY_XNor_stagecy_rn_457 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo441,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1178,
      O => COMP_DISPLAY_XNor_stage_cyo442
    );
  COMP_DISPLAY_XNor_stagelut459 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_6_2,
      LO => COMP_DISPLAY_N1179
    );
  COMP_DISPLAY_XNor_stagecy_rn_458 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo442,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1179,
      O => COMP_DISPLAY_XNor_stage_cyo443
    );
  COMP_DISPLAY_XNor_stagelut460 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_6_3,
      LO => COMP_DISPLAY_N1180
    );
  COMP_DISPLAY_XNor_stagecy_rn_459 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo443,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1180,
      O => COMP_DISPLAY_XNor_stage_cyo444
    );
  COMP_DISPLAY_XNor_stagelut424 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_20_4,
      LO => COMP_DISPLAY_N1140
    );
  COMP_DISPLAY_XNor_stagecy_rn_460 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo444,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1181,
      O => COMP_DISPLAY_XNor_stage_cyo445
    );
  COMP_DISPLAY_XNor_stagelut425 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_20_4,
      I2 => COMP_CORE_IMPACTS_Y_20_5,
      LO => COMP_DISPLAY_N1141
    );
  COMP_DISPLAY_XNor_stagecy_rn_461 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo445,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1182,
      O => COMP_DISPLAY_XNor_stage_cyo446
    );
  COMP_DISPLAY_XNor_stagelut426 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_20_6,
      I2 => COMP_CORE_IMPACTS_Y_20_4,
      I3 => COMP_CORE_IMPACTS_Y_20_5,
      LO => COMP_DISPLAY_N1142
    );
  COMP_DISPLAY_XNor_stagecy_rn_462 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo446,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1183,
      O => COMP_DISPLAY_XNor_stage_cyo447
    );
  COMP_DISPLAY_XNor_stagelut464 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1129_1(7),
      LO => COMP_DISPLAY_N1184
    );
  COMP_DISPLAY_XNor_stagecy_rn_463 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo447,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1184,
      O => COMP_DISPLAY_XNor_stage_cyo448
    );
  COMP_DISPLAY_XNor_stagelut465 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1129_1(8),
      LO => COMP_DISPLAY_N1185
    );
  COMP_DISPLAY_XNor_stagecy_rn_464 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo448,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1185,
      O => COMP_DISPLAY_XNor_stage_cyo449
    );
  COMP_DISPLAY_norlut20_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1186
    );
  COMP_DISPLAY_norcy_rn_19 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo449,
      DI => N1,
      S => COMP_DISPLAY_N1186,
      O => COMP_DISPLAY_nor_cyo9
    );
  COMP_DISPLAY_XNor_stagelut466 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_6_0,
      LO => COMP_DISPLAY_N1188
    );
  COMP_DISPLAY_XNor_stagecy_rn_465 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1188,
      O => COMP_DISPLAY_XNor_stage_cyo450
    );
  COMP_DISPLAY_XNor_stagelut467 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_6_1,
      LO => COMP_DISPLAY_N1189
    );
  COMP_DISPLAY_XNor_stagecy_rn_466 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo450,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1189,
      O => COMP_DISPLAY_XNor_stage_cyo451
    );
  COMP_DISPLAY_XNor_stagelut468 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_6_2,
      LO => COMP_DISPLAY_N1190
    );
  COMP_DISPLAY_XNor_stagecy_rn_467 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo451,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1190,
      O => COMP_DISPLAY_XNor_stage_cyo452
    );
  COMP_DISPLAY_XNor_stagelut469 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_6_3,
      LO => COMP_DISPLAY_N1191
    );
  COMP_DISPLAY_XNor_stagecy_rn_468 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo452,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1191,
      O => COMP_DISPLAY_XNor_stage_cyo453
    );
  COMP_DISPLAY_XNor_stagelut461 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_6_4,
      LO => COMP_DISPLAY_N1181
    );
  COMP_DISPLAY_XNor_stagecy_rn_469 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo453,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1192,
      O => COMP_DISPLAY_XNor_stage_cyo454
    );
  COMP_DISPLAY_XNor_stagelut471 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0281(5),
      LO => COMP_DISPLAY_N1193
    );
  COMP_DISPLAY_XNor_stagecy_rn_470 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo454,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1193,
      O => COMP_DISPLAY_XNor_stage_cyo455
    );
  COMP_DISPLAY_XNor_stagelut472 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0281(6),
      LO => COMP_DISPLAY_N1194
    );
  COMP_DISPLAY_XNor_stagecy_rn_471 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo455,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1194,
      O => COMP_DISPLAY_XNor_stage_cyo456
    );
  COMP_DISPLAY_XNor_stagelut473 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0281(7),
      LO => COMP_DISPLAY_N1195
    );
  COMP_DISPLAY_XNor_stagecy_rn_472 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo456,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1195,
      O => COMP_DISPLAY_XNor_stage_cyo457
    );
  COMP_DISPLAY_XNor_stagelut474 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0281(8),
      LO => COMP_DISPLAY_N1196
    );
  COMP_DISPLAY_XNor_stagecy_rn_473 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo457,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1196,
      O => COMP_DISPLAY_XNor_stage_cyo458
    );
  COMP_DISPLAY_XNor_stagelut475 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0281(9),
      LO => COMP_DISPLAY_N1197
    );
  COMP_DISPLAY_XNor_stagecy_rn_474 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo458,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1197,
      O => COMP_DISPLAY_XNor_stage_cyo459
    );
  COMP_DISPLAY_XNor_stagelut476 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_6_0,
      LO => COMP_DISPLAY_N1199
    );
  COMP_DISPLAY_XNor_stagecy_rn_475 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1199,
      O => COMP_DISPLAY_XNor_stage_cyo460
    );
  COMP_DISPLAY_XNor_stagelut477 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_6_1,
      LO => COMP_DISPLAY_N1200
    );
  COMP_DISPLAY_XNor_stagecy_rn_476 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo460,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1200,
      O => COMP_DISPLAY_XNor_stage_cyo461
    );
  COMP_DISPLAY_XNor_stagelut478 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_6_2,
      LO => COMP_DISPLAY_N1201
    );
  COMP_DISPLAY_XNor_stagecy_rn_477 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo461,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1201,
      O => COMP_DISPLAY_XNor_stage_cyo462
    );
  COMP_DISPLAY_XNor_stagelut479 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_6_3,
      LO => COMP_DISPLAY_N1202
    );
  COMP_DISPLAY_XNor_stagecy_rn_478 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo462,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1202,
      O => COMP_DISPLAY_XNor_stage_cyo463
    );
  COMP_DISPLAY_XNor_stagelut480 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0280(4),
      LO => COMP_DISPLAY_N1203
    );
  COMP_DISPLAY_XNor_stagecy_rn_479 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo463,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1203,
      O => COMP_DISPLAY_XNor_stage_cyo464
    );
  COMP_DISPLAY_XNor_stagelut481 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0280(5),
      LO => COMP_DISPLAY_N1204
    );
  COMP_DISPLAY_XNor_stagecy_rn_480 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo464,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1204,
      O => COMP_DISPLAY_XNor_stage_cyo465
    );
  COMP_DISPLAY_XNor_stagelut482 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0280(6),
      LO => COMP_DISPLAY_N1205
    );
  COMP_DISPLAY_XNor_stagecy_rn_481 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo465,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1205,
      O => COMP_DISPLAY_XNor_stage_cyo466
    );
  COMP_DISPLAY_XNor_stagelut483 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0280(7),
      LO => COMP_DISPLAY_N1206
    );
  COMP_DISPLAY_XNor_stagecy_rn_482 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo466,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1206,
      O => COMP_DISPLAY_XNor_stage_cyo467
    );
  COMP_DISPLAY_XNor_stagelut484 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0280(8),
      LO => COMP_DISPLAY_N1207
    );
  COMP_DISPLAY_XNor_stagecy_rn_483 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo467,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1207,
      O => COMP_DISPLAY_XNor_stage_cyo468
    );
  COMP_DISPLAY_XNor_stagelut485 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0280(9),
      LO => COMP_DISPLAY_N1208
    );
  COMP_DISPLAY_XNor_stagelut486 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_4_0,
      LO => COMP_DISPLAY_N1209
    );
  COMP_DISPLAY_XNor_stagecy_rn_485 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1209,
      O => COMP_DISPLAY_XNor_stage_cyo469
    );
  COMP_DISPLAY_XNor_stagelut487 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_4_1,
      LO => COMP_DISPLAY_N1210
    );
  COMP_DISPLAY_XNor_stagecy_rn_486 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo469,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1210,
      O => COMP_DISPLAY_XNor_stage_cyo470
    );
  COMP_DISPLAY_XNor_stagelut488 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_4_2,
      LO => COMP_DISPLAY_N1211
    );
  COMP_DISPLAY_XNor_stagecy_rn_487 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo470,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1211,
      O => COMP_DISPLAY_XNor_stage_cyo471
    );
  COMP_DISPLAY_XNor_stagelut489 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_4_3,
      LO => COMP_DISPLAY_N1212
    );
  COMP_DISPLAY_XNor_stagecy_rn_488 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo471,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1212,
      O => COMP_DISPLAY_XNor_stage_cyo472
    );
  COMP_DISPLAY_XNor_stagelut470 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_6_4,
      LO => COMP_DISPLAY_N1192
    );
  COMP_DISPLAY_XNor_stagecy_rn_489 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo472,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1213,
      O => COMP_DISPLAY_XNor_stage_cyo473
    );
  COMP_DISPLAY_XNor_stagelut491 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0279(5),
      LO => COMP_DISPLAY_N1214
    );
  COMP_DISPLAY_XNor_stagecy_rn_490 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo473,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1214,
      O => COMP_DISPLAY_XNor_stage_cyo474
    );
  COMP_DISPLAY_XNor_stagelut492 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0279(6),
      LO => COMP_DISPLAY_N1215
    );
  COMP_DISPLAY_XNor_stagecy_rn_491 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo474,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1215,
      O => COMP_DISPLAY_XNor_stage_cyo475
    );
  COMP_DISPLAY_XNor_stagelut493 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0279(7),
      LO => COMP_DISPLAY_N1216
    );
  COMP_DISPLAY_XNor_stagecy_rn_492 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo475,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1216,
      O => COMP_DISPLAY_XNor_stage_cyo476
    );
  COMP_DISPLAY_XNor_stagelut494 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0279(8),
      LO => COMP_DISPLAY_N1217
    );
  COMP_DISPLAY_XNor_stagecy_rn_493 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo476,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1217,
      O => COMP_DISPLAY_XNor_stage_cyo477
    );
  COMP_DISPLAY_XNor_stagelut495 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0279(9),
      LO => COMP_DISPLAY_N1218
    );
  COMP_DISPLAY_XNor_stagecy_rn_494 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo477,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1218,
      O => COMP_DISPLAY_XNor_stage_cyo478
    );
  COMP_DISPLAY_XNor_stagelut496 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_4_0,
      LO => COMP_DISPLAY_N1220
    );
  COMP_DISPLAY_XNor_stagecy_rn_495 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1220,
      O => COMP_DISPLAY_XNor_stage_cyo479
    );
  COMP_DISPLAY_XNor_stagelut497 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_4_1,
      LO => COMP_DISPLAY_N1221
    );
  COMP_DISPLAY_XNor_stagecy_rn_496 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo479,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1221,
      O => COMP_DISPLAY_XNor_stage_cyo480
    );
  COMP_DISPLAY_XNor_stagelut498 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_4_2,
      LO => COMP_DISPLAY_N1222
    );
  COMP_DISPLAY_XNor_stagecy_rn_497 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo480,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1222,
      O => COMP_DISPLAY_XNor_stage_cyo481
    );
  COMP_DISPLAY_XNor_stagelut499 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_4_3,
      LO => COMP_DISPLAY_N1223
    );
  COMP_DISPLAY_XNor_stagecy_rn_498 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo481,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1223,
      O => COMP_DISPLAY_XNor_stage_cyo482
    );
  COMP_DISPLAY_XNor_stagelut490 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_4_4,
      LO => COMP_DISPLAY_N1213
    );
  COMP_DISPLAY_XNor_stagecy_rn_499 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo482,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1224,
      O => COMP_DISPLAY_XNor_stage_cyo483
    );
  COMP_DISPLAY_XNor_stagelut462 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_6_4,
      I2 => COMP_CORE_IMPACTS_Y_6_5,
      LO => COMP_DISPLAY_N1182
    );
  COMP_DISPLAY_XNor_stagecy_rn_500 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo483,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1225,
      O => COMP_DISPLAY_XNor_stage_cyo484
    );
  COMP_DISPLAY_XNor_stagelut463 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_6_6,
      I2 => COMP_CORE_IMPACTS_Y_6_4,
      I3 => COMP_CORE_IMPACTS_Y_6_5,
      LO => COMP_DISPLAY_N1183
    );
  COMP_DISPLAY_XNor_stagecy_rn_501 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo484,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1226,
      O => COMP_DISPLAY_XNor_stage_cyo485
    );
  COMP_DISPLAY_XNor_stagelut503 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1127_3(7),
      LO => COMP_DISPLAY_N1227
    );
  COMP_DISPLAY_XNor_stagecy_rn_502 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo485,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1227,
      O => COMP_DISPLAY_XNor_stage_cyo486
    );
  COMP_DISPLAY_XNor_stagelut504 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1127_3(8),
      LO => COMP_DISPLAY_N1228
    );
  COMP_DISPLAY_XNor_stagecy_rn_503 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo486,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1228,
      O => COMP_DISPLAY_XNor_stage_cyo487
    );
  COMP_DISPLAY_norlut21_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1229
    );
  COMP_DISPLAY_norcy_rn_20 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo487,
      DI => N1,
      S => COMP_DISPLAY_N1229,
      O => COMP_DISPLAY_nor_cyo10
    );
  COMP_DISPLAY_XNor_stagelut505 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_4_0,
      LO => COMP_DISPLAY_N1231
    );
  COMP_DISPLAY_XNor_stagecy_rn_504 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1231,
      O => COMP_DISPLAY_XNor_stage_cyo488
    );
  COMP_DISPLAY_XNor_stagelut506 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_4_1,
      LO => COMP_DISPLAY_N1232
    );
  COMP_DISPLAY_XNor_stagecy_rn_505 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo488,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1232,
      O => COMP_DISPLAY_XNor_stage_cyo489
    );
  COMP_DISPLAY_XNor_stagelut507 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_4_2,
      LO => COMP_DISPLAY_N1233
    );
  COMP_DISPLAY_XNor_stagecy_rn_506 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo489,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1233,
      O => COMP_DISPLAY_XNor_stage_cyo490
    );
  COMP_DISPLAY_XNor_stagelut508 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_4_3,
      LO => COMP_DISPLAY_N1234
    );
  COMP_DISPLAY_XNor_stagecy_rn_507 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo490,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1234,
      O => COMP_DISPLAY_XNor_stage_cyo491
    );
  COMP_DISPLAY_XNor_stagelut442 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_6_4,
      LO => COMP_DISPLAY_N1161
    );
  COMP_DISPLAY_XNor_stagecy_rn_508 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo491,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1235,
      O => COMP_DISPLAY_XNor_stage_cyo492
    );
  COMP_DISPLAY_XNor_stagelut443 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_6_4,
      I2 => COMP_CORE_IMPACTS_Y_6_5,
      LO => COMP_DISPLAY_N1162
    );
  COMP_DISPLAY_XNor_stagecy_rn_509 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo492,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1236,
      O => COMP_DISPLAY_XNor_stage_cyo493
    );
  COMP_DISPLAY_XNor_stagelut444 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_6,
      I1 => COMP_CORE_IMPACTS_Y_6_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_6_4,
      LO => COMP_DISPLAY_N1163
    );
  COMP_DISPLAY_XNor_stagecy_rn_510 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo493,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1237,
      O => COMP_DISPLAY_XNor_stage_cyo494
    );
  COMP_DISPLAY_XNor_stagelut512 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1126_2(7),
      LO => COMP_DISPLAY_N1238
    );
  COMP_DISPLAY_XNor_stagecy_rn_511 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo494,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1238,
      O => COMP_DISPLAY_XNor_stage_cyo495
    );
  COMP_DISPLAY_XNor_stagelut513 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1126_2(8),
      LO => COMP_DISPLAY_N1239
    );
  COMP_DISPLAY_XNor_stagecy_rn_512 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo495,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1239,
      O => COMP_DISPLAY_XNor_stage_cyo496
    );
  COMP_DISPLAY_norlut22_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1240
    );
  COMP_DISPLAY_XNor_stagelut514 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_5_0,
      LO => COMP_DISPLAY_N1241
    );
  COMP_DISPLAY_XNor_stagecy_rn_513 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1241,
      O => COMP_DISPLAY_XNor_stage_cyo497
    );
  COMP_DISPLAY_XNor_stagelut515 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_5_1,
      LO => COMP_DISPLAY_N1242
    );
  COMP_DISPLAY_XNor_stagecy_rn_514 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo497,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1242,
      O => COMP_DISPLAY_XNor_stage_cyo498
    );
  COMP_DISPLAY_XNor_stagelut516 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_5_2,
      LO => COMP_DISPLAY_N1243
    );
  COMP_DISPLAY_XNor_stagecy_rn_515 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo498,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1243,
      O => COMP_DISPLAY_XNor_stage_cyo499
    );
  COMP_DISPLAY_XNor_stagelut517 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_5_3,
      LO => COMP_DISPLAY_N1244
    );
  COMP_DISPLAY_XNor_stagecy_rn_516 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo499,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1244,
      O => COMP_DISPLAY_XNor_stage_cyo500
    );
  COMP_DISPLAY_XNor_stagelut509 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_4_4,
      LO => COMP_DISPLAY_N1235
    );
  COMP_DISPLAY_XNor_stagecy_rn_517 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo500,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1245,
      O => COMP_DISPLAY_XNor_stage_cyo501
    );
  COMP_DISPLAY_XNor_stagelut510 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_4_4,
      I2 => COMP_CORE_IMPACTS_Y_4_5,
      LO => COMP_DISPLAY_N1236
    );
  COMP_DISPLAY_XNor_stagecy_rn_518 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo501,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1246,
      O => COMP_DISPLAY_XNor_stage_cyo502
    );
  COMP_DISPLAY_XNor_stagelut511 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_6,
      I1 => COMP_CORE_IMPACTS_Y_4_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_4_4,
      LO => COMP_DISPLAY_N1237
    );
  COMP_DISPLAY_XNor_stagecy_rn_519 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo502,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1247,
      O => COMP_DISPLAY_XNor_stage_cyo503
    );
  COMP_DISPLAY_XNor_stagelut521 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1124(7),
      LO => COMP_DISPLAY_N1248
    );
  COMP_DISPLAY_XNor_stagecy_rn_520 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo503,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1248,
      O => COMP_DISPLAY_XNor_stage_cyo504
    );
  COMP_DISPLAY_XNor_stagelut522 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1124(8),
      LO => COMP_DISPLAY_N1249
    );
  COMP_DISPLAY_XNor_stagecy_rn_521 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo504,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1249,
      O => COMP_DISPLAY_XNor_stage_cyo505
    );
  COMP_DISPLAY_norlut23_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1250
    );
  COMP_DISPLAY_XNor_stagelut523 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_4_0,
      LO => COMP_DISPLAY_N1251
    );
  COMP_DISPLAY_XNor_stagecy_rn_522 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1251,
      O => COMP_DISPLAY_XNor_stage_cyo506
    );
  COMP_DISPLAY_XNor_stagelut524 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_4_1,
      LO => COMP_DISPLAY_N1252
    );
  COMP_DISPLAY_XNor_stagecy_rn_523 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo506,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1252,
      O => COMP_DISPLAY_XNor_stage_cyo507
    );
  COMP_DISPLAY_XNor_stagelut525 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_4_2,
      LO => COMP_DISPLAY_N1253
    );
  COMP_DISPLAY_XNor_stagecy_rn_524 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo507,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1253,
      O => COMP_DISPLAY_XNor_stage_cyo508
    );
  COMP_DISPLAY_XNor_stagelut526 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_4_3,
      LO => COMP_DISPLAY_N1254
    );
  COMP_DISPLAY_XNor_stagecy_rn_525 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo508,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1254,
      O => COMP_DISPLAY_XNor_stage_cyo509
    );
  COMP_DISPLAY_XNor_stagelut527 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0278(4),
      LO => COMP_DISPLAY_N1255
    );
  COMP_DISPLAY_XNor_stagecy_rn_526 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo509,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1255,
      O => COMP_DISPLAY_XNor_stage_cyo510
    );
  COMP_DISPLAY_XNor_stagelut528 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0278(5),
      LO => COMP_DISPLAY_N1256
    );
  COMP_DISPLAY_XNor_stagecy_rn_527 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo510,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1256,
      O => COMP_DISPLAY_XNor_stage_cyo511
    );
  COMP_DISPLAY_XNor_stagelut529 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0278(6),
      LO => COMP_DISPLAY_N1257
    );
  COMP_DISPLAY_XNor_stagecy_rn_528 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo511,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1257,
      O => COMP_DISPLAY_XNor_stage_cyo512
    );
  COMP_DISPLAY_XNor_stagelut530 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0278(7),
      LO => COMP_DISPLAY_N1258
    );
  COMP_DISPLAY_XNor_stagecy_rn_529 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo512,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1258,
      O => COMP_DISPLAY_XNor_stage_cyo513
    );
  COMP_DISPLAY_XNor_stagelut531 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0278(8),
      LO => COMP_DISPLAY_N1259
    );
  COMP_DISPLAY_XNor_stagecy_rn_530 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo513,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1259,
      O => COMP_DISPLAY_XNor_stage_cyo514
    );
  COMP_DISPLAY_XNor_stagelut532 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0278(9),
      LO => COMP_DISPLAY_N1260
    );
  COMP_DISPLAY_XNor_stagelut533 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_5_0,
      LO => COMP_DISPLAY_N1261
    );
  COMP_DISPLAY_XNor_stagecy_rn_532 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1261,
      O => COMP_DISPLAY_XNor_stage_cyo515
    );
  COMP_DISPLAY_XNor_stagelut534 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_5_1,
      LO => COMP_DISPLAY_N1262
    );
  COMP_DISPLAY_XNor_stagecy_rn_533 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo515,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1262,
      O => COMP_DISPLAY_XNor_stage_cyo516
    );
  COMP_DISPLAY_XNor_stagelut535 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_5_2,
      LO => COMP_DISPLAY_N1263
    );
  COMP_DISPLAY_XNor_stagecy_rn_534 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo516,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1263,
      O => COMP_DISPLAY_XNor_stage_cyo517
    );
  COMP_DISPLAY_XNor_stagelut536 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_5_3,
      LO => COMP_DISPLAY_N1264
    );
  COMP_DISPLAY_XNor_stagecy_rn_535 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo517,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1264,
      O => COMP_DISPLAY_XNor_stage_cyo518
    );
  COMP_DISPLAY_XNor_stagelut500 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_4_4,
      LO => COMP_DISPLAY_N1224
    );
  COMP_DISPLAY_XNor_stagecy_rn_536 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo518,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1265,
      O => COMP_DISPLAY_XNor_stage_cyo519
    );
  COMP_DISPLAY_XNor_stagelut501 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_4_4,
      I2 => COMP_CORE_IMPACTS_Y_4_5,
      LO => COMP_DISPLAY_N1225
    );
  COMP_DISPLAY_XNor_stagecy_rn_537 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo519,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1266,
      O => COMP_DISPLAY_XNor_stage_cyo520
    );
  COMP_DISPLAY_XNor_stagelut502 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_4_6,
      I2 => COMP_CORE_IMPACTS_Y_4_4,
      I3 => COMP_CORE_IMPACTS_Y_4_5,
      LO => COMP_DISPLAY_N1226
    );
  COMP_DISPLAY_XNor_stagecy_rn_538 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo520,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1267,
      O => COMP_DISPLAY_XNor_stage_cyo521
    );
  COMP_DISPLAY_XNor_stagelut540 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1125_22(7),
      LO => COMP_DISPLAY_N1268
    );
  COMP_DISPLAY_XNor_stagecy_rn_539 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo521,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1268,
      O => COMP_DISPLAY_XNor_stage_cyo522
    );
  COMP_DISPLAY_XNor_stagelut541 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1125_22(8),
      LO => COMP_DISPLAY_N1269
    );
  COMP_DISPLAY_XNor_stagecy_rn_540 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo522,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1269,
      O => COMP_DISPLAY_XNor_stage_cyo523
    );
  COMP_DISPLAY_norlut24_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1270
    );
  COMP_DISPLAY_norcy_rn_23 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo523,
      DI => N1,
      S => COMP_DISPLAY_N1270,
      O => COMP_DISPLAY_nor_cyo11
    );
  COMP_DISPLAY_XNor_stagelut542 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_2_0,
      LO => COMP_DISPLAY_N1272
    );
  COMP_DISPLAY_XNor_stagecy_rn_541 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1272,
      O => COMP_DISPLAY_XNor_stage_cyo524
    );
  COMP_DISPLAY_XNor_stagelut543 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_2_1,
      LO => COMP_DISPLAY_N1273
    );
  COMP_DISPLAY_XNor_stagecy_rn_542 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo524,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1273,
      O => COMP_DISPLAY_XNor_stage_cyo525
    );
  COMP_DISPLAY_XNor_stagelut544 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_2_2,
      LO => COMP_DISPLAY_N1274
    );
  COMP_DISPLAY_XNor_stagecy_rn_543 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo525,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1274,
      O => COMP_DISPLAY_XNor_stage_cyo526
    );
  COMP_DISPLAY_XNor_stagelut545 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_2_3,
      LO => COMP_DISPLAY_N1275
    );
  COMP_DISPLAY_XNor_stagecy_rn_544 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo526,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1275,
      O => COMP_DISPLAY_XNor_stage_cyo527
    );
  COMP_DISPLAY_XNor_stagelut537 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_5_4,
      LO => COMP_DISPLAY_N1265
    );
  COMP_DISPLAY_XNor_stagecy_rn_545 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo527,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1276,
      O => COMP_DISPLAY_XNor_stage_cyo528
    );
  COMP_DISPLAY_XNor_stagelut538 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_5_4,
      I2 => COMP_CORE_IMPACTS_Y_5_5,
      LO => COMP_DISPLAY_N1266
    );
  COMP_DISPLAY_XNor_stagecy_rn_546 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo528,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1277,
      O => COMP_DISPLAY_XNor_stage_cyo529
    );
  COMP_DISPLAY_XNor_stagelut539 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_5_6,
      I2 => COMP_CORE_IMPACTS_Y_5_4,
      I3 => COMP_CORE_IMPACTS_Y_5_5,
      LO => COMP_DISPLAY_N1267
    );
  COMP_DISPLAY_XNor_stagecy_rn_547 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo529,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1278,
      O => COMP_DISPLAY_XNor_stage_cyo530
    );
  COMP_DISPLAY_XNor_stagelut549 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1123_12(7),
      LO => COMP_DISPLAY_N1279
    );
  COMP_DISPLAY_XNor_stagecy_rn_548 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo530,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1279,
      O => COMP_DISPLAY_XNor_stage_cyo531
    );
  COMP_DISPLAY_XNor_stagelut550 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1123_12(8),
      LO => COMP_DISPLAY_N1280
    );
  COMP_DISPLAY_XNor_stagecy_rn_549 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo531,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1280,
      O => COMP_DISPLAY_XNor_stage_cyo532
    );
  COMP_DISPLAY_norlut25_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1281
    );
  COMP_DISPLAY_norcy_rn_24 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo532,
      DI => N1,
      S => COMP_DISPLAY_N1281,
      O => COMP_DISPLAY_nor_cyo12
    );
  COMP_DISPLAY_XNor_stagelut551 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_5_0,
      LO => COMP_DISPLAY_N1283
    );
  COMP_DISPLAY_XNor_stagecy_rn_550 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1283,
      O => COMP_DISPLAY_XNor_stage_cyo533
    );
  COMP_DISPLAY_XNor_stagelut552 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_5_1,
      LO => COMP_DISPLAY_N1284
    );
  COMP_DISPLAY_XNor_stagecy_rn_551 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo533,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1284,
      O => COMP_DISPLAY_XNor_stage_cyo534
    );
  COMP_DISPLAY_XNor_stagelut553 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_5_2,
      LO => COMP_DISPLAY_N1285
    );
  COMP_DISPLAY_XNor_stagecy_rn_552 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo534,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1285,
      O => COMP_DISPLAY_XNor_stage_cyo535
    );
  COMP_DISPLAY_XNor_stagelut554 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_5_3,
      LO => COMP_DISPLAY_N1286
    );
  COMP_DISPLAY_XNor_stagecy_rn_553 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo535,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1286,
      O => COMP_DISPLAY_XNor_stage_cyo536
    );
  COMP_DISPLAY_XNor_stagelut546 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_2_4,
      LO => COMP_DISPLAY_N1276
    );
  COMP_DISPLAY_XNor_stagecy_rn_554 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo536,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1287,
      O => COMP_DISPLAY_XNor_stage_cyo537
    );
  COMP_DISPLAY_XNor_stagelut556 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0277(5),
      LO => COMP_DISPLAY_N1288
    );
  COMP_DISPLAY_XNor_stagecy_rn_555 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo537,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1288,
      O => COMP_DISPLAY_XNor_stage_cyo538
    );
  COMP_DISPLAY_XNor_stagelut557 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0277(6),
      LO => COMP_DISPLAY_N1289
    );
  COMP_DISPLAY_XNor_stagecy_rn_556 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo538,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1289,
      O => COMP_DISPLAY_XNor_stage_cyo539
    );
  COMP_DISPLAY_XNor_stagelut558 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0277(7),
      LO => COMP_DISPLAY_N1290
    );
  COMP_DISPLAY_XNor_stagecy_rn_557 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo539,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1290,
      O => COMP_DISPLAY_XNor_stage_cyo540
    );
  COMP_DISPLAY_XNor_stagelut559 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0277(8),
      LO => COMP_DISPLAY_N1291
    );
  COMP_DISPLAY_XNor_stagecy_rn_558 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo540,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1291,
      O => COMP_DISPLAY_XNor_stage_cyo541
    );
  COMP_DISPLAY_XNor_stagelut560 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0277(9),
      LO => COMP_DISPLAY_N1292
    );
  COMP_DISPLAY_XNor_stagecy_rn_559 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo541,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1292,
      O => COMP_DISPLAY_XNor_stage_cyo542
    );
  COMP_DISPLAY_XNor_stagelut561 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_5_0,
      LO => COMP_DISPLAY_N1294
    );
  COMP_DISPLAY_XNor_stagecy_rn_560 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1294,
      O => COMP_DISPLAY_XNor_stage_cyo543
    );
  COMP_DISPLAY_XNor_stagelut562 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_5_1,
      LO => COMP_DISPLAY_N1295
    );
  COMP_DISPLAY_XNor_stagecy_rn_561 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo543,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1295,
      O => COMP_DISPLAY_XNor_stage_cyo544
    );
  COMP_DISPLAY_XNor_stagelut563 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_5_2,
      LO => COMP_DISPLAY_N1296
    );
  COMP_DISPLAY_XNor_stagecy_rn_562 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo544,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1296,
      O => COMP_DISPLAY_XNor_stage_cyo545
    );
  COMP_DISPLAY_XNor_stagelut564 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_5_3,
      LO => COMP_DISPLAY_N1297
    );
  COMP_DISPLAY_XNor_stagecy_rn_563 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo545,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1297,
      O => COMP_DISPLAY_XNor_stage_cyo546
    );
  COMP_DISPLAY_XNor_stagelut565 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0276(4),
      LO => COMP_DISPLAY_N1298
    );
  COMP_DISPLAY_XNor_stagecy_rn_564 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo546,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1298,
      O => COMP_DISPLAY_XNor_stage_cyo547
    );
  COMP_DISPLAY_XNor_stagelut566 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0276(5),
      LO => COMP_DISPLAY_N1299
    );
  COMP_DISPLAY_XNor_stagecy_rn_565 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo547,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1299,
      O => COMP_DISPLAY_XNor_stage_cyo548
    );
  COMP_DISPLAY_XNor_stagelut567 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0276(6),
      LO => COMP_DISPLAY_N1300
    );
  COMP_DISPLAY_XNor_stagecy_rn_566 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo548,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1300,
      O => COMP_DISPLAY_XNor_stage_cyo549
    );
  COMP_DISPLAY_XNor_stagelut568 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0276(7),
      LO => COMP_DISPLAY_N1301
    );
  COMP_DISPLAY_XNor_stagecy_rn_567 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo549,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1301,
      O => COMP_DISPLAY_XNor_stage_cyo550
    );
  COMP_DISPLAY_XNor_stagelut569 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0276(8),
      LO => COMP_DISPLAY_N1302
    );
  COMP_DISPLAY_XNor_stagecy_rn_568 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo550,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1302,
      O => COMP_DISPLAY_XNor_stage_cyo551
    );
  COMP_DISPLAY_XNor_stagelut570 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0276(9),
      LO => COMP_DISPLAY_N1303
    );
  COMP_DISPLAY_XNor_stagelut571 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_2_0,
      LO => COMP_DISPLAY_N1304
    );
  COMP_DISPLAY_XNor_stagecy_rn_570 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1304,
      O => COMP_DISPLAY_XNor_stage_cyo552
    );
  COMP_DISPLAY_XNor_stagelut572 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_2_1,
      LO => COMP_DISPLAY_N1305
    );
  COMP_DISPLAY_XNor_stagecy_rn_571 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo552,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1305,
      O => COMP_DISPLAY_XNor_stage_cyo553
    );
  COMP_DISPLAY_XNor_stagelut573 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_2_2,
      LO => COMP_DISPLAY_N1306
    );
  COMP_DISPLAY_XNor_stagecy_rn_572 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo553,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1306,
      O => COMP_DISPLAY_XNor_stage_cyo554
    );
  COMP_DISPLAY_XNor_stagelut574 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_2_3,
      LO => COMP_DISPLAY_N1307
    );
  COMP_DISPLAY_XNor_stagecy_rn_573 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo554,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1307,
      O => COMP_DISPLAY_XNor_stage_cyo555
    );
  COMP_DISPLAY_XNor_stagelut518 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_5_4,
      LO => COMP_DISPLAY_N1245
    );
  COMP_DISPLAY_XNor_stagecy_rn_574 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo555,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1308,
      O => COMP_DISPLAY_XNor_stage_cyo556
    );
  COMP_DISPLAY_XNor_stagelut519 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_5_4,
      I2 => COMP_CORE_IMPACTS_Y_5_5,
      LO => COMP_DISPLAY_N1246
    );
  COMP_DISPLAY_XNor_stagecy_rn_575 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo556,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1309,
      O => COMP_DISPLAY_XNor_stage_cyo557
    );
  COMP_DISPLAY_XNor_stagelut520 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_6,
      I1 => COMP_CORE_IMPACTS_Y_5_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_5_4,
      LO => COMP_DISPLAY_N1247
    );
  COMP_DISPLAY_XNor_stagecy_rn_576 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo557,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1310,
      O => COMP_DISPLAY_XNor_stage_cyo558
    );
  COMP_DISPLAY_XNor_stagelut578 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1122_23(7),
      LO => COMP_DISPLAY_N1311
    );
  COMP_DISPLAY_XNor_stagecy_rn_577 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo558,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1311,
      O => COMP_DISPLAY_XNor_stage_cyo559
    );
  COMP_DISPLAY_XNor_stagelut579 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1122_23(8),
      LO => COMP_DISPLAY_N1312
    );
  COMP_DISPLAY_XNor_stagecy_rn_578 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo559,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1312,
      O => COMP_DISPLAY_XNor_stage_cyo560
    );
  COMP_DISPLAY_norlut26_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1313
    );
  COMP_DISPLAY_XNor_stagelut580 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_2_0,
      LO => COMP_DISPLAY_N1314
    );
  COMP_DISPLAY_XNor_stagecy_rn_579 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1314,
      O => COMP_DISPLAY_XNor_stage_cyo561
    );
  COMP_DISPLAY_XNor_stagelut581 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_2_1,
      LO => COMP_DISPLAY_N1315
    );
  COMP_DISPLAY_XNor_stagecy_rn_580 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo561,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1315,
      O => COMP_DISPLAY_XNor_stage_cyo562
    );
  COMP_DISPLAY_XNor_stagelut582 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_2_2,
      LO => COMP_DISPLAY_N1316
    );
  COMP_DISPLAY_XNor_stagecy_rn_581 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo562,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1316,
      O => COMP_DISPLAY_XNor_stage_cyo563
    );
  COMP_DISPLAY_XNor_stagelut583 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_2_3,
      LO => COMP_DISPLAY_N1317
    );
  COMP_DISPLAY_XNor_stagecy_rn_582 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo563,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1317,
      O => COMP_DISPLAY_XNor_stage_cyo564
    );
  COMP_DISPLAY_XNor_stagelut555 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_5_4,
      LO => COMP_DISPLAY_N1287
    );
  COMP_DISPLAY_XNor_stagecy_rn_583 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo564,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1318,
      O => COMP_DISPLAY_XNor_stage_cyo565
    );
  COMP_DISPLAY_XNor_stagelut585 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0275(5),
      LO => COMP_DISPLAY_N1319
    );
  COMP_DISPLAY_XNor_stagecy_rn_584 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo565,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1319,
      O => COMP_DISPLAY_XNor_stage_cyo566
    );
  COMP_DISPLAY_XNor_stagelut586 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0275(6),
      LO => COMP_DISPLAY_N1320
    );
  COMP_DISPLAY_XNor_stagecy_rn_585 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo566,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1320,
      O => COMP_DISPLAY_XNor_stage_cyo567
    );
  COMP_DISPLAY_XNor_stagelut587 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0275(7),
      LO => COMP_DISPLAY_N1321
    );
  COMP_DISPLAY_XNor_stagecy_rn_586 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo567,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1321,
      O => COMP_DISPLAY_XNor_stage_cyo568
    );
  COMP_DISPLAY_XNor_stagelut588 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0275(8),
      LO => COMP_DISPLAY_N1322
    );
  COMP_DISPLAY_XNor_stagecy_rn_587 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo568,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1322,
      O => COMP_DISPLAY_XNor_stage_cyo569
    );
  COMP_DISPLAY_XNor_stagelut589 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0275(9),
      LO => COMP_DISPLAY_N1323
    );
  COMP_DISPLAY_XNor_stagecy_rn_588 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo569,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1323,
      O => COMP_DISPLAY_XNor_stage_cyo570
    );
  COMP_DISPLAY_XNor_stagelut590 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_3_0,
      LO => COMP_DISPLAY_N1325
    );
  COMP_DISPLAY_XNor_stagecy_rn_589 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1325,
      O => COMP_DISPLAY_XNor_stage_cyo571
    );
  COMP_DISPLAY_XNor_stagelut591 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_3_1,
      LO => COMP_DISPLAY_N1326
    );
  COMP_DISPLAY_XNor_stagecy_rn_590 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo571,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1326,
      O => COMP_DISPLAY_XNor_stage_cyo572
    );
  COMP_DISPLAY_XNor_stagelut592 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_3_2,
      LO => COMP_DISPLAY_N1327
    );
  COMP_DISPLAY_XNor_stagecy_rn_591 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo572,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1327,
      O => COMP_DISPLAY_XNor_stage_cyo573
    );
  COMP_DISPLAY_XNor_stagelut593 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_3_3,
      LO => COMP_DISPLAY_N1328
    );
  COMP_DISPLAY_XNor_stagecy_rn_592 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo573,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1328,
      O => COMP_DISPLAY_XNor_stage_cyo574
    );
  COMP_DISPLAY_XNor_stagelut284 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_13_4,
      LO => COMP_DISPLAY_N628
    );
  COMP_DISPLAY_XNor_stagecy_rn_593 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo574,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1329,
      O => COMP_DISPLAY_XNor_stage_cyo575
    );
  COMP_DISPLAY_XNor_stagelut285 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_13_4,
      I2 => COMP_CORE_IMPACTS_Y_13_5,
      LO => COMP_DISPLAY_N629
    );
  COMP_DISPLAY_XNor_stagecy_rn_594 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo575,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1330,
      O => COMP_DISPLAY_XNor_stage_cyo576
    );
  COMP_DISPLAY_XNor_stagelut286 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_6,
      I1 => COMP_CORE_IMPACTS_Y_13_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_13_4,
      LO => COMP_DISPLAY_N630
    );
  COMP_DISPLAY_XNor_stagecy_rn_595 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo576,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1331,
      O => COMP_DISPLAY_XNor_stage_cyo577
    );
  COMP_DISPLAY_XNor_stagelut597 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1120_13(7),
      LO => COMP_DISPLAY_N1332
    );
  COMP_DISPLAY_XNor_stagecy_rn_596 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo577,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1332,
      O => COMP_DISPLAY_XNor_stage_cyo578
    );
  COMP_DISPLAY_XNor_stagelut598 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1120_13(8),
      LO => COMP_DISPLAY_N1333
    );
  COMP_DISPLAY_XNor_stagecy_rn_597 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo578,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1333,
      O => COMP_DISPLAY_XNor_stage_cyo579
    );
  COMP_DISPLAY_norlut27_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1334
    );
  COMP_DISPLAY_XNor_stagelut599 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_2_0,
      LO => COMP_DISPLAY_N1335
    );
  COMP_DISPLAY_XNor_stagecy_rn_598 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1335,
      O => COMP_DISPLAY_XNor_stage_cyo580
    );
  COMP_DISPLAY_XNor_stagelut600 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_2_1,
      LO => COMP_DISPLAY_N1336
    );
  COMP_DISPLAY_XNor_stagecy_rn_599 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo580,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1336,
      O => COMP_DISPLAY_XNor_stage_cyo581
    );
  COMP_DISPLAY_XNor_stagelut601 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_2_2,
      LO => COMP_DISPLAY_N1337
    );
  COMP_DISPLAY_XNor_stagecy_rn_600 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo581,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1337,
      O => COMP_DISPLAY_XNor_stage_cyo582
    );
  COMP_DISPLAY_XNor_stagelut602 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_2_3,
      LO => COMP_DISPLAY_N1338
    );
  COMP_DISPLAY_XNor_stagecy_rn_601 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo582,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1338,
      O => COMP_DISPLAY_XNor_stage_cyo583
    );
  COMP_DISPLAY_XNor_stagelut603 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0274(4),
      LO => COMP_DISPLAY_N1339
    );
  COMP_DISPLAY_XNor_stagecy_rn_602 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo583,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1339,
      O => COMP_DISPLAY_XNor_stage_cyo584
    );
  COMP_DISPLAY_XNor_stagelut604 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0274(5),
      LO => COMP_DISPLAY_N1340
    );
  COMP_DISPLAY_XNor_stagecy_rn_603 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo584,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1340,
      O => COMP_DISPLAY_XNor_stage_cyo585
    );
  COMP_DISPLAY_XNor_stagelut605 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0274(6),
      LO => COMP_DISPLAY_N1341
    );
  COMP_DISPLAY_XNor_stagecy_rn_604 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo585,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1341,
      O => COMP_DISPLAY_XNor_stage_cyo586
    );
  COMP_DISPLAY_XNor_stagelut606 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0274(7),
      LO => COMP_DISPLAY_N1342
    );
  COMP_DISPLAY_XNor_stagecy_rn_605 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo586,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1342,
      O => COMP_DISPLAY_XNor_stage_cyo587
    );
  COMP_DISPLAY_XNor_stagelut607 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0274(8),
      LO => COMP_DISPLAY_N1343
    );
  COMP_DISPLAY_XNor_stagecy_rn_606 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo587,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1343,
      O => COMP_DISPLAY_XNor_stage_cyo588
    );
  COMP_DISPLAY_XNor_stagelut608 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0274(9),
      LO => COMP_DISPLAY_N1344
    );
  COMP_DISPLAY_XNor_stagelut609 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_3_0,
      LO => COMP_DISPLAY_N1345
    );
  COMP_DISPLAY_XNor_stagecy_rn_608 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1345,
      O => COMP_DISPLAY_XNor_stage_cyo589
    );
  COMP_DISPLAY_XNor_stagelut610 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_3_1,
      LO => COMP_DISPLAY_N1346
    );
  COMP_DISPLAY_XNor_stagecy_rn_609 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo589,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1346,
      O => COMP_DISPLAY_XNor_stage_cyo590
    );
  COMP_DISPLAY_XNor_stagelut611 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_3_2,
      LO => COMP_DISPLAY_N1347
    );
  COMP_DISPLAY_XNor_stagecy_rn_610 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo590,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1347,
      O => COMP_DISPLAY_XNor_stage_cyo591
    );
  COMP_DISPLAY_XNor_stagelut612 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_3_3,
      LO => COMP_DISPLAY_N1348
    );
  COMP_DISPLAY_XNor_stagecy_rn_611 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo591,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1348,
      O => COMP_DISPLAY_XNor_stage_cyo592
    );
  COMP_DISPLAY_XNor_stagelut293 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_13_4,
      LO => COMP_DISPLAY_N638
    );
  COMP_DISPLAY_XNor_stagecy_rn_612 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo592,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1349,
      O => COMP_DISPLAY_XNor_stage_cyo593
    );
  COMP_DISPLAY_XNor_stagelut294 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_13_4,
      I2 => COMP_CORE_IMPACTS_Y_13_5,
      LO => COMP_DISPLAY_N639
    );
  COMP_DISPLAY_XNor_stagecy_rn_613 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo593,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1350,
      O => COMP_DISPLAY_XNor_stage_cyo594
    );
  COMP_DISPLAY_XNor_stagelut295 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_13_6,
      I2 => COMP_CORE_IMPACTS_Y_13_4,
      I3 => COMP_CORE_IMPACTS_Y_13_5,
      LO => COMP_DISPLAY_N640
    );
  COMP_DISPLAY_XNor_stagecy_rn_614 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo594,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1351,
      O => COMP_DISPLAY_XNor_stage_cyo595
    );
  COMP_DISPLAY_XNor_stagelut616 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1121_24(7),
      LO => COMP_DISPLAY_N1352
    );
  COMP_DISPLAY_XNor_stagecy_rn_615 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo595,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1352,
      O => COMP_DISPLAY_XNor_stage_cyo596
    );
  COMP_DISPLAY_XNor_stagelut617 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1121_24(8),
      LO => COMP_DISPLAY_N1353
    );
  COMP_DISPLAY_XNor_stagecy_rn_616 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo596,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1353,
      O => COMP_DISPLAY_XNor_stage_cyo597
    );
  COMP_DISPLAY_norlut28_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1354
    );
  COMP_DISPLAY_norcy_rn_27 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo597,
      DI => N1,
      S => COMP_DISPLAY_N1354,
      O => COMP_DISPLAY_nor_cyo13
    );
  COMP_DISPLAY_XNor_stagelut618 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_3_0,
      LO => COMP_DISPLAY_N1356
    );
  COMP_DISPLAY_XNor_stagecy_rn_617 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1356,
      O => COMP_DISPLAY_XNor_stage_cyo598
    );
  COMP_DISPLAY_XNor_stagelut619 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_3_1,
      LO => COMP_DISPLAY_N1357
    );
  COMP_DISPLAY_XNor_stagecy_rn_618 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo598,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1357,
      O => COMP_DISPLAY_XNor_stage_cyo599
    );
  COMP_DISPLAY_XNor_stagelut620 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_3_2,
      LO => COMP_DISPLAY_N1358
    );
  COMP_DISPLAY_XNor_stagecy_rn_619 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo599,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1358,
      O => COMP_DISPLAY_XNor_stage_cyo600
    );
  COMP_DISPLAY_XNor_stagelut621 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_3_3,
      LO => COMP_DISPLAY_N1359
    );
  COMP_DISPLAY_XNor_stagecy_rn_620 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo600,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1359,
      O => COMP_DISPLAY_XNor_stage_cyo601
    );
  COMP_DISPLAY_XNor_stagelut613 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_3_4,
      LO => COMP_DISPLAY_N1349
    );
  COMP_DISPLAY_XNor_stagecy_rn_621 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo601,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1360,
      O => COMP_DISPLAY_XNor_stage_cyo602
    );
  COMP_DISPLAY_XNor_stagelut623 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0273(5),
      LO => COMP_DISPLAY_N1361
    );
  COMP_DISPLAY_XNor_stagecy_rn_622 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo602,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1361,
      O => COMP_DISPLAY_XNor_stage_cyo603
    );
  COMP_DISPLAY_XNor_stagelut624 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0273(6),
      LO => COMP_DISPLAY_N1362
    );
  COMP_DISPLAY_XNor_stagecy_rn_623 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo603,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1362,
      O => COMP_DISPLAY_XNor_stage_cyo604
    );
  COMP_DISPLAY_XNor_stagelut625 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0273(7),
      LO => COMP_DISPLAY_N1363
    );
  COMP_DISPLAY_XNor_stagecy_rn_624 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo604,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1363,
      O => COMP_DISPLAY_XNor_stage_cyo605
    );
  COMP_DISPLAY_XNor_stagelut626 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0273(8),
      LO => COMP_DISPLAY_N1364
    );
  COMP_DISPLAY_XNor_stagecy_rn_625 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo605,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1364,
      O => COMP_DISPLAY_XNor_stage_cyo606
    );
  COMP_DISPLAY_XNor_stagelut627 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0273(9),
      LO => COMP_DISPLAY_N1365
    );
  COMP_DISPLAY_XNor_stagecy_rn_626 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo606,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1365,
      O => COMP_DISPLAY_XNor_stage_cyo607
    );
  COMP_DISPLAY_XNor_stagelut628 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_3_0,
      LO => COMP_DISPLAY_N1367
    );
  COMP_DISPLAY_XNor_stagecy_rn_627 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1367,
      O => COMP_DISPLAY_XNor_stage_cyo608
    );
  COMP_DISPLAY_XNor_stagelut629 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_3_1,
      LO => COMP_DISPLAY_N1368
    );
  COMP_DISPLAY_XNor_stagecy_rn_628 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo608,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1368,
      O => COMP_DISPLAY_XNor_stage_cyo609
    );
  COMP_DISPLAY_XNor_stagelut630 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_3_2,
      LO => COMP_DISPLAY_N1369
    );
  COMP_DISPLAY_XNor_stagecy_rn_629 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo609,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1369,
      O => COMP_DISPLAY_XNor_stage_cyo610
    );
  COMP_DISPLAY_XNor_stagelut631 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_3_3,
      LO => COMP_DISPLAY_N1370
    );
  COMP_DISPLAY_XNor_stagecy_rn_630 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo610,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1370,
      O => COMP_DISPLAY_XNor_stage_cyo611
    );
  COMP_DISPLAY_XNor_stagelut632 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0272(4),
      LO => COMP_DISPLAY_N1371
    );
  COMP_DISPLAY_XNor_stagecy_rn_631 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo611,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1371,
      O => COMP_DISPLAY_XNor_stage_cyo612
    );
  COMP_DISPLAY_XNor_stagelut633 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0272(5),
      LO => COMP_DISPLAY_N1372
    );
  COMP_DISPLAY_XNor_stagecy_rn_632 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo612,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1372,
      O => COMP_DISPLAY_XNor_stage_cyo613
    );
  COMP_DISPLAY_XNor_stagelut634 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0272(6),
      LO => COMP_DISPLAY_N1373
    );
  COMP_DISPLAY_XNor_stagecy_rn_633 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo613,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1373,
      O => COMP_DISPLAY_XNor_stage_cyo614
    );
  COMP_DISPLAY_XNor_stagelut635 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0272(7),
      LO => COMP_DISPLAY_N1374
    );
  COMP_DISPLAY_XNor_stagecy_rn_634 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo614,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1374,
      O => COMP_DISPLAY_XNor_stage_cyo615
    );
  COMP_DISPLAY_XNor_stagelut636 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0272(8),
      LO => COMP_DISPLAY_N1375
    );
  COMP_DISPLAY_XNor_stagecy_rn_635 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo615,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1375,
      O => COMP_DISPLAY_XNor_stage_cyo616
    );
  COMP_DISPLAY_XNor_stagelut637 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0272(9),
      LO => COMP_DISPLAY_N1376
    );
  COMP_DISPLAY_DISPLAY_n0373_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N1377
    );
  COMP_DISPLAY_DISPLAY_n0373_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N1377,
      O => COMP_DISPLAY_DISPLAY_n0373_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0373_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1377,
      O => COMP_DISPLAY_n0373(0)
    );
  COMP_DISPLAY_DISPLAY_n0373_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N1378
    );
  COMP_DISPLAY_DISPLAY_n0373_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0373_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N1378,
      O => COMP_DISPLAY_DISPLAY_n0373_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0373_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0373_0_cyo,
      LI => COMP_DISPLAY_N1378,
      O => COMP_DISPLAY_n0373(1)
    );
  COMP_DISPLAY_DISPLAY_n0373_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N1379
    );
  COMP_DISPLAY_DISPLAY_n0373_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0373_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N1379,
      O => COMP_DISPLAY_DISPLAY_n0373_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0373_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0373_1_cyo,
      LI => COMP_DISPLAY_N1379,
      O => COMP_DISPLAY_n0373(2)
    );
  COMP_DISPLAY_DISPLAY_n0373_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N1380
    );
  COMP_DISPLAY_DISPLAY_n0373_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0373_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N1380,
      O => COMP_DISPLAY_DISPLAY_n0373_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0373_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0373_2_cyo,
      LI => COMP_DISPLAY_N1380,
      O => COMP_DISPLAY_n0373(3)
    );
  COMP_DISPLAY_DISPLAY_n0373_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N1381
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_574 : MUXF5
    port map (
      I0 => N11200,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1171,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N94
    );
  COMP_DISPLAY_DISPLAY_n0373_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0373_3_cyo,
      LI => COMP_DISPLAY_N1381,
      O => COMP_DISPLAY_n0373(4)
    );
  COMP_DISPLAY_n044949_SW0 : LUT4_L
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => COMP_DISPLAY_N18,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_N4141,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      LO => N11774
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11721 : LUT4_L
    generic map(
      INIT => X"1FE1"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1172
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11711 : LUT4_L
    generic map(
      INIT => X"F007"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1171
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_351 : LUT4_L
    generic map(
      INIT => X"52B4"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(3),
      I1 => COMP_DISPLAY_Y_MIN_2(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_Y_MIN_2(4),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_35
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_43 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N91,
      I1 => COMP_DISPLAY_Mrom_n0008_N92,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_31_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_573 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1168,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1169,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N92
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_572 : MUXF5
    port map (
      I0 => N11201,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1167,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N91
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11691 : LUT4_L
    generic map(
      INIT => X"0517"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1169
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11681 : LUT4_L
    generic map(
      INIT => X"1FEE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1168
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11671 : LUT4_L
    generic map(
      INIT => X"0E03"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1167
    );
  COMP_DISPLAY_VV12 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(3),
      I1 => COMP_DISPLAY_n0270(4),
      I2 => COMP_DISPLAY_n0460_48_Q,
      I3 => COMP_DISPLAY_n0460_32_Q,
      LO => CHOICE3075
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_5_1_612 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(5),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_1
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_571 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1164,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1165,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N89
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_570 : MUXF5
    port map (
      I0 => N11202,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1163,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N88
    );
  COMP_DISPLAY_DISPLAY_n0372_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1387
    );
  COMP_DISPLAY_DISPLAY_n0372_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N1387,
      O => COMP_DISPLAY_DISPLAY_n0372_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0372_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1387,
      O => COMP_DISPLAY_n0372(0)
    );
  COMP_DISPLAY_DISPLAY_n0372_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1388
    );
  COMP_DISPLAY_DISPLAY_n0372_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0372_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N1388,
      O => COMP_DISPLAY_DISPLAY_n0372_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0372_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0372_0_cyo,
      LI => COMP_DISPLAY_N1388,
      O => COMP_DISPLAY_n0372(1)
    );
  COMP_DISPLAY_DISPLAY_n0372_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      LO => COMP_DISPLAY_N1389
    );
  COMP_DISPLAY_DISPLAY_n0372_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0372_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1389,
      O => COMP_DISPLAY_DISPLAY_n0372_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0372_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0372_1_cyo,
      LI => COMP_DISPLAY_N1389,
      O => COMP_DISPLAY_n0372(2)
    );
  COMP_DISPLAY_DISPLAY_n0372_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_0_3,
      LO => COMP_DISPLAY_N1390
    );
  COMP_DISPLAY_DISPLAY_n0372_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0372_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1390,
      O => COMP_DISPLAY_DISPLAY_n0372_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0372_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0372_2_cyo,
      LI => COMP_DISPLAY_N1390,
      O => COMP_DISPLAY_n0372(3)
    );
  COMP_DISPLAY_DISPLAY_n0372_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_0_4,
      LO => COMP_DISPLAY_N1391
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11651 : LUT3_L
    generic map(
      INIT => X"13"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1165
    );
  COMP_DISPLAY_DISPLAY_n0372_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0372_3_cyo,
      LI => COMP_DISPLAY_N1391,
      O => COMP_DISPLAY_n0372(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11641 : LUT4_L
    generic map(
      INIT => X"0FCE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1164
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11631 : LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1163
    );
  COMP_DISPLAY_n0453139 : LUT4
    generic map(
      INIT => X"FEF0"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => N13020,
      O => CHOICE2550
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_41 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N85,
      I1 => COMP_DISPLAY_Mrom_n0008_N86,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_33_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_569 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1160,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1177,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N86
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_568 : MUXF5
    port map (
      I0 => N11203,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1187,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N85
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43311_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12756
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11601 : LUT3_L
    generic map(
      INIT => X"3B"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1160
    );
  COMP_DISPLAY_VI1207 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF56,
      I2 => CHOICE3684,
      O => CHOICE3685
    );
  COMP_DISPLAY_VI609 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF56,
      I2 => CHOICE3570,
      O => CHOICE3571
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_40 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N82,
      I1 => COMP_DISPLAY_Mrom_n0008_N83,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_34_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_567 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1188,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1157,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N83
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_566 : MUXF5
    port map (
      I0 => N11204,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1155,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N82
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11571 : LUT4_L
    generic map(
      INIT => X"06C7"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1157
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_771 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(16),
      I1 => COMP_DISPLAY_Mmult_n0374_N134,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_77
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11551 : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1155
    );
  COMP_DISPLAY_DISPLAY_n0371_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1397
    );
  COMP_DISPLAY_DISPLAY_n0371_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N1397,
      O => COMP_DISPLAY_DISPLAY_n0371_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0371_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1397,
      O => COMP_DISPLAY_n0371(0)
    );
  COMP_DISPLAY_DISPLAY_n0371_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1398
    );
  COMP_DISPLAY_DISPLAY_n0371_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0371_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N1398,
      O => COMP_DISPLAY_DISPLAY_n0371_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0371_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0371_0_cyo,
      LI => COMP_DISPLAY_N1398,
      O => COMP_DISPLAY_n0371(1)
    );
  COMP_DISPLAY_DISPLAY_n0371_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N1399
    );
  COMP_DISPLAY_DISPLAY_n0371_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0371_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1399,
      O => COMP_DISPLAY_DISPLAY_n0371_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0371_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0371_1_cyo,
      LI => COMP_DISPLAY_N1399,
      O => COMP_DISPLAY_n0371(2)
    );
  COMP_DISPLAY_DISPLAY_n0371_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_1_3,
      LO => COMP_DISPLAY_N1400
    );
  COMP_DISPLAY_DISPLAY_n0371_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0371_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1400,
      O => COMP_DISPLAY_DISPLAY_n0371_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0371_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0371_2_cyo,
      LI => COMP_DISPLAY_N1400,
      O => COMP_DISPLAY_n0371(3)
    );
  COMP_DISPLAY_DISPLAY_n0371_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_1_4,
      LO => COMP_DISPLAY_N1401
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50511_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(1),
      LO => N12758
    );
  COMP_DISPLAY_DISPLAY_n0371_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0371_3_cyo,
      LI => COMP_DISPLAY_N1401,
      O => COMP_DISPLAY_n0371(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_39 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N79,
      I1 => COMP_DISPLAY_Mrom_n0008_N80,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_35_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_565 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1152,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1153,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N80
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_564 : MUXF5
    port map (
      I0 => N11205,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1151,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N79
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11531 : LUT4_L
    generic map(
      INIT => X"0223"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1153
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11521 : LUT4_L
    generic map(
      INIT => X"0787"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1152
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11511 : LUT4_L
    generic map(
      INIT => X"8180"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1151
    );
  COMP_CORE_n016937 : LUT4
    generic map(
      INIT => X"1311"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      I3 => CHOICE1935,
      O => CHOICE1941
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_38 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N76,
      I1 => COMP_DISPLAY_Mrom_n0008_N77,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_36_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_563 : MUXF5
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1244,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N77
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_562 : MUXF5
    port map (
      I0 => N11206,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1148,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N76
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_0_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_COMP_CTRL_VGA_N4,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_0_cyo
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11481 : LUT4_L
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1148
    );
  COMP_DISPLAY_VI1202 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3683,
      I1 => COMP_DISPLAY_n0329(0),
      I2 => COMP_DISPLAY_n0174_2_Q,
      I3 => COMP_DISPLAY_n0174_1_Q,
      LO => CHOICE3684
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_37 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N73,
      I1 => COMP_DISPLAY_Mrom_n0008_N74,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_37_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_561 : MUXF5
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1146,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N74
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_560 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1198,
      I1 => N0,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N73
    );
  COMP_DISPLAY_DISPLAY_n0337_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N1407
    );
  COMP_DISPLAY_DISPLAY_n0337_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      S => COMP_DISPLAY_N1407,
      O => COMP_DISPLAY_DISPLAY_n0337_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0337_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1407,
      O => COMP_DISPLAY_n0337(0)
    );
  COMP_DISPLAY_DISPLAY_n0337_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N1408
    );
  COMP_DISPLAY_DISPLAY_n0337_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0337_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      S => COMP_DISPLAY_N1408,
      O => COMP_DISPLAY_DISPLAY_n0337_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0337_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0337_0_cyo,
      LI => COMP_DISPLAY_N1408,
      O => COMP_DISPLAY_n0337(1)
    );
  COMP_DISPLAY_DISPLAY_n0337_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N1409
    );
  COMP_DISPLAY_DISPLAY_n0337_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0337_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      S => COMP_DISPLAY_N1409,
      O => COMP_DISPLAY_DISPLAY_n0337_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0337_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0337_1_cyo,
      LI => COMP_DISPLAY_N1409,
      O => COMP_DISPLAY_n0337(2)
    );
  COMP_DISPLAY_DISPLAY_n0337_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2,
      LO => COMP_DISPLAY_N1410
    );
  COMP_DISPLAY_DISPLAY_n0337_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0337_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N1410,
      O => COMP_DISPLAY_DISPLAY_n0337_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0337_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0337_2_cyo,
      LI => COMP_DISPLAY_N1410,
      O => COMP_DISPLAY_n0337(3)
    );
  COMP_DISPLAY_DISPLAY_n0337_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N1411
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11461 : LUT4_L
    generic map(
      INIT => X"0187"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1146
    );
  COMP_DISPLAY_DISPLAY_n0337_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0337_3_cyo,
      LI => COMP_DISPLAY_N1411,
      O => COMP_DISPLAY_n0337(4)
    );
  COMP_DISPLAY_VI2784_SW0_SW0_SW0_SW0 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_VV,
      I1 => CHOICE3699,
      I2 => CHOICE3790,
      I3 => N13010,
      O => N11355
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_36 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N70,
      I1 => COMP_DISPLAY_Mrom_n0008_N71,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_38_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_559 : MUXF5
    port map (
      I0 => N11207,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1201,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N71
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_558 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1141,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1253,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N70
    );
  COMP_DISPLAY_n044693 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      O => CHOICE2990
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6511_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(1),
      I1 => COMP_DISPLAY_n0365(2),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => COMP_DISPLAY_n0365(0),
      LO => N12760
    );
  COMP_DISPLAY_VTS410 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => CHOICE2370
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11411 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(2),
      I1 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1141
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_35 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N67,
      I1 => COMP_DISPLAY_Mrom_n0008_N68,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_39_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_557 : MUXF5
    port map (
      I0 => N11208,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1140,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N68
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_556 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1266,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1241,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N67
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11401 : LUT4_L
    generic map(
      INIT => X"0041"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1140
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5841 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11190
    );
  COMP_CORE_n0129238 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(3),
      I1 => COMP_CORE_COMP_RANDOM_X_REG(2),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(1),
      O => CHOICE2004
    );
  COMP_DISPLAY_XNor_stagelut638 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_21_0,
      LO => COMP_DISPLAY_N1417
    );
  COMP_DISPLAY_XNor_stagecy_rn_637 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1417,
      O => COMP_DISPLAY_XNor_stage_cyo617
    );
  COMP_DISPLAY_XNor_stagelut639 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_21_1,
      LO => COMP_DISPLAY_N1418
    );
  COMP_DISPLAY_XNor_stagecy_rn_638 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo617,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1418,
      O => COMP_DISPLAY_XNor_stage_cyo618
    );
  COMP_DISPLAY_XNor_stagelut640 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_21_2,
      LO => COMP_DISPLAY_N1419
    );
  COMP_DISPLAY_XNor_stagecy_rn_639 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo618,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1419,
      O => COMP_DISPLAY_XNor_stage_cyo619
    );
  COMP_DISPLAY_XNor_stagelut641 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_21_3,
      LO => COMP_DISPLAY_N1420
    );
  COMP_DISPLAY_XNor_stagecy_rn_640 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo619,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1420,
      O => COMP_DISPLAY_XNor_stage_cyo620
    );
  COMP_DISPLAY_XNor_stagelut575 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_2_4,
      LO => COMP_DISPLAY_N1308
    );
  COMP_DISPLAY_XNor_stagecy_rn_641 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo620,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1421,
      O => COMP_DISPLAY_XNor_stage_cyo621
    );
  COMP_DISPLAY_XNor_stagelut576 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_2_4,
      I2 => COMP_CORE_IMPACTS_Y_2_5,
      LO => COMP_DISPLAY_N1309
    );
  COMP_DISPLAY_XNor_stagecy_rn_642 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo621,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1422,
      O => COMP_DISPLAY_XNor_stage_cyo622
    );
  COMP_DISPLAY_XNor_stagelut577 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_6,
      I1 => COMP_CORE_IMPACTS_Y_2_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_2_4,
      LO => COMP_DISPLAY_N1310
    );
  COMP_DISPLAY_XNor_stagecy_rn_643 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo622,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1423,
      O => COMP_DISPLAY_XNor_stage_cyo623
    );
  COMP_DISPLAY_XNor_stagelut645 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1137_0(7),
      LO => COMP_DISPLAY_N1424
    );
  COMP_DISPLAY_XNor_stagecy_rn_644 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo623,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1424,
      O => COMP_DISPLAY_XNor_stage_cyo624
    );
  COMP_DISPLAY_XNor_stagelut646 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1137_0(8),
      LO => COMP_DISPLAY_N1425
    );
  COMP_DISPLAY_XNor_stagecy_rn_645 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo624,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1425,
      O => COMP_DISPLAY_XNor_stage_cyo625
    );
  COMP_DISPLAY_norlut29_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1426
    );
  COMP_DISPLAY_norcy_rn_28 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo625,
      DI => N1,
      S => COMP_DISPLAY_N1426,
      O => COMP_DISPLAY_nor_cyo14
    );
  COMP_DISPLAY_XNor_stagelut647 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_9_0,
      LO => COMP_DISPLAY_N1428
    );
  COMP_DISPLAY_XNor_stagecy_rn_646 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1428,
      O => COMP_DISPLAY_XNor_stage_cyo626
    );
  COMP_DISPLAY_XNor_stagelut648 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_9_1,
      LO => COMP_DISPLAY_N1429
    );
  COMP_DISPLAY_XNor_stagecy_rn_647 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo626,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1429,
      O => COMP_DISPLAY_XNor_stage_cyo627
    );
  COMP_DISPLAY_XNor_stagelut649 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_9_2,
      LO => COMP_DISPLAY_N1430
    );
  COMP_DISPLAY_XNor_stagecy_rn_648 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo627,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1430,
      O => COMP_DISPLAY_XNor_stage_cyo628
    );
  COMP_DISPLAY_XNor_stagelut650 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_9_3,
      LO => COMP_DISPLAY_N1431
    );
  COMP_DISPLAY_XNor_stagecy_rn_649 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo628,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1431,
      O => COMP_DISPLAY_XNor_stage_cyo629
    );
  COMP_DISPLAY_XNor_stagelut365 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_7_4,
      LO => COMP_DISPLAY_N1077
    );
  COMP_DISPLAY_XNor_stagecy_rn_650 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo629,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1432,
      O => COMP_DISPLAY_XNor_stage_cyo630
    );
  COMP_DISPLAY_XNor_stagelut348 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_7_4,
      I2 => COMP_CORE_IMPACTS_Y_7_5,
      LO => COMP_DISPLAY_N1056
    );
  COMP_DISPLAY_XNor_stagecy_rn_651 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo630,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1433,
      O => COMP_DISPLAY_XNor_stage_cyo631
    );
  COMP_DISPLAY_XNor_stagelut349 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_7_6,
      I2 => COMP_CORE_IMPACTS_Y_7_4,
      I3 => COMP_CORE_IMPACTS_Y_7_5,
      LO => COMP_DISPLAY_N1057
    );
  COMP_DISPLAY_XNor_stagecy_rn_652 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo631,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1434,
      O => COMP_DISPLAY_XNor_stage_cyo632
    );
  COMP_DISPLAY_XNor_stagelut654 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1141_5(7),
      LO => COMP_DISPLAY_N1435
    );
  COMP_DISPLAY_XNor_stagecy_rn_653 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo632,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1435,
      O => COMP_DISPLAY_XNor_stage_cyo633
    );
  COMP_DISPLAY_XNor_stagelut655 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1141_5(8),
      LO => COMP_DISPLAY_N1436
    );
  COMP_DISPLAY_XNor_stagecy_rn_654 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo633,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1436,
      O => COMP_DISPLAY_XNor_stage_cyo634
    );
  COMP_DISPLAY_norlut30_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1437
    );
  COMP_DISPLAY_norcy_rn_29 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo634,
      DI => N1,
      S => COMP_DISPLAY_N1437,
      O => COMP_DISPLAY_nor_cyo15
    );
  COMP_DISPLAY_DISPLAY_n0328_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1439
    );
  COMP_DISPLAY_DISPLAY_n0328_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N1439,
      O => COMP_DISPLAY_DISPLAY_n0328_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0328_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1439,
      O => COMP_DISPLAY_n0328(0)
    );
  COMP_DISPLAY_DISPLAY_n0328_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1440
    );
  COMP_DISPLAY_DISPLAY_n0328_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0328_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N1440,
      O => COMP_DISPLAY_DISPLAY_n0328_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0328_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0328_0_cyo,
      LI => COMP_DISPLAY_N1440,
      O => COMP_DISPLAY_n0328(1)
    );
  COMP_DISPLAY_DISPLAY_n0328_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      LO => COMP_DISPLAY_N1441
    );
  COMP_DISPLAY_DISPLAY_n0328_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0328_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1441,
      O => COMP_DISPLAY_DISPLAY_n0328_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0328_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0328_1_cyo,
      LI => COMP_DISPLAY_N1441,
      O => COMP_DISPLAY_n0328(2)
    );
  COMP_DISPLAY_DISPLAY_n0328_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_3_3,
      LO => COMP_DISPLAY_N1442
    );
  COMP_DISPLAY_DISPLAY_n0328_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0328_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1442,
      O => COMP_DISPLAY_DISPLAY_n0328_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0328_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0328_2_cyo,
      LI => COMP_DISPLAY_N1442,
      O => COMP_DISPLAY_n0328(3)
    );
  COMP_DISPLAY_DISPLAY_n0328_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_3_4,
      LO => COMP_DISPLAY_N1443
    );
  COMP_DISPLAY_VI2735 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => CHOICE3970,
      I1 => CHOICE3948,
      I2 => N11273,
      I3 => CHOICE3945,
      O => CHOICE3972
    );
  COMP_DISPLAY_DISPLAY_n0328_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0328_3_cyo,
      LI => COMP_DISPLAY_N1443,
      O => COMP_DISPLAY_n0328(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_34 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N64,
      I1 => COMP_DISPLAY_Mrom_n0008_N65,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_40_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_555 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1194,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1209,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N65
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_554 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1260,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1211,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N64
    );
  COMP_DISPLAY_VI1197 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(2),
      I1 => COMP_DISPLAY_n0329(1),
      O => CHOICE3683
    );
  COMP_DISPLAY_VTB126 : LUT4_L
    generic map(
      INIT => X"0504"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => CHOICE2825,
      I2 => COMP_DISPLAY_N4371,
      I3 => CHOICE2828,
      LO => CHOICE2833
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0072_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N66,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I2 => N59,
      I3 => N1007,
      O => N12762
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6211_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(0),
      LO => N12764
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_33 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N61,
      I1 => COMP_DISPLAY_Mrom_n0008_N62,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_41_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_553 : MUXF5
    port map (
      I0 => N11209,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1132,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N62
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_552 : MUXF5
    port map (
      I0 => N11210,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1215,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N61
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11321 : LUT4_L
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1132
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_361 : LUT4_L
    generic map(
      INIT => X"155F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_36
    );
  COMP_SOURIS_INSTANCE_SOURIS_n007119 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd18,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_paraux,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_error,
      I3 => CHOICE1668,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0071
    );
  COMP_DISPLAY_VTB626 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => COMP_DISPLAY_N4351,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => CHOICE2934
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_32 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N58,
      I1 => COMP_DISPLAY_Mrom_n0008_N59,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_42_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_551 : MUXF5
    port map (
      I0 => N11211,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1213,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N59
    );
  COMP_DISPLAY_DISPLAY_n0271_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      I1 => COMP_SOURIS_Y(0),
      LO => COMP_DISPLAY_N1449
    );
  COMP_DISPLAY_DISPLAY_n0271_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N1449,
      O => COMP_DISPLAY_DISPLAY_n0271_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0271_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1449,
      O => COMP_DISPLAY_n0271(0)
    );
  COMP_DISPLAY_DISPLAY_n0271_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      I1 => COMP_SOURIS_Y(1),
      LO => COMP_DISPLAY_N1450
    );
  COMP_DISPLAY_DISPLAY_n0271_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0271_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N1450,
      O => COMP_DISPLAY_DISPLAY_n0271_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0271_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0271_0_cyo,
      LI => COMP_DISPLAY_N1450,
      O => COMP_DISPLAY_n0271(1)
    );
  COMP_DISPLAY_DISPLAY_n0271_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      I1 => COMP_SOURIS_Y(2),
      LO => COMP_DISPLAY_N1451
    );
  COMP_DISPLAY_DISPLAY_n0271_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0271_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N1451,
      O => COMP_DISPLAY_DISPLAY_n0271_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0271_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0271_1_cyo,
      LI => COMP_DISPLAY_N1451,
      O => COMP_DISPLAY_n0271(2)
    );
  COMP_DISPLAY_DISPLAY_n0271_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_Y(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N1452
    );
  COMP_DISPLAY_DISPLAY_n0271_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0271_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N1452,
      O => COMP_DISPLAY_DISPLAY_n0271_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0271_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0271_2_cyo,
      LI => COMP_DISPLAY_N1452,
      O => COMP_DISPLAY_n0271(3)
    );
  COMP_DISPLAY_n0447110_SW11_G : LUT4_L
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE3994,
      I1 => CHOICE3981,
      I2 => COMP_DISPLAY_VV,
      I3 => CHOICE3987,
      LO => N12766
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_550 : MUXF5
    port map (
      I0 => N11212,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1126,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N58
    );
  COMP_DISPLAY_DISPLAY_n0271_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0271_3_cyo,
      LI => N7115,
      O => COMP_DISPLAY_n0271(4)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_371 : LUT4_L
    generic map(
      INIT => X"3DFF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_37
    );
  COMP_DISPLAY_n0221_2_7 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_VBG,
      I1 => COMP_DISPLAY_VBG2,
      I2 => N13029,
      O => CHOICE3981
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11261 : LUT4_L
    generic map(
      INIT => X"001F"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1126
    );
  COMP_CORE_n0129217 : LUT4
    generic map(
      INIT => X"222A"
    )
    port map (
      I0 => CHOICE1996,
      I1 => COMP_CORE_COMP_RANDOM_X_REG(7),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(8),
      I3 => COMP_CORE_COMP_RANDOM_X_REG(9),
      O => CHOICE1997
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_31 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N55,
      I1 => COMP_DISPLAY_Mrom_n0008_N56,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_43_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_549 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1212,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1221,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N56
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_548 : MUXF5
    port map (
      I0 => N1,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1252,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N55
    );
  COMP_DISPLAY_n0446405 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_N1698,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => COMP_DISPLAY_N2391,
      O => CHOICE3061
    );
  COMP_DISPLAY_VTB70_SW0 : LUT4_L
    generic map(
      INIT => X"FFF9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      LO => N11765
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_0_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt1,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(1)
    );
  COMP_DISPLAY_DISPLAY_n0347_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1459
    );
  COMP_DISPLAY_DISPLAY_n0347_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N1459,
      O => COMP_DISPLAY_DISPLAY_n0347_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0347_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1459,
      O => COMP_DISPLAY_n0347(0)
    );
  COMP_DISPLAY_DISPLAY_n0347_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1460
    );
  COMP_DISPLAY_DISPLAY_n0347_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0347_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N1460,
      O => COMP_DISPLAY_DISPLAY_n0347_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0347_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0347_0_cyo,
      LI => COMP_DISPLAY_N1460,
      O => COMP_DISPLAY_n0347(1)
    );
  COMP_DISPLAY_DISPLAY_n0347_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N1461
    );
  COMP_DISPLAY_DISPLAY_n0347_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0347_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1461,
      O => COMP_DISPLAY_DISPLAY_n0347_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0347_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0347_1_cyo,
      LI => COMP_DISPLAY_N1461,
      O => COMP_DISPLAY_n0347(2)
    );
  COMP_DISPLAY_DISPLAY_n0347_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_22_3,
      LO => COMP_DISPLAY_N1462
    );
  COMP_DISPLAY_DISPLAY_n0347_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0347_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1462,
      O => COMP_DISPLAY_DISPLAY_n0347_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0347_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0347_2_cyo,
      LI => COMP_DISPLAY_N1462,
      O => COMP_DISPLAY_n0347(3)
    );
  COMP_DISPLAY_DISPLAY_n0347_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_22_4,
      LO => COMP_DISPLAY_N1463
    );
  COMP_DISPLAY_VTB6 : LUT4_L
    generic map(
      INIT => X"4808"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_DISPLAY_N4391,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      LO => CHOICE2802
    );
  COMP_DISPLAY_DISPLAY_n0347_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0347_3_cyo,
      LI => COMP_DISPLAY_N1463,
      O => COMP_DISPLAY_n0347(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_30 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N52,
      I1 => COMP_DISPLAY_Mrom_n0008_N53,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_44_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_547 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1216,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1225,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N53
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_546 : MUXF5
    port map (
      I0 => N1,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1267,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N52
    );
  COMP_DISPLAY_VI2748_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => CHOICE3903,
      I1 => CHOICE3900,
      I2 => CHOICE3813,
      I3 => CHOICE3835,
      O => N11264
    );
  COMP_DISPLAY_VTB442 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => CHOICE2866,
      I2 => CHOICE2892,
      I3 => CHOICE2856,
      O => CHOICE2896
    );
  COMP_DISPLAY_VTS150 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2323
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_13 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_33,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_34,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N36
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_29 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N49,
      I1 => COMP_DISPLAY_Mrom_n0008_N50,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_45_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_545 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1220,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1116,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N50
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_544 : MUXF5
    port map (
      I0 => N1,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1264,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N49
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11161 : LUT3_L
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1116
    );
  COMP_DISPLAY_VI128 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3478,
      I1 => COMP_DISPLAY_n0363(0),
      I2 => COMP_DISPLAY_n0191_2_Q,
      I3 => COMP_DISPLAY_n0191_1_Q,
      LO => CHOICE3479
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_14 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_35,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_36,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N37
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_9 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N36,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N37,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N38
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_28 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N46,
      I1 => COMP_DISPLAY_Mrom_n0008_N47,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_46_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_543 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1111,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1233,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N47
    );
  COMP_DISPLAY_DISPLAY_n0354_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N1469
    );
  COMP_DISPLAY_DISPLAY_n0354_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N1469,
      O => COMP_DISPLAY_DISPLAY_n0354_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0354_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1469,
      O => COMP_DISPLAY_n0354(0)
    );
  COMP_DISPLAY_DISPLAY_n0354_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N1470
    );
  COMP_DISPLAY_DISPLAY_n0354_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0354_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N1470,
      O => COMP_DISPLAY_DISPLAY_n0354_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0354_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0354_0_cyo,
      LI => COMP_DISPLAY_N1470,
      O => COMP_DISPLAY_n0354(1)
    );
  COMP_DISPLAY_DISPLAY_n0354_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N1471
    );
  COMP_DISPLAY_DISPLAY_n0354_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0354_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N1471,
      O => COMP_DISPLAY_DISPLAY_n0354_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0354_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0354_1_cyo,
      LI => COMP_DISPLAY_N1471,
      O => COMP_DISPLAY_n0354(2)
    );
  COMP_DISPLAY_DISPLAY_n0354_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N1472
    );
  COMP_DISPLAY_DISPLAY_n0354_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0354_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N1472,
      O => COMP_DISPLAY_DISPLAY_n0354_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0354_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0354_2_cyo,
      LI => COMP_DISPLAY_N1472,
      O => COMP_DISPLAY_n0354(3)
    );
  COMP_DISPLAY_DISPLAY_n0354_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      I1 => COMP_CORE_IMPACTS_Y_14_4,
      LO => COMP_DISPLAY_N1473
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_542 : MUXF5
    port map (
      I0 => N1,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1231,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N46
    );
  COMP_DISPLAY_DISPLAY_n0354_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0354_3_cyo,
      LI => COMP_DISPLAY_N1473,
      O => COMP_DISPLAY_n0354(4)
    );
  COMP_DISPLAY_VI123 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(2),
      I1 => COMP_DISPLAY_n0363(1),
      O => CHOICE3478
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_11111 : LUT3_L
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1111
    );
  COMP_DISPLAY_VTB545_SW1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => N11733
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66911_F : LUT4_L
    generic map(
      INIT => X"AAA3"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10378
    );
  COMP_DISPLAY_n0328_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(2),
      O => N11608
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_88 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_81,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_88_rt,
      O => COMP_DISPLAY_n0374(29)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_271 : LUT4_L
    generic map(
      INIT => X"B4A5"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(13),
      I1 => COMP_DISPLAY_n0304(15),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_512,
      I3 => N11240,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_27
    );
  COMP_DISPLAY_VL1015 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(2),
      I1 => CHOICE3405,
      I2 => CHOICE3391,
      O => CHOICE3407
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40211_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(2),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(0),
      LO => N12768
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4981 : LUT4_L
    generic map(
      INIT => X"07C0"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(4),
      I1 => COMP_DISPLAY_n0304(5),
      I2 => COMP_DISPLAY_n0304(6),
      I3 => COMP_DISPLAY_n0304(7),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_498
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67511_F : LUT4_L
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N10366
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_516 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(2),
      I1 => COMP_DISPLAY_n0351(4),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => N7629,
      O => COMP_DISPLAY_n0186_22_Q
    );
  COMP_DISPLAY_n0352_0_3_SW2 : LUT4
    generic map(
      INIT => X"C17F"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      O => N11743
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_12_613 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_11,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_485,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_13,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_12
    );
  COMP_DISPLAY_DISPLAY_n0367_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2,
      LO => COMP_DISPLAY_N1479
    );
  COMP_DISPLAY_DISPLAY_n0367_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N1479,
      O => COMP_DISPLAY_DISPLAY_n0367_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0367_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1479,
      O => COMP_DISPLAY_n0367(0)
    );
  COMP_DISPLAY_DISPLAY_n0367_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2,
      LO => COMP_DISPLAY_N1480
    );
  COMP_DISPLAY_DISPLAY_n0367_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0367_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N1480,
      O => COMP_DISPLAY_DISPLAY_n0367_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0367_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0367_0_cyo,
      LI => COMP_DISPLAY_N1480,
      O => COMP_DISPLAY_n0367(1)
    );
  COMP_DISPLAY_DISPLAY_n0367_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2,
      LO => COMP_DISPLAY_N1481
    );
  COMP_DISPLAY_DISPLAY_n0367_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0367_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N1481,
      O => COMP_DISPLAY_DISPLAY_n0367_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0367_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0367_1_cyo,
      LI => COMP_DISPLAY_N1481,
      O => COMP_DISPLAY_n0367(2)
    );
  COMP_DISPLAY_DISPLAY_n0367_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N1482
    );
  COMP_DISPLAY_DISPLAY_n0367_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0367_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N1482,
      O => COMP_DISPLAY_DISPLAY_n0367_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0367_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0367_2_cyo,
      LI => COMP_DISPLAY_N1482,
      O => COMP_DISPLAY_n0367(3)
    );
  COMP_DISPLAY_DISPLAY_n0367_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2,
      LO => COMP_DISPLAY_N1483
    );
  COMP_DISPLAY_n045369 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => CHOICE2513,
      I1 => COMP_DISPLAY_n0846,
      I2 => CHOICE2527,
      O => CHOICE2530
    );
  COMP_DISPLAY_DISPLAY_n0367_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0367_3_cyo,
      LI => COMP_DISPLAY_N1483,
      O => COMP_DISPLAY_n0367(4)
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23811_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(2),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(1),
      LO => N12770
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_245_SW0 : LUT4
    generic map(
      INIT => X"E78F"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      O => N7257
    );
  COMP_DISPLAY_VTB209 : LUT4
    generic map(
      INIT => X"0484"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      O => CHOICE2846
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_244 : LUT4_L
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(2),
      I1 => COMP_DISPLAY_n0334(4),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => N11545,
      LO => COMP_DISPLAY_n0177_2_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_244_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      O => N11545
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_243 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(4),
      I1 => COMP_DISPLAY_n0334(3),
      I2 => N11576,
      O => COMP_DISPLAY_n0177_1_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC112_G : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N3,
      LO => N12772
    );
  COMP_DISPLAY_VTS153 : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => CHOICE2323,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      LO => CHOICE2324
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N4,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(0)
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_12581 : LUT4_L
    generic map(
      INIT => X"F9FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1258
    );
  COMP_DISPLAY_n0221_2_81 : LUT4_L
    generic map(
      INIT => X"1115"
    )
    port map (
      I0 => COMP_DISPLAY_VTS,
      I1 => CHOICE2509,
      I2 => CHOICE2437,
      I3 => CHOICE2499,
      LO => CHOICE3998
    );
  COMP_DISPLAY_VP315_SW0 : LUT4
    generic map(
      INIT => X"9DBF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => N11660
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20911_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12774
    );
  COMP_DISPLAY_VI520 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(2),
      I1 => COMP_DISPLAY_n0347(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF55,
      O => CHOICE3552
    );
  COMP_DISPLAY_DISPLAY_n0360_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1489
    );
  COMP_DISPLAY_DISPLAY_n0360_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N1489,
      O => COMP_DISPLAY_DISPLAY_n0360_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0360_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1489,
      O => COMP_DISPLAY_n0360(0)
    );
  COMP_DISPLAY_DISPLAY_n0360_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1490
    );
  COMP_DISPLAY_DISPLAY_n0360_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0360_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N1490,
      O => COMP_DISPLAY_DISPLAY_n0360_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0360_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0360_0_cyo,
      LI => COMP_DISPLAY_N1490,
      O => COMP_DISPLAY_n0360(1)
    );
  COMP_DISPLAY_DISPLAY_n0360_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N1491
    );
  COMP_DISPLAY_DISPLAY_n0360_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0360_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1491,
      O => COMP_DISPLAY_DISPLAY_n0360_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0360_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0360_1_cyo,
      LI => COMP_DISPLAY_N1491,
      O => COMP_DISPLAY_n0360(2)
    );
  COMP_DISPLAY_DISPLAY_n0360_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_15_3,
      LO => COMP_DISPLAY_N1492
    );
  COMP_DISPLAY_DISPLAY_n0360_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0360_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1492,
      O => COMP_DISPLAY_DISPLAY_n0360_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0360_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0360_2_cyo,
      LI => COMP_DISPLAY_N1492,
      O => COMP_DISPLAY_n0360(3)
    );
  COMP_DISPLAY_DISPLAY_n0360_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_15_4,
      LO => COMP_DISPLAY_N1493
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16711_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(2),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12776
    );
  COMP_DISPLAY_DISPLAY_n0360_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0360_3_cyo,
      LI => COMP_DISPLAY_N1493,
      O => COMP_DISPLAY_n0360(4)
    );
  COMP_DISPLAY_VI1153 : LUT4_L
    generic map(
      INIT => X"DDD8"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(4),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0341_3_MUXF7,
      I2 => CHOICE3666,
      I3 => CHOICE3664,
      LO => CHOICE3671
    );
  COMP_DISPLAY_n0336_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(1),
      O => N11449
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_15 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_37,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N39
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_68811_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12778
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81411_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12780
    );
  COMP_DISPLAY_VP323 : LUT4_L
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      LO => CHOICE2240
    );
  COMP_DISPLAY_n0341_0_7_SW0 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(1),
      O => N11489
    );
  COMP_DISPLAY_VL989_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_36_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_52_Q,
      LO => N12782
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_37_614 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_36,
      DI => COMP_DISPLAY_Mmult_n0374_inst_lut4_538,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_40,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_37
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_22 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N28,
      I1 => COMP_DISPLAY_Mrom_n0008_N29,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_52_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_536 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1088,
      I1 => N0,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N29
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_535 : MUXF5
    port map (
      I0 => N11213,
      I1 => N1,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N28
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_10881 : LUT3_L
    generic map(
      INIT => X"93"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(3),
      I2 => COMP_DISPLAY_n0323(2),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1088
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_64411_F : LUT4_L
    generic map(
      INIT => X"2122"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N10424
    );
  COMP_DISPLAY_n0446119 : LUT4_L
    generic map(
      INIT => X"FCDC"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_N4511,
      I2 => COMP_DISPLAY_N4561,
      I3 => COMP_DISPLAY_N4521,
      LO => CHOICE2997
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_21 : MUXF6
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_N25,
      I1 => COMP_DISPLAY_Mrom_n0008_N26,
      S => COMP_DISPLAY_n0323(5),
      O => COMP_DISPLAY_n0008_53_Q
    );
  COMP_DISPLAY_DISPLAY_n0356_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1499
    );
  COMP_DISPLAY_DISPLAY_n0356_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N1499,
      O => COMP_DISPLAY_DISPLAY_n0356_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0356_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1499,
      O => COMP_DISPLAY_n0356(0)
    );
  COMP_DISPLAY_DISPLAY_n0356_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1500
    );
  COMP_DISPLAY_DISPLAY_n0356_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0356_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N1500,
      O => COMP_DISPLAY_DISPLAY_n0356_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0356_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0356_0_cyo,
      LI => COMP_DISPLAY_N1500,
      O => COMP_DISPLAY_n0356(1)
    );
  COMP_DISPLAY_DISPLAY_n0356_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      LO => COMP_DISPLAY_N1501
    );
  COMP_DISPLAY_DISPLAY_n0356_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0356_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1501,
      O => COMP_DISPLAY_DISPLAY_n0356_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0356_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0356_1_cyo,
      LI => COMP_DISPLAY_N1501,
      O => COMP_DISPLAY_n0356(2)
    );
  COMP_DISPLAY_DISPLAY_n0356_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_14_3,
      LO => COMP_DISPLAY_N1502
    );
  COMP_DISPLAY_DISPLAY_n0356_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0356_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1502,
      O => COMP_DISPLAY_DISPLAY_n0356_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0356_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0356_2_cyo,
      LI => COMP_DISPLAY_N1502,
      O => COMP_DISPLAY_n0356(3)
    );
  COMP_DISPLAY_DISPLAY_n0356_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_14_4,
      LO => COMP_DISPLAY_N1503
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_534 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1085,
      I1 => N0,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N26
    );
  COMP_DISPLAY_DISPLAY_n0356_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0356_3_cyo,
      LI => COMP_DISPLAY_N1503,
      O => COMP_DISPLAY_n0356(4)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_533 : MUXF5
    port map (
      I0 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1214,
      I1 => COMP_DISPLAY_Mrom_n0008_inst_lut4_1258,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N25
    );
  COMP_DISPLAY_Mrom_n0008_inst_lut4_10851 : LUT3_L
    generic map(
      INIT => X"47"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => COMP_DISPLAY_Mrom_n0008_inst_lut4_1085
    );
  COMP_DISPLAY_n0221_2_17 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_CORE_XTIRS(4),
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_XTIRS(2),
      I3 => COMP_CORE_XTIRS(3),
      O => CHOICE3987
    );
  COMP_DISPLAY_VTS144 : LUT4
    generic map(
      INIT => X"222A"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => CHOICE2319
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19011_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12784
    );
  COMP_DISPLAY_n078411 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_N4561,
      I2 => N13036,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => COMP_DISPLAY_n07842
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_10 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N39,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N41
    );
  COMP_DISPLAY_VI2405 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(2),
      I1 => COMP_DISPLAY_n0360(1),
      O => CHOICE3912
    );
  COMP_CORE_n0174174_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => COMP_CORE_n0069(9),
      I1 => COMP_CORE_COUP2,
      I2 => COMP_CORE_COUP1,
      O => N11778
    );
  COMP_DISPLAY_VTS370 : LUT4
    generic map(
      INIT => X"222F"
    )
    port map (
      I0 => CHOICE2328,
      I1 => COMP_DISPLAY_N62,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I3 => N11497,
      O => CHOICE2366
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5991 : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11168
    );
  COMP_DISPLAY_Ker432625 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_7_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_1,
      O => CHOICE2785
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(2),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(0),
      LO => N12786
    );
  COMP_DISPLAY_VI2410 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3912,
      I1 => COMP_DISPLAY_n0360(0),
      I2 => COMP_DISPLAY_n0189_2_Q,
      I3 => COMP_DISPLAY_n0189_1_Q,
      LO => CHOICE3913
    );
  COMP_DISPLAY_Ker881 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => COMP_DISPLAY_N88
    );
  COMP_DISPLAY_n0446344_SW1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => N11772
    );
  COMP_DISPLAY_DISPLAY_n0350_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      LO => COMP_DISPLAY_N1509
    );
  COMP_DISPLAY_DISPLAY_n0350_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5,
      S => COMP_DISPLAY_N1509,
      O => COMP_DISPLAY_DISPLAY_n0350_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0350_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1509,
      O => COMP_DISPLAY_n0350(0)
    );
  COMP_DISPLAY_DISPLAY_n0350_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      LO => COMP_DISPLAY_N1510
    );
  COMP_DISPLAY_DISPLAY_n0350_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0350_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5,
      S => COMP_DISPLAY_N1510,
      O => COMP_DISPLAY_DISPLAY_n0350_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0350_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0350_0_cyo,
      LI => COMP_DISPLAY_N1510,
      O => COMP_DISPLAY_n0350(1)
    );
  COMP_DISPLAY_DISPLAY_n0350_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      I1 => COMP_CORE_IMPACTS_X_10_2,
      LO => COMP_DISPLAY_N1511
    );
  COMP_DISPLAY_DISPLAY_n0350_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0350_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1511,
      O => COMP_DISPLAY_DISPLAY_n0350_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0350_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0350_1_cyo,
      LI => COMP_DISPLAY_N1511,
      O => COMP_DISPLAY_n0350(2)
    );
  COMP_DISPLAY_DISPLAY_n0350_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_10_3,
      LO => COMP_DISPLAY_N1512
    );
  COMP_DISPLAY_DISPLAY_n0350_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0350_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1512,
      O => COMP_DISPLAY_DISPLAY_n0350_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0350_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0350_2_cyo,
      LI => COMP_DISPLAY_N1512,
      O => COMP_DISPLAY_n0350(3)
    );
  COMP_DISPLAY_DISPLAY_n0350_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_10_4,
      LO => COMP_DISPLAY_N1513
    );
  COMP_DISPLAY_VI977 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(2),
      I1 => COMP_DISPLAY_n0368(1),
      O => CHOICE3639
    );
  COMP_DISPLAY_DISPLAY_n0350_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0350_3_cyo,
      LI => COMP_DISPLAY_N1513,
      O => COMP_DISPLAY_n0350(4)
    );
  COMP_DISPLAY_VI2490 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE3925,
      I1 => COMP_DISPLAY_n0360(4),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0360_3_MUXF7,
      I3 => CHOICE3919,
      O => CHOICE3926
    );
  COMP_DISPLAY_VI2415 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF56,
      I2 => CHOICE3913,
      O => CHOICE3914
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f7_5 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N38,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N41,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_2_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8711_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12788
    );
  COMP_DISPLAY_Ker432153 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE2692
    );
  COMP_DISPLAY_VTB238 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => CHOICE2846,
      I2 => CHOICE2853,
      I3 => CHOICE2848,
      O => CHOICE2854
    );
  COMP_DISPLAY_VI1282_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3696,
      I1 => COMP_DISPLAY_n0329(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF62,
      I3 => CHOICE3685,
      LO => N12790
    );
  COMP_DISPLAY_VTS370_SW0 : LUT4_L
    generic map(
      INIT => X"1115"
    )
    port map (
      I0 => CHOICE2362,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => CHOICE2341,
      I3 => CHOICE2349,
      LO => N11497
    );
  COMP_DISPLAY_VI1336 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3707,
      I1 => COMP_DISPLAY_n0336(0),
      I2 => COMP_DISPLAY_n0177_2_Q,
      I3 => COMP_DISPLAY_n0177_1_Q,
      O => CHOICE3708
    );
  COMP_DISPLAY_VI311 : LUT4_L
    generic map(
      INIT => X"F5E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(4),
      I1 => CHOICE3506,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0328_3_MUXF7,
      I3 => CHOICE3504,
      LO => CHOICE3511
    );
  COMP_DISPLAY_VI2246_SW0_G : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF61,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF6,
      LO => N12792
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3111_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(3),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12794
    );
  COMP_DISPLAY_VI1352 : LUT4_L
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(2),
      I1 => COMP_DISPLAY_n0336(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF56,
      I3 => CHOICE3708,
      LO => CHOICE3710
    );
  COMP_CORE_n0174109 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_CORE_n0070(8),
      I1 => COMP_CORE_n0070(7),
      I2 => COMP_CORE_n0070(6),
      I3 => N11495,
      O => CHOICE2062
    );
  COMP_DISPLAY_VL45 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(0),
      I1 => COMP_DISPLAY_n0318(5),
      I2 => COMP_DISPLAY_n0008_46_Q,
      I3 => COMP_DISPLAY_n0008_14_Q,
      O => CHOICE3216
    );
  COMP_DISPLAY_VVO411 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE2464,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => CHOICE2442,
      I3 => CHOICE2448,
      O => CHOICE2465
    );
  COMP_DISPLAY_DISPLAY_n0346_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      LO => COMP_DISPLAY_N1519
    );
  COMP_DISPLAY_DISPLAY_n0346_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3,
      S => COMP_DISPLAY_N1519,
      O => COMP_DISPLAY_DISPLAY_n0346_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0346_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1519,
      O => COMP_DISPLAY_n0346(0)
    );
  COMP_DISPLAY_DISPLAY_n0346_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      LO => COMP_DISPLAY_N1520
    );
  COMP_DISPLAY_DISPLAY_n0346_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0346_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3,
      S => COMP_DISPLAY_N1520,
      O => COMP_DISPLAY_DISPLAY_n0346_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0346_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0346_0_cyo,
      LI => COMP_DISPLAY_N1520,
      O => COMP_DISPLAY_n0346(1)
    );
  COMP_DISPLAY_DISPLAY_n0346_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      LO => COMP_DISPLAY_N1521
    );
  COMP_DISPLAY_DISPLAY_n0346_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0346_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      S => COMP_DISPLAY_N1521,
      O => COMP_DISPLAY_DISPLAY_n0346_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0346_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0346_1_cyo,
      LI => COMP_DISPLAY_N1521,
      O => COMP_DISPLAY_n0346(2)
    );
  COMP_DISPLAY_DISPLAY_n0346_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      LO => COMP_DISPLAY_N1522
    );
  COMP_DISPLAY_DISPLAY_n0346_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0346_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3,
      S => COMP_DISPLAY_N1522,
      O => COMP_DISPLAY_DISPLAY_n0346_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0346_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0346_2_cyo,
      LI => COMP_DISPLAY_N1522,
      O => COMP_DISPLAY_n0346(3)
    );
  COMP_DISPLAY_DISPLAY_n0346_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      I1 => COMP_CORE_IMPACTS_Y_11_4,
      LO => COMP_DISPLAY_N1523
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5231 : LUT4_L
    generic map(
      INIT => X"96A4"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(13),
      I1 => COMP_DISPLAY_n0304(14),
      I2 => COMP_DISPLAY_n0304(15),
      I3 => COMP_DISPLAY_n0304(12),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_523
    );
  COMP_DISPLAY_DISPLAY_n0346_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0346_3_cyo,
      LI => COMP_DISPLAY_N1523,
      O => COMP_DISPLAY_n0346(4)
    );
  COMP_DISPLAY_VI982 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3639,
      I1 => COMP_DISPLAY_n0368(0),
      I2 => COMP_DISPLAY_n0193_2_Q,
      I3 => COMP_DISPLAY_n0193_1_Q,
      LO => CHOICE3640
    );
  COMP_DISPLAY_n045342 : LUT4_L
    generic map(
      INIT => X"F400"
    )
    port map (
      I0 => CHOICE2785,
      I1 => COMP_DISPLAY_N99,
      I2 => CHOICE2522,
      I3 => CHOICE2526,
      LO => CHOICE2527
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_391 : LUT4_L
    generic map(
      INIT => X"1C0C"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_39
    );
  COMP_DISPLAY_VTS328 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => CHOICE2358,
      I3 => N11425,
      O => CHOICE2362
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC1118 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_Y_MIN_2(6),
      I1 => COMP_DISPLAY_Y_MIN_2(7),
      I2 => COMP_DISPLAY_Y_MIN_2(8),
      I3 => COMP_DISPLAY_Y_MIN_2(9),
      O => CHOICE2633
    );
  COMP_DISPLAY_n0446125 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => CHOICE2997,
      I3 => COMP_DISPLAY_n0846,
      O => CHOICE3001
    );
  COMP_DISPLAY_n0360_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0358(4),
      I2 => N7854,
      I3 => COMP_DISPLAY_n0189_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N203
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14711_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(0),
      LO => N12796
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4411_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12798
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_267_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      O => N7244
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41511_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(2),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(0),
      LO => N12800
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28911_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(1),
      I1 => COMP_DISPLAY_n0338(2),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(0),
      LO => N12802
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72311_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(3),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(1),
      LO => N12804
    );
  COMP_DISPLAY_DISPLAY_n0422_8_xor11 : LUT4
    generic map(
      INIT => X"9555"
    )
    port map (
      I0 => COMP_CORE_XTIRS(4),
      I1 => COMP_CORE_XTIRS(3),
      I2 => COMP_CORE_XTIRS(2),
      I3 => N7239,
      O => COMP_DISPLAY_n0422(8)
    );
  COMP_DISPLAY_DISPLAY_n0339_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_0,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      LO => COMP_DISPLAY_N1529
    );
  COMP_DISPLAY_DISPLAY_n0339_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3,
      S => COMP_DISPLAY_N1529,
      O => COMP_DISPLAY_DISPLAY_n0339_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0339_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1529,
      O => COMP_DISPLAY_n0339(0)
    );
  COMP_DISPLAY_DISPLAY_n0339_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_1,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      LO => COMP_DISPLAY_N1530
    );
  COMP_DISPLAY_DISPLAY_n0339_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0339_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3,
      S => COMP_DISPLAY_N1530,
      O => COMP_DISPLAY_DISPLAY_n0339_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0339_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0339_0_cyo,
      LI => COMP_DISPLAY_N1530,
      O => COMP_DISPLAY_n0339(1)
    );
  COMP_DISPLAY_DISPLAY_n0339_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => COMP_DISPLAY_N1531
    );
  COMP_DISPLAY_DISPLAY_n0339_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0339_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1531,
      O => COMP_DISPLAY_DISPLAY_n0339_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0339_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0339_1_cyo,
      LI => COMP_DISPLAY_N1531,
      O => COMP_DISPLAY_n0339(2)
    );
  COMP_DISPLAY_DISPLAY_n0339_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_8_3,
      LO => COMP_DISPLAY_N1532
    );
  COMP_DISPLAY_DISPLAY_n0339_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0339_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1532,
      O => COMP_DISPLAY_DISPLAY_n0339_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0339_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0339_2_cyo,
      LI => COMP_DISPLAY_N1532,
      O => COMP_DISPLAY_n0339(3)
    );
  COMP_DISPLAY_DISPLAY_n0339_4_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_8_4,
      LO => COMP_DISPLAY_N1533
    );
  COMP_DISPLAY_DISPLAY_n0422_8_xor11_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_XTIRS(0),
      I1 => COMP_CORE_XTIRS(1),
      LO => N7239
    );
  COMP_DISPLAY_DISPLAY_n0339_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0339_3_cyo,
      LI => COMP_DISPLAY_N1533,
      O => COMP_DISPLAY_n0339(4)
    );
  COMP_DISPLAY_Madd_n0320_Mxor_Result_9_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_SOURIS_Y(5),
      I1 => COMP_SOURIS_Y(9),
      I2 => COMP_SOURIS_Y(7),
      I3 => N7237,
      O => COMP_DISPLAY_n0320(9)
    );
  COMP_DISPLAY_Madd_n0320_Mxor_Result_9_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_SOURIS_Y(6),
      I1 => COMP_SOURIS_Y(8),
      LO => N7237
    );
  COMP_DISPLAY_Madd_n0319_Mxor_Result_9_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_SOURIS_X(5),
      I1 => COMP_SOURIS_X(9),
      I2 => COMP_SOURIS_X(7),
      I3 => N7235,
      O => COMP_DISPLAY_n0319(9)
    );
  COMP_DISPLAY_Madd_n0319_Mxor_Result_9_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_SOURIS_X(6),
      I1 => COMP_SOURIS_X(8),
      LO => N7235
    );
  COMP_DISPLAY_Madd_n0169_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_4,
      I1 => COMP_CORE_IMPACTS_Y_19_8,
      I2 => COMP_CORE_IMPACTS_Y_19_6,
      I3 => N7233,
      O => COMP_DISPLAY_n1159_27(8)
    );
  COMP_DISPLAY_Madd_n0169_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_5,
      I1 => COMP_CORE_IMPACTS_Y_19_7,
      LO => N7233
    );
  COMP_DISPLAY_Madd_n0173_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_4,
      I1 => COMP_CORE_IMPACTS_Y_21_8,
      I2 => COMP_CORE_IMPACTS_Y_21_6,
      I3 => N7231,
      O => COMP_DISPLAY_n1137_0(8)
    );
  COMP_DISPLAY_Madd_n0173_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_5,
      I1 => COMP_CORE_IMPACTS_Y_21_7,
      LO => N7231
    );
  COMP_DISPLAY_Madd_n0167_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_4,
      I1 => COMP_CORE_IMPACTS_Y_18_8,
      I2 => COMP_CORE_IMPACTS_Y_18_6,
      I3 => N7229,
      O => COMP_DISPLAY_n1155_31(8)
    );
  COMP_DISPLAY_Madd_n0167_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_7,
      I1 => COMP_CORE_IMPACTS_Y_18_5,
      LO => N7229
    );
  COMP_DISPLAY_Madd_n0171_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_4,
      I1 => COMP_CORE_IMPACTS_Y_20_8,
      I2 => COMP_CORE_IMPACTS_Y_20_6,
      I3 => N7227,
      O => COMP_DISPLAY_n1131_11(8)
    );
  COMP_DISPLAY_Madd_n0171_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_5,
      I1 => COMP_CORE_IMPACTS_Y_20_7,
      LO => N7227
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77911_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(1),
      LO => N12806
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30711_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(2),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12808
    );
  COMP_DISPLAY_Madd_n0165_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_4,
      I1 => COMP_CORE_IMPACTS_Y_17_8,
      I2 => COMP_CORE_IMPACTS_Y_17_6,
      I3 => N7223,
      O => COMP_DISPLAY_n1157_19(8)
    );
  COMP_DISPLAY_Madd_n0165_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_7,
      I1 => COMP_CORE_IMPACTS_Y_17_5,
      LO => N7223
    );
  COMP_DISPLAY_DISPLAY_n0270_0_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      LO => COMP_DISPLAY_N1539
    );
  COMP_DISPLAY_DISPLAY_n0270_0_cy : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      S => COMP_DISPLAY_N1539,
      O => COMP_DISPLAY_DISPLAY_n0270_0_cyo
    );
  COMP_DISPLAY_DISPLAY_n0270_0_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_N1539,
      O => COMP_DISPLAY_n0270(0)
    );
  COMP_DISPLAY_DISPLAY_n0270_1_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      LO => COMP_DISPLAY_N1540
    );
  COMP_DISPLAY_DISPLAY_n0270_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0270_0_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4,
      S => COMP_DISPLAY_N1540,
      O => COMP_DISPLAY_DISPLAY_n0270_1_cyo
    );
  COMP_DISPLAY_DISPLAY_n0270_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0270_0_cyo,
      LI => COMP_DISPLAY_N1540,
      O => COMP_DISPLAY_n0270(1)
    );
  COMP_DISPLAY_DISPLAY_n0270_2_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_SOURIS_X(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      LO => COMP_DISPLAY_N1541
    );
  COMP_DISPLAY_DISPLAY_n0270_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0270_1_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      S => COMP_DISPLAY_N1541,
      O => COMP_DISPLAY_DISPLAY_n0270_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0270_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0270_1_cyo,
      LI => COMP_DISPLAY_N1541,
      O => COMP_DISPLAY_n0270(2)
    );
  COMP_DISPLAY_DISPLAY_n0270_3_lut : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I1 => COMP_SOURIS_X(3),
      LO => COMP_DISPLAY_N1542
    );
  COMP_DISPLAY_DISPLAY_n0270_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0270_2_cyo,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1542,
      O => COMP_DISPLAY_DISPLAY_n0270_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0270_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0270_2_cyo,
      LI => COMP_DISPLAY_N1542,
      O => COMP_DISPLAY_n0270(3)
    );
  COMP_DISPLAY_n0372_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(2),
      O => N11603
    );
  COMP_DISPLAY_Madd_n0159_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_4,
      I1 => COMP_CORE_IMPACTS_Y_14_8,
      I2 => COMP_CORE_IMPACTS_Y_14_6,
      I3 => N7221,
      O => COMP_DISPLAY_n1151_15(8)
    );
  COMP_DISPLAY_DISPLAY_n0270_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0270_3_cyo,
      LI => N7116,
      O => COMP_DISPLAY_n0270(4)
    );
  COMP_DISPLAY_Madd_n0159_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_5,
      I1 => COMP_CORE_IMPACTS_Y_14_7,
      LO => N7221
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_401 : LUT4_L
    generic map(
      INIT => X"096A"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_40
    );
  COMP_DISPLAY_Madd_n0163_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_4,
      I1 => COMP_CORE_IMPACTS_Y_16_8,
      I2 => COMP_CORE_IMPACTS_Y_16_6,
      I3 => N7218,
      O => COMP_DISPLAY_n1153_18(8)
    );
  COMP_DISPLAY_Madd_n0163_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_5,
      I1 => COMP_CORE_IMPACTS_Y_16_7,
      LO => N7218
    );
  COMP_DISPLAY_Madd_n0157_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_4,
      I1 => COMP_CORE_IMPACTS_Y_13_8,
      I2 => COMP_CORE_IMPACTS_Y_13_6,
      I3 => N7216,
      O => COMP_DISPLAY_n1145_36(8)
    );
  COMP_DISPLAY_Madd_n0157_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_5,
      I1 => COMP_CORE_IMPACTS_Y_13_7,
      LO => N7216
    );
  COMP_DISPLAY_Madd_n0161_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_4,
      I1 => COMP_CORE_IMPACTS_Y_15_8,
      I2 => COMP_CORE_IMPACTS_Y_15_6,
      I3 => N7214,
      O => COMP_DISPLAY_n1149_32(8)
    );
  COMP_DISPLAY_Madd_n0161_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_5,
      I1 => COMP_CORE_IMPACTS_Y_15_7,
      LO => N7214
    );
  COMP_DISPLAY_n044925 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => N11644,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE1985
    );
  COMP_DISPLAY_Madd_n0155_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_4,
      I1 => COMP_CORE_IMPACTS_Y_12_8,
      I2 => COMP_CORE_IMPACTS_Y_12_6,
      I3 => N7212,
      O => COMP_DISPLAY_n1147_20(8)
    );
  COMP_DISPLAY_DISPLAY_n0263_2_cy : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt1,
      O => COMP_DISPLAY_DISPLAY_n0263_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0263_2_xor : XORCY
    port map (
      CI => N1,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt,
      O => COMP_DISPLAY_n0263(2)
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4111_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12810
    );
  COMP_DISPLAY_Madd_n0155_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_5,
      I1 => COMP_CORE_IMPACTS_Y_12_7,
      LO => N7212
    );
  COMP_DISPLAY_DISPLAY_n0263_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0263_2_cyo,
      LI => COMP_DISPLAY_N460,
      O => COMP_DISPLAY_n0263(3)
    );
  COMP_DISPLAY_Madd_n0149_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_4,
      I1 => COMP_CORE_IMPACTS_Y_9_8,
      I2 => COMP_CORE_IMPACTS_Y_9_6,
      I3 => N7210,
      O => COMP_DISPLAY_n1141_5(8)
    );
  COMP_DISPLAY_Madd_n0149_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_7,
      I1 => COMP_CORE_IMPACTS_Y_9_5,
      LO => N7210
    );
  COMP_DISPLAY_Madd_n0153_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_4,
      I1 => COMP_CORE_IMPACTS_Y_11_8,
      I2 => COMP_CORE_IMPACTS_Y_11_6,
      I3 => N7208,
      O => COMP_DISPLAY_n1143_6(8)
    );
  COMP_DISPLAY_Madd_n0153_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_5,
      I1 => COMP_CORE_IMPACTS_Y_11_7,
      LO => N7208
    );
  COMP_DISPLAY_Madd_n0147_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_4,
      I1 => COMP_CORE_IMPACTS_Y_8_8,
      I2 => COMP_CORE_IMPACTS_Y_8_6,
      I3 => N7206,
      O => COMP_DISPLAY_n1133_37(8)
    );
  COMP_DISPLAY_Madd_n0147_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_7,
      I1 => COMP_CORE_IMPACTS_Y_8_5,
      LO => N7206
    );
  COMP_DISPLAY_Madd_n0151_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_4,
      I1 => COMP_CORE_IMPACTS_Y_10_8,
      I2 => COMP_CORE_IMPACTS_Y_10_6,
      I3 => N7204,
      O => COMP_DISPLAY_n1139_38(8)
    );
  COMP_DISPLAY_Madd_n0151_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_5,
      I1 => COMP_CORE_IMPACTS_Y_10_7,
      LO => N7204
    );
  COMP_DISPLAY_Madd_n0145_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_4,
      I1 => COMP_CORE_IMPACTS_Y_7_8,
      I2 => COMP_CORE_IMPACTS_Y_7_6,
      I3 => N7202,
      O => COMP_DISPLAY_n1135(8)
    );
  COMP_DISPLAY_Madd_n0145_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_7,
      I1 => COMP_CORE_IMPACTS_Y_7_5,
      LO => N7202
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_411 : LUT4_L
    generic map(
      INIT => X"055E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_41
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5891 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11185
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_379_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      O => N7200
    );
  COMP_DISPLAY_XNor_stagelut656 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_YYL(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      LO => COMP_DISPLAY_N1554
    );
  COMP_DISPLAY_XNor_stagecy_rn_655 : MUXCY
    port map (
      CI => N1,
      DI => COMP_CORE_YYL(0),
      S => COMP_DISPLAY_N1554,
      O => COMP_DISPLAY_XNor_stage_cyo635
    );
  COMP_DISPLAY_XNor_stagelut965 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_14_4,
      LO => COMP_DISPLAY_N1892
    );
  COMP_DISPLAY_XNor_stagecy_rn_656 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo635,
      DI => COMP_DISPLAY_N187,
      S => COMP_DISPLAY_N1555,
      O => COMP_DISPLAY_XNor_stage_cyo636
    );
  COMP_DISPLAY_XNor_stagelut658 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      LO => COMP_DISPLAY_N1556
    );
  COMP_DISPLAY_XNor_stagecy_rn_657 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo636,
      DI => COMP_DISPLAY_n0317(2),
      S => COMP_DISPLAY_N1556,
      O => COMP_DISPLAY_XNor_stage_cyo637
    );
  COMP_DISPLAY_XNor_stagelut659 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_N1557
    );
  COMP_DISPLAY_XNor_stagecy_rn_658 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo637,
      DI => COMP_DISPLAY_n0317(3),
      S => COMP_DISPLAY_N1557,
      O => COMP_DISPLAY_XNor_stage_cyo638
    );
  COMP_DISPLAY_XNor_stagelut660 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      LO => COMP_DISPLAY_N1558
    );
  COMP_DISPLAY_XNor_stagecy_rn_659 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo638,
      DI => COMP_DISPLAY_n0317(4),
      S => COMP_DISPLAY_N1558,
      O => COMP_DISPLAY_XNor_stage_cyo639
    );
  COMP_DISPLAY_XNor_stagelut661 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      LO => COMP_DISPLAY_N1559
    );
  COMP_DISPLAY_XNor_stagecy_rn_660 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo639,
      DI => COMP_DISPLAY_n0317(5),
      S => COMP_DISPLAY_N1559,
      O => COMP_DISPLAY_XNor_stage_cyo640
    );
  COMP_DISPLAY_XNor_stagelut662 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      LO => COMP_DISPLAY_N1560
    );
  COMP_DISPLAY_XNor_stagecy_rn_661 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo640,
      DI => COMP_DISPLAY_n0317(6),
      S => COMP_DISPLAY_N1560,
      O => COMP_DISPLAY_XNor_stage_cyo641
    );
  COMP_DISPLAY_XNor_stagelut663 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      LO => COMP_DISPLAY_N1561
    );
  COMP_DISPLAY_XNor_stagecy_rn_662 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo641,
      DI => COMP_DISPLAY_n0317(7),
      S => COMP_DISPLAY_N1561,
      O => COMP_DISPLAY_XNor_stage_cyo642
    );
  COMP_DISPLAY_XNor_stagelut664 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      LO => COMP_DISPLAY_N1562
    );
  COMP_DISPLAY_XNor_stagecy_rn_663 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo642,
      DI => COMP_DISPLAY_n0317(8),
      S => COMP_DISPLAY_N1562,
      O => COMP_DISPLAY_XNor_stage_cyo643
    );
  COMP_DISPLAY_XNor_stagelut665 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0317(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      LO => COMP_DISPLAY_N1563
    );
  COMP_DISPLAY_XNor_stagelut666 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_XXL(0),
      LO => COMP_DISPLAY_N1564
    );
  COMP_DISPLAY_XNor_stagecy_rn_665 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1564,
      O => COMP_DISPLAY_XNor_stage_cyo644
    );
  COMP_DISPLAY_XNor_stagelut667 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_XXL(1),
      LO => COMP_DISPLAY_N1565
    );
  COMP_DISPLAY_XNor_stagecy_rn_666 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo644,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1565,
      O => COMP_DISPLAY_XNor_stage_cyo645
    );
  COMP_DISPLAY_XNor_stagelut668 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_XXL(2),
      LO => COMP_DISPLAY_N1566
    );
  COMP_DISPLAY_XNor_stagecy_rn_667 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo645,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1566,
      O => COMP_DISPLAY_XNor_stage_cyo646
    );
  COMP_DISPLAY_XNor_stagelut669 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_XXL(3),
      LO => COMP_DISPLAY_N1567
    );
  COMP_DISPLAY_XNor_stagecy_rn_668 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo646,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1567,
      O => COMP_DISPLAY_XNor_stage_cyo647
    );
  COMP_DISPLAY_XNor_stagelut670 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_XXL(4),
      LO => COMP_DISPLAY_N1568
    );
  COMP_DISPLAY_XNor_stagecy_rn_669 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo647,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1568,
      O => COMP_DISPLAY_XNor_stage_cyo648
    );
  COMP_DISPLAY_XNor_stagelut671 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_CORE_XXL(5),
      LO => COMP_DISPLAY_N1569
    );
  COMP_DISPLAY_XNor_stagecy_rn_670 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo648,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1569,
      O => COMP_DISPLAY_XNor_stage_cyo649
    );
  COMP_DISPLAY_XNor_stagelut672 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_CORE_XXL(6),
      LO => COMP_DISPLAY_N1570
    );
  COMP_DISPLAY_XNor_stagecy_rn_671 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo649,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1570,
      O => COMP_DISPLAY_XNor_stage_cyo650
    );
  COMP_DISPLAY_XNor_stagelut673 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_CORE_XXL(7),
      LO => COMP_DISPLAY_N1571
    );
  COMP_DISPLAY_XNor_stagecy_rn_672 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo650,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1571,
      O => COMP_DISPLAY_XNor_stage_cyo651
    );
  COMP_DISPLAY_XNor_stagelut674 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_CORE_XXL(8),
      LO => COMP_DISPLAY_N1572
    );
  COMP_DISPLAY_XNor_stagecy_rn_673 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo651,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1572,
      O => COMP_DISPLAY_XNor_stage_cyo652
    );
  COMP_DISPLAY_XNor_stagelut675 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_CORE_XXL(9),
      LO => COMP_DISPLAY_N1573
    );
  COMP_DISPLAY_XNor_stagelut676 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_YYL(0),
      LO => COMP_DISPLAY_N1574
    );
  COMP_DISPLAY_XNor_stagecy_rn_675 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1574,
      O => COMP_DISPLAY_XNor_stage_cyo653
    );
  COMP_DISPLAY_XNor_stagelut677 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_YYL(1),
      LO => COMP_DISPLAY_N1575
    );
  COMP_DISPLAY_XNor_stagecy_rn_676 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo653,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1575,
      O => COMP_DISPLAY_XNor_stage_cyo654
    );
  COMP_DISPLAY_XNor_stagelut678 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_YYL(2),
      LO => COMP_DISPLAY_N1576
    );
  COMP_DISPLAY_XNor_stagecy_rn_677 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo654,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1576,
      O => COMP_DISPLAY_XNor_stage_cyo655
    );
  COMP_DISPLAY_XNor_stagelut679 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_YYL(3),
      LO => COMP_DISPLAY_N1577
    );
  COMP_DISPLAY_XNor_stagecy_rn_678 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo655,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1577,
      O => COMP_DISPLAY_XNor_stage_cyo656
    );
  COMP_DISPLAY_XNor_stagelut680 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_YYL(4),
      LO => COMP_DISPLAY_N1578
    );
  COMP_DISPLAY_XNor_stagecy_rn_679 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo656,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1578,
      O => COMP_DISPLAY_XNor_stage_cyo657
    );
  COMP_DISPLAY_XNor_stagelut681 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_YYL(5),
      LO => COMP_DISPLAY_N1579
    );
  COMP_DISPLAY_XNor_stagecy_rn_680 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo657,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1579,
      O => COMP_DISPLAY_XNor_stage_cyo658
    );
  COMP_DISPLAY_XNor_stagelut682 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_YYL(6),
      LO => COMP_DISPLAY_N1580
    );
  COMP_DISPLAY_XNor_stagecy_rn_681 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo658,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1580,
      O => COMP_DISPLAY_XNor_stage_cyo659
    );
  COMP_DISPLAY_XNor_stagelut683 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_CORE_YYL(7),
      LO => COMP_DISPLAY_N1581
    );
  COMP_DISPLAY_XNor_stagecy_rn_682 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo659,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1581,
      O => COMP_DISPLAY_XNor_stage_cyo660
    );
  COMP_DISPLAY_XNor_stagelut684 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_CORE_YYL(8),
      LO => COMP_DISPLAY_N1582
    );
  COMP_DISPLAY_XNor_stagecy_rn_683 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo660,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1582,
      O => COMP_DISPLAY_XNor_stage_cyo661
    );
  COMP_DISPLAY_XNor_stagelut685 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I1 => COMP_CORE_YYL(9),
      LO => COMP_DISPLAY_N1583
    );
  COMP_DISPLAY_XNor_stagelut686 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_N258,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      LO => COMP_DISPLAY_N1584
    );
  COMP_DISPLAY_XNor_stagecy_rn_685 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_N258,
      S => COMP_DISPLAY_N1584,
      O => COMP_DISPLAY_XNor_stage_cyo662
    );
  COMP_DISPLAY_XNor_stagelut687 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      LO => COMP_DISPLAY_N1585
    );
  COMP_DISPLAY_XNor_stagecy_rn_686 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo662,
      DI => COMP_DISPLAY_n0316(1),
      S => COMP_DISPLAY_N1585,
      O => COMP_DISPLAY_XNor_stage_cyo663
    );
  COMP_DISPLAY_XNor_stagelut688 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      LO => COMP_DISPLAY_N1586
    );
  COMP_DISPLAY_XNor_stagecy_rn_687 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo663,
      DI => COMP_DISPLAY_n0316(2),
      S => COMP_DISPLAY_N1586,
      O => COMP_DISPLAY_XNor_stage_cyo664
    );
  COMP_DISPLAY_XNor_stagelut689 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      LO => COMP_DISPLAY_N1587
    );
  COMP_DISPLAY_XNor_stagecy_rn_688 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo664,
      DI => COMP_DISPLAY_n0316(3),
      S => COMP_DISPLAY_N1587,
      O => COMP_DISPLAY_XNor_stage_cyo665
    );
  COMP_DISPLAY_XNor_stagelut690 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      LO => COMP_DISPLAY_N1588
    );
  COMP_DISPLAY_XNor_stagecy_rn_689 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo665,
      DI => COMP_DISPLAY_n0316(4),
      S => COMP_DISPLAY_N1588,
      O => COMP_DISPLAY_XNor_stage_cyo666
    );
  COMP_DISPLAY_XNor_stagelut691 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      LO => COMP_DISPLAY_N1589
    );
  COMP_DISPLAY_XNor_stagecy_rn_690 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo666,
      DI => COMP_DISPLAY_n0316(5),
      S => COMP_DISPLAY_N1589,
      O => COMP_DISPLAY_XNor_stage_cyo667
    );
  COMP_DISPLAY_XNor_stagelut692 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      LO => COMP_DISPLAY_N1590
    );
  COMP_DISPLAY_XNor_stagecy_rn_691 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo667,
      DI => COMP_DISPLAY_n0316(6),
      S => COMP_DISPLAY_N1590,
      O => COMP_DISPLAY_XNor_stage_cyo668
    );
  COMP_DISPLAY_XNor_stagelut693 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      LO => COMP_DISPLAY_N1591
    );
  COMP_DISPLAY_XNor_stagecy_rn_692 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo668,
      DI => COMP_DISPLAY_n0316(7),
      S => COMP_DISPLAY_N1591,
      O => COMP_DISPLAY_XNor_stage_cyo669
    );
  COMP_DISPLAY_XNor_stagelut694 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      LO => COMP_DISPLAY_N1592
    );
  COMP_DISPLAY_XNor_stagecy_rn_693 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo669,
      DI => COMP_DISPLAY_n0316(8),
      S => COMP_DISPLAY_N1592,
      O => COMP_DISPLAY_XNor_stage_cyo670
    );
  COMP_DISPLAY_XNor_stagelut695 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_n0316(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      LO => COMP_DISPLAY_N1593
    );
  COMP_DISPLAY_XNor_stagelut696 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_22_0,
      LO => COMP_DISPLAY_N1594
    );
  COMP_DISPLAY_XNor_stagecy_rn_695 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1594,
      O => COMP_DISPLAY_XNor_stage_cyo671
    );
  COMP_DISPLAY_XNor_stagelut697 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_22_1,
      LO => COMP_DISPLAY_N1595
    );
  COMP_DISPLAY_XNor_stagecy_rn_696 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo671,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1595,
      O => COMP_DISPLAY_XNor_stage_cyo672
    );
  COMP_DISPLAY_XNor_stagelut698 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_22_2,
      LO => COMP_DISPLAY_N1596
    );
  COMP_DISPLAY_XNor_stagecy_rn_697 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo672,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1596,
      O => COMP_DISPLAY_XNor_stage_cyo673
    );
  COMP_DISPLAY_XNor_stagelut699 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_22_3,
      LO => COMP_DISPLAY_N1597
    );
  COMP_DISPLAY_XNor_stagecy_rn_698 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo673,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1597,
      O => COMP_DISPLAY_XNor_stage_cyo674
    );
  COMP_DISPLAY_XNor_stagelut622 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_3_4,
      LO => COMP_DISPLAY_N1360
    );
  COMP_DISPLAY_XNor_stagecy_rn_699 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo674,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1598,
      O => COMP_DISPLAY_XNor_stage_cyo675
    );
  COMP_DISPLAY_XNor_stagelut701 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0315(5),
      LO => COMP_DISPLAY_N1599
    );
  COMP_DISPLAY_XNor_stagecy_rn_700 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo675,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1599,
      O => COMP_DISPLAY_XNor_stage_cyo676
    );
  COMP_DISPLAY_XNor_stagelut702 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0315(6),
      LO => COMP_DISPLAY_N1600
    );
  COMP_DISPLAY_XNor_stagecy_rn_701 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo676,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1600,
      O => COMP_DISPLAY_XNor_stage_cyo677
    );
  COMP_DISPLAY_XNor_stagelut703 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0315(7),
      LO => COMP_DISPLAY_N1601
    );
  COMP_DISPLAY_XNor_stagecy_rn_702 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo677,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1601,
      O => COMP_DISPLAY_XNor_stage_cyo678
    );
  COMP_DISPLAY_XNor_stagelut704 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0315(8),
      LO => COMP_DISPLAY_N1602
    );
  COMP_DISPLAY_XNor_stagecy_rn_703 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo678,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1602,
      O => COMP_DISPLAY_XNor_stage_cyo679
    );
  COMP_DISPLAY_XNor_stagelut705 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0315(9),
      LO => COMP_DISPLAY_N1603
    );
  COMP_DISPLAY_XNor_stagecy_rn_704 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo679,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1603,
      O => COMP_DISPLAY_XNor_stage_cyo680
    );
  COMP_DISPLAY_XNor_stagelut706 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_22_0,
      LO => COMP_DISPLAY_N1605
    );
  COMP_DISPLAY_XNor_stagecy_rn_705 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1605,
      O => COMP_DISPLAY_XNor_stage_cyo681
    );
  COMP_DISPLAY_XNor_stagelut707 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_22_1,
      LO => COMP_DISPLAY_N1606
    );
  COMP_DISPLAY_XNor_stagecy_rn_706 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo681,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1606,
      O => COMP_DISPLAY_XNor_stage_cyo682
    );
  COMP_DISPLAY_XNor_stagelut708 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_22_2,
      LO => COMP_DISPLAY_N1607
    );
  COMP_DISPLAY_XNor_stagecy_rn_707 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo682,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1607,
      O => COMP_DISPLAY_XNor_stage_cyo683
    );
  COMP_DISPLAY_XNor_stagelut709 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_22_3,
      LO => COMP_DISPLAY_N1608
    );
  COMP_DISPLAY_XNor_stagecy_rn_708 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo683,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1608,
      O => COMP_DISPLAY_XNor_stage_cyo684
    );
  COMP_DISPLAY_XNor_stagelut700 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_22_4,
      LO => COMP_DISPLAY_N1598
    );
  COMP_DISPLAY_XNor_stagecy_rn_709 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo684,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1609,
      O => COMP_DISPLAY_XNor_stage_cyo685
    );
  COMP_DISPLAY_XNor_stagelut614 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_3_4,
      I2 => COMP_CORE_IMPACTS_Y_3_5,
      LO => COMP_DISPLAY_N1350
    );
  COMP_DISPLAY_XNor_stagecy_rn_710 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo685,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1610,
      O => COMP_DISPLAY_XNor_stage_cyo686
    );
  COMP_DISPLAY_XNor_stagelut615 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_3_6,
      I2 => COMP_CORE_IMPACTS_Y_3_4,
      I3 => COMP_CORE_IMPACTS_Y_3_5,
      LO => COMP_DISPLAY_N1351
    );
  COMP_DISPLAY_XNor_stagecy_rn_711 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo686,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1611,
      O => COMP_DISPLAY_XNor_stage_cyo687
    );
  COMP_DISPLAY_XNor_stagelut713 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1161_33(7),
      LO => COMP_DISPLAY_N1612
    );
  COMP_DISPLAY_XNor_stagecy_rn_712 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo687,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1612,
      O => COMP_DISPLAY_XNor_stage_cyo688
    );
  COMP_DISPLAY_XNor_stagelut714 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1161_33(8),
      LO => COMP_DISPLAY_N1613
    );
  COMP_DISPLAY_XNor_stagecy_rn_713 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo688,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1613,
      O => COMP_DISPLAY_XNor_stage_cyo689
    );
  COMP_DISPLAY_norlut31_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1614
    );
  COMP_DISPLAY_norcy_rn_30 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo689,
      DI => N1,
      S => COMP_DISPLAY_N1614,
      O => COMP_DISPLAY_nor_cyo16
    );
  COMP_DISPLAY_XNor_stagelut715 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_22_0,
      LO => COMP_DISPLAY_N1616
    );
  COMP_DISPLAY_XNor_stagecy_rn_714 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1616,
      O => COMP_DISPLAY_XNor_stage_cyo690
    );
  COMP_DISPLAY_XNor_stagelut716 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_22_1,
      LO => COMP_DISPLAY_N1617
    );
  COMP_DISPLAY_XNor_stagecy_rn_715 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo690,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1617,
      O => COMP_DISPLAY_XNor_stage_cyo691
    );
  COMP_DISPLAY_XNor_stagelut717 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_22_2,
      LO => COMP_DISPLAY_N1618
    );
  COMP_DISPLAY_XNor_stagecy_rn_716 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo691,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1618,
      O => COMP_DISPLAY_XNor_stage_cyo692
    );
  COMP_DISPLAY_XNor_stagelut718 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_22_3,
      LO => COMP_DISPLAY_N1619
    );
  COMP_DISPLAY_XNor_stagecy_rn_717 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo692,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1619,
      O => COMP_DISPLAY_XNor_stage_cyo693
    );
  COMP_DISPLAY_XNor_stagelut594 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_3_4,
      LO => COMP_DISPLAY_N1329
    );
  COMP_DISPLAY_XNor_stagecy_rn_718 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo693,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1620,
      O => COMP_DISPLAY_XNor_stage_cyo694
    );
  COMP_DISPLAY_XNor_stagelut595 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_3_4,
      I2 => COMP_CORE_IMPACTS_Y_3_5,
      LO => COMP_DISPLAY_N1330
    );
  COMP_DISPLAY_XNor_stagecy_rn_719 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo694,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1621,
      O => COMP_DISPLAY_XNor_stage_cyo695
    );
  COMP_DISPLAY_XNor_stagelut596 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_6,
      I1 => COMP_CORE_IMPACTS_Y_3_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_3_4,
      LO => COMP_DISPLAY_N1331
    );
  COMP_DISPLAY_XNor_stagecy_rn_720 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo695,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1622,
      O => COMP_DISPLAY_XNor_stage_cyo696
    );
  COMP_DISPLAY_XNor_stagelut722 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1160_26(7),
      LO => COMP_DISPLAY_N1623
    );
  COMP_DISPLAY_XNor_stagecy_rn_721 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo696,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1623,
      O => COMP_DISPLAY_XNor_stage_cyo697
    );
  COMP_DISPLAY_XNor_stagelut723 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1160_26(8),
      LO => COMP_DISPLAY_N1624
    );
  COMP_DISPLAY_XNor_stagecy_rn_722 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo697,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1624,
      O => COMP_DISPLAY_XNor_stage_cyo698
    );
  COMP_DISPLAY_norlut32_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1625
    );
  COMP_DISPLAY_XNor_stagelut724 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_22_0,
      LO => COMP_DISPLAY_N1626
    );
  COMP_DISPLAY_XNor_stagecy_rn_723 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1626,
      O => COMP_DISPLAY_XNor_stage_cyo699
    );
  COMP_DISPLAY_XNor_stagelut725 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_22_1,
      LO => COMP_DISPLAY_N1627
    );
  COMP_DISPLAY_XNor_stagecy_rn_724 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo699,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1627,
      O => COMP_DISPLAY_XNor_stage_cyo700
    );
  COMP_DISPLAY_XNor_stagelut726 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_22_2,
      LO => COMP_DISPLAY_N1628
    );
  COMP_DISPLAY_XNor_stagecy_rn_725 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo700,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1628,
      O => COMP_DISPLAY_XNor_stage_cyo701
    );
  COMP_DISPLAY_XNor_stagelut727 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_22_3,
      LO => COMP_DISPLAY_N1629
    );
  COMP_DISPLAY_XNor_stagecy_rn_726 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo701,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1629,
      O => COMP_DISPLAY_XNor_stage_cyo702
    );
  COMP_DISPLAY_XNor_stagelut728 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0314(4),
      LO => COMP_DISPLAY_N1630
    );
  COMP_DISPLAY_XNor_stagecy_rn_727 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo702,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1630,
      O => COMP_DISPLAY_XNor_stage_cyo703
    );
  COMP_DISPLAY_XNor_stagelut729 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0314(5),
      LO => COMP_DISPLAY_N1631
    );
  COMP_DISPLAY_XNor_stagecy_rn_728 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo703,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1631,
      O => COMP_DISPLAY_XNor_stage_cyo704
    );
  COMP_DISPLAY_XNor_stagelut730 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0314(6),
      LO => COMP_DISPLAY_N1632
    );
  COMP_DISPLAY_XNor_stagecy_rn_729 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo704,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1632,
      O => COMP_DISPLAY_XNor_stage_cyo705
    );
  COMP_DISPLAY_XNor_stagelut731 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0314(7),
      LO => COMP_DISPLAY_N1633
    );
  COMP_DISPLAY_XNor_stagecy_rn_730 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo705,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1633,
      O => COMP_DISPLAY_XNor_stage_cyo706
    );
  COMP_DISPLAY_XNor_stagelut732 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0314(8),
      LO => COMP_DISPLAY_N1634
    );
  COMP_DISPLAY_XNor_stagecy_rn_731 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo706,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1634,
      O => COMP_DISPLAY_XNor_stage_cyo707
    );
  COMP_DISPLAY_XNor_stagelut733 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0314(9),
      LO => COMP_DISPLAY_N1635
    );
  COMP_DISPLAY_XNor_stagelut734 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_12_0,
      LO => COMP_DISPLAY_N1636
    );
  COMP_DISPLAY_XNor_stagecy_rn_733 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1636,
      O => COMP_DISPLAY_XNor_stage_cyo708
    );
  COMP_DISPLAY_XNor_stagelut735 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_12_1,
      LO => COMP_DISPLAY_N1637
    );
  COMP_DISPLAY_XNor_stagecy_rn_734 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo708,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1637,
      O => COMP_DISPLAY_XNor_stage_cyo709
    );
  COMP_DISPLAY_XNor_stagelut736 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_12_2,
      LO => COMP_DISPLAY_N1638
    );
  COMP_DISPLAY_XNor_stagecy_rn_735 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo709,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1638,
      O => COMP_DISPLAY_XNor_stage_cyo710
    );
  COMP_DISPLAY_XNor_stagelut737 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_12_3,
      LO => COMP_DISPLAY_N1639
    );
  COMP_DISPLAY_XNor_stagecy_rn_736 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo710,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1639,
      O => COMP_DISPLAY_XNor_stage_cyo711
    );
  COMP_DISPLAY_XNor_stagelut719 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_22_4,
      LO => COMP_DISPLAY_N1620
    );
  COMP_DISPLAY_XNor_stagecy_rn_737 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo711,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1640,
      O => COMP_DISPLAY_XNor_stage_cyo712
    );
  COMP_DISPLAY_XNor_stagelut720 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_22_4,
      I2 => COMP_CORE_IMPACTS_Y_22_5,
      LO => COMP_DISPLAY_N1621
    );
  COMP_DISPLAY_XNor_stagecy_rn_738 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo712,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1641,
      O => COMP_DISPLAY_XNor_stage_cyo713
    );
  COMP_DISPLAY_XNor_stagelut721 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_6,
      I1 => COMP_CORE_IMPACTS_Y_22_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_22_4,
      LO => COMP_DISPLAY_N1622
    );
  COMP_DISPLAY_XNor_stagecy_rn_739 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo713,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1642,
      O => COMP_DISPLAY_XNor_stage_cyo714
    );
  COMP_DISPLAY_XNor_stagelut741 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1146(7),
      LO => COMP_DISPLAY_N1643
    );
  COMP_DISPLAY_XNor_stagecy_rn_740 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo714,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1643,
      O => COMP_DISPLAY_XNor_stage_cyo715
    );
  COMP_DISPLAY_XNor_stagelut742 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1146(8),
      LO => COMP_DISPLAY_N1644
    );
  COMP_DISPLAY_XNor_stagecy_rn_741 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo715,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1644,
      O => COMP_DISPLAY_XNor_stage_cyo716
    );
  COMP_DISPLAY_norlut33_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1645
    );
  COMP_DISPLAY_XNor_stagelut743 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_12_0,
      LO => COMP_DISPLAY_N1646
    );
  COMP_DISPLAY_XNor_stagecy_rn_742 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1646,
      O => COMP_DISPLAY_XNor_stage_cyo717
    );
  COMP_DISPLAY_XNor_stagelut744 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_12_1,
      LO => COMP_DISPLAY_N1647
    );
  COMP_DISPLAY_XNor_stagecy_rn_743 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo717,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1647,
      O => COMP_DISPLAY_XNor_stage_cyo718
    );
  COMP_DISPLAY_XNor_stagelut745 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_12_2,
      LO => COMP_DISPLAY_N1648
    );
  COMP_DISPLAY_XNor_stagecy_rn_744 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo718,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1648,
      O => COMP_DISPLAY_XNor_stage_cyo719
    );
  COMP_DISPLAY_XNor_stagelut746 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_12_3,
      LO => COMP_DISPLAY_N1649
    );
  COMP_DISPLAY_XNor_stagecy_rn_745 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo719,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1649,
      O => COMP_DISPLAY_XNor_stage_cyo720
    );
  COMP_DISPLAY_XNor_stagelut710 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_22_4,
      LO => COMP_DISPLAY_N1609
    );
  COMP_DISPLAY_XNor_stagecy_rn_746 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo720,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1650,
      O => COMP_DISPLAY_XNor_stage_cyo721
    );
  COMP_DISPLAY_XNor_stagelut711 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_22_4,
      I2 => COMP_CORE_IMPACTS_Y_22_5,
      LO => COMP_DISPLAY_N1610
    );
  COMP_DISPLAY_XNor_stagecy_rn_747 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo721,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1651,
      O => COMP_DISPLAY_XNor_stage_cyo722
    );
  COMP_DISPLAY_XNor_stagelut712 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_22_6,
      I2 => COMP_CORE_IMPACTS_Y_22_4,
      I3 => COMP_CORE_IMPACTS_Y_22_5,
      LO => COMP_DISPLAY_N1611
    );
  COMP_DISPLAY_XNor_stagecy_rn_748 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo722,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1652,
      O => COMP_DISPLAY_XNor_stage_cyo723
    );
  COMP_DISPLAY_XNor_stagelut750 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1147_20(7),
      LO => COMP_DISPLAY_N1653
    );
  COMP_DISPLAY_XNor_stagecy_rn_749 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo723,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1653,
      O => COMP_DISPLAY_XNor_stage_cyo724
    );
  COMP_DISPLAY_XNor_stagelut751 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1147_20(8),
      LO => COMP_DISPLAY_N1654
    );
  COMP_DISPLAY_XNor_stagecy_rn_750 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo724,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1654,
      O => COMP_DISPLAY_XNor_stage_cyo725
    );
  COMP_DISPLAY_norlut34_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1655
    );
  COMP_DISPLAY_norcy_rn_33 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo725,
      DI => N1,
      S => COMP_DISPLAY_N1655,
      O => COMP_DISPLAY_nor_cyo17
    );
  COMP_DISPLAY_XNor_stagelut752 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_15_0,
      LO => COMP_DISPLAY_N1657
    );
  COMP_DISPLAY_XNor_stagecy_rn_751 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1657,
      O => COMP_DISPLAY_XNor_stage_cyo726
    );
  COMP_DISPLAY_XNor_stagelut753 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_15_1,
      LO => COMP_DISPLAY_N1658
    );
  COMP_DISPLAY_XNor_stagecy_rn_752 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo726,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1658,
      O => COMP_DISPLAY_XNor_stage_cyo727
    );
  COMP_DISPLAY_XNor_stagelut754 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_15_2,
      LO => COMP_DISPLAY_N1659
    );
  COMP_DISPLAY_XNor_stagecy_rn_753 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo727,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1659,
      O => COMP_DISPLAY_XNor_stage_cyo728
    );
  COMP_DISPLAY_XNor_stagelut755 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_15_3,
      LO => COMP_DISPLAY_N1660
    );
  COMP_DISPLAY_XNor_stagecy_rn_754 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo728,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1660,
      O => COMP_DISPLAY_XNor_stage_cyo729
    );
  COMP_DISPLAY_XNor_stagelut756 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0300(4),
      LO => COMP_DISPLAY_N1661
    );
  COMP_DISPLAY_XNor_stagecy_rn_755 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo729,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1661,
      O => COMP_DISPLAY_XNor_stage_cyo730
    );
  COMP_DISPLAY_XNor_stagelut757 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0300(5),
      LO => COMP_DISPLAY_N1662
    );
  COMP_DISPLAY_XNor_stagecy_rn_756 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo730,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1662,
      O => COMP_DISPLAY_XNor_stage_cyo731
    );
  COMP_DISPLAY_XNor_stagelut758 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0300(6),
      LO => COMP_DISPLAY_N1663
    );
  COMP_DISPLAY_XNor_stagecy_rn_757 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo731,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1663,
      O => COMP_DISPLAY_XNor_stage_cyo732
    );
  COMP_DISPLAY_XNor_stagelut759 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0300(7),
      LO => COMP_DISPLAY_N1664
    );
  COMP_DISPLAY_XNor_stagecy_rn_758 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo732,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1664,
      O => COMP_DISPLAY_XNor_stage_cyo733
    );
  COMP_DISPLAY_XNor_stagelut760 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0300(8),
      LO => COMP_DISPLAY_N1665
    );
  COMP_DISPLAY_XNor_stagecy_rn_759 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo733,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1665,
      O => COMP_DISPLAY_XNor_stage_cyo734
    );
  COMP_DISPLAY_XNor_stagelut761 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0300(9),
      LO => COMP_DISPLAY_N1666
    );
  COMP_DISPLAY_XNor_stagelut762 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_15_0,
      LO => COMP_DISPLAY_N1667
    );
  COMP_DISPLAY_XNor_stagecy_rn_761 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1667,
      O => COMP_DISPLAY_XNor_stage_cyo735
    );
  COMP_DISPLAY_XNor_stagelut763 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_15_1,
      LO => COMP_DISPLAY_N1668
    );
  COMP_DISPLAY_XNor_stagecy_rn_762 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo735,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1668,
      O => COMP_DISPLAY_XNor_stage_cyo736
    );
  COMP_DISPLAY_XNor_stagelut764 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_15_2,
      LO => COMP_DISPLAY_N1669
    );
  COMP_DISPLAY_XNor_stagecy_rn_763 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo736,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1669,
      O => COMP_DISPLAY_XNor_stage_cyo737
    );
  COMP_DISPLAY_XNor_stagelut765 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_15_3,
      LO => COMP_DISPLAY_N1670
    );
  COMP_DISPLAY_XNor_stagecy_rn_764 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo737,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1670,
      O => COMP_DISPLAY_XNor_stage_cyo738
    );
  COMP_DISPLAY_XNor_stagelut747 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_12_4,
      LO => COMP_DISPLAY_N1650
    );
  COMP_DISPLAY_XNor_stagecy_rn_765 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo738,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1671,
      O => COMP_DISPLAY_XNor_stage_cyo739
    );
  COMP_DISPLAY_XNor_stagelut767 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0301(5),
      LO => COMP_DISPLAY_N1672
    );
  COMP_DISPLAY_XNor_stagecy_rn_766 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo739,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1672,
      O => COMP_DISPLAY_XNor_stage_cyo740
    );
  COMP_DISPLAY_XNor_stagelut768 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0301(6),
      LO => COMP_DISPLAY_N1673
    );
  COMP_DISPLAY_XNor_stagecy_rn_767 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo740,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1673,
      O => COMP_DISPLAY_XNor_stage_cyo741
    );
  COMP_DISPLAY_XNor_stagelut769 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0301(7),
      LO => COMP_DISPLAY_N1674
    );
  COMP_DISPLAY_XNor_stagecy_rn_768 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo741,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1674,
      O => COMP_DISPLAY_XNor_stage_cyo742
    );
  COMP_DISPLAY_XNor_stagelut770 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0301(8),
      LO => COMP_DISPLAY_N1675
    );
  COMP_DISPLAY_XNor_stagecy_rn_769 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo742,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1675,
      O => COMP_DISPLAY_XNor_stage_cyo743
    );
  COMP_DISPLAY_XNor_stagelut771 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0301(9),
      LO => COMP_DISPLAY_N1676
    );
  COMP_DISPLAY_XNor_stagecy_rn_770 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo743,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1676,
      O => COMP_DISPLAY_XNor_stage_cyo744
    );
  COMP_DISPLAY_XNor_stagelut772 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_15_0,
      LO => COMP_DISPLAY_N1678
    );
  COMP_DISPLAY_XNor_stagecy_rn_771 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1678,
      O => COMP_DISPLAY_XNor_stage_cyo745
    );
  COMP_DISPLAY_XNor_stagelut773 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_15_1,
      LO => COMP_DISPLAY_N1679
    );
  COMP_DISPLAY_XNor_stagecy_rn_772 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo745,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1679,
      O => COMP_DISPLAY_XNor_stage_cyo746
    );
  COMP_DISPLAY_XNor_stagelut774 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_15_2,
      LO => COMP_DISPLAY_N1680
    );
  COMP_DISPLAY_XNor_stagecy_rn_773 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo746,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1680,
      O => COMP_DISPLAY_XNor_stage_cyo747
    );
  COMP_DISPLAY_XNor_stagelut775 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_15_3,
      LO => COMP_DISPLAY_N1681
    );
  COMP_DISPLAY_XNor_stagecy_rn_774 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo747,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1681,
      O => COMP_DISPLAY_XNor_stage_cyo748
    );
  COMP_DISPLAY_XNor_stagelut738 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_12_4,
      LO => COMP_DISPLAY_N1640
    );
  COMP_DISPLAY_XNor_stagecy_rn_775 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo748,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1682,
      O => COMP_DISPLAY_XNor_stage_cyo749
    );
  COMP_DISPLAY_XNor_stagelut739 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_12_4,
      I2 => COMP_CORE_IMPACTS_Y_12_5,
      LO => COMP_DISPLAY_N1641
    );
  COMP_DISPLAY_XNor_stagecy_rn_776 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo749,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1683,
      O => COMP_DISPLAY_XNor_stage_cyo750
    );
  COMP_DISPLAY_XNor_stagelut740 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_6,
      I1 => COMP_CORE_IMPACTS_Y_12_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_12_4,
      LO => COMP_DISPLAY_N1642
    );
  COMP_DISPLAY_XNor_stagecy_rn_777 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo750,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1684,
      O => COMP_DISPLAY_XNor_stage_cyo751
    );
  COMP_DISPLAY_XNor_stagelut779 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1148_34(7),
      LO => COMP_DISPLAY_N1685
    );
  COMP_DISPLAY_XNor_stagecy_rn_778 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo751,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1685,
      O => COMP_DISPLAY_XNor_stage_cyo752
    );
  COMP_DISPLAY_XNor_stagelut780 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1148_34(8),
      LO => COMP_DISPLAY_N1686
    );
  COMP_DISPLAY_XNor_stagecy_rn_779 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo752,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1686,
      O => COMP_DISPLAY_XNor_stage_cyo753
    );
  COMP_DISPLAY_norlut35_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1687
    );
  COMP_DISPLAY_XNor_stagelut781 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_15_0,
      LO => COMP_DISPLAY_N1688
    );
  COMP_DISPLAY_XNor_stagecy_rn_780 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1688,
      O => COMP_DISPLAY_XNor_stage_cyo754
    );
  COMP_DISPLAY_XNor_stagelut782 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_15_1,
      LO => COMP_DISPLAY_N1689
    );
  COMP_DISPLAY_XNor_stagecy_rn_781 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo754,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1689,
      O => COMP_DISPLAY_XNor_stage_cyo755
    );
  COMP_DISPLAY_XNor_stagelut783 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_15_2,
      LO => COMP_DISPLAY_N1690
    );
  COMP_DISPLAY_XNor_stagecy_rn_782 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo755,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1690,
      O => COMP_DISPLAY_XNor_stage_cyo756
    );
  COMP_DISPLAY_XNor_stagelut784 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_15_3,
      LO => COMP_DISPLAY_N1691
    );
  COMP_DISPLAY_XNor_stagecy_rn_783 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo756,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1691,
      O => COMP_DISPLAY_XNor_stage_cyo757
    );
  COMP_DISPLAY_XNor_stagelut766 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_15_4,
      LO => COMP_DISPLAY_N1671
    );
  COMP_DISPLAY_XNor_stagecy_rn_784 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo757,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1692,
      O => COMP_DISPLAY_XNor_stage_cyo758
    );
  COMP_DISPLAY_XNor_stagelut748 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_12_4,
      I2 => COMP_CORE_IMPACTS_Y_12_5,
      LO => COMP_DISPLAY_N1651
    );
  COMP_DISPLAY_XNor_stagecy_rn_785 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo758,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1693,
      O => COMP_DISPLAY_XNor_stage_cyo759
    );
  COMP_DISPLAY_XNor_stagelut749 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_12_6,
      I2 => COMP_CORE_IMPACTS_Y_12_4,
      I3 => COMP_CORE_IMPACTS_Y_12_5,
      LO => COMP_DISPLAY_N1652
    );
  COMP_DISPLAY_XNor_stagecy_rn_786 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo759,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1694,
      O => COMP_DISPLAY_XNor_stage_cyo760
    );
  COMP_DISPLAY_XNor_stagelut788 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1149_32(7),
      LO => COMP_DISPLAY_N1695
    );
  COMP_DISPLAY_XNor_stagecy_rn_787 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo760,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1695,
      O => COMP_DISPLAY_XNor_stage_cyo761
    );
  COMP_DISPLAY_XNor_stagelut789 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1149_32(8),
      LO => COMP_DISPLAY_N1696
    );
  COMP_DISPLAY_XNor_stagecy_rn_788 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo761,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1696,
      O => COMP_DISPLAY_XNor_stage_cyo762
    );
  COMP_DISPLAY_norlut36_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1697
    );
  COMP_DISPLAY_norcy_rn_35 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo762,
      DI => N1,
      S => COMP_DISPLAY_N1697,
      O => COMP_DISPLAY_nor_cyo18
    );
  COMP_DISPLAY_XNor_stagelut790 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_14_0,
      LO => COMP_DISPLAY_N1699
    );
  COMP_DISPLAY_XNor_stagecy_rn_789 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1699,
      O => COMP_DISPLAY_XNor_stage_cyo763
    );
  COMP_DISPLAY_XNor_stagelut791 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_14_1,
      LO => COMP_DISPLAY_N1700
    );
  COMP_DISPLAY_XNor_stagecy_rn_790 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo763,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1700,
      O => COMP_DISPLAY_XNor_stage_cyo764
    );
  COMP_DISPLAY_XNor_stagelut792 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_14_2,
      LO => COMP_DISPLAY_N1701
    );
  COMP_DISPLAY_XNor_stagecy_rn_791 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo764,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1701,
      O => COMP_DISPLAY_XNor_stage_cyo765
    );
  COMP_DISPLAY_XNor_stagelut793 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_14_3,
      LO => COMP_DISPLAY_N1702
    );
  COMP_DISPLAY_XNor_stagecy_rn_792 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo765,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1702,
      O => COMP_DISPLAY_XNor_stage_cyo766
    );
  COMP_DISPLAY_XNor_stagelut794 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0302(4),
      LO => COMP_DISPLAY_N1703
    );
  COMP_DISPLAY_XNor_stagecy_rn_793 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo766,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1703,
      O => COMP_DISPLAY_XNor_stage_cyo767
    );
  COMP_DISPLAY_XNor_stagelut795 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0302(5),
      LO => COMP_DISPLAY_N1704
    );
  COMP_DISPLAY_XNor_stagecy_rn_794 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo767,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1704,
      O => COMP_DISPLAY_XNor_stage_cyo768
    );
  COMP_DISPLAY_XNor_stagelut796 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0302(6),
      LO => COMP_DISPLAY_N1705
    );
  COMP_DISPLAY_XNor_stagecy_rn_795 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo768,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1705,
      O => COMP_DISPLAY_XNor_stage_cyo769
    );
  COMP_DISPLAY_XNor_stagelut797 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0302(7),
      LO => COMP_DISPLAY_N1706
    );
  COMP_DISPLAY_XNor_stagecy_rn_796 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo769,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1706,
      O => COMP_DISPLAY_XNor_stage_cyo770
    );
  COMP_DISPLAY_XNor_stagelut798 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0302(8),
      LO => COMP_DISPLAY_N1707
    );
  COMP_DISPLAY_XNor_stagecy_rn_797 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo770,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1707,
      O => COMP_DISPLAY_XNor_stage_cyo771
    );
  COMP_DISPLAY_XNor_stagelut799 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0302(9),
      LO => COMP_DISPLAY_N1708
    );
  COMP_DISPLAY_XNor_stagelut800 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_19_0,
      LO => COMP_DISPLAY_N1709
    );
  COMP_DISPLAY_XNor_stagecy_rn_799 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1709,
      O => COMP_DISPLAY_XNor_stage_cyo772
    );
  COMP_DISPLAY_XNor_stagelut801 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_19_1,
      LO => COMP_DISPLAY_N1710
    );
  COMP_DISPLAY_XNor_stagecy_rn_800 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo772,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1710,
      O => COMP_DISPLAY_XNor_stage_cyo773
    );
  COMP_DISPLAY_XNor_stagelut802 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_19_2,
      LO => COMP_DISPLAY_N1711
    );
  COMP_DISPLAY_XNor_stagecy_rn_801 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo773,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1711,
      O => COMP_DISPLAY_XNor_stage_cyo774
    );
  COMP_DISPLAY_XNor_stagelut803 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_19_3,
      LO => COMP_DISPLAY_N1712
    );
  COMP_DISPLAY_XNor_stagecy_rn_802 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo774,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1712,
      O => COMP_DISPLAY_XNor_stage_cyo775
    );
  COMP_DISPLAY_XNor_stagelut785 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_15_4,
      LO => COMP_DISPLAY_N1692
    );
  COMP_DISPLAY_XNor_stagecy_rn_803 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo775,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1713,
      O => COMP_DISPLAY_XNor_stage_cyo776
    );
  COMP_DISPLAY_XNor_stagelut805 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0312(5),
      LO => COMP_DISPLAY_N1714
    );
  COMP_DISPLAY_XNor_stagecy_rn_804 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo776,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1714,
      O => COMP_DISPLAY_XNor_stage_cyo777
    );
  COMP_DISPLAY_XNor_stagelut806 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0312(6),
      LO => COMP_DISPLAY_N1715
    );
  COMP_DISPLAY_XNor_stagecy_rn_805 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo777,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1715,
      O => COMP_DISPLAY_XNor_stage_cyo778
    );
  COMP_DISPLAY_XNor_stagelut807 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0312(7),
      LO => COMP_DISPLAY_N1716
    );
  COMP_DISPLAY_XNor_stagecy_rn_806 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo778,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1716,
      O => COMP_DISPLAY_XNor_stage_cyo779
    );
  COMP_DISPLAY_XNor_stagelut808 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0312(8),
      LO => COMP_DISPLAY_N1717
    );
  COMP_DISPLAY_XNor_stagecy_rn_807 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo779,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1717,
      O => COMP_DISPLAY_XNor_stage_cyo780
    );
  COMP_DISPLAY_XNor_stagelut809 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0312(9),
      LO => COMP_DISPLAY_N1718
    );
  COMP_DISPLAY_XNor_stagecy_rn_808 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo780,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1718,
      O => COMP_DISPLAY_XNor_stage_cyo781
    );
  COMP_DISPLAY_XNor_stagelut810 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_19_0,
      LO => COMP_DISPLAY_N1720
    );
  COMP_DISPLAY_XNor_stagecy_rn_809 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1720,
      O => COMP_DISPLAY_XNor_stage_cyo782
    );
  COMP_DISPLAY_XNor_stagelut811 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_19_1,
      LO => COMP_DISPLAY_N1721
    );
  COMP_DISPLAY_XNor_stagecy_rn_810 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo782,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1721,
      O => COMP_DISPLAY_XNor_stage_cyo783
    );
  COMP_DISPLAY_XNor_stagelut812 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_19_2,
      LO => COMP_DISPLAY_N1722
    );
  COMP_DISPLAY_XNor_stagecy_rn_811 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo783,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1722,
      O => COMP_DISPLAY_XNor_stage_cyo784
    );
  COMP_DISPLAY_XNor_stagelut813 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_19_3,
      LO => COMP_DISPLAY_N1723
    );
  COMP_DISPLAY_XNor_stagecy_rn_812 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo784,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1723,
      O => COMP_DISPLAY_XNor_stage_cyo785
    );
  COMP_DISPLAY_XNor_stagelut804 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_19_4,
      LO => COMP_DISPLAY_N1713
    );
  COMP_DISPLAY_XNor_stagecy_rn_813 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo785,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1724,
      O => COMP_DISPLAY_XNor_stage_cyo786
    );
  COMP_DISPLAY_XNor_stagelut786 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_15_4,
      I2 => COMP_CORE_IMPACTS_Y_15_5,
      LO => COMP_DISPLAY_N1693
    );
  COMP_DISPLAY_XNor_stagecy_rn_814 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo786,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1725,
      O => COMP_DISPLAY_XNor_stage_cyo787
    );
  COMP_DISPLAY_XNor_stagelut787 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_15_6,
      I2 => COMP_CORE_IMPACTS_Y_15_4,
      I3 => COMP_CORE_IMPACTS_Y_15_5,
      LO => COMP_DISPLAY_N1694
    );
  COMP_DISPLAY_XNor_stagecy_rn_815 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo787,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1726,
      O => COMP_DISPLAY_XNor_stage_cyo788
    );
  COMP_DISPLAY_XNor_stagelut817 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1159_27(7),
      LO => COMP_DISPLAY_N1727
    );
  COMP_DISPLAY_XNor_stagecy_rn_816 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo788,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1727,
      O => COMP_DISPLAY_XNor_stage_cyo789
    );
  COMP_DISPLAY_XNor_stagelut818 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1159_27(8),
      LO => COMP_DISPLAY_N1728
    );
  COMP_DISPLAY_XNor_stagecy_rn_817 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo789,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1728,
      O => COMP_DISPLAY_XNor_stage_cyo790
    );
  COMP_DISPLAY_norlut37_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1729
    );
  COMP_DISPLAY_norcy_rn_36 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo790,
      DI => N1,
      S => COMP_DISPLAY_N1729,
      O => COMP_DISPLAY_nor_cyo19
    );
  COMP_DISPLAY_XNor_stagelut819 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_19_0,
      LO => COMP_DISPLAY_N1731
    );
  COMP_DISPLAY_XNor_stagecy_rn_818 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1731,
      O => COMP_DISPLAY_XNor_stage_cyo791
    );
  COMP_DISPLAY_XNor_stagelut820 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_19_1,
      LO => COMP_DISPLAY_N1732
    );
  COMP_DISPLAY_XNor_stagecy_rn_819 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo791,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1732,
      O => COMP_DISPLAY_XNor_stage_cyo792
    );
  COMP_DISPLAY_XNor_stagelut821 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_19_2,
      LO => COMP_DISPLAY_N1733
    );
  COMP_DISPLAY_XNor_stagecy_rn_820 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo792,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1733,
      O => COMP_DISPLAY_XNor_stage_cyo793
    );
  COMP_DISPLAY_XNor_stagelut822 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_19_3,
      LO => COMP_DISPLAY_N1734
    );
  COMP_DISPLAY_XNor_stagecy_rn_821 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo793,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1734,
      O => COMP_DISPLAY_XNor_stage_cyo794
    );
  COMP_DISPLAY_XNor_stagelut776 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_15_4,
      LO => COMP_DISPLAY_N1682
    );
  COMP_DISPLAY_XNor_stagecy_rn_822 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo794,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1735,
      O => COMP_DISPLAY_XNor_stage_cyo795
    );
  COMP_DISPLAY_XNor_stagelut777 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_15_4,
      I2 => COMP_CORE_IMPACTS_Y_15_5,
      LO => COMP_DISPLAY_N1683
    );
  COMP_DISPLAY_XNor_stagecy_rn_823 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo795,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1736,
      O => COMP_DISPLAY_XNor_stage_cyo796
    );
  COMP_DISPLAY_XNor_stagelut778 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_6,
      I1 => COMP_CORE_IMPACTS_Y_15_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_15_4,
      LO => COMP_DISPLAY_N1684
    );
  COMP_DISPLAY_XNor_stagecy_rn_824 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo796,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1737,
      O => COMP_DISPLAY_XNor_stage_cyo797
    );
  COMP_DISPLAY_XNor_stagelut826 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1158_28(7),
      LO => COMP_DISPLAY_N1738
    );
  COMP_DISPLAY_XNor_stagecy_rn_825 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo797,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1738,
      O => COMP_DISPLAY_XNor_stage_cyo798
    );
  COMP_DISPLAY_XNor_stagelut827 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1158_28(8),
      LO => COMP_DISPLAY_N1739
    );
  COMP_DISPLAY_XNor_stagecy_rn_826 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo798,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1739,
      O => COMP_DISPLAY_XNor_stage_cyo799
    );
  COMP_DISPLAY_norlut38_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1740
    );
  COMP_DISPLAY_XNor_stagelut828 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_17_0,
      LO => COMP_DISPLAY_N1741
    );
  COMP_DISPLAY_XNor_stagecy_rn_827 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1741,
      O => COMP_DISPLAY_XNor_stage_cyo800
    );
  COMP_DISPLAY_XNor_stagelut829 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_17_1,
      LO => COMP_DISPLAY_N1742
    );
  COMP_DISPLAY_XNor_stagecy_rn_828 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo800,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1742,
      O => COMP_DISPLAY_XNor_stage_cyo801
    );
  COMP_DISPLAY_XNor_stagelut830 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_17_2,
      LO => COMP_DISPLAY_N1743
    );
  COMP_DISPLAY_XNor_stagecy_rn_829 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo801,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1743,
      O => COMP_DISPLAY_XNor_stage_cyo802
    );
  COMP_DISPLAY_XNor_stagelut831 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_17_3,
      LO => COMP_DISPLAY_N1744
    );
  COMP_DISPLAY_XNor_stagecy_rn_830 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo802,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1744,
      O => COMP_DISPLAY_XNor_stage_cyo803
    );
  COMP_DISPLAY_XNor_stagelut328 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_7_4,
      LO => COMP_DISPLAY_N1035
    );
  COMP_DISPLAY_XNor_stagecy_rn_831 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo803,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1745,
      O => COMP_DISPLAY_XNor_stage_cyo804
    );
  COMP_DISPLAY_XNor_stagelut329 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_7_4,
      I2 => COMP_CORE_IMPACTS_Y_7_5,
      LO => COMP_DISPLAY_N1036
    );
  COMP_DISPLAY_XNor_stagecy_rn_832 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo804,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1746,
      O => COMP_DISPLAY_XNor_stage_cyo805
    );
  COMP_DISPLAY_XNor_stagelut330 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_6,
      I1 => COMP_CORE_IMPACTS_Y_7_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_7_4,
      LO => COMP_DISPLAY_N1037
    );
  COMP_DISPLAY_XNor_stagecy_rn_833 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo805,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1747,
      O => COMP_DISPLAY_XNor_stage_cyo806
    );
  COMP_DISPLAY_XNor_stagelut835 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1156_14(7),
      LO => COMP_DISPLAY_N1748
    );
  COMP_DISPLAY_XNor_stagecy_rn_834 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo806,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1748,
      O => COMP_DISPLAY_XNor_stage_cyo807
    );
  COMP_DISPLAY_XNor_stagelut836 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1156_14(8),
      LO => COMP_DISPLAY_N1749
    );
  COMP_DISPLAY_XNor_stagecy_rn_835 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo807,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1749,
      O => COMP_DISPLAY_XNor_stage_cyo808
    );
  COMP_DISPLAY_norlut39_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1750
    );
  COMP_DISPLAY_XNor_stagelut837 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_19_0,
      LO => COMP_DISPLAY_N1751
    );
  COMP_DISPLAY_XNor_stagecy_rn_836 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1751,
      O => COMP_DISPLAY_XNor_stage_cyo809
    );
  COMP_DISPLAY_XNor_stagelut838 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_19_1,
      LO => COMP_DISPLAY_N1752
    );
  COMP_DISPLAY_XNor_stagecy_rn_837 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo809,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1752,
      O => COMP_DISPLAY_XNor_stage_cyo810
    );
  COMP_DISPLAY_XNor_stagelut839 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_19_2,
      LO => COMP_DISPLAY_N1753
    );
  COMP_DISPLAY_XNor_stagecy_rn_838 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo810,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1753,
      O => COMP_DISPLAY_XNor_stage_cyo811
    );
  COMP_DISPLAY_XNor_stagelut840 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_19_3,
      LO => COMP_DISPLAY_N1754
    );
  COMP_DISPLAY_XNor_stagecy_rn_839 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo811,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1754,
      O => COMP_DISPLAY_XNor_stage_cyo812
    );
  COMP_DISPLAY_XNor_stagelut841 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0311(4),
      LO => COMP_DISPLAY_N1755
    );
  COMP_DISPLAY_XNor_stagecy_rn_840 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo812,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1755,
      O => COMP_DISPLAY_XNor_stage_cyo813
    );
  COMP_DISPLAY_XNor_stagelut842 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0311(5),
      LO => COMP_DISPLAY_N1756
    );
  COMP_DISPLAY_XNor_stagecy_rn_841 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo813,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1756,
      O => COMP_DISPLAY_XNor_stage_cyo814
    );
  COMP_DISPLAY_XNor_stagelut843 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0311(6),
      LO => COMP_DISPLAY_N1757
    );
  COMP_DISPLAY_XNor_stagecy_rn_842 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo814,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1757,
      O => COMP_DISPLAY_XNor_stage_cyo815
    );
  COMP_DISPLAY_XNor_stagelut844 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0311(7),
      LO => COMP_DISPLAY_N1758
    );
  COMP_DISPLAY_XNor_stagecy_rn_843 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo815,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1758,
      O => COMP_DISPLAY_XNor_stage_cyo816
    );
  COMP_DISPLAY_XNor_stagelut845 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0311(8),
      LO => COMP_DISPLAY_N1759
    );
  COMP_DISPLAY_XNor_stagecy_rn_844 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo816,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1759,
      O => COMP_DISPLAY_XNor_stage_cyo817
    );
  COMP_DISPLAY_XNor_stagelut846 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0311(9),
      LO => COMP_DISPLAY_N1760
    );
  COMP_DISPLAY_XNor_stagelut847 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_17_0,
      LO => COMP_DISPLAY_N1761
    );
  COMP_DISPLAY_XNor_stagecy_rn_846 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1761,
      O => COMP_DISPLAY_XNor_stage_cyo818
    );
  COMP_DISPLAY_XNor_stagelut848 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_17_1,
      LO => COMP_DISPLAY_N1762
    );
  COMP_DISPLAY_XNor_stagecy_rn_847 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo818,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1762,
      O => COMP_DISPLAY_XNor_stage_cyo819
    );
  COMP_DISPLAY_XNor_stagelut849 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_17_2,
      LO => COMP_DISPLAY_N1763
    );
  COMP_DISPLAY_XNor_stagecy_rn_848 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo819,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1763,
      O => COMP_DISPLAY_XNor_stage_cyo820
    );
  COMP_DISPLAY_XNor_stagelut850 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_17_3,
      LO => COMP_DISPLAY_N1764
    );
  COMP_DISPLAY_XNor_stagecy_rn_849 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo820,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1764,
      O => COMP_DISPLAY_XNor_stage_cyo821
    );
  COMP_DISPLAY_XNor_stagelut651 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_9_4,
      LO => COMP_DISPLAY_N1432
    );
  COMP_DISPLAY_XNor_stagecy_rn_850 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo821,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1765,
      O => COMP_DISPLAY_XNor_stage_cyo822
    );
  COMP_DISPLAY_XNor_stagelut652 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_9_4,
      I2 => COMP_CORE_IMPACTS_Y_9_5,
      LO => COMP_DISPLAY_N1433
    );
  COMP_DISPLAY_XNor_stagecy_rn_851 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo822,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1766,
      O => COMP_DISPLAY_XNor_stage_cyo823
    );
  COMP_DISPLAY_XNor_stagelut653 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_9_6,
      I2 => COMP_CORE_IMPACTS_Y_9_4,
      I3 => COMP_CORE_IMPACTS_Y_9_5,
      LO => COMP_DISPLAY_N1434
    );
  COMP_DISPLAY_XNor_stagecy_rn_852 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo823,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1767,
      O => COMP_DISPLAY_XNor_stage_cyo824
    );
  COMP_DISPLAY_XNor_stagelut854 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1157_19(7),
      LO => COMP_DISPLAY_N1768
    );
  COMP_DISPLAY_XNor_stagecy_rn_853 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo824,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1768,
      O => COMP_DISPLAY_XNor_stage_cyo825
    );
  COMP_DISPLAY_XNor_stagelut855 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1157_19(8),
      LO => COMP_DISPLAY_N1769
    );
  COMP_DISPLAY_XNor_stagecy_rn_854 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo825,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1769,
      O => COMP_DISPLAY_XNor_stage_cyo826
    );
  COMP_DISPLAY_norlut40_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1770
    );
  COMP_DISPLAY_norcy_rn_39 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo826,
      DI => N1,
      S => COMP_DISPLAY_N1770,
      O => COMP_DISPLAY_nor_cyo20
    );
  COMP_DISPLAY_XNor_stagelut856 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_17_0,
      LO => COMP_DISPLAY_N1772
    );
  COMP_DISPLAY_XNor_stagecy_rn_855 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1772,
      O => COMP_DISPLAY_XNor_stage_cyo827
    );
  COMP_DISPLAY_XNor_stagelut857 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_17_1,
      LO => COMP_DISPLAY_N1773
    );
  COMP_DISPLAY_XNor_stagecy_rn_856 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo827,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1773,
      O => COMP_DISPLAY_XNor_stage_cyo828
    );
  COMP_DISPLAY_XNor_stagelut858 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_17_2,
      LO => COMP_DISPLAY_N1774
    );
  COMP_DISPLAY_XNor_stagecy_rn_857 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo828,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1774,
      O => COMP_DISPLAY_XNor_stage_cyo829
    );
  COMP_DISPLAY_XNor_stagelut859 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_17_3,
      LO => COMP_DISPLAY_N1775
    );
  COMP_DISPLAY_XNor_stagecy_rn_858 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo829,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1775,
      O => COMP_DISPLAY_XNor_stage_cyo830
    );
  COMP_DISPLAY_XNor_stagelut851 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_17_4,
      LO => COMP_DISPLAY_N1765
    );
  COMP_DISPLAY_XNor_stagecy_rn_859 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo830,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1776,
      O => COMP_DISPLAY_XNor_stage_cyo831
    );
  COMP_DISPLAY_XNor_stagelut861 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0310(5),
      LO => COMP_DISPLAY_N1777
    );
  COMP_DISPLAY_XNor_stagecy_rn_860 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo831,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1777,
      O => COMP_DISPLAY_XNor_stage_cyo832
    );
  COMP_DISPLAY_XNor_stagelut862 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0310(6),
      LO => COMP_DISPLAY_N1778
    );
  COMP_DISPLAY_XNor_stagecy_rn_861 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo832,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1778,
      O => COMP_DISPLAY_XNor_stage_cyo833
    );
  COMP_DISPLAY_XNor_stagelut863 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0310(7),
      LO => COMP_DISPLAY_N1779
    );
  COMP_DISPLAY_XNor_stagecy_rn_862 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo833,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1779,
      O => COMP_DISPLAY_XNor_stage_cyo834
    );
  COMP_DISPLAY_XNor_stagelut864 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0310(8),
      LO => COMP_DISPLAY_N1780
    );
  COMP_DISPLAY_XNor_stagecy_rn_863 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo834,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1780,
      O => COMP_DISPLAY_XNor_stage_cyo835
    );
  COMP_DISPLAY_XNor_stagelut865 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0310(9),
      LO => COMP_DISPLAY_N1781
    );
  COMP_DISPLAY_XNor_stagecy_rn_864 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo835,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1781,
      O => COMP_DISPLAY_XNor_stage_cyo836
    );
  COMP_DISPLAY_XNor_stagelut866 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_17_0,
      LO => COMP_DISPLAY_N1783
    );
  COMP_DISPLAY_XNor_stagecy_rn_865 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1783,
      O => COMP_DISPLAY_XNor_stage_cyo837
    );
  COMP_DISPLAY_XNor_stagelut867 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_17_1,
      LO => COMP_DISPLAY_N1784
    );
  COMP_DISPLAY_XNor_stagecy_rn_866 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo837,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1784,
      O => COMP_DISPLAY_XNor_stage_cyo838
    );
  COMP_DISPLAY_XNor_stagelut868 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_17_2,
      LO => COMP_DISPLAY_N1785
    );
  COMP_DISPLAY_XNor_stagecy_rn_867 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo838,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1785,
      O => COMP_DISPLAY_XNor_stage_cyo839
    );
  COMP_DISPLAY_XNor_stagelut869 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_17_3,
      LO => COMP_DISPLAY_N1786
    );
  COMP_DISPLAY_XNor_stagecy_rn_868 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo839,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1786,
      O => COMP_DISPLAY_XNor_stage_cyo840
    );
  COMP_DISPLAY_XNor_stagelut870 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0309(4),
      LO => COMP_DISPLAY_N1787
    );
  COMP_DISPLAY_XNor_stagecy_rn_869 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo840,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1787,
      O => COMP_DISPLAY_XNor_stage_cyo841
    );
  COMP_DISPLAY_XNor_stagelut871 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0309(5),
      LO => COMP_DISPLAY_N1788
    );
  COMP_DISPLAY_XNor_stagecy_rn_870 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo841,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1788,
      O => COMP_DISPLAY_XNor_stage_cyo842
    );
  COMP_DISPLAY_XNor_stagelut872 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0309(6),
      LO => COMP_DISPLAY_N1789
    );
  COMP_DISPLAY_XNor_stagecy_rn_871 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo842,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1789,
      O => COMP_DISPLAY_XNor_stage_cyo843
    );
  COMP_DISPLAY_XNor_stagelut873 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0309(7),
      LO => COMP_DISPLAY_N1790
    );
  COMP_DISPLAY_XNor_stagecy_rn_872 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo843,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1790,
      O => COMP_DISPLAY_XNor_stage_cyo844
    );
  COMP_DISPLAY_XNor_stagelut874 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0309(8),
      LO => COMP_DISPLAY_N1791
    );
  COMP_DISPLAY_XNor_stagecy_rn_873 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo844,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1791,
      O => COMP_DISPLAY_XNor_stage_cyo845
    );
  COMP_DISPLAY_XNor_stagelut875 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0309(9),
      LO => COMP_DISPLAY_N1792
    );
  COMP_DISPLAY_XNor_stagelut876 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_18_0,
      LO => COMP_DISPLAY_N1793
    );
  COMP_DISPLAY_XNor_stagecy_rn_875 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1793,
      O => COMP_DISPLAY_XNor_stage_cyo846
    );
  COMP_DISPLAY_XNor_stagelut877 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_18_1,
      LO => COMP_DISPLAY_N1794
    );
  COMP_DISPLAY_XNor_stagecy_rn_876 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo846,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1794,
      O => COMP_DISPLAY_XNor_stage_cyo847
    );
  COMP_DISPLAY_XNor_stagelut878 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_18_2,
      LO => COMP_DISPLAY_N1795
    );
  COMP_DISPLAY_XNor_stagecy_rn_877 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo847,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1795,
      O => COMP_DISPLAY_XNor_stage_cyo848
    );
  COMP_DISPLAY_XNor_stagelut879 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_18_3,
      LO => COMP_DISPLAY_N1796
    );
  COMP_DISPLAY_XNor_stagecy_rn_878 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo848,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1796,
      O => COMP_DISPLAY_XNor_stage_cyo849
    );
  COMP_DISPLAY_XNor_stagelut860 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_17_4,
      LO => COMP_DISPLAY_N1776
    );
  COMP_DISPLAY_XNor_stagecy_rn_879 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo849,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1797,
      O => COMP_DISPLAY_XNor_stage_cyo850
    );
  COMP_DISPLAY_XNor_stagelut881 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0308(5),
      LO => COMP_DISPLAY_N1798
    );
  COMP_DISPLAY_XNor_stagecy_rn_880 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo850,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1798,
      O => COMP_DISPLAY_XNor_stage_cyo851
    );
  COMP_DISPLAY_XNor_stagelut882 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0308(6),
      LO => COMP_DISPLAY_N1799
    );
  COMP_DISPLAY_XNor_stagecy_rn_881 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo851,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1799,
      O => COMP_DISPLAY_XNor_stage_cyo852
    );
  COMP_DISPLAY_XNor_stagelut883 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0308(7),
      LO => COMP_DISPLAY_N1800
    );
  COMP_DISPLAY_XNor_stagecy_rn_882 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo852,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1800,
      O => COMP_DISPLAY_XNor_stage_cyo853
    );
  COMP_DISPLAY_XNor_stagelut884 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0308(8),
      LO => COMP_DISPLAY_N1801
    );
  COMP_DISPLAY_XNor_stagecy_rn_883 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo853,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1801,
      O => COMP_DISPLAY_XNor_stage_cyo854
    );
  COMP_DISPLAY_XNor_stagelut885 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0308(9),
      LO => COMP_DISPLAY_N1802
    );
  COMP_DISPLAY_XNor_stagecy_rn_884 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo854,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1802,
      O => COMP_DISPLAY_XNor_stage_cyo855
    );
  COMP_DISPLAY_XNor_stagelut886 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_18_0,
      LO => COMP_DISPLAY_N1804
    );
  COMP_DISPLAY_XNor_stagecy_rn_885 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1804,
      O => COMP_DISPLAY_XNor_stage_cyo856
    );
  COMP_DISPLAY_XNor_stagelut887 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_18_1,
      LO => COMP_DISPLAY_N1805
    );
  COMP_DISPLAY_XNor_stagecy_rn_886 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo856,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1805,
      O => COMP_DISPLAY_XNor_stage_cyo857
    );
  COMP_DISPLAY_XNor_stagelut888 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_18_2,
      LO => COMP_DISPLAY_N1806
    );
  COMP_DISPLAY_XNor_stagecy_rn_887 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo857,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1806,
      O => COMP_DISPLAY_XNor_stage_cyo858
    );
  COMP_DISPLAY_XNor_stagelut889 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_18_3,
      LO => COMP_DISPLAY_N1807
    );
  COMP_DISPLAY_XNor_stagecy_rn_888 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo858,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1807,
      O => COMP_DISPLAY_XNor_stage_cyo859
    );
  COMP_DISPLAY_XNor_stagelut880 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_18_4,
      LO => COMP_DISPLAY_N1797
    );
  COMP_DISPLAY_XNor_stagecy_rn_889 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo859,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1808,
      O => COMP_DISPLAY_XNor_stage_cyo860
    );
  COMP_DISPLAY_XNor_stagelut852 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_17_4,
      I2 => COMP_CORE_IMPACTS_Y_17_5,
      LO => COMP_DISPLAY_N1766
    );
  COMP_DISPLAY_XNor_stagecy_rn_890 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo860,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1809,
      O => COMP_DISPLAY_XNor_stage_cyo861
    );
  COMP_DISPLAY_XNor_stagelut853 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_17_6,
      I2 => COMP_CORE_IMPACTS_Y_17_4,
      I3 => COMP_CORE_IMPACTS_Y_17_5,
      LO => COMP_DISPLAY_N1767
    );
  COMP_DISPLAY_XNor_stagecy_rn_891 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo861,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1810,
      O => COMP_DISPLAY_XNor_stage_cyo862
    );
  COMP_DISPLAY_XNor_stagelut893 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1155_31(7),
      LO => COMP_DISPLAY_N1811
    );
  COMP_DISPLAY_XNor_stagecy_rn_892 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo862,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1811,
      O => COMP_DISPLAY_XNor_stage_cyo863
    );
  COMP_DISPLAY_XNor_stagelut894 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1155_31(8),
      LO => COMP_DISPLAY_N1812
    );
  COMP_DISPLAY_XNor_stagecy_rn_893 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo863,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1812,
      O => COMP_DISPLAY_XNor_stage_cyo864
    );
  COMP_DISPLAY_norlut41_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1813
    );
  COMP_DISPLAY_norcy_rn_40 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo864,
      DI => N1,
      S => COMP_DISPLAY_N1813,
      O => COMP_DISPLAY_nor_cyo21
    );
  COMP_DISPLAY_XNor_stagelut895 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_18_0,
      LO => COMP_DISPLAY_N1815
    );
  COMP_DISPLAY_XNor_stagecy_rn_894 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1815,
      O => COMP_DISPLAY_XNor_stage_cyo865
    );
  COMP_DISPLAY_XNor_stagelut896 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_18_1,
      LO => COMP_DISPLAY_N1816
    );
  COMP_DISPLAY_XNor_stagecy_rn_895 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo865,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1816,
      O => COMP_DISPLAY_XNor_stage_cyo866
    );
  COMP_DISPLAY_XNor_stagelut897 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_18_2,
      LO => COMP_DISPLAY_N1817
    );
  COMP_DISPLAY_XNor_stagecy_rn_896 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo866,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1817,
      O => COMP_DISPLAY_XNor_stage_cyo867
    );
  COMP_DISPLAY_XNor_stagelut898 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_18_3,
      LO => COMP_DISPLAY_N1818
    );
  COMP_DISPLAY_XNor_stagecy_rn_897 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo867,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1818,
      O => COMP_DISPLAY_XNor_stage_cyo868
    );
  COMP_DISPLAY_XNor_stagelut832 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_17_4,
      LO => COMP_DISPLAY_N1745
    );
  COMP_DISPLAY_XNor_stagecy_rn_898 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo868,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1819,
      O => COMP_DISPLAY_XNor_stage_cyo869
    );
  COMP_DISPLAY_XNor_stagelut833 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_17_4,
      I2 => COMP_CORE_IMPACTS_Y_17_5,
      LO => COMP_DISPLAY_N1746
    );
  COMP_DISPLAY_XNor_stagecy_rn_899 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo869,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1820,
      O => COMP_DISPLAY_XNor_stage_cyo870
    );
  COMP_DISPLAY_XNor_stagelut834 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_6,
      I1 => COMP_CORE_IMPACTS_Y_17_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_17_4,
      LO => COMP_DISPLAY_N1747
    );
  COMP_DISPLAY_XNor_stagecy_rn_900 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo870,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1821,
      O => COMP_DISPLAY_XNor_stage_cyo871
    );
  COMP_DISPLAY_XNor_stagelut902 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1154_16(7),
      LO => COMP_DISPLAY_N1822
    );
  COMP_DISPLAY_XNor_stagecy_rn_901 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo871,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1822,
      O => COMP_DISPLAY_XNor_stage_cyo872
    );
  COMP_DISPLAY_XNor_stagelut903 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1154_16(8),
      LO => COMP_DISPLAY_N1823
    );
  COMP_DISPLAY_XNor_stagecy_rn_902 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo872,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1823,
      O => COMP_DISPLAY_XNor_stage_cyo873
    );
  COMP_DISPLAY_norlut42_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1824
    );
  COMP_DISPLAY_XNor_stagelut904 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_16_0,
      LO => COMP_DISPLAY_N1825
    );
  COMP_DISPLAY_XNor_stagecy_rn_903 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1825,
      O => COMP_DISPLAY_XNor_stage_cyo874
    );
  COMP_DISPLAY_XNor_stagelut905 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_16_1,
      LO => COMP_DISPLAY_N1826
    );
  COMP_DISPLAY_XNor_stagecy_rn_904 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo874,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1826,
      O => COMP_DISPLAY_XNor_stage_cyo875
    );
  COMP_DISPLAY_XNor_stagelut906 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_16_2,
      LO => COMP_DISPLAY_N1827
    );
  COMP_DISPLAY_XNor_stagecy_rn_905 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo875,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1827,
      O => COMP_DISPLAY_XNor_stage_cyo876
    );
  COMP_DISPLAY_XNor_stagelut907 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_16_3,
      LO => COMP_DISPLAY_N1828
    );
  COMP_DISPLAY_XNor_stagecy_rn_906 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo876,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1828,
      O => COMP_DISPLAY_XNor_stage_cyo877
    );
  COMP_DISPLAY_XNor_stagelut823 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_19_4,
      LO => COMP_DISPLAY_N1735
    );
  COMP_DISPLAY_XNor_stagecy_rn_907 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo877,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1829,
      O => COMP_DISPLAY_XNor_stage_cyo878
    );
  COMP_DISPLAY_XNor_stagelut824 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_19_4,
      I2 => COMP_CORE_IMPACTS_Y_19_5,
      LO => COMP_DISPLAY_N1736
    );
  COMP_DISPLAY_XNor_stagecy_rn_908 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo878,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1830,
      O => COMP_DISPLAY_XNor_stage_cyo879
    );
  COMP_DISPLAY_XNor_stagelut825 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_6,
      I1 => COMP_CORE_IMPACTS_Y_19_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_19_4,
      LO => COMP_DISPLAY_N1737
    );
  COMP_DISPLAY_XNor_stagecy_rn_909 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo879,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1831,
      O => COMP_DISPLAY_XNor_stage_cyo880
    );
  COMP_DISPLAY_XNor_stagelut911 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1152_29(7),
      LO => COMP_DISPLAY_N1832
    );
  COMP_DISPLAY_XNor_stagecy_rn_910 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo880,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1832,
      O => COMP_DISPLAY_XNor_stage_cyo881
    );
  COMP_DISPLAY_XNor_stagelut912 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1152_29(8),
      LO => COMP_DISPLAY_N1833
    );
  COMP_DISPLAY_XNor_stagecy_rn_911 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo881,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1833,
      O => COMP_DISPLAY_XNor_stage_cyo882
    );
  COMP_DISPLAY_norlut43_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1834
    );
  COMP_DISPLAY_XNor_stagelut913 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_18_0,
      LO => COMP_DISPLAY_N1835
    );
  COMP_DISPLAY_XNor_stagecy_rn_912 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1835,
      O => COMP_DISPLAY_XNor_stage_cyo883
    );
  COMP_DISPLAY_XNor_stagelut914 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_18_1,
      LO => COMP_DISPLAY_N1836
    );
  COMP_DISPLAY_XNor_stagecy_rn_913 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo883,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1836,
      O => COMP_DISPLAY_XNor_stage_cyo884
    );
  COMP_DISPLAY_XNor_stagelut915 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_18_2,
      LO => COMP_DISPLAY_N1837
    );
  COMP_DISPLAY_XNor_stagecy_rn_914 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo884,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1837,
      O => COMP_DISPLAY_XNor_stage_cyo885
    );
  COMP_DISPLAY_XNor_stagelut916 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_18_3,
      LO => COMP_DISPLAY_N1838
    );
  COMP_DISPLAY_XNor_stagecy_rn_915 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo885,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1838,
      O => COMP_DISPLAY_XNor_stage_cyo886
    );
  COMP_DISPLAY_XNor_stagelut917 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0307(4),
      LO => COMP_DISPLAY_N1839
    );
  COMP_DISPLAY_XNor_stagecy_rn_916 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo886,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1839,
      O => COMP_DISPLAY_XNor_stage_cyo887
    );
  COMP_DISPLAY_XNor_stagelut918 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0307(5),
      LO => COMP_DISPLAY_N1840
    );
  COMP_DISPLAY_XNor_stagecy_rn_917 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo887,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1840,
      O => COMP_DISPLAY_XNor_stage_cyo888
    );
  COMP_DISPLAY_XNor_stagelut919 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0307(6),
      LO => COMP_DISPLAY_N1841
    );
  COMP_DISPLAY_XNor_stagecy_rn_918 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo888,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1841,
      O => COMP_DISPLAY_XNor_stage_cyo889
    );
  COMP_DISPLAY_XNor_stagelut920 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0307(7),
      LO => COMP_DISPLAY_N1842
    );
  COMP_DISPLAY_XNor_stagecy_rn_919 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo889,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1842,
      O => COMP_DISPLAY_XNor_stage_cyo890
    );
  COMP_DISPLAY_XNor_stagelut921 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0307(8),
      LO => COMP_DISPLAY_N1843
    );
  COMP_DISPLAY_XNor_stagecy_rn_920 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo890,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1843,
      O => COMP_DISPLAY_XNor_stage_cyo891
    );
  COMP_DISPLAY_XNor_stagelut922 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0307(9),
      LO => COMP_DISPLAY_N1844
    );
  COMP_DISPLAY_XNor_stagelut923 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_16_0,
      LO => COMP_DISPLAY_N1845
    );
  COMP_DISPLAY_XNor_stagecy_rn_922 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1845,
      O => COMP_DISPLAY_XNor_stage_cyo892
    );
  COMP_DISPLAY_XNor_stagelut924 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_16_1,
      LO => COMP_DISPLAY_N1846
    );
  COMP_DISPLAY_XNor_stagecy_rn_923 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo892,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1846,
      O => COMP_DISPLAY_XNor_stage_cyo893
    );
  COMP_DISPLAY_XNor_stagelut925 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_16_2,
      LO => COMP_DISPLAY_N1847
    );
  COMP_DISPLAY_XNor_stagecy_rn_924 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo893,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1847,
      O => COMP_DISPLAY_XNor_stage_cyo894
    );
  COMP_DISPLAY_XNor_stagelut926 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_16_3,
      LO => COMP_DISPLAY_N1848
    );
  COMP_DISPLAY_XNor_stagecy_rn_925 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo894,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1848,
      O => COMP_DISPLAY_XNor_stage_cyo895
    );
  COMP_DISPLAY_XNor_stagelut814 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_19_4,
      LO => COMP_DISPLAY_N1724
    );
  COMP_DISPLAY_XNor_stagecy_rn_926 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo895,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1849,
      O => COMP_DISPLAY_XNor_stage_cyo896
    );
  COMP_DISPLAY_XNor_stagelut815 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_19_4,
      I2 => COMP_CORE_IMPACTS_Y_19_5,
      LO => COMP_DISPLAY_N1725
    );
  COMP_DISPLAY_XNor_stagecy_rn_927 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo896,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1850,
      O => COMP_DISPLAY_XNor_stage_cyo897
    );
  COMP_DISPLAY_XNor_stagelut816 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_19_6,
      I2 => COMP_CORE_IMPACTS_Y_19_4,
      I3 => COMP_CORE_IMPACTS_Y_19_5,
      LO => COMP_DISPLAY_N1726
    );
  COMP_DISPLAY_XNor_stagecy_rn_928 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo897,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1851,
      O => COMP_DISPLAY_XNor_stage_cyo898
    );
  COMP_DISPLAY_XNor_stagelut930 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1153_18(7),
      LO => COMP_DISPLAY_N1852
    );
  COMP_DISPLAY_XNor_stagecy_rn_929 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo898,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1852,
      O => COMP_DISPLAY_XNor_stage_cyo899
    );
  COMP_DISPLAY_XNor_stagelut931 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1153_18(8),
      LO => COMP_DISPLAY_N1853
    );
  COMP_DISPLAY_XNor_stagecy_rn_930 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo899,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1853,
      O => COMP_DISPLAY_XNor_stage_cyo900
    );
  COMP_DISPLAY_norlut44_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1854
    );
  COMP_DISPLAY_norcy_rn_43 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo900,
      DI => N1,
      S => COMP_DISPLAY_N1854,
      O => COMP_DISPLAY_nor_cyo22
    );
  COMP_DISPLAY_XNor_stagelut932 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_14_0,
      LO => COMP_DISPLAY_N1856
    );
  COMP_DISPLAY_XNor_stagecy_rn_931 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1856,
      O => COMP_DISPLAY_XNor_stage_cyo901
    );
  COMP_DISPLAY_XNor_stagelut933 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_14_1,
      LO => COMP_DISPLAY_N1857
    );
  COMP_DISPLAY_XNor_stagecy_rn_932 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo901,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1857,
      O => COMP_DISPLAY_XNor_stage_cyo902
    );
  COMP_DISPLAY_XNor_stagelut934 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_14_2,
      LO => COMP_DISPLAY_N1858
    );
  COMP_DISPLAY_XNor_stagecy_rn_933 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo902,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1858,
      O => COMP_DISPLAY_XNor_stage_cyo903
    );
  COMP_DISPLAY_XNor_stagelut935 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_14_3,
      LO => COMP_DISPLAY_N1859
    );
  COMP_DISPLAY_XNor_stagecy_rn_934 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo903,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1859,
      O => COMP_DISPLAY_XNor_stage_cyo904
    );
  COMP_DISPLAY_XNor_stagelut927 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_16_4,
      LO => COMP_DISPLAY_N1849
    );
  COMP_DISPLAY_XNor_stagecy_rn_935 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo904,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1860,
      O => COMP_DISPLAY_XNor_stage_cyo905
    );
  COMP_DISPLAY_XNor_stagelut928 : LUT3_L
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_16_4,
      I2 => COMP_CORE_IMPACTS_Y_16_5,
      LO => COMP_DISPLAY_N1850
    );
  COMP_DISPLAY_XNor_stagecy_rn_936 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo905,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1861,
      O => COMP_DISPLAY_XNor_stage_cyo906
    );
  COMP_DISPLAY_XNor_stagelut929 : LUT4_L
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_CORE_IMPACTS_Y_16_6,
      I2 => COMP_CORE_IMPACTS_Y_16_4,
      I3 => COMP_CORE_IMPACTS_Y_16_5,
      LO => COMP_DISPLAY_N1851
    );
  COMP_DISPLAY_XNor_stagecy_rn_937 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo906,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1862,
      O => COMP_DISPLAY_XNor_stage_cyo907
    );
  COMP_DISPLAY_XNor_stagelut939 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1151_15(7),
      LO => COMP_DISPLAY_N1863
    );
  COMP_DISPLAY_XNor_stagecy_rn_938 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo907,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1863,
      O => COMP_DISPLAY_XNor_stage_cyo908
    );
  COMP_DISPLAY_XNor_stagelut940 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1151_15(8),
      LO => COMP_DISPLAY_N1864
    );
  COMP_DISPLAY_XNor_stagecy_rn_939 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo908,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1864,
      O => COMP_DISPLAY_XNor_stage_cyo909
    );
  COMP_DISPLAY_norlut45_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1865
    );
  COMP_DISPLAY_norcy_rn_44 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo909,
      DI => N1,
      S => COMP_DISPLAY_N1865,
      O => COMP_DISPLAY_nor_cyo23
    );
  COMP_DISPLAY_XNor_stagelut941 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_16_0,
      LO => COMP_DISPLAY_N1867
    );
  COMP_DISPLAY_XNor_stagecy_rn_940 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1867,
      O => COMP_DISPLAY_XNor_stage_cyo910
    );
  COMP_DISPLAY_XNor_stagelut942 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_16_1,
      LO => COMP_DISPLAY_N1868
    );
  COMP_DISPLAY_XNor_stagecy_rn_941 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo910,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1868,
      O => COMP_DISPLAY_XNor_stage_cyo911
    );
  COMP_DISPLAY_XNor_stagelut943 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_16_2,
      LO => COMP_DISPLAY_N1869
    );
  COMP_DISPLAY_XNor_stagecy_rn_942 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo911,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1869,
      O => COMP_DISPLAY_XNor_stage_cyo912
    );
  COMP_DISPLAY_XNor_stagelut944 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_16_3,
      LO => COMP_DISPLAY_N1870
    );
  COMP_DISPLAY_XNor_stagecy_rn_943 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo912,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1870,
      O => COMP_DISPLAY_XNor_stage_cyo913
    );
  COMP_DISPLAY_XNor_stagelut936 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_14_4,
      LO => COMP_DISPLAY_N1860
    );
  COMP_DISPLAY_XNor_stagecy_rn_944 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo913,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1871,
      O => COMP_DISPLAY_XNor_stage_cyo914
    );
  COMP_DISPLAY_XNor_stagelut946 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0306(5),
      LO => COMP_DISPLAY_N1872
    );
  COMP_DISPLAY_XNor_stagecy_rn_945 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo914,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1872,
      O => COMP_DISPLAY_XNor_stage_cyo915
    );
  COMP_DISPLAY_XNor_stagelut947 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0306(6),
      LO => COMP_DISPLAY_N1873
    );
  COMP_DISPLAY_XNor_stagecy_rn_946 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo915,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1873,
      O => COMP_DISPLAY_XNor_stage_cyo916
    );
  COMP_DISPLAY_XNor_stagelut948 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0306(7),
      LO => COMP_DISPLAY_N1874
    );
  COMP_DISPLAY_XNor_stagecy_rn_947 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo916,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1874,
      O => COMP_DISPLAY_XNor_stage_cyo917
    );
  COMP_DISPLAY_XNor_stagelut949 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0306(8),
      LO => COMP_DISPLAY_N1875
    );
  COMP_DISPLAY_XNor_stagecy_rn_948 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo917,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1875,
      O => COMP_DISPLAY_XNor_stage_cyo918
    );
  COMP_DISPLAY_XNor_stagelut950 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0306(9),
      LO => COMP_DISPLAY_N1876
    );
  COMP_DISPLAY_XNor_stagecy_rn_949 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo918,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1876,
      O => COMP_DISPLAY_XNor_stage_cyo919
    );
  COMP_DISPLAY_XNor_stagelut951 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_16_0,
      LO => COMP_DISPLAY_N1878
    );
  COMP_DISPLAY_XNor_stagecy_rn_950 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1878,
      O => COMP_DISPLAY_XNor_stage_cyo920
    );
  COMP_DISPLAY_XNor_stagelut952 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_16_1,
      LO => COMP_DISPLAY_N1879
    );
  COMP_DISPLAY_XNor_stagecy_rn_951 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo920,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1879,
      O => COMP_DISPLAY_XNor_stage_cyo921
    );
  COMP_DISPLAY_XNor_stagelut953 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_16_2,
      LO => COMP_DISPLAY_N1880
    );
  COMP_DISPLAY_XNor_stagecy_rn_952 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo921,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1880,
      O => COMP_DISPLAY_XNor_stage_cyo922
    );
  COMP_DISPLAY_XNor_stagelut954 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_16_3,
      LO => COMP_DISPLAY_N1881
    );
  COMP_DISPLAY_XNor_stagecy_rn_953 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo922,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1881,
      O => COMP_DISPLAY_XNor_stage_cyo923
    );
  COMP_DISPLAY_XNor_stagelut955 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_n0305(4),
      LO => COMP_DISPLAY_N1882
    );
  COMP_DISPLAY_XNor_stagecy_rn_954 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo923,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1882,
      O => COMP_DISPLAY_XNor_stage_cyo924
    );
  COMP_DISPLAY_XNor_stagelut956 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0305(5),
      LO => COMP_DISPLAY_N1883
    );
  COMP_DISPLAY_XNor_stagecy_rn_955 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo924,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1883,
      O => COMP_DISPLAY_XNor_stage_cyo925
    );
  COMP_DISPLAY_XNor_stagelut957 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0305(6),
      LO => COMP_DISPLAY_N1884
    );
  COMP_DISPLAY_XNor_stagecy_rn_956 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo925,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1884,
      O => COMP_DISPLAY_XNor_stage_cyo926
    );
  COMP_DISPLAY_XNor_stagelut958 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0305(7),
      LO => COMP_DISPLAY_N1885
    );
  COMP_DISPLAY_XNor_stagecy_rn_957 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo926,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1885,
      O => COMP_DISPLAY_XNor_stage_cyo927
    );
  COMP_DISPLAY_XNor_stagelut959 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0305(8),
      LO => COMP_DISPLAY_N1886
    );
  COMP_DISPLAY_XNor_stagecy_rn_958 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo927,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1886,
      O => COMP_DISPLAY_XNor_stage_cyo928
    );
  COMP_DISPLAY_XNor_stagelut960 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0305(9),
      LO => COMP_DISPLAY_N1887
    );
  COMP_DISPLAY_XNor_stagelut961 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_CORE_IMPACTS_Y_14_0,
      LO => COMP_DISPLAY_N1888
    );
  COMP_DISPLAY_XNor_stagecy_rn_960 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      S => COMP_DISPLAY_N1888,
      O => COMP_DISPLAY_XNor_stage_cyo929
    );
  COMP_DISPLAY_XNor_stagelut962 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_CORE_IMPACTS_Y_14_1,
      LO => COMP_DISPLAY_N1889
    );
  COMP_DISPLAY_XNor_stagecy_rn_961 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo929,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      S => COMP_DISPLAY_N1889,
      O => COMP_DISPLAY_XNor_stage_cyo930
    );
  COMP_DISPLAY_XNor_stagelut963 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_CORE_IMPACTS_Y_14_2,
      LO => COMP_DISPLAY_N1890
    );
  COMP_DISPLAY_XNor_stagecy_rn_962 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo930,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      S => COMP_DISPLAY_N1890,
      O => COMP_DISPLAY_XNor_stage_cyo931
    );
  COMP_DISPLAY_XNor_stagelut964 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_CORE_IMPACTS_Y_14_3,
      LO => COMP_DISPLAY_N1891
    );
  COMP_DISPLAY_XNor_stagecy_rn_963 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo931,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      S => COMP_DISPLAY_N1891,
      O => COMP_DISPLAY_XNor_stage_cyo932
    );
  COMP_DISPLAY_XNor_stagelut908 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_16_4,
      LO => COMP_DISPLAY_N1829
    );
  COMP_DISPLAY_XNor_stagecy_rn_964 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo932,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      S => COMP_DISPLAY_N1892,
      O => COMP_DISPLAY_XNor_stage_cyo933
    );
  COMP_DISPLAY_XNor_stagelut909 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_CORE_IMPACTS_Y_16_4,
      I2 => COMP_CORE_IMPACTS_Y_16_5,
      LO => COMP_DISPLAY_N1830
    );
  COMP_DISPLAY_XNor_stagecy_rn_965 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo933,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      S => COMP_DISPLAY_N1893,
      O => COMP_DISPLAY_XNor_stage_cyo934
    );
  COMP_DISPLAY_XNor_stagelut910 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_6,
      I1 => COMP_CORE_IMPACTS_Y_16_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_16_4,
      LO => COMP_DISPLAY_N1831
    );
  COMP_DISPLAY_XNor_stagecy_rn_966 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo934,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      S => COMP_DISPLAY_N1894,
      O => COMP_DISPLAY_XNor_stage_cyo935
    );
  COMP_DISPLAY_XNor_stagelut968 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_n1150_21(7),
      LO => COMP_DISPLAY_N1895
    );
  COMP_DISPLAY_XNor_stagecy_rn_967 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo935,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      S => COMP_DISPLAY_N1895,
      O => COMP_DISPLAY_XNor_stage_cyo936
    );
  COMP_DISPLAY_XNor_stagelut969 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_n1150_21(8),
      LO => COMP_DISPLAY_N1896
    );
  COMP_DISPLAY_XNor_stagecy_rn_968 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo936,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      S => COMP_DISPLAY_N1896,
      O => COMP_DISPLAY_XNor_stage_cyo937
    );
  COMP_DISPLAY_norlut46_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_N1897
    );
  COMP_DISPLAY_XNor_stagelut970 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_CORE_IMPACTS_X_14_0,
      LO => COMP_DISPLAY_N1898
    );
  COMP_DISPLAY_XNor_stagecy_rn_969 : MUXCY
    port map (
      CI => N1,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      S => COMP_DISPLAY_N1898,
      O => COMP_DISPLAY_XNor_stage_cyo938
    );
  COMP_DISPLAY_XNor_stagelut971 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_CORE_IMPACTS_X_14_1,
      LO => COMP_DISPLAY_N1899
    );
  COMP_DISPLAY_XNor_stagecy_rn_970 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo938,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      S => COMP_DISPLAY_N1899,
      O => COMP_DISPLAY_XNor_stage_cyo939
    );
  COMP_DISPLAY_XNor_stagelut972 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_CORE_IMPACTS_X_14_2,
      LO => COMP_DISPLAY_N1900
    );
  COMP_DISPLAY_XNor_stagecy_rn_971 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo939,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      S => COMP_DISPLAY_N1900,
      O => COMP_DISPLAY_XNor_stage_cyo940
    );
  COMP_DISPLAY_XNor_stagelut973 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_CORE_IMPACTS_X_14_3,
      LO => COMP_DISPLAY_N1901
    );
  COMP_DISPLAY_XNor_stagecy_rn_972 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo940,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      S => COMP_DISPLAY_N1901,
      O => COMP_DISPLAY_XNor_stage_cyo941
    );
  COMP_DISPLAY_XNor_stagelut945 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_16_4,
      LO => COMP_DISPLAY_N1871
    );
  COMP_DISPLAY_XNor_stagecy_rn_973 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo941,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      S => COMP_DISPLAY_N1902,
      O => COMP_DISPLAY_XNor_stage_cyo942
    );
  COMP_DISPLAY_XNor_stagelut975 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_n0303(5),
      LO => COMP_DISPLAY_N1903
    );
  COMP_DISPLAY_XNor_stagecy_rn_974 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo942,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      S => COMP_DISPLAY_N1903,
      O => COMP_DISPLAY_XNor_stage_cyo943
    );
  COMP_DISPLAY_XNor_stagelut976 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_n0303(6),
      LO => COMP_DISPLAY_N1904
    );
  COMP_DISPLAY_XNor_stagecy_rn_975 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo943,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      S => COMP_DISPLAY_N1904,
      O => COMP_DISPLAY_XNor_stage_cyo944
    );
  COMP_DISPLAY_XNor_stagelut977 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_n0303(7),
      LO => COMP_DISPLAY_N1905
    );
  COMP_DISPLAY_XNor_stagecy_rn_976 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo944,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      S => COMP_DISPLAY_N1905,
      O => COMP_DISPLAY_XNor_stage_cyo945
    );
  COMP_DISPLAY_XNor_stagelut978 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_n0303(8),
      LO => COMP_DISPLAY_N1906
    );
  COMP_DISPLAY_XNor_stagecy_rn_977 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo945,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      S => COMP_DISPLAY_N1906,
      O => COMP_DISPLAY_XNor_stage_cyo946
    );
  COMP_DISPLAY_XNor_stagelut979 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0303(9),
      LO => COMP_DISPLAY_N1907
    );
  COMP_DISPLAY_XNor_stagecy_rn_978 : MUXCY
    port map (
      CI => COMP_DISPLAY_XNor_stage_cyo946,
      DI => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      S => COMP_DISPLAY_N1907,
      O => COMP_DISPLAY_XNor_stage_cyo947
    );
  COMP_DISPLAY_DISPLAY_n0313_1_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0374(27),
      O => COMP_DISPLAY_N1909
    );
  COMP_DISPLAY_DISPLAY_n0313_1_cy : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => COMP_DISPLAY_N1909,
      O => COMP_DISPLAY_DISPLAY_n0313_1_cyo
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC1156 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => CHOICE2633,
      I1 => CHOICE2642,
      I2 => CHOICE2625,
      I3 => N11421,
      O => COMP_DISPLAY_VS2
    );
  COMP_DISPLAY_DISPLAY_n0313_2_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0374(28),
      O => COMP_DISPLAY_N1910
    );
  COMP_DISPLAY_DISPLAY_n0313_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_1_cyo,
      DI => N1,
      S => COMP_DISPLAY_N1910,
      O => COMP_DISPLAY_DISPLAY_n0313_2_cyo
    );
  COMP_DISPLAY_DISPLAY_n0313_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_1_cyo,
      LI => COMP_DISPLAY_N1910,
      O => COMP_DISPLAY_n0313(2)
    );
  COMP_DISPLAY_DISPLAY_n0313_3_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_2_cyo,
      DI => N0,
      S => COMP_DISPLAY_n0374_29_rt,
      O => COMP_DISPLAY_DISPLAY_n0313_3_cyo
    );
  COMP_DISPLAY_DISPLAY_n0313_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_2_cyo,
      LI => COMP_DISPLAY_n0374_29_rt,
      O => COMP_DISPLAY_n0313(3)
    );
  COMP_DISPLAY_DISPLAY_n0313_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0374(30),
      O => COMP_DISPLAY_N1911
    );
  COMP_DISPLAY_DISPLAY_n0313_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_3_cyo,
      DI => N1,
      S => COMP_DISPLAY_N1911,
      O => COMP_DISPLAY_DISPLAY_n0313_4_cyo
    );
  COMP_DISPLAY_DISPLAY_n0313_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_3_cyo,
      LI => COMP_DISPLAY_N1911,
      O => COMP_DISPLAY_n0313(4)
    );
  COMP_DISPLAY_DISPLAY_n0313_5_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_DISPLAY_n0313_4_cyo,
      DI => N0,
      S => COMP_DISPLAY_n0374_31_rt,
      O => COMP_DISPLAY_DISPLAY_n0313_5_cyo
    );
  COMP_DISPLAY_DISPLAY_n0377_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0329(4),
      O => COMP_DISPLAY_N1912
    );
  COMP_DISPLAY_VTB184 : LUT3_L
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => CHOICE2839,
      I1 => CHOICE2804,
      I2 => CHOICE2836,
      LO => CHOICE2840
    );
  COMP_DISPLAY_VP399 : LUT4_L
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => N11429,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I3 => CHOICE2252,
      LO => CHOICE2256
    );
  COMP_DISPLAY_Madd_n0139_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_4,
      I1 => COMP_CORE_IMPACTS_Y_4_8,
      I2 => COMP_CORE_IMPACTS_Y_4_6,
      I3 => N7198,
      O => COMP_DISPLAY_n1127_3(8)
    );
  COMP_DISPLAY_Madd_n0139_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_7,
      I1 => COMP_CORE_IMPACTS_Y_4_5,
      LO => N7198
    );
  COMP_DISPLAY_Madd_n0143_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_4,
      I1 => COMP_CORE_IMPACTS_Y_6_8,
      I2 => COMP_CORE_IMPACTS_Y_6_6,
      I3 => N7196,
      O => COMP_DISPLAY_n1129_1(8)
    );
  COMP_DISPLAY_Madd_n0143_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_5,
      I1 => COMP_CORE_IMPACTS_Y_6_7,
      LO => N7196
    );
  COMP_DISPLAY_VVO290 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(0),
      I1 => COMP_DISPLAY_n0270(1),
      I2 => CHOICE2433,
      I3 => CHOICE2404,
      O => CHOICE2437
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46211_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(2),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(1),
      LO => N12812
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(6),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(6)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC1141 : LUT4
    generic map(
      INIT => X"1810"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(7),
      I1 => COMP_DISPLAY_X_MIN_2(8),
      I2 => COMP_DISPLAY_X_MIN_2(9),
      I3 => COMP_DISPLAY_X_MIN_2(6),
      O => CHOICE2642
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28811_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12814
    );
  COMP_DISPLAY_n045338 : LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_N58,
      O => CHOICE2526
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_821_SW0 : LUT4
    generic map(
      INIT => X"EFA9"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      O => N7194
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_421 : LUT4_L
    generic map(
      INIT => X"0D3C"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_Y_MIN_2(3),
      I2 => COMP_DISPLAY_Y_MIN_2(4),
      I3 => COMP_DISPLAY_Y_MIN_2(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_42
    );
  COMP_DISPLAY_Madd_n0137_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_4,
      I1 => COMP_CORE_IMPACTS_Y_3_8,
      I2 => COMP_CORE_IMPACTS_Y_3_6,
      I3 => N7191,
      O => COMP_DISPLAY_n1121_24(8)
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_327_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      LO => N11570
    );
  COMP_DISPLAY_Madd_n0137_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_5,
      I1 => COMP_CORE_IMPACTS_Y_3_7,
      LO => N7191
    );
  COMP_DISPLAY_VL30 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(0),
      I1 => COMP_DISPLAY_n0318(5),
      I2 => COMP_DISPLAY_n0008_15_Q,
      I3 => COMP_DISPLAY_n0008_47_Q,
      O => CHOICE3210
    );
  COMP_DISPLAY_Madd_n0141_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_4,
      I1 => COMP_CORE_IMPACTS_Y_5_8,
      I2 => COMP_CORE_IMPACTS_Y_5_6,
      I3 => N7189,
      O => COMP_DISPLAY_n1125_22(8)
    );
  COMP_DISPLAY_Madd_n0141_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_5,
      I1 => COMP_CORE_IMPACTS_Y_5_7,
      LO => N7189
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_16 : MUXF5
    port map (
      I0 => N11215,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_39,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N43
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_17 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_40,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_41,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N44
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_215_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      LO => N11614
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_11 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N43,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N44,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N45
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f5_18 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_lut4_42,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N46
    );
  COMP_DISPLAY_VI1929 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(2),
      I1 => COMP_DISPLAY_n0345(1),
      O => CHOICE3821
    );
  COMP_DISPLAY_Madd_n0135_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_4,
      I1 => COMP_CORE_IMPACTS_Y_2_8,
      I2 => COMP_CORE_IMPACTS_Y_2_6,
      I3 => N7184,
      O => COMP_DISPLAY_n1123_12(8)
    );
  COMP_DISPLAY_Madd_n0135_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_7,
      I1 => COMP_CORE_IMPACTS_Y_2_5,
      LO => N7184
    );
  COMP_DISPLAY_Madd_n0129_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_4,
      I1 => COMP_CORE_IMPACTS_Y_22_8,
      I2 => COMP_CORE_IMPACTS_Y_22_6,
      I3 => N7182,
      O => COMP_DISPLAY_n1161_33(8)
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_355_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      LO => N11574
    );
  COMP_DISPLAY_Madd_n0129_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_5,
      I1 => COMP_CORE_IMPACTS_Y_22_7,
      LO => N7182
    );
  COMP_DISPLAY_n0328_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(2),
      O => N11683
    );
  COMP_DISPLAY_Madd_n0133_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_4,
      I1 => COMP_CORE_IMPACTS_Y_1_8,
      I2 => COMP_CORE_IMPACTS_Y_1_6,
      I3 => N7180,
      O => COMP_DISPLAY_n1167_40(8)
    );
  COMP_DISPLAY_VI1934 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3821,
      I1 => COMP_DISPLAY_n0345(0),
      I2 => COMP_DISPLAY_n0181_2_Q,
      I3 => COMP_DISPLAY_n0181_1_Q,
      LO => CHOICE3822
    );
  COMP_DISPLAY_Madd_n0133_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_5,
      I1 => COMP_CORE_IMPACTS_Y_1_7,
      LO => N7180
    );
  COMP_DISPLAY_Madd_n0131_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_4,
      I1 => COMP_CORE_IMPACTS_Y_0_8,
      I2 => COMP_CORE_IMPACTS_Y_0_6,
      I3 => N7178,
      O => COMP_DISPLAY_n1165_42(8)
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_243_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      LO => N11576
    );
  COMP_DISPLAY_Madd_n0131_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_5,
      I1 => COMP_CORE_IMPACTS_Y_0_7,
      LO => N7178
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5801 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11194
    );
  COMP_DISPLAY_Msub_n0130_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_8,
      I1 => COMP_CORE_IMPACTS_Y_0_4,
      I2 => COMP_CORE_IMPACTS_Y_0_6,
      I3 => N7176,
      O => COMP_DISPLAY_n1164_43(8)
    );
  COMP_DISPLAY_Msub_n0130_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_0_5,
      I1 => COMP_CORE_IMPACTS_Y_0_7,
      LO => N7176
    );
  COMP_DISPLAY_n0221_2_23 : LUT3_L
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => CHOICE3987,
      I1 => COMP_DISPLAY_VV,
      I2 => COMP_DISPLAY_VL,
      LO => CHOICE3989
    );
  COMP_DISPLAY_Msub_n0168_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_8,
      I1 => COMP_CORE_IMPACTS_Y_19_4,
      I2 => COMP_CORE_IMPACTS_Y_19_6,
      I3 => N7174,
      O => COMP_DISPLAY_n1158_28(8)
    );
  COMP_DISPLAY_DISPLAY_n0380_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0332(4),
      O => COMP_DISPLAY_N1918
    );
  COMP_DISPLAY_Msub_n0168_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_19_5,
      I1 => COMP_CORE_IMPACTS_Y_19_7,
      LO => N7174
    );
  COMP_DISPLAY_Ker432444 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => N13033,
      I3 => COMP_DISPLAY_n0194_30_Q,
      O => CHOICE2749
    );
  COMP_DISPLAY_Msub_n0172_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_8,
      I1 => COMP_CORE_IMPACTS_Y_21_4,
      I2 => COMP_CORE_IMPACTS_Y_21_6,
      I3 => N7172,
      O => COMP_DISPLAY_n1136_9(8)
    );
  COMP_DISPLAY_Msub_n0172_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_21_5,
      I1 => COMP_CORE_IMPACTS_Y_21_7,
      LO => N7172
    );
  COMP_DISPLAY_Msub_n0144_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_8,
      I1 => COMP_CORE_IMPACTS_Y_7_4,
      I2 => COMP_CORE_IMPACTS_Y_7_6,
      I3 => N7170,
      O => COMP_DISPLAY_n1134_25(8)
    );
  COMP_DISPLAY_Msub_n0144_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_7_7,
      I1 => COMP_CORE_IMPACTS_Y_7_5,
      LO => N7170
    );
  COMP_DISPLAY_Msub_n0166_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_8,
      I1 => COMP_CORE_IMPACTS_Y_18_4,
      I2 => COMP_CORE_IMPACTS_Y_18_6,
      I3 => N7168,
      O => COMP_DISPLAY_n1154_16(8)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(3)
    );
  COMP_DISPLAY_Msub_n0166_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_5,
      I1 => COMP_CORE_IMPACTS_Y_18_7,
      LO => N7168
    );
  COMP_DISPLAY_n0446151 : LUT4_L
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE3001,
      I1 => CHOICE3005,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I3 => COMP_DISPLAY_N30,
      LO => CHOICE3006
    );
  COMP_DISPLAY_Msub_n0132_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_8,
      I1 => COMP_CORE_IMPACTS_Y_1_4,
      I2 => COMP_CORE_IMPACTS_Y_1_6,
      I3 => N7166,
      O => COMP_DISPLAY_n1166_41(8)
    );
  COMP_DISPLAY_Msub_n0132_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_1_5,
      I1 => COMP_CORE_IMPACTS_Y_1_7,
      LO => N7166
    );
  COMP_DISPLAY_Msub_n0170_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_8,
      I1 => COMP_CORE_IMPACTS_Y_20_4,
      I2 => COMP_CORE_IMPACTS_Y_20_6,
      I3 => N7164,
      O => COMP_DISPLAY_n1130_17(8)
    );
  COMP_DISPLAY_Msub_n0170_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_20_5,
      I1 => COMP_CORE_IMPACTS_Y_20_7,
      LO => N7164
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5051 : LUT4
    generic map(
      INIT => X"01FE"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_n0304(9),
      I2 => COMP_DISPLAY_n0304(10),
      I3 => COMP_DISPLAY_n0304(11),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_505
    );
  COMP_DISPLAY_Msub_n0164_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_8,
      I1 => COMP_CORE_IMPACTS_Y_17_4,
      I2 => COMP_CORE_IMPACTS_Y_17_6,
      I3 => N7162,
      O => COMP_DISPLAY_n1156_14(8)
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36311_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(2),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12816
    );
  COMP_DISPLAY_Msub_n0164_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_17_5,
      I1 => COMP_CORE_IMPACTS_Y_17_7,
      LO => N7162
    );
  COMP_DISPLAY_Msub_n0128_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_8,
      I1 => COMP_CORE_IMPACTS_Y_22_4,
      I2 => COMP_CORE_IMPACTS_Y_22_6,
      I3 => N7160,
      O => COMP_DISPLAY_n1160_26(8)
    );
  COMP_DISPLAY_Msub_n0128_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_22_5,
      I1 => COMP_CORE_IMPACTS_Y_22_7,
      LO => N7160
    );
  COMP_DISPLAY_Msub_n0136_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_8,
      I1 => COMP_CORE_IMPACTS_Y_3_4,
      I2 => COMP_CORE_IMPACTS_Y_3_6,
      I3 => N7158,
      O => COMP_DISPLAY_n1120_13(8)
    );
  RAZ_IBUF_615 : IBUF
    port map (
      I => RAZ,
      O => RAZ_IBUF
    );
  COMP_DISPLAY_Msub_n0136_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_3_5,
      I1 => COMP_CORE_IMPACTS_Y_3_7,
      LO => N7158
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_0_139_G : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => CHOICE1297,
      I1 => COMP_CORE_XSCORE(2),
      I2 => COMP_CORE_XSCORE(5),
      I3 => COMP_CORE_XSCORE(4),
      O => N12818
    );
  COMP_DISPLAY_Msub_n0158_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_8,
      I1 => COMP_CORE_IMPACTS_Y_14_4,
      I2 => COMP_CORE_IMPACTS_Y_14_6,
      I3 => N7156,
      O => COMP_DISPLAY_n1150_21(8)
    );
  COMP_DISPLAY_Msub_n0158_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_14_5,
      I1 => COMP_CORE_IMPACTS_Y_14_7,
      LO => N7156
    );
  COMP_DISPLAY_Msub_n0162_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_8,
      I1 => COMP_CORE_IMPACTS_Y_16_4,
      I2 => COMP_CORE_IMPACTS_Y_16_6,
      I3 => N7154,
      O => COMP_DISPLAY_n1152_29(8)
    );
  COMP_DISPLAY_Msub_n0162_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_16_5,
      I1 => COMP_CORE_IMPACTS_Y_16_7,
      LO => N7154
    );
  COMP_DISPLAY_DISPLAY_n0416_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0368(4),
      O => COMP_DISPLAY_N1922
    );
  COMP_DISPLAY_Msub_n0142_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_8,
      I1 => COMP_CORE_IMPACTS_Y_6_4,
      I2 => COMP_CORE_IMPACTS_Y_6_6,
      I3 => N7152,
      O => COMP_DISPLAY_n1128_4(8)
    );
  COMP_DISPLAY_VI2082 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(2),
      I1 => COMP_DISPLAY_n0372(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF55,
      O => CHOICE3849
    );
  COMP_DISPLAY_Msub_n0142_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_6_5,
      I1 => COMP_CORE_IMPACTS_Y_6_7,
      LO => N7152
    );
  COMP_DISPLAY_Msub_n0156_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_8,
      I1 => COMP_CORE_IMPACTS_Y_13_4,
      I2 => COMP_CORE_IMPACTS_Y_13_6,
      I3 => N7150,
      O => COMP_DISPLAY_n1144_30(8)
    );
  COMP_DISPLAY_Msub_n0156_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_13_5,
      I1 => COMP_CORE_IMPACTS_Y_13_7,
      LO => N7150
    );
  COMP_DISPLAY_Msub_n0134_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_8,
      I1 => COMP_CORE_IMPACTS_Y_2_4,
      I2 => COMP_CORE_IMPACTS_Y_2_6,
      I3 => N7148,
      O => COMP_DISPLAY_n1122_23(8)
    );
  COMP_DISPLAY_Msub_n0134_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_2_7,
      I1 => COMP_CORE_IMPACTS_Y_2_5,
      LO => N7148
    );
  COMP_DISPLAY_n0352_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      O => N11590
    );
  COMP_DISPLAY_Msub_n0150_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_8,
      I1 => COMP_CORE_IMPACTS_Y_10_4,
      I2 => COMP_CORE_IMPACTS_Y_10_6,
      I3 => N7146,
      O => COMP_DISPLAY_n1138_39(8)
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_78_616 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_77,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut2_63_rt,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_78
    );
  COMP_DISPLAY_Msub_n0150_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_10_5,
      I1 => COMP_CORE_IMPACTS_Y_10_7,
      LO => N7146
    );
  COMP_DISPLAY_Msub_n0160_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_8,
      I1 => COMP_CORE_IMPACTS_Y_15_4,
      I2 => COMP_CORE_IMPACTS_Y_15_6,
      I3 => N7144,
      O => COMP_DISPLAY_n1148_34(8)
    );
  COMP_DISPLAY_Msub_n0160_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_15_5,
      I1 => COMP_CORE_IMPACTS_Y_15_7,
      LO => N7144
    );
  COMP_DISPLAY_Msub_n0146_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_8,
      I1 => COMP_CORE_IMPACTS_Y_8_4,
      I2 => COMP_CORE_IMPACTS_Y_8_6,
      I3 => N7142,
      O => COMP_DISPLAY_n1132_10(8)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(2)
    );
  COMP_DISPLAY_Msub_n0146_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_8_7,
      I1 => COMP_CORE_IMPACTS_Y_8_5,
      LO => N7142
    );
  COMP_DISPLAY_Ker432643 : LUT4_L
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_N4131,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I3 => COMP_DISPLAY_N21,
      LO => CHOICE2791
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_14_617 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_13,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_496,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_14
    );
  COMP_DISPLAY_Msub_n0154_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_8,
      I1 => COMP_CORE_IMPACTS_Y_12_4,
      I2 => COMP_CORE_IMPACTS_Y_12_6,
      I3 => N7140,
      O => COMP_DISPLAY_n1146(8)
    );
  COMP_DISPLAY_Msub_n0154_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_12_5,
      I1 => COMP_CORE_IMPACTS_Y_12_7,
      LO => N7140
    );
  COMP_DISPLAY_Msub_n0138_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_8,
      I1 => COMP_CORE_IMPACTS_Y_4_4,
      I2 => COMP_CORE_IMPACTS_Y_4_6,
      I3 => N7138,
      O => COMP_DISPLAY_n1126_2(8)
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42511_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12820
    );
  COMP_DISPLAY_Msub_n0138_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_4_5,
      I1 => COMP_CORE_IMPACTS_Y_4_7,
      LO => N7138
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27411_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12822
    );
  COMP_DISPLAY_Msub_n0148_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_8,
      I1 => COMP_CORE_IMPACTS_Y_9_4,
      I2 => COMP_CORE_IMPACTS_Y_9_6,
      I3 => N7136,
      O => COMP_DISPLAY_n1140_8(8)
    );
  COMP_DISPLAY_Msub_n0148_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_9_5,
      I1 => COMP_CORE_IMPACTS_Y_9_7,
      LO => N7136
    );
  COMP_DISPLAY_Msub_n0140_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_8,
      I1 => COMP_CORE_IMPACTS_Y_5_4,
      I2 => COMP_CORE_IMPACTS_Y_5_6,
      I3 => N7134,
      O => COMP_DISPLAY_n1124(8)
    );
  COMP_DISPLAY_Msub_n0140_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_5_5,
      I1 => COMP_CORE_IMPACTS_Y_5_7,
      LO => N7134
    );
  COMP_DISPLAY_Msub_n0152_Mxor_Result_8_Result1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_8,
      I1 => COMP_CORE_IMPACTS_Y_11_4,
      I2 => COMP_CORE_IMPACTS_Y_11_6,
      I3 => N7132,
      O => COMP_DISPLAY_n1142_35(8)
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_131_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      LO => N11568
    );
  COMP_DISPLAY_Msub_n0152_Mxor_Result_8_Result1_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_11_5,
      I1 => COMP_CORE_IMPACTS_Y_11_7,
      LO => N7132
    );
  COMP_DISPLAY_VI365 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF56,
      I2 => CHOICE3524,
      O => CHOICE3525
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f6_12 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N46,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N48
    );
  COMP_DISPLAY_XNor_stagelut974 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_CORE_IMPACTS_X_14_4,
      LO => COMP_DISPLAY_N1902
    );
  COMP_DISPLAY_n045395 : LUT4
    generic map(
      INIT => X"0180"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => N13030,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => CHOICE2536
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29711_G : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12824
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_299_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      LO => N11572
    );
  COMP_CORE_n0075_1_1 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_CORE_n0294(1),
      I1 => COMP_CORE_XTIRS(4),
      I2 => COMP_CORE_XTIRS(3),
      I3 => COMP_CORE_N581,
      O => COMP_CORE_n0075(1)
    );
  COMP_DISPLAY_n0446284 : LUT4
    generic map(
      INIT => X"A8A0"
    )
    port map (
      I0 => CHOICE3005,
      I1 => CHOICE3031,
      I2 => CHOICE3036,
      I3 => COMP_DISPLAY_N30,
      O => CHOICE3041
    );
  COMP_CORE_n0054_7_40_G : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => CHOICE1941,
      I1 => COMP_CORE_n0079(7),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(0),
      O => N12826
    );
  COMP_DISPLAY_n044918 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => CHOICE2785,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => CHOICE1981
    );
  COMP_DISPLAY_VTB112 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => CHOICE2828
    );
  COMP_CORE_n0075_2_1 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_CORE_n0294(2),
      I1 => COMP_CORE_XTIRS(4),
      I2 => COMP_CORE_XTIRS(3),
      I3 => COMP_CORE_N581,
      O => COMP_CORE_n0075(2)
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42811_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12828
    );
  COMP_DISPLAY_VI1939 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF56,
      I2 => CHOICE3822,
      O => CHOICE3823
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70211_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12830
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_4_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_3_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_4_cyo
    );
  COMP_CORE_n0075_0_1 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_CORE_n0294(0),
      I1 => COMP_CORE_XTIRS(4),
      I2 => COMP_CORE_XTIRS(3),
      I3 => COMP_CORE_N581,
      O => COMP_CORE_n0075(0)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_3_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(4)
    );
  U9_U11_n001211 : LUT4
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => U9_U11_DATA(6),
      I1 => U9_U11_ETAT_MIDI_FFd2,
      I2 => U9_U11_ETAT_MIDI_FFd1,
      I3 => U9_U10_ON_OFF,
      O => U9_U11_n0012
    );
  COMP_SOURIS_n0003_3_1 : LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(3),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despxi(2),
      I3 => N7120,
      O => COMP_SOURIS_n0008(3)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(1)
    );
  COMP_SOURIS_n0003_3_1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despxi(1),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      O => N7120
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_inst_mux_f7_6 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N45,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N48,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_1_Q
    );
  COMP_SOURIS_n0005_3_1 : LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(3),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_despyi(2),
      I3 => N7118,
      O => COMP_SOURIS_n0011(3)
    );
  COMP_SOURIS_n0005_3_1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(1),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(0),
      O => N7118
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_9_rt_618 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_9_rt
    );
  COMP_DISPLAY_VP0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_N4201,
      LO => CHOICE2163
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(2),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(0),
      LO => N12832
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_9_rt_619 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_9_rt
    );
  COMP_DISPLAY_VI2295 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(2),
      I1 => COMP_DISPLAY_n0353(1),
      O => CHOICE3890
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_3_lut1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(3),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(3),
      O => N7117
    );
  COMP_DISPLAY_XNor_stagelut1201 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      I1 => COMP_SOURIS_X(4),
      LO => N7116
    );
  COMP_DISPLAY_XNor_stagelut1001 : LUT2_L
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3,
      I1 => COMP_SOURIS_Y(4),
      LO => N7115
    );
  COMP_CORE_IMPACTS_X_21_9_rt_620 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_9,
      LO => COMP_CORE_IMPACTS_X_21_9_rt
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43611_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(2),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12834
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_467_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      LO => N11622
    );
  COMP_CORE_IMPACTS_X_10_9_rt_621 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_9,
      LO => COMP_CORE_IMPACTS_X_10_9_rt
    );
  COMP_DISPLAY_VI355 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(2),
      I1 => COMP_DISPLAY_n0366(1),
      O => CHOICE3523
    );
  COMP_CORE_IMPACTS_X_9_9_rt_622 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_9,
      LO => COMP_CORE_IMPACTS_X_9_9_rt
    );
  COMP_CORE_IMPACTS_X_11_9_rt_623 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_9,
      LO => COMP_CORE_IMPACTS_X_11_9_rt
    );
  COMP_CORE_IMPACTS_X_13_9_rt_624 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_9,
      LO => COMP_CORE_IMPACTS_X_13_9_rt
    );
  COMP_CORE_IMPACTS_X_12_9_rt_625 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_9,
      LO => COMP_CORE_IMPACTS_X_12_9_rt
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_439_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      LO => N11620
    );
  COMP_DISPLAY_VI1758_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3787,
      I1 => COMP_DISPLAY_n0339(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF62,
      I3 => CHOICE3776,
      LO => N12836
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_264 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(2),
      I1 => COMP_DISPLAY_n0334(4),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => N7319,
      O => COMP_DISPLAY_n0177_22_Q
    );
  COMP_CORE_IMPACTS_X_15_9_rt_626 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_9,
      LO => COMP_CORE_IMPACTS_X_15_9_rt
    );
  COMP_CORE_IMPACTS_X_14_9_rt_627 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_9,
      LO => COMP_CORE_IMPACTS_X_14_9_rt
    );
  COMP_CORE_XXL_9_rt1_628 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(9),
      LO => COMP_CORE_XXL_9_rt1
    );
  COMP_CORE_IMPACTS_X_16_9_rt_629 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_9,
      LO => COMP_CORE_IMPACTS_X_16_9_rt
    );
  COMP_DISPLAY_DISPLAY_n0398_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0350(4),
      O => COMP_DISPLAY_N1933
    );
  COMP_CORE_IMPACTS_X_18_9_rt_630 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_9,
      LO => COMP_CORE_IMPACTS_X_18_9_rt
    );
  COMP_CORE_n0058_4_13 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => COMP_CORE_XTIRS(4),
      I1 => COMP_CORE_n0174,
      I2 => COMP_CORE_XTIRS(3),
      I3 => COMP_CORE_Madd_n0081_n0007(0),
      O => CHOICE2088
    );
  COMP_CORE_IMPACTS_X_3_9_rt_631 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_9,
      LO => COMP_CORE_IMPACTS_X_3_9_rt
    );
  COMP_CORE_IMPACTS_X_17_9_rt_632 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_9,
      LO => COMP_CORE_IMPACTS_X_17_9_rt
    );
  COMP_CORE_IMPACTS_X_2_9_rt_633 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_9,
      LO => COMP_CORE_IMPACTS_X_2_9_rt
    );
  COMP_CORE_IMPACTS_X_5_9_rt_634 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_9,
      LO => COMP_CORE_IMPACTS_X_5_9_rt
    );
  COMP_CORE_IMPACTS_X_22_9_rt_635 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_9,
      LO => COMP_CORE_IMPACTS_X_22_9_rt
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16811_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(2),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(0),
      LO => N12838
    );
  COMP_CORE_IMPACTS_X_4_9_rt_636 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_9,
      LO => COMP_CORE_IMPACTS_X_4_9_rt
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70311_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(1),
      I1 => COMP_DISPLAY_n0357(2),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => COMP_DISPLAY_n0357(0),
      LO => N12840
    );
  COMP_SOURIS_X_9_rt1_637 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(9),
      O => COMP_SOURIS_X_9_rt1
    );
  COMP_CORE_IMPACTS_X_0_9_rt_638 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_9,
      LO => COMP_CORE_IMPACTS_X_0_9_rt
    );
  COMP_CORE_IMPACTS_X_1_9_rt_639 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_9,
      LO => COMP_CORE_IMPACTS_X_1_9_rt
    );
  COMP_CORE_IMPACTS_X_6_9_rt_640 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_9,
      LO => COMP_CORE_IMPACTS_X_6_9_rt
    );
  COMP_CORE_IMPACTS_X_20_9_rt_641 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_9,
      LO => COMP_CORE_IMPACTS_X_20_9_rt
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5211_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12842
    );
  COMP_CORE_YYL_9_rt1_642 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(9),
      LO => COMP_CORE_YYL_9_rt1
    );
  COMP_DISPLAY_VVO12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(3),
      I1 => COMP_DISPLAY_n0270(4),
      I2 => COMP_DISPLAY_n0460_16_Q,
      I3 => COMP_DISPLAY_n0460_0_Q,
      O => CHOICE2381
    );
  COMP_SOURIS_Y_9_rt1_643 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(9),
      O => COMP_SOURIS_Y_9_rt1
    );
  COMP_CORE_IMPACTS_X_8_9_rt_644 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_9,
      LO => COMP_CORE_IMPACTS_X_8_9_rt
    );
  COMP_CORE_IMPACTS_X_7_9_rt_645 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_9,
      LO => COMP_CORE_IMPACTS_X_7_9_rt
    );
  COMP_DISPLAY_norlut48_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => N7114
    );
  COMP_CORE_IMPACTS_X_19_9_rt_646 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_9,
      LO => COMP_CORE_IMPACTS_X_19_9_rt
    );
  COMP_DISPLAY_n0339_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(2),
      O => N11578
    );
  COMP_CORE_TIMER_M_26_rt_647 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(26),
      O => COMP_CORE_TIMER_M_26_rt
    );
  COMP_DISPLAY_VTB106 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => N13027,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => CHOICE2825
    );
  COMP_SOURIS_Y_9_rt_648 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(9),
      O => COMP_SOURIS_Y_9_rt
    );
  COMP_SOURIS_X_9_rt_649 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(9),
      O => COMP_SOURIS_X_9_rt
    );
  N1_rt_650 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => N1,
      O => N1_rt
    );
  COMP_CORE_XXL_9_rt_651 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(9),
      O => COMP_CORE_XXL_9_rt
    );
  COMP_DISPLAY_n0345_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      O => N11587
    );
  COMP_CORE_YYL_9_rt_652 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(9),
      O => COMP_CORE_YYL_9_rt
    );
  COMP_DISPLAY_VP376 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_N4171,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => CHOICE2249,
      O => CHOICE2252
    );
  COMP_CORE_XSCORE_6_rt_653 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XSCORE(6),
      O => COMP_CORE_XSCORE_6_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_8_rt_654 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_8_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_7_rt_655 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_7_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_6_rt_656 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_6_rt
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_741_SW1 : LUT3_L
    generic map(
      INIT => X"E7"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      LO => N11628
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_5_rt_657 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_5_rt
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11511_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12844
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_4_rt_658 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_rt
    );
  COMP_DISPLAY_VP361 : LUT4_L
    generic map(
      INIT => X"F010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => CHOICE2247,
      LO => CHOICE2249
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_3_rt_659 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt2_660 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt2
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67911 : MUXF5
    port map (
      I0 => N10358,
      I1 => N10359,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_57_Q
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt1_661 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt1
    );
  COMP_DISPLAY_VTB70_SW1 : LUT4
    generic map(
      INIT => X"5DF3"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => N11766
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_2_rt_662 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_3_rt_663 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_4_rt_664 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_7_rt_665 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_7_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt1_666 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt1
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5911_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12846
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_6_rt_667 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_6_rt
    );
  COMP_DISPLAY_VTB646 : LUT4_L
    generic map(
      INIT => X"0123"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_N2391,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      LO => CHOICE2942
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_5_rt_668 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_8_rt_669 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_rt
    );
  COMP_DISPLAY_n0221_2_38 : LUT4
    generic map(
      INIT => X"C0C4"
    )
    port map (
      I0 => COMP_DISPLAY_VL,
      I1 => CHOICE3981,
      I2 => CHOICE3989,
      I3 => COMP_DISPLAY_VI,
      O => CHOICE3991
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_63_rt_670 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_63,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_63_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_6411 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(24),
      I1 => COMP_DISPLAY_Mmult_n0374_N96,
      LO => N7113
    );
  COMP_DISPLAY_DISPLAY_n0387_4_lut_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0339(4),
      O => COMP_DISPLAY_N1941
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_86_rt_671 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_86,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_86_rt
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5961 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11172
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_87_rt_672 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_87,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_87_rt
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5951 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11174
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5331 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(16),
      I1 => COMP_DISPLAY_n0304(18),
      I2 => COMP_DISPLAY_n0304(19),
      I3 => COMP_DISPLAY_n0304(17),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_533
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_88_rt_673 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_88,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_88_rt
    );
  COMP_DISPLAY_n0366_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      O => N11701
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(4)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_89_rt_674 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_89,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_89_rt
    );
  U9_U12_TIMER_inst_sum_99_675 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_92,
      LI => U9_U12_TIMER_inst_lut3_3,
      O => U9_U12_TIMER_inst_sum_99
    );
  COMP_DISPLAY_n0374_31_rt_676 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0374(31),
      LO => COMP_DISPLAY_n0374_31_rt
    );
  COMP_DISPLAY_n0374_29_rt_677 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0374(29),
      LO => COMP_DISPLAY_n0374_29_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt1_678 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      LO => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt_679 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      LO => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51311_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(1),
      I1 => COMP_DISPLAY_n0351(2),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N12848
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt_680 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3,
      LO => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt
    );
  COMP_DISPLAY_VI2300 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3890,
      I1 => COMP_DISPLAY_n0353(0),
      I2 => COMP_DISPLAY_n0186_2_Q,
      I3 => COMP_DISPLAY_n0186_1_Q,
      LO => CHOICE3891
    );
  COMP_DISPLAY_DISPLAY_Y_MIN_2_3_lut1_INV_0 : INV
    port map (
      I => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_4,
      O => N7112
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt_681 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_4,
      LO => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_54_rt_682 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_54,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_54_rt
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6131 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11158
    );
  COMP_CORE_IMPACTS_X_21_4_rt_683 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_4,
      LO => COMP_CORE_IMPACTS_X_21_4_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5061 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(9),
      I1 => COMP_DISPLAY_n0304(10),
      I2 => COMP_DISPLAY_n0304(11),
      I3 => COMP_DISPLAY_n0304(8),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_506
    );
  COMP_CORE_IMPACTS_X_21_8_rt_684 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_8,
      LO => COMP_CORE_IMPACTS_X_21_8_rt
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5911 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11182
    );
  COMP_CORE_IMPACTS_X_21_7_rt_685 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_7,
      LO => COMP_CORE_IMPACTS_X_21_7_rt
    );
  COMP_CORE_IMPACTS_X_21_6_rt_686 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_6,
      LO => COMP_CORE_IMPACTS_X_21_6_rt
    );
  COMP_CORE_IMPACTS_X_21_5_rt_687 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_21_5,
      LO => COMP_CORE_IMPACTS_X_21_5_rt
    );
  COMP_DISPLAY_n0363_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      O => N11757
    );
  COMP_CORE_IMPACTS_X_10_4_rt_688 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_4,
      LO => COMP_CORE_IMPACTS_X_10_4_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5251 : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(15),
      I1 => COMP_DISPLAY_n0304(12),
      I2 => COMP_DISPLAY_n0304(13),
      I3 => COMP_DISPLAY_n0304(14),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_525
    );
  COMP_CORE_IMPACTS_X_10_8_rt_689 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_8,
      LO => COMP_CORE_IMPACTS_X_10_8_rt
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC184_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_4_Q,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_6_Q,
      LO => N12850
    );
  COMP_CORE_IMPACTS_X_10_7_rt_690 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_7,
      LO => COMP_CORE_IMPACTS_X_10_7_rt
    );
  COMP_CORE_IMPACTS_X_10_6_rt_691 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_6,
      LO => COMP_CORE_IMPACTS_X_10_6_rt
    );
  COMP_CORE_IMPACTS_X_10_5_rt_692 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_10_5,
      LO => COMP_CORE_IMPACTS_X_10_5_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4831 : LUT4
    generic map(
      INIT => X"A5A4"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      I1 => COMP_DISPLAY_n0304(1),
      I2 => COMP_DISPLAY_n0304(2),
      I3 => COMP_DISPLAY_n0304(3),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_483
    );
  COMP_CORE_IMPACTS_X_9_4_rt_693 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_4,
      LO => COMP_CORE_IMPACTS_X_9_4_rt
    );
  COMP_DISPLAY_n0362_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      O => N11594
    );
  COMP_CORE_IMPACTS_X_9_8_rt_694 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_8,
      LO => COMP_CORE_IMPACTS_X_9_8_rt
    );
  COMP_DISPLAY_n0453229 : LUT4_L
    generic map(
      INIT => X"A8A0"
    )
    port map (
      I0 => COMP_DISPLAY_N458,
      I1 => CHOICE2564,
      I2 => CHOICE2530,
      I3 => CHOICE2560,
      LO => CHOICE2567
    );
  COMP_CORE_IMPACTS_X_9_7_rt_695 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_7,
      LO => COMP_CORE_IMPACTS_X_9_7_rt
    );
  COMP_CORE_IMPACTS_X_9_6_rt_696 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_6,
      LO => COMP_CORE_IMPACTS_X_9_6_rt
    );
  COMP_CORE_IMPACTS_X_9_5_rt_697 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_9_5,
      LO => COMP_CORE_IMPACTS_X_9_5_rt
    );
  COMP_CORE_IMPACTS_X_11_4_rt_698 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_4,
      LO => COMP_CORE_IMPACTS_X_11_4_rt
    );
  COMP_CORE_IMPACTS_X_11_8_rt_699 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_8,
      LO => COMP_CORE_IMPACTS_X_11_8_rt
    );
  COMP_DISPLAY_VTS11_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => N12852
    );
  COMP_CORE_IMPACTS_X_11_7_rt_700 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_7,
      LO => COMP_CORE_IMPACTS_X_11_7_rt
    );
  COMP_DISPLAY_VI360 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3523,
      I1 => COMP_DISPLAY_n0366(0),
      I2 => COMP_DISPLAY_n0192_2_Q,
      I3 => COMP_DISPLAY_n0192_1_Q,
      LO => CHOICE3524
    );
  COMP_CORE_IMPACTS_X_11_6_rt_701 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_6,
      LO => COMP_CORE_IMPACTS_X_11_6_rt
    );
  COMP_CORE_IMPACTS_X_11_5_rt_702 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_11_5,
      LO => COMP_CORE_IMPACTS_X_11_5_rt
    );
  COMP_CORE_IMPACTS_X_13_4_rt_703 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_4,
      LO => COMP_CORE_IMPACTS_X_13_4_rt
    );
  COMP_CORE_IMPACTS_X_13_8_rt_704 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_8,
      LO => COMP_CORE_IMPACTS_X_13_8_rt
    );
  COMP_CORE_IMPACTS_X_13_7_rt_705 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_7,
      LO => COMP_CORE_IMPACTS_X_13_7_rt
    );
  COMP_DISPLAY_n0363_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      O => N11596
    );
  COMP_CORE_IMPACTS_X_13_6_rt_706 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_6,
      LO => COMP_CORE_IMPACTS_X_13_6_rt
    );
  COMP_DISPLAY_n0453246 : LUT4_L
    generic map(
      INIT => X"FF76"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I2 => CHOICE2275,
      I3 => COMP_DISPLAY_N4171,
      LO => CHOICE2571
    );
  COMP_CORE_IMPACTS_X_13_5_rt_707 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_13_5,
      LO => COMP_CORE_IMPACTS_X_13_5_rt
    );
  COMP_CORE_IMPACTS_X_12_8_rt_708 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_8,
      LO => COMP_CORE_IMPACTS_X_12_8_rt
    );
  COMP_CORE_IMPACTS_X_12_7_rt_709 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_7,
      LO => COMP_CORE_IMPACTS_X_12_7_rt
    );
  COMP_CORE_IMPACTS_X_12_6_rt_710 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_6,
      LO => COMP_CORE_IMPACTS_X_12_6_rt
    );
  COMP_DISPLAY_n0371_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      O => N11581
    );
  COMP_CORE_IMPACTS_X_12_5_rt_711 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_5,
      LO => COMP_CORE_IMPACTS_X_12_5_rt
    );
  COMP_DISPLAY_VP99 : LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => CHOICE2190
    );
  COMP_CORE_IMPACTS_X_15_4_rt_712 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_4,
      LO => COMP_CORE_IMPACTS_X_15_4_rt
    );
  COMP_CORE_IMPACTS_X_12_4_rt_713 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_12_4,
      LO => COMP_CORE_IMPACTS_X_12_4_rt
    );
  COMP_CORE_IMPACTS_X_15_8_rt_714 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_8,
      LO => COMP_CORE_IMPACTS_X_15_8_rt
    );
  COMP_CORE_IMPACTS_X_15_7_rt_715 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_7,
      LO => COMP_CORE_IMPACTS_X_15_7_rt
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5511 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11211
    );
  COMP_CORE_IMPACTS_X_15_6_rt_716 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_6,
      LO => COMP_CORE_IMPACTS_X_15_6_rt
    );
  COMP_DISPLAY_VI2316 : LUT4
    generic map(
      INIT => X"CC40"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(2),
      I1 => COMP_DISPLAY_n0353(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF56,
      I3 => CHOICE3891,
      O => CHOICE3893
    );
  COMP_CORE_IMPACTS_X_15_5_rt_717 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_15_5,
      LO => COMP_CORE_IMPACTS_X_15_5_rt
    );
  COMP_CORE_IMPACTS_X_14_4_rt_718 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_4,
      LO => COMP_CORE_IMPACTS_X_14_4_rt
    );
  COMP_CORE_IMPACTS_X_14_8_rt_719 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_8,
      LO => COMP_CORE_IMPACTS_X_14_8_rt
    );
  COMP_CORE_IMPACTS_X_14_7_rt_720 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_7,
      LO => COMP_CORE_IMPACTS_X_14_7_rt
    );
  COMP_CORE_IMPACTS_X_14_6_rt_721 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_6,
      LO => COMP_CORE_IMPACTS_X_14_6_rt
    );
  COMP_DISPLAY_n0366_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      O => N11599
    );
  COMP_CORE_IMPACTS_X_14_5_rt_722 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_14_5,
      LO => COMP_CORE_IMPACTS_X_14_5_rt
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5971 : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11171
    );
  COMP_CORE_XXL_8_rt1_723 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(8),
      LO => COMP_CORE_XXL_8_rt1
    );
  COMP_CORE_XXL_7_rt1_724 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(7),
      LO => COMP_CORE_XXL_7_rt1
    );
  COMP_CORE_XXL_6_rt1_725 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(6),
      LO => COMP_CORE_XXL_6_rt1
    );
  COMP_CORE_XXL_1_rt_726 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(1),
      LO => COMP_CORE_XXL_1_rt
    );
  COMP_DISPLAY_n0362_0_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      O => N11593
    );
  COMP_DISPLAY_n04468 : LUT4
    generic map(
      INIT => X"CF8F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_N151,
      I3 => N13034,
      O => CHOICE2973
    );
  COMP_DISPLAY_VP355 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2247
    );
  COMP_CORE_IMPACTS_X_16_4_rt_727 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_4,
      LO => COMP_CORE_IMPACTS_X_16_4_rt
    );
  COMP_CORE_IMPACTS_X_18_4_rt_728 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_4,
      LO => COMP_CORE_IMPACTS_X_18_4_rt
    );
  COMP_CORE_IMPACTS_X_16_8_rt_729 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_8,
      LO => COMP_CORE_IMPACTS_X_16_8_rt
    );
  COMP_CORE_IMPACTS_X_16_7_rt_730 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_7,
      LO => COMP_CORE_IMPACTS_X_16_7_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_341 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(20),
      I1 => COMP_DISPLAY_Mmult_n0374_inst_lut4_532,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_34
    );
  COMP_CORE_IMPACTS_X_16_6_rt_731 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_6,
      LO => COMP_CORE_IMPACTS_X_16_6_rt
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8611_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(0),
      LO => N12854
    );
  COMP_CORE_IMPACTS_X_16_5_rt_732 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_16_5,
      LO => COMP_CORE_IMPACTS_X_16_5_rt
    );
  COMP_CORE_IMPACTS_X_18_8_rt_733 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_8,
      LO => COMP_CORE_IMPACTS_X_18_8_rt
    );
  COMP_CORE_IMPACTS_X_18_7_rt_734 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_7,
      LO => COMP_CORE_IMPACTS_X_18_7_rt
    );
  COMP_CORE_IMPACTS_X_18_6_rt_735 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_6,
      LO => COMP_CORE_IMPACTS_X_18_6_rt
    );
  COMP_CORE_IMPACTS_X_18_5_rt_736 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_18_5,
      LO => COMP_CORE_IMPACTS_X_18_5_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_381 : LUT4_L
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut4_536,
      I1 => COMP_DISPLAY_n0304(23),
      I2 => COMP_DISPLAY_n0304(22),
      I3 => N11230,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_38
    );
  COMP_CORE_IMPACTS_X_17_4_rt_737 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_4,
      LO => COMP_CORE_IMPACTS_X_17_4_rt
    );
  COMP_DISPLAY_n0453343 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_N4541,
      I1 => CHOICE2584,
      I2 => CHOICE2589,
      I3 => CHOICE2567,
      O => COMP_DISPLAY_VR
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5901 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11183
    );
  COMP_CORE_IMPACTS_X_0_4_rt_738 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_4,
      LO => COMP_CORE_IMPACTS_X_0_4_rt
    );
  COMP_CORE_IMPACTS_X_3_4_rt_739 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_4,
      LO => COMP_CORE_IMPACTS_X_3_4_rt
    );
  COMP_CORE_IMPACTS_X_17_8_rt_740 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_8,
      LO => COMP_CORE_IMPACTS_X_17_8_rt
    );
  COMP_CORE_IMPACTS_X_17_7_rt_741 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_7,
      LO => COMP_CORE_IMPACTS_X_17_7_rt
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67411 : MUXF5
    port map (
      I0 => N10368,
      I1 => N10369,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_52_Q
    );
  COMP_DISPLAY_n0848216 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      O => CHOICE2158
    );
  COMP_DISPLAY_VI726 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3592,
      I1 => COMP_DISPLAY_n0349(0),
      I2 => COMP_DISPLAY_n0183_2_Q,
      I3 => COMP_DISPLAY_n0183_1_Q,
      LO => CHOICE3593
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_21211_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(2),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12856
    );
  COMP_CORE_IMPACTS_X_17_6_rt_742 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_6,
      LO => COMP_CORE_IMPACTS_X_17_6_rt
    );
  COMP_DISPLAY_n0221_2_63 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_VS,
      I1 => COMP_DISPLAY_VB,
      I2 => COMP_DISPLAY_VS2,
      O => CHOICE3994
    );
  COMP_CORE_IMPACTS_X_17_5_rt_743 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_17_5,
      LO => COMP_CORE_IMPACTS_X_17_5_rt
    );
  COMP_CORE_IMPACTS_X_3_8_rt_744 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_8,
      LO => COMP_CORE_IMPACTS_X_3_8_rt
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18111_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12858
    );
  COMP_CORE_IMPACTS_X_3_7_rt_745 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_7,
      LO => COMP_CORE_IMPACTS_X_3_7_rt
    );
  COMP_CORE_n0058_4_23 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => N11760,
      I2 => COMP_CORE_XTIRS(0),
      I3 => COMP_CORE_n0174,
      O => CHOICE2092
    );
  COMP_CORE_IMPACTS_X_3_6_rt_746 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_6,
      LO => COMP_CORE_IMPACTS_X_3_6_rt
    );
  COMP_CORE_IMPACTS_X_3_5_rt_747 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_3_5,
      LO => COMP_CORE_IMPACTS_X_3_5_rt
    );
  COMP_CORE_IMPACTS_X_2_4_rt_748 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_4,
      LO => COMP_CORE_IMPACTS_X_2_4_rt
    );
  COMP_CORE_IMPACTS_X_2_8_rt_749 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_8,
      LO => COMP_CORE_IMPACTS_X_2_8_rt
    );
  COMP_CORE_IMPACTS_X_2_7_rt_750 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_7,
      LO => COMP_CORE_IMPACTS_X_2_7_rt
    );
  COMP_CORE_IMPACTS_X_2_6_rt_751 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_6,
      LO => COMP_CORE_IMPACTS_X_2_6_rt
    );
  COMP_CORE_IMPACTS_X_2_5_rt_752 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_2_5,
      LO => COMP_CORE_IMPACTS_X_2_5_rt
    );
  COMP_DISPLAY_VL697_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_37_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_53_Q,
      LO => N12860
    );
  COMP_CORE_IMPACTS_X_5_4_rt_753 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_4,
      LO => COMP_CORE_IMPACTS_X_5_4_rt
    );
  COMP_CORE_IMPACTS_X_5_8_rt_754 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_8,
      LO => COMP_CORE_IMPACTS_X_5_8_rt
    );
  COMP_CORE_IMPACTS_X_5_7_rt_755 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_7,
      LO => COMP_CORE_IMPACTS_X_5_7_rt
    );
  COMP_CORE_IMPACTS_X_5_6_rt_756 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_6,
      LO => COMP_CORE_IMPACTS_X_5_6_rt
    );
  COMP_CORE_IMPACTS_X_5_5_rt_757 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_5_5,
      LO => COMP_CORE_IMPACTS_X_5_5_rt
    );
  COMP_DISPLAY_n0371_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF54,
      S => COMP_DISPLAY_n0371(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF62
    );
  COMP_DISPLAY_n0371_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N321,
      I1 => COMP_DISPLAY_MUX_BLOCK_N320,
      S => COMP_DISPLAY_n0371(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF55
    );
  COMP_DISPLAY_n0371_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_14_Q,
      I2 => COMP_DISPLAY_n0195_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N321
    );
  COMP_DISPLAY_n0371_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_12_Q,
      I2 => COMP_DISPLAY_n0195_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N320
    );
  COMP_DISPLAY_n0371_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N319,
      I1 => COMP_DISPLAY_MUX_BLOCK_N318,
      S => COMP_DISPLAY_n0371(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF54
    );
  COMP_DISPLAY_n0371_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_10_Q,
      I2 => COMP_DISPLAY_n0195_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N319
    );
  COMP_DISPLAY_n0371_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(4),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => N11695,
      I3 => N11694,
      LO => COMP_DISPLAY_MUX_BLOCK_N318
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5821 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11192
    );
  COMP_DISPLAY_n0371_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF52,
      S => COMP_DISPLAY_n0371(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF61
    );
  COMP_DISPLAY_n0371_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N317,
      I1 => COMP_DISPLAY_MUX_BLOCK_N316,
      S => COMP_DISPLAY_n0371(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF53
    );
  COMP_DISPLAY_n0371_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(4),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => N11461,
      LO => COMP_DISPLAY_MUX_BLOCK_N317
    );
  COMP_DISPLAY_n0347_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(4),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => N11606,
      I3 => N11605,
      LO => COMP_DISPLAY_MUX_BLOCK_N288
    );
  COMP_DISPLAY_n0371_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N315,
      I1 => COMP_DISPLAY_MUX_BLOCK_N314,
      S => COMP_DISPLAY_n0371(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF52
    );
  COMP_DISPLAY_n0371_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0369(4),
      I2 => N8024,
      I3 => COMP_DISPLAY_n0195_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N315
    );
  COMP_DISPLAY_n0371_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_23_Q,
      I2 => COMP_DISPLAY_n0195_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N314
    );
  COMP_DISPLAY_n0371_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF5,
      S => COMP_DISPLAY_n0371(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF6
    );
  COMP_DISPLAY_n0371_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N313,
      I1 => COMP_DISPLAY_MUX_BLOCK_N312,
      S => COMP_DISPLAY_n0371(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF51
    );
  COMP_DISPLAY_n0328_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_15_Q,
      I2 => COMP_DISPLAY_n0197_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N2
    );
  COMP_DISPLAY_n0328_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_18_Q,
      I2 => COMP_DISPLAY_n0197_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N3
    );
  COMP_DISPLAY_n0328_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N3,
      I1 => COMP_DISPLAY_MUX_BLOCK_N2,
      S => COMP_DISPLAY_n0328(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF5
    );
  COMP_DISPLAY_n0328_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_19_Q,
      I2 => COMP_DISPLAY_n0197_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N4
    );
  COMP_DISPLAY_n0328_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_21_Q,
      I2 => COMP_DISPLAY_n0197_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N5
    );
  COMP_DISPLAY_n0328_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N5,
      I1 => COMP_DISPLAY_MUX_BLOCK_N4,
      S => COMP_DISPLAY_n0328(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF51
    );
  COMP_DISPLAY_n0328_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF5,
      S => COMP_DISPLAY_n0328(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_2_MUXF6
    );
  COMP_DISPLAY_n0328_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_23_Q,
      I2 => COMP_DISPLAY_n0197_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N6
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_661 : LUT4_L
    generic map(
      INIT => X"C936"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(25),
      I1 => COMP_DISPLAY_n0304(26),
      I2 => COMP_DISPLAY_n0304(24),
      I3 => COMP_DISPLAY_Mmult_n0374_N98,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_66
    );
  COMP_DISPLAY_n0328_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N7,
      I1 => COMP_DISPLAY_MUX_BLOCK_N6,
      S => COMP_DISPLAY_n0328(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF52
    );
  COMP_DISPLAY_VI1362 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(2),
      I1 => COMP_DISPLAY_n0336(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF55,
      O => CHOICE3712
    );
  COMP_DISPLAY_n0328_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(4),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => N11477,
      LO => COMP_DISPLAY_MUX_BLOCK_N9
    );
  COMP_DISPLAY_n0328_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N9,
      I1 => COMP_DISPLAY_MUX_BLOCK_N8,
      S => COMP_DISPLAY_n0328(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF53
    );
  COMP_DISPLAY_n0328_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF52,
      S => COMP_DISPLAY_n0328(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_2_MUXF61
    );
  COMP_DISPLAY_n0328_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0328_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0328_2_MUXF6,
      S => COMP_DISPLAY_n0328(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_3_MUXF7
    );
  U9_U12_TIMER_inst_lut3_41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(4),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_4
    );
  U9_U12_TIMER_inst_cy_94_758 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_93,
      DI => N0,
      S => U9_U12_TIMER_inst_lut3_4,
      O => U9_U12_TIMER_inst_cy_94
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5511_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(2),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12862
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_Ker181 : LUT3
    generic map(
      INIT => X"F6"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(6),
      I2 => COMP_CORE_XSCORE(5),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_N18
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33711_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(3),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(1),
      LO => N12864
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_3_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_2_cyo,
      LI => N7117,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0031(3)
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5491 : LUT4_L
    generic map(
      INIT => X"96A4"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(21),
      I1 => COMP_DISPLAY_n0304(22),
      I2 => COMP_DISPLAY_n0304(23),
      I3 => COMP_DISPLAY_n0304(20),
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut4_549
    );
  COMP_CORE_IMPACTS_X_4_4_rt_759 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_4,
      LO => COMP_CORE_IMPACTS_X_4_4_rt
    );
  COMP_CORE_IMPACTS_X_22_8_rt_760 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_8,
      LO => COMP_CORE_IMPACTS_X_22_8_rt
    );
  COMP_CORE_IMPACTS_X_22_7_rt_761 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_7,
      LO => COMP_CORE_IMPACTS_X_22_7_rt
    );
  COMP_CORE_IMPACTS_X_22_6_rt_762 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_6,
      LO => COMP_CORE_IMPACTS_X_22_6_rt
    );
  COMP_CORE_IMPACTS_X_22_5_rt_763 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_5,
      LO => COMP_CORE_IMPACTS_X_22_5_rt
    );
  COMP_CORE_IMPACTS_X_4_8_rt_764 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_8,
      LO => COMP_CORE_IMPACTS_X_4_8_rt
    );
  COMP_CORE_IMPACTS_X_4_7_rt_765 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_7,
      LO => COMP_CORE_IMPACTS_X_4_7_rt
    );
  COMP_CORE_IMPACTS_X_4_6_rt_766 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_6,
      LO => COMP_CORE_IMPACTS_X_4_6_rt
    );
  COMP_DISPLAY_n0329_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_15_Q,
      I2 => COMP_DISPLAY_n0174_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N16
    );
  COMP_DISPLAY_n0329_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_18_Q,
      I2 => COMP_DISPLAY_n0174_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N17
    );
  COMP_DISPLAY_n0329_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N17,
      I1 => COMP_DISPLAY_MUX_BLOCK_N16,
      S => COMP_DISPLAY_n0329(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF5
    );
  COMP_DISPLAY_n0329_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_19_Q,
      I2 => COMP_DISPLAY_n0174_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N18
    );
  COMP_DISPLAY_n0329_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_21_Q,
      I2 => COMP_DISPLAY_n0174_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N19
    );
  COMP_DISPLAY_n0329_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N19,
      I1 => COMP_DISPLAY_MUX_BLOCK_N18,
      S => COMP_DISPLAY_n0329(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF51
    );
  COMP_DISPLAY_n0329_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF5,
      S => COMP_DISPLAY_n0329(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF6
    );
  COMP_DISPLAY_n0329_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_23_Q,
      I2 => COMP_DISPLAY_n0174_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N20
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8311_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(2),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12866
    );
  COMP_DISPLAY_n0329_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N21,
      I1 => COMP_DISPLAY_MUX_BLOCK_N20,
      S => COMP_DISPLAY_n0329(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF52
    );
  COMP_DISPLAY_n0329_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0329(0),
      I2 => COMP_DISPLAY_n0174_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N22
    );
  COMP_DISPLAY_n0329_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(4),
      I1 => COMP_DISPLAY_n0373(3),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => N11453,
      LO => COMP_DISPLAY_MUX_BLOCK_N23
    );
  COMP_DISPLAY_n0329_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N23,
      I1 => COMP_DISPLAY_MUX_BLOCK_N22,
      S => COMP_DISPLAY_n0329(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF53
    );
  COMP_DISPLAY_n0329_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF52,
      S => COMP_DISPLAY_n0329(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF61
    );
  COMP_DISPLAY_Ker4261 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      LO => COMP_DISPLAY_N4261
    );
  COMP_DISPLAY_n0329_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(4),
      I1 => COMP_DISPLAY_n0373(3),
      I2 => N11719,
      I3 => N11718,
      LO => COMP_DISPLAY_MUX_BLOCK_N24
    );
  COMP_DISPLAY_n0329_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_10_Q,
      I2 => COMP_DISPLAY_n0174_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N25
    );
  COMP_DISPLAY_n0329_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N25,
      I1 => COMP_DISPLAY_MUX_BLOCK_N24,
      S => COMP_DISPLAY_n0329(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF54
    );
  COMP_DISPLAY_n0329_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_12_Q,
      I2 => COMP_DISPLAY_n0174_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N26
    );
  COMP_DISPLAY_n0329_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_14_Q,
      I2 => COMP_DISPLAY_n0174_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N27
    );
  COMP_DISPLAY_n0329_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N27,
      I1 => COMP_DISPLAY_MUX_BLOCK_N26,
      S => COMP_DISPLAY_n0329(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF55
    );
  COMP_DISPLAY_n0329_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF54,
      S => COMP_DISPLAY_n0329(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF62
    );
  COMP_CORE_IMPACTS_X_4_5_rt_767 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_4_5,
      LO => COMP_CORE_IMPACTS_X_4_5_rt
    );
  COMP_CORE_IMPACTS_X_0_8_rt_768 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_8,
      LO => COMP_CORE_IMPACTS_X_0_8_rt
    );
  COMP_CORE_IMPACTS_X_0_7_rt_769 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_7,
      LO => COMP_CORE_IMPACTS_X_0_7_rt
    );
  COMP_CORE_IMPACTS_X_0_6_rt_770 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_6,
      LO => COMP_CORE_IMPACTS_X_0_6_rt
    );
  COMP_CORE_IMPACTS_X_0_5_rt_771 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_0_5,
      LO => COMP_CORE_IMPACTS_X_0_5_rt
    );
  COMP_SOURIS_X_8_rt1_772 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(8),
      O => COMP_SOURIS_X_8_rt1
    );
  COMP_DISPLAY_VI2527 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(2),
      I1 => COMP_DISPLAY_n0356(1),
      O => CHOICE3935
    );
  COMP_SOURIS_X_7_rt1_773 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(7),
      O => COMP_SOURIS_X_7_rt1
    );
  COMP_DISPLAY_n0336_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_15_Q,
      I2 => COMP_DISPLAY_n0177_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N30
    );
  COMP_DISPLAY_n0336_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_18_Q,
      I2 => COMP_DISPLAY_n0177_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N31
    );
  COMP_DISPLAY_n0336_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N31,
      I1 => COMP_DISPLAY_MUX_BLOCK_N30,
      S => COMP_DISPLAY_n0336(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF5
    );
  COMP_DISPLAY_n0336_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_19_Q,
      I2 => COMP_DISPLAY_n0177_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N32
    );
  COMP_DISPLAY_n0336_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_21_Q,
      I2 => COMP_DISPLAY_n0177_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N33
    );
  COMP_DISPLAY_n0336_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N33,
      I1 => COMP_DISPLAY_MUX_BLOCK_N32,
      S => COMP_DISPLAY_n0336(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF51
    );
  COMP_DISPLAY_n0336_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF5,
      S => COMP_DISPLAY_n0336(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_2_MUXF6
    );
  COMP_DISPLAY_n0336_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_23_Q,
      I2 => COMP_DISPLAY_n0177_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N34
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_131 : LUT4_L
    generic map(
      INIT => X"0786"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_13
    );
  COMP_DISPLAY_n0336_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N35,
      I1 => COMP_DISPLAY_MUX_BLOCK_N34,
      S => COMP_DISPLAY_n0336(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF52
    );
  COMP_DISPLAY_n0336_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0336(0),
      I2 => COMP_DISPLAY_n0177_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N36
    );
  COMP_DISPLAY_n0336_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(4),
      I1 => COMP_DISPLAY_n0334(3),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => N11449,
      LO => COMP_DISPLAY_MUX_BLOCK_N37
    );
  COMP_DISPLAY_n0336_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N37,
      I1 => COMP_DISPLAY_MUX_BLOCK_N36,
      S => COMP_DISPLAY_n0336(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF53
    );
  COMP_DISPLAY_n0336_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF52,
      S => COMP_DISPLAY_n0336(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_2_MUXF61
    );
  COMP_DISPLAY_n0336_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0336_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0336_2_MUXF6,
      S => COMP_DISPLAY_n0336(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_3_MUXF7
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_141 : LUT4_L
    generic map(
      INIT => X"3646"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_14
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_151 : LUT4_L
    generic map(
      INIT => X"1FB7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_15
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_161 : LUT4_L
    generic map(
      INIT => X"1514"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_16
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_171 : LUT4_L
    generic map(
      INIT => X"7566"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_17
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_13,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_14,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N8
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_15,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_16,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N9
    );
  COMP_DISPLAY_n0349_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(2),
      O => N11686
    );
  COMP_SOURIS_X_6_rt1_774 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(6),
      O => COMP_SOURIS_X_6_rt1
    );
  COMP_SOURIS_X_5_rt1_775 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(5),
      O => COMP_SOURIS_X_5_rt1
    );
  COMP_CORE_IMPACTS_X_1_8_rt_776 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_8,
      LO => COMP_CORE_IMPACTS_X_1_8_rt
    );
  COMP_CORE_IMPACTS_X_1_7_rt_777 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_7,
      LO => COMP_CORE_IMPACTS_X_1_7_rt
    );
  COMP_CORE_IMPACTS_X_1_6_rt_778 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_6,
      LO => COMP_CORE_IMPACTS_X_1_6_rt
    );
  COMP_DISPLAY_n0446417 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_n0781,
      I1 => COMP_DISPLAY_n0848,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I3 => N11636,
      O => CHOICE3066
    );
  COMP_CORE_IMPACTS_X_1_5_rt_779 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_5,
      LO => COMP_CORE_IMPACTS_X_1_5_rt
    );
  COMP_CORE_IMPACTS_X_6_8_rt_780 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_8,
      LO => COMP_CORE_IMPACTS_X_6_8_rt
    );
  COMP_DISPLAY_n0332_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_15_Q,
      I2 => COMP_DISPLAY_n0175_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N44
    );
  COMP_DISPLAY_n0332_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_18_Q,
      I2 => COMP_DISPLAY_n0175_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N45
    );
  COMP_DISPLAY_n0332_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N45,
      I1 => COMP_DISPLAY_MUX_BLOCK_N44,
      S => COMP_DISPLAY_n0332(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF5
    );
  COMP_DISPLAY_n0332_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_19_Q,
      I2 => COMP_DISPLAY_n0175_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N46
    );
  COMP_DISPLAY_n0332_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_21_Q,
      I2 => COMP_DISPLAY_n0175_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N47
    );
  COMP_DISPLAY_n0332_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N47,
      I1 => COMP_DISPLAY_MUX_BLOCK_N46,
      S => COMP_DISPLAY_n0332(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF51
    );
  COMP_DISPLAY_n0332_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF5,
      S => COMP_DISPLAY_n0332(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF6
    );
  COMP_DISPLAY_n0332_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_23_Q,
      I2 => COMP_DISPLAY_n0175_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N48
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N8,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N9,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N10
    );
  COMP_DISPLAY_n0332_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N49,
      I1 => COMP_DISPLAY_MUX_BLOCK_N48,
      S => COMP_DISPLAY_n0332(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF52
    );
  COMP_DISPLAY_n0332_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0332(0),
      I2 => COMP_DISPLAY_n0175_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N50
    );
  COMP_DISPLAY_n0332_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(4),
      I1 => COMP_DISPLAY_n0330(3),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => N11455,
      LO => COMP_DISPLAY_MUX_BLOCK_N51
    );
  COMP_DISPLAY_n0332_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N51,
      I1 => COMP_DISPLAY_MUX_BLOCK_N50,
      S => COMP_DISPLAY_n0332(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF53
    );
  COMP_DISPLAY_n0332_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF52,
      S => COMP_DISPLAY_n0332(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF61
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17211_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12868
    );
  COMP_DISPLAY_n0332_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(4),
      I1 => COMP_DISPLAY_n0330(3),
      I2 => N11722,
      I3 => N11721,
      LO => COMP_DISPLAY_MUX_BLOCK_N52
    );
  COMP_DISPLAY_n0332_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_10_Q,
      I2 => COMP_DISPLAY_n0175_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N53
    );
  COMP_DISPLAY_n0332_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N53,
      I1 => COMP_DISPLAY_MUX_BLOCK_N52,
      S => COMP_DISPLAY_n0332(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF54
    );
  COMP_DISPLAY_n0332_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_12_Q,
      I2 => COMP_DISPLAY_n0175_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N54
    );
  COMP_DISPLAY_n0332_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_14_Q,
      I2 => COMP_DISPLAY_n0175_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N55
    );
  COMP_DISPLAY_n0332_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N55,
      I1 => COMP_DISPLAY_MUX_BLOCK_N54,
      S => COMP_DISPLAY_n0332(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF55
    );
  COMP_DISPLAY_n0332_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF54,
      S => COMP_DISPLAY_n0332(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF62
    );
  COMP_CORE_IMPACTS_X_6_7_rt_781 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_7,
      LO => COMP_CORE_IMPACTS_X_6_7_rt
    );
  COMP_CORE_IMPACTS_X_6_6_rt_782 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_6,
      LO => COMP_CORE_IMPACTS_X_6_6_rt
    );
  COMP_CORE_IMPACTS_X_6_5_rt_783 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_5,
      LO => COMP_CORE_IMPACTS_X_6_5_rt
    );
  COMP_CORE_IMPACTS_X_6_4_rt_784 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_6_4,
      LO => COMP_CORE_IMPACTS_X_6_4_rt
    );
  COMP_CORE_IMPACTS_X_20_8_rt_785 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_8,
      LO => COMP_CORE_IMPACTS_X_20_8_rt
    );
  COMP_CORE_IMPACTS_X_20_7_rt_786 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_7,
      LO => COMP_CORE_IMPACTS_X_20_7_rt
    );
  COMP_CORE_IMPACTS_X_20_6_rt_787 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_6,
      LO => COMP_CORE_IMPACTS_X_20_6_rt
    );
  COMP_DISPLAY_n04460 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => CHOICE2969
    );
  COMP_DISPLAY_n0335_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_15_Q,
      I2 => COMP_DISPLAY_n0176_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N58
    );
  COMP_DISPLAY_n0335_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_18_Q,
      I2 => COMP_DISPLAY_n0176_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N59
    );
  COMP_DISPLAY_n0335_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N59,
      I1 => COMP_DISPLAY_MUX_BLOCK_N58,
      S => COMP_DISPLAY_n0335(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF5
    );
  COMP_DISPLAY_n0335_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_19_Q,
      I2 => COMP_DISPLAY_n0176_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N60
    );
  COMP_DISPLAY_n0335_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_21_Q,
      I2 => COMP_DISPLAY_n0176_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N61
    );
  COMP_DISPLAY_n0335_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N61,
      I1 => COMP_DISPLAY_MUX_BLOCK_N60,
      S => COMP_DISPLAY_n0335(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF51
    );
  COMP_DISPLAY_n0335_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF5,
      S => COMP_DISPLAY_n0335(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_2_MUXF6
    );
  COMP_DISPLAY_n0335_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_23_Q,
      I2 => COMP_DISPLAY_n0176_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N62
    );
  COMP_DISPLAY_n0347_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0344(4),
      I2 => N7396,
      I3 => COMP_DISPLAY_n0182_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N287
    );
  COMP_DISPLAY_n0335_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N63,
      I1 => COMP_DISPLAY_MUX_BLOCK_N62,
      S => COMP_DISPLAY_n0335(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF52
    );
  COMP_DISPLAY_n0328_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(4),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => N11609,
      I3 => N11608,
      LO => COMP_DISPLAY_MUX_BLOCK_N8
    );
  COMP_DISPLAY_n0335_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(4),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => N11451,
      LO => COMP_DISPLAY_MUX_BLOCK_N65
    );
  COMP_DISPLAY_n0335_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N65,
      I1 => COMP_DISPLAY_MUX_BLOCK_N64,
      S => COMP_DISPLAY_n0335(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF53
    );
  COMP_DISPLAY_n0335_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF52,
      S => COMP_DISPLAY_n0335(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_2_MUXF61
    );
  COMP_DISPLAY_n0335_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0335_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0335_2_MUXF6,
      S => COMP_DISPLAY_n0335(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_3_MUXF7
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_17,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N11
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_2 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N11,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N13
    );
  COMP_DISPLAY_VI1331 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(2),
      I1 => COMP_DISPLAY_n0336(1),
      O => CHOICE3707
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f7_1 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N10,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N13,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_6_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_181 : LUT4_L
    generic map(
      INIT => X"207F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_18
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_191 : LUT4_L
    generic map(
      INIT => X"4FEF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_19
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20311_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12870
    );
  COMP_CORE_IMPACTS_X_20_5_rt_788 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_5,
      LO => COMP_CORE_IMPACTS_X_20_5_rt
    );
  COMP_CORE_IMPACTS_X_20_4_rt_789 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_20_4,
      LO => COMP_CORE_IMPACTS_X_20_4_rt
    );
  COMP_CORE_YYL_8_rt1_790 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(8),
      LO => COMP_CORE_YYL_8_rt1
    );
  COMP_CORE_YYL_7_rt1_791 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(7),
      LO => COMP_CORE_YYL_7_rt1
    );
  COMP_CORE_YYL_6_rt1_792 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(6),
      LO => COMP_CORE_YYL_6_rt1
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48711_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(2),
      I1 => COMP_DISPLAY_n0348(3),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(0),
      LO => N12872
    );
  COMP_CORE_YYL_2_rt1_793 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(2),
      LO => COMP_CORE_YYL_2_rt1
    );
  COMP_CORE_IMPACTS_X_8_4_rt_794 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_4,
      LO => COMP_CORE_IMPACTS_X_8_4_rt
    );
  COMP_DISPLAY_n0368_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_15_Q,
      I2 => COMP_DISPLAY_n0193_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N72
    );
  COMP_DISPLAY_n0368_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_18_Q,
      I2 => COMP_DISPLAY_n0193_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N73
    );
  COMP_DISPLAY_n0368_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N73,
      I1 => COMP_DISPLAY_MUX_BLOCK_N72,
      S => COMP_DISPLAY_n0368(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF5
    );
  COMP_DISPLAY_n0368_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_19_Q,
      I2 => COMP_DISPLAY_n0193_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N74
    );
  COMP_DISPLAY_n0368_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_21_Q,
      I2 => COMP_DISPLAY_n0193_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N75
    );
  COMP_DISPLAY_n0368_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N75,
      I1 => COMP_DISPLAY_MUX_BLOCK_N74,
      S => COMP_DISPLAY_n0368(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF51
    );
  COMP_DISPLAY_n0368_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF5,
      S => COMP_DISPLAY_n0368(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF6
    );
  COMP_DISPLAY_n0368_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_23_Q,
      I2 => COMP_DISPLAY_n0193_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N76
    );
  COMP_DISPLAY_n0329_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0373(4),
      I2 => N7787,
      I3 => COMP_DISPLAY_n0174_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N21
    );
  COMP_DISPLAY_n0368_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N77,
      I1 => COMP_DISPLAY_MUX_BLOCK_N76,
      S => COMP_DISPLAY_n0368(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF52
    );
  COMP_DISPLAY_n0368_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0368(0),
      I2 => COMP_DISPLAY_n0193_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N78
    );
  COMP_DISPLAY_n0368_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(4),
      I1 => COMP_DISPLAY_n0367(3),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => N11457,
      LO => COMP_DISPLAY_MUX_BLOCK_N79
    );
  COMP_DISPLAY_n0368_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N79,
      I1 => COMP_DISPLAY_MUX_BLOCK_N78,
      S => COMP_DISPLAY_n0368(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF53
    );
  COMP_DISPLAY_n0368_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF52,
      S => COMP_DISPLAY_n0368(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF61
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22511_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(1),
      LO => N12874
    );
  COMP_DISPLAY_n0368_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(4),
      I1 => COMP_DISPLAY_n0367(3),
      I2 => N11725,
      I3 => N11724,
      LO => COMP_DISPLAY_MUX_BLOCK_N80
    );
  COMP_DISPLAY_n0368_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_10_Q,
      I2 => COMP_DISPLAY_n0193_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N81
    );
  COMP_DISPLAY_n0368_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N81,
      I1 => COMP_DISPLAY_MUX_BLOCK_N80,
      S => COMP_DISPLAY_n0368(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF54
    );
  COMP_DISPLAY_n0368_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_12_Q,
      I2 => COMP_DISPLAY_n0193_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N82
    );
  COMP_DISPLAY_n0368_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_14_Q,
      I2 => COMP_DISPLAY_n0193_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N83
    );
  COMP_DISPLAY_n0368_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N83,
      I1 => COMP_DISPLAY_MUX_BLOCK_N82,
      S => COMP_DISPLAY_n0368(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF55
    );
  COMP_DISPLAY_n0368_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF54,
      S => COMP_DISPLAY_n0368(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF62
    );
  COMP_CORE_IMPACTS_X_1_4_rt_795 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_1_4,
      LO => COMP_CORE_IMPACTS_X_1_4_rt
    );
  COMP_SOURIS_Y_8_rt1_796 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(8),
      O => COMP_SOURIS_Y_8_rt1
    );
  COMP_SOURIS_Y_7_rt1_797 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(7),
      O => COMP_SOURIS_Y_7_rt1
    );
  COMP_SOURIS_Y_6_rt1_798 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(6),
      O => COMP_SOURIS_Y_6_rt1
    );
  COMP_SOURIS_Y_5_rt1_799 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(5),
      O => COMP_SOURIS_Y_5_rt1
    );
  COMP_CORE_IMPACTS_X_8_8_rt_800 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_8,
      LO => COMP_CORE_IMPACTS_X_8_8_rt
    );
  COMP_CORE_IMPACTS_X_8_7_rt_801 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_7,
      LO => COMP_CORE_IMPACTS_X_8_7_rt
    );
  COMP_CORE_IMPACTS_X_8_6_rt_802 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_6,
      LO => COMP_CORE_IMPACTS_X_8_6_rt
    );
  COMP_DISPLAY_n0339_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_15_Q,
      I2 => COMP_DISPLAY_n0178_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N86
    );
  COMP_DISPLAY_n0339_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_18_Q,
      I2 => COMP_DISPLAY_n0178_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N87
    );
  COMP_DISPLAY_n0339_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N87,
      I1 => COMP_DISPLAY_MUX_BLOCK_N86,
      S => COMP_DISPLAY_n0339(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF5
    );
  COMP_DISPLAY_n0339_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_19_Q,
      I2 => COMP_DISPLAY_n0178_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N88
    );
  COMP_DISPLAY_n0339_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_21_Q,
      I2 => COMP_DISPLAY_n0178_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N89
    );
  COMP_DISPLAY_n0339_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N89,
      I1 => COMP_DISPLAY_MUX_BLOCK_N88,
      S => COMP_DISPLAY_n0339(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF51
    );
  COMP_DISPLAY_n0339_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF5,
      S => COMP_DISPLAY_n0339(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF6
    );
  COMP_DISPLAY_n0339_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_23_Q,
      I2 => COMP_DISPLAY_n0178_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N90
    );
  COMP_DISPLAY_n0336_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0334(4),
      I2 => N7244,
      I3 => COMP_DISPLAY_n0177_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N35
    );
  COMP_DISPLAY_n0339_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N91,
      I1 => COMP_DISPLAY_MUX_BLOCK_N90,
      S => COMP_DISPLAY_n0339(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF52
    );
  COMP_DISPLAY_n0335_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(4),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => N11566,
      I3 => N11565,
      LO => COMP_DISPLAY_MUX_BLOCK_N64
    );
  COMP_DISPLAY_n0339_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(4),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => N11459,
      LO => COMP_DISPLAY_MUX_BLOCK_N93
    );
  COMP_DISPLAY_n0339_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N93,
      I1 => COMP_DISPLAY_MUX_BLOCK_N92,
      S => COMP_DISPLAY_n0339(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF53
    );
  COMP_DISPLAY_n0339_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF52,
      S => COMP_DISPLAY_n0339(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF61
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_211 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(12),
      I1 => COMP_DISPLAY_Mmult_n0374_inst_lut4_506,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_21
    );
  COMP_DISPLAY_n0339_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(4),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => N11728,
      I3 => N11727,
      LO => COMP_DISPLAY_MUX_BLOCK_N94
    );
  COMP_DISPLAY_n0339_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_10_Q,
      I2 => COMP_DISPLAY_n0178_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N95
    );
  COMP_DISPLAY_n0339_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N95,
      I1 => COMP_DISPLAY_MUX_BLOCK_N94,
      S => COMP_DISPLAY_n0339(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF54
    );
  COMP_DISPLAY_n0339_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_12_Q,
      I2 => COMP_DISPLAY_n0178_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N96
    );
  COMP_DISPLAY_n0339_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_14_Q,
      I2 => COMP_DISPLAY_n0178_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N97
    );
  COMP_DISPLAY_n0339_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N97,
      I1 => COMP_DISPLAY_MUX_BLOCK_N96,
      S => COMP_DISPLAY_n0339(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF55
    );
  COMP_DISPLAY_n0339_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF54,
      S => COMP_DISPLAY_n0339(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF62
    );
  COMP_CORE_IMPACTS_X_8_5_rt_803 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_8_5,
      LO => COMP_CORE_IMPACTS_X_8_5_rt
    );
  COMP_CORE_IMPACTS_X_7_4_rt_804 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_4,
      LO => COMP_CORE_IMPACTS_X_7_4_rt
    );
  COMP_CORE_IMPACTS_X_7_8_rt_805 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_8,
      LO => COMP_CORE_IMPACTS_X_7_8_rt
    );
  COMP_CORE_IMPACTS_X_7_7_rt_806 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_7,
      LO => COMP_CORE_IMPACTS_X_7_7_rt
    );
  COMP_CORE_IMPACTS_X_7_6_rt_807 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_6,
      LO => COMP_CORE_IMPACTS_X_7_6_rt
    );
  COMP_DISPLAY_n045320_SW0 : LUT4_L
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_1,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_2,
      LO => N11770
    );
  COMP_CORE_IMPACTS_X_7_5_rt_808 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_7_5,
      LO => COMP_CORE_IMPACTS_X_7_5_rt
    );
  COMP_CORE_IMPACTS_X_19_8_rt_809 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_8,
      LO => COMP_CORE_IMPACTS_X_19_8_rt
    );
  COMP_DISPLAY_n0340_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_15_Q,
      I2 => COMP_DISPLAY_n0179_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N100
    );
  COMP_DISPLAY_n0340_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_18_Q,
      I2 => COMP_DISPLAY_n0179_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N101
    );
  COMP_DISPLAY_n0340_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N101,
      I1 => COMP_DISPLAY_MUX_BLOCK_N100,
      S => COMP_DISPLAY_n0340(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF5
    );
  COMP_DISPLAY_n0340_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_19_Q,
      I2 => COMP_DISPLAY_n0179_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N102
    );
  COMP_DISPLAY_n0340_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(4),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => N11749,
      I3 => N11748,
      LO => COMP_DISPLAY_MUX_BLOCK_N103
    );
  COMP_DISPLAY_n0340_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N103,
      I1 => COMP_DISPLAY_MUX_BLOCK_N102,
      S => COMP_DISPLAY_n0340(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF51
    );
  COMP_DISPLAY_n0340_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF5,
      S => COMP_DISPLAY_n0340(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF6
    );
  COMP_DISPLAY_n0340_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_23_Q,
      I2 => COMP_DISPLAY_n0179_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N104
    );
  COMP_DISPLAY_VI2056 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3844,
      I1 => COMP_DISPLAY_n0372(0),
      I2 => COMP_DISPLAY_n0196_2_Q,
      I3 => COMP_DISPLAY_n0196_1_Q,
      O => CHOICE3845
    );
  COMP_DISPLAY_n0340_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N105,
      I1 => COMP_DISPLAY_MUX_BLOCK_N104,
      S => COMP_DISPLAY_n0340(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF52
    );
  COMP_DISPLAY_n0371_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(4),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => N11582,
      I3 => N11581,
      LO => COMP_DISPLAY_MUX_BLOCK_N316
    );
  COMP_DISPLAY_n0340_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(4),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => N11463,
      LO => COMP_DISPLAY_MUX_BLOCK_N107
    );
  COMP_DISPLAY_n0340_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N107,
      I1 => COMP_DISPLAY_MUX_BLOCK_N106,
      S => COMP_DISPLAY_n0340(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF53
    );
  COMP_DISPLAY_n0340_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF52,
      S => COMP_DISPLAY_n0340(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF61
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22711_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12876
    );
  COMP_DISPLAY_n0340_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(4),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => N11704,
      I3 => N11703,
      LO => COMP_DISPLAY_MUX_BLOCK_N108
    );
  COMP_DISPLAY_n0340_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_10_Q,
      I2 => COMP_DISPLAY_n0179_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N109
    );
  COMP_DISPLAY_n0340_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N109,
      I1 => COMP_DISPLAY_MUX_BLOCK_N108,
      S => COMP_DISPLAY_n0340(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF54
    );
  COMP_DISPLAY_n0340_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_12_Q,
      I2 => COMP_DISPLAY_n0179_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N110
    );
  COMP_DISPLAY_n0340_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_14_Q,
      I2 => COMP_DISPLAY_n0179_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N111
    );
  COMP_DISPLAY_n0340_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N111,
      I1 => COMP_DISPLAY_MUX_BLOCK_N110,
      S => COMP_DISPLAY_n0340(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF55
    );
  COMP_DISPLAY_n0340_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF54,
      S => COMP_DISPLAY_n0340(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF62
    );
  COMP_CORE_IMPACTS_X_19_7_rt_810 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_7,
      LO => COMP_CORE_IMPACTS_X_19_7_rt
    );
  COMP_CORE_IMPACTS_X_19_6_rt_811 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_6,
      LO => COMP_CORE_IMPACTS_X_19_6_rt
    );
  COMP_CORE_IMPACTS_X_19_5_rt_812 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_5,
      LO => COMP_CORE_IMPACTS_X_19_5_rt
    );
  COMP_CORE_IMPACTS_X_19_4_rt_813 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_19_4,
      LO => COMP_CORE_IMPACTS_X_19_4_rt
    );
  COMP_CORE_IMPACTS_X_22_4_rt_814 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_X_22_4,
      LO => COMP_CORE_IMPACTS_X_22_4_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_56_rt_815 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_56,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_56_rt
    );
  COMP_CORE_n017437 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_Y(0),
      I1 => COMP_SOURIS_Y(1),
      I2 => COMP_SOURIS_Y(2),
      I3 => COMP_SOURIS_Y(3),
      O => CHOICE2042
    );
  COMP_DISPLAY_VI1683 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF56,
      I2 => CHOICE3775,
      O => CHOICE3776
    );
  COMP_DISPLAY_n0341_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_15_Q,
      I2 => COMP_DISPLAY_n0180_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N114
    );
  COMP_DISPLAY_n0341_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_18_Q,
      I2 => COMP_DISPLAY_n0180_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N115
    );
  COMP_DISPLAY_n0341_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N115,
      I1 => COMP_DISPLAY_MUX_BLOCK_N114,
      S => COMP_DISPLAY_n0341(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF5
    );
  COMP_DISPLAY_n0341_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_19_Q,
      I2 => COMP_DISPLAY_n0180_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N116
    );
  COMP_DISPLAY_n0341_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_21_Q,
      I2 => COMP_DISPLAY_n0180_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N117
    );
  COMP_DISPLAY_n0341_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N117,
      I1 => COMP_DISPLAY_MUX_BLOCK_N116,
      S => COMP_DISPLAY_n0341(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF51
    );
  COMP_DISPLAY_n0341_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF5,
      S => COMP_DISPLAY_n0341(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_2_MUXF6
    );
  COMP_DISPLAY_n0341_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_23_Q,
      I2 => COMP_DISPLAY_n0180_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N118
    );
  COMP_DISPLAY_n0332_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0330(4),
      I2 => N7339,
      I3 => COMP_DISPLAY_n0175_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N49
    );
  COMP_DISPLAY_n0341_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N119,
      I1 => COMP_DISPLAY_MUX_BLOCK_N118,
      S => COMP_DISPLAY_n0341(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF52
    );
  COMP_DISPLAY_n0341_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0341(0),
      I2 => COMP_DISPLAY_n0180_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N120
    );
  COMP_DISPLAY_n0341_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(4),
      I1 => COMP_DISPLAY_n0338(3),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => N11489,
      LO => COMP_DISPLAY_MUX_BLOCK_N121
    );
  COMP_DISPLAY_n0341_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N121,
      I1 => COMP_DISPLAY_MUX_BLOCK_N120,
      S => COMP_DISPLAY_n0341(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF53
    );
  COMP_DISPLAY_n0341_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF52,
      S => COMP_DISPLAY_n0341(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_2_MUXF61
    );
  COMP_DISPLAY_n0341_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0341_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0341_2_MUXF6,
      S => COMP_DISPLAY_n0341(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_3_MUXF7
    );
  COMP_DISPLAY_n0341_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(4),
      I1 => COMP_DISPLAY_n0338(3),
      I2 => N11680,
      I3 => N11679,
      LO => COMP_DISPLAY_MUX_BLOCK_N122
    );
  COMP_DISPLAY_n0341_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_10_Q,
      I2 => COMP_DISPLAY_n0180_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N123
    );
  COMP_DISPLAY_n0341_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N123,
      I1 => COMP_DISPLAY_MUX_BLOCK_N122,
      S => COMP_DISPLAY_n0341(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF54
    );
  COMP_DISPLAY_n0341_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_12_Q,
      I2 => COMP_DISPLAY_n0180_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N124
    );
  COMP_DISPLAY_n0341_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_14_Q,
      I2 => COMP_DISPLAY_n0180_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N125
    );
  COMP_DISPLAY_n0341_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N125,
      I1 => COMP_DISPLAY_MUX_BLOCK_N124,
      S => COMP_DISPLAY_n0341(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF55
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1_1_816 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_1
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_59_rt_817 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_59,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_59_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_57_rt_818 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_57,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_57_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_60_rt_819 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_60,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_60_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_58_rt_820 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_58,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_58_rt
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_55_rt_821 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut2_55,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_55_rt
    );
  COMP_CORE_XSCORE_5_rt_822 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XSCORE(5),
      O => COMP_CORE_XSCORE_5_rt
    );
  COMP_CORE_TIMER_M_25_rt_823 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(25),
      O => COMP_CORE_TIMER_M_25_rt
    );
  COMP_CORE_TIMER_M_24_rt_824 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(24),
      O => COMP_CORE_TIMER_M_24_rt
    );
  COMP_DISPLAY_n0350_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_15_Q,
      I2 => COMP_DISPLAY_n0184_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N128
    );
  COMP_DISPLAY_n0350_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_18_Q,
      I2 => COMP_DISPLAY_n0184_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N129
    );
  COMP_DISPLAY_n0350_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N129,
      I1 => COMP_DISPLAY_MUX_BLOCK_N128,
      S => COMP_DISPLAY_n0350(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF5
    );
  COMP_DISPLAY_n0350_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_19_Q,
      I2 => COMP_DISPLAY_n0184_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N130
    );
  COMP_DISPLAY_n0350_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_21_Q,
      I2 => COMP_DISPLAY_n0184_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N131
    );
  COMP_DISPLAY_n0350_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N131,
      I1 => COMP_DISPLAY_MUX_BLOCK_N130,
      S => COMP_DISPLAY_n0350(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF51
    );
  COMP_DISPLAY_n0350_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF5,
      S => COMP_DISPLAY_n0350(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF6
    );
  COMP_DISPLAY_n0350_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_23_Q,
      I2 => COMP_DISPLAY_n0184_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N132
    );
  COMP_DISPLAY_n0353_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0351(4),
      I2 => N7625,
      I3 => COMP_DISPLAY_n0186_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N189
    );
  COMP_DISPLAY_n0350_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N133,
      I1 => COMP_DISPLAY_MUX_BLOCK_N132,
      S => COMP_DISPLAY_n0350(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF52
    );
  COMP_DISPLAY_n0350_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0350(0),
      I2 => COMP_DISPLAY_n0184_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N134
    );
  COMP_DISPLAY_n0350_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(4),
      I1 => COMP_DISPLAY_n0348(3),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => N11491,
      LO => COMP_DISPLAY_MUX_BLOCK_N135
    );
  COMP_DISPLAY_n0350_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N135,
      I1 => COMP_DISPLAY_MUX_BLOCK_N134,
      S => COMP_DISPLAY_n0350(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF53
    );
  COMP_DISPLAY_n0350_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF52,
      S => COMP_DISPLAY_n0350(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF61
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_141 : LUT4_L
    generic map(
      INIT => X"B4A5"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(5),
      I1 => COMP_DISPLAY_n0304(7),
      I2 => COMP_DISPLAY_Mmult_n0374_inst_lut4_486,
      I3 => N11238,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_14
    );
  COMP_DISPLAY_n0350_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(4),
      I1 => COMP_DISPLAY_n0348(3),
      I2 => N11731,
      I3 => N11730,
      LO => COMP_DISPLAY_MUX_BLOCK_N136
    );
  COMP_DISPLAY_n0350_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_10_Q,
      I2 => COMP_DISPLAY_n0184_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N137
    );
  COMP_DISPLAY_n0350_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N137,
      I1 => COMP_DISPLAY_MUX_BLOCK_N136,
      S => COMP_DISPLAY_n0350(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF54
    );
  COMP_DISPLAY_n0350_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_12_Q,
      I2 => COMP_DISPLAY_n0184_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N138
    );
  COMP_DISPLAY_n0350_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_14_Q,
      I2 => COMP_DISPLAY_n0184_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N139
    );
  COMP_DISPLAY_n0350_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N139,
      I1 => COMP_DISPLAY_MUX_BLOCK_N138,
      S => COMP_DISPLAY_n0350(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF55
    );
  COMP_DISPLAY_n0350_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF54,
      S => COMP_DISPLAY_n0350(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF62
    );
  COMP_CORE_TIMER_M_23_rt_825 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(23),
      O => COMP_CORE_TIMER_M_23_rt
    );
  COMP_CORE_TIMER_M_22_rt_826 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(22),
      O => COMP_CORE_TIMER_M_22_rt
    );
  COMP_CORE_TIMER_M_21_rt_827 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(21),
      O => COMP_CORE_TIMER_M_21_rt
    );
  COMP_CORE_TIMER_M_20_rt_828 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(20),
      O => COMP_CORE_TIMER_M_20_rt
    );
  COMP_CORE_TIMER_M_19_rt_829 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(19),
      O => COMP_CORE_TIMER_M_19_rt
    );
  COMP_CORE_TIMER_M_18_rt_830 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(18),
      O => COMP_CORE_TIMER_M_18_rt
    );
  COMP_CORE_TIMER_M_17_rt_831 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(17),
      O => COMP_CORE_TIMER_M_17_rt
    );
  COMP_DISPLAY_VL15 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3204,
      I1 => COMP_DISPLAY_n0318(0),
      I2 => COMP_DISPLAY_n0008_30_Q,
      I3 => COMP_DISPLAY_n0008_31_Q,
      O => CHOICE3205
    );
  COMP_DISPLAY_n0345_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_15_Q,
      I2 => COMP_DISPLAY_n0181_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N142
    );
  COMP_DISPLAY_n0345_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_18_Q,
      I2 => COMP_DISPLAY_n0181_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N143
    );
  COMP_DISPLAY_n0345_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N143,
      I1 => COMP_DISPLAY_MUX_BLOCK_N142,
      S => COMP_DISPLAY_n0345(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF5
    );
  COMP_DISPLAY_n0345_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_19_Q,
      I2 => COMP_DISPLAY_n0181_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N144
    );
  COMP_DISPLAY_n0345_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(4),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => N11752,
      I3 => N11751,
      LO => COMP_DISPLAY_MUX_BLOCK_N145
    );
  COMP_DISPLAY_n0345_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N145,
      I1 => COMP_DISPLAY_MUX_BLOCK_N144,
      S => COMP_DISPLAY_n0345(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF51
    );
  COMP_DISPLAY_n0345_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF5,
      S => COMP_DISPLAY_n0345(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF6
    );
  COMP_DISPLAY_n0345_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_23_Q,
      I2 => COMP_DISPLAY_n0181_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N146
    );
  COMP_DISPLAY_n0359_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0357(4),
      I2 => N7500,
      I3 => COMP_DISPLAY_n0188_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N231
    );
  COMP_DISPLAY_n0345_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N147,
      I1 => COMP_DISPLAY_MUX_BLOCK_N146,
      S => COMP_DISPLAY_n0345(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF52
    );
  COMP_DISPLAY_n0340_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(4),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => N11585,
      I3 => N11584,
      LO => COMP_DISPLAY_MUX_BLOCK_N106
    );
  COMP_DISPLAY_n0345_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(4),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => N11465,
      LO => COMP_DISPLAY_MUX_BLOCK_N149
    );
  COMP_DISPLAY_n0345_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N149,
      I1 => COMP_DISPLAY_MUX_BLOCK_N148,
      S => COMP_DISPLAY_n0345(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF53
    );
  COMP_DISPLAY_n0345_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF52,
      S => COMP_DISPLAY_n0345(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF61
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_4_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_3_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(4)
    );
  COMP_DISPLAY_n0345_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(4),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => N11707,
      I3 => N11706,
      LO => COMP_DISPLAY_MUX_BLOCK_N150
    );
  COMP_DISPLAY_n0345_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_10_Q,
      I2 => COMP_DISPLAY_n0181_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N151
    );
  COMP_DISPLAY_n0345_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N151,
      I1 => COMP_DISPLAY_MUX_BLOCK_N150,
      S => COMP_DISPLAY_n0345(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF54
    );
  COMP_DISPLAY_n0345_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_12_Q,
      I2 => COMP_DISPLAY_n0181_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N152
    );
  COMP_DISPLAY_n0345_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_14_Q,
      I2 => COMP_DISPLAY_n0181_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N153
    );
  COMP_DISPLAY_n0345_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N153,
      I1 => COMP_DISPLAY_MUX_BLOCK_N152,
      S => COMP_DISPLAY_n0345(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF55
    );
  COMP_DISPLAY_n0345_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF54,
      S => COMP_DISPLAY_n0345(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF62
    );
  COMP_CORE_TIMER_M_16_rt_832 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(16),
      O => COMP_CORE_TIMER_M_16_rt
    );
  COMP_CORE_TIMER_M_15_rt_833 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(15),
      O => COMP_CORE_TIMER_M_15_rt
    );
  COMP_CORE_TIMER_M_14_rt_834 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(14),
      O => COMP_CORE_TIMER_M_14_rt
    );
  COMP_CORE_TIMER_M_13_rt_835 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(13),
      O => COMP_CORE_TIMER_M_13_rt
    );
  COMP_CORE_TIMER_M_12_rt_836 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(12),
      O => COMP_CORE_TIMER_M_12_rt
    );
  COMP_CORE_TIMER_M_11_rt_837 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(11),
      O => COMP_CORE_TIMER_M_11_rt
    );
  COMP_CORE_TIMER_M_10_rt_838 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(10),
      O => COMP_CORE_TIMER_M_10_rt
    );
  COMP_CORE_TIMER_M_9_rt_839 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(9),
      O => COMP_CORE_TIMER_M_9_rt
    );
  COMP_DISPLAY_n0349_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_15_Q,
      I2 => COMP_DISPLAY_n0183_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N156
    );
  COMP_DISPLAY_n0349_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_18_Q,
      I2 => COMP_DISPLAY_n0183_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N157
    );
  COMP_DISPLAY_n0349_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N157,
      I1 => COMP_DISPLAY_MUX_BLOCK_N156,
      S => COMP_DISPLAY_n0349(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF5
    );
  COMP_DISPLAY_n0349_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_19_Q,
      I2 => COMP_DISPLAY_n0183_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N158
    );
  COMP_DISPLAY_n0349_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_21_Q,
      I2 => COMP_DISPLAY_n0183_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N159
    );
  COMP_DISPLAY_n0349_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N159,
      I1 => COMP_DISPLAY_MUX_BLOCK_N158,
      S => COMP_DISPLAY_n0349(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF51
    );
  COMP_DISPLAY_n0349_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF5,
      S => COMP_DISPLAY_n0349(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_2_MUXF6
    );
  COMP_DISPLAY_n0349_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_23_Q,
      I2 => COMP_DISPLAY_n0183_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N160
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45911_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(2),
      I1 => COMP_DISPLAY_n0346(3),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12878
    );
  COMP_DISPLAY_n0349_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N161,
      I1 => COMP_DISPLAY_MUX_BLOCK_N160,
      S => COMP_DISPLAY_n0349(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF52
    );
  COMP_DISPLAY_n0349_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0349(0),
      I2 => COMP_DISPLAY_n0183_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N162
    );
  COMP_DISPLAY_n0349_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(4),
      I1 => COMP_DISPLAY_n0346(3),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => N11479,
      LO => COMP_DISPLAY_MUX_BLOCK_N163
    );
  COMP_DISPLAY_n0349_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N163,
      I1 => COMP_DISPLAY_MUX_BLOCK_N162,
      S => COMP_DISPLAY_n0349(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF53
    );
  COMP_DISPLAY_n0349_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF52,
      S => COMP_DISPLAY_n0349(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_2_MUXF61
    );
  COMP_DISPLAY_n0349_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0349_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0349_2_MUXF6,
      S => COMP_DISPLAY_n0349(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_3_MUXF7
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_201 : LUT4_L
    generic map(
      INIT => X"7D7F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_20
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_211 : LUT4_L
    generic map(
      INIT => X"163F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_21
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_221 : LUT3_L
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_22
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_18,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_19,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N15
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_5 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_20,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_21,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N16
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_3 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N15,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N16,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N17
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28511_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12880
    );
  COMP_CORE_TIMER_M_8_rt_840 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(8),
      O => COMP_CORE_TIMER_M_8_rt
    );
  COMP_CORE_TIMER_M_7_rt_841 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(7),
      O => COMP_CORE_TIMER_M_7_rt
    );
  COMP_CORE_TIMER_M_6_rt_842 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(6),
      O => COMP_CORE_TIMER_M_6_rt
    );
  COMP_CORE_TIMER_M_5_rt_843 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(5),
      O => COMP_CORE_TIMER_M_5_rt
    );
  COMP_CORE_TIMER_M_4_rt_844 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(4),
      O => COMP_CORE_TIMER_M_4_rt
    );
  COMP_CORE_TIMER_M_3_rt_845 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(3),
      O => COMP_CORE_TIMER_M_3_rt
    );
  COMP_CORE_TIMER_M_2_rt_846 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(2),
      O => COMP_CORE_TIMER_M_2_rt
    );
  COMP_CORE_TIMER_M_1_rt_847 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(1),
      O => COMP_CORE_TIMER_M_1_rt
    );
  COMP_DISPLAY_n0352_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_15_Q,
      I2 => COMP_DISPLAY_n0185_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N170
    );
  COMP_DISPLAY_n0352_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_18_Q,
      I2 => COMP_DISPLAY_n0185_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N171
    );
  COMP_DISPLAY_n0352_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N171,
      I1 => COMP_DISPLAY_MUX_BLOCK_N170,
      S => COMP_DISPLAY_n0352(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF5
    );
  COMP_DISPLAY_n0352_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_19_Q,
      I2 => COMP_DISPLAY_n0185_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N172
    );
  COMP_DISPLAY_n0352_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(4),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => N11743,
      I3 => N11742,
      LO => COMP_DISPLAY_MUX_BLOCK_N173
    );
  COMP_DISPLAY_n0352_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N173,
      I1 => COMP_DISPLAY_MUX_BLOCK_N172,
      S => COMP_DISPLAY_n0352(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF51
    );
  COMP_DISPLAY_n0352_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF5,
      S => COMP_DISPLAY_n0352(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF6
    );
  COMP_DISPLAY_n0352_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_23_Q,
      I2 => COMP_DISPLAY_n0185_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N174
    );
  COMP_DISPLAY_n0340_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0337(4),
      I2 => N8109,
      I3 => COMP_DISPLAY_n0179_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N105
    );
  COMP_DISPLAY_n0352_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N175,
      I1 => COMP_DISPLAY_MUX_BLOCK_N174,
      S => COMP_DISPLAY_n0352(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF52
    );
  COMP_DISPLAY_n0345_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(4),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => N11588,
      I3 => N11587,
      LO => COMP_DISPLAY_MUX_BLOCK_N148
    );
  COMP_DISPLAY_n0352_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(4),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => N11467,
      LO => COMP_DISPLAY_MUX_BLOCK_N177
    );
  COMP_DISPLAY_n0352_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N177,
      I1 => COMP_DISPLAY_MUX_BLOCK_N176,
      S => COMP_DISPLAY_n0352(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF53
    );
  COMP_DISPLAY_n0352_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF52,
      S => COMP_DISPLAY_n0352(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF61
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_6 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_22,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N18
    );
  COMP_DISPLAY_n0352_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(4),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => N11698,
      I3 => N11697,
      LO => COMP_DISPLAY_MUX_BLOCK_N178
    );
  COMP_DISPLAY_n0352_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_10_Q,
      I2 => COMP_DISPLAY_n0185_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N179
    );
  COMP_DISPLAY_n0352_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N179,
      I1 => COMP_DISPLAY_MUX_BLOCK_N178,
      S => COMP_DISPLAY_n0352(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF54
    );
  COMP_DISPLAY_n0352_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_12_Q,
      I2 => COMP_DISPLAY_n0185_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N180
    );
  COMP_DISPLAY_n0352_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_14_Q,
      I2 => COMP_DISPLAY_n0185_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N181
    );
  COMP_DISPLAY_n0352_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N181,
      I1 => COMP_DISPLAY_MUX_BLOCK_N180,
      S => COMP_DISPLAY_n0352(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF55
    );
  COMP_DISPLAY_n0352_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF54,
      S => COMP_DISPLAY_n0352(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF62
    );
  COMP_SOURIS_X_8_rt_848 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(8),
      O => COMP_SOURIS_X_8_rt
    );
  COMP_SOURIS_X_7_rt_849 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(7),
      O => COMP_SOURIS_X_7_rt
    );
  COMP_SOURIS_X_6_rt_850 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(6),
      O => COMP_SOURIS_X_6_rt
    );
  COMP_SOURIS_X_5_rt_851 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_X(5),
      O => COMP_SOURIS_X_5_rt
    );
  U9_U12_n001181_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_NBIT(2),
      I1 => U9_U11_DATA(2),
      I2 => U9_U11_DATA(6),
      O => N12882
    );
  COMP_CORE_COMP_RANDOM_X_REG_4_rt_852 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(4),
      O => COMP_CORE_COMP_RANDOM_X_REG_4_rt
    );
  COMP_SOURIS_Y_8_rt_853 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(8),
      O => COMP_SOURIS_Y_8_rt
    );
  COMP_SOURIS_Y_7_rt_854 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(7),
      O => COMP_SOURIS_Y_7_rt
    );
  COMP_DISPLAY_n0353_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_15_Q,
      I2 => COMP_DISPLAY_n0186_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N184
    );
  COMP_DISPLAY_n0353_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_18_Q,
      I2 => COMP_DISPLAY_n0186_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N185
    );
  COMP_DISPLAY_n0353_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N185,
      I1 => COMP_DISPLAY_MUX_BLOCK_N184,
      S => COMP_DISPLAY_n0353(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF5
    );
  COMP_DISPLAY_n0353_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_19_Q,
      I2 => COMP_DISPLAY_n0186_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N186
    );
  COMP_DISPLAY_n0353_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_21_Q,
      I2 => COMP_DISPLAY_n0186_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N187
    );
  COMP_DISPLAY_n0353_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N187,
      I1 => COMP_DISPLAY_MUX_BLOCK_N186,
      S => COMP_DISPLAY_n0353(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF51
    );
  COMP_DISPLAY_n0353_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF5,
      S => COMP_DISPLAY_n0353(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_2_MUXF6
    );
  COMP_DISPLAY_n0353_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_23_Q,
      I2 => COMP_DISPLAY_n0186_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N188
    );
  COMP_DISPLAY_n0345_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(4),
      I2 => N7728,
      I3 => COMP_DISPLAY_n0181_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N147
    );
  COMP_DISPLAY_n0353_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N189,
      I1 => COMP_DISPLAY_MUX_BLOCK_N188,
      S => COMP_DISPLAY_n0353(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF52
    );
  COMP_DISPLAY_n0352_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(4),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => N11591,
      I3 => N11590,
      LO => COMP_DISPLAY_MUX_BLOCK_N176
    );
  COMP_DISPLAY_n0353_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(4),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => N11481,
      LO => COMP_DISPLAY_MUX_BLOCK_N191
    );
  COMP_DISPLAY_n0353_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N191,
      I1 => COMP_DISPLAY_MUX_BLOCK_N190,
      S => COMP_DISPLAY_n0353(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF53
    );
  COMP_DISPLAY_n0353_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF52,
      S => COMP_DISPLAY_n0353(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_2_MUXF61
    );
  COMP_DISPLAY_n0353_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0353_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0353_2_MUXF6,
      S => COMP_DISPLAY_n0353(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_3_MUXF7
    );
  COMP_DISPLAY_n0353_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(4),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => N11671,
      I3 => N11670,
      LO => COMP_DISPLAY_MUX_BLOCK_N192
    );
  COMP_DISPLAY_n0353_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_10_Q,
      I2 => COMP_DISPLAY_n0186_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N193
    );
  COMP_DISPLAY_n0353_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N193,
      I1 => COMP_DISPLAY_MUX_BLOCK_N192,
      S => COMP_DISPLAY_n0353(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF54
    );
  COMP_DISPLAY_n0353_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_12_Q,
      I2 => COMP_DISPLAY_n0186_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N194
    );
  COMP_DISPLAY_n0353_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_14_Q,
      I2 => COMP_DISPLAY_n0186_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N195
    );
  COMP_DISPLAY_n0353_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N195,
      I1 => COMP_DISPLAY_MUX_BLOCK_N194,
      S => COMP_DISPLAY_n0353(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF55
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_3_1_855 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_1
    );
  COMP_SOURIS_Y_6_rt_856 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(6),
      O => COMP_SOURIS_Y_6_rt
    );
  COMP_SOURIS_Y_5_rt_857 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_Y(5),
      O => COMP_SOURIS_Y_5_rt
    );
  COMP_CORE_COMP_RANDOM_Y_REG_0_rt_858 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(0),
      O => COMP_CORE_COMP_RANDOM_Y_REG_0_rt
    );
  COMP_CORE_COMP_RANDOM_Y_REG_1_rt_859 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(1),
      O => COMP_CORE_COMP_RANDOM_Y_REG_1_rt
    );
  COMP_CORE_COMP_RANDOM_Y_REG_5_rt_860 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(5),
      O => COMP_CORE_COMP_RANDOM_Y_REG_5_rt
    );
  COMP_CORE_COMP_RANDOM_Y_REG_6_rt_861 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(6),
      O => COMP_CORE_COMP_RANDOM_Y_REG_6_rt
    );
  COMP_CORE_COMP_RANDOM_Y_REG_7_rt_862 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(7),
      O => COMP_CORE_COMP_RANDOM_Y_REG_7_rt
    );
  COMP_CORE_COMP_RANDOM_Y_REG_8_rt_863 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(8),
      O => COMP_CORE_COMP_RANDOM_Y_REG_8_rt
    );
  COMP_DISPLAY_n0360_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_15_Q,
      I2 => COMP_DISPLAY_n0189_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N198
    );
  COMP_DISPLAY_n0360_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_18_Q,
      I2 => COMP_DISPLAY_n0189_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N199
    );
  COMP_DISPLAY_n0360_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N199,
      I1 => COMP_DISPLAY_MUX_BLOCK_N198,
      S => COMP_DISPLAY_n0360(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF5
    );
  COMP_DISPLAY_n0360_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_19_Q,
      I2 => COMP_DISPLAY_n0189_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N200
    );
  COMP_DISPLAY_n0360_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_21_Q,
      I2 => COMP_DISPLAY_n0189_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N201
    );
  COMP_DISPLAY_n0360_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N201,
      I1 => COMP_DISPLAY_MUX_BLOCK_N200,
      S => COMP_DISPLAY_n0360(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF51
    );
  COMP_DISPLAY_n0360_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF5,
      S => COMP_DISPLAY_n0360(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF6
    );
  COMP_DISPLAY_n0360_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_23_Q,
      I2 => COMP_DISPLAY_n0189_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N202
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_4 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N18,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N20
    );
  COMP_DISPLAY_n0360_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N203,
      I1 => COMP_DISPLAY_MUX_BLOCK_N202,
      S => COMP_DISPLAY_n0360(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF52
    );
  COMP_DISPLAY_n0360_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0360(0),
      I2 => COMP_DISPLAY_n0189_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N204
    );
  COMP_DISPLAY_n0360_0_7 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => N0,
      I2 => COMP_DISPLAY_n0189_29_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N205
    );
  COMP_DISPLAY_n0360_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N205,
      I1 => COMP_DISPLAY_MUX_BLOCK_N204,
      S => COMP_DISPLAY_n0360(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF53
    );
  COMP_DISPLAY_n0360_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF52,
      S => COMP_DISPLAY_n0360(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF61
    );
  COMP_DISPLAY_n0360_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF6,
      S => COMP_DISPLAY_n0360(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_3_MUXF7
    );
  COMP_DISPLAY_n0360_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(4),
      I1 => COMP_DISPLAY_n0358(3),
      I2 => N11716,
      I3 => N11715,
      LO => COMP_DISPLAY_MUX_BLOCK_N206
    );
  COMP_DISPLAY_n0360_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_10_Q,
      I2 => COMP_DISPLAY_n0189_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N207
    );
  COMP_DISPLAY_n0360_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N207,
      I1 => COMP_DISPLAY_MUX_BLOCK_N206,
      S => COMP_DISPLAY_n0360(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF54
    );
  COMP_DISPLAY_n0360_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_12_Q,
      I2 => COMP_DISPLAY_n0189_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N208
    );
  COMP_DISPLAY_n0360_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_14_Q,
      I2 => COMP_DISPLAY_n0189_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N209
    );
  COMP_DISPLAY_n0360_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N209,
      I1 => COMP_DISPLAY_MUX_BLOCK_N208,
      S => COMP_DISPLAY_n0360(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF55
    );
  COMP_DISPLAY_n0360_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF54,
      S => COMP_DISPLAY_n0360(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_2_MUXF62
    );
  COMP_CORE_COMP_RANDOM_X_REG_6_rt_864 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(6),
      O => COMP_CORE_COMP_RANDOM_X_REG_6_rt
    );
  COMP_CORE_XXL_8_rt_865 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(8),
      O => COMP_CORE_XXL_8_rt
    );
  COMP_CORE_XXL_7_rt_866 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(7),
      O => COMP_CORE_XXL_7_rt
    );
  COMP_CORE_XXL_6_rt_867 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XXL(6),
      O => COMP_CORE_XXL_6_rt
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(7),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(7)
    );
  COMP_CORE_YYL_8_rt_868 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(8),
      O => COMP_CORE_YYL_8_rt
    );
  COMP_CORE_YYL_7_rt_869 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(7),
      O => COMP_CORE_YYL_7_rt
    );
  COMP_CORE_YYL_6_rt_870 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(6),
      O => COMP_CORE_YYL_6_rt
    );
  COMP_DISPLAY_n0356_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_15_Q,
      I2 => COMP_DISPLAY_n0187_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N212
    );
  COMP_DISPLAY_n0356_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_18_Q,
      I2 => COMP_DISPLAY_n0187_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N213
    );
  COMP_DISPLAY_n0356_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N213,
      I1 => COMP_DISPLAY_MUX_BLOCK_N212,
      S => COMP_DISPLAY_n0356(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF5
    );
  COMP_DISPLAY_n0356_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_19_Q,
      I2 => COMP_DISPLAY_n0187_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N214
    );
  COMP_DISPLAY_n0356_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_21_Q,
      I2 => COMP_DISPLAY_n0187_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N215
    );
  COMP_DISPLAY_n0356_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N215,
      I1 => COMP_DISPLAY_MUX_BLOCK_N214,
      S => COMP_DISPLAY_n0356(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF51
    );
  COMP_DISPLAY_n0356_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF5,
      S => COMP_DISPLAY_n0356(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_2_MUXF6
    );
  COMP_DISPLAY_n0356_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_23_Q,
      I2 => COMP_DISPLAY_n0187_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N216
    );
  COMP_DISPLAY_n0328_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0331(4),
      I2 => N8092,
      I3 => COMP_DISPLAY_n0197_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N7
    );
  COMP_DISPLAY_n0356_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N217,
      I1 => COMP_DISPLAY_MUX_BLOCK_N216,
      S => COMP_DISPLAY_n0356(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF52
    );
  COMP_DISPLAY_n0356_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0356(0),
      I2 => COMP_DISPLAY_n0187_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N218
    );
  COMP_DISPLAY_n0356_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(4),
      I1 => COMP_DISPLAY_n0354(3),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => N11483,
      LO => COMP_DISPLAY_MUX_BLOCK_N219
    );
  COMP_DISPLAY_n0356_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N219,
      I1 => COMP_DISPLAY_MUX_BLOCK_N218,
      S => COMP_DISPLAY_n0356(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF53
    );
  COMP_DISPLAY_n0356_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF52,
      S => COMP_DISPLAY_n0356(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_2_MUXF61
    );
  COMP_DISPLAY_n0356_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0356_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0356_2_MUXF6,
      S => COMP_DISPLAY_n0356(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_3_MUXF7
    );
  COMP_DISPLAY_n0356_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(4),
      I1 => COMP_DISPLAY_n0354(3),
      I2 => N11674,
      I3 => N11673,
      LO => COMP_DISPLAY_MUX_BLOCK_N220
    );
  COMP_DISPLAY_n0356_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_10_Q,
      I2 => COMP_DISPLAY_n0187_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N221
    );
  COMP_DISPLAY_n0356_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N221,
      I1 => COMP_DISPLAY_MUX_BLOCK_N220,
      S => COMP_DISPLAY_n0356(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF54
    );
  COMP_DISPLAY_n0356_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_12_Q,
      I2 => COMP_DISPLAY_n0187_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N222
    );
  COMP_DISPLAY_n0356_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_14_Q,
      I2 => COMP_DISPLAY_n0187_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N223
    );
  COMP_DISPLAY_n0356_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N223,
      I1 => COMP_DISPLAY_MUX_BLOCK_N222,
      S => COMP_DISPLAY_n0356(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF55
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_4_1_871 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_1
    );
  COMP_CORE_YYL_2_rt_872 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_YYL(2),
      O => COMP_CORE_YYL_2_rt
    );
  COMP_CORE_XSCORE_4_rt_873 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      O => COMP_CORE_XSCORE_4_rt
    );
  COMP_CORE_COMP_RANDOM_X_REG_9_rt_874 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(9),
      O => COMP_CORE_COMP_RANDOM_X_REG_9_rt
    );
  COMP_CORE_COMP_RANDOM_X_REG_8_rt_875 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(8),
      O => COMP_CORE_COMP_RANDOM_X_REG_8_rt
    );
  COMP_DISPLAY_VVO563 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(1),
      I1 => CHOICE2493,
      I2 => CHOICE2479,
      O => CHOICE2496
    );
  COMP_DISPLAY_VVO534_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_15_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_7_Q,
      LO => N12884
    );
  COMP_DISPLAY_VI2117 : LUT4
    generic map(
      INIT => X"DDD8"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(4),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0372_3_MUXF7,
      I2 => CHOICE3849,
      I3 => CHOICE3847,
      O => CHOICE3854
    );
  COMP_DISPLAY_n044680 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => CHOICE2983,
      I1 => COMP_DISPLAY_N4511,
      I2 => CHOICE2979,
      I3 => CHOICE2969,
      O => CHOICE2987
    );
  COMP_DISPLAY_n0359_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_15_Q,
      I2 => COMP_DISPLAY_n0188_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N226
    );
  COMP_DISPLAY_n0359_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_18_Q,
      I2 => COMP_DISPLAY_n0188_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N227
    );
  COMP_DISPLAY_n0359_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N227,
      I1 => COMP_DISPLAY_MUX_BLOCK_N226,
      S => COMP_DISPLAY_n0359(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF5
    );
  COMP_DISPLAY_n0359_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_19_Q,
      I2 => COMP_DISPLAY_n0188_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N228
    );
  COMP_DISPLAY_n0359_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(4),
      I1 => COMP_DISPLAY_n0357(3),
      I2 => N11737,
      I3 => N11736,
      LO => COMP_DISPLAY_MUX_BLOCK_N229
    );
  COMP_DISPLAY_n0359_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N229,
      I1 => COMP_DISPLAY_MUX_BLOCK_N228,
      S => COMP_DISPLAY_n0359(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF51
    );
  COMP_DISPLAY_n0359_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF5,
      S => COMP_DISPLAY_n0359(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF6
    );
  COMP_DISPLAY_n0359_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_23_Q,
      I2 => COMP_DISPLAY_n0188_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N230
    );
  COMP_DISPLAY_n0349_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0346(4),
      I2 => N7694,
      I3 => COMP_DISPLAY_n0183_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N161
    );
  COMP_DISPLAY_n0359_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N231,
      I1 => COMP_DISPLAY_MUX_BLOCK_N230,
      S => COMP_DISPLAY_n0359(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF52
    );
  COMP_DISPLAY_n0359_0_6 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N0,
      I1 => COMP_DISPLAY_n0359(0),
      I2 => COMP_DISPLAY_n0188_28_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N232
    );
  COMP_DISPLAY_n0359_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(4),
      I1 => COMP_DISPLAY_n0357(3),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => N11469,
      LO => COMP_DISPLAY_MUX_BLOCK_N233
    );
  COMP_DISPLAY_n0359_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N233,
      I1 => COMP_DISPLAY_MUX_BLOCK_N232,
      S => COMP_DISPLAY_n0359(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF53
    );
  COMP_DISPLAY_n0359_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF52,
      S => COMP_DISPLAY_n0359(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF61
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5822 : LUT4_L
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11193
    );
  COMP_DISPLAY_n0359_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(4),
      I1 => COMP_DISPLAY_n0357(3),
      I2 => N11692,
      I3 => N11691,
      LO => COMP_DISPLAY_MUX_BLOCK_N234
    );
  COMP_DISPLAY_n0359_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_10_Q,
      I2 => COMP_DISPLAY_n0188_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N235
    );
  COMP_DISPLAY_n0359_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N235,
      I1 => COMP_DISPLAY_MUX_BLOCK_N234,
      S => COMP_DISPLAY_n0359(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF54
    );
  COMP_DISPLAY_n0359_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_12_Q,
      I2 => COMP_DISPLAY_n0188_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N236
    );
  COMP_DISPLAY_n0359_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_14_Q,
      I2 => COMP_DISPLAY_n0188_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N237
    );
  COMP_DISPLAY_n0359_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N237,
      I1 => COMP_DISPLAY_MUX_BLOCK_N236,
      S => COMP_DISPLAY_n0359(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF55
    );
  COMP_DISPLAY_n0359_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF54,
      S => COMP_DISPLAY_n0359(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF62
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_7211_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(2),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12886
    );
  COMP_DISPLAY_VI1594 : LUT4_L
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(2),
      I1 => COMP_DISPLAY_n0335(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF55,
      LO => CHOICE3757
    );
  COMP_DISPLAY_n044723_SW0 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => N11533
    );
  COMP_DISPLAY_VI98_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3469,
      I1 => COMP_DISPLAY_n0362(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF6,
      LO => N12888
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75111_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(1),
      LO => N12890
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5882 : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11188
    );
  COMP_DISPLAY_Ker33010 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I3 => N11642,
      O => CHOICE2275
    );
  COMP_DISPLAY_n044723 : LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => COMP_DISPLAY_N4441,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => N11533,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => CHOICE4039
    );
  COMP_DISPLAY_n0362_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_15_Q,
      I2 => COMP_DISPLAY_n0190_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N240
    );
  COMP_DISPLAY_n0362_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_18_Q,
      I2 => COMP_DISPLAY_n0190_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N241
    );
  COMP_DISPLAY_n0362_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N241,
      I1 => COMP_DISPLAY_MUX_BLOCK_N240,
      S => COMP_DISPLAY_n0362(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF5
    );
  COMP_DISPLAY_n0362_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_19_Q,
      I2 => COMP_DISPLAY_n0190_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N242
    );
  COMP_DISPLAY_n0362_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(4),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => N11755,
      I3 => N11754,
      LO => COMP_DISPLAY_MUX_BLOCK_N243
    );
  COMP_DISPLAY_n0362_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N243,
      I1 => COMP_DISPLAY_MUX_BLOCK_N242,
      S => COMP_DISPLAY_n0362(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF51
    );
  COMP_DISPLAY_n0362_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF5,
      S => COMP_DISPLAY_n0362(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF6
    );
  COMP_DISPLAY_n0362_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_23_Q,
      I2 => COMP_DISPLAY_n0190_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N244
    );
  COMP_DISPLAY_n0368_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0367(4),
      I2 => N7990,
      I3 => COMP_DISPLAY_n0193_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N77
    );
  COMP_DISPLAY_n0362_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N245,
      I1 => COMP_DISPLAY_MUX_BLOCK_N244,
      S => COMP_DISPLAY_n0362(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF52
    );
  COMP_DISPLAY_n0339_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(4),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => N11579,
      I3 => N11578,
      LO => COMP_DISPLAY_MUX_BLOCK_N92
    );
  COMP_DISPLAY_n0362_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(4),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => N11471,
      LO => COMP_DISPLAY_MUX_BLOCK_N247
    );
  COMP_DISPLAY_n0362_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N247,
      I1 => COMP_DISPLAY_MUX_BLOCK_N246,
      S => COMP_DISPLAY_n0362(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF53
    );
  COMP_DISPLAY_n0362_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF52,
      S => COMP_DISPLAY_n0362(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF61
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_63711 : MUXF5
    port map (
      I0 => N10438,
      I1 => N10439,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_13_Q
    );
  COMP_DISPLAY_n0362_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(4),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => N11710,
      I3 => N11709,
      LO => COMP_DISPLAY_MUX_BLOCK_N248
    );
  COMP_DISPLAY_n0362_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_10_Q,
      I2 => COMP_DISPLAY_n0190_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N249
    );
  COMP_DISPLAY_n0362_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N249,
      I1 => COMP_DISPLAY_MUX_BLOCK_N248,
      S => COMP_DISPLAY_n0362(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF54
    );
  COMP_DISPLAY_n0362_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_12_Q,
      I2 => COMP_DISPLAY_n0190_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N250
    );
  COMP_DISPLAY_n0362_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_14_Q,
      I2 => COMP_DISPLAY_n0190_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N251
    );
  COMP_DISPLAY_n0362_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N251,
      I1 => COMP_DISPLAY_MUX_BLOCK_N250,
      S => COMP_DISPLAY_n0362(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF55
    );
  COMP_DISPLAY_n0362_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF54,
      S => COMP_DISPLAY_n0362(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF62
    );
  COMP_CORE_n016912 : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(8),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(7),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(6),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(5),
      O => CHOICE1935
    );
  COMP_DISPLAY_VTB283 : LUT4
    generic map(
      INIT => X"0501"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => N11423,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I3 => CHOICE2861,
      O => CHOICE2866
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f7_2 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N17,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N20,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_5_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46111_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12892
    );
  COMP_DISPLAY_Ker432211 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => N13032,
      I3 => COMP_DISPLAY_n0194_2_Q,
      O => CHOICE2706
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_231 : LUT4_L
    generic map(
      INIT => X"4CFD"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_23
    );
  COMP_DISPLAY_n0453274 : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE2576,
      I1 => CHOICE2581,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I3 => COMP_DISPLAY_N99,
      O => CHOICE2582
    );
  Ker511 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => MOUSE_CLK_IBUF,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_rclk_ant,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rclk_deglitch,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      O => N51
    );
  COMP_DISPLAY_n0363_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_15_Q,
      I2 => COMP_DISPLAY_n0191_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N254
    );
  COMP_DISPLAY_n0363_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_18_Q,
      I2 => COMP_DISPLAY_n0191_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N255
    );
  COMP_DISPLAY_n0363_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N255,
      I1 => COMP_DISPLAY_MUX_BLOCK_N254,
      S => COMP_DISPLAY_n0363(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF5
    );
  COMP_DISPLAY_n0363_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_19_Q,
      I2 => COMP_DISPLAY_n0191_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N256
    );
  COMP_DISPLAY_n0363_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(4),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => N11758,
      I3 => N11757,
      LO => COMP_DISPLAY_MUX_BLOCK_N257
    );
  COMP_DISPLAY_n0363_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N257,
      I1 => COMP_DISPLAY_MUX_BLOCK_N256,
      S => COMP_DISPLAY_n0363(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF51
    );
  COMP_DISPLAY_n0363_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF5,
      S => COMP_DISPLAY_n0363(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF6
    );
  COMP_DISPLAY_n0363_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_23_Q,
      I2 => COMP_DISPLAY_n0191_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N258
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_241 : LUT3_L
    generic map(
      INIT => X"49"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_24
    );
  COMP_DISPLAY_n0363_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N259,
      I1 => COMP_DISPLAY_MUX_BLOCK_N258,
      S => COMP_DISPLAY_n0363(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF52
    );
  COMP_DISPLAY_n0362_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(4),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => N11594,
      I3 => N11593,
      LO => COMP_DISPLAY_MUX_BLOCK_N246
    );
  COMP_DISPLAY_n0363_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(4),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => N11473,
      LO => COMP_DISPLAY_MUX_BLOCK_N261
    );
  COMP_DISPLAY_n0363_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N261,
      I1 => COMP_DISPLAY_MUX_BLOCK_N260,
      S => COMP_DISPLAY_n0363(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF53
    );
  COMP_DISPLAY_n0363_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF52,
      S => COMP_DISPLAY_n0363(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF61
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(0),
      LO => N12894
    );
  COMP_DISPLAY_n0363_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(4),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => N11713,
      I3 => N11712,
      LO => COMP_DISPLAY_MUX_BLOCK_N262
    );
  COMP_DISPLAY_n0363_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_10_Q,
      I2 => COMP_DISPLAY_n0191_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N263
    );
  COMP_DISPLAY_n0363_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N263,
      I1 => COMP_DISPLAY_MUX_BLOCK_N262,
      S => COMP_DISPLAY_n0363(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF54
    );
  COMP_DISPLAY_n0363_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_12_Q,
      I2 => COMP_DISPLAY_n0191_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N264
    );
  COMP_DISPLAY_n0363_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_14_Q,
      I2 => COMP_DISPLAY_n0191_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N265
    );
  COMP_DISPLAY_n0363_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N265,
      I1 => COMP_DISPLAY_MUX_BLOCK_N264,
      S => COMP_DISPLAY_n0363(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF55
    );
  COMP_DISPLAY_n0363_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF54,
      S => COMP_DISPLAY_n0363(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF62
    );
  COMP_DISPLAY_VI2161 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(2),
      I1 => COMP_DISPLAY_n0352(1),
      O => CHOICE3866
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC127 : LUT4
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_1_Q,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_5_Q,
      O => CHOICE2116
    );
  COMP_DISPLAY_Ker33010_SW0 : LUT4_L
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      LO => N11642
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_251 : LUT4_L
    generic map(
      INIT => X"4516"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_25
    );
  COMP_DISPLAY_Ker7022 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_1,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_7_1,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX_6_1,
      O => CHOICE2653
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_5_1_876 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(5),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_5_1
    );
  COMP_DISPLAY_VTB298 : LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I3 => N13025,
      O => CHOICE2870
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9211_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12896
    );
  COMP_DISPLAY_n0366_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_15_Q,
      I2 => COMP_DISPLAY_n0192_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N268
    );
  COMP_DISPLAY_n0366_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_18_Q,
      I2 => COMP_DISPLAY_n0192_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N269
    );
  COMP_DISPLAY_n0366_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N269,
      I1 => COMP_DISPLAY_MUX_BLOCK_N268,
      S => COMP_DISPLAY_n0366(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF5
    );
  COMP_DISPLAY_n0366_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_19_Q,
      I2 => COMP_DISPLAY_n0192_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N270
    );
  COMP_DISPLAY_n0366_0_3 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(4),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => N11746,
      I3 => N11745,
      LO => COMP_DISPLAY_MUX_BLOCK_N271
    );
  COMP_DISPLAY_n0366_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N271,
      I1 => COMP_DISPLAY_MUX_BLOCK_N270,
      S => COMP_DISPLAY_n0366(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF51
    );
  COMP_DISPLAY_n0366_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF5,
      S => COMP_DISPLAY_n0366(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF6
    );
  COMP_DISPLAY_n0366_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_23_Q,
      I2 => COMP_DISPLAY_n0192_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N272
    );
  COMP_DISPLAY_n0362_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(4),
      I2 => N7888,
      I3 => COMP_DISPLAY_n0190_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N245
    );
  COMP_DISPLAY_n0366_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N273,
      I1 => COMP_DISPLAY_MUX_BLOCK_N272,
      S => COMP_DISPLAY_n0366(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF52
    );
  COMP_DISPLAY_n0363_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(4),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => N11597,
      I3 => N11596,
      LO => COMP_DISPLAY_MUX_BLOCK_N260
    );
  COMP_DISPLAY_n0366_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(4),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => N11475,
      LO => COMP_DISPLAY_MUX_BLOCK_N275
    );
  COMP_DISPLAY_n0366_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N275,
      I1 => COMP_DISPLAY_MUX_BLOCK_N274,
      S => COMP_DISPLAY_n0366(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF53
    );
  COMP_DISPLAY_n0366_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF52,
      S => COMP_DISPLAY_n0366(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF61
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20411_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12898
    );
  COMP_DISPLAY_n0366_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(4),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => N11701,
      I3 => N11700,
      LO => COMP_DISPLAY_MUX_BLOCK_N276
    );
  COMP_DISPLAY_n0366_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_10_Q,
      I2 => COMP_DISPLAY_n0192_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N277
    );
  COMP_DISPLAY_n0366_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N277,
      I1 => COMP_DISPLAY_MUX_BLOCK_N276,
      S => COMP_DISPLAY_n0366(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF54
    );
  COMP_DISPLAY_n0366_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_12_Q,
      I2 => COMP_DISPLAY_n0192_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N278
    );
  COMP_DISPLAY_n0366_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_14_Q,
      I2 => COMP_DISPLAY_n0192_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N279
    );
  COMP_DISPLAY_n0366_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N279,
      I1 => COMP_DISPLAY_MUX_BLOCK_N278,
      S => COMP_DISPLAY_n0366(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF55
    );
  COMP_DISPLAY_n0366_2_rn_1 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF55,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF54,
      S => COMP_DISPLAY_n0366(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF62
    );
  COMP_DISPLAY_VI2166 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3866,
      I1 => COMP_DISPLAY_n0352(0),
      I2 => COMP_DISPLAY_n0185_2_Q,
      I3 => COMP_DISPLAY_n0185_1_Q,
      LO => CHOICE3867
    );
  COMP_DISPLAY_VTB70 : LUT4
    generic map(
      INIT => X"0426"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => N11765,
      I3 => N11766,
      O => CHOICE2820
    );
  COMP_DISPLAY_VTB666 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => CHOICE2947
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_261 : LUT4_L
    generic map(
      INIT => X"7D49"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_26
    );
  COMP_DISPLAY_VI2171 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(2),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF56,
      I2 => CHOICE3867,
      O => CHOICE3868
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6001_INV_0 : INV
    port map (
      I => COMP_DISPLAY_n0323(3),
      O => N11167
    );
  Ker5717 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CHOICE1926,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd9,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd8,
      I3 => N11499,
      LO => N13023,
      O => N57
    );
  COMP_DISPLAY_VI1904_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3812,
      I1 => COMP_DISPLAY_n0340(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF6,
      LO => N12900
    );
  COMP_DISPLAY_n0347_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_15_Q,
      I2 => COMP_DISPLAY_n0182_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N282
    );
  COMP_DISPLAY_n0347_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_18_Q,
      I2 => COMP_DISPLAY_n0182_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N283
    );
  COMP_DISPLAY_n0347_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N283,
      I1 => COMP_DISPLAY_MUX_BLOCK_N282,
      S => COMP_DISPLAY_n0347(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF5
    );
  COMP_DISPLAY_n0347_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_19_Q,
      I2 => COMP_DISPLAY_n0182_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N284
    );
  COMP_DISPLAY_n0347_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_21_Q,
      I2 => COMP_DISPLAY_n0182_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N285
    );
  COMP_DISPLAY_n0347_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N285,
      I1 => COMP_DISPLAY_MUX_BLOCK_N284,
      S => COMP_DISPLAY_n0347(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF51
    );
  COMP_DISPLAY_n0347_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF5,
      S => COMP_DISPLAY_n0347(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_2_MUXF6
    );
  COMP_DISPLAY_n0347_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_23_Q,
      I2 => COMP_DISPLAY_n0182_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N286
    );
  COMP_DISPLAY_n0363_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(4),
      I2 => N7922,
      I3 => COMP_DISPLAY_n0191_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N259
    );
  COMP_DISPLAY_n0347_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N287,
      I1 => COMP_DISPLAY_MUX_BLOCK_N286,
      S => COMP_DISPLAY_n0347(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF52
    );
  COMP_DISPLAY_n0366_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(4),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => N11600,
      I3 => N11599,
      LO => COMP_DISPLAY_MUX_BLOCK_N274
    );
  COMP_DISPLAY_n0347_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(4),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => N11485,
      LO => COMP_DISPLAY_MUX_BLOCK_N289
    );
  COMP_DISPLAY_n0347_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N289,
      I1 => COMP_DISPLAY_MUX_BLOCK_N288,
      S => COMP_DISPLAY_n0347(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF53
    );
  COMP_DISPLAY_n0347_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF52,
      S => COMP_DISPLAY_n0347(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_2_MUXF61
    );
  COMP_DISPLAY_n0347_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0347_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0347_2_MUXF6,
      S => COMP_DISPLAY_n0347(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_3_MUXF7
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_734 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(2),
      I1 => COMP_DISPLAY_n0354(4),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => N7470,
      O => COMP_DISPLAY_n0187_22_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_7 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_23,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_24,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N22
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_8 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_25,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_26,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N23
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_5 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N22,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N23,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N24
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_1_cyo,
      LI => COMP_DISPLAY_COMP_VIDEO_SCORE_N4,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0031(2)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_Ker321 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_N32
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_36 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_32,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_36,
      O => COMP_DISPLAY_Mmult_n0374_inst_lut2_62
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9011_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(0),
      LO => N12902
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50911_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12904
    );
  COMP_DISPLAY_n044741 : LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_XTIRS(2),
      I3 => COMP_CORE_XTIRS(0),
      O => CHOICE4046
    );
  COMP_DISPLAY_n044631 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_N4571,
      I2 => CHOICE2973,
      I3 => CHOICE2977,
      O => CHOICE2979
    );
  COMP_DISPLAY_VL312_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_43_Q,
      I3 => COMP_DISPLAY_n0008_2_Q,
      LO => N11392
    );
  Ker5710 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd10,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd11,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd2,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd3,
      O => CHOICE1926
    );
  COMP_DISPLAY_n0341_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0338(4),
      I2 => N7809,
      I3 => COMP_DISPLAY_n0180_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N119
    );
  COMP_CORE_n017458 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CHOICE2045,
      I1 => COMP_CORE_n0069(9),
      I2 => COMP_CORE_n0069(7),
      I3 => COMP_CORE_n0069(8),
      O => CHOICE2048
    );
  COMP_DISPLAY_n0372_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_15_Q,
      I2 => COMP_DISPLAY_n0196_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N296
    );
  COMP_DISPLAY_n0372_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_18_Q,
      I2 => COMP_DISPLAY_n0196_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N297
    );
  COMP_DISPLAY_n0372_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N297,
      I1 => COMP_DISPLAY_MUX_BLOCK_N296,
      S => COMP_DISPLAY_n0372(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF5
    );
  COMP_DISPLAY_n0372_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_19_Q,
      I2 => COMP_DISPLAY_n0196_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N298
    );
  COMP_DISPLAY_n0372_0_3 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_21_Q,
      I2 => COMP_DISPLAY_n0196_22_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N299
    );
  COMP_DISPLAY_n0372_1_rn_0 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N299,
      I1 => COMP_DISPLAY_MUX_BLOCK_N298,
      S => COMP_DISPLAY_n0372(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF51
    );
  COMP_DISPLAY_n0372_2_Q : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF51,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF5,
      S => COMP_DISPLAY_n0372(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_2_MUXF6
    );
  COMP_DISPLAY_n0372_0_4 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_23_Q,
      I2 => COMP_DISPLAY_n0196_24_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N300
    );
  COMP_DISPLAY_n0356_0_5 : LUT4_L
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0354(4),
      I2 => N7466,
      I3 => COMP_DISPLAY_n0187_26_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N217
    );
  COMP_DISPLAY_n0372_1_rn_1 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N301,
      I1 => COMP_DISPLAY_MUX_BLOCK_N300,
      S => COMP_DISPLAY_n0372(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF52
    );
  COMP_DISPLAY_n0353_0_6 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(4),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => N11612,
      I3 => N11611,
      LO => COMP_DISPLAY_MUX_BLOCK_N190
    );
  COMP_DISPLAY_n0372_0_7 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(4),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => N11487,
      LO => COMP_DISPLAY_MUX_BLOCK_N303
    );
  COMP_DISPLAY_n0372_1_rn_2 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N303,
      I1 => COMP_DISPLAY_MUX_BLOCK_N302,
      S => COMP_DISPLAY_n0372(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF53
    );
  COMP_DISPLAY_n0372_2_rn_0 : MUXF6
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF53,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF52,
      S => COMP_DISPLAY_n0372(2),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_2_MUXF61
    );
  COMP_DISPLAY_n0372_3_Q : MUXF7
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_n0372_2_MUXF61,
      I1 => COMP_DISPLAY_MUX_BLOCK_n0372_2_MUXF6,
      S => COMP_DISPLAY_n0372(3),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_3_MUXF7
    );
  COMP_DISPLAY_n0372_0_8 : LUT4_L
    generic map(
      INIT => X"0819"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(4),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => N11677,
      I3 => N11676,
      LO => COMP_DISPLAY_MUX_BLOCK_N304
    );
  COMP_DISPLAY_n0372_0_9 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_10_Q,
      I2 => COMP_DISPLAY_n0196_9_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N305
    );
  COMP_DISPLAY_n0372_1_rn_3 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N305,
      I1 => COMP_DISPLAY_MUX_BLOCK_N304,
      S => COMP_DISPLAY_n0372(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF54
    );
  COMP_DISPLAY_n0372_0_10 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_12_Q,
      I2 => COMP_DISPLAY_n0196_11_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N306
    );
  COMP_DISPLAY_n0372_0_11 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_14_Q,
      I2 => COMP_DISPLAY_n0196_13_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N307
    );
  COMP_DISPLAY_n0372_1_rn_4 : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N307,
      I1 => COMP_DISPLAY_MUX_BLOCK_N306,
      S => COMP_DISPLAY_n0372(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF55
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_2_1_877 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_1
    );
  COMP_DISPLAY_VVO234_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_14_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_6_Q,
      LO => N12906
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46411_G : LUT4_L
    generic map(
      INIT => X"C882"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(2),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12908
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5881 : LUT4_L
    generic map(
      INIT => X"BFE0"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11187
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_251 : LUT4_L
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => COMP_DISPLAY_Mmult_n0374_inst_lut4_510,
      I1 => COMP_DISPLAY_n0304(15),
      I2 => COMP_DISPLAY_n0304(14),
      I3 => N11228,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_25
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66911 : MUXF5
    port map (
      I0 => N10378,
      I1 => N10379,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_47_Q
    );
  COMP_CORE_n0174174 : LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => N11778,
      I1 => COMP_CORE_n0069(7),
      I2 => COMP_CORE_n0069(6),
      I3 => CHOICE2078,
      O => CHOICE2080
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45711_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(1),
      I1 => COMP_DISPLAY_n0346(2),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12910
    );
  COMP_DISPLAY_Ker2391 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      LO => N13024,
      O => COMP_DISPLAY_N2391
    );
  COMP_DISPLAY_n0371_0_Q : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_15_Q,
      I2 => COMP_DISPLAY_n0195_16_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N310
    );
  COMP_DISPLAY_n0371_0_1 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_18_Q,
      I2 => COMP_DISPLAY_n0195_17_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N311
    );
  COMP_DISPLAY_n0371_1_Q : MUXF5
    port map (
      I0 => COMP_DISPLAY_MUX_BLOCK_N311,
      I1 => COMP_DISPLAY_MUX_BLOCK_N310,
      S => COMP_DISPLAY_n0371(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF5
    );
  COMP_DISPLAY_n0371_0_2 : LUT3_L
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_19_Q,
      I2 => COMP_DISPLAY_n0195_20_Q,
      LO => COMP_DISPLAY_MUX_BLOCK_N312
    );
  COMP_DISPLAY_n0446254 : LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => CHOICE3031
    );
  Ker5717_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd7,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd6,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd5,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd4,
      O => N11499
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f7_31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N24,
      I2 => N13006,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_4_Q
    );
  COMP_DISPLAY_VI1441 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(2),
      I1 => COMP_DISPLAY_n0332(1),
      O => CHOICE3729
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33211_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12912
    );
  COMP_DISPLAY_VP450 : LUT4_L
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE2264,
      I1 => CHOICE2208,
      I2 => CHOICE2198,
      I3 => CHOICE2204,
      LO => CHOICE2265
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17611_G : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12914
    );
  COMP_DISPLAY_VV232_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_46_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_38_Q,
      LO => N12916
    );
  COMP_DISPLAY_n0329_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(2),
      O => N11718
    );
  COMP_DISPLAY_VVO629 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0838,
      I1 => COMP_DISPLAY_n0840,
      I2 => CHOICE2503,
      I3 => CHOICE2505,
      O => CHOICE2507
    );
  COMP_DISPLAY_n0362_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      O => N11709
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5861 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11189
    );
  COMP_CORE_n0054_8_40 : LUT4
    generic map(
      INIT => X"C4CC"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(1),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(0),
      I2 => COMP_CORE_n0079(8),
      I3 => N11787,
      O => CHOICE1861
    );
  COMP_CORE_Madd_n0081_n00011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_XTIRS(0),
      O => COMP_CORE_Madd_n0081_n0007(0)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n00064 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      O => CHOICE1613
    );
  U9_U12_n00134 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U9_U12_TIMER(0),
      I1 => U9_U12_TIMER(1),
      I2 => U9_U12_TIMER(2),
      I3 => U9_U12_TIMER(3),
      O => CHOICE1717
    );
  COMP_DISPLAY_VTB482_G : LUT4_L
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => COMP_DISPLAY_N4481,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      LO => N12918
    );
  COMP_CORE_n00899 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE1651,
      I1 => COMP_CORE_COMP_RANDOM_X_REG(5),
      I2 => COMP_CORE_COMP_RANDOM_X_REG(7),
      I3 => COMP_CORE_COMP_RANDOM_X_REG(6),
      O => CHOICE1654
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(2),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12920
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9111_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(0),
      LO => N12922
    );
  COMP_SOURIS_n0019210 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_X(5),
      I1 => COMP_SOURIS_X(6),
      I2 => COMP_SOURIS_X(0),
      I3 => CHOICE1804,
      O => CHOICE1805
    );
  COMP_CORE_Ker5077 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(14),
      I1 => COMP_CORE_TIMER_M(24),
      I2 => COMP_CORE_TIMER_M(7),
      I3 => COMP_CORE_TIMER_M(13),
      O => CHOICE1759
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34711_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(2),
      I1 => COMP_DISPLAY_n0330(3),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N12924
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20711_G : LUT4_L
    generic map(
      INIT => X"4888"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(2),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(0),
      LO => N12926
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n001039 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => CHOICE1589,
      I2 => CHOICE1579,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      O => COMP_DISPLAY_COMP_CTRL_VGA_n0010
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n001012 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => CHOICE1579
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_4841 : LUT4
    generic map(
      INIT => X"C638"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      I1 => COMP_DISPLAY_n0304(1),
      I2 => COMP_DISPLAY_n0304(2),
      I3 => COMP_DISPLAY_n0304(3),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_484
    );
  U9_U12_n001316 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U9_U12_TIMER(8),
      I1 => U9_U12_TIMER(6),
      I2 => U9_U12_TIMER(9),
      I3 => U9_U12_TIMER(4),
      O => CHOICE1724
    );
  COMP_SOURIS_INSTANCE_SOURIS_n01125 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N49,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      I2 => N15,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      O => CHOICE1819
    );
  COMP_DISPLAY_n0848212 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      O => CHOICE2155
    );
  COMP_SOURIS_INSTANCE_SOURIS_n010214 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => CHOICE1704
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00719 : LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      I0 => N711,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_n0068,
      I2 => N311,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      O => CHOICE1668
    );
  COMP_CORE_n00893 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(3),
      I1 => COMP_CORE_COMP_RANDOM_X_REG(2),
      O => CHOICE1651
    );
  COMP_CORE_n0054_2_SW2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => COMP_CORE_n0169,
      I1 => COMP_CORE_n0113,
      I2 => COMP_CORE_n0079(2),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(6),
      O => N11447
    );
  COMP_CORE_n0056_4_1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_SOURIS_X(4),
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_n0056(4)
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_66111 : MUXF5
    port map (
      I0 => N10394,
      I1 => N10395,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_39_Q
    );
  U9_U12_n001429 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U9_U12_TIMER(0),
      I1 => U9_U12_TIMER(1),
      I2 => U9_U12_TIMER(2),
      I3 => U9_U12_TIMER(3),
      O => CHOICE1608
    );
  COMP_SOURIS_n0019224 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_SOURIS_X(9),
      I1 => CHOICE1805,
      I2 => COMP_SOURIS_X(7),
      I3 => COMP_SOURIS_X(8),
      O => COMP_SOURIS_n0019
    );
  COMP_CORE_n0054_9_SW0 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => COMP_CORE_n0113,
      I1 => COMP_CORE_Madd_n0088_n0010(0),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(0),
      I3 => COMP_CORE_n0079(9),
      O => N1622
    );
  COMP_CORE_n01131_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(6),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      O => N1624
    );
  COMP_SOURIS_INSTANCE_SOURIS_n008019 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE1680,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_lefti,
      I2 => CHOICE1675,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0080
    );
  U9_U12_n0011139 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => U9_U12_ETAT_UART_FFd2,
      I1 => CHOICE1645,
      I2 => U9_U12_ETAT_UART_FFd1,
      O => U9_U12_n0011
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3211_G : LUT4_L
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12928
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5962 : LUT2_L
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(2),
      I1 => COMP_DISPLAY_n0323(3),
      LO => N11173
    );
  COMP_DISPLAY_n044949 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => CHOICE1985,
      I1 => COMP_DISPLAY_n0848,
      I2 => CHOICE1981,
      I3 => N11774,
      O => COMP_DISPLAY_VC
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11811_G : LUT4_L
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(0),
      LO => N12930
    );
  COMP_DISPLAY_n0446374 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_n0848,
      I2 => COMP_DISPLAY_n07842,
      O => CHOICE3056
    );
  XNor_stagelut12 : LUT4
    generic map(
      INIT => X"9699"
    )
    port map (
      I0 => COMP_SOURIS_Y(4),
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(4),
      I2 => shoot_COMP_SOURIS_n0013_3_cyo,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      O => N30
    );
  COMP_DISPLAY_n0366_0_6_SW1 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      O => N11600
    );
  COMP_DISPLAY_n044760 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => COMP_CORE_XTIRS(4),
      I1 => COMP_DISPLAY_N4151,
      I2 => CHOICE4039,
      I3 => CHOICE4046,
      O => CHOICE4050
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6611_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(2),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(0),
      LO => N12932
    );
  COMP_SOURIS_INSTANCE_SOURIS_n007319 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE1713,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I2 => CHOICE1708,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0073
    );
  COMP_DISPLAY_n0345_0_3_SW1 : LUT4
    generic map(
      INIT => X"7F7D"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      O => N11751
    );
  COMP_SOURIS_INSTANCE_SOURIS_n01045 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N531,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      I2 => N2,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      O => CHOICE1692
    );
  COMP_DISPLAY_VTS444 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE2375,
      I1 => CHOICE2282,
      I2 => CHOICE2289,
      I3 => CHOICE2371,
      O => COMP_DISPLAY_VTS
    );
  COMP_DISPLAY_VV176_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_42_Q,
      I3 => COMP_DISPLAY_n0460_34_Q,
      LO => N12934
    );
  U9_U12_n001127 : LUT4
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => U9_U11_DATA(1),
      I1 => U9_U12_NBIT(1),
      I2 => U9_U12_NBIT(2),
      I3 => U9_U11_DATA(5),
      O => CHOICE1628
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00735 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N531,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I2 => N51,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      O => CHOICE1708
    );
  COMP_SOURIS_n002323 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_SOURIS_Y(1),
      I1 => COMP_SOURIS_Y(2),
      O => CHOICE1903
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n001710 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE1569
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009826 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => CHOICE1834
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5111_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(2),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(0),
      LO => N12936
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51811_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(2),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(1),
      LO => N12938
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009216 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE1663,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(0),
      I2 => CHOICE1659,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(0)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n01025 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N531,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I2 => N2,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      O => CHOICE1700
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n00176 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => CHOICE1564,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => CHOICE1567
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_40 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_36,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_40,
      O => COMP_DISPLAY_Mmult_n0374_N98
    );
  U9_U12_n0011112 : LUT4
    generic map(
      INIT => X"FCB8"
    )
    port map (
      I0 => CHOICE1622,
      I1 => U9_U12_NBIT(0),
      I2 => CHOICE1642,
      I3 => CHOICE1628,
      O => CHOICE1645
    );
  COMP_DISPLAY_n044925_SW0 : LUT3_L
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      LO => N11644
    );
  COMP_SOURIS_INSTANCE_SOURIS_n011216 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE1823,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despyi(2),
      I2 => CHOICE1819,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(2)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n011214 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_n0068,
      O => CHOICE1823
    );
  COMP_CORE_Ker50101 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(20),
      I1 => COMP_CORE_TIMER_M(25),
      I2 => COMP_CORE_TIMER_M(21),
      I3 => COMP_CORE_TIMER_M(23),
      O => CHOICE1767
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009610 : LUT4
    generic map(
      INIT => X"FF4C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      O => CHOICE1840
    );
  U9_U12_n001412 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U9_U12_TIMER(5),
      I1 => U9_U12_TIMER(7),
      I2 => U9_U12_TIMER(4),
      I3 => U9_U12_TIMER(8),
      O => CHOICE1598
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n00170 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4,
      LO => N13025,
      O => CHOICE1564
    );
  COMP_SOURIS_INSTANCE_SOURIS_n008017 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N7102,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      O => CHOICE1680
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n000322 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I2 => CHOICE1561,
      O => COMP_DISPLAY_COMP_CTRL_VGA_n0003
    );
  COMP_CORE_Ker5029 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(10),
      I1 => COMP_CORE_TIMER_M(2),
      I2 => COMP_CORE_TIMER_M(3),
      I3 => COMP_CORE_TIMER_M(5),
      O => CHOICE1743
    );
  COMP_SOURIS_INSTANCE_SOURIS_n01145 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N49,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd17,
      I2 => N15,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd15,
      O => CHOICE1811
    );
  COMP_CORE_Ker5012 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(11),
      I1 => COMP_CORE_TIMER_M(26),
      I2 => COMP_CORE_TIMER_M(22),
      I3 => COMP_CORE_TIMER_M(4),
      O => CHOICE1733
    );
  COMP_CORE_Ker50127_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(6),
      I1 => COMP_CORE_TIMER_M(8),
      I2 => COMP_CORE_TIMER_M(9),
      I3 => COMP_CORE_TIMER_M(15),
      O => N11437
    );
  COMP_SOURIS_INSTANCE_SOURIS_data_io_data_EnableTr_INV17_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd6,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd5,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd10,
      O => N11527
    );
  COMP_CORE_n0054_8_67 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => CHOICE1861,
      I3 => COMP_CORE_YYL(8),
      O => COMP_CORE_n0054(8)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n000310 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => CHOICE1560,
      O => CHOICE1561
    );
  COMP_DISPLAY_VTB212 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5,
      I2 => COMP_DISPLAY_N62,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      LO => CHOICE2848
    );
  COMP_SOURIS_n0023217 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => COMP_SOURIS_Y(3),
      I1 => CHOICE1903,
      I2 => COMP_SOURIS_Y(4),
      I3 => COMP_SOURIS_Y(0),
      O => CHOICE1909
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_2_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_1_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_rt2,
      O => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(2)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6241_F : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      O => N11156
    );
  COMP_CORE_n0054_6_86 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => COMP_CORE_N2,
      I1 => CHOICE1968,
      I2 => N11435,
      I3 => COMP_CORE_YYL(6),
      O => COMP_CORE_n0054(6)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n00037 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => CHOICE1560
    );
  COMP_CORE_Ker5016 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(1),
      I1 => COMP_CORE_TIMER_M(12),
      O => CHOICE1736
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_2_110 : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE1451,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N32,
      I2 => COMP_DISPLAY_X_MIN_2(6),
      I3 => CHOICE1461,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(2)
    );
  U9_U12_n001112 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => U9_U12_NBIT(1),
      I1 => U9_U12_NBIT(2),
      I2 => U9_U11_DATA(3),
      I3 => U9_U11_DATA(7),
      O => CHOICE1622
    );
  COMP_SOURIS_INSTANCE_SOURIS_n010216 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE1704,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(5),
      I2 => CHOICE1700,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(5)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00805 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N311,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I2 => N51,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20,
      O => CHOICE1675
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65411 : MUXF5
    port map (
      I0 => N10408,
      I1 => N10409,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_31_Q
    );
  COMP_CORE_n0054_5_40_F : LUT4
    generic map(
      INIT => X"DE12"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      I1 => COMP_CORE_n0113,
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      I3 => COMP_CORE_n0079(5),
      O => N12939
    );
  COMP_SOURIS_INSTANCE_SOURIS_n00925 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N301,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I2 => N2,
      I3 => N441,
      O => CHOICE1659
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8511_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(1),
      LO => N12942
    );
  COMP_SOURIS_INSTANCE_SOURIS_n010416 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE1696,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_despxi(6),
      I2 => CHOICE1692,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(6)
    );
  U9_U12_n001325 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U9_U12_TIMER(5),
      I1 => CHOICE1724,
      I2 => CHOICE1717,
      I3 => U9_U12_TIMER(7),
      O => U9_U12_n0013
    );
  COMP_CORE_Ker50127 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => CHOICE1767,
      I1 => N11437,
      I2 => CHOICE1759,
      I3 => CHOICE1774,
      O => CHOICE1776
    );
  COMP_CORE_SEQUENCEUR_FFd2_In_SW1 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => COMP_CORE_XTIRS(4),
      I1 => COMP_CORE_XTIRS(3),
      I2 => COMP_CORE_XTIRS(0),
      I3 => COMP_CORE_SEQUENCEUR_FFd1,
      O => N1147
    );
  COMP_DISPLAY_XNor_stagelut901 : LUT4_L
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_IMPACTS_Y_18_6,
      I1 => COMP_CORE_IMPACTS_Y_18_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_IMPACTS_Y_18_4,
      LO => COMP_DISPLAY_N1821
    );
  COMP_CORE_n0054_8_40_SW0 : LUT4
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      I1 => CHOICE1935,
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      O => N11787
    );
  U9_U10_Ker5_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd7,
      I1 => U9_U10_ETAT_S_FFd5,
      I2 => U9_U10_ETAT_S_FFd4,
      I3 => U9_U10_ETAT_S_FFd3,
      O => N1144
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27611_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12944
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC184_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_4_Q,
      I1 => COMP_DISPLAY_X_MIN_2(3),
      I2 => COMP_DISPLAY_X_MIN_2(4),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_6_Q,
      LO => N12946
    );
  COMP_DISPLAY_Ker432674 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => CHOICE2783,
      I2 => CHOICE2791,
      I3 => N11768,
      O => CHOICE2797
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_3_24 : LUT4
    generic map(
      INIT => X"0098"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(6),
      I2 => COMP_DISPLAY_X_MIN_2(6),
      I3 => COMP_CORE_XSCORE(1),
      O => CHOICE1394
    );
  COMP_DISPLAY_VI2593 : LUT4_L
    generic map(
      INIT => X"DDD8"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(4),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0356_3_MUXF7,
      I2 => CHOICE3940,
      I3 => CHOICE3938,
      LO => CHOICE3945
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5721 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11201
    );
  COMP_DISPLAY_COMP_CTRL_VGA_HSYNC56 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => CHOICE1356
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43011_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(2),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(0),
      LO => N12948
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6021 : LUT4_L
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11165
    );
  COMP_DISPLAY_n0453292 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => CHOICE2582,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => CHOICE2571,
      I3 => COMP_DISPLAY_N70,
      O => CHOICE2584
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_1_62 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_CORE_XSCORE(5),
      I1 => COMP_CORE_XSCORE(4),
      I2 => COMP_CORE_XSCORE(6),
      O => CHOICE1522
    );
  COMP_DISPLAY_VVO110 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => CHOICE2403,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => CHOICE2381,
      I3 => CHOICE2387,
      O => CHOICE2404
    );
  COMP_DISPLAY_COMP_CTRL_VGA_VSYNC41_SW0 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I3 => CHOICE1335,
      O => N11525
    );
  COMP_DISPLAY_VI555 : LUT4
    generic map(
      INIT => X"F5E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(4),
      I1 => CHOICE3552,
      I2 => COMP_DISPLAY_MUX_BLOCK_n0347_3_MUXF7,
      I3 => CHOICE3550,
      O => CHOICE3557
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50711_G : LUT4_L
    generic map(
      INIT => X"DFC8"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N12950
    );
  COMP_DISPLAY_COMP_CTRL_VGA_HSYNC20 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => CHOICE1348
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69511_G : LUT4_L
    generic map(
      INIT => X"C488"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(3),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(1),
      LO => N12952
    );
  COMP_DISPLAY_VL448_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_10_Q,
      I3 => COMP_DISPLAY_n0008_26_Q,
      LO => N11377
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_3_84 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N32,
      I1 => CHOICE1396,
      I2 => CHOICE1404,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(3)
    );
  COMP_DISPLAY_n0353_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(2),
      O => N11670
    );
  COMP_DISPLAY_COMP_CTRL_VGA_VSYNC41 : LUT4
    generic map(
      INIT => X"FFF9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => N11525,
      O => VSYNC_OBUF
    );
  COMP_DISPLAY_VI2361 : LUT4_L
    generic map(
      INIT => X"DDD8"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(4),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0353_3_MUXF7,
      I2 => CHOICE3895,
      I3 => CHOICE3893,
      LO => CHOICE3900
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_2_51 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(6),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0031(2),
      I2 => CHOICE1409,
      I3 => CHOICE1449,
      O => CHOICE1451
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_3_38 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_CORE_XSCORE(5),
      I1 => CHOICE1371,
      I2 => COMP_CORE_XSCORE(3),
      I3 => COMP_CORE_XSCORE(2),
      O => CHOICE1373
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_281 : LUT4_L
    generic map(
      INIT => X"7F49"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_28
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_291 : LUT4_L
    generic map(
      INIT => X"4951"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_29
    );
  COMP_DISPLAY_VV395_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_45_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_37_Q,
      LO => N12954
    );
  COMP_DISPLAY_XNor_stagelut981 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_n0374(27),
      LO => COMP_DISPLAY_N1959
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_3_60_G : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0031(3),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_N18,
      I2 => COMP_CORE_XSCORE(3),
      O => N12956
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49011_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(2),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(1),
      LO => N12958
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_1_123 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XSCORE(1),
      I1 => COMP_CORE_XSCORE(5),
      O => CHOICE1498
    );
  U9_U10_n0011_2_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U9_U10_CNOTE(1),
      I1 => U9_U10_CNOTE(0),
      O => N880
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_42 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_38,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut4_549,
      O => COMP_DISPLAY_Mmult_n0374_N100
    );
  U9_U10_n00021_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U9_U10_DNOTE(3),
      I1 => U9_U10_TMP(1),
      I2 => U9_U10_TMP(0),
      O => N882
    );
  COMP_CORE_n0222_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_XTIRS(2),
      O => N11652
    );
  COMP_CORE_n0233_SW1 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_XTIRS(0),
      I2 => COMP_CORE_XTIRS(1),
      O => N11654
    );
  COMP_CORE_n0229_SW1 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_CORE_XTIRS(0),
      O => N11656
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23_In1 : LUT4
    generic map(
      INIT => X"FF4C"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23,
      I2 => N7102,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd20,
      O => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23_In
    );
  COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12_In_SW2 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => N7102,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd23,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd12,
      O => N11439
    );
  COMP_DISPLAY_VTB747_G : LUT3_L
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => CHOICE2896,
      I2 => CHOICE2928,
      LO => N12960
    );
  COMP_DISPLAY_n0446267 : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_N148,
      I1 => COMP_DISPLAY_N4511,
      I2 => COMP_DISPLAY_N4491,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      LO => CHOICE3036
    );
  Ker64_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      O => N963
    );
  COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2_In_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I1 => N311,
      O => N965
    );
  shoot_COMP_SOURIS_Y_n0000_5_lut : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => COMP_SOURIS_Y(5),
      I1 => COMP_SOURIS_n0011(5),
      I2 => COMP_SOURIS_INSTANCE_SOURIS_signoyi,
      I3 => COMP_SOURIS_n0023,
      O => N21
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0120_SW1 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => N531,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      I2 => N68,
      I3 => N15,
      O => N968
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0120_SW0 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd22,
      I3 => N201,
      O => N967
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0118_SW1 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => N531,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I2 => N68,
      I3 => N15,
      O => N971
    );
  COMP_CORE_SEQUENCEUR_FFd2_In_G : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => N1147,
      I2 => COMP_CORE_XTIRS(1),
      O => N12962
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0122_SW1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(7),
      I1 => N13005,
      I2 => N15,
      O => N974
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0118_SW0 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd21,
      I3 => N201,
      O => N970
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0108_SW1 : LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      I0 => N441,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I2 => N68,
      I3 => N15,
      O => N977
    );
  COMP_SOURIS_INSTANCE_SOURIS_n009214 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => CHOICE1663
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0106_SW1 : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => N2,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24,
      I2 => N201,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => N980
    );
  COMP_CORE_n02261 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd2,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      I3 => COMP_CORE_N501,
      O => COMP_CORE_n0226
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9311_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(1),
      I1 => COMP_DISPLAY_n0361(2),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => COMP_DISPLAY_n0361(0),
      LO => N12964
    );
  COMP_DISPLAY_Ker432285_SW0 : LUT4_L
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => CHOICE2682,
      I3 => CHOICE2713,
      LO => N11333
    );
  COMP_DISPLAY_n044619 : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_DISPLAY_N148,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      LO => CHOICE2977
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_161 : LUT4_L
    generic map(
      INIT => X"0786"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => N11214
    );
  Ker59_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I1 => N301,
      LO => N992
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5741 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11200
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0108_SW0 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd13,
      I3 => N201,
      O => N976
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0116_SW1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I1 => N68,
      I2 => N15,
      O => N995
    );
  COMP_DISPLAY_VP161_G : LUT4_L
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => N11650,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => CHOICE2193,
      LO => N12966
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0110_SW1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I1 => N68,
      I2 => N15,
      O => N998
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0106_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24,
      O => N979
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0100_SW1 : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => N2,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I2 => N201,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => N1001
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0110_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N66,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I2 => N59,
      I3 => N998,
      O => N12968
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0094_SW1 : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => N2,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I2 => N201,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => N1004
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_1_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_2_cyo
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0072_SW1 : LUT4
    generic map(
      INIT => X"F010"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I1 => N201,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I3 => N51,
      O => N1007
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_301 : LUT4_L
    generic map(
      INIT => X"5114"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_30
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_68111 : MUXF5
    port map (
      I0 => N10354,
      I1 => N10355,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_59_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_3_84 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_N32,
      I1 => CHOICE1373,
      I2 => CHOICE1381,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(3)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_311 : LUT4_L
    generic map(
      INIT => X"7949"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_31
    );
  COMP_DISPLAY_VL503_F : LUT4_L
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_18_Q,
      I3 => COMP_DISPLAY_n0008_2_Q,
      LO => N11399
    );
  COMP_DISPLAY_COMP_CTRL_VGA_HSYNC46 : LUT4
    generic map(
      INIT => X"0501"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => CHOICE1348,
      O => CHOICE1353
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50311_G : LUT4_L
    generic map(
      INIT => X"EA7A"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(2),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12970
    );
  COMP_DISPLAY_VB8 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => CHOICE2597
    );
  COMP_DISPLAY_Ker7011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      I3 => N13037,
      O => CHOICE2650
    );
  COMP_DISPLAY_VTS28_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => N11638
    );
  COMP_DISPLAY_COMP_CTRL_VGA_VSYNC32 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      O => CHOICE1335
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_3_38 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_CORE_XSCORE(5),
      I1 => CHOICE1394,
      I2 => COMP_CORE_XSCORE(3),
      I3 => COMP_CORE_XSCORE(2),
      O => CHOICE1396
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_1_130 : LUT4
    generic map(
      INIT => X"0900"
    )
    port map (
      I0 => COMP_CORE_XSCORE(6),
      I1 => COMP_CORE_XSCORE(4),
      I2 => COMP_CORE_XSCORE(3),
      I3 => CHOICE1498,
      O => CHOICE1499
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_2_51 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0031(2),
      I2 => CHOICE1409,
      I3 => CHOICE1449,
      O => CHOICE1422
    );
  COMP_DISPLAY_VI250 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3501,
      I1 => COMP_DISPLAY_n0328(0),
      I2 => COMP_DISPLAY_n0197_2_Q,
      I3 => COMP_DISPLAY_n0197_1_Q,
      LO => CHOICE3502
    );
  COMP_DISPLAY_Ker432684 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE2797,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => N11333,
      I3 => CHOICE2778,
      O => COMP_DISPLAY_N4321
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_1_100 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_N18,
      I1 => COMP_CORE_XSCORE(3),
      I2 => COMP_CORE_XSCORE(2),
      I3 => COMP_CORE_XSCORE(1),
      O => CHOICE1488
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_1_176_G : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N32,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0031(1),
      I2 => CHOICE1488,
      I3 => CHOICE1499,
      O => N12972
    );
  COMP_DISPLAY_VVO593 : LUT4_D
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(0),
      I1 => CHOICE2465,
      I2 => COMP_DISPLAY_n0270(1),
      I3 => CHOICE2496,
      LO => N13026,
      O => CHOICE2499
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_0_194 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_N32,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_CORE_XSCORE(0),
      I3 => CHOICE1273,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(0)
    );
  COMP_DISPLAY_n0446388_SW0 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_n0781,
      I1 => CHOICE3049,
      I2 => COMP_DISPLAY_N4181,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => N11634
    );
  COMP_CORE_n0054_6_51 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => COMP_CORE_n0169,
      I1 => COMP_CORE_n0113,
      I2 => COMP_CORE_n0079(6),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      O => CHOICE1968
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_2_86 : LUT4
    generic map(
      INIT => X"1C18"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(5),
      I2 => COMP_CORE_XSCORE(6),
      I3 => COMP_CORE_XSCORE(3),
      O => CHOICE1461
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44211_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12974
    );
  COMP_DISPLAY_VL368_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_35_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_51_Q,
      LO => N12976
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_2_5 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_N18,
      I1 => COMP_CORE_XSCORE(1),
      I2 => COMP_CORE_XSCORE(3),
      I3 => COMP_CORE_XSCORE(2),
      O => CHOICE1409
    );
  COMP_DISPLAY_VI276 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(2),
      I1 => COMP_DISPLAY_n0328(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF55,
      O => CHOICE3506
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44411_G : LUT4_L
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12978
    );
  COMP_DISPLAY_Mmult_n0374_inst_cy_16_878 : MUXCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_15,
      DI => N0,
      S => COMP_DISPLAY_Mmult_n0374_inst_lut4_498,
      O => COMP_DISPLAY_Mmult_n0374_inst_cy_16
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_0_167 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_CORE_XSCORE(6),
      I2 => CHOICE1239,
      I3 => CHOICE1271,
      O => CHOICE1273
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50411_G : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(2),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(0),
      LO => N12980
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(5),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(5)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_2_110 : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE1422,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_N32,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I3 => CHOICE1461,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(2)
    );
  COMP_DISPLAY_VL258_SW0 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => CHOICE3248,
      I2 => CHOICE3234,
      I3 => CHOICE3220,
      O => N11353
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_3_60_G : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0031(3),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_N18,
      I2 => COMP_CORE_XSCORE(3),
      O => N12982
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_1_41 : LUT4
    generic map(
      INIT => X"9A18"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(3),
      I2 => COMP_CORE_XSCORE(5),
      I3 => COMP_CORE_XSCORE(2),
      O => CHOICE1517
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_0_127_SW0 : LUT4
    generic map(
      INIT => X"4F43"
    )
    port map (
      I0 => COMP_CORE_XSCORE(1),
      I1 => COMP_CORE_XSCORE(4),
      I2 => COMP_CORE_XSCORE(5),
      I3 => COMP_CORE_XSCORE(6),
      O => N11523
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_10 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_28,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_29,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N29
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_3_24 : LUT4
    generic map(
      INIT => X"0098"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I3 => COMP_CORE_XSCORE(1),
      O => CHOICE1371
    );
  COMP_DISPLAY_n0347_0_8_SW0 : LUT4
    generic map(
      INIT => X"FC20"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(2),
      O => N11688
    );
  COMP_CORE_n0054_4_25 : LUT4
    generic map(
      INIT => X"EA45"
    )
    port map (
      I0 => COMP_CORE_n0169,
      I1 => COMP_CORE_n0079(4),
      I2 => COMP_CORE_n0113,
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      O => CHOICE1552
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_1_178_G : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_N32,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0031(1),
      I2 => CHOICE1488,
      I3 => CHOICE1499,
      O => N12984
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_1_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_0_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt1,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(1)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_2_33 : LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => COMP_CORE_XSCORE(6),
      I1 => COMP_CORE_XSCORE(4),
      I2 => COMP_CORE_XSCORE(2),
      I3 => CHOICE1419,
      O => CHOICE1449
    );
  COMP_DISPLAY_COMP_CTRL_VGA_HSYNC61 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => CHOICE1353,
      I1 => CHOICE1357,
      O => CHOICE1358
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_0_10 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => COMP_CORE_XSCORE(5),
      I1 => COMP_CORE_XSCORE(4),
      I2 => COMP_CORE_XSCORE(1),
      I3 => COMP_CORE_XSCORE(2),
      O => CHOICE1239
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_2_27 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_CORE_XSCORE(3),
      I1 => COMP_CORE_XSCORE(5),
      O => CHOICE1419
    );
  COMP_DISPLAY_COMP_CTRL_VGA_HSYNC59 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => CHOICE1356,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => CHOICE1357
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_11 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_30,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_31,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N30
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44311_G : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(2),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(0),
      LO => N12986
    );
  COMP_DISPLAY_n0353_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(2),
      O => N11671
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_0_167 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(6),
      I1 => COMP_CORE_XSCORE(6),
      I2 => CHOICE1239,
      I3 => CHOICE1271,
      O => CHOICE1315
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_0_194 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N32,
      I1 => COMP_DISPLAY_X_MIN_2(6),
      I2 => COMP_CORE_XSCORE(0),
      I3 => CHOICE1315,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(0)
    );
  COMP_DISPLAY_n0453133_SW0 : LUT4
    generic map(
      INIT => X"E7EF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => N11762
    );
  COMP_DISPLAY_n0446199 : LUT3_L
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_n0848,
      I1 => CHOICE2104,
      I2 => CHOICE2100,
      LO => CHOICE3015
    );
  COMP_DISPLAY_n08492_SW1 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      O => N11646
    );
  COMP_DISPLAY_XNor_stagelut300 : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_XTIRS(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I3 => COMP_CORE_XTIRS(0),
      O => COMP_DISPLAY_N648
    );
  COMP_CORE_n0054_3_SW2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => COMP_CORE_n0169,
      I1 => COMP_CORE_n0113,
      I2 => COMP_CORE_n0079(3),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(5),
      O => N11441
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut4_5111 : LUT4
    generic map(
      INIT => X"07C0"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(8),
      I1 => COMP_DISPLAY_n0304(9),
      I2 => COMP_DISPLAY_n0304(10),
      I3 => COMP_DISPLAY_n0304(11),
      O => COMP_DISPLAY_Mmult_n0374_inst_lut4_511
    );
  COMP_CORE_n0054_0_SW2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => COMP_CORE_n0169,
      I1 => COMP_CORE_n0113,
      I2 => COMP_CORE_n0079(0),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(8),
      O => N11443
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_35811_G : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12988
    );
  COMP_DISPLAY_Ker432158_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I1 => N13008,
      I2 => CHOICE2761,
      O => N11327
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5941 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11176
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_7011_G : LUT4_L
    generic map(
      INIT => X"366F"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(2),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => COMP_DISPLAY_n0365(1),
      LO => N12990
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9711_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12992
    );
  COMP_DISPLAY_VV473_G : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_43_Q,
      I3 => COMP_DISPLAY_n0460_60_Q,
      LO => N12994
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_65111 : MUXF5
    port map (
      I0 => N10412,
      I1 => N10413,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_27_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69911_G : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12996
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_rn_1 : MUXF5
    port map (
      I0 => N84,
      I1 => N83,
      S => COMP_CORE_XSCORE(5),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_MUXF51
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_3 : LUT4
    generic map(
      INIT => X"D757"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(2),
      I2 => COMP_CORE_XSCORE(3),
      I3 => COMP_CORE_XSCORE(1),
      O => N84
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_2 : LUT4
    generic map(
      INIT => X"7565"
    )
    port map (
      I0 => COMP_CORE_XSCORE(3),
      I1 => COMP_CORE_XSCORE(2),
      I2 => COMP_CORE_XSCORE(4),
      I3 => COMP_CORE_XSCORE(1),
      O => N83
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_rn_0 : MUXF5
    port map (
      I0 => N82,
      I1 => N1,
      S => COMP_CORE_XSCORE(5),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_MUXF5
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_1 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => COMP_CORE_XSCORE(3),
      I1 => COMP_CORE_XSCORE(2),
      I2 => COMP_CORE_XSCORE(1),
      I3 => COMP_CORE_XSCORE(4),
      O => N82
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC1160_SW0 : LUT3_L
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => CHOICE2110,
      I2 => CHOICE2116,
      LO => N11427
    );
  COMP_DISPLAY_n0446440 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_n0849,
      I1 => CHOICE3066,
      I2 => CHOICE3058,
      O => CHOICE3069
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_3_SW1 : LUT4
    generic map(
      INIT => X"8991"
    )
    port map (
      I0 => COMP_CORE_XSCORE(3),
      I1 => COMP_CORE_XSCORE(2),
      I2 => COMP_CORE_XSCORE(5),
      I3 => COMP_CORE_XSCORE(1),
      O => N77
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_3_SW0 : LUT4
    generic map(
      INIT => X"F1F3"
    )
    port map (
      I0 => COMP_CORE_XSCORE(1),
      I1 => COMP_CORE_XSCORE(3),
      I2 => COMP_CORE_XSCORE(5),
      I3 => COMP_CORE_XSCORE(2),
      O => N76
    );
  U9_U12_TIMER_inst_sum_97_879 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_90,
      LI => U9_U12_TIMER_inst_lut3_1,
      O => U9_U12_TIMER_inst_sum_97
    );
  U9_U12_TIMER_inst_cy_91_880 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_90,
      DI => N0,
      S => U9_U12_TIMER_inst_lut3_1,
      O => U9_U12_TIMER_inst_cy_91
    );
  U9_U12_TIMER_inst_lut3_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(1),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_1
    );
  U9_U12_TIMER_inst_sum_96_881 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_89,
      LI => U9_U12_TIMER_inst_lut3_0,
      O => U9_U12_TIMER_inst_sum_96
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_781 : LUT3_L
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(16),
      I1 => COMP_DISPLAY_n0304(17),
      I2 => COMP_DISPLAY_Mmult_n0374_N135,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_78
    );
  U9_U12_TIMER_inst_cy_90_882 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_89,
      DI => N0,
      S => U9_U12_TIMER_inst_lut3_0,
      O => U9_U12_TIMER_inst_cy_90
    );
  U9_U12_TIMER_inst_lut3_01 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_n0013,
      I1 => U9_U12_TIMER(0),
      I2 => N0,
      O => U9_U12_TIMER_inst_lut3_0
    );
  COMP_DISPLAY_n04534 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => N11785,
      I2 => COMP_DISPLAY_N4511,
      I3 => N13016,
      O => CHOICE2513
    );
  U9_U12_TIMER_inst_cy_89_883 : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => U9_U12_n0013,
      O => U9_U12_TIMER_inst_cy_89
    );
  U9_U12_TIMER_0 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_96,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(0)
    );
  U9_U12_TIMER_9 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_105,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(9)
    );
  U9_U12_NBIT_n0001_0_1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U9_U12_NBIT(0),
      I1 => U9_U12_ETAT_UART_FFd1,
      I2 => U9_U12_ETAT_UART_FFd2,
      O => U9_U12_NBIT_n0001(0)
    );
  U9_U12_ETAT_UART_FFd2_884 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U12_ETAT_UART_FFd2_In,
      CE => U9_U12_n0014,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U12_ETAT_UART_FFd2
    );
  U9_U12_ETAT_UART_FFd1_885 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U12_ETAT_UART_FFd2,
      CE => U9_U12_n0014,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U12_ETAT_UART_FFd1
    );
  U9_U12_NBIT_n0001_2_2 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U9_U12_N4,
      I1 => U9_U12_ETAT_UART_FFd1,
      I2 => U9_U12_ETAT_UART_FFd2,
      O => U9_U12_NBIT_n0001(2)
    );
  U9_U12_TIMER_1 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_97,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(1)
    );
  U9_U12_TIMER_4 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_100,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(4)
    );
  COMP_DISPLAY_COMP_CTRL_VGA_n001720 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I2 => CHOICE1567,
      I3 => CHOICE1569,
      O => COMP_DISPLAY_COMP_CTRL_VGA_n0017
    );
  U9_U12_NBIT_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U12_NBIT_n0001(1),
      CE => U9_U12_n0028,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U12_NBIT(1)
    );
  U9_U12_NBIT_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U12_NBIT_n0001(0),
      CE => U9_U12_n0028,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U12_NBIT(0)
    );
  U9_U12_NBIT_n0001_1_1 : LUT4
    generic map(
      INIT => X"3C28"
    )
    port map (
      I0 => U9_U12_ETAT_UART_FFd1,
      I1 => U9_U12_NBIT(0),
      I2 => U9_U12_NBIT(1),
      I3 => U9_U12_ETAT_UART_FFd2,
      O => U9_U12_NBIT_n0001(1)
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5521 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11210
    );
  COMP_DISPLAY_Ker4201 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => COMP_DISPLAY_N4201
    );
  U9_U12_TIMER_2 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_98,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(2)
    );
  COMP_DISPLAY_VL10 : LUT2_L
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(5),
      I1 => COMP_DISPLAY_n0318(4),
      LO => CHOICE3204
    );
  U9_U12_NBIT_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U12_NBIT_n0001(2),
      CE => U9_U12_n0028,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U12_NBIT(2)
    );
  COMP_DISPLAY_Ker4401 : LUT3_L
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      LO => COMP_DISPLAY_N4401
    );
  U9_U12_n00281 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U9_U12_ETAT_UART_FFd1,
      I1 => U9_U12_ETAT_UART_FFd2,
      I2 => U9_U12_n0014,
      O => U9_U12_n0028
    );
  U9_U12_BUSY_UART_886 : FDE
    port map (
      D => U9_U12_n0010,
      CE => U9_U12_n0023,
      C => CLK,
      Q => U9_U12_BUSY_UART
    );
  U9_U12_TxD_887 : FDE
    port map (
      D => U9_U12_n0011,
      CE => U9_U12_n0023,
      C => CLK,
      Q => U9_U12_TxD
    );
  U9_U12_TIMER_3 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_99,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(3)
    );
  U9_U12_TIMER_8 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_104,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(8)
    );
  U9_U12_NBIT_n0001_2_1 : LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      I0 => U9_U12_NBIT(1),
      I1 => U9_U12_NBIT(2),
      I2 => U9_U12_NBIT(0),
      O => U9_U12_N4
    );
  COMP_DISPLAY_n07812_SW0 : LUT4_L
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => COMP_DISPLAY_N16210,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      LO => N2506
    );
  U9_U12_TIMER_inst_cy_95_888 : MUXCY
    port map (
      CI => U9_U12_TIMER_inst_cy_94,
      DI => N0,
      S => U9_U12_TIMER_5_rt,
      O => U9_U12_TIMER_inst_cy_95
    );
  U9_U12_n00101 : LUT3
    generic map(
      INIT => X"8E"
    )
    port map (
      I0 => U9_U12_ETAT_UART_FFd2,
      I1 => U9_U12_BUSY_UART,
      I2 => U9_U12_ETAT_UART_FFd1,
      O => U9_U12_n0010
    );
  COMP_CORE_n0054_2_Q : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => COMP_CORE_N501,
      I1 => COMP_CORE_TIMER_M(0),
      I2 => N11447,
      I3 => COMP_CORE_YYL(2),
      O => COMP_CORE_n0054(2)
    );
  COMP_SOURIS_INSTANCE_SOURIS_data_io_data_EnableTr_INV17 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd9,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd8,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd7,
      I3 => N11527,
      O => CHOICE1788
    );
  U9_U12_TIMER_6 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_102,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(6)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_7 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N29,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N30,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N31
    );
  U9_U12_n00231 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U9_U12_n0014,
      I1 => RAZ_IBUF_1,
      O => U9_U12_n0023
    );
  U9_U12_TIMER_5 : FDCPE
    port map (
      D => U9_U12_TIMER_inst_sum_101,
      CE => N1,
      CLR => RAZ_IBUF_1,
      PRE => N0,
      C => CLK,
      Q => U9_U12_TIMER(5)
    );
  U9_U12_TIMER_inst_sum_105_889 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_98,
      LI => U9_U12_TIMER_inst_lut3_9,
      O => U9_U12_TIMER_inst_sum_105
    );
  COMP_DISPLAY_Ker181 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => N13017,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      O => COMP_DISPLAY_N18
    );
  COMP_DISPLAY_Ker2081 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => COMP_DISPLAY_N2081
    );
  U9_U10_ETAT_S_FFd5_890 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_ETAT_S_FFd5_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U10_ETAT_S_FFd5
    );
  U9_U10_ETAT_S_FFd4_891 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_ETAT_S_FFd4_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U10_ETAT_S_FFd4
    );
  U9_U10_ETAT_S_FFd3_892 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_ETAT_S_FFd3_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U10_ETAT_S_FFd3
    );
  U9_U10_ETAT_S_FFd2_893 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_ETAT_S_FFd2_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U10_ETAT_S_FFd2
    );
  U9_U10_ETAT_S_FFd1_894 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      D => U9_U10_ETAT_S_FFd1_In,
      PRE => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U10_ETAT_S_FFd1
    );
  COMP_DISPLAY_Ker4391 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => COMP_DISPLAY_N4391
    );
  U9_U10_TMP_Madd_n0000_Mxor_Result_2_Result1 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U9_U10_TMP(2),
      I1 => U9_U10_TMP(0),
      I2 => U9_U10_TMP(1),
      O => U9_U10_TMP_n0000(2)
    );
  COMP_DISPLAY_VP277 : LUT4
    generic map(
      INIT => X"10BA"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => CHOICE2216,
      I3 => N11519,
      O => CHOICE2229
    );
  U9_U10_ETAT_S_FFd4_In1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U9_U10_n0002,
      I1 => U9_U10_ETAT_S_FFd3,
      I2 => U9_U11_BUSY_M,
      I3 => U9_U10_ETAT_S_FFd4,
      O => U9_U10_ETAT_S_FFd4_In
    );
  U9_U10_ETAT_S_FFd3_In1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U9_U10_n0002,
      I1 => U9_U10_ETAT_S_FFd3,
      I2 => U9_U10_ETAT_S_FFd2,
      O => U9_U10_ETAT_S_FFd3_In
    );
  U9_U10_TMP_Madd_n0000_Mxor_Result_1_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U9_U10_TMP(0),
      I1 => U9_U10_TMP(1),
      O => U9_U10_TMP_n0000(1)
    );
  U9_U10_TMP_Madd_n0000_n00121_INV_0 : INV
    port map (
      I => U9_U10_TMP(0),
      O => U9_U10_TMP_n0000(0)
    );
  COMP_DISPLAY_Ker211 : LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      O => COMP_DISPLAY_N21
    );
  U9_U10_TMP_Madd_n0000_Mxor_Result_3_Result1 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => U9_U10_TMP(0),
      I1 => U9_U10_TMP(3),
      I2 => U9_U10_TMP(1),
      I3 => U9_U10_TMP(2),
      O => U9_U10_TMP_n0000(3)
    );
  U9_U10_ETAT_S_FFd1_In1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_CORE_START,
      I1 => U9_U10_ETAT_S_FFd1,
      I2 => U9_U10_ETAT_S_FFd7,
      O => U9_U10_ETAT_S_FFd1_In
    );
  U9_U10_ETAT_S_FFd2_In1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd6,
      I1 => COMP_CORE_START,
      I2 => U9_U10_ETAT_S_FFd1,
      O => U9_U10_ETAT_S_FFd2_In
    );
  COMP_DISPLAY_n04534_SW0 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => N11785
    );
  COMP_DISPLAY_Mmult_n0374_inst_lut2_101 : LUT4_L
    generic map(
      INIT => X"E11E"
    )
    port map (
      I0 => COMP_DISPLAY_n0304(4),
      I1 => COMP_DISPLAY_n0304(5),
      I2 => COMP_DISPLAY_n0304(6),
      I3 => COMP_DISPLAY_Mmult_n0374_inst_lut4_482,
      LO => COMP_DISPLAY_Mmult_n0374_inst_lut2_10
    );
  U9_U10_ETAT_S_FFd5_In1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd4,
      I1 => U9_U11_BUSY_M,
      O => U9_U10_ETAT_S_FFd5_In
    );
  U9_U10_TMP_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_TMP_n0000(3),
      R => U9_U10_ETAT_S_FFd1,
      CE => U9_U10_ETAT_S_FFd3,
      C => CLK,
      Q => U9_U10_TMP(3)
    );
  U9_U10_TMP_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_TMP_n0000(2),
      R => U9_U10_ETAT_S_FFd1,
      CE => U9_U10_ETAT_S_FFd3,
      C => CLK,
      Q => U9_U10_TMP(2)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC1160 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => CHOICE2137,
      I1 => CHOICE2146,
      I2 => CHOICE2129,
      I3 => N11427,
      O => COMP_DISPLAY_VS
    );
  U9_U10_TMP_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_TMP_n0000(1),
      R => U9_U10_ETAT_S_FFd1,
      CE => U9_U10_ETAT_S_FFd3,
      C => CLK,
      Q => U9_U10_TMP(1)
    );
  U9_U10_TMP_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_TMP_n0000(0),
      R => U9_U10_ETAT_S_FFd1,
      CE => U9_U10_ETAT_S_FFd3,
      C => CLK,
      Q => U9_U10_TMP(0)
    );
  U9_U10_ETAT_S_FFd6_In1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd5,
      I1 => COMP_CORE_STOP,
      O => U9_U10_ETAT_S_FFd6_In
    );
  U9_U10_TMP_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_TMP_n0000(4),
      R => U9_U10_ETAT_S_FFd1,
      CE => U9_U10_ETAT_S_FFd3,
      C => CLK,
      Q => U9_U10_TMP(4)
    );
  COMP_CORE_n0174109_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => COMP_SOURIS_X(2),
      I1 => COMP_CORE_n0070(5),
      I2 => COMP_SOURIS_X(4),
      I3 => COMP_SOURIS_X(3),
      O => N11495
    );
  COMP_DISPLAY_Ker4551 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => COMP_DISPLAY_N4551
    );
  COMP_DISPLAY_Ker4381 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      LO => N13027,
      O => CHOICE2200
    );
  U9_U10_n0011_2_Q : LUT4
    generic map(
      INIT => X"DA88"
    )
    port map (
      I0 => U9_U10_CNOTE(2),
      I1 => U9_U10_N5,
      I2 => N880,
      I3 => U9_U10_ETAT_S_FFd2,
      O => U9_U10_n0011(2)
    );
  U9_U10_Madd_n0014_n00011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U9_U10_CNOTE(0),
      I1 => U9_U10_CNOTE(2),
      I2 => U9_U10_CNOTE(1),
      O => U9_U10_Madd_n0014_n0007(0)
    );
  COMP_DISPLAY_Ker4181 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(8),
      LO => N13028,
      O => COMP_DISPLAY_N4181
    );
  U9_U10_ETAT_S_FFd6_895 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_ETAT_S_FFd6_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U10_ETAT_S_FFd6
    );
  U9_U10_CNOTE_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_n0011(2),
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_CNOTE(2)
    );
  U9_U10_CNOTE_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_n0011(3),
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_CNOTE(3)
    );
  U9_U10_NOTES_5 : FDE
    port map (
      D => U9_U10_n0013_5_Q,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_NOTES_5_Q
    );
  COMP_DISPLAY_n0446183 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      O => CHOICE3012
    );
  COMP_DISPLAY_Ker4211 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_VC,
      I1 => COMP_DISPLAY_VR,
      I2 => COMP_DISPLAY_VB2,
      I3 => COMP_DISPLAY_VTB,
      LO => N13029,
      O => COMP_DISPLAY_N4211
    );
  U9_U10_NOTES_3 : FDE
    port map (
      D => U9_U10_n0013_3_Q,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_NOTES_3_Q
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_7_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_6_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_7_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(7)
    );
  U9_U10_NOTES_2 : FDE
    port map (
      D => U9_U10_n0013_2_Q,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_NOTES_2_Q
    );
  U9_U10_NOTES_1 : FDE
    port map (
      D => U9_U10_n0013_1_Q,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_NOTES_1_Q
    );
  U9_U10_NOTES_0 : FDE
    port map (
      D => U9_U10_n0013_0_Q,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_NOTES_0_Q
    );
  U9_U10_DNOTE_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => N1,
      CE => U9_U10_ETAT_S_FFd3,
      C => CLK,
      Q => U9_U10_DNOTE(3)
    );
  U9_U10_CNOTE_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_n0011(0),
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_CNOTE(0)
    );
  U9_U10_ETAT_S_FFd7_In1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_CORE_STOP,
      I1 => U9_U10_ETAT_S_FFd5,
      O => U9_U10_ETAT_S_FFd7_In
    );
  U9_U10_n0011_4_Q : LUT4
    generic map(
      INIT => X"CE82"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd2,
      I1 => U9_U10_CNOTE(4),
      I2 => N905,
      I3 => U9_U10_N5,
      O => U9_U10_n0011(4)
    );
  U9_U10_Ker61 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd1,
      I1 => U9_U10_ETAT_S_FFd2,
      I2 => U9_U10_ETAT_S_FFd6,
      I3 => U9_U10_ETAT_S_FFd7,
      O => U9_U10_N6
    );
  U9_U10_Ker71 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd3,
      I1 => U9_U10_ETAT_S_FFd4,
      O => U9_U10_N7
    );
  U9_U10_n0011_1_1 : LUT4
    generic map(
      INIT => X"DA88"
    )
    port map (
      I0 => U9_U10_CNOTE(1),
      I1 => U9_U10_N5,
      I2 => U9_U10_CNOTE(0),
      I3 => U9_U10_ETAT_S_FFd2,
      O => U9_U10_n0011(1)
    );
  U9_U10_n0011_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U10_CNOTE(0),
      I1 => U9_U10_ETAT_S_FFd2,
      I2 => U9_U10_N5,
      O => U9_U10_n0011(0)
    );
  COMP_CORE_n02201 : LUT4
    generic map(
      INIT => X"888F"
    )
    port map (
      I0 => COMP_CORE_XTIRS(0),
      I1 => COMP_CORE_N571,
      I2 => COMP_CORE_SEQUENCEUR_FFd2,
      I3 => COMP_CORE_SEQUENCEUR_FFd1,
      O => COMP_CORE_n0220
    );
  U9_U10_Ker5 : LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      I0 => U9_U10_ETAT_S_FFd1,
      I1 => COMP_CORE_START,
      I2 => U9_U10_ETAT_S_FFd6,
      I3 => N1144,
      O => U9_U10_N5
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5942 : LUT4_L
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11177
    );
  U9_U10_n0011_3_1 : LUT4
    generic map(
      INIT => X"DA88"
    )
    port map (
      I0 => U9_U10_CNOTE(3),
      I1 => U9_U10_N5,
      I2 => U9_U10_Madd_n0014_n0007(0),
      I3 => U9_U10_ETAT_S_FFd2,
      O => U9_U10_n0011(3)
    );
  COMP_DISPLAY_Ker4581 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => COMP_DISPLAY_N458
    );
  COMP_DISPLAY_VB5 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      I1 => COMP_DISPLAY_N57,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      O => CHOICE2595
    );
  U9_U10_n0013_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U9_U10_N0,
      I1 => U9_U10_NOTES_5_Q,
      I2 => U9_U10_n0001_5_Q,
      I3 => U9_U10_N7,
      O => U9_U10_n0013_5_Q
    );
  COMP_DISPLAY_n0453270 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => CHOICE2581
    );
  U9_U10_n0013_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U9_U10_N0,
      I1 => U9_U10_NOTES_3_Q,
      I2 => U9_U10_n0001_3_Q,
      I3 => U9_U10_N7,
      O => U9_U10_n0013_3_Q
    );
  U9_U10_n0013_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U9_U10_N0,
      I1 => U9_U10_NOTES_2_Q,
      I2 => U9_U10_n0001_2_Q,
      I3 => U9_U10_N7,
      O => U9_U10_n0013_2_Q
    );
  U9_U10_n0013_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U9_U10_N0,
      I1 => U9_U10_NOTES_1_Q,
      I2 => U9_U10_n0001_1_Q,
      I3 => U9_U10_N7,
      O => U9_U10_n0013_1_Q
    );
  U9_U10_n0013_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U9_U10_N0,
      I1 => U9_U10_NOTES_0_Q,
      I2 => U9_U10_n0001_0_Q,
      I3 => U9_U10_N7,
      O => U9_U10_n0013_0_Q
    );
  U9_U10_ETAT_S_FFd7_896 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_ETAT_S_FFd7_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U10_ETAT_S_FFd7
    );
  U9_U10_START_M_897 : FDE
    port map (
      D => U9_U10_n0010,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_START_M
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(5),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY(5)
    );
  U9_U10_CNOTE_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_n0011(4),
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_CNOTE(4)
    );
  COMP_DISPLAY_Ker301 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => COMP_DISPLAY_n0846,
      I1 => COMP_DISPLAY_n07842,
      I2 => N13012,
      O => COMP_DISPLAY_N30
    );
  U9_U10_CNOTE_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U10_n0011(1),
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_CNOTE(1)
    );
  U9_U10_ON_OFF_898 : FDE
    port map (
      D => U9_U10_n0012,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U10_ON_OFF
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_0_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_rt1,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_YY_n0000_1_cyo
    );
  COMP_DISPLAY_n0332_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(2),
      O => N11722
    );
  COMP_DISPLAY_Ker4571 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(6),
      O => COMP_DISPLAY_N4571
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0116_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N66,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I2 => N59,
      I3 => N995,
      O => N12998
    );
  COMP_DISPLAY_Ker621 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_4,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_4,
      LO => N13030,
      O => COMP_DISPLAY_N62
    );
  U9_U10_n00021 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U9_U10_TMP(4),
      I1 => U9_U10_TMP(3),
      I2 => U9_U10_TMP(2),
      I3 => N882,
      O => U9_U10_n0002
    );
  U9_U11_ETAT_MIDI_FFd2_In1 : LUT4
    generic map(
      INIT => X"F454"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U10_START_M,
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => U9_U12_BUSY_UART,
      O => U9_U11_ETAT_MIDI_FFd2_In
    );
  U9_U11_ETAT_MIDI_FFd1_In1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_BUSY_UART,
      I1 => U9_U11_ETAT_MIDI_FFd2,
      I2 => U9_U11_ETAT_MIDI_FFd1,
      O => U9_U11_ETAT_MIDI_FFd1_In
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34511_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(1),
      I1 => COMP_DISPLAY_n0330(2),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(0),
      LO => N13000
    );
  U9_U11_ETAT_MIDI_Out41 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U9_U11_ETAT_MIDI_FFd1,
      I1 => U9_U11_ETAT_MIDI_FFd2,
      O => U9_U11_n0005
    );
  COMP_DISPLAY_XNor_stagelut642 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_CORE_IMPACTS_Y_21_4,
      LO => COMP_DISPLAY_N1421
    );
  COMP_DISPLAY_Ker601 : LUT4_D
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => COMP_DISPLAY_VBG,
      I1 => CHOICE3974,
      I2 => N11355,
      I3 => CHOICE3631,
      LO => N13031,
      O => COMP_DISPLAY_N60
    );
  COMP_CORE_Ker491 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_CORE_SEQUENCEUR_FFd2,
      I1 => COMP_CORE_XTIRS(4),
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      I3 => COMP_CORE_COUP,
      O => COMP_CORE_N491
    );
  COMP_DISPLAY_Ker4191 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      O => COMP_DISPLAY_N4191
    );
  COMP_DISPLAY_Ker4131 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      O => COMP_DISPLAY_N4131
    );
  COMP_DISPLAY_Ker4251 : LUT4
    generic map(
      INIT => X"0504"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => COMP_DISPLAY_N4251
    );
  U9_U12_TIMER_inst_sum_101_899 : XORCY
    port map (
      CI => U9_U12_TIMER_inst_cy_94,
      LI => U9_U12_TIMER_5_rt,
      O => U9_U12_TIMER_inst_sum_101
    );
  COMP_DISPLAY_Ker432142_SW0 : LUT4_L
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      LO => N11640
    );
  COMP_DISPLAY_Ker432196_SW0 : LUT4_L
    generic map(
      INIT => X"80DF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5,
      I3 => COMP_DISPLAY_n0263(2),
      LO => N11535
    );
  COMP_DISPLAY_Mrom_n0194_inst_lut4_2951 : LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      I2 => COMP_DISPLAY_n0263(2),
      I3 => COMP_DISPLAY_n0263(3),
      O => COMP_DISPLAY_n0194_2_Q
    );
  COMP_DISPLAY_VTB154 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => CHOICE2820,
      I2 => COMP_DISPLAY_N4551,
      I3 => CHOICE2833,
      O => CHOICE2836
    );
  COMP_DISPLAY_Mrom_n0194_inst_lut4_2971 : LUT4_D
    generic map(
      INIT => X"01FC"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      I2 => COMP_DISPLAY_n0263(2),
      I3 => COMP_DISPLAY_n0263(3),
      LO => N13032,
      O => COMP_DISPLAY_n0194_4_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC1156_SW0 : LUT3_L
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(3),
      I1 => CHOICE2606,
      I2 => CHOICE2612,
      LO => N11421
    );
  COMP_DISPLAY_Ker432619 : LUT4
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_N16210,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE2783
    );
  COMP_DISPLAY_Mrom_n0194_inst_lut4_3001 : LUT4_D
    generic map(
      INIT => X"1F5F"
    )
    port map (
      I0 => COMP_DISPLAY_n0263(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5,
      I2 => COMP_DISPLAY_n0263(3),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_5,
      LO => N13033,
      O => CHOICE2761
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_6051 : LUT4_L
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11163
    );
  COMP_DISPLAY_Ker43243_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      O => N11275
    );
  COMP_DISPLAY_n0363_0_8_SW1 : LUT4
    generic map(
      INIT => X"9697"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      O => N11713
    );
  COMP_DISPLAY_VP466 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I1 => COMP_CORE_XEN_PAUSE,
      I2 => CHOICE2265,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(9),
      O => COMP_DISPLAY_VP
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6911_G : LUT4_L
    generic map(
      INIT => X"1990"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N13002
    );
  COMP_DISPLAY_Mmult_n0374_inst_sum_38 : XORCY
    port map (
      CI => COMP_DISPLAY_Mmult_n0374_inst_cy_34,
      LI => COMP_DISPLAY_Mmult_n0374_inst_lut2_38,
      O => COMP_DISPLAY_Mmult_n0374_N96
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_9_xor : XORCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_8_cyo,
      LI => COMP_DISPLAY_COMP_CTRL_VGA_XX_9_rt,
      O => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(9)
    );
  COMP_DISPLAY_VL503_G : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_34_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_12_Q,
      LO => N11400
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N5,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX(0)
    );
  COMP_DISPLAY_VVO637 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => CHOICE2507,
      I1 => COMP_DISPLAY_n0844,
      I2 => COMP_DISPLAY_n0845,
      O => CHOICE2509
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5831 : LUT4_L
    generic map(
      INIT => X"0FDF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(0),
      I1 => COMP_DISPLAY_n0323(1),
      I2 => COMP_DISPLAY_n0323(2),
      I3 => COMP_DISPLAY_n0323(3),
      LO => N11191
    );
  COMP_CORE_n017449 : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => COMP_CORE_n0069(5),
      I1 => COMP_CORE_n0069(6),
      I2 => COMP_SOURIS_Y(4),
      I3 => CHOICE2042,
      O => CHOICE2045
    );
  COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_1_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_0_cyo,
      DI => N0,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_rt1,
      O => COMP_DISPLAY_COMP_CTRL_VGA_CTRL_VGA_XX_n0000_1_cyo
    );
  COMP_DISPLAY_VVO646 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => CHOICE2509,
      I1 => CHOICE2437,
      I2 => N13026,
      O => COMP_DISPLAY_VVO
    );
  COMP_CORE_n0054_6_28 : LUT4
    generic map(
      INIT => X"8903"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      I2 => COMP_CORE_n0169,
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      O => CHOICE1961
    );
  COMP_DISPLAY_VP6 : LUT4
    generic map(
      INIT => X"4808"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      I3 => N13022,
      O => CHOICE2166
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_5931 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(1),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(3),
      LO => N11178
    );
  COMP_DISPLAY_VTS65 : LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => CHOICE2298
    );
  COMP_DISPLAY_VI13 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(2),
      I1 => COMP_DISPLAY_n0362(1),
      O => CHOICE3456
    );
  COMP_DISPLAY_VVO164 : LUT4
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_26_Q,
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0270(4),
      I3 => COMP_DISPLAY_n0460_10_Q,
      O => CHOICE2416
    );
  COMP_DISPLAY_VI1308 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => CHOICE3674,
      I1 => CHOICE3671,
      I2 => CHOICE3697,
      I3 => CHOICE3653,
      O => CHOICE3699
    );
  COMP_DISPLAY_n0221_1_20 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => COMP_DISPLAY_VS,
      I1 => COMP_DISPLAY_VTS,
      O => CHOICE4008
    );
  U9_U11_n00131 : LUT4
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => U9_U11_DATA(7),
      I1 => U9_U11_ETAT_MIDI_FFd1,
      I2 => U9_U11_ETAT_MIDI_FFd2,
      I3 => N1,
      O => U9_U11_n0013
    );
  U9_U11_ETAT_MIDI_FFd2_900 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U11_ETAT_MIDI_FFd2_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U11_ETAT_MIDI_FFd2
    );
  U9_U11_ETAT_MIDI_FFd1_901 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      D => U9_U11_ETAT_MIDI_FFd1_In,
      CLR => RAZ_IBUF_1,
      C => CLK,
      Q => U9_U11_ETAT_MIDI_FFd1
    );
  COMP_DISPLAY_Ker1691 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      LO => N13034,
      O => COMP_DISPLAY_N1698
    );
  COMP_DISPLAY_Ker4411 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => COMP_DISPLAY_N4411
    );
  COMP_DISPLAY_Ker571 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => N13035,
      O => COMP_DISPLAY_N57
    );
  U9_U11_DATA_3 : FDE
    port map (
      D => U9_U11_n0009,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(3)
    );
  COMP_DISPLAY_n0221_0_7 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_VC,
      I1 => COMP_DISPLAY_VR,
      I2 => COMP_DISPLAY_VTB,
      LO => CHOICE4015
    );
  U9_U11_DATA_2 : FDE
    port map (
      D => U9_U11_n0008,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(2)
    );
  U9_U11_DATA_1 : FDE
    port map (
      D => U9_U11_n0007,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(1)
    );
  U9_U11_DATA_0 : FDE
    port map (
      D => U9_U11_n0006,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(0)
    );
  COMP_DISPLAY_VI721 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(2),
      I1 => COMP_DISPLAY_n0349(1),
      O => CHOICE3592
    );
  U9_U11_BUSY_M_902 : FDE
    port map (
      D => U9_U11_n0005,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_BUSY_M
    );
  COMP_DISPLAY_Ker991 : LUT4_D
    generic map(
      INIT => X"15FF"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5,
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3,
      LO => N13036,
      O => COMP_DISPLAY_N99
    );
  U9_U11_DATA_4 : FDE
    port map (
      D => U9_U11_n0010,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(4)
    );
  U9_U11_DATA_5 : FDE
    port map (
      D => U9_U11_n0011,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(5)
    );
  U9_U11_DATA_6 : FDE
    port map (
      D => U9_U11_n0012,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(6)
    );
  U9_U11_DATA_7 : FDE
    port map (
      D => U9_U11_n0013,
      CE => COMP_CORE_START_N0,
      C => CLK,
      Q => U9_U11_DATA(7)
    );
  COMP_DISPLAY_Ker1621 : LUT2_D
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX_12,
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2,
      LO => N13037,
      O => COMP_DISPLAY_N16210
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_1_cyo,
      DI => COMP_CORE_XSCORE(2),
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N4,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_2_cyo
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_2_cy : MUXCY
    port map (
      CI => COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_1_cyo,
      DI => COMP_CORE_XSCORE(2),
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_N4,
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_2_cyo
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n00981 : LUT4
    generic map(
      INIT => X"1810"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(9),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => CHOICE2146
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER_0 : LD
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(0),
      G => CHOICE2146,
      Q => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_rn_2 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_MUXF51,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_1_MUXF5,
      S => COMP_CORE_XSCORE(6),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(1)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_3_Q : LUT4
    generic map(
      INIT => X"EEF5"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => N76,
      I2 => N77,
      I3 => COMP_CORE_XSCORE(6),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(3)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_video_score_n0031_3_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(3),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_N5
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_67111 : MUXF5
    port map (
      I0 => N10374,
      I1 => N10375,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_49_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_video_score_n0031_1_lut : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => COMP_CORE_XSCORE(1),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N3
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_18 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_42,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N46
    );
  COMP_DISPLAY_VI2051 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(2),
      I1 => COMP_DISPLAY_n0372(1),
      O => CHOICE3844
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_11 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N43,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N44,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N45
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_17 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_40,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_41,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N44
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_16 : MUXF5
    port map (
      I0 => N11214,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_39,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N43
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_421 : LUT4_L
    generic map(
      INIT => X"5526"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_42
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_411 : LUT4_L
    generic map(
      INIT => X"1716"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_41
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_401 : LUT4_L
    generic map(
      INIT => X"2178"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_40
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_391 : LUT4_L
    generic map(
      INIT => X"2262"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_39
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12111_G : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(1),
      I1 => COMP_DISPLAY_n0364(2),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => COMP_DISPLAY_n0364(0),
      LO => N13004
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f7_5 : MUXF7
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N38,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N41,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_2_Q
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_10 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N39,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N41
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_15 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_37,
      I1 => N0,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N39
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f6_9 : MUXF6
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N36,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N37,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N38
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_14 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_35,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_36,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N37
    );
  COMP_DISPLAY_VVO149 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(3),
      I1 => COMP_DISPLAY_n0270(4),
      I2 => COMP_DISPLAY_n0460_18_Q,
      I3 => COMP_DISPLAY_n0460_2_Q,
      O => CHOICE2410
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_mux_f5_13 : MUXF5
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_33,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_34,
      S => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(1),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N36
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_371 : LUT4_L
    generic map(
      INIT => X"7D7F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_37
    );
  COMP_DISPLAY_n0221_0_11_SW1 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_VTS,
      I1 => CHOICE4015,
      I2 => CHOICE4023,
      O => N11218
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_361 : LUT4_L
    generic map(
      INIT => X"155F"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_36
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_351 : LUT4_L
    generic map(
      INIT => X"52B4"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_35
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_341 : LUT4_L
    generic map(
      INIT => X"595D"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_YY(3),
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(0),
      LO => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_inst_lut4_34
    );
  U9_U12_TIMER_7_rt_903 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U9_U12_TIMER(7),
      O => U9_U12_TIMER_7_rt
    );
  COMP_CORE_TIMER_M_0_rt_904 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(0),
      O => COMP_CORE_TIMER_M_0_rt
    );
  COMP_CORE_XTPS_CLIC_0_rt_905 : LUT1_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_XTPS_CLIC(0),
      LO => COMP_CORE_XTPS_CLIC_0_rt
    );
  U9_U12_TIMER_5_rt_906 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U9_U12_TIMER(5),
      O => U9_U12_TIMER_5_rt
    );
  COMP_CORE_TIMER_M_26_rt1_907 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_TIMER_M(26),
      O => COMP_CORE_TIMER_M_26_rt1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_0_1_908 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N4,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1_1_909 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_1_910 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_3_1_911 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_4_1_912 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_0_1_913 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N5,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_1
    );
  COMP_DISPLAY_VI1118 : LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(2),
      I1 => COMP_DISPLAY_n0341(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF54,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF55,
      O => CHOICE3666
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2_914 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N4,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2_915 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2_916 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2_917 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2_918 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_0_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N5,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_02
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_12
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2_919 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_4_2_920 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_5_2_921 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(5),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_5_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_6_1_922 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(6),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_6_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2_923 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_3_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_7_1_924 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(7),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_7_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_8_1_925 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(8),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_8_1
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_5_2_926 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(5),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_5_2
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3_927 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N4,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3_928 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3_929 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3_930 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3_931 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_4_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3_932 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N5,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3_933 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4_934 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N5,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_4
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4_935 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_4
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3_936 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_2_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3_937 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(4),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_4_3
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_0_4_938 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N4,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_4
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_2_4_939 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(2),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_2_4
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_1_4_940 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_1_4
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_3_4_941 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_4
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5_942 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N5,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_0_5
    );
  COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5_943 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_XX_n0000(1),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0017,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_XX_1_5
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_3_5_944 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_YY_n0000(3),
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_3_5
    );
  COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5_945 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      D => COMP_DISPLAY_COMP_CTRL_VGA_N4,
      R => COMP_DISPLAY_COMP_CTRL_VGA_n0003,
      CE => COMP_DISPLAY_COMP_CTRL_VGA_n0010,
      C => CLK,
      Q => COMP_DISPLAY_COMP_CTRL_VGA_YY_0_5
    );
  CLK_BUFG : BUFG
    port map (
      I => CLK1,
      O => CLK
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34411 : MUXF5
    port map (
      I0 => N11869,
      I1 => N11870,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_18_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34411_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(1),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N11869
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0094 : MUXF5
    port map (
      I0 => N11871,
      I1 => N11872,
      S => COMP_SOURIS_INSTANCE_SOURIS_despxi(1),
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(1)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0094_F : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => N11871
    );
  COMP_DISPLAY_VI684 : MUXF5
    port map (
      I0 => N11873,
      I1 => N11874,
      S => COMP_DISPLAY_N1933,
      O => CHOICE3583
    );
  COMP_DISPLAY_VI684_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3582,
      I1 => COMP_DISPLAY_n0350(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0350_2_MUXF6,
      LO => N11873
    );
  COMP_DISPLAY_VL1107_SW0 : MUXF5
    port map (
      I0 => N11875,
      I1 => N11876,
      S => COMP_DISPLAY_n0318(5),
      O => N11325
    );
  COMP_DISPLAY_VL1107_SW0_F : LUT4_L
    generic map(
      INIT => X"FF27"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(4),
      I1 => N10465,
      I2 => N11156,
      I3 => COMP_DISPLAY_n0323(5),
      LO => N11875
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2911 : MUXF5
    port map (
      I0 => N11877,
      I1 => N11878,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_11_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      LO => N11877
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_625111 : MUXF5
    port map (
      I0 => N11879,
      I1 => N11880,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_0_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_625111_F : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N11879
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8811 : MUXF5
    port map (
      I0 => N11881,
      I1 => N11882,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_14_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8811_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(0),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N11881
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_633111 : MUXF5
    port map (
      I0 => N11883,
      I1 => N11884,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_9_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_633111_F : LUT4_L
    generic map(
      INIT => X"1012"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N11883
    );
  COMP_DISPLAY_VL571 : MUXF5
    port map (
      I0 => N11885,
      I1 => N11886,
      S => COMP_DISPLAY_n0318(0),
      O => CHOICE3316
    );
  COMP_DISPLAY_VL571_F : LUT4_L
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(2),
      I1 => CHOICE3309,
      I2 => CHOICE3295,
      I3 => N11353,
      LO => N11885
    );
  COMP_DISPLAY_n0347_1_rn_41 : MUXF5
    port map (
      I0 => N11887,
      I1 => N11888,
      S => COMP_DISPLAY_n0347(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF55
    );
  COMP_DISPLAY_n0347_1_rn_41_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_14_Q,
      I2 => COMP_DISPLAY_n0182_13_Q,
      LO => N11887
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0100 : MUXF5
    port map (
      I0 => N11889,
      I1 => N11890,
      S => COMP_SOURIS_INSTANCE_SOURIS_despxi(4),
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despx(4)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0100_F : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => N7102,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      O => N11889
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9811 : MUXF5
    port map (
      I0 => N11891,
      I1 => N11892,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_24_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9811_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N11891
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_0_50 : MUXF5
    port map (
      I0 => N11893,
      I1 => N11894,
      S => COMP_CORE_XSCORE(1),
      O => CHOICE1297
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_0_50_F : LUT4
    generic map(
      INIT => X"8A8E"
    )
    port map (
      I0 => COMP_CORE_XSCORE(6),
      I1 => COMP_CORE_XSCORE(2),
      I2 => COMP_CORE_XSCORE(4),
      I3 => COMP_CORE_XSCORE(5),
      O => N11893
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19711 : MUXF5
    port map (
      I0 => N11895,
      I1 => N11896,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_11_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      LO => N11895
    );
  COMP_DISPLAY_n0347_1_rn_31 : MUXF5
    port map (
      I0 => N11897,
      I1 => N11898,
      S => COMP_DISPLAY_n0347(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF54
    );
  COMP_DISPLAY_n0347_1_rn_31_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_10_Q,
      I2 => COMP_DISPLAY_n0182_9_Q,
      LO => N11897
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31211 : MUXF5
    port map (
      I0 => N11899,
      I1 => N11900,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_14_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31211_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(0),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N11899
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51011 : MUXF5
    port map (
      I0 => N11901,
      I1 => N11902,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_16_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51011_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(1),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N11901
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42911 : MUXF5
    port map (
      I0 => N11903,
      I1 => N11904,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_19_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42911_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N11903
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33011 : MUXF5
    port map (
      I0 => N11905,
      I1 => N11906,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_4_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33011_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N11905
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_640111 : MUXF5
    port map (
      I0 => N11907,
      I1 => N11908,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_16_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_640111_F : LUT4_L
    generic map(
      INIT => X"8981"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N11907
    );
  COMP_DISPLAY_n0349_1_rn_41 : MUXF5
    port map (
      I0 => N11909,
      I1 => N11910,
      S => COMP_DISPLAY_n0349(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF55
    );
  COMP_DISPLAY_n0349_1_rn_41_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_14_Q,
      I2 => COMP_DISPLAY_n0183_13_Q,
      LO => N11909
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73811 : MUXF5
    port map (
      I0 => N11911,
      I1 => N11912,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_26_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73811_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(2),
      I1 => COMP_DISPLAY_n0354(3),
      I2 => COMP_DISPLAY_n0354(0),
      I3 => COMP_DISPLAY_n0354(1),
      LO => N11911
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26211 : MUXF5
    port map (
      I0 => N11913,
      I1 => N11914,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_20_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26211_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N11913
    );
  COMP_DISPLAY_n0349_1_rn_31 : MUXF5
    port map (
      I0 => N11915,
      I1 => N11916,
      S => COMP_DISPLAY_n0349(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF54
    );
  COMP_DISPLAY_n0349_1_rn_31_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_10_Q,
      I2 => COMP_DISPLAY_n0183_9_Q,
      LO => N11915
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14211 : MUXF5
    port map (
      I0 => N11917,
      I1 => N11918,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_12_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14211_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N11917
    );
  COMP_DISPLAY_n0335_1_rn_41 : MUXF5
    port map (
      I0 => N11919,
      I1 => N11920,
      S => COMP_DISPLAY_n0335(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF55
    );
  COMP_DISPLAY_n0335_1_rn_41_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_14_Q,
      I2 => COMP_DISPLAY_n0176_13_Q,
      LO => N11919
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3511 : MUXF5
    port map (
      I0 => N11921,
      I1 => N11922,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_17_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3511_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(1),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N11921
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81511 : MUXF5
    port map (
      I0 => N11923,
      I1 => N11924,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_19_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81511_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N11923
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42011 : MUXF5
    port map (
      I0 => N11925,
      I1 => N11926,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_10_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42011_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      LO => N11925
    );
  COMP_DISPLAY_n0335_1_rn_31 : MUXF5
    port map (
      I0 => N11927,
      I1 => N11928,
      S => COMP_DISPLAY_n0335(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF54
    );
  COMP_DISPLAY_n0335_1_rn_31_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_10_Q,
      I2 => COMP_DISPLAY_n0176_9_Q,
      LO => N11927
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39911 : MUXF5
    port map (
      I0 => N11929,
      I1 => N11930,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_17_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39911_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(1),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N11929
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72611 : MUXF5
    port map (
      I0 => N11931,
      I1 => N11932,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_14_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72611_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(0),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N11931
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81611 : MUXF5
    port map (
      I0 => N11933,
      I1 => N11934,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_20_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81611_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N11933
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50811 : MUXF5
    port map (
      I0 => N11935,
      I1 => N11936,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_14_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50811_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(0),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N11935
    );
  COMP_DISPLAY_n0336_1_rn_41 : MUXF5
    port map (
      I0 => N11937,
      I1 => N11938,
      S => COMP_DISPLAY_n0336(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF55
    );
  COMP_DISPLAY_n0336_1_rn_41_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_14_Q,
      I2 => COMP_DISPLAY_n0177_13_Q,
      LO => N11937
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77411 : MUXF5
    port map (
      I0 => N11939,
      I1 => N11940,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_6_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77411_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(1),
      I1 => COMP_DISPLAY_n0343(2),
      I2 => COMP_DISPLAY_n0343(0),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N11939
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25511 : MUXF5
    port map (
      I0 => N11941,
      I1 => N11942,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_13_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25511_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(0),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N11941
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78611 : MUXF5
    port map (
      I0 => N11943,
      I1 => N11944,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_18_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78611_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(1),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N11943
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78711 : MUXF5
    port map (
      I0 => N11945,
      I1 => N11946,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_19_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78711_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N11945
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22611 : MUXF5
    port map (
      I0 => N11947,
      I1 => N11948,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_12_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22611_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N11947
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37311 : MUXF5
    port map (
      I0 => N11949,
      I1 => N11950,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_19_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37311_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N11949
    );
  COMP_DISPLAY_n0336_1_rn_31 : MUXF5
    port map (
      I0 => N11951,
      I1 => N11952,
      S => COMP_DISPLAY_n0336(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF54
    );
  COMP_DISPLAY_n0336_1_rn_31_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_10_Q,
      I2 => COMP_DISPLAY_n0177_9_Q,
      LO => N11951
    );
  COMP_DISPLAY_n0328_1_rn_41 : MUXF5
    port map (
      I0 => N11953,
      I1 => N11954,
      S => COMP_DISPLAY_n0328(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF55
    );
  COMP_DISPLAY_n0328_1_rn_41_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_14_Q,
      I2 => COMP_DISPLAY_n0197_13_Q,
      LO => N11953
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42611 : MUXF5
    port map (
      I0 => N11955,
      I1 => N11956,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_16_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42611_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(1),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N11955
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5011 : MUXF5
    port map (
      I0 => N11957,
      I1 => N11958,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_4_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5011_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N11957
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22311 : MUXF5
    port map (
      I0 => N11959,
      I1 => N11960,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_9_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      LO => N11959
    );
  COMP_DISPLAY_n0328_1_rn_31 : MUXF5
    port map (
      I0 => N11961,
      I1 => N11962,
      S => COMP_DISPLAY_n0328(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF54
    );
  COMP_DISPLAY_n0328_1_rn_31_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_10_Q,
      I2 => COMP_DISPLAY_n0197_9_Q,
      LO => N11961
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_49811 : MUXF5
    port map (
      I0 => N11963,
      I1 => N11964,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_4_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_49811_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N11963
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77711 : MUXF5
    port map (
      I0 => N11965,
      I1 => N11966,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_9_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      LO => N11965
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32111 : MUXF5
    port map (
      I0 => N11967,
      I1 => N11968,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_23_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32111_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N11967
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31011 : MUXF5
    port map (
      I0 => N11969,
      I1 => N11970,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_12_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31011_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N11969
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33111 : MUXF5
    port map (
      I0 => N11971,
      I1 => N11972,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_5_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33111_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N11971
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3711 : MUXF5
    port map (
      I0 => N11973,
      I1 => N11974,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_19_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3711_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N11973
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17511 : MUXF5
    port map (
      I0 => N11975,
      I1 => N11976,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_17_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17511_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(1),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N11975
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_2_1111 : MUXF5
    port map (
      I0 => N11977,
      I1 => N11978,
      S => COMP_CORE_XSCORE(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0032(2)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0032_2_1111_F : LUT4
    generic map(
      INIT => X"0164"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(6),
      I2 => COMP_CORE_XSCORE(3),
      I3 => COMP_CORE_XSCORE(5),
      O => N11977
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45611 : MUXF5
    port map (
      I0 => N11979,
      I1 => N11980,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_18_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45611_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(1),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N11979
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74411 : MUXF5
    port map (
      I0 => N11981,
      I1 => N11982,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_4_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74411_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N11981
    );
  U9_U10_Mrom_n0001_inst_mux_f5_825111 : MUXF5
    port map (
      I0 => N11983,
      I1 => N11984,
      S => U9_U10_CNOTE(0),
      O => U9_U10_n0001_0_Q
    );
  U9_U10_Mrom_n0001_inst_mux_f5_825111_F : LUT4
    generic map(
      INIT => X"0818"
    )
    port map (
      I0 => U9_U10_CNOTE(1),
      I1 => U9_U10_CNOTE(3),
      I2 => U9_U10_CNOTE(4),
      I3 => U9_U10_CNOTE(2),
      O => N11983
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70411 : MUXF5
    port map (
      I0 => N11985,
      I1 => N11986,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_20_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70411_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N11985
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80111 : MUXF5
    port map (
      I0 => N11987,
      I1 => N11988,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_5_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80111_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N11987
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74911 : MUXF5
    port map (
      I0 => N11989,
      I1 => N11990,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_9_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      LO => N11989
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13911 : MUXF5
    port map (
      I0 => N11991,
      I1 => N11992,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_9_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      LO => N11991
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78811 : MUXF5
    port map (
      I0 => N11993,
      I1 => N11994,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_20_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78811_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N11993
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22411 : MUXF5
    port map (
      I0 => N11995,
      I1 => N11996,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_10_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22411_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      LO => N11995
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31911 : MUXF5
    port map (
      I0 => N11997,
      I1 => N11998,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_21_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31911_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N11997
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30311 : MUXF5
    port map (
      I0 => N11999,
      I1 => N12000,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_5_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30311_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N11999
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_655111 : MUXF5
    port map (
      I0 => N12001,
      I1 => N12002,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_32_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_655111_F : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12001
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70711 : MUXF5
    port map (
      I0 => N12003,
      I1 => N12004,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_23_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70711_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12003
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38611 : MUXF5
    port map (
      I0 => N12005,
      I1 => N12006,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_4_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38611_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12005
    );
  COMP_DISPLAY_n0360_1_rn_5111 : MUXF5
    port map (
      I0 => N12007,
      I1 => N12008,
      S => COMP_DISPLAY_n0360(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0360_1_MUXF56
    );
  COMP_DISPLAY_n0360_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0360(0),
      I1 => COMP_DISPLAY_n0189_6_Q,
      I2 => COMP_DISPLAY_n0189_5_Q,
      LO => N12007
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35011 : MUXF5
    port map (
      I0 => N12009,
      I1 => N12010,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_24_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35011_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12009
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74511 : MUXF5
    port map (
      I0 => N12011,
      I1 => N12012,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_5_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74511_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12011
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22011 : MUXF5
    port map (
      I0 => N12013,
      I1 => N12014,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_6_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22011_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(1),
      I1 => COMP_DISPLAY_n0331(2),
      I2 => COMP_DISPLAY_n0331(0),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12013
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40611 : MUXF5
    port map (
      I0 => N12015,
      I1 => N12016,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_24_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40611_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12015
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14511 : MUXF5
    port map (
      I0 => N12017,
      I1 => N12018,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_15_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14511_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(1),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12017
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28311 : MUXF5
    port map (
      I0 => N12019,
      I1 => N12020,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_13_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28311_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(0),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12019
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23411 : MUXF5
    port map (
      I0 => N12021,
      I1 => N12022,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_20_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23411_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12021
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37111 : MUXF5
    port map (
      I0 => N12023,
      I1 => N12024,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_17_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37111_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(1),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12023
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37411 : MUXF5
    port map (
      I0 => N12025,
      I1 => N12026,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_20_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37411_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12025
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33511 : MUXF5
    port map (
      I0 => N12027,
      I1 => N12028,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_9_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      LO => N12027
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34111 : MUXF5
    port map (
      I0 => N12029,
      I1 => N12030,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_15_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34111_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(1),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12029
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72411 : MUXF5
    port map (
      I0 => N12031,
      I1 => N12032,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_12_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72411_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12031
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45111 : MUXF5
    port map (
      I0 => N12033,
      I1 => N12034,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_13_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45111_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(0),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12033
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34311 : MUXF5
    port map (
      I0 => N12035,
      I1 => N12036,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_17_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34311_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(1),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12035
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71711 : MUXF5
    port map (
      I0 => N12037,
      I1 => N12038,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_5_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71711_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12037
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78511 : MUXF5
    port map (
      I0 => N12039,
      I1 => N12040,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_17_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78511_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(1),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12039
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34211 : MUXF5
    port map (
      I0 => N12041,
      I1 => N12042,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_16_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34211_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(1),
      I1 => COMP_DISPLAY_n0330(0),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12041
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_650111 : MUXF5
    port map (
      I0 => N12043,
      I1 => N12044,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_26_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_650111_F : LUT4_L
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N12043
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45811 : MUXF5
    port map (
      I0 => N12045,
      I1 => N12046,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_20_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45811_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12045
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42111 : MUXF5
    port map (
      I0 => N12047,
      I1 => N12048,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_11_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      LO => N12047
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40511 : MUXF5
    port map (
      I0 => N12049,
      I1 => N12050,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_23_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40511_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12049
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80211 : MUXF5
    port map (
      I0 => N12051,
      I1 => N12052,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_6_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80211_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(1),
      I1 => COMP_DISPLAY_n0355(2),
      I2 => COMP_DISPLAY_n0355(0),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12051
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28611 : MUXF5
    port map (
      I0 => N12053,
      I1 => N12054,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_16_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28611_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(1),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12053
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3411 : MUXF5
    port map (
      I0 => N12055,
      I1 => N12056,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_16_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3411_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(1),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12055
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14911 : MUXF5
    port map (
      I0 => N12057,
      I1 => N12058,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_19_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14911_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12057
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40811 : MUXF5
    port map (
      I0 => N12059,
      I1 => N12060,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_26_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40811_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(2),
      I1 => COMP_DISPLAY_n0337(3),
      I2 => COMP_DISPLAY_n0337(0),
      I3 => COMP_DISPLAY_n0337(1),
      LO => N12059
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23511 : MUXF5
    port map (
      I0 => N12061,
      I1 => N12062,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_21_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23511_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12061
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36911 : MUXF5
    port map (
      I0 => N12063,
      I1 => N12064,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_15_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36911_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(1),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12063
    );
  COMP_DISPLAY_n0447110_SW21 : MUXF5
    port map (
      I0 => N12065,
      I1 => N12066,
      S => CHOICE3991,
      O => N11250
    );
  COMP_DISPLAY_n0447110_SW21_F : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => COMP_DISPLAY_VS2,
      I1 => COMP_DISPLAY_VS,
      I2 => COMP_DISPLAY_VB,
      LO => N12065
    );
  COMP_DISPLAY_n0329_1_rn_5111 : MUXF5
    port map (
      I0 => N12067,
      I1 => N12068,
      S => COMP_DISPLAY_n0329(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0329_1_MUXF56
    );
  COMP_DISPLAY_n0329_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0329(0),
      I1 => COMP_DISPLAY_n0174_6_Q,
      I2 => COMP_DISPLAY_n0174_5_Q,
      LO => N12067
    );
  COMP_DISPLAY_n0349_1_rn_5111 : MUXF5
    port map (
      I0 => N12069,
      I1 => N12070,
      S => COMP_DISPLAY_n0349(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0349_1_MUXF56
    );
  COMP_DISPLAY_n0349_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0349(0),
      I1 => COMP_DISPLAY_n0183_6_Q,
      I2 => COMP_DISPLAY_n0183_5_Q,
      LO => N12069
    );
  COMP_DISPLAY_n0352_1_rn_5111 : MUXF5
    port map (
      I0 => N12071,
      I1 => N12072,
      S => COMP_DISPLAY_n0352(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0352_1_MUXF56
    );
  COMP_DISPLAY_n0352_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(0),
      I1 => COMP_DISPLAY_n0185_6_Q,
      I2 => COMP_DISPLAY_n0185_5_Q,
      LO => N12071
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_632111 : MUXF5
    port map (
      I0 => N12073,
      I1 => N12074,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_8_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_632111_F : LUT4_L
    generic map(
      INIT => X"081C"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(2),
      LO => N12073
    );
  COMP_DISPLAY_n0340_1_rn_5111 : MUXF5
    port map (
      I0 => N12075,
      I1 => N12076,
      S => COMP_DISPLAY_n0340(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0340_1_MUXF56
    );
  COMP_DISPLAY_n0340_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0340(0),
      I1 => COMP_DISPLAY_n0179_6_Q,
      I2 => COMP_DISPLAY_n0179_5_Q,
      LO => N12075
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_678111 : MUXF5
    port map (
      I0 => N12077,
      I1 => N12078,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_56_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_678111_F : LUT4_L
    generic map(
      INIT => X"8018"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(1),
      I2 => COMP_DISPLAY_n0271(2),
      I3 => COMP_DISPLAY_n0271(3),
      LO => N12077
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43411 : MUXF5
    port map (
      I0 => N12079,
      I1 => N12080,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_24_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43411_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12079
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_662111 : MUXF5
    port map (
      I0 => N12081,
      I1 => N12082,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_40_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_662111_F : LUT4_L
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(1),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12081
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26511 : MUXF5
    port map (
      I0 => N12083,
      I1 => N12084,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_23_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26511_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12083
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15611 : MUXF5
    port map (
      I0 => N12085,
      I1 => N12086,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_26_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15611_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(2),
      I1 => COMP_DISPLAY_n0367(3),
      I2 => COMP_DISPLAY_n0367(0),
      I3 => COMP_DISPLAY_n0367(1),
      LO => N12085
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48311 : MUXF5
    port map (
      I0 => N12087,
      I1 => N12088,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_17_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48311_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(1),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12087
    );
  COMP_DISPLAY_n0335_1_rn_5111 : MUXF5
    port map (
      I0 => N12089,
      I1 => N12090,
      S => COMP_DISPLAY_n0335(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0335_1_MUXF56
    );
  COMP_DISPLAY_n0335_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0335(0),
      I1 => COMP_DISPLAY_n0176_6_Q,
      I2 => COMP_DISPLAY_n0176_5_Q,
      LO => N12089
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_649111 : MUXF5
    port map (
      I0 => N12091,
      I1 => N12092,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_25_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_649111_F : LUT4_L
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N12091
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45511 : MUXF5
    port map (
      I0 => N12093,
      I1 => N12094,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_17_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45511_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(1),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12093
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5711 : MUXF5
    port map (
      I0 => N12095,
      I1 => N12096,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_11_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      LO => N12095
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30411 : MUXF5
    port map (
      I0 => N12097,
      I1 => N12098,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_6_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30411_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(1),
      I1 => COMP_DISPLAY_n0373(2),
      I2 => COMP_DISPLAY_n0373(0),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12097
    );
  COMP_CORE_n0058_1_rn_0111 : MUXF5
    port map (
      I0 => N12099,
      I1 => N12100,
      S => COMP_CORE_n0174,
      O => COMP_CORE_n0058(1)
    );
  COMP_CORE_n0058_1_rn_0111_F : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(1),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => N12099
    );
  COMP_DISPLAY_n0341_1_rn_5111 : MUXF5
    port map (
      I0 => N12101,
      I1 => N12102,
      S => COMP_DISPLAY_n0341(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0341_1_MUXF56
    );
  COMP_DISPLAY_n0341_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0341(0),
      I1 => COMP_DISPLAY_n0180_6_Q,
      I2 => COMP_DISPLAY_n0180_5_Q,
      LO => N12101
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69611 : MUXF5
    port map (
      I0 => N12103,
      I1 => N12104,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_12_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69611_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12103
    );
  COMP_DISPLAY_n0356_1_rn_5111 : MUXF5
    port map (
      I0 => N12105,
      I1 => N12106,
      S => COMP_DISPLAY_n0356(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0356_1_MUXF56
    );
  COMP_DISPLAY_n0356_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0356(0),
      I1 => COMP_DISPLAY_n0187_6_Q,
      I2 => COMP_DISPLAY_n0187_5_Q,
      LO => N12105
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26111 : MUXF5
    port map (
      I0 => N12107,
      I1 => N12108,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_19_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26111_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12107
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15711 : MUXF5
    port map (
      I0 => N12109,
      I1 => N12110,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_28_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15711_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12109
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13611 : MUXF5
    port map (
      I0 => N12111,
      I1 => N12112,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_6_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13611_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(1),
      I1 => COMP_DISPLAY_n0367(2),
      I2 => COMP_DISPLAY_n0367(0),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12111
    );
  COMP_DISPLAY_n0328_1_rn_5111 : MUXF5
    port map (
      I0 => N12113,
      I1 => N12114,
      S => COMP_DISPLAY_n0328(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0328_1_MUXF56
    );
  COMP_DISPLAY_n0328_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0328(0),
      I1 => COMP_DISPLAY_n0197_6_Q,
      I2 => COMP_DISPLAY_n0197_5_Q,
      LO => N12113
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80011 : MUXF5
    port map (
      I0 => N12115,
      I1 => N12116,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_4_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80011_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12115
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47711 : MUXF5
    port map (
      I0 => N12117,
      I1 => N12118,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_11_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      LO => N12117
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42411 : MUXF5
    port map (
      I0 => N12119,
      I1 => N12120,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_14_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42411_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(0),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12119
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_627111 : MUXF5
    port map (
      I0 => N12121,
      I1 => N12122,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_2_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_627111_F : LUT4_L
    generic map(
      INIT => X"222A"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12121
    );
  COMP_DISPLAY_VVO96 : MUXF5
    port map (
      I0 => N12123,
      I1 => N12124,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE2403
    );
  COMP_DISPLAY_VVO96_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_60_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_20_Q,
      LO => N12123
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8911 : MUXF5
    port map (
      I0 => N12125,
      I1 => N12126,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_15_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8911_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(1),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12125
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47911 : MUXF5
    port map (
      I0 => N12127,
      I1 => N12128,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_13_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47911_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(0),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12127
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_49911 : MUXF5
    port map (
      I0 => N12129,
      I1 => N12130,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_5_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_49911_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12129
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45311 : MUXF5
    port map (
      I0 => N12131,
      I1 => N12132,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_15_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45311_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(1),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12131
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73911 : MUXF5
    port map (
      I0 => N12133,
      I1 => N12134,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_28_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73911_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12133
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26911 : MUXF5
    port map (
      I0 => N12135,
      I1 => N12136,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_28_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26911_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12135
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19111 : MUXF5
    port map (
      I0 => N12137,
      I1 => N12138,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_5_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19111_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12137
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28011 : MUXF5
    port map (
      I0 => N12139,
      I1 => N12140,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_10_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28011_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      LO => N12139
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78011 : MUXF5
    port map (
      I0 => N12141,
      I1 => N12142,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_12_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78011_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12141
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81311 : MUXF5
    port map (
      I0 => N12143,
      I1 => N12144,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_17_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81311_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(1),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12143
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39811 : MUXF5
    port map (
      I0 => N12145,
      I1 => N12146,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_16_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39811_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(1),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12145
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48011 : MUXF5
    port map (
      I0 => N12147,
      I1 => N12148,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_14_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48011_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(0),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12147
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_626111 : MUXF5
    port map (
      I0 => N12149,
      I1 => N12150,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_1_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_626111_F : LUT3_L
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      LO => N12149
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_641111 : MUXF5
    port map (
      I0 => N12151,
      I1 => N12152,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_17_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_641111_F : LUT4_L
    generic map(
      INIT => X"8981"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(0),
      LO => N12151
    );
  COMP_CORE_n0058_2_rn_0111 : MUXF5
    port map (
      I0 => N12153,
      I1 => N12154,
      S => COMP_CORE_n0174,
      O => COMP_CORE_n0058(2)
    );
  COMP_CORE_n0058_2_rn_0111_F : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(2),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => N12153
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16411 : MUXF5
    port map (
      I0 => N12155,
      I1 => N12156,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_6_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16411_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(1),
      I1 => COMP_DISPLAY_n0369(2),
      I2 => COMP_DISPLAY_n0369(0),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12155
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39411 : MUXF5
    port map (
      I0 => N12157,
      I1 => N12158,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_12_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39411_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12157
    );
  COMP_CORE_n0058_3_rn_0111 : MUXF5
    port map (
      I0 => N12159,
      I1 => N12160,
      S => COMP_CORE_n0174,
      O => COMP_CORE_n0058(3)
    );
  COMP_CORE_n0058_3_rn_0111_F : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => COMP_CORE_XTIRS(3),
      I1 => COMP_CORE_SEQUENCEUR_FFd2,
      I2 => COMP_CORE_SEQUENCEUR_FFd1,
      O => N12159
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76411 : MUXF5
    port map (
      I0 => N12161,
      I1 => N12162,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_24_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76411_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12161
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4511 : MUXF5
    port map (
      I0 => N12163,
      I1 => N12164,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_28_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4511_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12163
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48111 : MUXF5
    port map (
      I0 => N12165,
      I1 => N12166,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_15_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48111_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(1),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12165
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28711 : MUXF5
    port map (
      I0 => N12167,
      I1 => N12168,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_17_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28711_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(1),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12167
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25811 : MUXF5
    port map (
      I0 => N12169,
      I1 => N12170,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_16_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25811_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(1),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12169
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36511 : MUXF5
    port map (
      I0 => N12171,
      I1 => N12172,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_11_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      LO => N12171
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_540111 : MUXF5
    port map (
      I0 => N12173,
      I1 => N12174,
      S => COMP_DISPLAY_n0323(4),
      O => COMP_DISPLAY_Mrom_n0008_N41
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f5_540111_F : LUT4_L
    generic map(
      INIT => X"1317"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(3),
      I1 => COMP_DISPLAY_n0323(2),
      I2 => COMP_DISPLAY_n0323(0),
      I3 => COMP_DISPLAY_n0323(1),
      LO => N12173
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5811 : MUXF5
    port map (
      I0 => N12175,
      I1 => N12176,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_12_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5811_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12175
    );
  COMP_DISPLAY_VI208 : MUXF5
    port map (
      I0 => N12177,
      I1 => N12178,
      S => COMP_DISPLAY_n0363(4),
      O => CHOICE3492
    );
  COMP_DISPLAY_VI208_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3491,
      I1 => COMP_DISPLAY_n0363(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0363_2_MUXF62,
      I3 => CHOICE3480,
      LO => N12177
    );
  COMP_DISPLAY_VI2014 : MUXF5
    port map (
      I0 => N12179,
      I1 => N12180,
      S => COMP_DISPLAY_n0345(4),
      O => CHOICE3835
    );
  COMP_DISPLAY_VI2014_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3834,
      I1 => COMP_DISPLAY_n0345(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0345_2_MUXF62,
      I3 => CHOICE3823,
      LO => N12179
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_7911 : MUXF5
    port map (
      I0 => N12181,
      I1 => N12182,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_5_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_7911_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12181
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_670111 : MUXF5
    port map (
      I0 => N12183,
      I1 => N12184,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_48_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_670111_F : LUT4_L
    generic map(
      INIT => X"94D3"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(0),
      I1 => COMP_DISPLAY_n0271(2),
      I2 => COMP_DISPLAY_n0271(3),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N12183
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_7811 : MUXF5
    port map (
      I0 => N12185,
      I1 => N12186,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_4_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_7811_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12185
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26311 : MUXF5
    port map (
      I0 => N12187,
      I1 => N12188,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_21_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26311_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12187
    );
  U9_U10_Mrom_n0001_inst_mux_f5_826111 : MUXF5
    port map (
      I0 => N12189,
      I1 => N12190,
      S => U9_U10_CNOTE(1),
      O => U9_U10_n0001_1_Q
    );
  U9_U10_Mrom_n0001_inst_mux_f5_826111_F : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => U9_U10_CNOTE(2),
      I1 => U9_U10_CNOTE(0),
      I2 => U9_U10_CNOTE(4),
      I3 => U9_U10_CNOTE(3),
      O => N12189
    );
  COMP_DISPLAY_n0347_1_rn_5111 : MUXF5
    port map (
      I0 => N12191,
      I1 => N12192,
      S => COMP_DISPLAY_n0347(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0347_1_MUXF56
    );
  COMP_DISPLAY_n0347_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0347(0),
      I1 => COMP_DISPLAY_n0182_6_Q,
      I2 => COMP_DISPLAY_n0182_5_Q,
      LO => N12191
    );
  U9_U10_Mrom_n0001_inst_mux_f5_827111 : MUXF5
    port map (
      I0 => N12193,
      I1 => N12194,
      S => U9_U10_CNOTE(1),
      O => U9_U10_n0001_2_Q
    );
  U9_U10_Mrom_n0001_inst_mux_f5_827111_F : LUT4
    generic map(
      INIT => X"021F"
    )
    port map (
      I0 => U9_U10_CNOTE(2),
      I1 => U9_U10_CNOTE(0),
      I2 => U9_U10_CNOTE(3),
      I3 => U9_U10_CNOTE(4),
      O => N12193
    );
  COMP_DISPLAY_VL1451 : MUXF5
    port map (
      I0 => N12195,
      I1 => N12196,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3234
    );
  COMP_DISPLAY_VL1451_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(0),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_7_Q,
      I3 => COMP_DISPLAY_n0008_23_Q,
      LO => N12195
    );
  COMP_DISPLAY_n0366_1_rn_5111 : MUXF5
    port map (
      I0 => N12197,
      I1 => N12198,
      S => COMP_DISPLAY_n0366(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0366_1_MUXF56
    );
  COMP_DISPLAY_n0366_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(0),
      I1 => COMP_DISPLAY_n0192_6_Q,
      I2 => COMP_DISPLAY_n0192_5_Q,
      LO => N12197
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48211 : MUXF5
    port map (
      I0 => N12199,
      I1 => N12200,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_16_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48211_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(1),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12199
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15411 : MUXF5
    port map (
      I0 => N12201,
      I1 => N12202,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_24_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15411_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12201
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14811 : MUXF5
    port map (
      I0 => N12203,
      I1 => N12204,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_18_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14811_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(1),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12203
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72511 : MUXF5
    port map (
      I0 => N12205,
      I1 => N12206,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_13_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72511_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(0),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12205
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48911 : MUXF5
    port map (
      I0 => N12207,
      I1 => N12208,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_23_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48911_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12207
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29111 : MUXF5
    port map (
      I0 => N12209,
      I1 => N12210,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_21_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29111_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12209
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78911 : MUXF5
    port map (
      I0 => N12211,
      I1 => N12212,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_21_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78911_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N12211
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35311 : MUXF5
    port map (
      I0 => N12213,
      I1 => N12214,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_28_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35311_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12213
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75411 : MUXF5
    port map (
      I0 => N12215,
      I1 => N12216,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_14_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75411_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(0),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12215
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50011 : MUXF5
    port map (
      I0 => N12217,
      I1 => N12218,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_6_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50011_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(1),
      I1 => COMP_DISPLAY_n0351(2),
      I2 => COMP_DISPLAY_n0351(0),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12217
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32211 : MUXF5
    port map (
      I0 => N12219,
      I1 => N12220,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_24_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32211_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12219
    );
  COMP_DISPLAY_n0362_1_rn_5111 : MUXF5
    port map (
      I0 => N12221,
      I1 => N12222,
      S => COMP_DISPLAY_n0362(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0362_1_MUXF56
    );
  COMP_DISPLAY_n0362_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0362(0),
      I1 => COMP_DISPLAY_n0190_6_Q,
      I2 => COMP_DISPLAY_n0190_5_Q,
      LO => N12221
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46511 : MUXF5
    port map (
      I0 => N12223,
      I1 => N12224,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_28_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46511_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12223
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51411 : MUXF5
    port map (
      I0 => N12225,
      I1 => N12226,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_20_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51411_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N12225
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69011 : MUXF5
    port map (
      I0 => N12227,
      I1 => N12228,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_6_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69011_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(1),
      I1 => COMP_DISPLAY_n0357(2),
      I2 => COMP_DISPLAY_n0357(0),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12227
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36011 : MUXF5
    port map (
      I0 => N12229,
      I1 => N12230,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_6_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36011_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(1),
      I1 => COMP_DISPLAY_n0333(2),
      I2 => COMP_DISPLAY_n0333(0),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12229
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33611 : MUXF5
    port map (
      I0 => N12231,
      I1 => N12232,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_10_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33611_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      LO => N12231
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31811 : MUXF5
    port map (
      I0 => N12233,
      I1 => N12234,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_20_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31811_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12233
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16911 : MUXF5
    port map (
      I0 => N12235,
      I1 => N12236,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_11_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      LO => N12235
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_6211 : MUXF5
    port map (
      I0 => N12237,
      I1 => N12238,
      S => N7599,
      O => COMP_DISPLAY_n0008_12_Q
    );
  COMP_DISPLAY_Mrom_n0008_inst_mux_f6_6211_F : LUT4_L
    generic map(
      INIT => X"17FF"
    )
    port map (
      I0 => COMP_DISPLAY_n0323(2),
      I1 => COMP_DISPLAY_n0323(4),
      I2 => COMP_DISPLAY_n0323(3),
      I3 => COMP_DISPLAY_n0323(5),
      LO => N12237
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45211 : MUXF5
    port map (
      I0 => N12239,
      I1 => N12240,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_14_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45211_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(0),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12239
    );
  COMP_DISPLAY_n0353_1_rn_5111 : MUXF5
    port map (
      I0 => N12241,
      I1 => N12242,
      S => COMP_DISPLAY_n0353(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0353_1_MUXF56
    );
  COMP_DISPLAY_n0353_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0353(0),
      I1 => COMP_DISPLAY_n0186_6_Q,
      I2 => COMP_DISPLAY_n0186_5_Q,
      LO => N12241
    );
  U9_U10_Mrom_n0001_inst_mux_f5_828111 : MUXF5
    port map (
      I0 => N12243,
      I1 => N12244,
      S => U9_U10_CNOTE(2),
      O => U9_U10_n0001_3_Q
    );
  U9_U10_Mrom_n0001_inst_mux_f5_828111_F : LUT4
    generic map(
      INIT => X"0E78"
    )
    port map (
      I0 => U9_U10_CNOTE(0),
      I1 => U9_U10_CNOTE(1),
      I2 => U9_U10_CNOTE(4),
      I3 => U9_U10_CNOTE(3),
      O => N12243
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20211 : MUXF5
    port map (
      I0 => N12245,
      I1 => N12246,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_16_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20211_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(1),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12245
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78311 : MUXF5
    port map (
      I0 => N12247,
      I1 => N12248,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_15_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78311_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(1),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12247
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12811 : MUXF5
    port map (
      I0 => N12249,
      I1 => N12250,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_26_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12811_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(2),
      I1 => COMP_DISPLAY_n0364(3),
      I2 => COMP_DISPLAY_n0364(0),
      I3 => COMP_DISPLAY_n0364(1),
      LO => N12249
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3311 : MUXF5
    port map (
      I0 => N12251,
      I1 => N12252,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_15_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3311_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(1),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12251
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11211 : MUXF5
    port map (
      I0 => N12253,
      I1 => N12254,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_10_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11211_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      LO => N12253
    );
  COMP_DISPLAY_VL7761 : MUXF5
    port map (
      I0 => N12255,
      I1 => N12256,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3359
    );
  COMP_DISPLAY_VL7761_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_52_Q,
      I3 => COMP_DISPLAY_n0008_25_Q,
      LO => N12255
    );
  COMP_DISPLAY_n0350_1_rn_5111 : MUXF5
    port map (
      I0 => N12257,
      I1 => N12258,
      S => COMP_DISPLAY_n0350(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0350_1_MUXF56
    );
  COMP_DISPLAY_n0350_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0350(0),
      I1 => COMP_DISPLAY_n0184_6_Q,
      I2 => COMP_DISPLAY_n0184_5_Q,
      LO => N12257
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0032_2_1111 : MUXF5
    port map (
      I0 => N12259,
      I1 => N12260,
      S => COMP_CORE_XSCORE(2),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0032(2)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0032_2_1111_F : LUT4
    generic map(
      INIT => X"0164"
    )
    port map (
      I0 => COMP_CORE_XSCORE(4),
      I1 => COMP_CORE_XSCORE(6),
      I2 => COMP_CORE_XSCORE(3),
      I3 => COMP_CORE_XSCORE(5),
      O => N12259
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_648111 : MUXF5
    port map (
      I0 => N12261,
      I1 => N12262,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_24_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_648111_F : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(3),
      I1 => COMP_DISPLAY_n0271(0),
      I2 => COMP_DISPLAY_n0271(1),
      I3 => COMP_DISPLAY_n0271(2),
      LO => N12261
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2711 : MUXF5
    port map (
      I0 => N12263,
      I1 => N12264,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_9_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      LO => N12263
    );
  COMP_DISPLAY_n0345_1_rn_5111 : MUXF5
    port map (
      I0 => N12265,
      I1 => N12266,
      S => COMP_DISPLAY_n0345(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0345_1_MUXF56
    );
  COMP_DISPLAY_n0345_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0345(0),
      I1 => COMP_DISPLAY_n0181_6_Q,
      I2 => COMP_DISPLAY_n0181_5_Q,
      LO => N12265
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25111 : MUXF5
    port map (
      I0 => N12267,
      I1 => N12268,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_9_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      LO => N12267
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_10011 : MUXF5
    port map (
      I0 => N12269,
      I1 => N12270,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_26_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_10011_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(2),
      I1 => COMP_DISPLAY_n0361(3),
      I2 => COMP_DISPLAY_n0361(0),
      I3 => COMP_DISPLAY_n0361(1),
      LO => N12269
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36711 : MUXF5
    port map (
      I0 => N12271,
      I1 => N12272,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_13_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36711_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(0),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12271
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2211 : MUXF5
    port map (
      I0 => N12273,
      I1 => N12274,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_4_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2211_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12273
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11411 : MUXF5
    port map (
      I0 => N12275,
      I1 => N12276,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_12_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11411_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12275
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31511 : MUXF5
    port map (
      I0 => N12277,
      I1 => N12278,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_17_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31511_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(1),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12277
    );
  COMP_DISPLAY_VL9331 : MUXF5
    port map (
      I0 => N12279,
      I1 => N12280,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3391
    );
  COMP_DISPLAY_VL9331_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_12_Q,
      I3 => COMP_DISPLAY_n0008_28_Q,
      LO => N12279
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11111 : MUXF5
    port map (
      I0 => N12281,
      I1 => N12282,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_9_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      LO => N12281
    );
  COMP_DISPLAY_VL12041 : MUXF5
    port map (
      I0 => N12283,
      I1 => N12284,
      S => COMP_DISPLAY_n0318(0),
      O => CHOICE3443
    );
  COMP_DISPLAY_VL12041_F : LUT3_L
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(1),
      I1 => CHOICE3437,
      I2 => CHOICE3407,
      LO => N12283
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_35911 : MUXF5
    port map (
      I0 => N12285,
      I1 => N12286,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_5_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_35911_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12285
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39111 : MUXF5
    port map (
      I0 => N12287,
      I1 => N12288,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_9_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      LO => N12287
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78111 : MUXF5
    port map (
      I0 => N12289,
      I1 => N12290,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_13_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78111_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(0),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N12289
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49211 : MUXF5
    port map (
      I0 => N12291,
      I1 => N12292,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_26_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49211_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(2),
      I1 => COMP_DISPLAY_n0348(3),
      I2 => COMP_DISPLAY_n0348(0),
      I3 => COMP_DISPLAY_n0348(1),
      LO => N12291
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45011 : MUXF5
    port map (
      I0 => N12293,
      I1 => N12294,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_12_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45011_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12293
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12211 : MUXF5
    port map (
      I0 => N12295,
      I1 => N12296,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_20_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12211_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12295
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78411 : MUXF5
    port map (
      I0 => N12297,
      I1 => N12298,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_16_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78411_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(1),
      I1 => COMP_DISPLAY_n0343(0),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N12297
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14111 : MUXF5
    port map (
      I0 => N12299,
      I1 => N12300,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_11_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      LO => N12299
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31711 : MUXF5
    port map (
      I0 => N12301,
      I1 => N12302,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_19_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31711_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12301
    );
  COMP_DISPLAY_n0371_1_rn_5111 : MUXF5
    port map (
      I0 => N12303,
      I1 => N12304,
      S => COMP_DISPLAY_n0371(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0371_1_MUXF56
    );
  COMP_DISPLAY_n0371_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(0),
      I1 => COMP_DISPLAY_n0195_6_Q,
      I2 => COMP_DISPLAY_n0195_5_Q,
      LO => N12303
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10811 : MUXF5
    port map (
      I0 => N12305,
      I1 => N12306,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_6_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10811_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(1),
      I1 => COMP_DISPLAY_n0364(2),
      I2 => COMP_DISPLAY_n0364(0),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12305
    );
  COMP_DISPLAY_VL6421 : MUXF5
    port map (
      I0 => N12307,
      I1 => N12308,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3330
    );
  COMP_DISPLAY_VL6421_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_13_Q,
      I3 => COMP_DISPLAY_n0008_29_Q,
      LO => N12307
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15311 : MUXF5
    port map (
      I0 => N12309,
      I1 => N12310,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_23_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15311_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12309
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31611 : MUXF5
    port map (
      I0 => N12311,
      I1 => N12312,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_18_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31611_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(1),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12311
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70011 : MUXF5
    port map (
      I0 => N12313,
      I1 => N12314,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_16_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70011_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(1),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12313
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32411 : MUXF5
    port map (
      I0 => N12315,
      I1 => N12316,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_26_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32411_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(2),
      I1 => COMP_DISPLAY_n0373(3),
      I2 => COMP_DISPLAY_n0373(0),
      I3 => COMP_DISPLAY_n0373(1),
      LO => N12315
    );
  COMP_DISPLAY_n0363_1_rn_5111 : MUXF5
    port map (
      I0 => N12317,
      I1 => N12318,
      S => COMP_DISPLAY_n0363(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0363_1_MUXF56
    );
  COMP_DISPLAY_n0363_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0363(0),
      I1 => COMP_DISPLAY_n0191_6_Q,
      I2 => COMP_DISPLAY_n0191_5_Q,
      LO => N12317
    );
  COMP_DISPLAY_VL10691 : MUXF5
    port map (
      I0 => N12319,
      I1 => N12320,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3420
    );
  COMP_DISPLAY_VL10691_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0318(3),
      I1 => COMP_DISPLAY_n0318(4),
      I2 => COMP_DISPLAY_n0008_8_Q,
      I3 => COMP_DISPLAY_n0008_24_Q,
      LO => N12319
    );
  COMP_DISPLAY_n0368_1_rn_5111 : MUXF5
    port map (
      I0 => N12321,
      I1 => N12322,
      S => COMP_DISPLAY_n0368(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0368_1_MUXF56
    );
  COMP_DISPLAY_n0368_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0368(0),
      I1 => COMP_DISPLAY_n0193_6_Q,
      I2 => COMP_DISPLAY_n0193_5_Q,
      LO => N12321
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12011 : MUXF5
    port map (
      I0 => N12323,
      I1 => N12324,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_18_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12011_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(1),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12323
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_642111 : MUXF5
    port map (
      I0 => N12325,
      I1 => N12326,
      S => COMP_DISPLAY_n0271(4),
      O => COMP_DISPLAY_n0460_18_Q
    );
  COMP_DISPLAY_Mrom_n0460_inst_mux_f5_642111_F : LUT4_L
    generic map(
      INIT => X"8098"
    )
    port map (
      I0 => COMP_DISPLAY_n0271(2),
      I1 => COMP_DISPLAY_n0271(3),
      I2 => COMP_DISPLAY_n0271(0),
      I3 => COMP_DISPLAY_n0271(1),
      LO => N12325
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2311 : MUXF5
    port map (
      I0 => N12327,
      I1 => N12328,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_5_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2311_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12327
    );
  COMP_DISPLAY_n0336_1_rn_5111 : MUXF5
    port map (
      I0 => N12329,
      I1 => N12330,
      S => COMP_DISPLAY_n0336(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0336_1_MUXF56
    );
  COMP_DISPLAY_n0336_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0336(0),
      I1 => COMP_DISPLAY_n0177_6_Q,
      I2 => COMP_DISPLAY_n0177_5_Q,
      LO => N12329
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11711 : MUXF5
    port map (
      I0 => N12331,
      I1 => N12332,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_15_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11711_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(1),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12331
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47111 : MUXF5
    port map (
      I0 => N12333,
      I1 => N12334,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_5_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47111_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12333
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31311 : MUXF5
    port map (
      I0 => N12335,
      I1 => N12336,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_15_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31311_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(1),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12335
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12611 : MUXF5
    port map (
      I0 => N12337,
      I1 => N12338,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_24_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12611_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12337
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17411 : MUXF5
    port map (
      I0 => N12339,
      I1 => N12340,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_16_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17411_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(1),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12339
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14611 : MUXF5
    port map (
      I0 => N12341,
      I1 => N12342,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_16_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14611_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(1),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12341
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3011 : MUXF5
    port map (
      I0 => N12343,
      I1 => N12344,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_12_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3011_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12343
    );
  COMP_DISPLAY_n0339_1_rn_5111 : MUXF5
    port map (
      I0 => N12345,
      I1 => N12346,
      S => COMP_DISPLAY_n0339(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0339_1_MUXF56
    );
  COMP_DISPLAY_n0339_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0339(0),
      I1 => COMP_DISPLAY_n0178_6_Q,
      I2 => COMP_DISPLAY_n0178_5_Q,
      LO => N12345
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51211 : MUXF5
    port map (
      I0 => N12347,
      I1 => N12348,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_18_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51211_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(1),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N12347
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10611 : MUXF5
    port map (
      I0 => N12349,
      I1 => N12350,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_4_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10611_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12349
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2411 : MUXF5
    port map (
      I0 => N12351,
      I1 => N12352,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_6_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2411_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(1),
      I1 => COMP_DISPLAY_n0358(2),
      I2 => COMP_DISPLAY_n0358(0),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12351
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11911 : MUXF5
    port map (
      I0 => N12353,
      I1 => N12354,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_17_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11911_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(1),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12353
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31411 : MUXF5
    port map (
      I0 => N12355,
      I1 => N12356,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_16_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31411_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(1),
      I1 => COMP_DISPLAY_n0373(0),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12355
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31111 : MUXF5
    port map (
      I0 => N12357,
      I1 => N12358,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_13_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_31111_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(0),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12357
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14311 : MUXF5
    port map (
      I0 => N12359,
      I1 => N12360,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_13_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14311_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(0),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12359
    );
  COMP_DISPLAY_VI2722_SW01 : MUXF5
    port map (
      I0 => N12361,
      I1 => N12362,
      S => COMP_DISPLAY_n0359(4),
      O => N11273
    );
  COMP_DISPLAY_VI2722_SW01_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0359_2_MUXF62,
      I2 => CHOICE3959,
      LO => N12361
    );
  COMP_DISPLAY_n0332_1_rn_5111 : MUXF5
    port map (
      I0 => N12363,
      I1 => N12364,
      S => COMP_DISPLAY_n0332(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0332_1_MUXF56
    );
  COMP_DISPLAY_n0332_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0332(0),
      I1 => COMP_DISPLAY_n0175_6_Q,
      I2 => COMP_DISPLAY_n0175_5_Q,
      LO => N12363
    );
  COMP_DISPLAY_VL8311 : MUXF5
    port map (
      I0 => N12365,
      I1 => N12366,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3373
    );
  COMP_DISPLAY_VL8311_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_1_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_17_Q,
      LO => N12365
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_71011 : MUXF5
    port map (
      I0 => N12367,
      I1 => N12368,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_26_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_71011_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(2),
      I1 => COMP_DISPLAY_n0357(3),
      I2 => COMP_DISPLAY_n0357(0),
      I3 => COMP_DISPLAY_n0357(1),
      LO => N12367
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2811 : MUXF5
    port map (
      I0 => N12369,
      I1 => N12370,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_10_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_2811_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      LO => N12369
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10711 : MUXF5
    port map (
      I0 => N12371,
      I1 => N12372,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_5_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_10711_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12371
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11611 : MUXF5
    port map (
      I0 => N12373,
      I1 => N12374,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_14_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11611_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(0),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12373
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12511 : MUXF5
    port map (
      I0 => N12375,
      I1 => N12376,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_23_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12511_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      I3 => COMP_DISPLAY_n0364(3),
      LO => N12375
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17111 : MUXF5
    port map (
      I0 => N12377,
      I1 => N12378,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_13_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17111_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(0),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12377
    );
  COMP_DISPLAY_VI440_SW0 : MUXF5
    port map (
      I0 => N12379,
      I1 => N12380,
      S => COMP_DISPLAY_n0366(4),
      O => N11321
    );
  COMP_DISPLAY_VI440_SW0_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0366(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0366_2_MUXF62,
      I2 => CHOICE3525,
      LO => N12379
    );
  COMP_DISPLAY_VL2001 : MUXF5
    port map (
      I0 => N12381,
      I1 => N12382,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3248
    );
  COMP_DISPLAY_VL2001_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_6_Q,
      I1 => COMP_DISPLAY_n0318(0),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_22_Q,
      LO => N12381
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3911 : MUXF5
    port map (
      I0 => N12383,
      I1 => N12384,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_21_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3911_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12383
    );
  COMP_DISPLAY_n0372_1_rn_5111 : MUXF5
    port map (
      I0 => N12385,
      I1 => N12386,
      S => COMP_DISPLAY_n0372(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0372_1_MUXF56
    );
  COMP_DISPLAY_n0372_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0372(0),
      I1 => COMP_DISPLAY_n0196_6_Q,
      I2 => COMP_DISPLAY_n0196_5_Q,
      LO => N12385
    );
  COMP_DISPLAY_n0359_1_rn_5111 : MUXF5
    port map (
      I0 => N12387,
      I1 => N12388,
      S => COMP_DISPLAY_n0359(1),
      O => COMP_DISPLAY_MUX_BLOCK_n0359_1_MUXF56
    );
  COMP_DISPLAY_n0359_1_rn_5111_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0359(0),
      I1 => COMP_DISPLAY_n0188_6_Q,
      I2 => COMP_DISPLAY_n0188_5_Q,
      LO => N12387
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22811 : MUXF5
    port map (
      I0 => N12389,
      I1 => N12390,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_14_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22811_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(0),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12389
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39511 : MUXF5
    port map (
      I0 => N12391,
      I1 => N12392,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_13_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39511_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(0),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12391
    );
  COMP_DISPLAY_VVO397 : MUXF5
    port map (
      I0 => N12393,
      I1 => N12394,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE2464
    );
  COMP_DISPLAY_VVO397_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_29_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_21_Q,
      LO => N12393
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76611 : MUXF5
    port map (
      I0 => N12395,
      I1 => N12396,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_26_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76611_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(2),
      I1 => COMP_DISPLAY_n0344(3),
      I2 => COMP_DISPLAY_n0344(0),
      I3 => COMP_DISPLAY_n0344(1),
      LO => N12395
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16311 : MUXF5
    port map (
      I0 => N12397,
      I1 => N12398,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_5_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16311_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12397
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18211 : MUXF5
    port map (
      I0 => N12399,
      I1 => N12400,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_24_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18211_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12399
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72111 : MUXF5
    port map (
      I0 => N12401,
      I1 => N12402,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_9_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      LO => N12401
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6411 : MUXF5
    port map (
      I0 => N12403,
      I1 => N12404,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_18_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6411_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(1),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12403
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20011 : MUXF5
    port map (
      I0 => N12405,
      I1 => N12406,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_14_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20011_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(0),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12405
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48411 : MUXF5
    port map (
      I0 => N12407,
      I1 => N12408,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_18_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48411_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(0),
      I2 => COMP_DISPLAY_n0348(1),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12407
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_38011 : MUXF5
    port map (
      I0 => N12409,
      I1 => N12410,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_26_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_38011_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(2),
      I1 => COMP_DISPLAY_n0333(3),
      I2 => COMP_DISPLAY_n0333(0),
      I3 => COMP_DISPLAY_n0333(1),
      LO => N12409
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75311 : MUXF5
    port map (
      I0 => N12411,
      I1 => N12412,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_13_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75311_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(0),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12411
    );
  COMP_DISPLAY_VV340 : MUXF5
    port map (
      I0 => N12413,
      I1 => N12414,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE3144
    );
  COMP_DISPLAY_VV340_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_57_Q,
      I3 => COMP_DISPLAY_n0460_49_Q,
      LO => N12413
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80511 : MUXF5
    port map (
      I0 => N12415,
      I1 => N12416,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_9_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      LO => N12415
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39211 : MUXF5
    port map (
      I0 => N12417,
      I1 => N12418,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_10_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39211_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      LO => N12417
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14011 : MUXF5
    port map (
      I0 => N12419,
      I1 => N12420,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_10_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14011_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      LO => N12419
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28411 : MUXF5
    port map (
      I0 => N12421,
      I1 => N12422,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_14_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28411_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(0),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12421
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34011 : MUXF5
    port map (
      I0 => N12423,
      I1 => N12424,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_14_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34011_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(0),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12423
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69711 : MUXF5
    port map (
      I0 => N12425,
      I1 => N12426,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_13_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69711_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(0),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12425
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29311 : MUXF5
    port map (
      I0 => N12427,
      I1 => N12428,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_23_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29311_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12427
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71611 : MUXF5
    port map (
      I0 => N12429,
      I1 => N12430,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_4_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71611_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12429
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77211 : MUXF5
    port map (
      I0 => N12431,
      I1 => N12432,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_4_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77211_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(3),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N12431
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36811 : MUXF5
    port map (
      I0 => N12433,
      I1 => N12434,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_14_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36811_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(0),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12433
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28211 : MUXF5
    port map (
      I0 => N12435,
      I1 => N12436,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_12_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28211_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12435
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30911 : MUXF5
    port map (
      I0 => N12437,
      I1 => N12438,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_11_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      LO => N12437
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75211 : MUXF5
    port map (
      I0 => N12439,
      I1 => N12440,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_12_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75211_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12439
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51711 : MUXF5
    port map (
      I0 => N12441,
      I1 => N12442,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_23_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51711_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12441
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47011 : MUXF5
    port map (
      I0 => N12443,
      I1 => N12444,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_4_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47011_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12443
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8411 : MUXF5
    port map (
      I0 => N12445,
      I1 => N12446,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_10_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8411_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      LO => N12445
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70811 : MUXF5
    port map (
      I0 => N12447,
      I1 => N12448,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_24_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70811_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12447
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81111 : MUXF5
    port map (
      I0 => N12449,
      I1 => N12450,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_15_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81111_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(1),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12449
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76311 : MUXF5
    port map (
      I0 => N12451,
      I1 => N12452,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_23_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76311_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12451
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44911 : MUXF5
    port map (
      I0 => N12453,
      I1 => N12454,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_11_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      LO => N12453
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18411 : MUXF5
    port map (
      I0 => N12455,
      I1 => N12456,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_26_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18411_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(2),
      I1 => COMP_DISPLAY_n0369(3),
      I2 => COMP_DISPLAY_n0369(0),
      I3 => COMP_DISPLAY_n0369(1),
      LO => N12455
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41611 : MUXF5
    port map (
      I0 => N12457,
      I1 => N12458,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_6_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41611_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(1),
      I1 => COMP_DISPLAY_n0342(2),
      I2 => COMP_DISPLAY_n0342(0),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12457
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72211 : MUXF5
    port map (
      I0 => N12459,
      I1 => N12460,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_10_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72211_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      LO => N12459
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33811 : MUXF5
    port map (
      I0 => N12461,
      I1 => N12462,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_12_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33811_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12461
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78211 : MUXF5
    port map (
      I0 => N12463,
      I1 => N12464,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_14_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_78211_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(0),
      I3 => COMP_DISPLAY_n0343(2),
      LO => N12463
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40011 : MUXF5
    port map (
      I0 => N12465,
      I1 => N12466,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_18_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40011_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(1),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12465
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40111 : MUXF5
    port map (
      I0 => N12467,
      I1 => N12468,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_19_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40111_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12467
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36411 : MUXF5
    port map (
      I0 => N12469,
      I1 => N12470,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_10_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36411_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      LO => N12469
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73111 : MUXF5
    port map (
      I0 => N12471,
      I1 => N12472,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_19_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73111_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12471
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75511 : MUXF5
    port map (
      I0 => N12473,
      I1 => N12474,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_15_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75511_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(1),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12473
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13511 : MUXF5
    port map (
      I0 => N12475,
      I1 => N12476,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_5_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13511_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12475
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72711 : MUXF5
    port map (
      I0 => N12477,
      I1 => N12478,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_15_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72711_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(1),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12477
    );
  COMP_DISPLAY_VI1526 : MUXF5
    port map (
      I0 => N12479,
      I1 => N12480,
      S => COMP_DISPLAY_N1918,
      O => CHOICE3743
    );
  COMP_DISPLAY_VI1526_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3742,
      I1 => COMP_DISPLAY_n0332(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0332_2_MUXF6,
      LO => N12479
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23711 : MUXF5
    port map (
      I0 => N12481,
      I1 => N12482,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_23_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23711_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12481
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_21011 : MUXF5
    port map (
      I0 => N12483,
      I1 => N12484,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_24_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_21011_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12483
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79211 : MUXF5
    port map (
      I0 => N12485,
      I1 => N12486,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_24_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79211_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12485
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32511 : MUXF5
    port map (
      I0 => N12487,
      I1 => N12488,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_28_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_32511_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      I3 => COMP_DISPLAY_n0373(3),
      LO => N12487
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79411 : MUXF5
    port map (
      I0 => N12489,
      I1 => N12490,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_26_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79411_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(2),
      I1 => COMP_DISPLAY_n0343(3),
      I2 => COMP_DISPLAY_n0343(0),
      I3 => COMP_DISPLAY_n0343(1),
      LO => N12489
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22911 : MUXF5
    port map (
      I0 => N12491,
      I1 => N12492,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_15_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22911_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(1),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12491
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15011 : MUXF5
    port map (
      I0 => N12493,
      I1 => N12494,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_20_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15011_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12493
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69411 : MUXF5
    port map (
      I0 => N12495,
      I1 => N12496,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_10_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69411_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      LO => N12495
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80611 : MUXF5
    port map (
      I0 => N12497,
      I1 => N12498,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_10_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80611_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      LO => N12497
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38711 : MUXF5
    port map (
      I0 => N12499,
      I1 => N12500,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_5_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38711_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12499
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_52011 : MUXF5
    port map (
      I0 => N12501,
      I1 => N12502,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_26_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_52011_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(2),
      I1 => COMP_DISPLAY_n0351(3),
      I2 => COMP_DISPLAY_n0351(0),
      I3 => COMP_DISPLAY_n0351(1),
      LO => N12501
    );
  COMP_DISPLAY_VI1062 : MUXF5
    port map (
      I0 => N12503,
      I1 => N12504,
      S => COMP_DISPLAY_N1922,
      O => CHOICE3653
    );
  COMP_DISPLAY_VI1062_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3652,
      I1 => COMP_DISPLAY_n0368(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0368_2_MUXF6,
      LO => N12503
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6111 : MUXF5
    port map (
      I0 => N12505,
      I1 => N12506,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_15_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6111_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(1),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12505
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74611 : MUXF5
    port map (
      I0 => N12507,
      I1 => N12508,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_6_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_74611_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(1),
      I1 => COMP_DISPLAY_n0344(2),
      I2 => COMP_DISPLAY_n0344(0),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12507
    );
  COMP_DISPLAY_VV614 : MUXF5
    port map (
      I0 => N12509,
      I1 => N12510,
      S => COMP_DISPLAY_n0270(0),
      O => COMP_DISPLAY_VV
    );
  COMP_DISPLAY_VV614_F : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => CHOICE3197,
      I1 => CHOICE3159,
      I2 => COMP_DISPLAY_n0270(1),
      I3 => CHOICE3190,
      LO => N12509
    );
  COMP_CORE_n008919 : MUXF5
    port map (
      I0 => N12511,
      I1 => N12512,
      S => COMP_CORE_COMP_RANDOM_X_REG(4),
      O => COMP_CORE_n0089
    );
  COMP_CORE_n008919_F : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_X_REG(0),
      I1 => COMP_CORE_COMP_RANDOM_X_REG(1),
      I2 => CHOICE1654,
      I3 => CHOICE2004,
      O => N12511
    );
  COMP_DISPLAY_VTB398 : MUXF5
    port map (
      I0 => N12513,
      I1 => N12514,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => CHOICE2892
    );
  COMP_DISPLAY_VTB398_F : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_N4411,
      I3 => CHOICE2886,
      LO => N12513
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37011 : MUXF5
    port map (
      I0 => N12515,
      I1 => N12516,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_16_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37011_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(1),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12515
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73511 : MUXF5
    port map (
      I0 => N12517,
      I1 => N12518,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_23_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73511_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12517
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34611 : MUXF5
    port map (
      I0 => N12519,
      I1 => N12520,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_20_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34611_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12519
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28111 : MUXF5
    port map (
      I0 => N12521,
      I1 => N12522,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_11_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      LO => N12521
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25411 : MUXF5
    port map (
      I0 => N12523,
      I1 => N12524,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_12_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25411_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12523
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34911 : MUXF5
    port map (
      I0 => N12525,
      I1 => N12526,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_23_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34911_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12525
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41911 : MUXF5
    port map (
      I0 => N12527,
      I1 => N12528,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_9_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      LO => N12527
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49311 : MUXF5
    port map (
      I0 => N12529,
      I1 => N12530,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_28_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49311_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12529
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77811 : MUXF5
    port map (
      I0 => N12531,
      I1 => N12532,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_10_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77811_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      LO => N12531
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33911 : MUXF5
    port map (
      I0 => N12533,
      I1 => N12534,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_13_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33911_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(0),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12533
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37511 : MUXF5
    port map (
      I0 => N12535,
      I1 => N12536,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_21_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37511_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12535
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50611 : MUXF5
    port map (
      I0 => N12537,
      I1 => N12538,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_12_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50611_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12537
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19611 : MUXF5
    port map (
      I0 => N12539,
      I1 => N12540,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_10_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19611_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      LO => N12539
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41411 : MUXF5
    port map (
      I0 => N12541,
      I1 => N12542,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_4_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41411_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12541
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_21811 : MUXF5
    port map (
      I0 => N12543,
      I1 => N12544,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_4_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_21811_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12543
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81211 : MUXF5
    port map (
      I0 => N12545,
      I1 => N12546,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_16_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81211_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(1),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(3),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12545
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47211 : MUXF5
    port map (
      I0 => N12547,
      I1 => N12548,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_6_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47211_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(1),
      I1 => COMP_DISPLAY_n0348(2),
      I2 => COMP_DISPLAY_n0348(0),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12547
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8011 : MUXF5
    port map (
      I0 => N12549,
      I1 => N12550,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_6_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8011_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(1),
      I1 => COMP_DISPLAY_n0361(2),
      I2 => COMP_DISPLAY_n0361(0),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12549
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48611 : MUXF5
    port map (
      I0 => N12551,
      I1 => N12552,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_20_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48611_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12551
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75711 : MUXF5
    port map (
      I0 => N12553,
      I1 => N12554,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_17_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75711_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(1),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(2),
      I3 => COMP_DISPLAY_n0344(3),
      LO => N12553
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79111 : MUXF5
    port map (
      I0 => N12555,
      I1 => N12556,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_23_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_79111_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12555
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26011 : MUXF5
    port map (
      I0 => N12557,
      I1 => N12558,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_18_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26011_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(1),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12557
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_24011 : MUXF5
    port map (
      I0 => N12559,
      I1 => N12560,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_26_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_24011_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(2),
      I1 => COMP_DISPLAY_n0331(3),
      I2 => COMP_DISPLAY_n0331(0),
      I3 => COMP_DISPLAY_n0331(1),
      LO => N12559
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51111 : MUXF5
    port map (
      I0 => N12561,
      I1 => N12562,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_17_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51111_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(1),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12561
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19511 : MUXF5
    port map (
      I0 => N12563,
      I1 => N12564,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_9_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      LO => N12563
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80911 : MUXF5
    port map (
      I0 => N12565,
      I1 => N12566,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_13_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80911_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(0),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12565
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72911 : MUXF5
    port map (
      I0 => N12567,
      I1 => N12568,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_17_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72911_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(1),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12567
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_71111 : MUXF5
    port map (
      I0 => N12569,
      I1 => N12570,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_28_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_71111_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12569
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42211 : MUXF5
    port map (
      I0 => N12571,
      I1 => N12572,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_12_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42211_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12571
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_68911 : MUXF5
    port map (
      I0 => N12573,
      I1 => N12574,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_5_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_68911_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12573
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4211 : MUXF5
    port map (
      I0 => N12575,
      I1 => N12576,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_24_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4211_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12575
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29011 : MUXF5
    port map (
      I0 => N12577,
      I1 => N12578,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_20_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29011_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12577
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23111 : MUXF5
    port map (
      I0 => N12579,
      I1 => N12580,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_17_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23111_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(1),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12579
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24711 : MUXF5
    port map (
      I0 => N12581,
      I1 => N12582,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_5_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24711_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12581
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17711 : MUXF5
    port map (
      I0 => N12583,
      I1 => N12584,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_19_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17711_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12583
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24611 : MUXF5
    port map (
      I0 => N12585,
      I1 => N12586,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_4_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24611_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(3),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12585
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37711 : MUXF5
    port map (
      I0 => N12587,
      I1 => N12588,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_23_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37711_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12587
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72811 : MUXF5
    port map (
      I0 => N12589,
      I1 => N12590,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_16_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72811_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(1),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12589
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17811 : MUXF5
    port map (
      I0 => N12591,
      I1 => N12592,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_20_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17811_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12591
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47611 : MUXF5
    port map (
      I0 => N12593,
      I1 => N12594,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_10_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47611_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      LO => N12593
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75611 : MUXF5
    port map (
      I0 => N12595,
      I1 => N12596,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_16_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75611_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(1),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12595
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_82011 : MUXF5
    port map (
      I0 => N12597,
      I1 => N12598,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_24_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_82011_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12597
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37211 : MUXF5
    port map (
      I0 => N12599,
      I1 => N12600,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_18_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37211_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(0),
      I2 => COMP_DISPLAY_n0333(1),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12599
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3811 : MUXF5
    port map (
      I0 => N12601,
      I1 => N12602,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_20_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3811_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(3),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12601
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23211 : MUXF5
    port map (
      I0 => N12603,
      I1 => N12604,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_18_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23211_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(1),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12603
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16211 : MUXF5
    port map (
      I0 => N12605,
      I1 => N12606,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_4_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16211_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(3),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12605
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80711 : MUXF5
    port map (
      I0 => N12607,
      I1 => N12608,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_11_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      LO => N12607
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24811 : MUXF5
    port map (
      I0 => N12609,
      I1 => N12610,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_6_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_24811_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(1),
      I1 => COMP_DISPLAY_n0334(2),
      I2 => COMP_DISPLAY_n0334(0),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12609
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73011 : MUXF5
    port map (
      I0 => N12611,
      I1 => N12612,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_18_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73011_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(0),
      I2 => COMP_DISPLAY_n0354(1),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12611
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80811 : MUXF5
    port map (
      I0 => N12613,
      I1 => N12614,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_12_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_80811_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12613
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19811 : MUXF5
    port map (
      I0 => N12615,
      I1 => N12616,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_12_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19811_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12615
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75811 : MUXF5
    port map (
      I0 => N12617,
      I1 => N12618,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_18_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75811_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(0),
      I2 => COMP_DISPLAY_n0344(1),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12617
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19911 : MUXF5
    port map (
      I0 => N12619,
      I1 => N12620,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_13_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19911_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(0),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12619
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42311 : MUXF5
    port map (
      I0 => N12621,
      I1 => N12622,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_13_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42311_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(0),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12621
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45411 : MUXF5
    port map (
      I0 => N12623,
      I1 => N12624,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_16_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45411_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(1),
      I1 => COMP_DISPLAY_n0346(0),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12623
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_82211 : MUXF5
    port map (
      I0 => N12625,
      I1 => N12626,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_26_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_82211_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(2),
      I1 => COMP_DISPLAY_n0355(3),
      I2 => COMP_DISPLAY_n0355(0),
      I3 => COMP_DISPLAY_n0355(1),
      LO => N12625
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20111 : MUXF5
    port map (
      I0 => N12627,
      I1 => N12628,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_15_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20111_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(1),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12627
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19211 : MUXF5
    port map (
      I0 => N12629,
      I1 => N12630,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_6_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19211_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(1),
      I1 => COMP_DISPLAY_n0370(2),
      I2 => COMP_DISPLAY_n0370(0),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12629
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77311 : MUXF5
    port map (
      I0 => N12631,
      I1 => N12632,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_5_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77311_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(0),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      I3 => COMP_DISPLAY_n0343(3),
      LO => N12631
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36611 : MUXF5
    port map (
      I0 => N12633,
      I1 => N12634,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_12_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36611_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12633
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17011 : MUXF5
    port map (
      I0 => N12635,
      I1 => N12636,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_12_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17011_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12635
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44711 : MUXF5
    port map (
      I0 => N12637,
      I1 => N12638,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_9_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      LO => N12637
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30811 : MUXF5
    port map (
      I0 => N12639,
      I1 => N12640,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_10_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30811_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      LO => N12639
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73611 : MUXF5
    port map (
      I0 => N12641,
      I1 => N12642,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_24_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73611_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12641
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_21911 : MUXF5
    port map (
      I0 => N12643,
      I1 => N12644,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_5_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_21911_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12643
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30211 : MUXF5
    port map (
      I0 => N12645,
      I1 => N12646,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_4_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30211_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(0),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(3),
      I3 => COMP_DISPLAY_n0373(2),
      LO => N12645
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38811 : MUXF5
    port map (
      I0 => N12647,
      I1 => N12648,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_6_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_38811_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(1),
      I1 => COMP_DISPLAY_n0337(2),
      I2 => COMP_DISPLAY_n0337(0),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12647
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47811 : MUXF5
    port map (
      I0 => N12649,
      I1 => N12650,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_12_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47811_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12649
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11311 : MUXF5
    port map (
      I0 => N12651,
      I1 => N12652,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_11_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(2),
      LO => N12651
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23311 : MUXF5
    port map (
      I0 => N12653,
      I1 => N12654,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_19_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23311_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12653
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6011 : MUXF5
    port map (
      I0 => N12655,
      I1 => N12656,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_14_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6011_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(0),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12655
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3611 : MUXF5
    port map (
      I0 => N12657,
      I1 => N12658,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_18_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3611_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(0),
      I2 => COMP_DISPLAY_n0358(1),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12657
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15111 : MUXF5
    port map (
      I0 => N12659,
      I1 => N12660,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_21_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_15111_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12659
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47511 : MUXF5
    port map (
      I0 => N12661,
      I1 => N12662,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_9_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_47511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(3),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      LO => N12661
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20511 : MUXF5
    port map (
      I0 => N12663,
      I1 => N12664,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_19_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20511_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12663
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39311 : MUXF5
    port map (
      I0 => N12665,
      I1 => N12666,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_11_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(2),
      LO => N12665
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81011 : MUXF5
    port map (
      I0 => N12667,
      I1 => N12668,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_14_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81011_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(0),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12667
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75911 : MUXF5
    port map (
      I0 => N12669,
      I1 => N12670,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_19_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75911_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12669
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81911 : MUXF5
    port map (
      I0 => N12671,
      I1 => N12672,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_23_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81911_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(0),
      I1 => COMP_DISPLAY_n0355(1),
      I2 => COMP_DISPLAY_n0355(2),
      I3 => COMP_DISPLAY_n0355(3),
      LO => N12671
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69311 : MUXF5
    port map (
      I0 => N12673,
      I1 => N12674,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_9_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      LO => N12673
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6311 : MUXF5
    port map (
      I0 => N12675,
      I1 => N12676,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_17_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6311_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(1),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12675
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73311 : MUXF5
    port map (
      I0 => N12677,
      I1 => N12678,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_21_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73311_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12677
    );
  COMP_DISPLAY_n0453183 : MUXF5
    port map (
      I0 => N12679,
      I1 => N12680,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      O => CHOICE2560
    );
  COMP_DISPLAY_n0453183_F : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => N11632,
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I3 => CHOICE2536,
      LO => N12679
    );
  COMP_DISPLAY_Ker432111 : MUXF5
    port map (
      I0 => N12681,
      I1 => N12682,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      O => CHOICE2682
    );
  COMP_DISPLAY_Ker432111_F : LUT4_L
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I2 => COMP_DISPLAY_n0194_30_Q,
      I3 => CHOICE2761,
      LO => N12681
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29411 : MUXF5
    port map (
      I0 => N12683,
      I1 => N12684,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_24_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29411_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12683
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13411 : MUXF5
    port map (
      I0 => N12685,
      I1 => N12686,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_4_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_13411_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(0),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(3),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12685
    );
  COMP_DISPLAY_VV96 : MUXF5
    port map (
      I0 => N12687,
      I1 => N12688,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE3097
    );
  COMP_DISPLAY_VV96_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_60_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_52_Q,
      LO => N12687
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25911 : MUXF5
    port map (
      I0 => N12689,
      I1 => N12690,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_17_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25911_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(1),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12689
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0122 : MUXF5
    port map (
      I0 => N12691,
      I1 => N12692,
      S => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd24,
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(7)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0122_F : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_despyi(7),
      I1 => N64,
      O => N12691
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25611 : MUXF5
    port map (
      I0 => N12693,
      I1 => N12694,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_14_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25611_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(0),
      I3 => COMP_DISPLAY_n0334(2),
      LO => N12693
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17311 : MUXF5
    port map (
      I0 => N12695,
      I1 => N12696,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_15_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17311_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(1),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12695
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25711 : MUXF5
    port map (
      I0 => N12697,
      I1 => N12698,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_15_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25711_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(1),
      I1 => COMP_DISPLAY_n0334(0),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12697
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26611 : MUXF5
    port map (
      I0 => N12699,
      I1 => N12700,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_24_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26611_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(0),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      I3 => COMP_DISPLAY_n0334(3),
      LO => N12699
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25311 : MUXF5
    port map (
      I0 => N12701,
      I1 => N12702,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_11_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      LO => N12701
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76011 : MUXF5
    port map (
      I0 => N12703,
      I1 => N12704,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_20_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76011_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12703
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70111 : MUXF5
    port map (
      I0 => N12705,
      I1 => N12706,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_17_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70111_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(1),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12705
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44811 : MUXF5
    port map (
      I0 => N12707,
      I1 => N12708,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_10_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44811_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(3),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      LO => N12707
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37811 : MUXF5
    port map (
      I0 => N12709,
      I1 => N12710,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_24_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_37811_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      I3 => COMP_DISPLAY_n0333(3),
      LO => N12709
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC112 : MUXF5
    port map (
      I0 => N12711,
      I1 => N12712,
      S => COMP_DISPLAY_X_MIN_2(5),
      O => CHOICE2606
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC112_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(4),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_CHIFFRE_A_AFFICHER(3),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N31,
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_Mrom_DATA_N27,
      LO => N12711
    );
  COMP_DISPLAY_Ker432258 : MUXF5
    port map (
      I0 => N12713,
      I1 => N12714,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      O => CHOICE2713
    );
  COMP_DISPLAY_Ker432258_F : LUT4_L
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I2 => CHOICE2700,
      I3 => CHOICE2706,
      LO => N12713
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9411 : MUXF5
    port map (
      I0 => N12715,
      I1 => N12716,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_20_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9411_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12715
    );
  COMP_DISPLAY_VVO479 : MUXF5
    port map (
      I0 => N12717,
      I1 => N12718,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE2479
    );
  COMP_DISPLAY_VVO479_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_27_Q,
      I3 => COMP_DISPLAY_n0460_19_Q,
      LO => N12717
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14411 : MUXF5
    port map (
      I0 => N12719,
      I1 => N12720,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_14_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14411_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(3),
      I1 => COMP_DISPLAY_n0367(1),
      I2 => COMP_DISPLAY_n0367(0),
      I3 => COMP_DISPLAY_n0367(2),
      LO => N12719
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27511 : MUXF5
    port map (
      I0 => N12721,
      I1 => N12722,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_5_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27511_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12721
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42711 : MUXF5
    port map (
      I0 => N12723,
      I1 => N12724,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_17_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42711_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(1),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12723
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39611 : MUXF5
    port map (
      I0 => N12725,
      I1 => N12726,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_14_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39611_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(3),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(0),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12725
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39711 : MUXF5
    port map (
      I0 => N12727,
      I1 => N12728,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_15_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_39711_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(1),
      I1 => COMP_DISPLAY_n0337(0),
      I2 => COMP_DISPLAY_n0337(2),
      I3 => COMP_DISPLAY_n0337(3),
      LO => N12727
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27911 : MUXF5
    port map (
      I0 => N12729,
      I1 => N12730,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_9_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      LO => N12729
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71811 : MUXF5
    port map (
      I0 => N12731,
      I1 => N12732,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_6_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_71811_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(1),
      I1 => COMP_DISPLAY_n0354(2),
      I2 => COMP_DISPLAY_n0354(0),
      I3 => COMP_DISPLAY_n0354(3),
      LO => N12731
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25211 : MUXF5
    port map (
      I0 => N12733,
      I1 => N12734,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_10_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_25211_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(3),
      I1 => COMP_DISPLAY_n0334(1),
      I2 => COMP_DISPLAY_n0334(2),
      LO => N12733
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26811 : MUXF5
    port map (
      I0 => N12735,
      I1 => N12736,
      S => COMP_DISPLAY_n0334(4),
      O => COMP_DISPLAY_n0177_26_Q
    );
  COMP_DISPLAY_Mrom_n0177_inst_mux_f5_26811_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0334(2),
      I1 => COMP_DISPLAY_n0334(3),
      I2 => COMP_DISPLAY_n0334(0),
      I3 => COMP_DISPLAY_n0334(1),
      LO => N12735
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76111 : MUXF5
    port map (
      I0 => N12737,
      I1 => N12738,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_21_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_76111_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(0),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(3),
      I3 => COMP_DISPLAY_n0344(2),
      LO => N12737
    );
  COMP_DISPLAY_VV527 : MUXF5
    port map (
      I0 => N12739,
      I1 => N12740,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE3187
    );
  COMP_DISPLAY_VV527_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_63_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_55_Q,
      LO => N12739
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69811 : MUXF5
    port map (
      I0 => N12741,
      I1 => N12742,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_14_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69811_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(0),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12741
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51511 : MUXF5
    port map (
      I0 => N12743,
      I1 => N12744,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_21_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51511_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N12743
    );
  COMP_DISPLAY_VI916_SW0 : MUXF5
    port map (
      I0 => N12745,
      I1 => N12746,
      S => COMP_DISPLAY_n0371(4),
      O => N11271
    );
  COMP_DISPLAY_VI916_SW0_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0371(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0371_2_MUXF62,
      I2 => CHOICE3616,
      LO => N12745
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29611 : MUXF5
    port map (
      I0 => N12747,
      I1 => N12748,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_26_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29611_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(2),
      I1 => COMP_DISPLAY_n0338(3),
      I2 => COMP_DISPLAY_n0338(0),
      I3 => COMP_DISPLAY_n0338(1),
      LO => N12747
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48511 : MUXF5
    port map (
      I0 => N12749,
      I1 => N12750,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_19_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48511_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12749
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73211 : MUXF5
    port map (
      I0 => N12751,
      I1 => N12752,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_20_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_73211_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(0),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(3),
      I3 => COMP_DISPLAY_n0354(2),
      LO => N12751
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35211 : MUXF5
    port map (
      I0 => N12753,
      I1 => N12754,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_26_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_35211_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(2),
      I1 => COMP_DISPLAY_n0330(3),
      I2 => COMP_DISPLAY_n0330(0),
      I3 => COMP_DISPLAY_n0330(1),
      LO => N12753
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43311 : MUXF5
    port map (
      I0 => N12755,
      I1 => N12756,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_23_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43311_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12755
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50511 : MUXF5
    port map (
      I0 => N12757,
      I1 => N12758,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_11_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      LO => N12757
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6511 : MUXF5
    port map (
      I0 => N12759,
      I1 => N12760,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_19_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6511_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12759
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0072_946 : MUXF5
    port map (
      I0 => N12761,
      I1 => N12762,
      S => COMP_SOURIS_INSTANCE_SOURIS_signoxi,
      O => COMP_SOURIS_INSTANCE_SOURIS_n0072
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0072_F : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_rflanco,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => N7102,
      I3 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      O => N12761
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6211 : MUXF5
    port map (
      I0 => N12763,
      I1 => N12764,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_16_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6211_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(1),
      I1 => COMP_DISPLAY_n0365(0),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12763
    );
  COMP_DISPLAY_n0447110_SW11 : MUXF5
    port map (
      I0 => N12765,
      I1 => N12766,
      S => COMP_DISPLAY_VL,
      O => N11249
    );
  COMP_DISPLAY_n0447110_SW11_F : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => CHOICE3981,
      I1 => COMP_DISPLAY_VI,
      I2 => COMP_DISPLAY_VV,
      I3 => CHOICE3994,
      LO => N12765
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40211 : MUXF5
    port map (
      I0 => N12767,
      I1 => N12768,
      S => COMP_DISPLAY_n0337(4),
      O => COMP_DISPLAY_n0179_20_Q
    );
  COMP_DISPLAY_Mrom_n0179_inst_mux_f5_40211_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0337(0),
      I1 => COMP_DISPLAY_n0337(1),
      I2 => COMP_DISPLAY_n0337(3),
      I3 => COMP_DISPLAY_n0337(2),
      LO => N12767
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23811 : MUXF5
    port map (
      I0 => N12769,
      I1 => N12770,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_24_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23811_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(0),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      I3 => COMP_DISPLAY_n0331(3),
      LO => N12769
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC112 : MUXF5
    port map (
      I0 => N12771,
      I1 => N12772,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE2110
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC112_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_CHIFFRE_A_AFFICHER(3),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N31,
      I3 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_Mrom_DATA_N27,
      LO => N12771
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20911 : MUXF5
    port map (
      I0 => N12773,
      I1 => N12774,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_23_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20911_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12773
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16711 : MUXF5
    port map (
      I0 => N12775,
      I1 => N12776,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_9_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      LO => N12775
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_68811 : MUXF5
    port map (
      I0 => N12777,
      I1 => N12778,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_4_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_68811_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12777
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81411 : MUXF5
    port map (
      I0 => N12779,
      I1 => N12780,
      S => COMP_DISPLAY_n0355(4),
      O => COMP_DISPLAY_n0185_18_Q
    );
  COMP_DISPLAY_Mrom_n0185_inst_mux_f5_81411_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0355(3),
      I1 => COMP_DISPLAY_n0355(0),
      I2 => COMP_DISPLAY_n0355(1),
      I3 => COMP_DISPLAY_n0355(2),
      LO => N12779
    );
  COMP_DISPLAY_VL989 : MUXF5
    port map (
      I0 => N12781,
      I1 => N12782,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3405
    );
  COMP_DISPLAY_VL989_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_4_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_20_Q,
      LO => N12781
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19011 : MUXF5
    port map (
      I0 => N12783,
      I1 => N12784,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_4_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_19011_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12783
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5611 : MUXF5
    port map (
      I0 => N12785,
      I1 => N12786,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_10_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5611_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      LO => N12785
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8711 : MUXF5
    port map (
      I0 => N12787,
      I1 => N12788,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_13_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8711_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(0),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12787
    );
  COMP_DISPLAY_VI1282 : MUXF5
    port map (
      I0 => N12789,
      I1 => N12790,
      S => COMP_DISPLAY_N1912,
      O => CHOICE3697
    );
  COMP_DISPLAY_VI1282_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3696,
      I1 => COMP_DISPLAY_n0329(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0329_2_MUXF6,
      LO => N12789
    );
  COMP_DISPLAY_VI2246_SW0 : MUXF5
    port map (
      I0 => N12791,
      I1 => N12792,
      S => COMP_DISPLAY_n0352(4),
      O => N11323
    );
  COMP_DISPLAY_VI2246_SW0_F : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => COMP_DISPLAY_n0352(3),
      I1 => COMP_DISPLAY_MUX_BLOCK_n0352_2_MUXF62,
      I2 => CHOICE3868,
      LO => N12791
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3111 : MUXF5
    port map (
      I0 => N12793,
      I1 => N12794,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_13_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3111_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(0),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12793
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14711 : MUXF5
    port map (
      I0 => N12795,
      I1 => N12796,
      S => COMP_DISPLAY_n0367(4),
      O => COMP_DISPLAY_n0193_17_Q
    );
  COMP_DISPLAY_Mrom_n0193_inst_mux_f5_14711_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0367(1),
      I1 => COMP_DISPLAY_n0367(0),
      I2 => COMP_DISPLAY_n0367(2),
      I3 => COMP_DISPLAY_n0367(3),
      LO => N12795
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4411 : MUXF5
    port map (
      I0 => N12797,
      I1 => N12798,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_26_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4411_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(2),
      I1 => COMP_DISPLAY_n0358(3),
      I2 => COMP_DISPLAY_n0358(0),
      I3 => COMP_DISPLAY_n0358(1),
      LO => N12797
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41511 : MUXF5
    port map (
      I0 => N12799,
      I1 => N12800,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_5_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_41511_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12799
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28911 : MUXF5
    port map (
      I0 => N12801,
      I1 => N12802,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_19_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28911_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12801
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72311 : MUXF5
    port map (
      I0 => N12803,
      I1 => N12804,
      S => COMP_DISPLAY_n0354(4),
      O => COMP_DISPLAY_n0187_11_Q
    );
  COMP_DISPLAY_Mrom_n0187_inst_mux_f5_72311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0354(3),
      I1 => COMP_DISPLAY_n0354(1),
      I2 => COMP_DISPLAY_n0354(2),
      LO => N12803
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77911 : MUXF5
    port map (
      I0 => N12805,
      I1 => N12806,
      S => COMP_DISPLAY_n0343(4),
      O => COMP_DISPLAY_n0178_11_Q
    );
  COMP_DISPLAY_Mrom_n0178_inst_mux_f5_77911_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0343(3),
      I1 => COMP_DISPLAY_n0343(1),
      I2 => COMP_DISPLAY_n0343(2),
      LO => N12805
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30711 : MUXF5
    port map (
      I0 => N12807,
      I1 => N12808,
      S => COMP_DISPLAY_n0373(4),
      O => COMP_DISPLAY_n0174_9_Q
    );
  COMP_DISPLAY_Mrom_n0174_inst_mux_f5_30711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0373(3),
      I1 => COMP_DISPLAY_n0373(1),
      I2 => COMP_DISPLAY_n0373(2),
      LO => N12807
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4111 : MUXF5
    port map (
      I0 => N12809,
      I1 => N12810,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_23_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_4111_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(0),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(2),
      I3 => COMP_DISPLAY_n0358(3),
      LO => N12809
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46211 : MUXF5
    port map (
      I0 => N12811,
      I1 => N12812,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_24_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46211_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12811
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28811 : MUXF5
    port map (
      I0 => N12813,
      I1 => N12814,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_18_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28811_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(3),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(1),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12813
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36311 : MUXF5
    port map (
      I0 => N12815,
      I1 => N12816,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_9_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_36311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(3),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(2),
      LO => N12815
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_0_139 : MUXF5
    port map (
      I0 => N12817,
      I1 => N12818,
      S => COMP_CORE_XSCORE(3),
      O => CHOICE1271
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_0_139_F : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => COMP_CORE_XSCORE(2),
      I1 => N11523,
      I2 => COMP_CORE_XSCORE(5),
      O => N12817
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42511 : MUXF5
    port map (
      I0 => N12819,
      I1 => N12820,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_15_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42511_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(1),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(2),
      I3 => COMP_DISPLAY_n0342(3),
      LO => N12819
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27411 : MUXF5
    port map (
      I0 => N12821,
      I1 => N12822,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_4_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27411_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(3),
      I3 => COMP_DISPLAY_n0338(2),
      LO => N12821
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29711 : MUXF5
    port map (
      I0 => N12823,
      I1 => N12824,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_28_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_29711_F : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(0),
      I1 => COMP_DISPLAY_n0338(1),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12823
    );
  COMP_CORE_n0054_7_40 : MUXF5
    port map (
      I0 => N12825,
      I1 => N12826,
      S => COMP_CORE_COMP_RANDOM_Y_REG(1),
      O => CHOICE1897
    );
  COMP_CORE_n0054_7_40_F : LUT4
    generic map(
      INIT => X"0018"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(4),
      I1 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      I2 => COMP_CORE_COMP_RANDOM_Y_REG(2),
      I3 => COMP_CORE_COMP_RANDOM_Y_REG(0),
      O => N12825
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42811 : MUXF5
    port map (
      I0 => N12827,
      I1 => N12828,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_18_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_42811_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(3),
      I1 => COMP_DISPLAY_n0342(0),
      I2 => COMP_DISPLAY_n0342(1),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12827
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70211 : MUXF5
    port map (
      I0 => N12829,
      I1 => N12830,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_18_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70211_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(1),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12829
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75011 : MUXF5
    port map (
      I0 => N12831,
      I1 => N12832,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_10_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75011_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      LO => N12831
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43611 : MUXF5
    port map (
      I0 => N12833,
      I1 => N12834,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_26_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43611_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(2),
      I1 => COMP_DISPLAY_n0342(3),
      I2 => COMP_DISPLAY_n0342(0),
      I3 => COMP_DISPLAY_n0342(1),
      LO => N12833
    );
  COMP_DISPLAY_VI1758 : MUXF5
    port map (
      I0 => N12835,
      I1 => N12836,
      S => COMP_DISPLAY_N1941,
      O => CHOICE3788
    );
  COMP_DISPLAY_VI1758_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3787,
      I1 => COMP_DISPLAY_n0339(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF61,
      I3 => COMP_DISPLAY_MUX_BLOCK_n0339_2_MUXF6,
      LO => N12835
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16811 : MUXF5
    port map (
      I0 => N12837,
      I1 => N12838,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_10_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_16811_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      LO => N12837
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70311 : MUXF5
    port map (
      I0 => N12839,
      I1 => N12840,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_19_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_70311_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(0),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(3),
      I3 => COMP_DISPLAY_n0357(2),
      LO => N12839
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5211 : MUXF5
    port map (
      I0 => N12841,
      I1 => N12842,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_6_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5211_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(1),
      I1 => COMP_DISPLAY_n0365(2),
      I2 => COMP_DISPLAY_n0365(0),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12841
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11511 : MUXF5
    port map (
      I0 => N12843,
      I1 => N12844,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_13_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11511_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(3),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(0),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12843
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5911 : MUXF5
    port map (
      I0 => N12845,
      I1 => N12846,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_13_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5911_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(0),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12845
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51311 : MUXF5
    port map (
      I0 => N12847,
      I1 => N12848,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_19_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51311_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(3),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N12847
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC184 : MUXF5
    port map (
      I0 => N12849,
      I1 => N12850,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE2129
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_VC184_F : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_DISP_DATA_2_Q,
      LO => N12849
    );
  COMP_DISPLAY_VTS11 : MUXF5
    port map (
      I0 => N12851,
      I1 => N12852,
      S => COMP_DISPLAY_COMP_CTRL_VGA_YY(1),
      O => CHOICE2282
    );
  COMP_DISPLAY_VTS11_F : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(0),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(0),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      O => N12851
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8611 : MUXF5
    port map (
      I0 => N12853,
      I1 => N12854,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_12_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8611_F : LUT4_L
    generic map(
      INIT => X"607F"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12853
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_21211 : MUXF5
    port map (
      I0 => N12855,
      I1 => N12856,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_26_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_21211_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(2),
      I1 => COMP_DISPLAY_n0370(3),
      I2 => COMP_DISPLAY_n0370(0),
      I3 => COMP_DISPLAY_n0370(1),
      LO => N12855
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18111 : MUXF5
    port map (
      I0 => N12857,
      I1 => N12858,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_23_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_18111_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(0),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(2),
      I3 => COMP_DISPLAY_n0369(3),
      LO => N12857
    );
  COMP_DISPLAY_VL697 : MUXF5
    port map (
      I0 => N12859,
      I1 => N12860,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3344
    );
  COMP_DISPLAY_VL697_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_5_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_21_Q,
      LO => N12859
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5511 : MUXF5
    port map (
      I0 => N12861,
      I1 => N12862,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_9_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(3),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      LO => N12861
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33711 : MUXF5
    port map (
      I0 => N12863,
      I1 => N12864,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_11_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33711_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(3),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(2),
      LO => N12863
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8311 : MUXF5
    port map (
      I0 => N12865,
      I1 => N12866,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_9_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      LO => N12865
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17211 : MUXF5
    port map (
      I0 => N12867,
      I1 => N12868,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_14_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17211_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(1),
      I2 => COMP_DISPLAY_n0369(0),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12867
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20311 : MUXF5
    port map (
      I0 => N12869,
      I1 => N12870,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_17_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20311_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(1),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(2),
      I3 => COMP_DISPLAY_n0370(3),
      LO => N12869
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48711 : MUXF5
    port map (
      I0 => N12871,
      I1 => N12872,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_21_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_48711_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(3),
      I3 => COMP_DISPLAY_n0348(2),
      LO => N12871
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22511 : MUXF5
    port map (
      I0 => N12873,
      I1 => N12874,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_11_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(2),
      LO => N12873
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22711 : MUXF5
    port map (
      I0 => N12875,
      I1 => N12876,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_13_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_22711_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(3),
      I1 => COMP_DISPLAY_n0331(1),
      I2 => COMP_DISPLAY_n0331(0),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12875
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45911 : MUXF5
    port map (
      I0 => N12877,
      I1 => N12878,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_21_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45911_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12877
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28511 : MUXF5
    port map (
      I0 => N12879,
      I1 => N12880,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_15_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_28511_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(1),
      I1 => COMP_DISPLAY_n0338(0),
      I2 => COMP_DISPLAY_n0338(2),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12879
    );
  U9_U12_n001181 : MUXF5
    port map (
      I0 => N12881,
      I1 => N12882,
      S => U9_U12_NBIT(1),
      O => CHOICE1642
    );
  U9_U12_n001181_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U9_U12_NBIT(2),
      I1 => U9_U11_DATA(0),
      I2 => U9_U11_DATA(4),
      O => N12881
    );
  COMP_DISPLAY_VVO534 : MUXF5
    port map (
      I0 => N12883,
      I1 => N12884,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE2493
    );
  COMP_DISPLAY_VVO534_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_31_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_23_Q,
      LO => N12883
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_7211 : MUXF5
    port map (
      I0 => N12885,
      I1 => N12886,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_26_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_7211_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(2),
      I1 => COMP_DISPLAY_n0365(3),
      I2 => COMP_DISPLAY_n0365(0),
      I3 => COMP_DISPLAY_n0365(1),
      LO => N12885
    );
  COMP_DISPLAY_VI98 : MUXF5
    port map (
      I0 => N12887,
      I1 => N12888,
      S => COMP_DISPLAY_n0362(4),
      O => CHOICE3470
    );
  COMP_DISPLAY_VI98_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3469,
      I1 => COMP_DISPLAY_n0362(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0362_2_MUXF62,
      I3 => CHOICE3458,
      LO => N12887
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75111 : MUXF5
    port map (
      I0 => N12889,
      I1 => N12890,
      S => COMP_DISPLAY_n0344(4),
      O => COMP_DISPLAY_n0182_11_Q
    );
  COMP_DISPLAY_Mrom_n0182_inst_mux_f5_75111_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0344(3),
      I1 => COMP_DISPLAY_n0344(1),
      I2 => COMP_DISPLAY_n0344(2),
      LO => N12889
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46111 : MUXF5
    port map (
      I0 => N12891,
      I1 => N12892,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_23_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46111_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12891
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23011 : MUXF5
    port map (
      I0 => N12893,
      I1 => N12894,
      S => COMP_DISPLAY_n0331(4),
      O => COMP_DISPLAY_n0197_16_Q
    );
  COMP_DISPLAY_Mrom_n0197_inst_mux_f5_23011_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0331(1),
      I1 => COMP_DISPLAY_n0331(0),
      I2 => COMP_DISPLAY_n0331(3),
      I3 => COMP_DISPLAY_n0331(2),
      LO => N12893
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9211 : MUXF5
    port map (
      I0 => N12895,
      I1 => N12896,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_18_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9211_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(1),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12895
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20411 : MUXF5
    port map (
      I0 => N12897,
      I1 => N12898,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_18_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20411_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(3),
      I1 => COMP_DISPLAY_n0370(0),
      I2 => COMP_DISPLAY_n0370(1),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12897
    );
  COMP_DISPLAY_VI1904 : MUXF5
    port map (
      I0 => N12899,
      I1 => N12900,
      S => COMP_DISPLAY_n0340(4),
      O => CHOICE3813
    );
  COMP_DISPLAY_VI1904_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => CHOICE3812,
      I1 => COMP_DISPLAY_n0340(3),
      I2 => COMP_DISPLAY_MUX_BLOCK_n0340_2_MUXF62,
      I3 => CHOICE3801,
      LO => N12899
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9011 : MUXF5
    port map (
      I0 => N12901,
      I1 => N12902,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_16_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9011_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(1),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12901
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50911 : MUXF5
    port map (
      I0 => N12903,
      I1 => N12904,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_15_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50911_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(1),
      I1 => COMP_DISPLAY_n0351(0),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12903
    );
  COMP_DISPLAY_VVO234 : MUXF5
    port map (
      I0 => N12905,
      I1 => N12906,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE2432
    );
  COMP_DISPLAY_VVO234_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_30_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_22_Q,
      LO => N12905
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46411 : MUXF5
    port map (
      I0 => N12907,
      I1 => N12908,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_26_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_46411_F : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(2),
      I1 => COMP_DISPLAY_n0346(3),
      I2 => COMP_DISPLAY_n0346(0),
      I3 => COMP_DISPLAY_n0346(1),
      LO => N12907
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45711 : MUXF5
    port map (
      I0 => N12909,
      I1 => N12910,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_19_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_45711_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12909
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33211 : MUXF5
    port map (
      I0 => N12911,
      I1 => N12912,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_6_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_33211_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(1),
      I1 => COMP_DISPLAY_n0330(2),
      I2 => COMP_DISPLAY_n0330(0),
      I3 => COMP_DISPLAY_n0330(3),
      LO => N12911
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17611 : MUXF5
    port map (
      I0 => N12913,
      I1 => N12914,
      S => COMP_DISPLAY_n0369(4),
      O => COMP_DISPLAY_n0195_18_Q
    );
  COMP_DISPLAY_Mrom_n0195_inst_mux_f5_17611_F : LUT4_L
    generic map(
      INIT => X"4557"
    )
    port map (
      I0 => COMP_DISPLAY_n0369(3),
      I1 => COMP_DISPLAY_n0369(0),
      I2 => COMP_DISPLAY_n0369(1),
      I3 => COMP_DISPLAY_n0369(2),
      LO => N12913
    );
  COMP_DISPLAY_VV232 : MUXF5
    port map (
      I0 => N12915,
      I1 => N12916,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE3126
    );
  COMP_DISPLAY_VV232_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_62_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_54_Q,
      LO => N12915
    );
  COMP_DISPLAY_VTB482 : MUXF5
    port map (
      I0 => N12917,
      I1 => N12918,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(3),
      O => CHOICE2908
    );
  COMP_DISPLAY_VTB482_F : LUT4_L
    generic map(
      INIT => X"DAD8"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_XX(4),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(2),
      I2 => COMP_DISPLAY_COMP_CTRL_VGA_XX(1),
      I3 => COMP_DISPLAY_COMP_CTRL_VGA_YY(2),
      LO => N12917
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20611 : MUXF5
    port map (
      I0 => N12919,
      I1 => N12920,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_20_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20611_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12919
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9111 : MUXF5
    port map (
      I0 => N12921,
      I1 => N12922,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_17_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9111_F : LUT4_L
    generic map(
      INIT => X"085F"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(1),
      I1 => COMP_DISPLAY_n0361(0),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12921
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34711 : MUXF5
    port map (
      I0 => N12923,
      I1 => N12924,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_21_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34711_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12923
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20711 : MUXF5
    port map (
      I0 => N12925,
      I1 => N12926,
      S => COMP_DISPLAY_n0370(4),
      O => COMP_DISPLAY_n0196_21_Q
    );
  COMP_DISPLAY_Mrom_n0196_inst_mux_f5_20711_F : LUT4_L
    generic map(
      INIT => X"0809"
    )
    port map (
      I0 => COMP_DISPLAY_n0370(0),
      I1 => COMP_DISPLAY_n0370(1),
      I2 => COMP_DISPLAY_n0370(3),
      I3 => COMP_DISPLAY_n0370(2),
      LO => N12925
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3211 : MUXF5
    port map (
      I0 => N12927,
      I1 => N12928,
      S => COMP_DISPLAY_n0358(4),
      O => COMP_DISPLAY_n0189_14_Q
    );
  COMP_DISPLAY_Mrom_n0189_inst_mux_f5_3211_F : LUT4_L
    generic map(
      INIT => X"157D"
    )
    port map (
      I0 => COMP_DISPLAY_n0358(3),
      I1 => COMP_DISPLAY_n0358(1),
      I2 => COMP_DISPLAY_n0358(0),
      I3 => COMP_DISPLAY_n0358(2),
      LO => N12927
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11811 : MUXF5
    port map (
      I0 => N12929,
      I1 => N12930,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_16_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_11811_F : LUT4_L
    generic map(
      INIT => X"656F"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(1),
      I1 => COMP_DISPLAY_n0364(0),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N12929
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6611 : MUXF5
    port map (
      I0 => N12931,
      I1 => N12932,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_20_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6611_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(3),
      I3 => COMP_DISPLAY_n0365(2),
      LO => N12931
    );
  COMP_DISPLAY_VV176 : MUXF5
    port map (
      I0 => N12933,
      I1 => N12934,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE3112
    );
  COMP_DISPLAY_VV176_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_58_Q,
      I3 => COMP_DISPLAY_n0460_50_Q,
      LO => N12933
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5111 : MUXF5
    port map (
      I0 => N12935,
      I1 => N12936,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_5_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_5111_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12935
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51811 : MUXF5
    port map (
      I0 => N12937,
      I1 => N12938,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_24_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_51811_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(0),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      I3 => COMP_DISPLAY_n0351(3),
      LO => N12937
    );
  COMP_CORE_n0054_5_40 : MUXF5
    port map (
      I0 => N12939,
      I1 => COMP_CORE_COMP_RANDOM_Y_REG_3_rt,
      S => COMP_CORE_n0169,
      O => CHOICE1879
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8511 : MUXF5
    port map (
      I0 => N12941,
      I1 => N12942,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_11_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_8511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(3),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      LO => N12941
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27611 : MUXF5
    port map (
      I0 => N12943,
      I1 => N12944,
      S => COMP_DISPLAY_n0338(4),
      O => COMP_DISPLAY_n0180_6_Q
    );
  COMP_DISPLAY_Mrom_n0180_inst_mux_f5_27611_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0338(1),
      I1 => COMP_DISPLAY_n0338(2),
      I2 => COMP_DISPLAY_n0338(0),
      I3 => COMP_DISPLAY_n0338(3),
      LO => N12943
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC184 : MUXF5
    port map (
      I0 => N12945,
      I1 => N12946,
      S => COMP_DISPLAY_X_MIN_2(5),
      O => CHOICE2625
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_VC184_F : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => COMP_DISPLAY_X_MIN_2(3),
      I1 => COMP_DISPLAY_X_MIN_2(4),
      I2 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_DISP_DATA_2_Q,
      LO => N12945
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43011 : MUXF5
    port map (
      I0 => N12947,
      I1 => N12948,
      S => COMP_DISPLAY_n0342(4),
      O => COMP_DISPLAY_n0181_20_Q
    );
  COMP_DISPLAY_Mrom_n0181_inst_mux_f5_43011_F : LUT4_L
    generic map(
      INIT => X"091B"
    )
    port map (
      I0 => COMP_DISPLAY_n0342(0),
      I1 => COMP_DISPLAY_n0342(1),
      I2 => COMP_DISPLAY_n0342(3),
      I3 => COMP_DISPLAY_n0342(2),
      LO => N12947
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50711 : MUXF5
    port map (
      I0 => N12949,
      I1 => N12950,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_13_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50711_F : LUT4_L
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(0),
      I3 => COMP_DISPLAY_n0351(2),
      LO => N12949
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69511 : MUXF5
    port map (
      I0 => N12951,
      I1 => N12952,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_11_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69511_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(3),
      I1 => COMP_DISPLAY_n0357(1),
      I2 => COMP_DISPLAY_n0357(2),
      LO => N12951
    );
  COMP_DISPLAY_VV395 : MUXF5
    port map (
      I0 => N12953,
      I1 => N12954,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE3158
    );
  COMP_DISPLAY_VV395_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0460_61_Q,
      I1 => COMP_DISPLAY_n0270(2),
      I2 => COMP_DISPLAY_n0270(3),
      I3 => COMP_DISPLAY_n0460_53_Q,
      LO => N12953
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_3_60 : MUXF5
    port map (
      I0 => N12955,
      I1 => N12956,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => CHOICE1381
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_3_60_F : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_CORE_XSCORE(6),
      I1 => COMP_CORE_XSCORE(4),
      I2 => COMP_CORE_XSCORE(5),
      O => N12955
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49011 : MUXF5
    port map (
      I0 => N12957,
      I1 => N12958,
      S => COMP_DISPLAY_n0348(4),
      O => COMP_DISPLAY_n0184_24_Q
    );
  COMP_DISPLAY_Mrom_n0184_inst_mux_f5_49011_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0348(0),
      I1 => COMP_DISPLAY_n0348(1),
      I2 => COMP_DISPLAY_n0348(2),
      I3 => COMP_DISPLAY_n0348(3),
      LO => N12957
    );
  COMP_DISPLAY_VTB747 : MUXF5
    port map (
      I0 => N12959,
      I1 => N12960,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(5),
      O => CHOICE2962
    );
  COMP_DISPLAY_VTB747_F : LUT3_L
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CHOICE2948,
      I1 => CHOICE2956,
      I2 => CHOICE2957,
      LO => N12959
    );
  COMP_CORE_SEQUENCEUR_FFd2_In_947 : MUXF5
    port map (
      I0 => N12961,
      I1 => N12962,
      S => COMP_CORE_SEQUENCEUR_FFd2,
      O => COMP_CORE_SEQUENCEUR_FFd2_In
    );
  COMP_CORE_SEQUENCEUR_FFd2_In_F : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_lefti,
      I1 => COMP_CORE_SEQUENCEUR_FFd1,
      O => N12961
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9311 : MUXF5
    port map (
      I0 => N12963,
      I1 => N12964,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_19_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9311_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(3),
      I3 => COMP_DISPLAY_n0361(2),
      LO => N12963
    );
  COMP_DISPLAY_VP161 : MUXF5
    port map (
      I0 => N12965,
      I1 => N12966,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(8),
      O => CHOICE2198
    );
  COMP_DISPLAY_VP161_F : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => COMP_DISPLAY_COMP_CTRL_VGA_YY(5),
      I1 => COMP_DISPLAY_COMP_CTRL_VGA_XX(7),
      I2 => CHOICE2173,
      LO => N12965
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0110 : MUXF5
    port map (
      I0 => N12967,
      I1 => N12968,
      S => COMP_SOURIS_INSTANCE_SOURIS_despyi(1),
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(1)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0110_F : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd14,
      I3 => N201,
      O => N12967
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50311 : MUXF5
    port map (
      I0 => N12969,
      I1 => N12970,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_9_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50311_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      LO => N12969
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_1_176 : MUXF5
    port map (
      I0 => N12971,
      I1 => N12972,
      S => COMP_DISPLAY_X_MIN_2(6),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033(1)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_1_176_F : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE1522,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_N32,
      I2 => COMP_CORE_XSCORE(6),
      I3 => CHOICE1517,
      O => N12971
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44211 : MUXF5
    port map (
      I0 => N12973,
      I1 => N12974,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_4_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44211_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(3),
      I3 => COMP_DISPLAY_n0346(2),
      LO => N12973
    );
  COMP_DISPLAY_VL368 : MUXF5
    port map (
      I0 => N12975,
      I1 => N12976,
      S => COMP_DISPLAY_n0318(5),
      O => CHOICE3280
    );
  COMP_DISPLAY_VL368_F : LUT4_L
    generic map(
      INIT => X"3202"
    )
    port map (
      I0 => COMP_DISPLAY_n0008_3_Q,
      I1 => COMP_DISPLAY_n0318(3),
      I2 => COMP_DISPLAY_n0318(4),
      I3 => COMP_DISPLAY_n0008_19_Q,
      LO => N12975
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44411 : MUXF5
    port map (
      I0 => N12977,
      I1 => N12978,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_6_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44411_F : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(1),
      I1 => COMP_DISPLAY_n0346(2),
      I2 => COMP_DISPLAY_n0346(0),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12977
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50411 : MUXF5
    port map (
      I0 => N12979,
      I1 => N12980,
      S => COMP_DISPLAY_n0351(4),
      O => COMP_DISPLAY_n0186_10_Q
    );
  COMP_DISPLAY_Mrom_n0186_inst_mux_f5_50411_F : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => COMP_DISPLAY_n0351(3),
      I1 => COMP_DISPLAY_n0351(1),
      I2 => COMP_DISPLAY_n0351(2),
      LO => N12979
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_3_60 : MUXF5
    port map (
      I0 => N12981,
      I1 => N12982,
      S => COMP_DISPLAY_X_MIN_2(6),
      O => CHOICE1404
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_OMBRE_n0033_3_60_F : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => COMP_CORE_XSCORE(6),
      I1 => COMP_CORE_XSCORE(4),
      I2 => COMP_CORE_XSCORE(5),
      O => N12981
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_1_178 : MUXF5
    port map (
      I0 => N12983,
      I1 => N12984,
      S => COMP_DISPLAY_COMP_CTRL_VGA_XX(6),
      O => COMP_DISPLAY_COMP_VIDEO_SCORE_n0033(1)
    );
  COMP_DISPLAY_COMP_VIDEO_SCORE_n0033_1_178_F : LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => CHOICE1522,
      I1 => COMP_DISPLAY_COMP_VIDEO_SCORE_N32,
      I2 => COMP_CORE_XSCORE(6),
      I3 => CHOICE1517,
      O => N12983
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44311 : MUXF5
    port map (
      I0 => N12985,
      I1 => N12986,
      S => COMP_DISPLAY_n0346(4),
      O => COMP_DISPLAY_n0183_5_Q
    );
  COMP_DISPLAY_Mrom_n0183_inst_mux_f5_44311_F : LUT4_L
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => COMP_DISPLAY_n0346(0),
      I1 => COMP_DISPLAY_n0346(1),
      I2 => COMP_DISPLAY_n0346(2),
      I3 => COMP_DISPLAY_n0346(3),
      LO => N12985
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_35811 : MUXF5
    port map (
      I0 => N12987,
      I1 => N12988,
      S => COMP_DISPLAY_n0333(4),
      O => COMP_DISPLAY_n0176_4_Q
    );
  COMP_DISPLAY_Mrom_n0176_inst_mux_f5_35811_F : LUT4_L
    generic map(
      INIT => X"1890"
    )
    port map (
      I0 => COMP_DISPLAY_n0333(0),
      I1 => COMP_DISPLAY_n0333(1),
      I2 => COMP_DISPLAY_n0333(3),
      I3 => COMP_DISPLAY_n0333(2),
      LO => N12987
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_7011 : MUXF5
    port map (
      I0 => N12989,
      I1 => N12990,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_24_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_7011_F : LUT4_L
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N12989
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9711 : MUXF5
    port map (
      I0 => N12991,
      I1 => N12992,
      S => COMP_DISPLAY_n0361(4),
      O => COMP_DISPLAY_n0191_23_Q
    );
  COMP_DISPLAY_Mrom_n0191_inst_mux_f5_9711_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0361(0),
      I1 => COMP_DISPLAY_n0361(1),
      I2 => COMP_DISPLAY_n0361(2),
      I3 => COMP_DISPLAY_n0361(3),
      LO => N12991
    );
  COMP_DISPLAY_VV473 : MUXF5
    port map (
      I0 => N12993,
      I1 => N12994,
      S => COMP_DISPLAY_n0270(4),
      O => CHOICE3173
    );
  COMP_DISPLAY_VV473_F : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => COMP_DISPLAY_n0270(2),
      I1 => COMP_DISPLAY_n0270(3),
      I2 => COMP_DISPLAY_n0460_59_Q,
      I3 => COMP_DISPLAY_n0460_51_Q,
      LO => N12993
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69911 : MUXF5
    port map (
      I0 => N12995,
      I1 => N12996,
      S => COMP_DISPLAY_n0357(4),
      O => COMP_DISPLAY_n0188_15_Q
    );
  COMP_DISPLAY_Mrom_n0188_inst_mux_f5_69911_F : LUT4_L
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => COMP_DISPLAY_n0357(1),
      I1 => COMP_DISPLAY_n0357(0),
      I2 => COMP_DISPLAY_n0357(2),
      I3 => COMP_DISPLAY_n0357(3),
      LO => N12995
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0116 : MUXF5
    port map (
      I0 => N12997,
      I1 => N12998,
      S => COMP_SOURIS_INSTANCE_SOURIS_despyi(4),
      O => COMP_SOURIS_INSTANCE_SOURIS_p_despy(4)
    );
  COMP_SOURIS_INSTANCE_SOURIS_n0116_F : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd1,
      I1 => COMP_SOURIS_INSTANCE_SOURIS_ntrama_FFd2,
      I2 => COMP_SOURIS_INSTANCE_SOURIS_estact_FFd19,
      I3 => N201,
      O => N12997
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34511 : MUXF5
    port map (
      I0 => N12999,
      I1 => N13000,
      S => COMP_DISPLAY_n0330(4),
      O => COMP_DISPLAY_n0175_19_Q
    );
  COMP_DISPLAY_Mrom_n0175_inst_mux_f5_34511_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0330(0),
      I1 => COMP_DISPLAY_n0330(1),
      I2 => COMP_DISPLAY_n0330(3),
      I3 => COMP_DISPLAY_n0330(2),
      LO => N12999
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6911 : MUXF5
    port map (
      I0 => N13001,
      I1 => N13002,
      S => COMP_DISPLAY_n0365(4),
      O => COMP_DISPLAY_n0190_23_Q
    );
  COMP_DISPLAY_Mrom_n0190_inst_mux_f5_6911_F : LUT4_L
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => COMP_DISPLAY_n0365(0),
      I1 => COMP_DISPLAY_n0365(1),
      I2 => COMP_DISPLAY_n0365(2),
      I3 => COMP_DISPLAY_n0365(3),
      LO => N13001
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12111 : MUXF5
    port map (
      I0 => N13003,
      I1 => N13004,
      S => COMP_DISPLAY_n0364(4),
      O => COMP_DISPLAY_n0192_19_Q
    );
  COMP_DISPLAY_Mrom_n0192_inst_mux_f5_12111_F : LUT4_L
    generic map(
      INIT => X"011F"
    )
    port map (
      I0 => COMP_DISPLAY_n0364(0),
      I1 => COMP_DISPLAY_n0364(1),
      I2 => COMP_DISPLAY_n0364(3),
      I3 => COMP_DISPLAY_n0364(2),
      LO => N13003
    );
  COMP_CORE_COMP_RANDOM_Y_REG_3_rt_948 : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => COMP_CORE_COMP_RANDOM_Y_REG(3),
      O => COMP_CORE_COMP_RANDOM_Y_REG_3_rt
    );
  RAZ_IBUF_1_949 : BUF
    port map (
      I => RAZ_IBUF,
      O => RAZ_IBUF_1
    );

end Structure;

