$date
	Wed Oct  9 11:44:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module exp2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & vars [31:0] $end
$scope module exp2_uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b100 &
0%
0$
0#
0"
0!
$end
#5
1%
b1 '
#10
0%
1$
b10 '
#15
1!
1%
b11 '
#20
0!
0%
0$
1#
b100 '
#25
1%
b101 '
#30
0%
1$
b110 '
#35
1!
1%
b111 '
#40
0!
0%
0$
0#
1"
b1000 '
#45
1%
b1001 '
#50
0%
1$
b1010 '
#55
1!
1%
b1011 '
#60
0%
0$
1#
b1100 '
#65
1%
b1101 '
#70
0%
1$
b1110 '
#75
1%
b1111 '
#80
b10000 '
