#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 22:26:56 2023
# Process ID: 20592
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_1_synth_1
# Command line: vivado.exe -log swerv_soc_PWM_w_Int_v1_0_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_PWM_w_Int_v1_0_0_1.tcl
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_1_synth_1/swerv_soc_PWM_w_Int_v1_0_0_1.vds
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source swerv_soc_PWM_w_Int_v1_0_0_1.tcl -notrace
