
*** Running vivado
    with args -log system_san_cnt_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_san_cnt_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_san_cnt_0_0.tcl -notrace
Command: synth_design -top system_san_cnt_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 385.594 ; gain = 101.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_san_cnt_0_0' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_san_cnt_0_0/synth/system_san_cnt_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'san_cnt_v1_0' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0.v:4]
	Parameter COUNT_DEPTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'san_cnt_v1_0_S_AXI' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI.v:4]
	Parameter COUNT_DEPTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI.v:374]
INFO: [Synth 8-6157] synthesizing module 'san_cnt' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/src/san_cnt.v:23]
	Parameter COUNT_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element COUNT_SAN_reg was removed.  [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/src/san_cnt.v:39]
WARNING: [Synth 8-6014] Unused sequential element EXT_IRQ_REG_reg was removed.  [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/src/san_cnt.v:52]
INFO: [Synth 8-6155] done synthesizing module 'san_cnt' (1#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/src/san_cnt.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'axi_awaddr' does not match port width (3) of module 'san_cnt' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI.v:409]
INFO: [Synth 8-6155] done synthesizing module 'san_cnt_v1_0_S_AXI' (2#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'san_cnt_v1_0_S_AXI_INTR' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI_INTR.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI_INTR.v:512]
INFO: [Synth 8-6155] done synthesizing module 'san_cnt_v1_0_S_AXI_INTR' (3#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'san_cnt_v1_0' (4#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/b6ef/hdl/san_cnt_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_san_cnt_0_0' (5#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_san_cnt_0_0/synth/system_san_cnt_0_0.v:57]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design san_cnt has unconnected port slv_reg3
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 440.012 ; gain = 155.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 440.012 ; gain = 155.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 440.012 ; gain = 155.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 786.844 ; gain = 0.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 786.844 ; gain = 502.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 786.844 ; gain = 502.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 786.844 ; gain = 502.383
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "intr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 786.844 ; gain = 502.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module san_cnt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module san_cnt_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module san_cnt_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_intr_wdata[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[1]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_araddr_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_araddr_reg[0]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 786.844 ; gain = 502.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 789.977 ; gain = 505.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 790.051 ; gain = 505.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     6|
|3     |LUT3 |    35|
|4     |LUT4 |    21|
|5     |LUT5 |     3|
|6     |LUT6 |    12|
|7     |FDRE |    99|
|8     |FDSE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   185|
|2     |  inst                           |san_cnt_v1_0            |   185|
|3     |    san_cnt_v1_0_S_AXI_INTR_inst |san_cnt_v1_0_S_AXI_INTR |    60|
|4     |    san_cnt_v1_0_S_AXI_inst      |san_cnt_v1_0_S_AXI      |   125|
|5     |      U1                         |san_cnt                 |     4|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:56 . Memory (MB): peak = 809.762 ; gain = 178.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 809.762 ; gain = 525.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 812.695 ; gain = 539.770
INFO: [Common 17-1381] The checkpoint 'D:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/system_san_cnt_0_0_synth_1/system_san_cnt_0_0.dcp' has been generated.
