
lab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000be  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000006c  00800060  000000be  00000132  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000019e  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000001d0  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000028  00000000  00000000  00000210  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000647  00000000  00000000  00000238  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000054a  00000000  00000000  0000087f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000029b  00000000  00000000  00000dc9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000034  00000000  00000000  00001064  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000002f3  00000000  00000000  00001098  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000058  00000000  00000000  0000138b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000030  00000000  00000000  000013e3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	10 c0       	rjmp	.+32     	; 0x22 <__ctors_end>
   2:	22 c0       	rjmp	.+68     	; 0x48 <__bad_interrupt>
   4:	21 c0       	rjmp	.+66     	; 0x48 <__bad_interrupt>
   6:	20 c0       	rjmp	.+64     	; 0x48 <__bad_interrupt>
   8:	1f c0       	rjmp	.+62     	; 0x48 <__bad_interrupt>
   a:	1e c0       	rjmp	.+60     	; 0x48 <__bad_interrupt>
   c:	1d c0       	rjmp	.+58     	; 0x48 <__bad_interrupt>
   e:	1c c0       	rjmp	.+56     	; 0x48 <__bad_interrupt>
  10:	1b c0       	rjmp	.+54     	; 0x48 <__bad_interrupt>
  12:	1a c0       	rjmp	.+52     	; 0x48 <__bad_interrupt>
  14:	19 c0       	rjmp	.+50     	; 0x48 <__bad_interrupt>
  16:	18 c0       	rjmp	.+48     	; 0x48 <__bad_interrupt>
  18:	17 c0       	rjmp	.+46     	; 0x48 <__bad_interrupt>
  1a:	16 c0       	rjmp	.+44     	; 0x48 <__bad_interrupt>
  1c:	15 c0       	rjmp	.+42     	; 0x48 <__bad_interrupt>
  1e:	14 c0       	rjmp	.+40     	; 0x48 <__bad_interrupt>
  20:	13 c0       	rjmp	.+38     	; 0x48 <__bad_interrupt>

00000022 <__ctors_end>:
  22:	11 24       	eor	r1, r1
  24:	1f be       	out	0x3f, r1	; 63
  26:	cf e5       	ldi	r28, 0x5F	; 95
  28:	d2 e0       	ldi	r29, 0x02	; 2
  2a:	de bf       	out	0x3e, r29	; 62
  2c:	cd bf       	out	0x3d, r28	; 61

0000002e <__do_copy_data>:
  2e:	10 e0       	ldi	r17, 0x00	; 0
  30:	a0 e6       	ldi	r26, 0x60	; 96
  32:	b0 e0       	ldi	r27, 0x00	; 0
  34:	ee eb       	ldi	r30, 0xBE	; 190
  36:	f0 e0       	ldi	r31, 0x00	; 0
  38:	02 c0       	rjmp	.+4      	; 0x3e <__SP_H__>
  3a:	05 90       	lpm	r0, Z+
  3c:	0d 92       	st	X+, r0
  3e:	ac 3c       	cpi	r26, 0xCC	; 204
  40:	b1 07       	cpc	r27, r17
  42:	d9 f7       	brne	.-10     	; 0x3a <__do_copy_data+0xc>
  44:	14 d0       	rcall	.+40     	; 0x6e <main>
  46:	39 c0       	rjmp	.+114    	; 0xba <_exit>

00000048 <__bad_interrupt>:
  48:	db cf       	rjmp	.-74     	; 0x0 <__vectors>

0000004a <uart_puts>:
	while(!(UCSRA & (1<<UDRE))){}
	UDR = c;
}

static void uart_puts(const char* s){
	while(*s){
  4a:	fc 01       	movw	r30, r24
  4c:	20 81       	ld	r18, Z
  4e:	22 23       	and	r18, r18
  50:	69 f0       	breq	.+26     	; 0x6c <uart_puts+0x22>
	UCSRC = (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0); // 8N1
}

static void uart_putc(char c){
	while(!(UCSRA & (1<<UDRE))){}
	UDR = c;
  52:	9d e0       	ldi	r25, 0x0D	; 13
}

static void uart_puts(const char* s){
	while(*s){
		if(*s=='\n') uart_putc('\r');
  54:	2a 30       	cpi	r18, 0x0A	; 10
  56:	19 f4       	brne	.+6      	; 0x5e <uart_puts+0x14>
	UCSRB = (1<<RXEN) | (1<<TXEN);
	UCSRC = (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0); // 8N1
}

static void uart_putc(char c){
	while(!(UCSRA & (1<<UDRE))){}
  58:	5d 9b       	sbis	0x0b, 5	; 11
  5a:	fe cf       	rjmp	.-4      	; 0x58 <uart_puts+0xe>
	UDR = c;
  5c:	9c b9       	out	0x0c, r25	; 12
}

static void uart_puts(const char* s){
	while(*s){
		if(*s=='\n') uart_putc('\r');
		uart_putc(*s++);
  5e:	81 91       	ld	r24, Z+
	UCSRB = (1<<RXEN) | (1<<TXEN);
	UCSRC = (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0); // 8N1
}

static void uart_putc(char c){
	while(!(UCSRA & (1<<UDRE))){}
  60:	5d 9b       	sbis	0x0b, 5	; 11
  62:	fe cf       	rjmp	.-4      	; 0x60 <uart_puts+0x16>
	UDR = c;
  64:	8c b9       	out	0x0c, r24	; 12
}

static void uart_puts(const char* s){
	while(*s){
  66:	20 81       	ld	r18, Z
  68:	21 11       	cpse	r18, r1
  6a:	f4 cf       	rjmp	.-24     	; 0x54 <uart_puts+0xa>
  6c:	08 95       	ret

0000006e <main>:
#else
#define UBRR_VAL ((F_CPU/(16*BAUD))-1)
#endif

static void uart_init(void){
	UBRRH = (uint8_t)(UBRR_VAL >> 8);
  6e:	10 bc       	out	0x20, r1	; 32
	UBRRL = (uint8_t)(UBRR_VAL & 0xFF);
  70:	87 e6       	ldi	r24, 0x67	; 103
  72:	89 b9       	out	0x09, r24	; 9
	#if USE_U2X
	UCSRA = (1<<U2X);
  74:	82 e0       	ldi	r24, 0x02	; 2
  76:	8b b9       	out	0x0b, r24	; 11
	#else
	UCSRA = 0;
	#endif
	UCSRB = (1<<RXEN) | (1<<TXEN);
  78:	88 e1       	ldi	r24, 0x18	; 24
  7a:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0); // 8N1
  7c:	86 e8       	ldi	r24, 0x86	; 134
  7e:	80 bd       	out	0x20, r24	; 32
}

/* -------- Comparator Init (PD6=Ain0, PD7=Ain1) -------- */
static void comparator_init(void){
	/* PD6 (AIN0) input, PD7 (AIN1) input */
	DDRD &= ~((1<<PD6) | (1<<PD7));
  80:	81 b3       	in	r24, 0x11	; 17
  82:	8f 73       	andi	r24, 0x3F	; 63
  84:	81 bb       	out	0x11, r24	; 17

	/* Comparator ON, no interrupt, normal mode
	   ACSR = 0x00;
	   Bit 5 ACO gives comparator output
	*/
	ACSR = 0x00;
  86:	18 b8       	out	0x08, r1	; 8

int main(void){
	uart_init();
	comparator_init();

	uart_puts("\nATmega8515 Analog Comparator Test\n");
  88:	80 e6       	ldi	r24, 0x60	; 96
  8a:	90 e0       	ldi	r25, 0x00	; 0
  8c:	de df       	rcall	.-68     	; 0x4a <uart_puts>
	uart_puts("AIN0 = PD6, AIN1 = PD7\n");
  8e:	84 e8       	ldi	r24, 0x84	; 132
  90:	90 e0       	ldi	r25, 0x00	; 0
  92:	db df       	rcall	.-74     	; 0x4a <uart_puts>
	uart_puts("1200-8-N-1 on PuTTY\n\n");
  94:	8c e9       	ldi	r24, 0x9C	; 156
  96:	90 e0       	ldi	r25, 0x00	; 0
  98:	d8 df       	rcall	.-80     	; 0x4a <uart_puts>
	while(1){

		/* Read comparator output */
		uint8_t ac = ACSR & (1<<ACO);

		if(ac){
  9a:	45 9b       	sbis	0x08, 5	; 8
  9c:	04 c0       	rjmp	.+8      	; 0xa6 <main+0x38>
			// AIN0 > AIN1
			uart_puts("AIN0 > AIN1\n");
  9e:	82 eb       	ldi	r24, 0xB2	; 178
  a0:	90 e0       	ldi	r25, 0x00	; 0
  a2:	d3 df       	rcall	.-90     	; 0x4a <uart_puts>
  a4:	03 c0       	rjmp	.+6      	; 0xac <main+0x3e>
		} else {
			// AIN0 < AIN1
			uart_puts("AIN0 < AIN1\n");
  a6:	8f eb       	ldi	r24, 0xBF	; 191
  a8:	90 e0       	ldi	r25, 0x00	; 0
  aa:	cf df       	rcall	.-98     	; 0x4a <uart_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  ac:	87 ea       	ldi	r24, 0xA7	; 167
  ae:	91 e6       	ldi	r25, 0x61	; 97
  b0:	01 97       	sbiw	r24, 0x01	; 1
  b2:	f1 f7       	brne	.-4      	; 0xb0 <main+0x42>
  b4:	00 c0       	rjmp	.+0      	; 0xb6 <main+0x48>
  b6:	00 00       	nop
  b8:	f0 cf       	rjmp	.-32     	; 0x9a <main+0x2c>

000000ba <_exit>:
  ba:	f8 94       	cli

000000bc <__stop_program>:
  bc:	ff cf       	rjmp	.-2      	; 0xbc <__stop_program>
