<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\impl\gwsynthesis\arduino_io_4b_tang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Aug 26 13:01:29 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4746</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3368</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>125</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_dst_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">81.670(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of wire_mem_src_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_src_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clkb!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>-72.405</td>
<td>125</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.244</td>
<td>myprocessorcore/cpu_data_1_3_s0/Q</td>
<td>myprocessorcore/cpu_address_0_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.072</td>
<td>myprocessorcore/cpu_data_1_2_s0/Q</td>
<td>myprocessorcore/cpu_address_0_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.029</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.994</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.982</td>
<td>myprocessorcore/cpu_data_1_3_s0/Q</td>
<td>myprocessorcore/cpu_address_0_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.947</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.893</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.825</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.790</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.804</td>
<td>myprocessorcore/cpu_data_1_2_s0/Q</td>
<td>myprocessorcore/cpu_address_0_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.769</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.682</td>
<td>myprocessorcore/cpu_data_1_3_s0/Q</td>
<td>myprocessorcore/cpu_address_0_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.647</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.634</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.549</td>
<td>myprocessorcore/cpu_data_1_2_s0/Q</td>
<td>myprocessorcore/cpu_address_0_13_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.507</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.472</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.507</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.472</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.477</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.442</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.466</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.421</td>
<td>myprocessorcore/cpu_data_1_3_s0/Q</td>
<td>myprocessorcore/cpu_address_0_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.415</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_9_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.392</td>
<td>myprocessorcore/cpu_data_1_2_s0/Q</td>
<td>myprocessorcore/cpu_address_0_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.348</td>
<td>myprocessorcore/cpu_data_0_5_s0/Q</td>
<td>myprocessorcore/mem_cmd_ad_9_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.313</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.334</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.299</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.320</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.285</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.282</td>
<td>myprocessorcore/cpu_data_1_3_s0/Q</td>
<td>myprocessorcore/cpu_address_0_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.236</td>
<td>myprocessorcore/cpu_data_1_1_s0/Q</td>
<td>myprocessorcore/cpu_address_0_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.201</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.202</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_oce_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.167</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.156</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/mem_cmd_ad_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.137</td>
<td>myprocessorcore/cpu_data_0_5_s0/Q</td>
<td>myprocessorcore/mem_cmd_ad_12_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.102</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.979</td>
<td>myprocessorcore/n30770_s9/I2</td>
<td>myprocessorcore/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.933</td>
<td>myprocessorcore/n29064_s11/I3</td>
<td>myprocessorcore/mem_src_clk_s0/D</td>
<td>wire_mem_src_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.448</td>
<td>myprocessorcore/n29226_s8/I3</td>
<td>myprocessorcore/mem_key_clk_s0/D</td>
<td>wire_mem_key_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.302</td>
<td>myprocessorcore/n29224_s8/I3</td>
<td>myprocessorcore/mem_dst_clk_s0/D</td>
<td>wire_mem_dst_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.472</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>myprocessorcore/cpu_data_2_1_s0/Q</td>
<td>myprocessorcore/cpu_data_2_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>myprocessorcore/cpu_data_2_4_s0/Q</td>
<td>myprocessorcore/cpu_data_2_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_1_s0/Q</td>
<td>myprocessorcore/mem_src_din_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_3_s0/Q</td>
<td>myprocessorcore/mem_src_din_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_4_s0/Q</td>
<td>myprocessorcore/mem_src_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_6_s0/Q</td>
<td>myprocessorcore/mem_src_din_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>myprocessorcore/cpu_data_1_5_s0/Q</td>
<td>myprocessorcore/cpu_data_1_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>myprocessorcore/usr_data_7_6_s0/Q</td>
<td>myprocessorcore/usr_data_7_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>myprocessorcore/mem_key_ce_s0/Q</td>
<td>myprocessorcore/mem_key_ce_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>myprocessorcore/mem_src_ad_0_s0/Q</td>
<td>myprocessorcore/mem_src_ad_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>myarduino_io/mem_src_ce_s6/Q</td>
<td>myarduino_io/mem_src_ce_s6/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>myprocessorcore/cpu_data_1_4_s0/Q</td>
<td>myprocessorcore/cpu_data_1_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>myprocessorcore/cpu_data_1_6_s0/Q</td>
<td>myprocessorcore/cpu_data_1_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/Q</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>myprocessorcore/usr_data_3_0_s0/Q</td>
<td>myprocessorcore/usr_data_3_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>myprocessorcore/usr_data_6_0_s0/Q</td>
<td>myprocessorcore/usr_data_6_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>myprocessorcore/mem_cmd_wre_s0/Q</td>
<td>myprocessorcore/mem_cmd_wre_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>myarduino_io/reg_statemachine_memory_0_s4/Q</td>
<td>myarduino_io/reg_statemachine_memory_0_s4/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.429</td>
<td>myprocessorcore/cpu_data_5_3_s0/Q</td>
<td>myprocessorcore/cpu_data_5_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>24</td>
<td>0.429</td>
<td>myprocessorcore/cpu_data_1_2_s0/Q</td>
<td>myprocessorcore/cpu_data_1_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>25</td>
<td>0.429</td>
<td>myprocessorcore/usr_address_1_0_s0/Q</td>
<td>myprocessorcore/usr_address_1_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_dst_clk_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_cmd_ad_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/arduino_datain_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/mem_key_ad_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][B]</td>
<td>myprocessorcore/cpu_data_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R34C28[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_3_s0/Q</td>
</tr>
<tr>
<td>3.881</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>myprocessorcore/usr_data_6_7_s7/I1</td>
</tr>
<tr>
<td>4.436</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_6_7_s7/F</td>
</tr>
<tr>
<td>5.860</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>myprocessorcore/n29066_s137/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s137/F</td>
</tr>
<tr>
<td>7.860</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>myprocessorcore/n29090_s69/I3</td>
</tr>
<tr>
<td>8.231</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29090_s69/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[3][A]</td>
<td>myprocessorcore/n29090_s42/I2</td>
</tr>
<tr>
<td>9.092</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C29[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29090_s42/F</td>
</tr>
<tr>
<td>10.019</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td>myprocessorcore/n29090_s26/I3</td>
</tr>
<tr>
<td>10.536</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29090_s26/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>myprocessorcore/n29090_s19/I0</td>
</tr>
<tr>
<td>11.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29090_s19/F</td>
</tr>
<tr>
<td>12.964</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>myprocessorcore/n29090_s15/I0</td>
</tr>
<tr>
<td>13.417</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29090_s15/F</td>
</tr>
<tr>
<td>13.935</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>myprocessorcore/n29090_s14/I0</td>
</tr>
<tr>
<td>14.397</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29090_s14/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>myprocessorcore/cpu_address_0_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>myprocessorcore/cpu_address_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 30.608%; route: 8.240, 67.492%; tC2Q: 0.232, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/cpu_data_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_2_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>myprocessorcore/usr_data_0_7_s8/I2</td>
</tr>
<tr>
<td>3.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_0_7_s8/F</td>
</tr>
<tr>
<td>5.552</td>
<td>1.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n29076_s47/I0</td>
</tr>
<tr>
<td>5.923</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29076_s47/F</td>
</tr>
<tr>
<td>8.127</td>
<td>2.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td>myprocessorcore/n29066_s81/I1</td>
</tr>
<tr>
<td>8.682</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s81/F</td>
</tr>
<tr>
<td>9.253</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>myprocessorcore/n29066_s48/I1</td>
</tr>
<tr>
<td>9.808</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s48/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[1][A]</td>
<td>myprocessorcore/n29066_s28/I2</td>
</tr>
<tr>
<td>10.426</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C28[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s28/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td>myprocessorcore/n29088_s18/I2</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29088_s18/F</td>
</tr>
<tr>
<td>12.419</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>myprocessorcore/n29088_s16/I0</td>
</tr>
<tr>
<td>12.974</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29088_s16/F</td>
</tr>
<tr>
<td>13.763</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>myprocessorcore/n29088_s14/I1</td>
</tr>
<tr>
<td>14.225</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29088_s14/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>myprocessorcore/cpu_address_0_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>myprocessorcore/cpu_address_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 31.361%; route: 8.030, 66.711%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>9.257</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>myprocessorcore/n30721_s16/I2</td>
</tr>
<tr>
<td>9.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30721_s16/F</td>
</tr>
<tr>
<td>9.807</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>myprocessorcore/n30716_s10/I3</td>
</tr>
<tr>
<td>10.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30716_s10/F</td>
</tr>
<tr>
<td>12.109</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>myprocessorcore/n30716_s6/I1</td>
</tr>
<tr>
<td>12.480</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30716_s6/F</td>
</tr>
<tr>
<td>13.633</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>myprocessorcore/n30716_s5/I0</td>
</tr>
<tr>
<td>14.182</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30716_s5/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.435, 28.639%; route: 8.327, 69.426%; tC2Q: 0.232, 1.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][B]</td>
<td>myprocessorcore/cpu_data_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R34C28[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_3_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td>myprocessorcore/usr_data_5_7_s8/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_5_7_s8/F</td>
</tr>
<tr>
<td>5.479</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>myprocessorcore/n29070_s119/I0</td>
</tr>
<tr>
<td>5.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s119/F</td>
</tr>
<tr>
<td>7.645</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>myprocessorcore/n29070_s70/I3</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C34[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s70/F</td>
</tr>
<tr>
<td>9.138</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td>myprocessorcore/n29070_s96/I2</td>
</tr>
<tr>
<td>9.693</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s96/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td>myprocessorcore/n29070_s40/I1</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s40/F</td>
</tr>
<tr>
<td>11.704</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[1][A]</td>
<td>myprocessorcore/n29070_s23/I2</td>
</tr>
<tr>
<td>12.221</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C33[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s23/F</td>
</tr>
<tr>
<td>12.618</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td>myprocessorcore/n29070_s16/I1</td>
</tr>
<tr>
<td>13.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s16/F</td>
</tr>
<tr>
<td>13.586</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>myprocessorcore/n29070_s14/I1</td>
</tr>
<tr>
<td>14.135</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s14/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>myprocessorcore/cpu_address_0_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>myprocessorcore/cpu_address_0_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 33.766%; route: 7.681, 64.293%; tC2Q: 0.232, 1.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.291</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>myprocessorcore/n30754_s8/I1</td>
</tr>
<tr>
<td>12.753</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30754_s8/F</td>
</tr>
<tr>
<td>12.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[3][A]</td>
<td>myprocessorcore/n30754_s7/I2</td>
</tr>
<tr>
<td>13.303</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C29[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30754_s7/F</td>
</tr>
<tr>
<td>13.476</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>myprocessorcore/n30754_s6/I2</td>
</tr>
<tr>
<td>14.046</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30754_s6/F</td>
</tr>
<tr>
<td>14.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>myprocessorcore/mem_cmd_ad_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>myprocessorcore/mem_cmd_ad_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.280, 36.095%; route: 7.346, 61.949%; tC2Q: 0.232, 1.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.503</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[3][B]</td>
<td>myprocessorcore/n30742_s8/I1</td>
</tr>
<tr>
<td>12.965</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30742_s8/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[3][A]</td>
<td>myprocessorcore/n30742_s7/I2</td>
</tr>
<tr>
<td>13.515</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C17[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30742_s7/F</td>
</tr>
<tr>
<td>13.516</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[1][A]</td>
<td>myprocessorcore/n30742_s6/I2</td>
</tr>
<tr>
<td>13.978</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C17[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30742_s6/F</td>
</tr>
<tr>
<td>13.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C17[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.172, 35.385%; route: 7.386, 62.647%; tC2Q: 0.232, 1.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/cpu_data_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_2_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>myprocessorcore/usr_data_0_7_s8/I2</td>
</tr>
<tr>
<td>3.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_0_7_s8/F</td>
</tr>
<tr>
<td>5.552</td>
<td>1.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n29076_s47/I0</td>
</tr>
<tr>
<td>5.923</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29076_s47/F</td>
</tr>
<tr>
<td>8.127</td>
<td>2.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td>myprocessorcore/n29066_s81/I1</td>
</tr>
<tr>
<td>8.682</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s81/F</td>
</tr>
<tr>
<td>9.253</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>myprocessorcore/n29066_s48/I1</td>
</tr>
<tr>
<td>9.808</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s48/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[1][A]</td>
<td>myprocessorcore/n29066_s28/I2</td>
</tr>
<tr>
<td>10.426</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C28[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s28/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[3][B]</td>
<td>myprocessorcore/n29066_s19/I0</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C28[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s19/F</td>
</tr>
<tr>
<td>12.514</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>myprocessorcore/n29092_s15/I2</td>
</tr>
<tr>
<td>13.069</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29092_s15/F</td>
</tr>
<tr>
<td>13.587</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>myprocessorcore/n29092_s14/I0</td>
</tr>
<tr>
<td>13.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29092_s14/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>myprocessorcore/cpu_address_0_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>myprocessorcore/cpu_address_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.684, 31.301%; route: 7.853, 66.727%; tC2Q: 0.232, 1.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][B]</td>
<td>myprocessorcore/cpu_data_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R34C28[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_3_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td>myprocessorcore/usr_data_5_7_s8/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_5_7_s8/F</td>
</tr>
<tr>
<td>5.479</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>myprocessorcore/n29070_s119/I0</td>
</tr>
<tr>
<td>5.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s119/F</td>
</tr>
<tr>
<td>7.645</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>myprocessorcore/n29070_s70/I3</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C34[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s70/F</td>
</tr>
<tr>
<td>9.068</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>myprocessorcore/n29066_s68/I2</td>
</tr>
<tr>
<td>9.638</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s68/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[1][B]</td>
<td>myprocessorcore/n29066_s34/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C28[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s34/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td>myprocessorcore/n29066_s21/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R41C29[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s21/F</td>
</tr>
<tr>
<td>12.147</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[3][A]</td>
<td>myprocessorcore/n29068_s17/I2</td>
</tr>
<tr>
<td>12.702</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29068_s17/F</td>
</tr>
<tr>
<td>13.265</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>myprocessorcore/n29068_s14/I2</td>
</tr>
<tr>
<td>13.835</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29068_s14/F</td>
</tr>
<tr>
<td>13.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>myprocessorcore/cpu_address_0_12_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>myprocessorcore/cpu_address_0_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.152, 35.650%; route: 7.263, 62.358%; tC2Q: 0.232, 1.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.291</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>myprocessorcore/n30752_s8/I1</td>
</tr>
<tr>
<td>12.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30752_s8/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>myprocessorcore/n30752_s7/I2</td>
</tr>
<tr>
<td>13.236</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30752_s7/F</td>
</tr>
<tr>
<td>13.238</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>myprocessorcore/n30752_s6/I2</td>
</tr>
<tr>
<td>13.787</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30752_s6/F</td>
</tr>
<tr>
<td>13.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 36.117%; route: 7.178, 61.883%; tC2Q: 0.232, 2.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/cpu_data_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_2_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>myprocessorcore/usr_data_0_7_s8/I2</td>
</tr>
<tr>
<td>3.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_0_7_s8/F</td>
</tr>
<tr>
<td>5.552</td>
<td>1.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n29076_s47/I0</td>
</tr>
<tr>
<td>5.923</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29076_s47/F</td>
</tr>
<tr>
<td>8.127</td>
<td>2.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td>myprocessorcore/n29066_s81/I1</td>
</tr>
<tr>
<td>8.682</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s81/F</td>
</tr>
<tr>
<td>9.253</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>myprocessorcore/n29066_s48/I1</td>
</tr>
<tr>
<td>9.808</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s48/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[1][A]</td>
<td>myprocessorcore/n29066_s28/I2</td>
</tr>
<tr>
<td>10.426</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C28[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s28/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[3][B]</td>
<td>myprocessorcore/n29066_s19/I0</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C28[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s19/F</td>
</tr>
<tr>
<td>12.514</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>myprocessorcore/n29066_s15/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s15/F</td>
</tr>
<tr>
<td>13.132</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>myprocessorcore/n29066_s14/I0</td>
</tr>
<tr>
<td>13.702</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s14/F</td>
</tr>
<tr>
<td>13.702</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.699, 32.127%; route: 7.583, 65.858%; tC2Q: 0.232, 2.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.518</td>
<td>1.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C14[1][B]</td>
<td>myprocessorcore/n30760_s7/I1</td>
</tr>
<tr>
<td>13.088</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C14[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30760_s7/F</td>
</tr>
<tr>
<td>13.090</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[1][A]</td>
<td>myprocessorcore/n30760_s6/I0</td>
</tr>
<tr>
<td>13.660</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C14[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30760_s6/F</td>
</tr>
<tr>
<td>13.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C14[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 33.465%; route: 7.401, 64.512%; tC2Q: 0.232, 2.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.518</td>
<td>1.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C14[0][B]</td>
<td>myprocessorcore/n30756_s7/I1</td>
</tr>
<tr>
<td>13.088</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C14[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30756_s7/F</td>
</tr>
<tr>
<td>13.090</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[2][A]</td>
<td>myprocessorcore/n30756_s6/I0</td>
</tr>
<tr>
<td>13.660</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C14[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30756_s6/F</td>
</tr>
<tr>
<td>13.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[2][A]</td>
<td>myprocessorcore/mem_cmd_ad_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C14[2][A]</td>
<td>myprocessorcore/mem_cmd_ad_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 33.465%; route: 7.401, 64.512%; tC2Q: 0.232, 2.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.518</td>
<td>1.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C14[2][B]</td>
<td>myprocessorcore/n30744_s7/I1</td>
</tr>
<tr>
<td>12.889</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C14[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s7/F</td>
</tr>
<tr>
<td>13.060</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td>myprocessorcore/n30744_s6/I0</td>
</tr>
<tr>
<td>13.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s6/F</td>
</tr>
<tr>
<td>13.630</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td>myprocessorcore/mem_cmd_ad_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C15[1][B]</td>
<td>myprocessorcore/mem_cmd_ad_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.640, 31.813%; route: 7.570, 66.159%; tC2Q: 0.232, 2.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>4.240</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>myprocessorcore/usr_data_4_7_s8/I1</td>
</tr>
<tr>
<td>4.611</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_4_7_s8/F</td>
</tr>
<tr>
<td>6.510</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[2][B]</td>
<td>myprocessorcore/n29084_s60/I3</td>
</tr>
<tr>
<td>7.080</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C36[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s60/F</td>
</tr>
<tr>
<td>7.081</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>myprocessorcore/n29084_s51/I0</td>
</tr>
<tr>
<td>7.598</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s51/F</td>
</tr>
<tr>
<td>9.140</td>
<td>1.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>myprocessorcore/n29084_s41/I1</td>
</tr>
<tr>
<td>9.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s41/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][A]</td>
<td>myprocessorcore/n29084_s28/I3</td>
</tr>
<tr>
<td>10.682</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s28/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td>myprocessorcore/n29084_s21/I0</td>
</tr>
<tr>
<td>11.136</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s21/F</td>
</tr>
<tr>
<td>11.897</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>myprocessorcore/n29084_s17/I2</td>
</tr>
<tr>
<td>12.414</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s17/F</td>
</tr>
<tr>
<td>13.070</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>myprocessorcore/n29084_s14/I2</td>
</tr>
<tr>
<td>13.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s14/F</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>myprocessorcore/cpu_address_0_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>myprocessorcore/cpu_address_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 34.608%; route: 7.243, 63.362%; tC2Q: 0.232, 2.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][B]</td>
<td>myprocessorcore/cpu_data_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R34C28[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_3_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td>myprocessorcore/usr_data_B_7_s8/I3</td>
</tr>
<tr>
<td>4.016</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_B_7_s8/F</td>
</tr>
<tr>
<td>5.896</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>myprocessorcore/n29080_s66/I0</td>
</tr>
<tr>
<td>6.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29080_s66/F</td>
</tr>
<tr>
<td>7.334</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>myprocessorcore/n29080_s62/I0</td>
</tr>
<tr>
<td>7.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29080_s62/F</td>
</tr>
<tr>
<td>9.080</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>myprocessorcore/n29080_s51/I3</td>
</tr>
<tr>
<td>9.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29080_s51/F</td>
</tr>
<tr>
<td>11.042</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C29[3][B]</td>
<td>myprocessorcore/n29080_s34/I1</td>
</tr>
<tr>
<td>11.413</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C29[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29080_s34/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td>myprocessorcore/n29080_s23/I0</td>
</tr>
<tr>
<td>12.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29080_s23/F</td>
</tr>
<tr>
<td>12.561</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[2][A]</td>
<td>myprocessorcore/n29080_s17/I3</td>
</tr>
<tr>
<td>13.110</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C30[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29080_s17/F</td>
</tr>
<tr>
<td>13.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[1][B]</td>
<td>myprocessorcore/n29080_s14/I2</td>
</tr>
<tr>
<td>13.574</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C30[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29080_s14/F</td>
</tr>
<tr>
<td>13.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[1][B]</td>
<td>myprocessorcore/cpu_address_0_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C30[1][B]</td>
<td>myprocessorcore/cpu_address_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.605, 31.663%; route: 7.549, 66.300%; tC2Q: 0.232, 2.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.990</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>myprocessorcore/usr_data_3_7_s8/I3</td>
</tr>
<tr>
<td>4.545</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_3_7_s8/F</td>
</tr>
<tr>
<td>6.014</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>myprocessorcore/n29084_s46/I3</td>
</tr>
<tr>
<td>6.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s46/F</td>
</tr>
<tr>
<td>7.337</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>myprocessorcore/n29084_s34/I3</td>
</tr>
<tr>
<td>7.892</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s34/F</td>
</tr>
<tr>
<td>8.314</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>myprocessorcore/n29084_s24/I2</td>
</tr>
<tr>
<td>8.685</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s24/F</td>
</tr>
<tr>
<td>10.480</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>myprocessorcore/n29066_s187/I3</td>
</tr>
<tr>
<td>10.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C33[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s187/F</td>
</tr>
<tr>
<td>11.433</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>myprocessorcore/n29074_s19/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29074_s19/F</td>
</tr>
<tr>
<td>12.401</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>myprocessorcore/n29074_s17/I1</td>
</tr>
<tr>
<td>12.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29074_s17/F</td>
</tr>
<tr>
<td>13.019</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>myprocessorcore/n29074_s14/I2</td>
</tr>
<tr>
<td>13.568</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29074_s14/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>myprocessorcore/cpu_address_0_9_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>myprocessorcore/cpu_address_0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.926, 34.499%; route: 7.222, 63.463%; tC2Q: 0.232, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/cpu_data_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_2_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>myprocessorcore/usr_data_0_7_s8/I2</td>
</tr>
<tr>
<td>3.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_0_7_s8/F</td>
</tr>
<tr>
<td>5.552</td>
<td>1.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>myprocessorcore/n29076_s47/I0</td>
</tr>
<tr>
<td>5.923</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29076_s47/F</td>
</tr>
<tr>
<td>8.127</td>
<td>2.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td>myprocessorcore/n29066_s81/I1</td>
</tr>
<tr>
<td>8.682</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s81/F</td>
</tr>
<tr>
<td>9.253</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>myprocessorcore/n29066_s48/I1</td>
</tr>
<tr>
<td>9.808</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s48/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[1][A]</td>
<td>myprocessorcore/n29066_s28/I2</td>
</tr>
<tr>
<td>10.426</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C28[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s28/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[3][B]</td>
<td>myprocessorcore/n29066_s19/I0</td>
</tr>
<tr>
<td>11.541</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C28[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s19/F</td>
</tr>
<tr>
<td>12.708</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[2][A]</td>
<td>myprocessorcore/n29086_s16/I2</td>
</tr>
<tr>
<td>13.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29086_s16/F</td>
</tr>
<tr>
<td>13.083</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][A]</td>
<td>myprocessorcore/n29086_s14/I1</td>
</tr>
<tr>
<td>13.545</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C41[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29086_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41[0][A]</td>
<td>myprocessorcore/cpu_address_0_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C41[0][A]</td>
<td>myprocessorcore/cpu_address_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.591, 31.619%; route: 7.534, 66.338%; tC2Q: 0.232, 2.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_0_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>myprocessorcore/cpu_data_0_5_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R22C19[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_0_5_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>myprocessorcore/n29487_s35/I2</td>
</tr>
<tr>
<td>4.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29487_s35/F</td>
</tr>
<tr>
<td>5.514</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>myprocessorcore/n17367_s12/I3</td>
</tr>
<tr>
<td>6.069</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n17367_s12/F</td>
</tr>
<tr>
<td>7.256</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>myprocessorcore/n30675_s17/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C31[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30675_s17/F</td>
</tr>
<tr>
<td>8.476</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>myprocessorcore/n30744_s16/I1</td>
</tr>
<tr>
<td>9.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s16/F</td>
</tr>
<tr>
<td>9.691</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>myprocessorcore/n30744_s10/I0</td>
</tr>
<tr>
<td>10.208</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s10/F</td>
</tr>
<tr>
<td>11.789</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>myprocessorcore/n30746_s9/I0</td>
</tr>
<tr>
<td>12.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30746_s9/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>myprocessorcore/n30746_s8/I2</td>
</tr>
<tr>
<td>12.930</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30746_s8/F</td>
</tr>
<tr>
<td>12.932</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>myprocessorcore/n30746_s6/I2</td>
</tr>
<tr>
<td>13.502</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30746_s6/F</td>
</tr>
<tr>
<td>13.502</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_9_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.447, 39.307%; route: 6.634, 58.642%; tC2Q: 0.232, 2.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.990</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>myprocessorcore/usr_data_3_7_s8/I3</td>
</tr>
<tr>
<td>4.545</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_3_7_s8/F</td>
</tr>
<tr>
<td>6.014</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>myprocessorcore/n29084_s46/I3</td>
</tr>
<tr>
<td>6.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s46/F</td>
</tr>
<tr>
<td>7.337</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>myprocessorcore/n29084_s34/I3</td>
</tr>
<tr>
<td>7.892</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s34/F</td>
</tr>
<tr>
<td>8.314</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>myprocessorcore/n29084_s24/I2</td>
</tr>
<tr>
<td>8.685</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29084_s24/F</td>
</tr>
<tr>
<td>10.480</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>myprocessorcore/n29066_s187/I3</td>
</tr>
<tr>
<td>10.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C33[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s187/F</td>
</tr>
<tr>
<td>11.826</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>myprocessorcore/n29072_s21/I0</td>
</tr>
<tr>
<td>12.375</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29072_s21/F</td>
</tr>
<tr>
<td>12.376</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[3][B]</td>
<td>myprocessorcore/n29072_s17/I2</td>
</tr>
<tr>
<td>12.747</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29072_s17/F</td>
</tr>
<tr>
<td>12.917</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>myprocessorcore/n29072_s14/I2</td>
</tr>
<tr>
<td>13.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29072_s14/F</td>
</tr>
<tr>
<td>13.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>myprocessorcore/cpu_address_0_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>myprocessorcore/cpu_address_0_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.941, 34.879%; route: 7.126, 63.068%; tC2Q: 0.232, 2.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.353</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[3][B]</td>
<td>myprocessorcore/n30748_s7/I1</td>
</tr>
<tr>
<td>12.923</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30748_s7/F</td>
</tr>
<tr>
<td>12.924</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>myprocessorcore/n30748_s6/I0</td>
</tr>
<tr>
<td>13.473</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30748_s6/F</td>
</tr>
<tr>
<td>13.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>myprocessorcore/mem_cmd_ad_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 33.832%; route: 7.235, 64.112%; tC2Q: 0.232, 2.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][B]</td>
<td>myprocessorcore/cpu_data_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R34C28[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_3_s0/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td>myprocessorcore/usr_data_5_7_s8/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_5_7_s8/F</td>
</tr>
<tr>
<td>5.479</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>myprocessorcore/n29070_s119/I0</td>
</tr>
<tr>
<td>5.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s119/F</td>
</tr>
<tr>
<td>7.645</td>
<td>1.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>myprocessorcore/n29070_s70/I3</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C34[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29070_s70/F</td>
</tr>
<tr>
<td>9.068</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>myprocessorcore/n29066_s68/I2</td>
</tr>
<tr>
<td>9.638</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s68/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[1][B]</td>
<td>myprocessorcore/n29066_s34/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C28[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s34/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td>myprocessorcore/n29066_s21/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R41C29[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29066_s21/F</td>
</tr>
<tr>
<td>12.151</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>myprocessorcore/n29076_s16/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29076_s16/F</td>
</tr>
<tr>
<td>12.865</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td>myprocessorcore/n29076_s14/I1</td>
</tr>
<tr>
<td>13.435</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29076_s14/F</td>
</tr>
<tr>
<td>13.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td>myprocessorcore/cpu_address_0_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[0][B]</td>
<td>myprocessorcore/cpu_address_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.167, 37.050%; route: 6.848, 60.887%; tC2Q: 0.232, 2.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_address_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>myprocessorcore/cpu_data_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_1_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>myprocessorcore/usr_data_C_7_s8/I1</td>
</tr>
<tr>
<td>4.554</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_data_C_7_s8/F</td>
</tr>
<tr>
<td>6.406</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>myprocessorcore/n29082_s59/I3</td>
</tr>
<tr>
<td>6.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29082_s59/F</td>
</tr>
<tr>
<td>7.617</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>myprocessorcore/n29082_s52/I3</td>
</tr>
<tr>
<td>8.134</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29082_s52/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>myprocessorcore/n29082_s39/I2</td>
</tr>
<tr>
<td>9.064</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29082_s39/F</td>
</tr>
<tr>
<td>9.703</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>myprocessorcore/n29082_s29/I3</td>
</tr>
<tr>
<td>10.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29082_s29/F</td>
</tr>
<tr>
<td>11.300</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>myprocessorcore/n29082_s21/I2</td>
</tr>
<tr>
<td>11.870</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29082_s21/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[2][A]</td>
<td>myprocessorcore/n29082_s17/I3</td>
</tr>
<tr>
<td>12.427</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C38[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29082_s17/F</td>
</tr>
<tr>
<td>12.840</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C36[0][B]</td>
<td>myprocessorcore/n29082_s14/I2</td>
</tr>
<tr>
<td>13.389</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C36[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29082_s14/F</td>
</tr>
<tr>
<td>13.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_address_0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36[0][B]</td>
<td>myprocessorcore/cpu_address_0_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C36[0][B]</td>
<td>myprocessorcore/cpu_address_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 37.400%; route: 6.780, 60.529%; tC2Q: 0.232, 2.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_oce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.398</td>
<td>1.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>myprocessorcore/n30768_s13/I2</td>
</tr>
<tr>
<td>10.769</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30768_s13/F</td>
</tr>
<tr>
<td>11.016</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>myprocessorcore/n30768_s11/I0</td>
</tr>
<tr>
<td>11.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30768_s11/F</td>
</tr>
<tr>
<td>11.784</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>myprocessorcore/n30768_s9/I3</td>
</tr>
<tr>
<td>12.237</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30768_s9/F</td>
</tr>
<tr>
<td>12.893</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>myprocessorcore/n30768_s8/I0</td>
</tr>
<tr>
<td>13.355</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30768_s8/F</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_oce_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>myprocessorcore/mem_cmd_oce_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>myprocessorcore/mem_cmd_oce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.801, 34.037%; route: 7.134, 63.885%; tC2Q: 0.232, 2.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>myprocessorcore/cpu_address_0_13_s6/I3</td>
</tr>
<tr>
<td>4.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s6/F</td>
</tr>
<tr>
<td>5.214</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>myprocessorcore/cpu_data_0_7_s4/I3</td>
</tr>
<tr>
<td>7.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>myprocessorcore/n30770_s11/I1</td>
</tr>
<tr>
<td>9.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C38[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s11/F</td>
</tr>
<tr>
<td>10.564</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>myprocessorcore/n30744_s11/I0</td>
</tr>
<tr>
<td>11.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s11/F</td>
</tr>
<tr>
<td>12.276</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td>myprocessorcore/n30750_s7/I1</td>
</tr>
<tr>
<td>12.846</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30750_s7/F</td>
</tr>
<tr>
<td>12.848</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>myprocessorcore/n30750_s6/I0</td>
</tr>
<tr>
<td>13.310</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30750_s6/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>myprocessorcore/mem_cmd_ad_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>myprocessorcore/mem_cmd_ad_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.731, 33.548%; route: 7.158, 64.366%; tC2Q: 0.232, 2.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_0_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_ad_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>myprocessorcore/cpu_data_0_5_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R22C19[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_0_5_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>myprocessorcore/n29487_s35/I2</td>
</tr>
<tr>
<td>4.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29487_s35/F</td>
</tr>
<tr>
<td>5.514</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>myprocessorcore/n17367_s12/I3</td>
</tr>
<tr>
<td>6.069</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n17367_s12/F</td>
</tr>
<tr>
<td>7.256</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>myprocessorcore/n30675_s17/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C31[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30675_s17/F</td>
</tr>
<tr>
<td>8.476</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>myprocessorcore/n30744_s16/I1</td>
</tr>
<tr>
<td>9.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s16/F</td>
</tr>
<tr>
<td>9.691</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>myprocessorcore/n30744_s10/I0</td>
</tr>
<tr>
<td>10.208</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30744_s10/F</td>
</tr>
<tr>
<td>11.882</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>myprocessorcore/n30740_s8/I0</td>
</tr>
<tr>
<td>12.344</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30740_s8/F</td>
</tr>
<tr>
<td>12.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>myprocessorcore/n30740_s7/I2</td>
</tr>
<tr>
<td>12.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30740_s7/F</td>
</tr>
<tr>
<td>12.721</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>myprocessorcore/n30740_s6/I2</td>
</tr>
<tr>
<td>13.291</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30740_s6/F</td>
</tr>
<tr>
<td>13.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_ad_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>myprocessorcore/mem_cmd_ad_12_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>myprocessorcore/mem_cmd_ad_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.140, 37.289%; route: 6.730, 60.621%; tC2Q: 0.232, 2.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n30770_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R25C31[1][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n30770_s9/I2</td>
</tr>
<tr>
<td>0.501</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s9/F</td>
</tr>
<tr>
<td>0.505</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>myprocessorcore/n30770_s8/I0</td>
</tr>
<tr>
<td>0.795</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30770_s8/F</td>
</tr>
<tr>
<td>0.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 82.310%; route: 0.004, 0.441%; tC2Q: 0.137, 17.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n29064_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_src_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_src_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R20C31[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0/Q</td>
</tr>
<tr>
<td>0.143</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/n29064_s11/I3</td>
</tr>
<tr>
<td>0.375</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29064_s11/F</td>
</tr>
<tr>
<td>0.497</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>myprocessorcore/n29064_s9/I1</td>
</tr>
<tr>
<td>0.841</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29064_s9/F</td>
</tr>
<tr>
<td>0.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 68.471%; route: 0.122, 14.517%; tC2Q: 0.143, 17.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n29226_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_key_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_key_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R21C29[0][A]</td>
<td>myprocessorcore/mem_key_clk_s0/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n29226_s8/I3</td>
</tr>
<tr>
<td>1.091</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29226_s8/F</td>
</tr>
<tr>
<td>1.094</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>myprocessorcore/n29226_s6/I2</td>
</tr>
<tr>
<td>1.326</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29226_s6/F</td>
</tr>
<tr>
<td>1.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>myprocessorcore/mem_key_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 34.986%; route: 0.004, 0.264%; tC2Q: 0.859, 64.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n29224_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_dst_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_dst_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R20C32[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0/Q</td>
</tr>
<tr>
<td>1.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n29224_s8/I3</td>
</tr>
<tr>
<td>1.237</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29224_s8/F</td>
</tr>
<tr>
<td>1.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>myprocessorcore/n29224_s6/I2</td>
</tr>
<tr>
<td>1.472</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29224_s6/F</td>
</tr>
<tr>
<td>1.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_dst_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 31.511%; route: 0.004, 0.238%; tC2Q: 1.005, 68.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_data_2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>myprocessorcore/cpu_data_2_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_2_1_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>myprocessorcore/n30523_s22/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30523_s22/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>myprocessorcore/cpu_data_2_1_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>myprocessorcore/cpu_data_2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_data_2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>myprocessorcore/cpu_data_2_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_2_4_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>myprocessorcore/n30517_s22/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30517_s22/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>myprocessorcore/cpu_data_2_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>myprocessorcore/cpu_data_2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>myprocessorcore/mem_src_din_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_1_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>myprocessorcore/n29056_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29056_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>myprocessorcore/mem_src_din_1_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>myprocessorcore/mem_src_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>myprocessorcore/mem_src_din_3_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_3_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>myprocessorcore/n29052_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29052_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>myprocessorcore/mem_src_din_3_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>myprocessorcore/mem_src_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_4_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>myprocessorcore/n29050_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29050_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>myprocessorcore/mem_src_din_6_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_6_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>myprocessorcore/n29046_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29046_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>myprocessorcore/mem_src_din_6_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>myprocessorcore/mem_src_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_data_1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>myprocessorcore/cpu_data_1_5_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R34C28[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_5_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>myprocessorcore/n30499_s24/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30499_s24/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>myprocessorcore/cpu_data_1_5_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>myprocessorcore/cpu_data_1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_7_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_7_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>myprocessorcore/usr_data_7_6_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_7_6_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>myprocessorcore/n29409_s34/I0</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29409_s34/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_7_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>myprocessorcore/usr_data_7_6_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>myprocessorcore/usr_data_7_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_key_ce_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_key_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>myprocessorcore/mem_key_ce_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_ce_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>myprocessorcore/n29222_s6/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29222_s6/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_ce_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>myprocessorcore/mem_key_ce_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>myprocessorcore/mem_key_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_ad_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_ad_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>myprocessorcore/mem_src_ad_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C33[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_ad_0_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>myprocessorcore/n29042_s12/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29042_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_ad_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>myprocessorcore/mem_src_ad_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>myprocessorcore/mem_src_ad_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io/mem_src_ce_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io/mem_src_ce_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>myarduino_io/mem_src_ce_s6/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">myarduino_io/mem_src_ce_s6/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>myarduino_io/n328_s14/I0</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io/n328_s14/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">myarduino_io/mem_src_ce_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>myarduino_io/mem_src_ce_s6/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>myarduino_io/mem_src_ce_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_data_1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>myprocessorcore/cpu_data_1_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C36[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_4_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>myprocessorcore/n30501_s24/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30501_s24/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>myprocessorcore/cpu_data_1_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>myprocessorcore/cpu_data_1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_data_1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>myprocessorcore/cpu_data_1_6_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_6_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>myprocessorcore/n30497_s24/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30497_s24/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>myprocessorcore/cpu_data_1_6_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>myprocessorcore/cpu_data_1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_B_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_B_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_B_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>myprocessorcore/n29693_s12/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29693_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_B_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>myprocessorcore/usr_wideptr_B_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>myprocessorcore/usr_wideptr_B_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_3_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[1][A]</td>
<td>myprocessorcore/usr_data_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R44C22[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_3_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[1][A]</td>
<td>myprocessorcore/n29485_s29/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C22[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29485_s29/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C22[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_3_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[1][A]</td>
<td>myprocessorcore/usr_data_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C22[1][A]</td>
<td>myprocessorcore/usr_data_3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_6_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_6_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>myprocessorcore/usr_data_6_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C25[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_6_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>myprocessorcore/n29437_s29/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29437_s29/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_6_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>myprocessorcore/usr_data_6_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>myprocessorcore/usr_data_6_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_cmd_wre_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_wre_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/mem_cmd_wre_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_wre_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/n29174_s6/I3</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n29174_s6/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_wre_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/mem_cmd_wre_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/mem_cmd_wre_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io/reg_statemachine_memory_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io/reg_statemachine_memory_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>myarduino_io/reg_statemachine_memory_0_s4/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_memory_0_s4/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>myarduino_io/n522_s7/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io/n522_s7/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_memory_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>myarduino_io/reg_statemachine_memory_0_s4/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>myarduino_io/reg_statemachine_memory_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_5_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_data_5_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>myprocessorcore/cpu_data_5_3_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_5_3_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>myprocessorcore/n30567_s18/I2</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30567_s18/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_5_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>myprocessorcore/cpu_data_5_3_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>myprocessorcore/cpu_data_5_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/cpu_data_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/cpu_data_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/cpu_data_1_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_2_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/n30505_s24/I1</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30505_s24/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/cpu_data_1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/cpu_data_1_2_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>myprocessorcore/cpu_data_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R38C16[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_1_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>myprocessorcore/n30465_s12/I0</td>
</tr>
<tr>
<td>2.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n30465_s12/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1001</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>myprocessorcore/usr_address_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_dst_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_dst_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_cmd_ad_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_cmd_ad_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_cmd_ad_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/arduino_datain_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/arduino_datain_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/arduino_datain_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/mem_key_ad_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/mem_key_ad_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/mem_key_ad_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1001</td>
<td>sysclk_d</td>
<td>-2.244</td>
<td>1.859</td>
</tr>
<tr>
<td>519</td>
<td>n29541_20</td>
<td>-0.721</td>
<td>2.788</td>
</tr>
<tr>
<td>461</td>
<td>n29537_23</td>
<td>-0.365</td>
<td>2.513</td>
</tr>
<tr>
<td>305</td>
<td>usr_register_select[8]</td>
<td>0.846</td>
<td>2.358</td>
</tr>
<tr>
<td>179</td>
<td>usr_data_F_7_10</td>
<td>-0.390</td>
<td>2.473</td>
</tr>
<tr>
<td>161</td>
<td>n30569_26</td>
<td>-0.571</td>
<td>2.369</td>
</tr>
<tr>
<td>157</td>
<td>n29561_19</td>
<td>-0.495</td>
<td>2.586</td>
</tr>
<tr>
<td>155</td>
<td>mem_src_ad_13_13</td>
<td>-0.721</td>
<td>2.145</td>
</tr>
<tr>
<td>153</td>
<td>usr_register_select[9]</td>
<td>1.710</td>
<td>1.967</td>
</tr>
<tr>
<td>153</td>
<td>usr_wideptr_F_15_10</td>
<td>-0.440</td>
<td>2.421</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C31</td>
<td>95.83%</td>
</tr>
<tr>
<td>R25C32</td>
<td>94.44%</td>
</tr>
<tr>
<td>R24C28</td>
<td>93.06%</td>
</tr>
<tr>
<td>R20C13</td>
<td>93.06%</td>
</tr>
<tr>
<td>R21C33</td>
<td>93.06%</td>
</tr>
<tr>
<td>R34C25</td>
<td>93.06%</td>
</tr>
<tr>
<td>R18C32</td>
<td>91.67%</td>
</tr>
<tr>
<td>R29C33</td>
<td>91.67%</td>
</tr>
<tr>
<td>R14C20</td>
<td>91.67%</td>
</tr>
<tr>
<td>R25C29</td>
<td>91.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
