{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645997811696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645997811697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 00:36:51 2022 " "Processing started: Mon Feb 28 00:36:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645997811697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997811697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cross_bar -c cross_bar " "Command: quartus_map --read_settings_files=on --write_settings_files=off cross_bar -c cross_bar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997811697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645997812095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645997812096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter/arbiter.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/arbiter/arbiter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997825305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825305 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slaves.sv(16) " "Verilog HDL information at slaves.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "test/slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/slaves.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645997825307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/slaves.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/slaves.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "test/slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/slaves.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997825307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "masters.sv(24) " "Verilog HDL information at masters.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "test/masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/masters.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645997825308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/masters.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/masters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "test/masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/masters.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997825309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Muxes/Mux_masters.sv 1 1 " "Found 1 design units, including 1 entities, in source file Muxes/Mux_masters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_masters " "Found entity 1: Mux_masters" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997825310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Muxes/Mux_slaves.sv 1 1 " "Found 1 design units, including 1 entities, in source file Muxes/Mux_slaves.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_slaves " "Found entity 1: Mux_slaves" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997825311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_top_tb " "Found entity 1: full_top_tb" {  } { { "full_top_tb.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/full_top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997825312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997825313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645997825395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_slaves Mux_slaves:master1 " "Elaborating entity \"Mux_slaves\" for hierarchy \"Mux_slaves:master1\"" {  } { { "top.sv" "master1" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997825401 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_1_addr Mux_slaves.sv(38) " "Verilog HDL Always Construct warning at Mux_slaves.sv(38): inferring latch(es) for variable \"slave_1_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645997825403 "|top|Mux_slaves:master1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_2_addr Mux_slaves.sv(38) " "Verilog HDL Always Construct warning at Mux_slaves.sv(38): inferring latch(es) for variable \"slave_2_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645997825403 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[0\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[0\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825403 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[1\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[1\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825403 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[2\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[2\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[3\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[3\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[4\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[4\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[5\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[5\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[6\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[6\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[7\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[7\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[8\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[8\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[9\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[9\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[10\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[10\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[11\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[11\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[12\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[12\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[13\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[13\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[14\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[14\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[15\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[15\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[16\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[16\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[17\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[17\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[18\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[18\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[19\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[19\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[20\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[20\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[21\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[21\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[22\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[22\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825404 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[23\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[23\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[24\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[24\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[25\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[25\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[26\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[26\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[27\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[27\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[28\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[28\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[29\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[29\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[30\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[30\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[31\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[31\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[0\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[0\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[1\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[1\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[2\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[2\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[3\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[3\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[4\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[4\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[5\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[5\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[6\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[6\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[7\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[7\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[8\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[8\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825405 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[9\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[9\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[10\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[10\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[11\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[11\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[12\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[12\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[13\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[13\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[14\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[14\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[15\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[15\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[16\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[16\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[17\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[17\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[18\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[18\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[19\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[19\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[20\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[20\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[21\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[21\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[22\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[22\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[23\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[23\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[24\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[24\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[25\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[25\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[26\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[26\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[27\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[27\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[28\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[28\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[29\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[29\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825406 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[30\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[30\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825407 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[31\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[31\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997825407 "|top|Mux_slaves:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arb1 " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arb1\"" {  } { { "top.sv" "arb1" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997825408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_masters Mux_masters:slave_1 " "Elaborating entity \"Mux_masters\" for hierarchy \"Mux_masters:slave_1\"" {  } { { "top.sv" "slave_1" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997825569 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux_masters.sv(57) " "Verilog HDL Case Statement information at Mux_masters.sv(57): all case item expressions in this case statement are onehot" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1645997825600 "|top|Mux_masters:slave_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "slave_1_addr\[31\] GND " "Pin \"slave_1_addr\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645997827169 "|top|slave_1_addr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645997827169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645997827352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mboris/projectsVerilog/Syntacore/output_files/cross_bar.map.smsg " "Generated suppressed messages file /home/mboris/projectsVerilog/Syntacore/output_files/cross_bar.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997828180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645997828592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997828592 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645997829787 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645997829787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "758 " "Implemented 758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "200 " "Implemented 200 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645997829787 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645997829787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "352 " "Implemented 352 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645997829787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645997829787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645997829797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 00:37:09 2022 " "Processing ended: Mon Feb 28 00:37:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645997829797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645997829797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645997829797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997829797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645997832952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645997832953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 00:37:11 2022 " "Processing started: Mon Feb 28 00:37:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645997832953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645997832953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cross_bar -c cross_bar " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cross_bar -c cross_bar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645997832953 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645997833026 ""}
{ "Info" "0" "" "Project  = cross_bar" {  } {  } 0 0 "Project  = cross_bar" 0 0 "Fitter" 0 0 1645997833027 ""}
{ "Info" "0" "" "Revision = cross_bar" {  } {  } 0 0 "Revision = cross_bar" 0 0 "Fitter" 0 0 1645997833027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645997833192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645997833192 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cross_bar EP4CGX110DF31I7 " "Automatically selected device EP4CGX110DF31I7 for design cross_bar" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1645997834057 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1645997834057 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1645997834161 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1645997834161 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645997835052 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1645997835132 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645997835642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645997835642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645997835642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645997835642 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1645997835642 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645997835700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645997835700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645997835700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645997835700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645997835700 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1645997835700 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645997835722 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "406 406 " "No exact pin location assignment(s) for 406 pins of 406 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1645997838362 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "124 " "The Timing Analyzer is analyzing 124 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1645997839262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cross_bar.sdc " "Synopsys Design Constraints File file not found: 'cross_bar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1645997839263 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645997839264 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1645997839285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1645997839285 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1645997839287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_1_addr\[31\]~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node master_1_addr\[31\]~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|slave_1_req~0 " "Destination node Mux_slaves:master1\|slave_1_req~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_masters:slave_1\|slave_cmd~0 " "Destination node Mux_masters:slave_1\|slave_cmd~0" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|slave_2_req~0 " "Destination node Mux_slaves:master1\|slave_2_req~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_masters:slave_2\|slave_cmd~0 " "Destination node Mux_masters:slave_2\|slave_cmd~0" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_ack~0 " "Destination node Mux_slaves:master1\|master_ack~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_ack~1 " "Destination node Mux_slaves:master1\|master_ack~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_rdata\[0\]~0 " "Destination node Mux_slaves:master1\|master_rdata\[0\]~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_rdata\[1\]~1 " "Destination node Mux_slaves:master1\|master_rdata\[1\]~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_rdata\[2\]~2 " "Destination node Mux_slaves:master1\|master_rdata\[2\]~2" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_rdata\[3\]~3 " "Destination node Mux_slaves:master1\|master_rdata\[3\]~3" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1645997839426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645997839426 ""}  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645997839426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_2_addr\[31\]~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node master_2_addr\[31\]~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|slave_1_req~0 " "Destination node Mux_slaves:master2\|slave_1_req~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_masters:slave_1\|slave_cmd~1 " "Destination node Mux_masters:slave_1\|slave_cmd~1" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|slave_2_req~0 " "Destination node Mux_slaves:master2\|slave_2_req~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_masters:slave_2\|slave_cmd~1 " "Destination node Mux_masters:slave_2\|slave_cmd~1" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_ack~0 " "Destination node Mux_slaves:master2\|master_ack~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_ack~1 " "Destination node Mux_slaves:master2\|master_ack~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_rdata\[0\]~0 " "Destination node Mux_slaves:master2\|master_rdata\[0\]~0" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_rdata\[1\]~1 " "Destination node Mux_slaves:master2\|master_rdata\[1\]~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_rdata\[2\]~2 " "Destination node Mux_slaves:master2\|master_rdata\[2\]~2" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_rdata\[3\]~3 " "Destination node Mux_slaves:master2\|master_rdata\[3\]~3" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1645997839427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645997839427 ""}  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645997839427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave_1_ack~input (placed in PIN AK16 (CLKIO15, DIFFCLK_6n)) " "Automatically promoted node slave_1_ack~input (placed in PIN AK16 (CLKIO15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_ack~1 " "Destination node Mux_slaves:master1\|master_ack~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_ack~1 " "Destination node Mux_slaves:master2\|master_ack~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645997839427 ""}  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645997839427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave_2_ack~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node slave_2_ack~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G25 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G25" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master1\|master_ack~1 " "Destination node Mux_slaves:master1\|master_ack~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux_slaves:master2\|master_ack~1 " "Destination node Mux_slaves:master2\|master_ack~1" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645997839427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645997839427 ""}  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645997839427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645997840288 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645997840293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645997840295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645997840301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645997840308 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1645997840310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1645997840310 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645997840311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645997840313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1645997840314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645997840314 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "402 unused 2.5V 196 206 0 " "Number of I/O pins in group: 402 (unused VREF, 2.5V VCCIO, 196 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1645997840389 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1645997840389 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1645997840389 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 80 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1645997840394 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1645997840394 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1645997840394 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645997841218 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1645997841365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645997848990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645997849524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645997849657 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645997876221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645997876221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645997877096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X47_Y0 X58_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X47_Y0 to location X58_Y10" {  } { { "loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X47_Y0 to location X58_Y10"} { { 12 { 0 ""} 47 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645997885344 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645997885344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645997888287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645997888287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645997888291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645997888551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645997888578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645997889280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645997889281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645997889910 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645997890923 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "master_2_addr\[31\] 2.5 V V15 " "Pin master_2_addr\[31\] uses I/O standard 2.5 V at V15" {  } { { "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { master_2_addr[31] } } } { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645997892390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "master_1_addr\[31\] 2.5 V W15 " "Pin master_1_addr\[31\] uses I/O standard 2.5 V at W15" {  } { { "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mboris/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { master_1_addr[31] } } } { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/mboris/projectsVerilog/Syntacore/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645997892390 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1645997892390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mboris/projectsVerilog/Syntacore/output_files/cross_bar.fit.smsg " "Generated suppressed messages file /home/mboris/projectsVerilog/Syntacore/output_files/cross_bar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645997892891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645997893585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 00:38:13 2022 " "Processing ended: Mon Feb 28 00:38:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645997893585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645997893585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645997893585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645997893585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645997904784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645997904784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 00:38:24 2022 " "Processing started: Mon Feb 28 00:38:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645997904784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645997904784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cross_bar -c cross_bar " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cross_bar -c cross_bar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645997904784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1645997905991 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1645997911362 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645997911603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645997912755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 00:38:32 2022 " "Processing ended: Mon Feb 28 00:38:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645997912755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645997912755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645997912755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645997912755 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645997913643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645997915326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645997915327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 00:38:34 2022 " "Processing started: Mon Feb 28 00:38:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645997915327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645997915327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cross_bar -c cross_bar " "Command: quartus_sta cross_bar -c cross_bar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645997915327 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645997916421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645997916996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645997916996 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1645997917107 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1645997917108 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "124 " "The Timing Analyzer is analyzing 124 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1645997918029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cross_bar.sdc " "Synopsys Design Constraints File file not found: 'cross_bar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1645997918070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997918071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slave_1_ack slave_1_ack " "create_clock -period 1.000 -name slave_1_ack slave_1_ack" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645997918077 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master_2_addr\[31\] master_2_addr\[31\] " "create_clock -period 1.000 -name master_2_addr\[31\] master_2_addr\[31\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645997918077 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master_1_addr\[31\] master_1_addr\[31\] " "create_clock -period 1.000 -name master_1_addr\[31\] master_1_addr\[31\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645997918077 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slave_2_ack slave_2_ack " "create_clock -period 1.000 -name slave_2_ack slave_2_ack" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645997918077 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645997918077 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645997918099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645997918100 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645997918102 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1645997918117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645997918335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645997918335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.606 " "Worst-case setup slack is -2.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.606              -9.561 slave_1_ack  " "   -2.606              -9.561 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380              -9.079 slave_2_ack  " "   -2.380              -9.079 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997918337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.444 " "Worst-case hold slack is 1.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.444               0.000 slave_1_ack  " "    1.444               0.000 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 slave_2_ack  " "    1.546               0.000 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997918341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645997918343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645997918345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.000 slave_1_ack  " "   -3.000              -9.000 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.000 slave_2_ack  " "   -3.000              -9.000 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 master_1_addr\[31\]  " "   -3.000              -3.000 master_1_addr\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 master_2_addr\[31\]  " "   -3.000              -3.000 master_2_addr\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997918346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997918346 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1645997918615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645997918725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645997919630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645997919723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645997919729 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645997919729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.244 " "Worst-case setup slack is -2.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.244              -8.216 slave_1_ack  " "   -2.244              -8.216 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053              -7.826 slave_2_ack  " "   -2.053              -7.826 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997919730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.304 " "Worst-case hold slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 slave_1_ack  " "    1.304               0.000 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421               0.000 slave_2_ack  " "    1.421               0.000 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997919733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645997919735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645997919737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.000 slave_1_ack  " "   -3.000              -9.000 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.000 slave_2_ack  " "   -3.000              -9.000 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 master_1_addr\[31\]  " "   -3.000              -3.000 master_1_addr\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 master_2_addr\[31\]  " "   -3.000              -3.000 master_2_addr\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997919739 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1645997919780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645997919955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645997919958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645997919958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.851 " "Worst-case setup slack is -0.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851              -2.612 slave_1_ack  " "   -0.851              -2.612 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -2.238 slave_2_ack  " "   -0.681              -2.238 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997919960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.518 " "Worst-case hold slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 slave_2_ack  " "    0.518               0.000 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 slave_1_ack  " "    0.535               0.000 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997919963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645997919965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645997919967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.200 slave_1_ack  " "   -3.000              -7.200 slave_1_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.200 slave_2_ack  " "   -3.000              -7.200 slave_2_ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 master_1_addr\[31\]  " "   -3.000              -3.000 master_1_addr\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 master_2_addr\[31\]  " "   -3.000              -3.000 master_2_addr\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645997919969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645997919969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645997921009 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645997921021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645997921132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 00:38:41 2022 " "Processing ended: Mon Feb 28 00:38:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645997921132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645997921132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645997921132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645997921132 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645997921957 ""}
