Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Jun  7 15:40:58 2017
| Host         : DESKTOP-HQFO937 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file handshake1_control_sets_placed.rpt
| Design       : handshake1
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+-------------------+------------------+------------------+----------------+
|  Clock Signal |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+-------------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG | n_s[0]            | reset_IBUF       |                1 |              1 |
|  ck_IBUF_BUFG | start_job_reg_n_0 | reset_IBUF       |                2 |              2 |
|  ck_IBUF_BUFG |                   | reset_IBUF       |                6 |             16 |
+---------------+-------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


