// Seed: 1472036242
module module_0 ();
  timeprecision 1ps;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1,
    input tri0 id_2,
    input wand id_3,
    input wor  id_4,
    input tri0 id_5
);
  generate
    always @(posedge id_0 or negedge id_2) if (id_1) id_7 <= id_3 - ~id_2;
  endgenerate
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_17[1'h0&1] = 1'h0;
  assign id_7[1'b0] = id_8;
  xor (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_18,
      id_2,
      id_3,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
