Analysis & Synthesis report for a2dv2
Mon Nov 07 22:40:25 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 18. Source assignments for p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 19. Source assignments for ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1
 20. Source assignments for ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1
 21. Source assignments for sld_signaltap:AD_2fDA
 22. Source assignments for sld_signaltap:filter_20readout
 23. Source assignments for nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated
 24. Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
 25. Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0
 26. Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 27. Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: just_fir:just_fir_inst
 29. Parameter Settings for User Entity Instance: ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: adaptive_fir:adaptive_fir_inst
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:AD_2fDA
 33. Parameter Settings for Inferred Entity Instance: sld_signaltap:filter_20readout
 34. Parameter Settings for Inferred Entity Instance: nco:abc_inst|altsyncram:Mux11_rtl_0
 35. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16
 36. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26
 37. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27
 38. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28
 39. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29
 40. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30
 41. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31
 42. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17
 43. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18
 44. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19
 45. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20
 46. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21
 47. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22
 48. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23
 49. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24
 50. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25
 51. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15
 52. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult8
 53. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult2
 54. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult3
 56. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14
 57. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult6
 58. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult13
 59. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult15
 60. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult12
 61. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult14
 62. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult4
 63. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult5
 64. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult11
 65. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult7
 66. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult10
 67. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult9
 68. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13
 69. Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult1
 70. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12
 71. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11
 72. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10
 73. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9
 74. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8
 75. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7
 76. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6
 77. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5
 78. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4
 79. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3
 80. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2
 81. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1
 82. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0
 83. altpll Parameter Settings by Entity Instance
 84. altsyncram Parameter Settings by Entity Instance
 85. lpm_mult Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "adaptive_fir:adaptive_fir_inst"
 87. Port Connectivity Checks: "ROM_buffer_tap:buffer_control_inst"
 88. Port Connectivity Checks: "ROM_delta_control:delta_control_inst"
 89. Port Connectivity Checks: "just_fir:just_fir_inst"
 90. Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst"
 91. Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 92. Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0"
 93. Port Connectivity Checks: "p_sine:p_sine_inst"
 94. Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst"
 95. SignalTap II Logic Analyzer Settings
 96. In-System Memory Content Editor Settings
 97. Post-Synthesis Netlist Statistics for Top Partition
 98. Elapsed Time Per Partition
 99. Connections to In-System Debugging Instance "filter_20readout"
100. Connections to In-System Debugging Instance "AD_2fDA"
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 07 22:40:25 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; a2dv2                                       ;
; Top-level Entity Name              ; a2dv2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,027                                      ;
;     Total combinational functions  ; 5,399                                       ;
;     Dedicated logic registers      ; 6,571                                       ;
; Total registers                    ; 6571                                        ;
; Total pins                         ; 415                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 300,816                                     ;
; Embedded Multiplier 9-bit elements ; 96                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; a2dv2              ; a2dv2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                        ; Library     ;
+----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; adaptive_fir.v                                                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v                                                     ;             ;
; nco.vhd                                                                                                        ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd                                                            ;             ;
; a2d_data_a.v                                                                                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v                                                       ;             ;
; a2dv2.v                                                                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v                                                            ;             ;
; PLL_200MHz.v                                                                                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v                                                       ;             ;
; just_fir.v                                                                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v                                                         ;             ;
; lfsr.vhd                                                                                                       ; yes             ; User VHDL File                                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd                                                           ;             ;
; ROM_delta_control.v                                                                                            ; yes             ; User Wizard-Generated File                            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v                                                ;             ;
; ROM_buffer_tap.v                                                                                               ; yes             ; User Wizard-Generated File                            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v                                                   ;             ;
; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v                         ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v                                              ; p_sine      ;
; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v                      ; p_sine      ;
; altsource_probe.v                                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                  ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                              ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; altsource_probe_body.vhd                                                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                        ;             ;
; sld_rom_sr.vhd                                                                                                 ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; altpll.tdf                                                                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                      ;             ;
; aglobal160.inc                                                                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                  ;             ;
; stratix_pll.inc                                                                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;             ;
; stratixii_pll.inc                                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;             ;
; cycloneii_pll.inc                                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;             ;
; db/pll_200mhz_altpll.v                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v                                             ;             ;
; altsyncram.tdf                                                                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                                          ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_cmb1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf                                             ;             ;
; db/altsyncram_36d2.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf                                             ;             ;
; delta_control.hex                                                                                              ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex                                                  ;             ;
; sld_mod_ram_rom.vhd                                                                                            ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                             ;             ;
; db/altsyncram_1ib1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf                                             ;             ;
; db/altsyncram_nrc2.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf                                             ;             ;
; buffer_tap.hex                                                                                                 ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex                                                     ;             ;
; sld_signaltap.vhd                                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                                                                         ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                                                            ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                                                                  ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                                                                         ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; db/altsyncram_d124.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_d124.tdf                                             ;             ;
; altdpram.tdf                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                                                            ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; bypassff.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mux_rsc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; lpm_compare.inc                                                                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; db/decode_dvf.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; cmpconst.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; lpm_counter.inc                                                                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; alt_counter_stratix.inc                                                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_lgi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_lgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf                                                    ;             ;
; db/altsyncram_4224.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_4224.tdf                                             ;             ;
; db/mux_0tc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_0tc.tdf                                                     ;             ;
; db/cntr_dii.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_dii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_jgi.tdf                                                    ;             ;
; sld_hub.vhd                                                                                                    ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld56d4e773/alt_sld_fab.v                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; db/altsyncram_vvu.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_vvu.tdf                                              ;             ;
; a2dv2.a2dv20.rtl.mif                                                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a2dv2.a2dv20.rtl.mif                                            ;             ;
; lpm_mult.tdf                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;             ;
; multcore.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                                    ;             ;
; db/mult_86t.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_86t.tdf                                                    ;             ;
; db/mult_46t.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf                                                    ;             ;
; multcore.tdf                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf                                                                    ;             ;
; csa_add.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/csa_add.inc                                                                     ;             ;
; mpar_add.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc                                                                    ;             ;
; muleabz.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muleabz.inc                                                                     ;             ;
; mul_lfrg.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                    ;             ;
; mul_boothc.inc                                                                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                  ;             ;
; alt_ded_mult.inc                                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                ;             ;
; alt_ded_mult_y.inc                                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                              ;             ;
; dffpipe.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;             ;
; mpar_add.tdf                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                    ;             ;
; lpm_add_sub.tdf                                                                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                 ;             ;
; addcore.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/addcore.inc                                                                     ;             ;
; look_add.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/look_add.inc                                                                    ;             ;
; alt_stratix_add_sub.inc                                                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                         ;             ;
; db/add_sub_o9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_o9h.tdf                                                 ;             ;
; db/add_sub_dkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_dkh.tdf                                                 ;             ;
; altshift.tdf                                                                                                   ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.tdf                                                                    ;             ;
; db/add_sub_h9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_h9h.tdf                                                 ;             ;
; db/add_sub_fkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_fkh.tdf                                                 ;             ;
; db/add_sub_p9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_p9h.tdf                                                 ;             ;
; db/add_sub_ekh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_ekh.tdf                                                 ;             ;
; db/add_sub_n9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_n9h.tdf                                                 ;             ;
; db/add_sub_ckh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_ckh.tdf                                                 ;             ;
; db/add_sub_m9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_m9h.tdf                                                 ;             ;
; db/add_sub_bkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_bkh.tdf                                                 ;             ;
+----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 10,027                                                                                               ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 5399                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 1613                                                                                                 ;
;     -- 3 input functions                    ; 2613                                                                                                 ;
;     -- <=2 input functions                  ; 1173                                                                                                 ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 2902                                                                                                 ;
;     -- arithmetic mode                      ; 2497                                                                                                 ;
;                                             ;                                                                                                      ;
; Total registers                             ; 6571                                                                                                 ;
;     -- Dedicated logic registers            ; 6571                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 415                                                                                                  ;
; Total memory bits                           ; 300816                                                                                               ;
;                                             ;                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 96                                                                                                   ;
;                                             ;                                                                                                      ;
; Total PLLs                                  ; 1                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4643                                                                                                 ;
; Total fan-out                               ; 45507                                                                                                ;
; Average fan-out                             ; 3.40                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |a2dv2                                                                                                                                  ; 5399 (137)        ; 6571 (140)   ; 300816      ; 96           ; 0       ; 48        ; 415  ; 0            ; |a2dv2                                                                                                                                                                                                                                                                                                                                            ; a2dv2                             ; work         ;
;    |PLL_200MHz:PLL_200MHz_inst|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                                                                                                 ; PLL_200MHz                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |PLL_200MHz_altpll:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated                                                                                                                                                                                                                                                        ; PLL_200MHz_altpll                 ; work         ;
;    |ROM_buffer_tap:buffer_control_inst|                                                                                                 ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst                                                                                                                                                                                                                                                                                                         ; ROM_buffer_tap                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_1ib1:auto_generated|                                                                                               ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_1ib1                   ; work         ;
;             |altsyncram_nrc2:altsyncram1|                                                                                               ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1                                                                                                                                                                                                              ; altsyncram_nrc2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 49 (27)           ; 24 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |ROM_delta_control:delta_control_inst|                                                                                               ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst                                                                                                                                                                                                                                                                                                       ; ROM_delta_control                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_cmb1:auto_generated|                                                                                               ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cmb1                   ; work         ;
;             |altsyncram_36d2:altsyncram1|                                                                                               ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1                                                                                                                                                                                                            ; altsyncram_36d2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 49 (27)           ; 24 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;    |a2d_data_a:a2d_data_a_inst|                                                                                                         ; 41 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                                                                                                 ; a2d_data_a                        ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 41 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                       ; altsource_probe                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 41 (3)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                        ; altsource_probe_body              ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                    ; 38 (20)           ; 22 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                 ; altsource_probe_impl              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |adaptive_fir:adaptive_fir_inst|                                                                                                     ; 1654 (1030)       ; 437 (437)    ; 0           ; 96           ; 0       ; 48        ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst                                                                                                                                                                                                                                                                                                             ; adaptive_fir                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;       |lpm_mult:Mult16|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult17|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult18|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult19|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult20|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult21|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult22|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult23|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult24|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult25|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult26|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult27|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult28|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult29|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult30|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult31|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_86t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31|mult_86t:auto_generated                                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                          ; work         ;
;    |just_fir:just_fir_inst|                                                                                                             ; 1054 (420)        ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst                                                                                                                                                                                                                                                                                                                     ; just_fir                          ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 45 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                   ; add_sub_h9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_fkh:auto_generated|                                                                                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                                              ; add_sub_fkh                       ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 38 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10|multcore:mult_core                                                                                                                                                                                                                                                                                  ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                  ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                  ; add_sub_o9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                      |add_sub_dkh:auto_generated|                                                                                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                                                                                                                                                                             ; add_sub_dkh                       ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 38 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11|multcore:mult_core                                                                                                                                                                                                                                                                                  ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                  ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                  ; add_sub_n9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                             ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 39 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12|multcore:mult_core                                                                                                                                                                                                                                                                                  ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                  ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                  ; add_sub_n9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                             ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 33 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core                                                                                                                                                                                                                                                                                  ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                  ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                  ; add_sub_n9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                             ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 38 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14|multcore:mult_core                                                                                                                                                                                                                                                                                  ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                  ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                   |add_sub_m9h:auto_generated|                                                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                                  ; add_sub_m9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                      |add_sub_bkh:auto_generated|                                                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                             ; add_sub_bkh                       ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 36 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core                                                                                                                                                                                                                                                                                  ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                  ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                   |add_sub_m9h:auto_generated|                                                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                                  ; add_sub_m9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                      |add_sub_bkh:auto_generated|                                                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                             ; add_sub_bkh                       ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 40 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                   ; add_sub_h9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_fkh:auto_generated|                                                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                                              ; add_sub_fkh                       ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 41 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                   ; add_sub_h9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_fkh:auto_generated|                                                                                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                                              ; add_sub_fkh                       ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 40 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                   ; add_sub_h9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_fkh:auto_generated|                                                                                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                                              ; add_sub_fkh                       ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 45 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_p9h:auto_generated|                                                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                   ; add_sub_p9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_ekh:auto_generated|                                                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                                                              ; add_sub_ekh                       ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 38 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_p9h:auto_generated|                                                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                   ; add_sub_p9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_ekh:auto_generated|                                                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                                                              ; add_sub_ekh                       ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 44 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_p9h:auto_generated|                                                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                   ; add_sub_p9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_ekh:auto_generated|                                                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                                                              ; add_sub_ekh                       ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 40 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                   ; add_sub_o9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_dkh:auto_generated|                                                                                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                                                                                                                                                                              ; add_sub_dkh                       ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 43 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                   ; add_sub_o9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_dkh:auto_generated|                                                                                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                                                                                                                                                                              ; add_sub_dkh                       ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 36 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                   ; add_sub_o9h                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_dkh:auto_generated|                                                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|just_fir:just_fir_inst|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                                                                                                                                                                              ; add_sub_dkh                       ; work         ;
;    |lfsr:lfsrs_inst|                                                                                                                    ; 10 (10)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|lfsr:lfsrs_inst                                                                                                                                                                                                                                                                                                                            ; lfsr                              ; work         ;
;    |nco:abc_inst|                                                                                                                       ; 21 (21)           ; 21 (21)      ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|nco:abc_inst                                                                                                                                                                                                                                                                                                                               ; nco                               ; work         ;
;       |altsyncram:Mux11_rtl_0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|nco:abc_inst|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_vvu:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_vvu                    ; work         ;
;    |p_sine:p_sine_inst|                                                                                                                 ; 35 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst                                                                                                                                                                                                                                                                                                                         ; p_sine                            ; p_sine       ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 35 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                          ; altsource_probe_top               ; p_sine       ;
;          |altsource_probe:issp_impl|                                                                                                    ; 35 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 35 (3)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                 ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                 ; 32 (20)           ; 21 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                          ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                             ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 296 (1)           ; 176 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 295 (0)           ; 176 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 295 (0)           ; 176 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 295 (1)           ; 176 (10)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 294 (0)           ; 166 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 294 (249)         ; 166 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 27 (27)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:AD_2fDA|                                                                                                              ; 534 (2)           ; 1022 (112)   ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA                                                                                                                                                                                                                                                                                                                      ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 532 (0)           ; 910 (0)      ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 532 (88)          ; 910 (306)    ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                         ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                          ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                      ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                            ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                              ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                       ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_d124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated                                                                                                                                                          ; altsyncram_d124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                 ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                              ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 132 (1)           ; 296 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                             ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                     ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 112 (0)           ; 280 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                      ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 168 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                           ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 112 (0)           ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                       ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                 ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                               ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 141 (10)          ; 125 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                        ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_lgi:auto_generated|                                                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lgi:auto_generated                                                                      ; cntr_lgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                               ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                     ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                        ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 56 (56)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                     ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:filter_20readout|                                                                                                     ; 1519 (2)          ; 4611 (716)   ; 183296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1517 (0)          ; 3895 (0)     ; 183296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1517 (88)         ; 3895 (1510)  ; 183296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 183296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4224:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 183296      ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4224:auto_generated                                                                                                                                                 ; altsyncram_4224                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 73 (73)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 837 (1)           ; 1806 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 716 (0)           ; 1790 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 1074 (1074)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 716 (0)           ; 716 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 120 (120)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 437 (11)          ; 420 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_dii:auto_generated|                                                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dii:auto_generated                                                             ; cntr_dii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 358 (358)         ; 358 (358)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ALTSYNCRAM                                                              ; AUTO ; True Dual Port   ; 1            ; 8            ; 1            ; 8            ; 8      ; buffer_tap.hex       ;
; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ALTSYNCRAM                                                            ; AUTO ; True Dual Port   ; 1            ; 8            ; 1            ; 8            ; 8      ; delta_control.hex    ;
; nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; ROM              ; 256          ; 11           ; --           ; --           ; 2816   ; a2dv2.a2dv20.rtl.mif ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 2048         ; 56           ; 2048         ; 56           ; 114688 ; None                 ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 358          ; 512          ; 358          ; 183296 ; None                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 48          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 96          ;
; Signed Embedded Multipliers           ; 32          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File                                                              ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; ALTPLL                          ; 16.0    ; N/A          ; N/A          ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                          ; PLL_200MHz.v                                                                 ;
; Altera ; In-System Sources and Probes    ; 16.0    ; N/A          ; N/A          ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                          ; a2d_data_a.v                                                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                              ;
; Altera ; ROM: 1-PORT                     ; 16.0    ; N/A          ; N/A          ; |a2dv2|ROM_buffer_tap:buffer_control_inst                                                                                                                                                                                                                                  ; ROM_buffer_tap.v                                                             ;
; Altera ; ROM: 1-PORT                     ; 16.0    ; N/A          ; N/A          ; |a2dv2|ROM_delta_control:delta_control_inst                                                                                                                                                                                                                                ; ROM_delta_control.v                                                          ;
; N/A    ; altera_in_system_sources_probes ; 16.0    ; N/A          ; N/A          ; |a2dv2|p_sine:p_sine_inst                                                                                                                                                                                                                                                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/p_sine.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; o_sine_p[11,12]                                                                                                                                              ; Merged with o_sine_p[13]                             ;
; o_sine_p[1..9]                                                                                                                                               ; Merged with o_sine_p[10]                             ;
; just_fir:just_fir_inst|x[0][0]                                                                                                                               ; Merged with FIFO_random_seq[0][0]                    ;
; FIFO_random_seq[0][10]                                                                                                                                       ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][10]                                                                                                                              ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][9]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][9]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][8]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][8]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][7]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][7]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][6]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][6]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][5]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][5]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][4]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][4]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][3]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][3]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; FIFO_random_seq[0][2]                                                                                                                                        ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][2]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][1]                                                                                                                               ; Merged with FIFO_random_seq[0][1]                    ;
; just_fir:just_fir_inst|x[0][11]                                                                                                                              ; Merged with FIFO_random_seq[0][11]                   ;
; FIFO_random_seq[1][0]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][0]           ;
; FIFO_random_seq[1][1]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][10]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][10]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][9]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][9]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][8]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][8]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][7]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][7]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][6]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][6]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][5]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][5]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][4]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][4]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][3]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][3]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][2]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; just_fir:just_fir_inst|x[1][2]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[1][1]           ;
; FIFO_random_seq[1][11]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[1][11]          ;
; just_fir:just_fir_inst|x[2][0]                                                                                                                               ; Merged with FIFO_random_seq[2][0]                    ;
; just_fir:just_fir_inst|x[2][1]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][10]                                                                                                                                       ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][10]                                                                                                                              ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][9]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][9]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][8]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][8]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][7]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][7]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][6]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][6]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][5]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][5]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][4]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][4]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][3]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][3]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; FIFO_random_seq[2][2]                                                                                                                                        ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][2]                                                                                                                               ; Merged with FIFO_random_seq[2][1]                    ;
; just_fir:just_fir_inst|x[2][11]                                                                                                                              ; Merged with FIFO_random_seq[2][11]                   ;
; FIFO_random_seq[3][0]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][0]           ;
; FIFO_random_seq[3][1]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][10]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][10]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][9]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][9]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][8]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][8]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][7]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][7]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][6]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][6]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][5]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][5]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][4]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][4]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][3]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][3]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][2]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; just_fir:just_fir_inst|x[3][2]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[3][1]           ;
; FIFO_random_seq[3][11]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[3][11]          ;
; just_fir:just_fir_inst|x[4][0]                                                                                                                               ; Merged with FIFO_random_seq[4][0]                    ;
; just_fir:just_fir_inst|x[4][1]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][10]                                                                                                                                       ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][10]                                                                                                                              ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][9]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][9]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][8]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][8]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][7]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][7]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][6]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][6]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][5]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][5]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][4]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][4]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][3]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][3]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; FIFO_random_seq[4][2]                                                                                                                                        ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][2]                                                                                                                               ; Merged with FIFO_random_seq[4][1]                    ;
; just_fir:just_fir_inst|x[4][11]                                                                                                                              ; Merged with FIFO_random_seq[4][11]                   ;
; FIFO_random_seq[5][0]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][0]           ;
; FIFO_random_seq[5][1]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][10]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][10]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][9]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][9]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][8]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][8]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][7]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][7]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][6]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][6]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][5]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][5]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][4]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][4]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][3]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][3]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][2]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; just_fir:just_fir_inst|x[5][2]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[5][1]           ;
; FIFO_random_seq[5][11]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[5][11]          ;
; just_fir:just_fir_inst|x[6][0]                                                                                                                               ; Merged with FIFO_random_seq[6][0]                    ;
; just_fir:just_fir_inst|x[6][1]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][10]                                                                                                                                       ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][10]                                                                                                                              ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][9]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][9]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][8]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][8]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][7]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][7]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][6]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][6]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][5]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][5]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][4]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][4]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][3]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][3]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; FIFO_random_seq[6][2]                                                                                                                                        ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][2]                                                                                                                               ; Merged with FIFO_random_seq[6][1]                    ;
; just_fir:just_fir_inst|x[6][11]                                                                                                                              ; Merged with FIFO_random_seq[6][11]                   ;
; FIFO_random_seq[7][0]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][0]           ;
; FIFO_random_seq[7][1]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][10]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][10]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][9]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][9]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][8]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][8]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][7]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][7]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][6]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][6]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][5]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][5]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][4]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][4]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][3]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][3]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][2]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; just_fir:just_fir_inst|x[7][2]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[7][1]           ;
; FIFO_random_seq[7][11]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[7][11]          ;
; just_fir:just_fir_inst|x[8][0]                                                                                                                               ; Merged with FIFO_random_seq[8][0]                    ;
; just_fir:just_fir_inst|x[8][1]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][10]                                                                                                                                       ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][10]                                                                                                                              ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][9]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][9]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][8]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][8]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][7]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][7]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][6]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][6]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][5]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][5]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][4]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][4]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][3]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][3]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; FIFO_random_seq[8][2]                                                                                                                                        ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][2]                                                                                                                               ; Merged with FIFO_random_seq[8][1]                    ;
; just_fir:just_fir_inst|x[8][11]                                                                                                                              ; Merged with FIFO_random_seq[8][11]                   ;
; FIFO_random_seq[9][0]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][0]           ;
; FIFO_random_seq[9][1]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][10]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][10]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][9]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][9]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][8]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][8]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][7]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][7]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][6]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][6]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][5]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][5]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][4]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][4]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][3]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][3]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][2]                                                                                                                                        ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; just_fir:just_fir_inst|x[9][2]                                                                                                                               ; Merged with just_fir:just_fir_inst|x[9][1]           ;
; FIFO_random_seq[9][11]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[9][11]          ;
; just_fir:just_fir_inst|x[10][0]                                                                                                                              ; Merged with FIFO_random_seq[10][0]                   ;
; just_fir:just_fir_inst|x[10][1]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][10]                                                                                                                                      ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][10]                                                                                                                             ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][9]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][9]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][8]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][8]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][7]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][7]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][6]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][6]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][5]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][5]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][4]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][4]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][3]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][3]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; FIFO_random_seq[10][2]                                                                                                                                       ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][2]                                                                                                                              ; Merged with FIFO_random_seq[10][1]                   ;
; just_fir:just_fir_inst|x[10][11]                                                                                                                             ; Merged with FIFO_random_seq[10][11]                  ;
; FIFO_random_seq[11][0]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][0]          ;
; FIFO_random_seq[11][1]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][10]                                                                                                                                      ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][10]                                                                                                                             ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][9]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][9]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][8]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][8]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][7]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][7]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][6]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][6]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][5]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][5]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][4]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][4]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][3]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][3]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][2]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; just_fir:just_fir_inst|x[11][2]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[11][1]          ;
; FIFO_random_seq[11][11]                                                                                                                                      ; Merged with just_fir:just_fir_inst|x[11][11]         ;
; just_fir:just_fir_inst|x[12][0]                                                                                                                              ; Merged with FIFO_random_seq[12][0]                   ;
; just_fir:just_fir_inst|x[12][1]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][10]                                                                                                                                      ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][10]                                                                                                                             ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][9]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][9]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][8]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][8]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][7]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][7]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][6]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][6]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][5]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][5]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][4]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][4]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][3]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][3]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; FIFO_random_seq[12][2]                                                                                                                                       ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][2]                                                                                                                              ; Merged with FIFO_random_seq[12][1]                   ;
; just_fir:just_fir_inst|x[12][11]                                                                                                                             ; Merged with FIFO_random_seq[12][11]                  ;
; FIFO_random_seq[13][0]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][0]          ;
; FIFO_random_seq[13][1]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][10]                                                                                                                                      ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][10]                                                                                                                             ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][9]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][9]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][8]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][8]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][7]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][7]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][6]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][6]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][5]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][5]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][4]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][4]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][3]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][3]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][2]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; just_fir:just_fir_inst|x[13][2]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[13][1]          ;
; FIFO_random_seq[13][11]                                                                                                                                      ; Merged with just_fir:just_fir_inst|x[13][11]         ;
; just_fir:just_fir_inst|x[14][0]                                                                                                                              ; Merged with FIFO_random_seq[14][0]                   ;
; just_fir:just_fir_inst|x[14][1]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][10]                                                                                                                                      ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][10]                                                                                                                             ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][9]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][9]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][8]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][8]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][7]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][7]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][6]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][6]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][5]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][5]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][4]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][4]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][3]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][3]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; FIFO_random_seq[14][2]                                                                                                                                       ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][2]                                                                                                                              ; Merged with FIFO_random_seq[14][1]                   ;
; just_fir:just_fir_inst|x[14][11]                                                                                                                             ; Merged with FIFO_random_seq[14][11]                  ;
; FIFO_random_seq[15][0]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][0]          ;
; FIFO_random_seq[15][1]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][10]                                                                                                                                      ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][10]                                                                                                                             ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][9]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][9]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][8]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][8]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][7]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][7]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][6]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][6]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][5]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][5]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][4]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][4]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][3]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][3]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][2]                                                                                                                                       ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; just_fir:just_fir_inst|x[15][2]                                                                                                                              ; Merged with just_fir:just_fir_inst|x[15][1]          ;
; FIFO_random_seq[15][11]                                                                                                                                      ; Merged with just_fir:just_fir_inst|x[15][11]         ;
; FIFO_random_seq[16][10]                                                                                                                                      ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][9]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][8]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][7]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][6]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][5]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][4]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][3]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[16][2]                                                                                                                                       ; Merged with FIFO_random_seq[16][1]                   ;
; FIFO_random_seq[17][10]                                                                                                                                      ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][9]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][8]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][7]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][6]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][5]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][4]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][3]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[17][2]                                                                                                                                       ; Merged with FIFO_random_seq[17][1]                   ;
; FIFO_random_seq[18][10]                                                                                                                                      ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][9]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][8]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][7]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][6]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][5]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][4]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][3]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[18][2]                                                                                                                                       ; Merged with FIFO_random_seq[18][1]                   ;
; FIFO_random_seq[19][10]                                                                                                                                      ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][9]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][8]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][7]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][6]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][5]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][4]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][3]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[19][2]                                                                                                                                       ; Merged with FIFO_random_seq[19][1]                   ;
; FIFO_random_seq[20][10]                                                                                                                                      ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][9]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][8]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][7]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][6]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][5]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][4]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][3]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[20][2]                                                                                                                                       ; Merged with FIFO_random_seq[20][1]                   ;
; FIFO_random_seq[21][10]                                                                                                                                      ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][9]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][8]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][7]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][6]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][5]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][4]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][3]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[21][2]                                                                                                                                       ; Merged with FIFO_random_seq[21][1]                   ;
; FIFO_random_seq[22][10]                                                                                                                                      ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][9]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][8]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][7]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][6]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][5]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][4]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][3]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[22][2]                                                                                                                                       ; Merged with FIFO_random_seq[22][1]                   ;
; FIFO_random_seq[23][10]                                                                                                                                      ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][9]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][8]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][7]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][6]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][5]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][4]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][3]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[23][2]                                                                                                                                       ; Merged with FIFO_random_seq[23][1]                   ;
; FIFO_random_seq[24][10]                                                                                                                                      ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][9]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][8]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][7]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][6]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][5]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][4]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][3]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[24][2]                                                                                                                                       ; Merged with FIFO_random_seq[24][1]                   ;
; FIFO_random_seq[25][10]                                                                                                                                      ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][9]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][8]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][7]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][6]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][5]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][4]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][3]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[25][2]                                                                                                                                       ; Merged with FIFO_random_seq[25][1]                   ;
; FIFO_random_seq[26][10]                                                                                                                                      ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][9]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][8]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][7]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][6]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][5]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][4]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][3]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[26][2]                                                                                                                                       ; Merged with FIFO_random_seq[26][1]                   ;
; FIFO_random_seq[27][1]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][9]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][8]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][7]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][6]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][5]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][4]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][3]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[27][2]                                                                                                                                       ; Merged with FIFO_random_seq[27][10]                  ;
; FIFO_random_seq[28][1]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][9]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][8]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][7]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][6]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][5]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][4]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][3]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[28][2]                                                                                                                                       ; Merged with FIFO_random_seq[28][10]                  ;
; FIFO_random_seq[29][1]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][9]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][8]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][7]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][6]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][5]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][4]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][3]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; FIFO_random_seq[29][2]                                                                                                                                       ; Merged with FIFO_random_seq[29][10]                  ;
; adaptive_fir:adaptive_fir_inst|x[1][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[1][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[1][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[0][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[0][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[2][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[2][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[3][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[3][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[4][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[4][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[5][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[5][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[6][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[6][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[7][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[7][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[8][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[8][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][1]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][2]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][3]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][4]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][5]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][6]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][7]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][8]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[9][9]                                                                                                                       ; Merged with adaptive_fir:adaptive_fir_inst|x[9][10]  ;
; adaptive_fir:adaptive_fir_inst|x[10][1]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][2]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][3]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][4]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][5]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][6]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][7]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][8]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[10][9]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[10][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][1]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][2]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][3]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][4]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][5]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][6]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][7]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][8]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[11][9]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[11][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][1]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][2]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][3]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][4]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][5]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][6]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][7]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][8]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[12][9]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[12][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][1]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][2]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][3]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][4]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][5]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][6]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][7]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][8]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[13][9]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[13][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][1]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][2]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][3]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][4]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][5]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][6]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][7]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][8]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[14][9]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[14][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][1]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][2]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][3]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][4]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][5]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][6]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][7]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][8]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; adaptive_fir:adaptive_fir_inst|x[15][9]                                                                                                                      ; Merged with adaptive_fir:adaptive_fir_inst|x[15][10] ;
; FIFO_random_seq[30][1]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][2]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][3]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][4]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][5]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][6]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][7]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][8]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[30][9]                                                                                                                                       ; Merged with FIFO_random_seq[30][10]                  ;
; FIFO_random_seq[31][1]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][2]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][3]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][4]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][5]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][6]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][7]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][8]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; FIFO_random_seq[31][9]                                                                                                                                       ; Merged with FIFO_random_seq[31][10]                  ;
; temp[20..31]                                                                                                                                                 ; Lost fanout                                          ;
; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in               ;
; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 649                                                                                                                      ;                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+---------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register                                                              ;
+---------------+--------------------+-----------------------------------------------------------------------------------------------------+
; temp[31]      ; Lost Fanouts       ; temp[30], temp[29], temp[28], temp[27], temp[26], temp[25], temp[24], temp[23], temp[22], temp[21], ;
;               ;                    ; temp[20]                                                                                            ;
+---------------+--------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6571  ;
; Number of registers using Synchronous Clear  ; 95    ;
; Number of registers using Synchronous Load   ; 130   ;
; Number of registers using Asynchronous Clear ; 2085  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1950  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lfsr:lfsrs_inst|state[15]                                                                                                                                                                                                                                                                                                       ; 2       ;
; temp[0]                                                                                                                                                                                                                                                                                                                         ; 2       ;
; lfsr:lfsrs_inst|state[13]                                                                                                                                                                                                                                                                                                       ; 2       ;
; lfsr:lfsrs_inst|state[11]                                                                                                                                                                                                                                                                                                       ; 1       ;
; lfsr:lfsrs_inst|state[10]                                                                                                                                                                                                                                                                                                       ; 2       ;
; lfsr:lfsrs_inst|state[7]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[6]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[5]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[0]                                                                                                                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                            ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                           ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                           ; 1       ;
; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                            ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                  ;
+-----------------------------+--------------------------+------+
; Register Name               ; Megafunction             ; Type ;
+-----------------------------+--------------------------+------+
; nco:abc_inst|cos_out[0..10] ; nco:abc_inst|Mux11_rtl_0 ; ROM  ;
+-----------------------------+--------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 32:1               ; 3 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |a2dv2|Mux3                                                                                                                                                                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                       ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------+
; Source assignments for sld_signaltap:AD_2fDA ;
+-----------------+-------+------+-------------+
; Assignment      ; Value ; From ; To          ;
+-----------------+-------+------+-------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -           ;
+-----------------+-------+------+-------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:filter_20readout ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for nco:abc_inst|altsyncram:Mux11_rtl_0|altsyncram_vvu:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                  ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                        ;
; instance_id             ; a2da            ; String                                                                ;
; probe_width             ; 12              ; Signed Integer                                                        ;
; source_width            ; 1               ; Signed Integer                                                        ;
; source_initial_value    ;  0              ; String                                                                ;
; enable_metastability    ; NO              ; String                                                                ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                               ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                             ;
; lpm_hint                ; UNUSED          ; String                                                             ;
; sld_auto_instance_index ; YES             ; String                                                             ;
; sld_instance_index      ; 0               ; Signed Integer                                                     ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                     ;
; sld_ir_width            ; 4               ; Signed Integer                                                     ;
; instance_id             ;                 ; String                                                             ;
; probe_width             ; 12              ; Signed Integer                                                     ;
; source_width            ; 1               ; Signed Integer                                                     ;
; source_initial_value    ; 0               ; String                                                             ;
; enable_metastability    ; NO              ; String                                                             ;
+-------------------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                         ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                       ;
; lpm_hint                ; UNUSED          ; String                                                                                       ;
; sld_auto_instance_index ; YES             ; String                                                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                                                               ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                                                               ;
; instance_id             ;                 ; String                                                                                       ;
; probe_width             ; 12              ; Signed Integer                                                                               ;
; source_width            ; 1               ; Signed Integer                                                                               ;
; source_initial_value    ; 0               ; String                                                                                       ;
; enable_metastability    ; NO              ; String                                                                                       ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_200MHz ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK0_DIVIDE_BY                ; 5                            ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; PLL_200MHz_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: just_fir:just_fir_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; W1             ; 12    ; Signed Integer                             ;
; W2             ; 32    ; Signed Integer                             ;
; L              ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; delta_control.hex    ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_cmb1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; buffer_tap.hex       ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_1ib1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adaptive_fir:adaptive_fir_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W1             ; 12    ; Signed Integer                                     ;
; W2             ; 32    ; Signed Integer                                     ;
; L              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:AD_2fDA                                                                                                                                                                                               ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334534                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 56                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 56                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 193                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 56                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:filter_20readout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334535                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 358                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 358                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 1097                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 358                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nco:abc_inst|altsyncram:Mux11_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 11                   ; Untyped                  ;
; WIDTHAD_A                          ; 8                    ; Untyped                  ;
; NUMWORDS_A                         ; 256                  ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; a2dv2.a2dv20.rtl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_vvu       ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 14           ; Untyped                ;
; LPM_WIDTHP                                     ; 26           ; Untyped                ;
; LPM_WIDTHR                                     ; 26           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                ;
; LPM_WIDTHP                                     ; 28           ; Untyped                ;
; LPM_WIDTHR                                     ; 28           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                ;
; LPM_WIDTHP                                     ; 28           ; Untyped                ;
; LPM_WIDTHR                                     ; 28           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                ;
; LPM_WIDTHP                                     ; 28           ; Untyped                ;
; LPM_WIDTHR                                     ; 28           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 15           ; Untyped                ;
; LPM_WIDTHP                                     ; 27           ; Untyped                ;
; LPM_WIDTHR                                     ; 27           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                 ;
; LPM_WIDTHP                                     ; 25           ; Untyped                 ;
; LPM_WIDTHR                                     ; 25           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                 ;
; LPM_WIDTHP                                     ; 25           ; Untyped                 ;
; LPM_WIDTHR                                     ; 25           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                 ;
; LPM_WIDTHB                                     ; 12           ; Untyped                 ;
; LPM_WIDTHP                                     ; 24           ; Untyped                 ;
; LPM_WIDTHR                                     ; 24           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 15           ; Untyped                ;
; LPM_WIDTHP                                     ; 27           ; Untyped                ;
; LPM_WIDTHR                                     ; 27           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 15           ; Untyped                ;
; LPM_WIDTHP                                     ; 27           ; Untyped                ;
; LPM_WIDTHR                                     ; 27           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                 ;
; LPM_WIDTHP                                     ; 25           ; Untyped                 ;
; LPM_WIDTHR                                     ; 25           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 14           ; Untyped                ;
; LPM_WIDTHP                                     ; 26           ; Untyped                ;
; LPM_WIDTHR                                     ; 26           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12           ; Untyped                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                 ;
; LPM_WIDTHP                                     ; 26           ; Untyped                 ;
; LPM_WIDTHR                                     ; 26           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 14           ; Untyped                ;
; LPM_WIDTHP                                     ; 26           ; Untyped                ;
; LPM_WIDTHR                                     ; 26           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: just_fir:just_fir_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                ;
; LPM_WIDTHP                                     ; 28           ; Untyped                ;
; LPM_WIDTHR                                     ; 28           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                    ;
; Entity Instance                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; nco:abc_inst|altsyncram:Mux11_rtl_0                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 11                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 48                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult8          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 14                                             ;
;     -- LPM_WIDTHP                     ; 26                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult2          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult3          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult6          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 15                                             ;
;     -- LPM_WIDTHP                     ; 27                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult13         ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 13                                             ;
;     -- LPM_WIDTHP                     ; 25                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult15         ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 24                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult12         ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 13                                             ;
;     -- LPM_WIDTHP                     ; 25                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult14         ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 24                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult4          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 15                                             ;
;     -- LPM_WIDTHP                     ; 27                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult5          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 15                                             ;
;     -- LPM_WIDTHP                     ; 27                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult11         ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 13                                             ;
;     -- LPM_WIDTHP                     ; 25                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult7          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 14                                             ;
;     -- LPM_WIDTHP                     ; 26                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult10         ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 14                                             ;
;     -- LPM_WIDTHP                     ; 26                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult9          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 14                                             ;
;     -- LPM_WIDTHP                     ; 26                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; just_fir:just_fir_inst|lpm_mult:Mult1          ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                            ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adaptive_fir:adaptive_fir_inst"                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_in ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_buffer_tap:buffer_control_inst"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_delta_control:delta_control_inst" ;
+---------+-------+----------+-------------------------------------+
; Port    ; Type  ; Severity ; Details                             ;
+---------+-------+----------+-------------------------------------+
; address ; Input ; Info     ; Stuck at GND                        ;
+---------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "just_fir:just_fir_inst"                                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_in ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst" ;
+--------+--------+----------+---------------------------+
; Port   ; Type   ; Severity ; Details                   ;
+--------+--------+----------+---------------------------+
; locked ; Output ; Info     ; Explicitly unconnected    ;
+--------+--------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0"                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_sine:p_sine_inst"                                                                                                                                                                  ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; probe  ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; source ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst"                                                                                                                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; probe  ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; source ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 6              ; AD_2fDA          ; 56                  ; 56               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 7              ; filter_20readout ; 358                 ; 358              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; Mu          ; 8     ; 1     ; Read/Write ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated ;
; 1              ; BUFF        ; 8     ; 1     ; Read/Write ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated   ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 911                         ;
; cycloneiii_ff         ; 762                         ;
;     CLR               ; 49                          ;
;     ENA               ; 39                          ;
;     ENA CLR           ; 22                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 642                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 3051                        ;
;     arith             ; 2325                        ;
;         2 data inputs ; 552                         ;
;         3 data inputs ; 1773                        ;
;     normal            ; 726                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 244                         ;
;         3 data inputs ; 101                         ;
;         4 data inputs ; 309                         ;
; cycloneiii_mac_mult   ; 48                          ;
; cycloneiii_mac_out    ; 48                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 27                          ;
;                       ;                             ;
; Max LUT depth         ; 25.70                       ;
; Average LUT depth     ; 8.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "filter_20readout"                                                                                                                                                                             ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                    ; Details ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; CLOCK_40                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[0]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[0]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[10]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[10]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[11]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[11]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[12]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[12]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[13]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[13]                                                                                        ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[1]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[1]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[2]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[2]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[3]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[3]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[4]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[4]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[5]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[5]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[6]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[6]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[7]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[7]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[8]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[8]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[9]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|d_in[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; a2da_data[9]                                                                                         ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[16]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[16]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[17]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[17]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[19]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[19]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[20]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[20]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[21]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[21]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[22]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[22]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[23]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[23]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[24]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[24]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[26]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[26]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[29]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[29]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[30]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[30]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[32]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[32]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|e_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[0][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[0][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[10][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[10][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[11][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[11][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[12][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[12][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[13][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[13][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[14][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[14][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[15][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[15][9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[1][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[1][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[2][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[2][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[3][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[3][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[4][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[4][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[5][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[5][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[6][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[6][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[7][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[7][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[8][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[8][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][0]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][10]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][11]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][12]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][13]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][14]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][15]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][1]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][2]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][3]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][4]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][5]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][6]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][7]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][8]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|f[9][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|f[9][9]                                                               ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux13~20                                                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux13~20                                                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux2~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux2~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|x_in[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~20                                                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[0]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[10]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[11]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[12]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[14]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[16]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[16]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[18]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[18]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[19]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[19]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[20]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[20]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[21]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[21]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[22]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[22]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[23]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[23]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[26]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[26]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[27]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[27]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[28]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[28]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[29]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[29]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[2]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[30]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[30]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[31]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[31]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[32]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[32]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[33]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[33]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[34]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[34]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[35]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[35]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[38]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[38]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[39]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[39]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[3]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[41]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[41]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[42]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[42]                                                             ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[4]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[6]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[8]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[9]                                                              ; N/A     ;
; adaptive_fir:adaptive_fir_inst|y_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adaptive_fir:adaptive_fir_inst|y_out[9]                                                              ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|gnd                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~GND                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
; filter_20readout|vcc                     ; post-fitting  ; connected ; sld_signaltap:filter_20readout ; post-synthesis    ; sld_signaltap:filter_20readout|~VCC                                                                  ; N/A     ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "AD_2fDA"                                                                                                                                                   ;
+----------------+---------------+-----------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; Name           ; Type          ; Status    ; Partition Name        ; Netlist Type Used ; Actual Connection                                                                                    ; Details ;
+----------------+---------------+-----------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; CLOCK_40       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; DA[0]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[0]                                                                                          ; N/A     ;
; DA[0]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[0]                                                                                          ; N/A     ;
; DA[10]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[10]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[11]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; DA[11]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; DA[12]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; DA[12]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; DA[13]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; DA[13]         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; DA[1]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[1]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[2]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[2]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[3]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[3]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[4]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[4]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[5]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[5]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[6]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[6]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[7]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[7]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[8]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[8]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[9]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; DA[9]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; a2da_data[0]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[0]                                                                                         ; N/A     ;
; a2da_data[0]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[0]                                                                                         ; N/A     ;
; a2da_data[10]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[10]                                                                                        ; N/A     ;
; a2da_data[10]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[10]                                                                                        ; N/A     ;
; a2da_data[11]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[11]                                                                                        ; N/A     ;
; a2da_data[11]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[11]                                                                                        ; N/A     ;
; a2da_data[12]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[12]                                                                                        ; N/A     ;
; a2da_data[12]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[12]                                                                                        ; N/A     ;
; a2da_data[13]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[13]                                                                                        ; N/A     ;
; a2da_data[13]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[13]                                                                                        ; N/A     ;
; a2da_data[1]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[1]                                                                                         ; N/A     ;
; a2da_data[1]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[1]                                                                                         ; N/A     ;
; a2da_data[2]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[2]                                                                                         ; N/A     ;
; a2da_data[2]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[2]                                                                                         ; N/A     ;
; a2da_data[3]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[3]                                                                                         ; N/A     ;
; a2da_data[3]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[3]                                                                                         ; N/A     ;
; a2da_data[4]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[4]                                                                                         ; N/A     ;
; a2da_data[4]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[4]                                                                                         ; N/A     ;
; a2da_data[5]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[5]                                                                                         ; N/A     ;
; a2da_data[5]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[5]                                                                                         ; N/A     ;
; a2da_data[6]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[6]                                                                                         ; N/A     ;
; a2da_data[6]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[6]                                                                                         ; N/A     ;
; a2da_data[7]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[7]                                                                                         ; N/A     ;
; a2da_data[7]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[7]                                                                                         ; N/A     ;
; a2da_data[8]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[8]                                                                                         ; N/A     ;
; a2da_data[8]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[8]                                                                                         ; N/A     ;
; a2da_data[9]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[9]                                                                                         ; N/A     ;
; a2da_data[9]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; a2da_data[9]                                                                                         ; N/A     ;
; o_sine_p[0]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[0]                                                                                          ; N/A     ;
; o_sine_p[0]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[0]                                                                                          ; N/A     ;
; o_sine_p[10]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[10]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[11]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; o_sine_p[11]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; o_sine_p[12]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; o_sine_p[12]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; o_sine_p[13]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; o_sine_p[13]   ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[13]                                                                                         ; N/A     ;
; o_sine_p[1]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[1]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[2]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[2]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[3]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[3]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[4]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[4]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[5]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[5]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[6]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[6]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[7]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[7]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[8]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[8]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[9]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; o_sine_p[9]    ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; o_sine_p[10]                                                                                         ; N/A     ;
; per_a2da_d[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[0]                                                                                        ; N/A     ;
; per_a2da_d[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[0]                                                                                        ; N/A     ;
; per_a2da_d[10] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[10]                                                                                       ; N/A     ;
; per_a2da_d[10] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[10]                                                                                       ; N/A     ;
; per_a2da_d[11] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[11]                                                                                       ; N/A     ;
; per_a2da_d[11] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[11]                                                                                       ; N/A     ;
; per_a2da_d[12] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[12]                                                                                       ; N/A     ;
; per_a2da_d[12] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[12]                                                                                       ; N/A     ;
; per_a2da_d[13] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[13]                                                                                       ; N/A     ;
; per_a2da_d[13] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[13]                                                                                       ; N/A     ;
; per_a2da_d[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[1]                                                                                        ; N/A     ;
; per_a2da_d[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[1]                                                                                        ; N/A     ;
; per_a2da_d[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[2]                                                                                        ; N/A     ;
; per_a2da_d[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[2]                                                                                        ; N/A     ;
; per_a2da_d[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[3]                                                                                        ; N/A     ;
; per_a2da_d[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[3]                                                                                        ; N/A     ;
; per_a2da_d[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[4]                                                                                        ; N/A     ;
; per_a2da_d[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[4]                                                                                        ; N/A     ;
; per_a2da_d[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[5]                                                                                        ; N/A     ;
; per_a2da_d[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[5]                                                                                        ; N/A     ;
; per_a2da_d[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[6]                                                                                        ; N/A     ;
; per_a2da_d[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[6]                                                                                        ; N/A     ;
; per_a2da_d[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[7]                                                                                        ; N/A     ;
; per_a2da_d[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[7]                                                                                        ; N/A     ;
; per_a2da_d[8]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[8]                                                                                        ; N/A     ;
; per_a2da_d[8]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[8]                                                                                        ; N/A     ;
; per_a2da_d[9]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[9]                                                                                        ; N/A     ;
; per_a2da_d[9]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; per_a2da_d[9]                                                                                        ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|gnd    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~GND                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
; AD_2fDA|vcc    ; post-fitting  ; connected ; sld_signaltap:AD_2fDA ; post-synthesis    ; sld_signaltap:AD_2fDA|~VCC                                                                           ; N/A     ;
+----------------+---------------+-----------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 07 22:39:38 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "p_sine.qsys"
Info (12250): 2016.11.07.22:39:51 Progress: Loading a2dv2/p_sine.qsys
Info (12250): 2016.11.07.22:39:51 Progress: Reading input file
Info (12250): 2016.11.07.22:39:51 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Info (12250): 2016.11.07.22:39:51 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2016.11.07.22:39:51 Progress: Building connections
Info (12250): 2016.11.07.22:39:51 Progress: Parameterizing connections
Info (12250): 2016.11.07.22:39:52 Progress: Validating
Info (12250): 2016.11.07.22:39:52 Progress: Done reading input file
Info (12250): P_sine: Generating p_sine "p_sine" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "p_sine" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): P_sine: Done "p_sine" with 2 modules, 2 files
Info (12249): Finished elaborating Qsys system entity "p_sine.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file adaptive_fir.v
    Info (12023): Found entity 1: adaptive_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file nco.vhd
    Info (12022): Found design unit 1: nco-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 18
    Info (12023): Found entity 1: nco File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file a2dv2.v
    Info (12023): Found entity 1: a2dv2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip.v
    Info (12023): Found entity 1: fir_IP File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_IP_0002_rtl_core-normal File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: fir_IP_0002_rtl_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd
    Info (12022): Found design unit 1: fir_IP_0002_ast-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_IP_0002_ast File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd
    Info (12022): Found design unit 1: fir_IP_0002-syn File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_IP_0002 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 19
    Info (12023): Found entity 1: debouncer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file pll_200mhz.v
    Info (12023): Found entity 1: PLL_200MHz File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file just_fir.v
    Info (12023): Found entity 1: just_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 12
    Info (12023): Found entity 1: lfsr File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rom_delta_control.v
    Info (12023): Found entity 1: ROM_delta_control File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_buffer_tap.v
    Info (12023): Found entity 1: ROM_buffer_tap File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/p_sine.v
    Info (12023): Found entity 1: p_sine File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at a2dv2.v(223): created implicit net for "filter_change_sw" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 223
Info (12127): Elaborating entity "a2dv2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(223): object "filter_change_sw" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 223
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(216): object "l_NCO_OUT" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(235): object "ast_sink_error" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 235
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(254): object "i" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 254
Warning (10230): Verilog HDL assignment warning at a2dv2.v(222): truncated value with size 32 to match size of target (20) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 222
Warning (10230): Verilog HDL assignment warning at a2dv2.v(421): truncated value with size 32 to match size of target (16) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 421
Warning (10034): Output port "LEDG" at a2dv2.v(120) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
Warning (10034): Output port "LEDR" at a2dv2.v(121) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
Warning (10034): Output port "HEX0" at a2dv2.v(130) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
Warning (10034): Output port "HEX1" at a2dv2.v(131) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
Warning (10034): Output port "HEX2" at a2dv2.v(132) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
Warning (10034): Output port "HEX3" at a2dv2.v(133) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
Warning (10034): Output port "HEX4" at a2dv2.v(134) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
Warning (10034): Output port "HEX5" at a2dv2.v(135) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
Warning (10034): Output port "HEX6" at a2dv2.v(136) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
Warning (10034): Output port "HEX7" at a2dv2.v(137) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
Warning (10034): Output port "FL_ADDR" at a2dv2.v(158) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
Warning (10034): Output port "DB" at a2dv2.v(190) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
Warning (10034): Output port "LCD_BLON" at a2dv2.v(140) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 140
Warning (10034): Output port "LCD_EN" at a2dv2.v(142) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 142
Warning (10034): Output port "LCD_ON" at a2dv2.v(143) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 143
Warning (10034): Output port "LCD_RS" at a2dv2.v(144) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 144
Warning (10034): Output port "LCD_RW" at a2dv2.v(145) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 145
Warning (10034): Output port "SD_CLK" at a2dv2.v(148) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
Warning (10034): Output port "I2C_SCLK" at a2dv2.v(154) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
Warning (10034): Output port "FL_CE_N" at a2dv2.v(159) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
Warning (10034): Output port "FL_OE_N" at a2dv2.v(161) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
Warning (10034): Output port "FL_RST_N" at a2dv2.v(162) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
Warning (10034): Output port "FL_WE_N" at a2dv2.v(164) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
Warning (10034): Output port "FL_WP_N" at a2dv2.v(165) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
Warning (10034): Output port "ADB_OE" at a2dv2.v(177) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 177
Warning (10034): Output port "ADB_SPI_CS" at a2dv2.v(179) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
Warning (10034): Output port "AIC_DIN" at a2dv2.v(181) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 181
Warning (10034): Output port "AIC_SPI_CS" at a2dv2.v(185) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
Warning (10034): Output port "AIC_XCLK" at a2dv2.v(186) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
Warning (10034): Output port "CLKOUT0" at a2dv2.v(188) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 188
Warning (10034): Output port "ast_source_valid" at a2dv2.v(238) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 238
Info (12128): Elaborating entity "a2d_data_a" for hierarchy "a2d_data_a:a2d_data_a_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 396
Info (12128): Elaborating entity "altsource_probe" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
Info (12130): Elaborated megafunction instantiation "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
Info (12133): Instantiated megafunction "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "a2da"
    Info (12134): Parameter "probe_width" = "12"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "p_sine" for hierarchy "p_sine:p_sine_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 400
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = ""
    Info (12134): Parameter "probe_width" = "12"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Warning (10296): VHDL warning at altsource_probe_body.vhd(322): ignored assignment of value to null range File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 322
Warning (10296): VHDL warning at altsource_probe_body.vhd(516): ignored assignment of value to null range File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 516
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Warning (10296): VHDL warning at altsource_probe_body.vhd(613): ignored assignment of value to null range File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 613
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "nco" for hierarchy "nco:abc_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 406
Info (12128): Elaborating entity "PLL_200MHz" for hierarchy "PLL_200MHz:PLL_200MHz_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 410
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 95
Info (12130): Elaborated megafunction instantiation "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 95
Info (12133): Instantiated megafunction "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_200MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v
    Info (12023): Found entity 1: PLL_200MHz_altpll File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_200MHz_altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "just_fir" for hierarchy "just_fir:just_fir_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 616
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:lfsrs_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 620
Info (12128): Elaborating entity "ROM_delta_control" for hierarchy "ROM_delta_control:delta_control_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 624
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
Info (12133): Instantiated megafunction "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "delta_control.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Mu"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cmb1.tdf
    Info (12023): Found entity 1: altsyncram_cmb1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cmb1" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36d2.tdf
    Info (12023): Found entity 1: altsyncram_36d2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_36d2" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "delta_control.hex" was read in the word-addressed format File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1299513344"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ROM_buffer_tap" for hierarchy "ROM_buffer_tap:buffer_control_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 628
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
Info (12133): Instantiated megafunction "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "buffer_tap.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BUFF"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ib1.tdf
    Info (12023): Found entity 1: altsyncram_1ib1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ib1" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrc2.tdf
    Info (12023): Found entity 1: altsyncram_nrc2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nrc2" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "buffer_tap.hex" was read in the word-addressed format File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1112884806"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "adaptive_fir" for hierarchy "adaptive_fir:adaptive_fir_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 637
Warning (10230): Verilog HDL assignment warning at adaptive_fir.v(113): truncated value with size 43 to match size of target (33) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d124.tdf
    Info (12023): Found entity 1: altsyncram_d124 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_d124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_lgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4224.tdf
    Info (12023): Found entity 1: altsyncram_4224 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_4224.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dii.tdf
    Info (12023): Found entity 1: cntr_dii File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_dii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_jgi.tdf Line: 28
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "AD_2fDA"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "filter_20readout"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.11.07.22:40:05 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 278
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "nco:abc_inst|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to a2dv2.a2dv20.rtl.mif
Info (278001): Inferred 48 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult16" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult26" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult27" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult28" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult29" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult30" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult31" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult17" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult18" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult19" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult20" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult21" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult22" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult23" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult24" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult25" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult8" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult3" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult14" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult6" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult13" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult12" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult14" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult4" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult5" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult11" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult7" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult10" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult9" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult13" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "just_fir:just_fir_inst|Mult1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult12" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult11" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult10" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult9" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult8" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult7" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult6" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult5" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult4" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult3" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
Info (12130): Elaborated megafunction instantiation "nco:abc_inst|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "nco:abc_inst|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "a2dv2.a2dv20.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vvu.tdf
    Info (12023): Found entity 1: altsyncram_vvu File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_vvu.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
Info (12133): Instantiated megafunction "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 119
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_86t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
Info (12133): Instantiated megafunction "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 108
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult8" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o9h.tdf
    Info (12023): Found entity 1: add_sub_o9h File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_o9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf
    Info (12023): Found entity 1: add_sub_dkh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_dkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8|altshift:external_latency_ffs", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult8" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_h9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_fkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult2" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult3" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult3" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult6" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p9h.tdf
    Info (12023): Found entity 1: add_sub_p9h File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_p9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_ekh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult6" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult13" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n9h.tdf
    Info (12023): Found entity 1: add_sub_n9h File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_n9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_ckh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13|altshift:external_latency_ffs", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult13" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult15" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf
    Info (12023): Found entity 1: add_sub_m9h File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_m9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_bkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15|altshift:external_latency_ffs", which is child of megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult15" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult12" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult12" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult14" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult14" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult4" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult4" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult5" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult5" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult11" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult11" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult7" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult7" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult10" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult10" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult9" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult9" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "just_fir:just_fir_inst|lpm_mult:Mult1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
Info (12133): Instantiated megafunction "just_fir:just_fir_inst|lpm_mult:Mult1" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1200 buffer(s)
    Info (13019): Ignored 1200 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_N" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_P" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 141
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13040): bidirectional pin "AIC_BCLK" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 180
    Warning (13040): bidirectional pin "AIC_LRCIN" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 183
    Warning (13040): bidirectional pin "AIC_LRCOUT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 184
    Warning (13040): bidirectional pin "FPGA_CLK_B_N" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 193
    Warning (13040): bidirectional pin "FPGA_CLK_B_P" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 194
    Warning (13040): bidirectional pin "J1_152" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 195
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "AD_SCLK" is fed by VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13033): The pin "AD_SDIO" is fed by VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AD_SCLK~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13010): Node "AD_SDIO~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 191
    Warning (13010): Node "FPGA_CLK_A_P~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 135
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 136
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 140
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 142
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 143
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 144
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 145
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 177
    Warning (13410): Pin "ADB_SPI_CS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "AIC_DIN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 181
    Warning (13410): Pin "AIC_SPI_CS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (13410): Pin "AIC_XCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "CLKOUT0" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 188
    Warning (13410): Pin "DB[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "DB[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 190
    Warning (13410): Pin "ast_source_valid" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 238
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "just_fir:just_fir_inst|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated|op_1~4"
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg
Info (35024): Successfully connected in-system debug instance "filter_20readout" to all 749 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "AD_2fDA" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 44 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 117
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 127
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 151
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (15610): No output dependent on input pin "ADA_OR" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (15610): No output dependent on input pin "ADB_D[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_D[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (15610): No output dependent on input pin "ADB_DCO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 176
    Warning (15610): No output dependent on input pin "ADB_OR" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (15610): No output dependent on input pin "AIC_DOUT" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (15610): No output dependent on input pin "CLKIN1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 187
    Warning (15610): No output dependent on input pin "XT_IN_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 196
    Warning (15610): No output dependent on input pin "XT_IN_P" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 197
Info (21057): Implemented 11082 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 321 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 10124 logic cells
    Info (21064): Implemented 441 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 96 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 278 warnings
    Info: Peak virtual memory: 1030 megabytes
    Info: Processing ended: Mon Nov 07 22:40:25 2016
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg.


