$date
  Wed Jan  1 15:37:47 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module or_ent_tb $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # f $end
$scope module mapping $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
#1000000
0!
0"
0#
0$
0%
0&
#2000000
1"
1#
1%
1&
#3000000
1!
0"
1$
0%
#4000000
1"
1%
#5000000
