
---------- Begin Simulation Statistics ----------
final_tick                               165919886000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375897                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   376635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.03                       # Real time elapsed on the host
host_tick_rate                              623687408                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165920                       # Number of seconds simulated
sim_ticks                                165919886000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.659199                       # CPI: cycles per instruction
system.cpu.discardedOps                        191220                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33107768                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.602701                       # IPC: instructions per cycle
system.cpu.numCycles                        165919886                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132812118                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       277969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564625                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          105                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       741385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1483792                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4908                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485367                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734838                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103926                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101875                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902516                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65382                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51284857                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51284857                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51285364                       # number of overall hits
system.cpu.dcache.overall_hits::total        51285364                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786146                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786146                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       794058                       # number of overall misses
system.cpu.dcache.overall_misses::total        794058                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44681575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44681575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44681575000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44681575000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015247                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015247                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56836.230166                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56836.230166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56269.913533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56269.913533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3196                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.854819                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       648276                       # number of writebacks
system.cpu.dcache.writebacks::total            648276                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52404                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52404                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       733742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       733742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       741648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       741648                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41570143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41570143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42368791999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42368791999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014241                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56654.986358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56654.986358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57127.898948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57127.898948                       # average overall mshr miss latency
system.cpu.dcache.replacements                 741136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40705961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40705961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       415802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        415802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19225529000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19225529000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46237.221081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46237.221081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18392027000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18392027000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44236.486389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44236.486389                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10578896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10578896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       370344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       370344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25456046000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25456046000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68736.218219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68736.218219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       317976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       317976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23178116000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23178116000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72892.658565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72892.658565                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    798648999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    798648999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101018.087402                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101018.087402                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.533995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            741648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.150648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.533995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834013616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834013616                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684922                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474143                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025775                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700257                       # number of overall hits
system.cpu.icache.overall_hits::total         9700257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          760                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            760                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          760                       # number of overall misses
system.cpu.icache.overall_misses::total           760                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71988000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71988000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71988000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71988000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701017                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94721.052632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94721.052632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94721.052632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94721.052632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          760                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70468000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70468000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92721.052632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92721.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92721.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92721.052632                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          760                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           760                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71988000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71988000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94721.052632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94721.052632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92721.052632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92721.052632                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.510611                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701017                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12764.496053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.510611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9701777                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9701777                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 165919886000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               455634                       # number of demand (read+write) hits
system.l2.demand_hits::total                   455730                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              455634                       # number of overall hits
system.l2.overall_hits::total                  455730                       # number of overall hits
system.l2.demand_misses::.cpu.inst                664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286014                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               664                       # number of overall misses
system.l2.overall_misses::.cpu.data            286014                       # number of overall misses
system.l2.overall_misses::total                286678                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30554677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30620810000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66133000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30554677000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30620810000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           741648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               742408                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          741648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              742408                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.385647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.386146                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.385647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.386146                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99597.891566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106829.305558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106812.556248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99597.891566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106829.305558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106812.556248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199138                       # number of writebacks
system.l2.writebacks::total                    199138                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286674                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286674                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52853000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24834187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24887040000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52853000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24834187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24887040000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.385641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.386141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.385641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.386141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79597.891566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86829.785672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86813.035015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79597.891566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86829.785672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86813.035015                       # average overall mshr miss latency
system.l2.replacements                         282541                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       648276                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           648276                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       648276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       648276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          236                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          318                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           318                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141531                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176445                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19235968000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19235968000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        317976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            317976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.554900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.554900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109019.626513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109019.626513                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15707068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15707068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.554900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.554900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89019.626513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89019.626513                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66133000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66133000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99597.891566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99597.891566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          664                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          664                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52853000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52853000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79597.891566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79597.891566                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        314103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            314103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11318709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11318709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       423672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        423672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.258618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.258618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103302.110999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103302.110999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9127119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9127119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.258608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.258608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83303.235522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83303.235522                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.389025                       # Cycle average of tags in use
system.l2.tags.total_refs                     1483365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290733                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.102156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.347124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.145263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8007.896638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986742                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          568                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3258107                       # Number of tag accesses
system.l2.tags.data_accesses                  3258107                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005570736500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              800482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199138                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286674                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199138                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    751                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199138                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.497986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.078357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.504569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11437     98.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          179      1.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      0.13%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.04%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           30      0.26%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.060577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.026865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5728     49.08%     49.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              189      1.62%     50.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5081     43.54%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              665      5.70%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   48064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18347136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12744832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  165919836000                       # Total gap between requests
system.mem_ctrls.avgGap                     341530.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18256576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12743296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 256123.608956674434                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 110032476.758090361953                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76803910.050902530551                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          664                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286010                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199138                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18766750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10121412000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3940720635250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28263.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35388.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19788893.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18304640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18347136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12744832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12744832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          664                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286010                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199138                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199138                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       256124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    110322159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110578282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       256124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       256124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76813168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76813168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76813168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       256124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    110322159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       187391450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               285923                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199114                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11518                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4779122500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1429615000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10140178750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16714.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35464.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145928                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101749                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       237348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.784367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.358149                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.406659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       182675     76.97%     76.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29567     12.46%     89.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5913      2.49%     91.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1566      0.66%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9218      3.88%     96.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          893      0.38%     96.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          633      0.27%     97.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          559      0.24%     97.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6324      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       237348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18299072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12743296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              110.288600                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.803910                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       854329560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       454064160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1025975160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     523221480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13097363760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40832433360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29328029280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86115416760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   519.018056                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75820650500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5540340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  84558895500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       840420840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       446671500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1015515060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     516153600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13097363760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40577008950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29543123520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86036257230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.540962                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76384726000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5540340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  83994820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199138                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78813                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176445                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110229                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       851299                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 851299                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31091968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31091968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286674                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1361177000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1560546750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            424432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       847414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           317976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          317976                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       423672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1768                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2224432                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2226200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88955136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               89019648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282541                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12744832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1024949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004903                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1019935     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5003      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1024949                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 165919886000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2780840000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2280000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2224947996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
