// Seed: 3824120747
module module_0;
  assign id_1 = 1'b0;
  always @(posedge 1) id_1 <= #1 id_1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
    , id_3
);
  initial begin
    id_3 <= id_1;
    #1 begin
      do begin
        id_3 = id_0;
      end while (1);
    end
    id_3 <= 1'b0;
    id_3 <= id_3;
    id_3 <= id_3;
  end
  wire id_4;
  wire id_5;
  final $display(1);
  wire id_6 = (1'b0);
  wire id_7;
  module_0();
endmodule
