#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 21 18:21:58 2023
# Process ID: 4952
# Current directory: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8848 C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.xpr
# Log file: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/vivado.log
# Journal file: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_uart_wrapper_0_0/design_1_uart_wrapper_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_wrapper_0_0/design_1_wrapper_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_wrapper_0_0/design_1_wrapper_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_wrapper_0_0/design_1_wrapper_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_wrapper_0_0/design_1_wrapper_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wrapper_0_0' generated file not found 'c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_wrapper_0_0/design_1_wrapper_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.562 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:module_ref:uart_wrapper:1.0 - uart_wrapper_0
Adding component instance block -- xilinx.com:module_ref:wrapper:1.0 - wrapper_0
Successfully read diagram <design_1> from block design file <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.562 ; gain = 0.000
reset_run design_1_wrapper_0_0_synth_1
reset_run design_1_uart_wrapper_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 21 18:22:58 2023] Launched design_1_wrapper_0_0_synth_1, design_1_uart_wrapper_0_0_synth_1...
Run output will be captured here:
design_1_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_wrapper_0_0_synth_1/runme.log
design_1_uart_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_uart_wrapper_0_0_synth_1/runme.log
[Sun May 21 18:22:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.797 ; gain = 147.234
launch_runs impl_1 -jobs 4
[Sun May 21 18:24:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 21 18:25:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.977 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43888A
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.P_DEPTH {32768}] [get_bd_cells uart_wrapper_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
reset_run design_1_uart_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_wrapper_0 .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 21 18:32:37 2023] Launched design_1_uart_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_uart_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Sun May 21 18:32:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2922.215 ; gain = 10.520
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_module_reference design_1_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rmii_rx_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rmii_rx_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rmii_rx_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'rmii_rx_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_wrapper_0_0 from wrapper_v1_0 1.0 to wrapper_v1_0 1.0
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
add_files -norecurse C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:76]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:88]
update_compile_order -fileset sources_1
update_module_reference design_1_wrapper_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [c:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [c:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [c:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [c:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:76]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [c:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [c:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:88]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rmii_rx_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rmii_rx_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rmii_rx_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'rmii_rx_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_wrapper_0_0 from wrapper_v1_0 1.0 to wrapper_v1_0 1.0
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:76]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:88]
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:76]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:88]
startgroup
set_property -dict [list CONFIG.P_DEPTH {8192}] [get_bd_cells uart_wrapper_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:76]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.v:88]
update_module_reference design_1_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rmii_rx_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rmii_rx_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rmii_rx_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'rmii_rx_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_wrapper_0_0 from wrapper_v1_0 1.0 to wrapper_v1_0 1.0
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
reset_run design_1_uart_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wrapper_0 .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 21 18:41:54 2023] Launched design_1_uart_wrapper_0_0_synth_1, design_1_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_uart_wrapper_0_0_synth_1/runme.log
design_1_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Sun May 21 18:41:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2958.590 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
add_files -norecurse C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/eth_rx_wrapper.v
update_compile_order -fileset sources_1
update_module_reference design_1_wrapper_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'wrapper'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
ERROR: [BD 5-373] This block /wrapper_0 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
create_bd_cell -type module -reference eth_rx_wrapper eth_rx_wrapper_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_rx_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rmii_rx_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rmii_rx_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rmii_rx_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'rmii_rx_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 666 259} [get_bd_cells wrapper_0]
connect_bd_net [get_bd_ports rmii_rx_clk] [get_bd_pins eth_rx_wrapper_0/rmii_rx_clk]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins eth_rx_wrapper_0/rmii_rx_rst_n]
connect_bd_net [get_bd_ports rmii_rx_data] [get_bd_pins eth_rx_wrapper_0/rmii_rx_data]
connect_bd_net [get_bd_ports rmii_rx_dv] [get_bd_pins eth_rx_wrapper_0/rmii_rx_dv]
connect_bd_net [get_bd_ports rmii_rx_er] [get_bd_pins eth_rx_wrapper_0/rmii_rx_er]
connect_bd_net [get_bd_ports rmii_crs] [get_bd_pins eth_rx_wrapper_0/rmii_crs]
connect_bd_net [get_bd_ports rmii_col] [get_bd_pins eth_rx_wrapper_0/rmii_col]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins eth_rx_wrapper_0/sys_clk]
connect_bd_net [get_bd_pins proc_sys_reset_2/peripheral_aresetn] [get_bd_pins eth_rx_wrapper_0/sys_rst_n]
delete_bd_objs [get_bd_cells wrapper_0]
connect_bd_net [get_bd_ports data_vld] [get_bd_pins eth_rx_wrapper_0/data_vld_probe]
connect_bd_net [get_bd_ports data] [get_bd_pins eth_rx_wrapper_0/data_probe]
regenerate_bd_layout
update_module_reference design_1_eth_rx_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_eth_rx_wrapper_0_0 from eth_rx_wrapper_v1_0 1.0 to eth_rx_wrapper_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'rmii_rx_clk'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'rmii_rx_rst_n'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_eth_rx_wrapper_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_probe'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_vld_probe'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmii_col'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmii_crs'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmii_rx_clk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmii_rx_data'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmii_rx_dv'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmii_rx_er'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rmii_rx_rst_n'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_broadcast'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_broadcast_vld'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_drop'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_drop_vld'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_for_me'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_for_me_vld'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_in'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_in_vld'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_not_for_me'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_not_for_me_vld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_eth_rx_wrapper_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'rmii_rx_clk' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_rx_clk_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'rmii_rx_rst_n' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'proc_sys_reset_1_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'rmii_rx_data' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_rx_data_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'rmii_rx_dv' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_rx_dv_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'rmii_rx_er' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_rx_er_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'rmii_crs' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_crs_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'rmii_col' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_col_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_probe' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'wrapper_0_data_probe' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_vld_probe' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'wrapper_0_data_vld_probe' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_eth_rx_wrapper_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <wrapper_0_data_probe> has no source
WARNING: [BD 41-597] NET <wrapper_0_data_vld_probe> has no source
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference rmii_rx rmii_rx
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rx_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rx_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rx_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rx_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rx_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'rx_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
/rmii_rx
set_property location {1 282 364} [get_bd_cells rmii_rx]
connect_bd_net [get_bd_ports rmii_rx_dv] [get_bd_pins rmii_rx/rx_dv]
connect_bd_net [get_bd_ports rmii_rx_er] [get_bd_pins rmii_rx/rx_er]
connect_bd_net [get_bd_ports rmii_crs] [get_bd_pins rmii_rx/crs]
connect_bd_net [get_bd_ports rmii_col] [get_bd_pins rmii_rx/col]
connect_bd_net [get_bd_ports rmii_rx_data] [get_bd_pins rmii_rx/rx_data]
connect_bd_net [get_bd_ports rmii_rx_clk] [get_bd_pins rmii_rx/rx_clk]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins rmii_rx/rx_rst_n]
regenerate_bd_layout
connect_bd_net [get_bd_pins rmii_rx/rx_byte_vld] [get_bd_pins eth_rx_wrapper_0/data_in_vld]
update_module_reference design_1_rmii_rx_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rx_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rx_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rx_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rx_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rx_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'rx_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_rmii_rx_0 from rmii_rx_v1_0 1.0 to rmii_rx_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'rx_byte' width 9 differs from original width 8
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rx_data_vld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_rmii_rx_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_rmii_rx_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <wrapper_0_data_probe> has no source
WARNING: [BD 41-597] NET <wrapper_0_data_vld_probe> has no source
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins rmii_rx/rx_byte] [get_bd_pins eth_rx_wrapper_0/data_in]
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <wrapper_0_data_probe> has no source
WARNING: [BD 41-597] NET <wrapper_0_data_vld_probe> has no source
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_ports rmii_data]
regenerate_bd_layout
delete_bd_objs [get_bd_ports rmii_ref_clk]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports rmii_ref_clk]'
delete_bd_objs [get_bd_ports sys_clk_test]
regenerate_bd_layout
delete_bd_objs [get_bd_nets wrapper_0_data_probe]
connect_bd_net [get_bd_pins eth_rx_wrapper_0/data_for_me] [get_bd_pins uart_wrapper_0/data_in]
delete_bd_objs [get_bd_nets wrapper_0_data_vld_probe]
connect_bd_net [get_bd_pins eth_rx_wrapper_0/data_for_me_vld] [get_bd_pins uart_wrapper_0/data_in_vld]
regenerate_bd_layout
connect_bd_net [get_bd_ports data_vld] [get_bd_pins eth_rx_wrapper_0/data_for_me_vld]
connect_bd_net [get_bd_ports data] [get_bd_pins eth_rx_wrapper_0/data_for_me_vld]
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_rx_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rmii_rx .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 21 19:24:07 2023] Launched design_1_rmii_rx_0_synth_1, design_1_eth_rx_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_rmii_rx_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_rmii_rx_0_synth_1/runme.log
design_1_eth_rx_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_eth_rx_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Sun May 21 19:24:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.918 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_eth_rx_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'phy_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'phy_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'phy_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'phy_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'phy_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'phy_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'phy_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'phy_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_eth_rx_wrapper_0_0 from eth_rx_wrapper_v1_0 1.0 to eth_rx_wrapper_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'phy_clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'phy_rst_n' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_eth_rx_wrapper_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_in'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_in_vld'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'phy_clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'phy_data_in'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'phy_data_in_vld'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'phy_rst_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_eth_rx_wrapper_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'data_in' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_rx_rx_byte' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_in_vld' is not found on the upgraded version of the cell '/eth_rx_wrapper_0'. Its connection to the net 'rmii_rx_rx_byte_vld' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_eth_rx_wrapper_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3004.773 ; gain = 13.973
connect_bd_net [get_bd_ports rmii_rx_clk] [get_bd_pins eth_rx_wrapper_0/phy_clk]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins eth_rx_wrapper_0/phy_rst_n]
connect_bd_net [get_bd_pins rmii_rx/rx_byte_vld] [get_bd_pins eth_rx_wrapper_0/phy_data_in_vld]
connect_bd_net [get_bd_pins rmii_rx/rx_byte] [get_bd_pins eth_rx_wrapper_0/phy_data_in]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_rx_wrapper_0 .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 21 19:33:09 2023] Launched design_1_eth_rx_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_eth_rx_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_eth_rx_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Sun May 21 19:33:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3004.773 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_eth_rx_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'phy_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'phy_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'phy_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'phy_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'phy_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'phy_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'phy_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'phy_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_eth_rx_wrapper_0_0 from eth_rx_wrapper_v1_0 1.0 to eth_rx_wrapper_v1_0 1.0
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_uart_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_wrapper_0_0 from uart_wrapper_v1_0 1.0 to uart_wrapper_v1_0 1.0
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_rx_wrapper_0 .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 21 19:43:06 2023] Launched design_1_uart_wrapper_0_0_synth_1, design_1_eth_rx_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_uart_wrapper_0_0_synth_1/runme.log
design_1_eth_rx_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_eth_rx_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Sun May 21 19:43:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3005.812 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
