#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 23 15:25:47 2018
# Process ID: 3732
# Current directory: C:/Users/admin/Desktop/lab8_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2980 C:\Users\admin\Desktop\lab8_1\lab8_1.xpr
# Log file: C:/Users/admin/Desktop/lab8_1/vivado.log
# Journal file: C:/Users/admin/Desktop/lab8_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/lab8_1/lab8_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 813.879 ; gain = 161.832
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 16:05:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/runme.log
launch_runs impl_1
[Fri Nov 23 16:06:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 23 16:08:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/admin/Desktop/lab8_1/.Xil/Vivado-3732-C09-COMPUTE-D6/dcp/lab9_2_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1498.922 ; gain = 435.879
Finished Parsing XDC File [C:/Users/admin/Desktop/lab8_1/.Xil/Vivado-3732-C09-COMPUTE-D6/dcp/lab9_2_early.xdc]
Parsing XDC File [C:/Users/admin/Desktop/lab8_1/.Xil/Vivado-3732-C09-COMPUTE-D6/dcp/lab9_2.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/lab8_1/.Xil/Vivado-3732-C09-COMPUTE-D6/dcp/lab9_2.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1499.059 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1499.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1606.629 ; gain = 595.730
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.297 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/lab9_2.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/lab9_2.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 16:13:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/runme.log
launch_runs impl_1
[Fri Nov 23 16:14:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 23 16:15:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v" into library work [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:1]
[Fri Nov 23 16:18:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/runme.log
launch_runs impl_1
[Fri Nov 23 16:18:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 23 16:20:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 18:56:12 2018...
