--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_EtherCAT.twx CNC2_22A_EtherCAT.ncd -o CNC2_22A_EtherCAT.twr
CNC2_22A_EtherCAT.pcf -ucf CNC2_22A_EtherCAT.ucf

Design file:              CNC2_22A_EtherCAT.ncd
Physical constraint file: CNC2_22A_EtherCAT.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.231ns.
--------------------------------------------------------------------------------
Slack:     5.769ns IBUFG_CLK_Tx_25MHz
Report:    0.231ns skew meets   6.000ns timing constraint by 5.769ns
From                         To                           Delay(ns)  Skew(ns)
K3.I                         BUFIO2_X1Y14.I                   1.981  0.231

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.231ns.
--------------------------------------------------------------------------------
Slack:     5.769ns IBUFG_CLK_Rx_25MHz
Report:    0.231ns skew meets   6.000ns timing constraint by 5.769ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFIO2_X0Y22.I                   2.183  0.231

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 369261794 paths analyzed, 13041 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.336ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43 (SLICE_X51Y13.D1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.047ns (Levels of Logic = 4)
  Clock Path Skew:      1.789ns (1.395 - -0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A4      net (fanout=36)       2.868   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A       Tilo                  0.205   N1379
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y46.D5      net (fanout=31)       1.671   AddressDecoderCS0n
    SLICE_X43Y46.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X41Y40.A4      net (fanout=16)       1.100   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X41Y40.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X51Y13.D1      net (fanout=48)       4.955   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X51Y13.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<43>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<43>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43
    -------------------------------------------------  ---------------------------
    Total                                     12.047ns (1.453ns logic, 10.594ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.763ns (Levels of Logic = 2)
  Clock Path Skew:      1.840ns (1.395 - -0.445)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y40.A2      net (fanout=21)       5.836   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y40.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X51Y13.D1      net (fanout=48)       4.955   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X51Y13.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<43>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<43>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43
    -------------------------------------------------  ---------------------------
    Total                                     11.763ns (0.972ns logic, 10.791ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.915ns (Levels of Logic = 4)
  Clock Path Skew:      1.789ns (1.395 - -0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y36.C1      net (fanout=36)       1.586   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y36.C       Tilo                  0.205   CNC2_22A/DDA_Partition_1/m_DDAPulseType<1>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X43Y46.D4      net (fanout=24)       1.821   AddressDecoderCS2n
    SLICE_X43Y46.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X41Y40.A4      net (fanout=16)       1.100   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X41Y40.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X51Y13.D1      net (fanout=48)       4.955   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X51Y13.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<43>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<43>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_43
    -------------------------------------------------  ---------------------------
    Total                                     10.915ns (1.453ns logic, 9.462ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39 (SLICE_X51Y15.D4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.849ns (Levels of Logic = 2)
  Clock Path Skew:      1.842ns (1.397 - -0.445)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X43Y42.A2      net (fanout=21)       6.114   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X43Y42.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X51Y15.D4      net (fanout=53)       4.763   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X51Y15.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<39>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<39>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39
    -------------------------------------------------  ---------------------------
    Total                                     11.849ns (0.972ns logic, 10.877ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.482ns (Levels of Logic = 4)
  Clock Path Skew:      1.791ns (1.397 - -0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A4      net (fanout=36)       2.868   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A       Tilo                  0.205   N1379
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y46.D5      net (fanout=31)       1.671   AddressDecoderCS0n
    SLICE_X43Y46.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X43Y42.A3      net (fanout=16)       0.727   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X43Y42.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X51Y15.D4      net (fanout=53)       4.763   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X51Y15.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<39>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<39>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39
    -------------------------------------------------  ---------------------------
    Total                                     11.482ns (1.453ns logic, 10.029ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.836ns (Levels of Logic = 4)
  Clock Path Skew:      1.791ns (1.397 - -0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A4      net (fanout=36)       2.868   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A       Tilo                  0.205   N1379
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y36.C1      net (fanout=31)       0.485   AddressDecoderCS0n
    SLICE_X36Y36.C       Tilo                  0.205   N1379
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst_SW1
    SLICE_X43Y42.A1      net (fanout=1)        1.321   N1385
    SLICE_X43Y42.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X51Y15.D4      net (fanout=53)       4.763   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X51Y15.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<39>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<39>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_39
    -------------------------------------------------  ---------------------------
    Total                                     10.836ns (1.399ns logic, 9.437ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33 (SLICE_X50Y15.B5), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.724ns (Levels of Logic = 2)
  Clock Path Skew:      1.842ns (1.397 - -0.445)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y42.A4      net (fanout=21)       6.773   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y42.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X50Y15.B5      net (fanout=62)       4.012   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X50Y15.CLK     Tas                   0.289   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<35>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<33>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.724ns (0.939ns logic, 10.785ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.849ns (Levels of Logic = 4)
  Clock Path Skew:      1.791ns (1.397 - -0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A4      net (fanout=36)       2.868   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y36.A       Tilo                  0.205   N1379
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y46.D5      net (fanout=31)       1.671   AddressDecoderCS0n
    SLICE_X43Y46.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X41Y42.A3      net (fanout=16)       0.878   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X41Y42.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X50Y15.B5      net (fanout=62)       4.012   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X50Y15.CLK     Tas                   0.289   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<35>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<33>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33
    -------------------------------------------------  ---------------------------
    Total                                     10.849ns (1.420ns logic, 9.429ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.717ns (Levels of Logic = 4)
  Clock Path Skew:      1.791ns (1.397 - -0.394)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y36.C1      net (fanout=36)       1.586   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y36.C       Tilo                  0.205   CNC2_22A/DDA_Partition_1/m_DDAPulseType<1>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X43Y46.D4      net (fanout=24)       1.821   AddressDecoderCS2n
    SLICE_X43Y46.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X41Y42.A3      net (fanout=16)       0.878   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X41Y42.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X50Y15.B5      net (fanout=62)       4.012   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X50Y15.CLK     Tas                   0.289   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<35>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<33>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_33
    -------------------------------------------------  ---------------------------
    Total                                      9.717ns (1.420ns logic, 8.297ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (SLICE_X43Y42.D5), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 3)
  Clock Path Skew:      1.476ns (1.189 - -0.287)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X32Y38.D2      net (fanout=1)        0.347   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X32Y38.D       Tilo                  0.142   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_IndexStatus
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst_SW1
    SLICE_X43Y42.C2      net (fanout=1)        0.813   N1371
    SLICE_X43Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X43Y42.D5      net (fanout=52)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X43Y42.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_645_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.653ns logic, 1.233ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.464ns (Levels of Logic = 3)
  Clock Path Skew:      1.445ns (1.189 - -0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.BQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<10>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8
    SLICE_X32Y38.D6      net (fanout=2)        0.927   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<8>
    SLICE_X32Y38.D       Tilo                  0.142   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_IndexStatus
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst_SW1
    SLICE_X43Y42.C2      net (fanout=1)        0.813   N1371
    SLICE_X43Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X43Y42.D5      net (fanout=52)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X43Y42.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_645_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.651ns logic, 1.813ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.466ns (Levels of Logic = 2)
  Clock Path Skew:      1.374ns (1.189 - -0.185)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y42.C3      net (fanout=36)       1.882   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X43Y42.D5      net (fanout=52)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X43Y42.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_645_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.511ns logic, 1.955ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB (SLICE_X42Y41.BX), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 (FF)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 2)
  Clock Path Skew:      1.476ns (1.185 - -0.291)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13
    SLICE_X39Y34.D1      net (fanout=1)        0.505   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
    SLICE_X39Y34.D       Tilo                  0.156   N1395
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst_SW1
    SLICE_X42Y43.A3      net (fanout=1)        0.653   N1395
    SLICE_X42Y43.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X42Y41.BX      net (fanout=48)       0.338   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X42Y41.CLK     Tdh         (-Th)     0.111   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.435ns logic, 1.496ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_13 (FF)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 2)
  Clock Path Skew:      1.438ns (1.185 - -0.253)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_13 to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.CQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<14>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_13
    SLICE_X39Y34.D5      net (fanout=2)        0.611   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<13>
    SLICE_X39Y34.D       Tilo                  0.156   N1395
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst_SW1
    SLICE_X42Y43.A3      net (fanout=1)        0.653   N1395
    SLICE_X42Y43.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X42Y41.BX      net (fanout=48)       0.338   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X42Y41.CLK     Tdh         (-Th)     0.111   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.401ns logic, 1.602ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Clock Path Skew:      1.417ns (1.185 - -0.232)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X42Y43.A4      net (fanout=20)       1.530   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X42Y43.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X42Y41.BX      net (fanout=48)       0.338   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X42Y41.CLK     Tdh         (-Th)     0.111   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.243ns logic, 1.868ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56 (SLICE_X43Y42.D5), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 3)
  Clock Path Skew:      1.476ns (1.189 - -0.287)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X32Y38.D2      net (fanout=1)        0.347   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X32Y38.D       Tilo                  0.142   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_IndexStatus
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst_SW1
    SLICE_X43Y42.C2      net (fanout=1)        0.813   N1371
    SLICE_X43Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X43Y42.D5      net (fanout=52)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X43Y42.CLK     Tah         (-Th)    -0.215   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[56]_ISTOP_DataIn[8]_MUX_661_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.713ns logic, 1.233ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.524ns (Levels of Logic = 3)
  Clock Path Skew:      1.445ns (1.189 - -0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.BQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<10>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_8
    SLICE_X32Y38.D6      net (fanout=2)        0.927   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<8>
    SLICE_X32Y38.D       Tilo                  0.142   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_IndexStatus
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst_SW1
    SLICE_X43Y42.C2      net (fanout=1)        0.813   N1371
    SLICE_X43Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X43Y42.D5      net (fanout=52)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X43Y42.CLK     Tah         (-Th)    -0.215   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[56]_ISTOP_DataIn[8]_MUX_661_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.711ns logic, 1.813ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.526ns (Levels of Logic = 2)
  Clock Path Skew:      1.374ns (1.189 - -0.185)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y42.C3      net (fanout=36)       1.882   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y42.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X43Y42.D5      net (fanout=52)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X43Y42.CLK     Tah         (-Th)    -0.215   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[56]_ISTOP_DataIn[8]_MUX_661_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_56
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (0.571ns logic, 1.955ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 577035 paths analyzed, 13931 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.674ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25 (SLICE_X15Y33.A2), 2008 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.372ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.468 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X33Y5.A1       net (fanout=52)       4.293   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X33Y5.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
    SLICE_X30Y7.D6       net (fanout=1)        0.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
    SLICE_X30Y7.CMUX     Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.BMUX    Tcinb                 0.292   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X15Y33.A2      net (fanout=1)        0.632   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<25>
    SLICE_X15Y33.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2181
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25
    -------------------------------------------------  ---------------------------
    Total                                     11.372ns (2.702ns logic, 8.670ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.327ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.468 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X33Y9.B1       net (fanout=52)       3.702   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X33Y9.B        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT99
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_8
    SLICE_X30Y7.C2       net (fanout=1)        1.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_8
    SLICE_X30Y7.CMUX     Tilo                  0.361   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.BMUX    Tcinb                 0.292   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X15Y33.A2      net (fanout=1)        0.632   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<25>
    SLICE_X15Y33.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2181
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25
    -------------------------------------------------  ---------------------------
    Total                                     11.327ns (2.695ns logic, 8.632ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.273ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.468 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X31Y7.A3       net (fanout=52)       4.053   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X31Y7.A        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT109
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_10
    SLICE_X30Y7.D2       net (fanout=1)        0.629   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_10
    SLICE_X30Y7.CMUX     Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.BMUX    Tcinb                 0.292   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X15Y33.A2      net (fanout=1)        0.632   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<25>
    SLICE_X15Y33.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2181
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_25
    -------------------------------------------------  ---------------------------
    Total                                     11.273ns (2.702ns logic, 8.571ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (SLICE_X11Y34.A4), 2236 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.357ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.490 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X33Y5.A1       net (fanout=52)       4.293   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X33Y5.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
    SLICE_X30Y7.D6       net (fanout=1)        0.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
    SLICE_X30Y7.CMUX     Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X14Y34.DMUX    Tcind                 0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X11Y34.A4      net (fanout=1)        0.528   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
    SLICE_X11Y34.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    -------------------------------------------------  ---------------------------
    Total                                     11.357ns (2.788ns logic, 8.569ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.312ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.490 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X33Y9.B1       net (fanout=52)       3.702   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X33Y9.B        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT99
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_8
    SLICE_X30Y7.C2       net (fanout=1)        1.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_8
    SLICE_X30Y7.CMUX     Tilo                  0.361   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X14Y34.DMUX    Tcind                 0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X11Y34.A4      net (fanout=1)        0.528   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
    SLICE_X11Y34.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    -------------------------------------------------  ---------------------------
    Total                                     11.312ns (2.781ns logic, 8.531ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.258ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.490 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X31Y7.A3       net (fanout=52)       4.053   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X31Y7.A        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT109
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_10
    SLICE_X30Y7.D2       net (fanout=1)        0.629   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_10
    SLICE_X30Y7.CMUX     Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X14Y33.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X14Y34.DMUX    Tcind                 0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X11Y34.A4      net (fanout=1)        0.528   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
    SLICE_X11Y34.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    -------------------------------------------------  ---------------------------
    Total                                     11.258ns (2.788ns logic, 8.470ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23 (SLICE_X12Y32.A1), 1932 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.322ns (Levels of Logic = 11)
  Clock Path Skew:      -0.028ns (0.482 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X33Y5.A1       net (fanout=52)       4.293   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X33Y5.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
    SLICE_X30Y7.D6       net (fanout=1)        0.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_91
    SLICE_X30Y7.CMUX     Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.DMUX    Tcind                 0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X12Y32.A1      net (fanout=1)        0.665   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<23>
    SLICE_X12Y32.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A101
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2161
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23
    -------------------------------------------------  ---------------------------
    Total                                     11.322ns (2.622ns logic, 8.700ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.277ns (Levels of Logic = 11)
  Clock Path Skew:      -0.028ns (0.482 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X33Y9.B1       net (fanout=52)       3.702   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X33Y9.B        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT99
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_8
    SLICE_X30Y7.C2       net (fanout=1)        1.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_8
    SLICE_X30Y7.CMUX     Tilo                  0.361   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.DMUX    Tcind                 0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X12Y32.A1      net (fanout=1)        0.665   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<23>
    SLICE_X12Y32.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A101
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2161
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23
    -------------------------------------------------  ---------------------------
    Total                                     11.277ns (2.615ns logic, 8.662ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.223ns (Levels of Logic = 11)
  Clock Path Skew:      -0.028ns (0.482 - 0.510)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X31Y7.A3       net (fanout=52)       4.053   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X31Y7.A        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT109
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_10
    SLICE_X30Y7.D2       net (fanout=1)        0.629   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_10
    SLICE_X30Y7.CMUX     Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o_2_f7
    SLICE_X22Y14.A2      net (fanout=2)        1.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_CRCErrorFlag[31]_Mux_163_o
    SLICE_X22Y14.A       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X22Y14.B6      net (fanout=1)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X22Y14.B       Tilo                  0.203   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X14Y27.A6      net (fanout=1)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X14Y27.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X14Y32.DMUX    Tcind                 0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X12Y32.A1      net (fanout=1)        0.665   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<23>
    SLICE_X12Y32.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A101
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2161
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_23
    -------------------------------------------------  ---------------------------
    Total                                     11.223ns (2.622ns logic, 8.601ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y22.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_6 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.187 - 0.196)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_6 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y43.CQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<7>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_6
    RAMB16_X1Y22.DIA6    net (fanout=1)        0.216   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<6>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.145ns logic, 0.216ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y22.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_5 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.187 - 0.196)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_5 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y43.BQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<7>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_5
    RAMB16_X1Y22.DIA5    net (fanout=1)        0.219   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<5>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.145ns logic, 0.219ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y22.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_0 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.187 - 0.145)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_0 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.234   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_0
    RAMB16_X1Y22.DIA0    net (fanout=1)        0.256   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<0>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.181ns logic, 0.256ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 854 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.329ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 (SLICE_X4Y60.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.422 - 0.409)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AMUX     Tshcko                0.455   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_ADDR[15]_GND_869_o_select_27_OUT<0>1
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X3Y59.A2       net (fanout=13)       2.131   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y60.CE       net (fanout=3)        0.827   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y60.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (1.049ns logic, 2.958ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.422 - 0.445)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AMUX     Tshcko                0.461   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X3Y59.A5       net (fanout=12)       0.797   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y60.CE       net (fanout=3)        0.827   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y60.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (1.055ns logic, 1.624ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.422 - 0.456)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.BQ       Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y59.A4       net (fanout=8)        0.680   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y60.CE       net (fanout=3)        0.827   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y60.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.985ns logic, 1.507ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5 (SLICE_X4Y61.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.423 - 0.409)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AMUX     Tshcko                0.455   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_ADDR[15]_GND_869_o_select_27_OUT<0>1
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X3Y59.A2       net (fanout=13)       2.131   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y61.CE       net (fanout=3)        0.826   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y61.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<8>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (1.049ns logic, 2.957ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.423 - 0.445)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AMUX     Tshcko                0.461   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X3Y59.A5       net (fanout=12)       0.797   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y61.CE       net (fanout=3)        0.826   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y61.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<8>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.055ns logic, 1.623ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.423 - 0.456)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.BQ       Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y59.A4       net (fanout=8)        0.680   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y61.CE       net (fanout=3)        0.826   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y61.CLK      Tceck                 0.335   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<8>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.985ns logic, 1.506ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 (SLICE_X4Y60.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.422 - 0.409)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AMUX     Tshcko                0.455   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_ADDR[15]_GND_869_o_select_27_OUT<0>1
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X3Y59.A2       net (fanout=13)       2.131   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y60.CE       net (fanout=3)        0.827   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y60.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (1.029ns logic, 2.958ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.422 - 0.445)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AMUX     Tshcko                0.461   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X3Y59.A5       net (fanout=12)       0.797   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y60.CE       net (fanout=3)        0.827   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y60.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.035ns logic, 1.624ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.422 - 0.456)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.BQ       Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y59.A4       net (fanout=8)        0.680   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux_GND_789_o_m_RDState[2]_MUX_2121_o1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X4Y60.CE       net (fanout=3)        0.827   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X4Y60.CLK      Tceck                 0.315   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.965ns logic, 1.507ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X2Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.AQ       Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X2Y57.AX       net (fanout=2)        0.162   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X2Y57.CLK      Tckdi       (-Th)    -0.041   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9 (SLICE_X0Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.DQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9
    SLICE_X0Y59.D6       net (fanout=3)        0.023   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<9>
    SLICE_X0Y59.CLK      Tah         (-Th)    -0.190   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9_dpot
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X2Y65.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y65.BQ       Tcko                  0.234   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X2Y65.B5       net (fanout=1)        0.058   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X2Y65.CLK      Tah         (-Th)    -0.131   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_0/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.843ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (SLICE_X1Y54.B6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.779 - 2.136)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.AQ       Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X2Y53.B3       net (fanout=17)       1.087   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X2Y53.B        Tilo                  0.203   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X1Y54.A1       net (fanout=1)        0.781   EtherCATPartition_inst/MAC100/N180
    SLICE_X1Y54.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X1Y54.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X1Y54.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.175ns logic, 1.986ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.779 - 2.136)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.AQ       Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X3Y53.B4       net (fanout=17)       1.049   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X3Y53.B        Tilo                  0.259   EtherCATPartition_inst/tx_fifo_almost_empty
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X1Y54.A5       net (fanout=1)        0.397   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X1Y54.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X1Y54.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X1Y54.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (1.231ns logic, 1.564ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X2Y53.B2       net (fanout=5)        0.998   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X2Y53.B        Tilo                  0.203   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X1Y54.A1       net (fanout=1)        0.781   EtherCATPartition_inst/MAC100/N180
    SLICE_X1Y54.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X1Y54.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X1Y54.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (1.192ns logic, 1.897ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3 (SLICE_X6Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 0)
  Clock Path Skew:      -0.350ns (1.787 - 2.137)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AQ       Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    SLICE_X6Y47.DX       net (fanout=2)        2.682   EtherCATPartition_inst/TxControl_1/m_Mac_Data<3>
    SLICE_X6Y47.CLK      Tdick                 0.086   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.477ns logic, 2.682ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (SLICE_X1Y50.A6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.370ns (1.788 - 2.158)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AMUX     Tshcko                0.488   EtherCATPartition_inst/TxControl_1/_n0161_inv
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X3Y52.C5       net (fanout=6)        0.575   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X3Y52.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X0Y52.A1       net (fanout=3)        0.649   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X0Y52.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X1Y50.A6       net (fanout=2)        0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X1Y50.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (1.274ns logic, 1.537ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.788 - 2.136)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.AQ       Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X0Y52.A2       net (fanout=17)       1.299   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X0Y52.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X1Y50.A6       net (fanout=2)        0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X1Y50.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.918ns logic, 1.612ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.618 - 0.650)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.DQ       Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X0Y52.D5       net (fanout=12)       1.421   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X0Y52.D        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o11
    SLICE_X0Y52.A3       net (fanout=3)        0.309   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o1
    SLICE_X0Y52.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X1Y50.A6       net (fanout=2)        0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X1Y50.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.140ns logic, 2.043ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7 (SLICE_X5Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_7 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (1.127 - 1.028)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_7 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.BQ       Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_7
    SLICE_X5Y49.DX       net (fanout=2)        0.330   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
    SLICE_X5Y49.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.257ns logic, 0.330ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2 (SLICE_X6Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (1.145 - 1.026)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_2
    SLICE_X6Y47.CX       net (fanout=2)        0.371   EtherCATPartition_inst/TxControl_1/m_Mac_Data<2>
    SLICE_X6Y47.CLK      Tckdi       (-Th)    -0.041   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.241ns logic, 0.371ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3 (SLICE_X7Y47.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (1.145 - 1.028)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AQ       Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    SLICE_X7Y47.D4       net (fanout=2)        0.207   EtherCATPartition_inst/TxControl_1/m_Mac_Data<3>
    SLICE_X7Y47.CLK      Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_66_OUT41
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.413ns logic, 0.207ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1159 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.635ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (SLICE_X27Y20.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 2)
  Clock Path Skew:      -0.488ns (1.528 - 2.016)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.DQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X16Y16.D4      net (fanout=9)        0.869   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X16Y16.DMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X16Y16.C4      net (fanout=1)        0.374   N927
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y20.CE      net (fanout=4)        1.277   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y20.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (1.142ns logic, 2.520ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (0.262 - 0.400)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X16Y16.B2      net (fanout=3)        0.915   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X16Y16.B       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X16Y16.A5      net (fanout=1)        0.169   N929
    SLICE_X16Y16.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C1      net (fanout=2)        0.446   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y20.CE      net (fanout=4)        1.277   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y20.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.318ns logic, 2.807ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (0.262 - 0.401)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6
    SLICE_X16Y16.B1      net (fanout=3)        0.893   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<6>
    SLICE_X16Y16.B       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X16Y16.A5      net (fanout=1)        0.169   N929
    SLICE_X16Y16.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C1      net (fanout=2)        0.446   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y20.CE      net (fanout=4)        1.277   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X27Y20.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (1.318ns logic, 2.785ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (SLICE_X25Y20.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 2)
  Clock Path Skew:      -0.477ns (1.539 - 2.016)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.DQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X16Y16.D4      net (fanout=9)        0.869   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X16Y16.DMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X16Y16.C4      net (fanout=1)        0.374   N927
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CE      net (fanout=4)        1.052   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.187ns logic, 2.295ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.273 - 0.400)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X16Y16.B2      net (fanout=3)        0.915   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X16Y16.B       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X16Y16.A5      net (fanout=1)        0.169   N929
    SLICE_X16Y16.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C1      net (fanout=2)        0.446   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CE      net (fanout=4)        1.052   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.363ns logic, 2.582ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (0.273 - 0.401)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6
    SLICE_X16Y16.B1      net (fanout=3)        0.893   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<6>
    SLICE_X16Y16.B       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X16Y16.A5      net (fanout=1)        0.169   N929
    SLICE_X16Y16.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C1      net (fanout=2)        0.446   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CE      net (fanout=4)        1.052   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (1.363ns logic, 2.560ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (SLICE_X25Y20.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 2)
  Clock Path Skew:      -0.477ns (1.539 - 2.016)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.DQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X16Y16.D4      net (fanout=9)        0.869   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X16Y16.DMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X16Y16.C4      net (fanout=1)        0.374   N927
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CE      net (fanout=4)        1.052   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.163ns logic, 2.295ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.273 - 0.400)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X16Y16.B2      net (fanout=3)        0.915   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X16Y16.B       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X16Y16.A5      net (fanout=1)        0.169   N929
    SLICE_X16Y16.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C1      net (fanout=2)        0.446   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CE      net (fanout=4)        1.052   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.339ns logic, 2.582ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (0.273 - 0.401)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_6
    SLICE_X16Y16.B1      net (fanout=3)        0.893   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<6>
    SLICE_X16Y16.B       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X16Y16.A5      net (fanout=1)        0.169   N929
    SLICE_X16Y16.A       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C1      net (fanout=2)        0.446   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X16Y16.C       Tilo                  0.205   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CE      net (fanout=4)        1.052   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X25Y20.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.339ns logic, 2.560ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (SLICE_X17Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.013 - 0.931)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.200   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0
    SLICE_X17Y19.A6      net (fanout=2)        0.249   EtherCATPartition_inst/rx_axis_mac_tdata<0>
    SLICE_X17Y19.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data11
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.415ns logic, 0.249ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_4 (SLICE_X17Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_4 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.008 - 0.931)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_4 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.AQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_4
    SLICE_X17Y21.A6      net (fanout=2)        0.264   EtherCATPartition_inst/rx_axis_mac_tdata<4>
    SLICE_X17Y21.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<7>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data111
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.413ns logic, 0.264ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2 (SLICE_X17Y19.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.013 - 0.931)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.200   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2
    SLICE_X17Y19.C5      net (fanout=2)        0.283   EtherCATPartition_inst/rx_axis_mac_tdata<2>
    SLICE_X17Y19.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data91
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.415ns logic, 0.283ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.500ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (SLICE_X20Y2.C6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.440ns (1.569 - 2.009)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.BMUX    Tshcko                0.455   EtherCATPartition_inst/rx_phy_error
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X12Y7.C1       net (fanout=31)       1.761   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X21Y2.A4       net (fanout=91)       1.869   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X21Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/N189
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n014825_SW0
    SLICE_X20Y2.D2       net (fanout=1)        0.612   EtherCATPartition_inst/MAC100/N188
    SLICE_X20Y2.D        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv1
    SLICE_X20Y2.C6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv
    SLICE_X20Y2.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.465ns logic, 4.360ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.420ns (1.569 - 1.989)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X12Y7.C2       net (fanout=35)       1.505   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X21Y2.A4       net (fanout=91)       1.869   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X21Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/N189
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n014825_SW0
    SLICE_X20Y2.D2       net (fanout=1)        0.612   EtherCATPartition_inst/MAC100/N188
    SLICE_X20Y2.D        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv1
    SLICE_X20Y2.C6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv
    SLICE_X20Y2.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (1.401ns logic, 4.104ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.431ns (1.569 - 2.000)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X12Y7.C4       net (fanout=41)       1.296   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X21Y2.A4       net (fanout=91)       1.869   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X21Y2.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/N189
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n014825_SW0
    SLICE_X20Y2.D2       net (fanout=1)        0.612   EtherCATPartition_inst/MAC100/N188
    SLICE_X20Y2.D        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv1
    SLICE_X20Y2.C6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv
    SLICE_X20Y2.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (1.498ns logic, 3.895ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (SLICE_X4Y3.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.922ns (Levels of Logic = 3)
  Clock Path Skew:      -0.304ns (1.705 - 2.009)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.BMUX    Tshcko                0.455   EtherCATPartition_inst/rx_phy_error
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X12Y7.C1       net (fanout=31)       1.761   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X5Y3.C5        net (fanout=91)       1.127   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X5Y3.CMUX      Tilo                  0.313   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X5Y3.A5        net (fanout=1)        0.788   EtherCATPartition_inst/MAC100/N168
    SLICE_X5Y3.A         Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X4Y3.CE        net (fanout=2)        0.679   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X4Y3.CLK       Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (1.567ns logic, 4.355ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.284ns (1.705 - 1.989)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X12Y7.C2       net (fanout=35)       1.505   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X5Y3.C5        net (fanout=91)       1.127   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X5Y3.CMUX      Tilo                  0.313   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X5Y3.A5        net (fanout=1)        0.788   EtherCATPartition_inst/MAC100/N168
    SLICE_X5Y3.A         Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X4Y3.CE        net (fanout=2)        0.679   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X4Y3.CLK       Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.503ns logic, 4.099ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.295ns (1.705 - 2.000)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X12Y7.C4       net (fanout=41)       1.296   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X5Y3.C5        net (fanout=91)       1.127   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X5Y3.CMUX      Tilo                  0.313   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X5Y3.A5        net (fanout=1)        0.788   EtherCATPartition_inst/MAC100/N168
    SLICE_X5Y3.A         Tilo                  0.259   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X4Y3.CE        net (fanout=2)        0.679   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X4Y3.CLK       Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.600ns logic, 3.890ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1 (SLICE_X12Y2.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.351ns (1.658 - 2.009)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.BMUX    Tshcko                0.455   EtherCATPartition_inst/rx_phy_error
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X12Y7.C1       net (fanout=31)       1.761   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X20Y4.D4       net (fanout=91)       1.616   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X20Y4.D        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71
    SLICE_X12Y2.SR       net (fanout=5)        1.157   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X12Y2.CLK      Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.320ns logic, 4.534ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 2)
  Clock Path Skew:      -0.331ns (1.658 - 1.989)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X12Y7.C2       net (fanout=35)       1.505   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X20Y4.D4       net (fanout=91)       1.616   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X20Y4.D        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71
    SLICE_X12Y2.SR       net (fanout=5)        1.157   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X12Y2.CLK      Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (1.256ns logic, 4.278ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.342ns (1.658 - 2.000)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X12Y7.C4       net (fanout=41)       1.296   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X12Y7.C        Tilo                  0.205   EtherCATPartition_inst/m_rx_enable
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o1
    SLICE_X20Y4.D4       net (fanout=91)       1.616   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_552_o
    SLICE_X20Y4.D        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable71
    SLICE_X12Y2.SR       net (fanout=5)        1.157   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X12Y2.CLK      Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.353ns logic, 4.069ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP (SLICE_X2Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.CQ        Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2
    SLICE_X2Y3.D3        net (fanout=9)        0.274   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
    SLICE_X2Y3.CLK       Tah         (-Th)     0.172   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.062ns logic, 0.274ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP (SLICE_X2Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.CQ        Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2
    SLICE_X2Y3.D3        net (fanout=9)        0.274   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
    SLICE_X2Y3.CLK       Tah         (-Th)     0.172   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.062ns logic, 0.274ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP (SLICE_X2Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.CQ        Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2
    SLICE_X2Y3.D3        net (fanout=9)        0.274   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
    SLICE_X2Y3.CLK       Tah         (-Th)     0.172   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.062ns logic, 0.274ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X2Y3.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X2Y3.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.598ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X10Y54.D5      net (fanout=1097)     3.287   startup_reset
    SLICE_X10Y54.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X12Y54.SR      net (fanout=2)        0.487   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X12Y54.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (0.824ns logic, 3.774ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y54.D2      net (fanout=2)        1.248   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y54.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X12Y54.SR      net (fanout=2)        0.487   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X12Y54.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.880ns logic, 1.735ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.040ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X10Y54.D5      net (fanout=1097)     3.287   startup_reset
    SLICE_X10Y54.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X12Y54.CLK     net (fanout=2)        0.521   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.652ns logic, 3.808ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.023ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.477ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y54.D2      net (fanout=2)        1.248   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y54.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X12Y54.CLK     net (fanout=2)        0.521   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (0.708ns logic, 1.769ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y54.D2      net (fanout=2)        0.741   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y54.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X12Y54.SR      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X12Y54.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.497ns logic, 1.004ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X10Y54.D5      net (fanout=1097)     2.056   startup_reset
    SLICE_X10Y54.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X12Y54.SR      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X12Y54.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.461ns logic, 2.319ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.445ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y54.D2      net (fanout=2)        0.741   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y54.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X12Y54.CLK     net (fanout=2)        0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.425ns logic, 1.020ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.724ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X10Y54.D5      net (fanout=1097)     2.056   startup_reset
    SLICE_X10Y54.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DataInSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X12Y54.CLK     net (fanout=2)        0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.389ns logic, 2.335ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.039ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.461ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.039ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y55.B5      net (fanout=1097)     3.301   startup_reset
    SLICE_X11Y55.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X11Y55.CLK     net (fanout=2)        1.034   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (0.704ns logic, 4.335ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.509ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y55.B1      net (fanout=2)        1.197   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y55.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X11Y55.CLK     net (fanout=2)        1.034   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.760ns logic, 2.231ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y55.B5      net (fanout=1097)     3.301   startup_reset
    SLICE_X11Y55.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X11Y55.SR      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X11Y55.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (0.930ns logic, 3.611ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y55.B1      net (fanout=2)        1.197   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y55.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X11Y55.SR      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X11Y55.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (0.986ns logic, 1.507ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.437ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.DQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y55.B1      net (fanout=2)        0.727   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y55.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X11Y55.SR      net (fanout=2)        0.165   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X11Y55.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.545ns logic, 0.892ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y55.B5      net (fanout=1097)     2.055   startup_reset
    SLICE_X11Y55.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X11Y55.SR      net (fanout=2)        0.165   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X11Y55.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.509ns logic, 2.220ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.742ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.742ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.DQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y55.B1      net (fanout=2)        0.727   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y55.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X11Y55.CLK     net (fanout=2)        0.578   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (0.437ns logic, 1.305ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.034ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.034ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y55.B5      net (fanout=1097)     2.055   startup_reset
    SLICE_X11Y55.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X11Y55.CLK     net (fanout=2)        0.578   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.401ns logic, 2.633ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.256ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y24.D4      net (fanout=1097)     4.921   startup_reset
    SLICE_X15Y24.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X14Y25.SR      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X14Y25.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.256ns (0.865ns logic, 5.391ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y24.D2      net (fanout=2)        1.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y24.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X14Y25.SR      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X14Y25.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.921ns logic, 1.695ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.346ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.154ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y24.D4      net (fanout=1097)     4.921   startup_reset
    SLICE_X15Y24.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X14Y25.CLK     net (fanout=2)        0.529   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (0.704ns logic, 5.450ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.986ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y24.D2      net (fanout=2)        1.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y24.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X14Y25.CLK     net (fanout=2)        0.529   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.760ns logic, 1.754ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y24.D2      net (fanout=2)        0.732   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y24.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X14Y25.SR      net (fanout=2)        0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X14Y25.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.475ns logic, 0.993ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y24.D4      net (fanout=1097)     3.099   startup_reset
    SLICE_X15Y24.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o1
    SLICE_X14Y25.SR      net (fanout=2)        0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
    SLICE_X14Y25.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.439ns logic, 3.360ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.437ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.437ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y24.D2      net (fanout=2)        0.732   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y24.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X14Y25.CLK     net (fanout=2)        0.268   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.437ns logic, 1.000ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.768ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.768ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y24.D4      net (fanout=1097)     3.099   startup_reset
    SLICE_X15Y24.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_546_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o1
    SLICE_X14Y25.CLK     net (fanout=2)        0.268   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_545_o
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.401ns logic, 3.367ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.503ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y24.B2      net (fanout=1097)     5.320   startup_reset
    SLICE_X12Y24.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X13Y24.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X13Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.503ns (0.876ns logic, 5.627ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y24.B3      net (fanout=2)        1.305   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y24.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X13Y24.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X13Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.932ns logic, 1.612ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.041ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.459ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y24.B2      net (fanout=1097)     5.320   startup_reset
    SLICE_X12Y24.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X13Y24.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (0.642ns logic, 5.817ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.000ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.500ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y24.B3      net (fanout=2)        1.305   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y24.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X13Y24.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      2.500ns (0.698ns logic, 1.802ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y24.B3      net (fanout=2)        0.757   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y24.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X13Y24.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X13Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.531ns logic, 0.919ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.994ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y24.B2      net (fanout=1097)     3.337   startup_reset
    SLICE_X12Y24.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o1
    SLICE_X13Y24.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_544_o
    SLICE_X13Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.495ns logic, 3.499ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.470ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y24.B3      net (fanout=2)        0.757   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y24.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X13Y24.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.417ns logic, 1.053ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.014ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.014ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y24.B2      net (fanout=1097)     3.337   startup_reset
    SLICE_X12Y24.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o1
    SLICE_X13Y24.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_543_o
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (0.381ns logic, 3.633ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.207ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X17Y14.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.793ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 2)
  Clock Path Delay:     0.968ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp213.IMUX.35
    SLICE_X14Y20.B1      net (fanout=4)        3.921   RX_ER1_IBUF
    SLICE_X14Y20.BMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o1
    SLICE_X17Y14.SR      net (fanout=4)        0.981   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o
    SLICE_X17Y14.CLK     Trck                  0.302   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (1.873ns logic, 4.902ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X17Y14.CLK     net (fanout=808)      0.892   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (-2.870ns logic, 3.838ns route)

--------------------------------------------------------------------------------
Slack (setup path):     19.180ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 2)
  Clock Path Delay:     0.968ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp213.IMUX.36
    SLICE_X14Y20.B2      net (fanout=4)        3.534   RX_DV1_IBUF
    SLICE_X14Y20.BMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o1
    SLICE_X17Y14.SR      net (fanout=4)        0.981   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o
    SLICE_X17Y14.CLK     Trck                  0.302   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (1.873ns logic, 4.515ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X17Y14.CLK     net (fanout=808)      0.892   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (-2.870ns logic, 3.838ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (SLICE_X25Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.204ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iExtIRQInput (PAD)
  Destination:          CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 1)
  Clock Path Delay:     2.448ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iExtIRQInput to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A2.I                 Tiopi                 1.310   iExtIRQInput
                                                       iExtIRQInput
                                                       iExtIRQInput_IBUF
                                                       ProtoComp213.IMUX.40
    SLICE_X25Y67.AX      net (fanout=1)        5.846   iExtIRQInput_IBUF
    SLICE_X25Y67.CLK     Tdick                 0.063   CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack<3>
                                                       CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (1.373ns logic, 5.846ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.318   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y67.CLK     net (fanout=660)      0.807   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (1.323ns logic, 1.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X30Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.607ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 1)
  Clock Path Delay:     0.836ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C16.I                Tiopi                 1.310   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp213.IMUX.5
    SLICE_X30Y39.AX      net (fanout=1)        3.433   SRI_RX_0_IBUF
    SLICE_X30Y39.CLK     Tdick                 0.086   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.396ns logic, 3.433ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X30Y39.CLK     net (fanout=808)      0.760   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (-2.870ns logic, 3.706ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X8Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<1> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 1)
  Clock Path Delay:     3.447ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<1> to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 1.126   svo_enc_a<1>
                                                       svo_enc_a<1>
                                                       svo_enc_a_1_IBUF
                                                       ProtoComp213.IMUX.14
    SLICE_X8Y17.AX       net (fanout=1)        2.265   svo_enc_a_1_IBUF
    SLICE_X8Y17.CLK      Tckdi       (-Th)    -0.107   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.233ns logic, 2.265ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y17.CLK      net (fanout=660)      1.217   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.519ns logic, 1.928ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X11Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<0> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Delay:     3.429ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<0> to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   svo_enc_b<0>
                                                       svo_enc_b<0>
                                                       svo_enc_b_0_IBUF
                                                       ProtoComp213.IMUX.15
    SLICE_X11Y8.AX       net (fanout=1)        2.405   svo_enc_b_0_IBUF
    SLICE_X11Y8.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.174ns logic, 2.405ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y8.CLK      net (fanout=660)      1.199   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.519ns logic, 1.910ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0 (SLICE_X15Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<0> (PAD)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 1)
  Clock Path Delay:     3.416ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<0> to CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R2.I                 Tiopi                 1.126   svo_alarm<0>
                                                       svo_alarm<0>
                                                       svo_alarm_0_IBUF
                                                       ProtoComp213.IMUX.12
    SLICE_X15Y16.AX      net (fanout=1)        2.508   svo_alarm_0_IBUF
    SLICE_X15Y16.CLK     Tckdi       (-Th)    -0.048   CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.174ns logic, 2.508ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X15Y16.CLK     net (fanout=660)      1.186   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.519ns logic, 1.897ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.014ns.
--------------------------------------------------------------------------------

Paths for end point spi_cs_n (B5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  10.986ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CS_n (FF)
  Destination:          spi_cs_n (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.699ns (Levels of Logic = 1)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CS_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y75.CLK     net (fanout=660)      1.060   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CS_n to spi_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y75.AMUX    Tshcko                0.461   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/_n0064_inv
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CS_n
    B5.O                 net (fanout=27)       7.857   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CS_n
    B5.PAD               Tioop                 2.381   spi_cs_n
                                                       spi_cs_n_OBUF
                                                       spi_cs_n
    -------------------------------------------------  ---------------------------
    Total                                     10.699ns (2.842ns logic, 7.857ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.128ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.508ns (Levels of Logic = 4)
  Clock Path Delay:     3.339ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y35.CLK     net (fanout=660)      1.109   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.519ns logic, 1.820ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y35.BQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X43Y35.C1      net (fanout=2)        0.586   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X32Y48.A4      net (fanout=126)      2.105   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X32Y48.AMUX    Tilo                  0.251   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.783   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.508ns (3.597ns logic, 6.911ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.233ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.405ns (Levels of Logic = 4)
  Clock Path Delay:     3.337ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y36.CLK     net (fanout=660)      1.107   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.519ns logic, 1.818ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.AQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X43Y35.D1      net (fanout=2)        0.629   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X43Y35.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X43Y35.A3      net (fanout=1)        0.291   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X32Y48.A4      net (fanout=126)      2.105   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X32Y48.AMUX    Tilo                  0.251   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.783   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.405ns (3.597ns logic, 6.808ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.250ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.384ns (Levels of Logic = 4)
  Clock Path Delay:     3.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y34.CLK     net (fanout=660)      1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.519ns logic, 1.822ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.BQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X43Y35.C4      net (fanout=2)        0.462   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X43Y35.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y35.A2      net (fanout=1)        0.437   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y35.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X32Y48.A4      net (fanout=126)      2.105   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X32Y48.AMUX    Tilo                  0.251   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.783   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.384ns (3.597ns logic, 6.787ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.338ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.411ns (Levels of Logic = 2)
  Clock Path Delay:     0.851ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X25Y65.CLK     net (fanout=808)      1.094   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (-3.577ns logic, 4.428ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y65.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X7Y68.A3       net (fanout=74)       2.401   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X7Y68.A        Tilo                  0.259   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        6.979   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     12.411ns (3.031ns logic, 9.380ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.048ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.713ns (Levels of Logic = 2)
  Clock Path Delay:     0.839ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X25Y71.CLK     net (fanout=808)      1.082   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (-3.577ns logic, 4.416ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y71.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X7Y68.A2       net (fanout=55)       1.703   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X7Y68.A        Tilo                  0.259   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        6.979   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     11.713ns (3.031ns logic, 8.682ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (A14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.504ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 1)
  Clock Path Delay:     0.463ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X30Y72.CLK     net (fanout=808)      0.474   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (-1.976ns logic, 2.439ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.O                net (fanout=1)        1.811   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (1.630ns logic, 1.811ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point rio_XmtDataOut<0> (T9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.383ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_XmtDataOut<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Clock Path Delay:     1.525ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.211   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y7.CLK      net (fanout=660)      0.492   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.822ns logic, 0.703ns route)
                                                       (53.9% logic, 46.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut to rio_XmtDataOut<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.AQ       Tcko                  0.198   CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    T9.O                 net (fanout=2)        1.289   CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    T9.PAD               Tioop                 1.396   rio_XmtDataOut<0>
                                                       rio_XmtDataOut_0_OBUF
                                                       rio_XmtDataOut<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.594ns logic, 1.289ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.696ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 1)
  Clock Path Delay:     0.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp213.IMUX.18
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X25Y21.CLK     net (fanout=808)      0.513   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (-1.976ns logic, 2.478ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        3.000   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.594ns logic, 3.000ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.004ns.
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.996ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.838ns (Levels of Logic = 1)
  Clock Path Delay:     0.891ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp213.IMUX.3
    BUFIO2_X1Y14.I       net (fanout=1)        1.981   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y0.CLKIN       net (fanout=1)        0.728   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.412   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X3Y14.CLK      net (fanout=133)      1.265   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (-3.782ns logic, 4.673ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y14.AQ       Tcko                  0.391   TX_EN1_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    M3.O                 net (fanout=1)        2.066   TX_EN1_OBUF
    M3.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (2.772ns logic, 2.066ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (N1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.000ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 1)
  Clock Path Delay:     0.879ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp213.IMUX.3
    BUFIO2_X1Y14.I       net (fanout=1)        1.981   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y0.CLKIN       net (fanout=1)        0.728   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.412   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X0Y24.CLK      net (fanout=133)      1.253   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (-3.782ns logic, 4.661ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AMUX     Tshcko                0.455   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    N1.O                 net (fanout=1)        2.010   TXD1T3_OBUF
    N1.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (2.836ns logic, 2.010ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (M1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.215ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 1)
  Clock Path Delay:     0.879ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp213.IMUX.3
    BUFIO2_X1Y14.I       net (fanout=1)        1.981   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y0.CLKIN       net (fanout=1)        0.728   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.412   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X0Y24.CLK      net (fanout=133)      1.253   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (-3.782ns logic, 4.661ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.DMUX     Tshcko                0.455   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    M1.O                 net (fanout=1)        1.795   TXD1T1_OBUF
    M1.PAD               Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (2.836ns logic, 1.795ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.898ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Clock Path Delay:     0.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp213.IMUX.3
    BUFIO2_X1Y14.I       net (fanout=1)        1.259   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y0.CLKIN       net (fanout=1)        0.424   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.125   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X0Y24.CLK      net (fanout=133)      0.683   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (-2.181ns logic, 2.676ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.DQ       Tcko                  0.200   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    M2.O                 net (fanout=1)        1.082   TXD1T0_OBUF
    M2.PAD               Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.596ns logic, 1.082ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.955ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Clock Path Delay:     0.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp213.IMUX.3
    BUFIO2_X1Y14.I       net (fanout=1)        1.259   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y0.CLKIN       net (fanout=1)        0.424   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.125   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X0Y24.CLK      net (fanout=133)      0.683   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (-2.181ns logic, 2.676ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AQ       Tcko                  0.200   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    N3.O                 net (fanout=1)        1.139   TXD1T2_OBUF
    N3.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.596ns logic, 1.139ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (M1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.988ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 1)
  Clock Path Delay:     0.495ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp213.IMUX.3
    BUFIO2_X1Y14.I       net (fanout=1)        1.259   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y0.CLKIN       net (fanout=1)        0.424   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -3.125   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X0Y24.CLK      net (fanout=133)      0.683   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (-2.181ns logic, 2.676ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.DMUX     Tshcko                0.238   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    M1.O                 net (fanout=1)        1.134   TXD1T1_OBUF
    M1.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (1.634ns logic, 1.134ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.647ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X23Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.353ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 2)
  Clock Path Delay:     0.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp213.IMUX.35
    SLICE_X14Y20.B1      net (fanout=4)        3.921   RX_ER1_IBUF
    SLICE_X14Y20.BMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o1
    SLICE_X23Y7.SR       net (fanout=4)        2.116   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o
    SLICE_X23Y7.CLK      Trck                  0.302   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (1.873ns logic, 6.037ns route)
                                                       (23.7% logic, 76.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.952   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X23Y7.CLK      net (fanout=40)       0.808   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (-3.208ns logic, 3.946ns route)

--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 2)
  Clock Path Delay:     0.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp213.IMUX.36
    SLICE_X14Y20.B2      net (fanout=4)        3.534   RX_DV1_IBUF
    SLICE_X14Y20.BMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o1
    SLICE_X23Y7.SR       net (fanout=4)        2.116   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_661_o
    SLICE_X23Y7.CLK      Trck                  0.302   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (1.873ns logic, 5.650ns route)
                                                       (24.9% logic, 75.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.952   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X23Y7.CLK      net (fanout=40)       0.808   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (-3.208ns logic, 3.946ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (SLICE_X17Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.901ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 3)
  Clock Path Delay:     0.819ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp213.IMUX.36
    SLICE_X14Y18.D1      net (fanout=4)        4.126   RX_DV1_IBUF
    SLICE_X14Y18.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X16Y13.A3      net (fanout=3)        0.930   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X16Y13.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X17Y11.SR      net (fanout=1)        0.519   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X17Y11.CLK     Trck                  0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (2.068ns logic, 5.575ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.952   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -4.636   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X17Y11.CLK     net (fanout=138)      0.889   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (-3.208ns logic, 4.027ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.268ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.276ns (Levels of Logic = 3)
  Clock Path Delay:     0.819ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp213.IMUX.35
    SLICE_X14Y18.D3      net (fanout=4)        3.759   RX_ER1_IBUF
    SLICE_X14Y18.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X16Y13.A3      net (fanout=3)        0.930   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X16Y13.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X17Y11.SR      net (fanout=1)        0.519   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X17Y11.CLK     Trck                  0.304   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (2.068ns logic, 5.208ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.952   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -4.636   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X17Y11.CLK     net (fanout=138)      0.889   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (-3.208ns logic, 4.027ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (SLICE_X17Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.903ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 3)
  Clock Path Delay:     0.819ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp213.IMUX.36
    SLICE_X14Y18.D1      net (fanout=4)        4.126   RX_DV1_IBUF
    SLICE_X14Y18.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X16Y13.A3      net (fanout=3)        0.930   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X16Y13.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X17Y11.SR      net (fanout=1)        0.519   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X17Y11.CLK     Trck                  0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (2.066ns logic, 5.575ns route)
                                                       (27.0% logic, 73.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.952   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -4.636   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X17Y11.CLK     net (fanout=138)      0.889   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (-3.208ns logic, 4.027ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.270ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.274ns (Levels of Logic = 3)
  Clock Path Delay:     0.819ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp213.IMUX.35
    SLICE_X14Y18.D3      net (fanout=4)        3.759   RX_ER1_IBUF
    SLICE_X14Y18.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X16Y13.A3      net (fanout=3)        0.930   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X16Y13.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X17Y11.SR      net (fanout=1)        0.519   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X17Y11.CLK     Trck                  0.302   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      7.274ns (2.066ns logic, 5.208ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.952   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -4.636   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X17Y11.CLK     net (fanout=138)      0.889   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (-3.208ns logic, 4.027ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (SLICE_X0Y20.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.770ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     1.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 0.763   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp213.IMUX.33
    SLICE_X0Y20.CX       net (fanout=1)        1.309   RXD1T2_IBUF
    SLICE_X0Y20.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.811ns logic, 1.309ns route)
                                                       (38.3% logic, 61.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.525   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -3.043   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X0Y20.CLK      net (fanout=138)      0.749   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (-1.963ns logic, 3.038ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (SLICE_X0Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.788ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Delay:     1.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp213.IMUX.32
    SLICE_X0Y20.BX       net (fanout=1)        1.327   RXD1T1_IBUF
    SLICE_X0Y20.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.811ns logic, 1.327ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.525   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -3.043   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X0Y20.CLK      net (fanout=138)      0.749   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (-1.963ns logic, 3.038ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (SLICE_X0Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.799ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)
  Clock Path Delay:     1.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 0.763   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp213.IMUX.34
    SLICE_X0Y20.DX       net (fanout=1)        1.338   RXD1T3_IBUF
    SLICE_X0Y20.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.811ns logic, 1.338ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp213.IMUX.2
    BUFIO2_X0Y22.I       net (fanout=1)        1.525   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -3.043   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X0Y20.CLK      net (fanout=138)      0.749   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (-1.963ns logic, 3.038ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     21.336ns|     23.348ns|            0|            0|    369261794|       577051|
| TS_CLK_80MHz                  |     12.500ns|     11.674ns|      6.503ns|            0|            0|       577035|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.598ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.039ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.256ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.503ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|      9.843ns|            0|            0|            0|         4094|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      4.329ns|          N/A|            0|            0|          854|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|      9.843ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     13.500ns|            0|            0|            0|         5430|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      4.635ns|          N/A|            0|            0|         1159|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     13.500ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    3.013(R)|      SLOW  |   -0.837(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.931(R)|      SLOW  |   -0.788(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.887(R)|      SLOW  |   -0.770(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    2.947(R)|      SLOW  |   -0.799(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    7.099(R)|      SLOW  |   -1.351(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    7.260(R)|      SLOW  |   -1.568(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    6.732(R)|      SLOW  |   -1.377(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    7.647(R)|      SLOW  |   -1.762(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
RX_DV1          |    5.820(R)|      SLOW  |   -2.316(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1          |    6.207(R)|      SLOW  |   -2.587(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>       |    4.393(R)|      SLOW  |   -1.536(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.365(R)|      SLOW  |   -0.903(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    4.796(R)|      SLOW  |   -2.425(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.960(R)|      SLOW  |   -0.524(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.558(R)|      SLOW  |   -1.000(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.302(R)|      SLOW  |   -0.871(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    1.843(R)|      SLOW  |   -0.363(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    2.896(R)|      SLOW  |   -1.240(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    1.499(R)|      SLOW  |   -0.241(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    2.095(R)|      SLOW  |   -0.593(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.284(R)|      SLOW  |   -0.026(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.374(R)|      SLOW  |   -0.125(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    1.742(R)|      SLOW  |   -0.468(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    2.221(R)|      SLOW  |   -0.853(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    2.813(R)|      SLOW  |   -1.192(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         5.595(R)|      SLOW  |         2.898(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         5.785(R)|      SLOW  |         2.988(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         5.750(R)|      SLOW  |         2.955(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         6.000(R)|      SLOW  |         3.142(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         6.004(R)|      SLOW  |         3.138(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |        10.792(R)|      SLOW  |         5.343(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |        13.662(R)|      SLOW  |         7.208(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         8.682(R)|      SLOW  |         4.696(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         6.730(R)|      SLOW  |         3.504(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |         9.211(R)|      SLOW  |         5.125(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        10.739(R)|      SLOW  |         4.891(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         8.038(R)|      SLOW  |         4.383(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|        10.387(R)|      SLOW  |         5.882(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         9.483(R)|      SLOW  |         5.269(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |        14.014(R)|      SLOW  |         8.147(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         9.422(R)|      SLOW  |         5.167(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |        10.463(R)|      SLOW  |         5.958(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |        11.122(R)|      SLOW  |         6.280(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        13.872(R)|      SLOW  |         6.337(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    6.750|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    9.843|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.226|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.181; Ideal Clock Offset To Actual Clock -9.384; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RX_DV1            |    5.820(R)|      SLOW  |   -2.316(R)|      FAST  |   19.180|    2.316|        8.432|
RX_ER1            |    6.207(R)|      SLOW  |   -2.587(R)|      FAST  |   18.793|    2.587|        8.103|
SRI_RX<0>         |    4.393(R)|      SLOW  |   -1.536(R)|      FAST  |   20.607|    1.536|        9.535|
SRI_RX<1>         |    3.365(R)|      SLOW  |   -0.903(R)|      FAST  |   21.635|    0.903|       10.366|
iExtIRQInput      |    4.796(R)|      SLOW  |   -2.425(R)|      FAST  |   20.204|    2.425|        8.890|
lb_cs_n           |    2.960(R)|      SLOW  |   -0.524(R)|      FAST  |   22.040|    0.524|       10.758|
lb_rd_n           |    3.558(R)|      SLOW  |   -1.000(R)|      FAST  |   21.442|    1.000|       10.221|
lb_wr_n           |    3.302(R)|      SLOW  |   -0.871(R)|      FAST  |   21.698|    0.871|       10.414|
rio_RcvDataIn<0>  |    1.843(R)|      SLOW  |   -0.363(R)|      FAST  |   23.157|    0.363|       11.397|
rio_RcvDataIn<1>  |    2.896(R)|      SLOW  |   -1.240(R)|      FAST  |   22.104|    1.240|       10.432|
svo_alarm<0>      |    1.499(R)|      SLOW  |   -0.241(R)|      SLOW  |   23.501|    0.241|       11.630|
svo_enc_a<0>      |    2.095(R)|      SLOW  |   -0.593(R)|      FAST  |   22.905|    0.593|       11.156|
svo_enc_a<1>      |    1.284(R)|      SLOW  |   -0.026(R)|      SLOW  |   23.716|    0.026|       11.845|
svo_enc_b<0>      |    1.374(R)|      SLOW  |   -0.125(R)|      SLOW  |   23.626|    0.125|       11.751|
svo_enc_b<1>      |    1.742(R)|      SLOW  |   -0.468(R)|      SLOW  |   23.258|    0.468|       11.395|
svo_enc_index<0>  |    2.221(R)|      SLOW  |   -0.853(R)|      FAST  |   22.779|    0.853|       10.963|
svo_enc_index<1>  |    2.813(R)|      SLOW  |   -1.192(R)|      FAST  |   22.187|    1.192|       10.498|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.207|         -  |      -0.026|         -  |   18.793|    0.026|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 6.877; Ideal Clock Offset To Actual Clock 14.209; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.013(R)|      SLOW  |   -0.837(R)|      FAST  |    6.987|   30.837|      -11.925|
RXD1T1            |    2.931(R)|      SLOW  |   -0.788(R)|      FAST  |    7.069|   30.788|      -11.860|
RXD1T2            |    2.887(R)|      SLOW  |   -0.770(R)|      FAST  |    7.113|   30.770|      -11.829|
RXD1T3            |    2.947(R)|      SLOW  |   -0.799(R)|      FAST  |    7.053|   30.799|      -11.873|
RX_DV1            |    7.099(R)|      SLOW  |   -1.351(R)|      FAST  |    2.901|   31.351|      -14.225|
                  |    7.260(R)|      SLOW  |   -1.568(R)|      FAST  |    2.740|   31.568|      -14.414|
RX_ER1            |    6.732(R)|      SLOW  |   -1.377(R)|      FAST  |    3.268|   31.377|      -14.055|
                  |    7.647(R)|      SLOW  |   -1.762(R)|      FAST  |    2.353|   31.762|      -14.705|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.647|         -  |      -0.770|         -  |    2.353|   30.770|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 7.284 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.792|      SLOW  |        5.343|      FAST  |         4.062|
SRI_RTS<1>                                     |       13.662|      SLOW  |        7.208|      FAST  |         6.932|
SRI_TX<0>                                      |        8.682|      SLOW  |        4.696|      FAST  |         1.952|
SRI_TX<1>                                      |        6.730|      SLOW  |        3.504|      FAST  |         0.000|
lb_int                                         |        9.211|      SLOW  |        5.125|      FAST  |         2.481|
led_1                                          |       10.739|      SLOW  |        4.891|      FAST  |         4.009|
rio_XmtDataOut<0>                              |        8.038|      SLOW  |        4.383|      FAST  |         1.308|
rio_XmtDataOut<1>                              |       10.387|      SLOW  |        5.882|      FAST  |         3.657|
spi_clk                                        |        9.483|      SLOW  |        5.269|      FAST  |         2.753|
spi_cs_n                                       |       14.014|      SLOW  |        8.147|      FAST  |         7.284|
spi_mosi                                       |        9.422|      SLOW  |        5.167|      FAST  |         2.692|
svo_ccw<0>                                     |       10.463|      SLOW  |        5.958|      FAST  |         3.733|
svo_cw<0>                                      |       11.122|      SLOW  |        6.280|      FAST  |         4.392|
svo_on                                         |       13.872|      SLOW  |        6.337|      FAST  |         7.142|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.409 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        5.595|      SLOW  |        2.898|      FAST  |         0.000|
TXD1T1                                         |        5.785|      SLOW  |        2.988|      FAST  |         0.190|
TXD1T2                                         |        5.750|      SLOW  |        2.955|      FAST  |         0.155|
TXD1T3                                         |        6.000|      SLOW  |        3.142|      FAST  |         0.405|
TX_EN1                                         |        6.004|      SLOW  |        3.138|      FAST  |         0.409|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 369848479 paths, 2 nets, and 41175 connections

Design statistics:
   Minimum period:  21.336ns{1}   (Maximum frequency:  46.869MHz)
   Maximum path delay from/to any node:   6.503ns
   Maximum net skew:   0.231ns
   Minimum input required time before clock:   7.647ns
   Minimum output required time after clock:  14.014ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:44:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



