// Seed: 2469831296
module module_0 #(
    parameter id_7 = 32'd18
) (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input wor id_3
);
  wire id_5;
  ;
  assign module_1.id_0 = 0;
  assign id_1 = -1;
  assign id_0 = -1;
  logic id_6, _id_7;
  wire [-1  -  1 : id_7] id_8, id_9;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    output logic id_0,
    inout  uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  wire  id_7
);
  always id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1
  );
endmodule
