<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="use_half_rate_read" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="sim_wclk_pre_delay" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixv_read_fifo" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="wclk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="we" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="rclk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="re" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="areset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="plus2" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datain" TYPE="INPUT" WIDTH="2" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="observablefout0" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE|SYNTH_ONLY" />
		<PORT NAME="observablefout1" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE|SYNTH_ONLY" />
		<PORT NAME="observablefout2" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE|SYNTH_ONLY" />
		<PORT NAME="observablefout3" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE|SYNTH_ONLY" />
		<PORT NAME="observablewaddrcnt" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE|SYNTH_ONLY" />
		<PORT NAME="observableraddrcnt" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE|SYNTH_ONLY" />
	</PORTS>
</ROOT>
