// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
//
// inputs:
//   in: an input value
//   out: an output value
//
// outputs:
//   out: an output value, which is the input value

// Design a module that adds a value to the input
module add_input( input in, output out );
// add the input value to the input
//
// inputs:
//   in: an input value
//   out: an output value
//
// outputs:
//   out: an output value, which is the input value

// Design a module that subtracts the input from the input
module sub_input( input in, output out );
// subtract the input value from the input
//
// inputs:
//   in: an input value
//   out: an output value
//
// outputs:
//   out: an output value, which is the input value

// Design a moduleendmodule
