--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml schemat.twx schemat.ncd -o schemat.twr schemat.pcf -ucf
uceifk.ucf

Design file:              schemat.ncd
Physical constraint file: schemat.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50Mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4042 paths analyzed, 739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.812ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_17/Start (SLICE_X22Y25.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/i_3 (FF)
  Destination:          XLXI_17/Start (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/i_3 to XLXI_17/Start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.YQ      Tcko                  0.587   XLXI_17/i<2>
                                                       XLXI_17/i_3
    SLICE_X49Y62.G1      net (fanout=2)        1.127   XLXI_17/i<3>
    SLICE_X49Y62.COUT    Topcyg                1.001   XLXI_17/Mcompar_Start_cmp_eq0000_cy<1>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_lut<1>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<1>
    SLICE_X49Y63.CIN     net (fanout=1)        0.000   XLXI_17/Mcompar_Start_cmp_eq0000_cy<1>
    SLICE_X49Y63.COUT    Tbyp                  0.118   XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<2>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
    SLICE_X49Y64.CIN     net (fanout=1)        0.000   XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
    SLICE_X49Y64.COUT    Tbyp                  0.118   XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<4>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
    SLICE_X22Y25.SR      net (fanout=11)       5.951   XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
    SLICE_X22Y25.CLK     Tsrck                 0.910   XLXI_17/Start
                                                       XLXI_17/Start
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (2.734ns logic, 7.078ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/Freq_7 (FF)
  Destination:          XLXI_17/Start (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.729ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/Freq_7 to XLXI_17/Start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.XQ      Tcko                  0.592   XLXI_18/Freq<7>
                                                       XLXI_18/Freq_7
    SLICE_X49Y63.G2      net (fanout=2)        1.157   XLXI_18/Freq<7>
    SLICE_X49Y63.COUT    Topcyg                1.001   XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_lut<3>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
    SLICE_X49Y64.CIN     net (fanout=1)        0.000   XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
    SLICE_X49Y64.COUT    Tbyp                  0.118   XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<4>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
    SLICE_X22Y25.SR      net (fanout=11)       5.951   XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
    SLICE_X22Y25.CLK     Tsrck                 0.910   XLXI_17/Start
                                                       XLXI_17/Start
    -------------------------------------------------  ---------------------------
    Total                                      9.729ns (2.621ns logic, 7.108ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/i_2 (FF)
  Destination:          XLXI_17/Start (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.685ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/i_2 to XLXI_17/Start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.XQ      Tcko                  0.591   XLXI_17/i<2>
                                                       XLXI_17/i_2
    SLICE_X49Y62.G3      net (fanout=2)        0.996   XLXI_17/i<2>
    SLICE_X49Y62.COUT    Topcyg                1.001   XLXI_17/Mcompar_Start_cmp_eq0000_cy<1>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_lut<1>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<1>
    SLICE_X49Y63.CIN     net (fanout=1)        0.000   XLXI_17/Mcompar_Start_cmp_eq0000_cy<1>
    SLICE_X49Y63.COUT    Tbyp                  0.118   XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<2>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
    SLICE_X49Y64.CIN     net (fanout=1)        0.000   XLXI_17/Mcompar_Start_cmp_eq0000_cy<3>
    SLICE_X49Y64.COUT    Tbyp                  0.118   XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<4>
                                                       XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
    SLICE_X22Y25.SR      net (fanout=11)       5.951   XLXI_17/Mcompar_Start_cmp_eq0000_cy<5>
    SLICE_X22Y25.CLK     Tsrck                 0.910   XLXI_17/Start
                                                       XLXI_17/Start
    -------------------------------------------------  ---------------------------
    Total                                      9.685ns (2.738ns logic, 6.947ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_29/I_CursorCnt/ScrollBase_3 (SLICE_X47Y74.CE), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_29/I_CursorCnt/ScrollBase_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.208ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/I_CursorCnt/ScrollBase_3 to XLXI_29/I_CursorCnt/ScrollBase_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.XQ      Tcko                  0.591   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_3
    SLICE_X51Y74.G1      net (fanout=8)        1.500   XLXI_29/I_CursorCnt/ScrollBase<3>
    SLICE_X51Y74.Y       Tilo                  0.704   XLXI_29/Rd_A<10>
                                                       XLXI_29/I_CursorCnt/LastLine52_SW1
    SLICE_X51Y75.F3      net (fanout=1)        0.023   XLXI_29/N38
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52
    SLICE_X52Y74.G4      net (fanout=2)        0.422   XLXI_29/I_CursorCnt/N5
    SLICE_X52Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580_SW0
    SLICE_X52Y74.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine580_SW0/O
    SLICE_X52Y74.X       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.F4      net (fanout=2)        0.370   XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.X       Tilo                  0.759   XLXI_29/N56
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X46Y74.G2      net (fanout=1)        0.396   XLXI_29/N56
    SLICE_X46Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/State<0>
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031
    SLICE_X47Y74.CE      net (fanout=4)        0.884   XLXI_29/I_CursorCnt/ScrollStart
    SLICE_X47Y74.CLK     Tceck                 0.555   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_3
    -------------------------------------------------  ---------------------------
    Total                                      9.208ns (5.590ns logic, 3.618ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_29/I_CursorCnt/ScrollBase_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.790ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/I_CursorCnt/ScrollBase_3 to XLXI_29/I_CursorCnt/ScrollBase_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.XQ      Tcko                  0.591   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_3
    SLICE_X51Y75.G3      net (fanout=8)        1.082   XLXI_29/I_CursorCnt/ScrollBase<3>
    SLICE_X51Y75.Y       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52_SW0
    SLICE_X51Y75.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine52_SW0/O
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52
    SLICE_X52Y74.G4      net (fanout=2)        0.422   XLXI_29/I_CursorCnt/N5
    SLICE_X52Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580_SW0
    SLICE_X52Y74.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine580_SW0/O
    SLICE_X52Y74.X       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.F4      net (fanout=2)        0.370   XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.X       Tilo                  0.759   XLXI_29/N56
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X46Y74.G2      net (fanout=1)        0.396   XLXI_29/N56
    SLICE_X46Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/State<0>
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031
    SLICE_X47Y74.CE      net (fanout=4)        0.884   XLXI_29/I_CursorCnt/ScrollStart
    SLICE_X47Y74.CLK     Tceck                 0.555   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_3
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (5.590ns logic, 3.200ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/I_CursorCnt/LineCnt_4 (FF)
  Destination:          XLXI_29/I_CursorCnt/ScrollBase_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.776ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/I_CursorCnt/LineCnt_4 to XLXI_29/I_CursorCnt/ScrollBase_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.YQ      Tcko                  0.652   XLXI_29/I_CursorCnt/LineCnt<4>
                                                       XLXI_29/I_CursorCnt/LineCnt_4
    SLICE_X51Y75.G1      net (fanout=6)        1.007   XLXI_29/I_CursorCnt/LineCnt<4>
    SLICE_X51Y75.Y       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52_SW0
    SLICE_X51Y75.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine52_SW0/O
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52
    SLICE_X52Y74.G4      net (fanout=2)        0.422   XLXI_29/I_CursorCnt/N5
    SLICE_X52Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580_SW0
    SLICE_X52Y74.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine580_SW0/O
    SLICE_X52Y74.X       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.F4      net (fanout=2)        0.370   XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.X       Tilo                  0.759   XLXI_29/N56
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X46Y74.G2      net (fanout=1)        0.396   XLXI_29/N56
    SLICE_X46Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/State<0>
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031
    SLICE_X47Y74.CE      net (fanout=4)        0.884   XLXI_29/I_CursorCnt/ScrollStart
    SLICE_X47Y74.CLK     Tceck                 0.555   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_3
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (5.651ns logic, 3.125ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_29/I_CursorCnt/ScrollBase_2 (SLICE_X47Y74.CE), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_29/I_CursorCnt/ScrollBase_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.208ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/I_CursorCnt/ScrollBase_3 to XLXI_29/I_CursorCnt/ScrollBase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.XQ      Tcko                  0.591   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_3
    SLICE_X51Y74.G1      net (fanout=8)        1.500   XLXI_29/I_CursorCnt/ScrollBase<3>
    SLICE_X51Y74.Y       Tilo                  0.704   XLXI_29/Rd_A<10>
                                                       XLXI_29/I_CursorCnt/LastLine52_SW1
    SLICE_X51Y75.F3      net (fanout=1)        0.023   XLXI_29/N38
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52
    SLICE_X52Y74.G4      net (fanout=2)        0.422   XLXI_29/I_CursorCnt/N5
    SLICE_X52Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580_SW0
    SLICE_X52Y74.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine580_SW0/O
    SLICE_X52Y74.X       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.F4      net (fanout=2)        0.370   XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.X       Tilo                  0.759   XLXI_29/N56
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X46Y74.G2      net (fanout=1)        0.396   XLXI_29/N56
    SLICE_X46Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/State<0>
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031
    SLICE_X47Y74.CE      net (fanout=4)        0.884   XLXI_29/I_CursorCnt/ScrollStart
    SLICE_X47Y74.CLK     Tceck                 0.555   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_2
    -------------------------------------------------  ---------------------------
    Total                                      9.208ns (5.590ns logic, 3.618ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_29/I_CursorCnt/ScrollBase_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.790ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/I_CursorCnt/ScrollBase_3 to XLXI_29/I_CursorCnt/ScrollBase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.XQ      Tcko                  0.591   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_3
    SLICE_X51Y75.G3      net (fanout=8)        1.082   XLXI_29/I_CursorCnt/ScrollBase<3>
    SLICE_X51Y75.Y       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52_SW0
    SLICE_X51Y75.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine52_SW0/O
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52
    SLICE_X52Y74.G4      net (fanout=2)        0.422   XLXI_29/I_CursorCnt/N5
    SLICE_X52Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580_SW0
    SLICE_X52Y74.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine580_SW0/O
    SLICE_X52Y74.X       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.F4      net (fanout=2)        0.370   XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.X       Tilo                  0.759   XLXI_29/N56
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X46Y74.G2      net (fanout=1)        0.396   XLXI_29/N56
    SLICE_X46Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/State<0>
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031
    SLICE_X47Y74.CE      net (fanout=4)        0.884   XLXI_29/I_CursorCnt/ScrollStart
    SLICE_X47Y74.CLK     Tceck                 0.555   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_2
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (5.590ns logic, 3.200ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/I_CursorCnt/LineCnt_4 (FF)
  Destination:          XLXI_29/I_CursorCnt/ScrollBase_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.776ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/I_CursorCnt/LineCnt_4 to XLXI_29/I_CursorCnt/ScrollBase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.YQ      Tcko                  0.652   XLXI_29/I_CursorCnt/LineCnt<4>
                                                       XLXI_29/I_CursorCnt/LineCnt_4
    SLICE_X51Y75.G1      net (fanout=6)        1.007   XLXI_29/I_CursorCnt/LineCnt<4>
    SLICE_X51Y75.Y       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52_SW0
    SLICE_X51Y75.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine52_SW0/O
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_29/I_CursorCnt/N5
                                                       XLXI_29/I_CursorCnt/LastLine52
    SLICE_X52Y74.G4      net (fanout=2)        0.422   XLXI_29/I_CursorCnt/N5
    SLICE_X52Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580_SW0
    SLICE_X52Y74.F4      net (fanout=1)        0.023   XLXI_29/I_CursorCnt/LastLine580_SW0/O
    SLICE_X52Y74.X       Tilo                  0.759   XLXI_29/I_CursorCnt/LastLine580
                                                       XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.F4      net (fanout=2)        0.370   XLXI_29/I_CursorCnt/LastLine580
    SLICE_X50Y75.X       Tilo                  0.759   XLXI_29/N56
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X46Y74.G2      net (fanout=1)        0.396   XLXI_29/N56
    SLICE_X46Y74.Y       Tilo                  0.759   XLXI_29/I_CursorCnt/State<0>
                                                       XLXI_29/I_CursorCnt/NextState_0_mux000031
    SLICE_X47Y74.CE      net (fanout=4)        0.884   XLXI_29/I_CursorCnt/ScrollStart
    SLICE_X47Y74.CLK     Tceck                 0.555   XLXI_29/I_CursorCnt/ScrollBase<3>
                                                       XLXI_29/I_CursorCnt/ScrollBase_2
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (5.651ns logic, 3.125ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50Mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_29/XLXI_115/XLXI_148/Mshreg_O/SRL16E (SLICE_X50Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_29/I_ModeCtrl/cntX_1 (FF)
  Destination:          XLXI_29/XLXI_115/XLXI_148/Mshreg_O/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         Clk_50Mhz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_29/I_ModeCtrl/cntX_1 to XLXI_29/XLXI_115/XLXI_148/Mshreg_O/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.YQ      Tcko                  0.470   XLXI_29/I_ModeCtrl/cntX<0>
                                                       XLXI_29/I_ModeCtrl/cntX_1
    SLICE_X50Y78.BY      net (fanout=8)        0.406   XLXI_29/I_ModeCtrl/cntX<1>
    SLICE_X50Y78.CLK     Tdh         (-Th)     0.127   XLXI_29/XLXI_115/XLXI_148/O
                                                       XLXI_29/XLXI_115/XLXI_148/Mshreg_O/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.343ns logic, 0.406ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_29/XLXI_115/XLXI_149/Mshreg_O/SRL16E (SLICE_X48Y79.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_29/I_ModeCtrl/cntX_2 (FF)
  Destination:          XLXI_29/XLXI_115/XLXI_149/Mshreg_O/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.072 - 0.071)
  Source Clock:         Clk_50Mhz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_29/I_ModeCtrl/cntX_2 to XLXI_29/XLXI_115/XLXI_149/Mshreg_O/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.473   XLXI_29/I_ModeCtrl/cntX<2>
                                                       XLXI_29/I_ModeCtrl/cntX_2
    SLICE_X48Y79.BY      net (fanout=8)        0.645   XLXI_29/I_ModeCtrl/cntX<2>
    SLICE_X48Y79.CLK     Tdh         (-Th)     0.127   XLXI_29/XLXI_115/XLXI_149/O
                                                       XLXI_29/XLXI_115/XLXI_149/Mshreg_O/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.346ns logic, 0.645ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResStart/DIn_SR_1 (SLICE_X23Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/Start (FF)
  Destination:          XLXI_1/ResStart/DIn_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50Mhz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50Mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/Start to XLXI_1/ResStart/DIn_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcko                  0.522   XLXI_17/Start
                                                       XLXI_17/Start
    SLICE_X23Y25.BX      net (fanout=2)        0.405   XLXI_17/Start
    SLICE_X23Y25.CLK     Tckdi       (-Th)    -0.093   XLXI_1/ResStart/DIn_SR<1>
                                                       XLXI_1/ResStart/DIn_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.615ns logic, 0.405ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50Mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_29/XLXI_3/CLKA
  Logical resource: XLXI_29/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50Mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_29/XLXI_3/CLKA
  Logical resource: XLXI_29/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50Mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_29/XLXI_3/CLKA
  Logical resource: XLXI_29/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50Mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50Mhz      |    9.812|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4042 paths, 0 nets, and 1359 connections

Design statistics:
   Minimum period:   9.812ns{1}   (Maximum frequency: 101.916MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 04 13:20:47 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



