Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : riscv_core
Version: O-2018.06-SP1
Date   : Wed Mar  6 23:53:19 2024
****************************************


Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)


Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
riscv_core             35000             saed14rvt_ss0p6vm40c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv_core                               84.858  222.090 1.59e+05  307.107 100.0
  debug_unit_i (riscv_debug_unit)         0.773    8.097 2.23e+03    8.872   2.9
  cs_registers_i (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0)
                                          0.281    8.661 4.50e+03    8.946   2.9
    add_775 (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0)
                                       2.07e-05 4.73e-05  574.531 6.43e-04   0.0
  load_store_unit_i (riscv_load_store_unit)
                                          0.938    5.021 3.72e+03    5.963   1.9
    add_463_aco (riscv_load_store_unit_DW01_add_0)
                                       6.08e-03 2.74e-02  771.119 3.43e-02   0.0
    mult_add_463_aco (riscv_load_store_unit_DW02_mult_0)
                                       4.52e-02 1.62e-02  186.466 6.16e-02   0.0
  ex_stage_i (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.736   11.872 7.48e+04   12.683   4.1
    mult_i (riscv_mult_SHARED_DSP_MULT0)
                                       1.44e-03    0.386 5.46e+04    0.442   0.1
      add_0_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_0)
                                          0.000    0.000  774.168 7.74e-04   0.0
      add_1_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_1)
                                          0.000    0.000  774.168 7.74e-04   0.0
      mult_280 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_0)
                                          0.000    0.000 7.54e+03 7.54e-03   0.0
      mult_281 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_1)
                                          0.000    0.000 7.54e+03 7.54e-03   0.0
      add_0_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_4)
                                          0.000    0.000  774.168 7.74e-04   0.0
      add_1_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_5)
                                          0.000    0.000  760.890 7.61e-04   0.0
      add_3_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_6)
                                          0.000    0.000  454.133 4.54e-04   0.0
      add_2_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_7)
                                          0.000    0.000  478.751 4.79e-04   0.0
      mult_264 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_2)
                                          0.000    0.000 1.93e+03 1.93e-03   0.0
      mult_265 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_3)
                                          0.000    0.000 1.94e+03 1.94e-03   0.0
      mult_266 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_4)
                                          0.000    0.000 1.93e+03 1.93e-03   0.0
      mult_267 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_5)
                                          0.000    0.000 1.94e+03 1.94e-03   0.0
      add_0_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_12)
                                          0.000    0.000  774.168 7.74e-04   0.0
      mult_230 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_6)
                                          0.000    0.000 1.43e+04 1.43e-02   0.0
      add_1_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_14)
                                          0.000    0.000  774.168 7.74e-04   0.0
      add_0_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                       9.45e-06 2.13e-05  823.402 8.54e-04   0.0
      add_1_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_16)
                                       7.27e-06 2.13e-05  786.843 8.15e-04   0.0
      mult_113 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                          0.000    0.000 7.41e+03 7.41e-03   0.0
      sll_101 (riscv_mult_SHARED_DSP_MULT0_DW01_ash_0)
                                       8.39e-05 6.01e-05  321.627 4.66e-04   0.0
      sra_117 (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                       6.67e-04 1.83e-04 1.12e+03 1.97e-03   0.0
    alu_i (riscv_alu_SHARED_INT_DIV0_FPU0)
                                          0.656   10.766 1.99e+04   11.442   3.7
      add_168 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                       2.14e-02 3.04e-02  830.000 5.27e-02   0.0
      sll_881 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1)
                                       3.29e-04 1.45e-04  157.664 6.31e-04   0.0
      sll_882 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0)
                                       1.52e-03 1.83e-03 1.35e+03 4.71e-03   0.0
      add_182 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                       5.99e-03 3.47e-02  760.833 4.15e-02   0.0
      srl_283 (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                       6.50e-02 6.42e-02 1.81e+03    0.131   0.0
      int_div_div_i (riscv_alu_div)       0.243   10.341 5.27e+03   10.589   3.4
        r76 (riscv_alu_div_DW01_cmp6_0)
                                          0.000    0.000  301.131 3.01e-04   0.0
        sub_100 (riscv_alu_div_DW01_sub_1)
                                          0.000    0.000  381.607 3.82e-04   0.0
        add_107 (riscv_alu_div_DW01_add_0)
                                          0.000    0.000  774.168 7.74e-04   0.0
        sub_107 (riscv_alu_div_DW01_sub_0)
                                          0.000    0.000  595.636 5.96e-04   0.0
      alu_ff_i (alu_ff)                   0.000    0.000  260.742 2.61e-04   0.0
      alu_popcnt_i (alu_popcnt)        8.87e-03 1.45e-02  749.005 2.42e-02   0.0
  id_stage_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          6.296  154.380 6.00e+04  160.736  52.3
    r162 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4)
                                       1.75e-02 4.93e-02  746.376 6.75e-02   0.0
    sll_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0)
                                       2.06e-02 1.22e-02  349.762 3.32e-02   0.0
    sub_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0)
                                       4.17e-02 4.54e-02  384.088 8.75e-02   0.0
    add_536 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3)
                                       3.04e-02 5.65e-02  526.147 8.74e-02   0.0
    add_537 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2)
                                       3.22e-02 3.28e-02  449.244 6.54e-02   0.0
    add_580 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1)
                                       4.37e-02    0.109  713.618    0.154   0.1
    add_581 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0)
                                       4.33e-02    0.105  703.063    0.149   0.0
    hwloop_regs_i (riscv_hwloop_regs_N_REGS2)
                                          0.444   18.548 5.25e+03   18.998   6.2
      sub_103 (riscv_hwloop_regs_N_REGS2_DW01_dec_1)
                                       1.46e-04 1.44e-04  496.304 7.87e-04   0.0
      sub_103_G2 (riscv_hwloop_regs_N_REGS2_DW01_dec_0)
                                       1.55e-04 1.68e-04  496.265 8.19e-04   0.0
    int_controller_i (riscv_int_controller_PULP_SECURE0)
                                          0.000    0.772  174.492    0.772   0.3
    controller_i (riscv_controller_FPU0)
                                          0.449    1.059 1.03e+03    1.509   0.5
    decoder_i (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6)
                                          0.202    0.128 2.39e+03    0.333   0.1
    registers_i (riscv_register_file_ADDR_WIDTH6_FPU0)
                                          3.420   96.409 3.23e+04   99.861  32.5
  if_stage_i (riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0)
                                          4.389   33.569 1.30e+04   37.971  12.4
    compressed_decoder_i (riscv_compressed_decoder_FPU0)
                                          0.805    0.681  874.886    1.487   0.5
    hwloop_controller_i (riscv_hwloop_controller_N_REGS2)
                                       6.43e-02    0.240  814.582    0.305   0.1
      eq_64 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_1)
                                       3.21e-02    0.119  252.783    0.151   0.0
      eq_64_G2 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_0)
                                       3.22e-02    0.119  252.785    0.151   0.0
    prefetch_32_prefetch_buffer_i (riscv_prefetch_buffer)
                                          2.789   24.853 9.07e+03   27.650   9.0
      add_115 (riscv_prefetch_buffer_DW01_add_0)
                                       3.05e-02 5.57e-02  366.402 8.65e-02   0.0
      fifo_i (riscv_fetch_fifo)           1.919   20.571 6.94e+03   22.497   7.3
        add_182 (riscv_fetch_fifo_DW01_inc_0)
                                       4.70e-03 4.21e-02  526.954 4.74e-02   0.0
  core_clock_gate_i (cluster_clock_gating)
                                         71.370    0.323   18.315   71.692  23.3
1
