
Assignment2-AY2526S1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b30  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002be00  08010cf0  08010cf0  00011cf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803caf0  0803caf0  0003e92c  2**0
                  CONTENTS
  4 .ARM          00000008  0803caf0  0803caf0  0003daf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803caf8  0803caf8  0003e92c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803caf8  0803caf8  0003daf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803cafc  0803cafc  0003dafc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000092c  20000000  0803cb00  0003e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a30  2000092c  0803d42c  0003e92c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000335c  0803d42c  0003f35c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003e92c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023fa1  00000000  00000000  0003e95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bbe  00000000  00000000  000628fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fd8  00000000  00000000  000674c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001894  00000000  00000000  00069498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032534  00000000  00000000  0006ad2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028734  00000000  00000000  0009d260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012e9b2  00000000  00000000  000c5994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f4346  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f54  00000000  00000000  001f438c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  001fe2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000092c 	.word	0x2000092c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08010cd8 	.word	0x08010cd8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000930 	.word	0x20000930
 80001fc:	08010cd8 	.word	0x08010cd8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b988 	b.w	8000fa0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08c      	sub	sp, #48	@ 0x30
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8000fac:	4b57      	ldr	r3, [pc, #348]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb0:	4a56      	ldr	r2, [pc, #344]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fb8:	4b54      	ldr	r3, [pc, #336]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000fc0:	61bb      	str	r3, [r7, #24]
 8000fc2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc4:	4b51      	ldr	r3, [pc, #324]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc8:	4a50      	ldr	r2, [pc, #320]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fca:	f043 0302 	orr.w	r3, r3, #2
 8000fce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd0:	4b4e      	ldr	r3, [pc, #312]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	617b      	str	r3, [r7, #20]
 8000fda:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fdc:	4b4b      	ldr	r3, [pc, #300]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe0:	4a4a      	ldr	r2, [pc, #296]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fe2:	f043 0304 	orr.w	r3, r3, #4
 8000fe6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fe8:	4b48      	ldr	r3, [pc, #288]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	613b      	str	r3, [r7, #16]
 8000ff2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ff4:	4b45      	ldr	r3, [pc, #276]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff8:	4a44      	ldr	r2, [pc, #272]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8000ffa:	f043 0310 	orr.w	r3, r3, #16
 8000ffe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001000:	4b42      	ldr	r3, [pc, #264]	@ (800110c <SPI_WIFI_MspInit+0x168>)
 8001002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001004:	f003 0310 	and.w	r3, r3, #16
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET ); 
 800100c:	2200      	movs	r2, #0
 800100e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001012:	483f      	ldr	r0, [pc, #252]	@ (8001110 <SPI_WIFI_MspInit+0x16c>)
 8001014:	f006 fd6c 	bl	8007af0 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8001018:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800101c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800102a:	f107 031c 	add.w	r3, r7, #28
 800102e:	4619      	mov	r1, r3
 8001030:	4837      	ldr	r0, [pc, #220]	@ (8001110 <SPI_WIFI_MspInit+0x16c>)
 8001032:	f006 fbb3 	bl	800779c <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8001036:	2302      	movs	r3, #2
 8001038:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800103a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800103e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001044:	2300      	movs	r3, #0
 8001046:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8001048:	f107 031c 	add.w	r3, r7, #28
 800104c:	4619      	mov	r1, r3
 800104e:	4831      	ldr	r0, [pc, #196]	@ (8001114 <SPI_WIFI_MspInit+0x170>)
 8001050:	f006 fba4 	bl	800779c <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8001054:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001058:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800105a:	2301      	movs	r3, #1
 800105c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001062:	2300      	movs	r3, #0
 8001064:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	4619      	mov	r1, r3
 8001070:	4828      	ldr	r0, [pc, #160]	@ (8001114 <SPI_WIFI_MspInit+0x170>)
 8001072:	f006 fb93 	bl	800779c <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET ); 
 8001076:	2201      	movs	r2, #1
 8001078:	2101      	movs	r1, #1
 800107a:	4826      	ldr	r0, [pc, #152]	@ (8001114 <SPI_WIFI_MspInit+0x170>)
 800107c:	f006 fd38 	bl	8007af0 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8001080:	2301      	movs	r3, #1
 8001082:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001084:	2301      	movs	r3, #1
 8001086:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800108c:	2301      	movs	r3, #1
 800108e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8001090:	f107 031c 	add.w	r3, r7, #28
 8001094:	4619      	mov	r1, r3
 8001096:	481f      	ldr	r0, [pc, #124]	@ (8001114 <SPI_WIFI_MspInit+0x170>)
 8001098:	f006 fb80 	bl	800779c <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 800109c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010a0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80010aa:	2301      	movs	r3, #1
 80010ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80010ae:	2306      	movs	r3, #6
 80010b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	4619      	mov	r1, r3
 80010b8:	4817      	ldr	r0, [pc, #92]	@ (8001118 <SPI_WIFI_MspInit+0x174>)
 80010ba:	f006 fb6f 	bl	800779c <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 80010be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80010c4:	2302      	movs	r3, #2
 80010c6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80010cc:	2301      	movs	r3, #1
 80010ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80010d0:	2306      	movs	r3, #6
 80010d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80010d4:	f107 031c 	add.w	r3, r7, #28
 80010d8:	4619      	mov	r1, r3
 80010da:	480f      	ldr	r0, [pc, #60]	@ (8001118 <SPI_WIFI_MspInit+0x174>)
 80010dc:	f006 fb5e 	bl	800779c <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80010e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010e4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80010e6:	2302      	movs	r3, #2
 80010e8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 80010ea:	2301      	movs	r3, #1
 80010ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80010ee:	2301      	movs	r3, #1
 80010f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80010f2:	2306      	movs	r3, #6
 80010f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 80010f6:	f107 031c 	add.w	r3, r7, #28
 80010fa:	4619      	mov	r1, r3
 80010fc:	4806      	ldr	r0, [pc, #24]	@ (8001118 <SPI_WIFI_MspInit+0x174>)
 80010fe:	f006 fb4d 	bl	800779c <HAL_GPIO_Init>
}
 8001102:	bf00      	nop
 8001104:	3730      	adds	r7, #48	@ 0x30
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40021000 	.word	0x40021000
 8001110:	48000400 	.word	0x48000400
 8001114:	48001000 	.word	0x48001000
 8001118:	48000800 	.word	0x48000800

0800111c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8001126:	2300      	movs	r3, #0
 8001128:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d13a      	bne.n	80011a6 <SPI_WIFI_Init+0x8a>
  {
    hspi.Instance               = SPI3;
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001132:	4a23      	ldr	r2, [pc, #140]	@ (80011c0 <SPI_WIFI_Init+0xa4>)
 8001134:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8001136:	4821      	ldr	r0, [pc, #132]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001138:	f7ff ff34 	bl	8000fa4 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 800113c:	4b1f      	ldr	r3, [pc, #124]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 800113e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001142:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8001144:	4b1d      	ldr	r3, [pc, #116]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800114a:	4b1c      	ldr	r3, [pc, #112]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 800114c:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001150:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8001152:	4b1a      	ldr	r3, [pc, #104]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8001158:	4b18      	ldr	r3, [pc, #96]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 800115a:	2200      	movs	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 800115e:	4b17      	ldr	r3, [pc, #92]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001160:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001164:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supportes up to 20MHz)*/
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001168:	2210      	movs	r2, #16
 800116a:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800116c:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 800116e:	2200      	movs	r2, #0
 8001170:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001174:	2200      	movs	r2, #0
 8001176:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8001178:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 800117a:	2200      	movs	r2, #0
 800117c:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 800117e:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001180:	2200      	movs	r2, #0
 8001182:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8001184:	480d      	ldr	r0, [pc, #52]	@ (80011bc <SPI_WIFI_Init+0xa0>)
 8001186:	f009 f82d 	bl	800a1e4 <HAL_SPI_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d002      	beq.n	8001196 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	e00d      	b.n	80011b2 <SPI_WIFI_Init+0x96>
    }

	 // Enable Interrupt for Data Ready pin , GPIO_PIN1
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 0x0F, 0x00);
 8001196:	2200      	movs	r2, #0
 8001198:	210f      	movs	r1, #15
 800119a:	2007      	movs	r0, #7
 800119c:	f006 fa69 	bl	8007672 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 80011a0:	2007      	movs	r0, #7
 80011a2:	f006 fa82 	bl	80076aa <HAL_NVIC_EnableIRQ>
    
    // create Mutex and Semaphore
	RTOS_CREATE_SEM_MUTEX();
  }
  
  rc= SPI_WIFI_ResetModule();
 80011a6:	f000 f80d 	bl	80011c4 <SPI_WIFI_ResetModule>
 80011aa:	4603      	mov	r3, r0
 80011ac:	73fb      	strb	r3, [r7, #15]

  return rc;
 80011ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000948 	.word	0x20000948
 80011c0:	40003c00 	.word	0x40003c00

080011c4 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 80011ca:	f004 f9c3 	bl	8005554 <HAL_GetTick>
 80011ce:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011da:	4830      	ldr	r0, [pc, #192]	@ (800129c <SPI_WIFI_ResetModule+0xd8>)
 80011dc:	f006 fc88 	bl	8007af0 <HAL_GPIO_WritePin>
 80011e0:	200a      	movs	r0, #10
 80011e2:	f004 f9c3 	bl	800556c <HAL_Delay>
 80011e6:	2201      	movs	r2, #1
 80011e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011ec:	482b      	ldr	r0, [pc, #172]	@ (800129c <SPI_WIFI_ResetModule+0xd8>)
 80011ee:	f006 fc7f 	bl	8007af0 <HAL_GPIO_WritePin>
 80011f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011f6:	f004 f9b9 	bl	800556c <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 80011fa:	2200      	movs	r2, #0
 80011fc:	2101      	movs	r1, #1
 80011fe:	4827      	ldr	r0, [pc, #156]	@ (800129c <SPI_WIFI_ResetModule+0xd8>)
 8001200:	f006 fc76 	bl	8007af0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001204:	200f      	movs	r0, #15
 8001206:	f000 f977 	bl	80014f8 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800120a:	e020      	b.n	800124e <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);  
 800120c:	7bfb      	ldrb	r3, [r7, #15]
 800120e:	463a      	mov	r2, r7
 8001210:	18d1      	adds	r1, r2, r3
 8001212:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001216:	2201      	movs	r2, #1
 8001218:	4821      	ldr	r0, [pc, #132]	@ (80012a0 <SPI_WIFI_ResetModule+0xdc>)
 800121a:	f009 fa37 	bl	800a68c <HAL_SPI_Receive>
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	3302      	adds	r3, #2
 8001226:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8001228:	f004 f994 	bl	8005554 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001236:	d202      	bcs.n	800123e <SPI_WIFI_ResetModule+0x7a>
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d007      	beq.n	800124e <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS(); 
 800123e:	2201      	movs	r2, #1
 8001240:	2101      	movs	r1, #1
 8001242:	4816      	ldr	r0, [pc, #88]	@ (800129c <SPI_WIFI_ResetModule+0xd8>)
 8001244:	f006 fc54 	bl	8007af0 <HAL_GPIO_WritePin>
      return -1;
 8001248:	f04f 33ff 	mov.w	r3, #4294967295
 800124c:	e021      	b.n	8001292 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 800124e:	2102      	movs	r1, #2
 8001250:	4812      	ldr	r0, [pc, #72]	@ (800129c <SPI_WIFI_ResetModule+0xd8>)
 8001252:	f006 fc35 	bl	8007ac0 <HAL_GPIO_ReadPin>
 8001256:	4603      	mov	r3, r0
 8001258:	2b01      	cmp	r3, #1
 800125a:	d0d7      	beq.n	800120c <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS(); 
 800125c:	2201      	movs	r2, #1
 800125e:	2101      	movs	r1, #1
 8001260:	480e      	ldr	r0, [pc, #56]	@ (800129c <SPI_WIFI_ResetModule+0xd8>)
 8001262:	f006 fc45 	bl	8007af0 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8001266:	783b      	ldrb	r3, [r7, #0]
 8001268:	2b15      	cmp	r3, #21
 800126a:	d10e      	bne.n	800128a <SPI_WIFI_ResetModule+0xc6>
 800126c:	787b      	ldrb	r3, [r7, #1]
 800126e:	2b15      	cmp	r3, #21
 8001270:	d10b      	bne.n	800128a <SPI_WIFI_ResetModule+0xc6>
 8001272:	78bb      	ldrb	r3, [r7, #2]
 8001274:	2b0d      	cmp	r3, #13
 8001276:	d108      	bne.n	800128a <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8001278:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800127a:	2b0a      	cmp	r3, #10
 800127c:	d105      	bne.n	800128a <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800127e:	793b      	ldrb	r3, [r7, #4]
 8001280:	2b3e      	cmp	r3, #62	@ 0x3e
 8001282:	d102      	bne.n	800128a <SPI_WIFI_ResetModule+0xc6>
 8001284:	797b      	ldrb	r3, [r7, #5]
 8001286:	2b20      	cmp	r3, #32
 8001288:	d002      	beq.n	8001290 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
 800128e:	e000      	b.n	8001292 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	48001000 	.word	0x48001000
 80012a0:	20000948 	.word	0x20000948

080012a4 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 80012a8:	4802      	ldr	r0, [pc, #8]	@ (80012b4 <SPI_WIFI_DeInit+0x10>)
 80012aa:	f009 f83e 	bl	800a32a <HAL_SPI_DeInit>
  RTOS_FREE_SEM_MUTEX();
  return 0;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000948 	.word	0x20000948

080012b8 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 80012c0:	f004 f948 	bl	8005554 <HAL_GetTick>
 80012c4:	4603      	mov	r3, r0
 80012c6:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 80012c8:	e00a      	b.n	80012e0 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80012ca:	f004 f943 	bl	8005554 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	1ad2      	subs	r2, r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d902      	bls.n	80012e0 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	e007      	b.n	80012f0 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 80012e0:	2102      	movs	r1, #2
 80012e2:	4805      	ldr	r0, [pc, #20]	@ (80012f8 <wait_cmddata_rdy_high+0x40>)
 80012e4:	f006 fbec 	bl	8007ac0 <HAL_GPIO_ReadPin>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d1ed      	bne.n	80012ca <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	48001000 	.word	0x48001000

080012fc <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout); 
#else
  int tickstart = HAL_GetTick();
 8001304:	f004 f926 	bl	8005554 <HAL_GetTick>
 8001308:	4603      	mov	r3, r0
 800130a:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 800130c:	e00a      	b.n	8001324 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800130e:	f004 f921 	bl	8005554 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	1ad2      	subs	r2, r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	429a      	cmp	r2, r3
 800131c:	d902      	bls.n	8001324 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	e004      	b.n	800132e <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8001324:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <wait_cmddata_rdy_rising_event+0x3c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d0f0      	beq.n	800130e <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0; 
 800132c:	2300      	movs	r3, #0
#endif
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200009ac 	.word	0x200009ac

0800133c <SPI_WIFI_ReceiveData>:
}
*/


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	460b      	mov	r3, r1
 8001346:	607a      	str	r2, [r7, #4]
 8001348:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS(); 
 800134e:	2201      	movs	r2, #1
 8001350:	2101      	movs	r1, #1
 8001352:	4831      	ldr	r0, [pc, #196]	@ (8001418 <SPI_WIFI_ReceiveData+0xdc>)
 8001354:	f006 fbcc 	bl	8007af0 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8001358:	2003      	movs	r0, #3
 800135a:	f000 f8cd 	bl	80014f8 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ffcb 	bl	80012fc <wait_cmddata_rdy_rising_event>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	da02      	bge.n	8001372 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 800136c:	f06f 0302 	mvn.w	r3, #2
 8001370:	e04e      	b.n	8001410 <SPI_WIFI_ReceiveData+0xd4>
  }

  LOCK_SPI();  
  WIFI_ENABLE_NSS(); 
 8001372:	2200      	movs	r2, #0
 8001374:	2101      	movs	r1, #1
 8001376:	4828      	ldr	r0, [pc, #160]	@ (8001418 <SPI_WIFI_ReceiveData+0xdc>)
 8001378:	f006 fbba 	bl	8007af0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800137c:	200f      	movs	r0, #15
 800137e:	f000 f8bb 	bl	80014f8 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8001382:	e037      	b.n	80013f4 <SPI_WIFI_ReceiveData+0xb8>
  {
    if((length < len) || (!len))
 8001384:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001388:	897b      	ldrh	r3, [r7, #10]
 800138a:	429a      	cmp	r2, r3
 800138c:	db02      	blt.n	8001394 <SPI_WIFI_ReceiveData+0x58>
 800138e:	897b      	ldrh	r3, [r7, #10]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d136      	bne.n	8001402 <SPI_WIFI_ReceiveData+0xc6>
    {
      //spi_rx_event=1;
      if (HAL_SPI_Receive(&hspi, tmp, 1, 0xFFFFFFFF) != HAL_OK) {
 8001394:	f107 0114 	add.w	r1, r7, #20
 8001398:	f04f 33ff 	mov.w	r3, #4294967295
 800139c:	2201      	movs	r2, #1
 800139e:	481f      	ldr	r0, [pc, #124]	@ (800141c <SPI_WIFI_ReceiveData+0xe0>)
 80013a0:	f009 f974 	bl	800a68c <HAL_SPI_Receive>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d007      	beq.n	80013ba <SPI_WIFI_ReceiveData+0x7e>
        WIFI_DISABLE_NSS();
 80013aa:	2201      	movs	r2, #1
 80013ac:	2101      	movs	r1, #1
 80013ae:	481a      	ldr	r0, [pc, #104]	@ (8001418 <SPI_WIFI_ReceiveData+0xdc>)
 80013b0:	f006 fb9e 	bl	8007af0 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
 80013b8:	e02a      	b.n	8001410 <SPI_WIFI_ReceiveData+0xd4>
      }
  
      //wait_spi_rx_event(timeout);

      pData[0] = tmp[0];
 80013ba:	7d3a      	ldrb	r2, [r7, #20]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	3301      	adds	r3, #1
 80013c4:	7d7a      	ldrb	r2, [r7, #21]
 80013c6:	701a      	strb	r2, [r3, #0]
      length += 2;
 80013c8:	8afb      	ldrh	r3, [r7, #22]
 80013ca:	3302      	adds	r3, #2
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3302      	adds	r3, #2
 80013d4:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 80013d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013da:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80013de:	db09      	blt.n	80013f4 <SPI_WIFI_ReceiveData+0xb8>
        WIFI_DISABLE_NSS();
 80013e0:	2201      	movs	r2, #1
 80013e2:	2101      	movs	r1, #1
 80013e4:	480c      	ldr	r0, [pc, #48]	@ (8001418 <SPI_WIFI_ReceiveData+0xdc>)
 80013e6:	f006 fb83 	bl	8007af0 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();    
 80013ea:	f7ff feeb 	bl	80011c4 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 80013ee:	f06f 0303 	mvn.w	r3, #3
 80013f2:	e00d      	b.n	8001410 <SPI_WIFI_ReceiveData+0xd4>
  while (WIFI_IS_CMDDATA_READY())
 80013f4:	2102      	movs	r1, #2
 80013f6:	4808      	ldr	r0, [pc, #32]	@ (8001418 <SPI_WIFI_ReceiveData+0xdc>)
 80013f8:	f006 fb62 	bl	8007ac0 <HAL_GPIO_ReadPin>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d0c0      	beq.n	8001384 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS(); 
 8001402:	2201      	movs	r2, #1
 8001404:	2101      	movs	r1, #1
 8001406:	4804      	ldr	r0, [pc, #16]	@ (8001418 <SPI_WIFI_ReceiveData+0xdc>)
 8001408:	f006 fb72 	bl	8007af0 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 800140c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	48001000 	.word	0x48001000
 800141c:	20000948 	.word	0x20000948

08001420 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	460b      	mov	r3, r1
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ff41 	bl	80012b8 <wait_cmddata_rdy_high>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	da02      	bge.n	8001442 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	e043      	b.n	80014ca <SPI_WIFI_SendData+0xaa>
  }
    
  // arm to detect rising event
  cmddata_rdy_rising_event=1;
 8001442:	4b24      	ldr	r3, [pc, #144]	@ (80014d4 <SPI_WIFI_SendData+0xb4>)
 8001444:	2201      	movs	r2, #1
 8001446:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8001448:	2200      	movs	r2, #0
 800144a:	2101      	movs	r1, #1
 800144c:	4822      	ldr	r0, [pc, #136]	@ (80014d8 <SPI_WIFI_SendData+0xb8>)
 800144e:	f006 fb4f 	bl	8007af0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001452:	200f      	movs	r0, #15
 8001454:	f000 f850 	bl	80014f8 <SPI_WIFI_DelayUs>
  if (len > 1)
 8001458:	897b      	ldrh	r3, [r7, #10]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d913      	bls.n	8001486 <SPI_WIFI_SendData+0x66>
  {
    //spi_tx_event=1;
    if( HAL_SPI_Transmit(&hspi, (uint8_t *)pdata , len/2, 0xFFFFFFFF) != HAL_OK)
 800145e:	897b      	ldrh	r3, [r7, #10]
 8001460:	085b      	lsrs	r3, r3, #1
 8001462:	b29a      	uxth	r2, r3
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
 8001468:	68f9      	ldr	r1, [r7, #12]
 800146a:	481c      	ldr	r0, [pc, #112]	@ (80014dc <SPI_WIFI_SendData+0xbc>)
 800146c:	f008 ff99 	bl	800a3a2 <HAL_SPI_Transmit>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d007      	beq.n	8001486 <SPI_WIFI_SendData+0x66>
    {
      WIFI_DISABLE_NSS();
 8001476:	2201      	movs	r2, #1
 8001478:	2101      	movs	r1, #1
 800147a:	4817      	ldr	r0, [pc, #92]	@ (80014d8 <SPI_WIFI_SendData+0xb8>)
 800147c:	f006 fb38 	bl	8007af0 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8001480:	f04f 33ff 	mov.w	r3, #4294967295
 8001484:	e021      	b.n	80014ca <SPI_WIFI_SendData+0xaa>
    }
    //wait_spi_tx_event(timeout);
  }
  
  if ( len & 1)
 8001486:	897b      	ldrh	r3, [r7, #10]
 8001488:	f003 0301 	and.w	r3, r3, #1
 800148c:	2b00      	cmp	r3, #0
 800148e:	d01a      	beq.n	80014c6 <SPI_WIFI_SendData+0xa6>
  {
    Padding[0] = pdata[len-1];
 8001490:	897b      	ldrh	r3, [r7, #10]
 8001492:	3b01      	subs	r3, #1
 8001494:	68fa      	ldr	r2, [r7, #12]
 8001496:	4413      	add	r3, r2
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800149c:	230a      	movs	r3, #10
 800149e:	757b      	strb	r3, [r7, #21]

    //spi_tx_event=1;
    if( HAL_SPI_Transmit(&hspi, Padding, 1, 0xFFFFFFFF) != HAL_OK)
 80014a0:	f107 0114 	add.w	r1, r7, #20
 80014a4:	f04f 33ff 	mov.w	r3, #4294967295
 80014a8:	2201      	movs	r2, #1
 80014aa:	480c      	ldr	r0, [pc, #48]	@ (80014dc <SPI_WIFI_SendData+0xbc>)
 80014ac:	f008 ff79 	bl	800a3a2 <HAL_SPI_Transmit>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d007      	beq.n	80014c6 <SPI_WIFI_SendData+0xa6>
    {
      WIFI_DISABLE_NSS();
 80014b6:	2201      	movs	r2, #1
 80014b8:	2101      	movs	r1, #1
 80014ba:	4807      	ldr	r0, [pc, #28]	@ (80014d8 <SPI_WIFI_SendData+0xb8>)
 80014bc:	f006 fb18 	bl	8007af0 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295
 80014c4:	e001      	b.n	80014ca <SPI_WIFI_SendData+0xaa>
    }  
    //wait_spi_tx_event(timeout);
    
  }
  return len;
 80014c6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200009ac 	.word	0x200009ac
 80014d8:	48001000 	.word	0x48001000
 80014dc:	20000948 	.word	0x20000948

080014e0 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f004 f83f 	bl	800556c <HAL_Delay>
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b087      	sub	sp, #28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t freq = (SystemCoreClock/1000000L);
 8001500:	4b20      	ldr	r3, [pc, #128]	@ (8001584 <SPI_WIFI_DelayUs+0x8c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a20      	ldr	r2, [pc, #128]	@ (8001588 <SPI_WIFI_DelayUs+0x90>)
 8001506:	fba2 2303 	umull	r2, r3, r2, r3
 800150a:	0c9b      	lsrs	r3, r3, #18
 800150c:	617b      	str	r3, [r7, #20]
  uint32_t ctrl;
  uint32_t cycle;
  
  n=n*freq;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	697a      	ldr	r2, [r7, #20]
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	607b      	str	r3, [r7, #4]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001518:	4b1c      	ldr	r3, [pc, #112]	@ (800158c <SPI_WIFI_DelayUs+0x94>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	4a1b      	ldr	r2, [pc, #108]	@ (800158c <SPI_WIFI_DelayUs+0x94>)
 800151e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001522:	60d3      	str	r3, [r2, #12]
  ctrl = DWT->CTRL;
 8001524:	4b1a      	ldr	r3, [pc, #104]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	613b      	str	r3, [r7, #16]
  DWT->CTRL |= 1 ; // enable  counter
 800152a:	4b19      	ldr	r3, [pc, #100]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a18      	ldr	r2, [pc, #96]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6013      	str	r3, [r2, #0]
  cycle = DWT->CYCCNT;
 8001536:	4b16      	ldr	r3, [pc, #88]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	60fb      	str	r3, [r7, #12]
  n += cycle;
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4413      	add	r3, r2
 8001542:	607b      	str	r3, [r7, #4]
  if (n < cycle) 
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	429a      	cmp	r2, r3
 800154a:	d205      	bcs.n	8001558 <SPI_WIFI_DelayUs+0x60>
  {
	 // wait for rewrap
	 while(n < DWT->CYCCNT);
 800154c:	bf00      	nop
 800154e:	4b10      	ldr	r3, [pc, #64]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	429a      	cmp	r2, r3
 8001556:	d3fa      	bcc.n	800154e <SPI_WIFI_DelayUs+0x56>
  }
  
  while(DWT->CYCCNT < n);
 8001558:	bf00      	nop
 800155a:	4b0d      	ldr	r3, [pc, #52]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	429a      	cmp	r2, r3
 8001562:	d8fa      	bhi.n	800155a <SPI_WIFI_DelayUs+0x62>
  
  DWT->CTRL &= ~(ctrl & 1 ) ; // restore counter mode
 8001564:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	43db      	mvns	r3, r3
 8001570:	4907      	ldr	r1, [pc, #28]	@ (8001590 <SPI_WIFI_DelayUs+0x98>)
 8001572:	4013      	ands	r3, r2
 8001574:	600b      	str	r3, [r1, #0]
  return;
 8001576:	bf00      	nop
}
 8001578:	371c      	adds	r7, #28
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	2000068c 	.word	0x2000068c
 8001588:	431bde83 	.word	0x431bde83
 800158c:	e000edf0 	.word	0xe000edf0
 8001590:	e0001000 	.word	0xe0001000

08001594 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8001598:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <SPI_WIFI_ISR+0x1c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d102      	bne.n	80015a6 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event=0;
 80015a0:	4b03      	ldr	r3, [pc, #12]	@ (80015b0 <SPI_WIFI_ISR+0x1c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
   }
}
 80015a6:	bf00      	nop
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	200009ac 	.word	0x200009ac

080015b4 <SPI3_IRQHandler>:
int LED_Delay(float magneto[3]); //function to calculate the LED toggle delay based on Magnetometer reading (in Catch and Run)

// SPI Init for WiFi
SPI_HandleTypeDef hspi3;

void SPI3_IRQHandler(void){
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  	HAL_SPI_IRQHandler(&hspi3);
 80015b8:	4802      	ldr	r0, [pc, #8]	@ (80015c4 <SPI3_IRQHandler+0x10>)
 80015ba:	f009 fbc1 	bl	800ad40 <HAL_SPI_IRQHandler>
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20001c0c 	.word	0x20001c0c

080015c8 <ADC1_IRQHandler>:

// ADC Interrupt Handler Enabling
ADC_HandleTypeDef hadc1;
void ADC1_2_IRQHandler(void){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
    HAL_ADC_IRQHandler(&hadc1);
 80015cc:	4802      	ldr	r0, [pc, #8]	@ (80015d8 <ADC1_IRQHandler+0x10>)
 80015ce:	f004 fd44 	bl	800605a <HAL_ADC_IRQHandler>
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20001c70 	.word	0x20001c70

080015dc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON_EXTI13_Pin){
 80015e6:	88fb      	ldrh	r3, [r7, #6]
 80015e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015ec:	d116      	bne.n	800161c <HAL_GPIO_EXTI_Callback+0x40>
		int Tpb = HAL_GetTick();
 80015ee:	f003 ffb1 	bl	8005554 <HAL_GetTick>
 80015f2:	4603      	mov	r3, r0
 80015f4:	60fb      	str	r3, [r7, #12]
		if (flag == 0){
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <HAL_GPIO_EXTI_Callback+0x84>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d106      	bne.n	800160c <HAL_GPIO_EXTI_Callback+0x30>
			T1 = Tpb;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4a18      	ldr	r2, [pc, #96]	@ (8001664 <HAL_GPIO_EXTI_Callback+0x88>)
 8001602:	6013      	str	r3, [r2, #0]
			flag = 1;
 8001604:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <HAL_GPIO_EXTI_Callback+0x84>)
 8001606:	2201      	movs	r2, #1
 8001608:	601a      	str	r2, [r3, #0]
	else if(GPIO_Pin == LSM6DSL_INT1_EXTI11_Pin){
		if ((which_game == 0) && (red_light_in_progress == 1)){
			accelero_flag = 1;
		}
	}
}
 800160a:	e024      	b.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
		else if (flag == 1){
 800160c:	4b14      	ldr	r3, [pc, #80]	@ (8001660 <HAL_GPIO_EXTI_Callback+0x84>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d120      	bne.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
			flag = 2;
 8001614:	4b12      	ldr	r3, [pc, #72]	@ (8001660 <HAL_GPIO_EXTI_Callback+0x84>)
 8001616:	2202      	movs	r2, #2
 8001618:	601a      	str	r2, [r3, #0]
}
 800161a:	e01c      	b.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
	else if(GPIO_Pin == GPIO_PIN_8){
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001622:	d103      	bne.n	800162c <HAL_GPIO_EXTI_Callback+0x50>
    	magneto_data_ready = 1;
 8001624:	4b10      	ldr	r3, [pc, #64]	@ (8001668 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001626:	2201      	movs	r2, #1
 8001628:	601a      	str	r2, [r3, #0]
}
 800162a:	e014      	b.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
	else if(GPIO_Pin == GPIO_PIN_1){
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	2b02      	cmp	r3, #2
 8001630:	d102      	bne.n	8001638 <HAL_GPIO_EXTI_Callback+0x5c>
		SPI_WIFI_ISR();
 8001632:	f7ff ffaf 	bl	8001594 <SPI_WIFI_ISR>
}
 8001636:	e00e      	b.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
	else if(GPIO_Pin == LSM6DSL_INT1_EXTI11_Pin){
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800163e:	d10a      	bne.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
		if ((which_game == 0) && (red_light_in_progress == 1)){
 8001640:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <HAL_GPIO_EXTI_Callback+0x90>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d106      	bne.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
 8001648:	4b09      	ldr	r3, [pc, #36]	@ (8001670 <HAL_GPIO_EXTI_Callback+0x94>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d102      	bne.n	8001656 <HAL_GPIO_EXTI_Callback+0x7a>
			accelero_flag = 1;
 8001650:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <HAL_GPIO_EXTI_Callback+0x98>)
 8001652:	2201      	movs	r2, #1
 8001654:	601a      	str	r2, [r3, #0]
}
 8001656:	bf00      	nop
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200009b0 	.word	0x200009b0
 8001664:	200009bc 	.word	0x200009bc
 8001668:	2000000c 	.word	0x2000000c
 800166c:	20000aa8 	.word	0x20000aa8
 8001670:	20001ad0 	.word	0x20001ad0
 8001674:	20001aec 	.word	0x20001aec

08001678 <HAL_ADC_LevelOutOfWindowCallback>:


//Callback for crossing light threshold
volatile uint8_t triggered = 0; // Ensures interrupt only called once
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc) {
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	if (triggered){
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <HAL_ADC_LevelOutOfWindowCallback+0x3c>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d10e      	bne.n	80016a8 <HAL_ADC_LevelOutOfWindowCallback+0x30>
		return ;
	}
	else if ((which_game == 0) && (green_light_in_progress == 1)){
 800168a:	4b0b      	ldr	r3, [pc, #44]	@ (80016b8 <HAL_ADC_LevelOutOfWindowCallback+0x40>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d10b      	bne.n	80016aa <HAL_ADC_LevelOutOfWindowCallback+0x32>
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_ADC_LevelOutOfWindowCallback+0x44>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d107      	bne.n	80016aa <HAL_ADC_LevelOutOfWindowCallback+0x32>
		game_done = 1;
 800169a:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <HAL_ADC_LevelOutOfWindowCallback+0x48>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]
		triggered = 1;
 80016a0:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <HAL_ADC_LevelOutOfWindowCallback+0x3c>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
 80016a6:	e000      	b.n	80016aa <HAL_ADC_LevelOutOfWindowCallback+0x32>
		return ;
 80016a8:	bf00      	nop
	}
}
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	20001cd8 	.word	0x20001cd8
 80016b8:	20000aa8 	.word	0x20000aa8
 80016bc:	20001acc 	.word	0x20001acc
 80016c0:	20000abc 	.word	0x20000abc

080016c4 <main>:



int main(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af02      	add	r7, sp, #8
	HAL_Init();
 80016ca:	f003 fedb 	bl	8005484 <HAL_Init>
	SystemClock_Config();
 80016ce:	f001 fb05 	bl	8002cdc <SystemClock_Config>
	PeriphCommonClock_Config();
 80016d2:	f001 fb73 	bl	8002dbc <PeriphCommonClock_Config>

	code_start_time = HAL_GetTick();
 80016d6:	f003 ff3d 	bl	8005554 <HAL_GetTick>
 80016da:	4603      	mov	r3, r0
 80016dc:	4a4f      	ldr	r2, [pc, #316]	@ (800181c <main+0x158>)
 80016de:	6013      	str	r3, [r2, #0]
	MX_I2C1_Init();
 80016e0:	f000 fddc 	bl	800229c <MX_I2C1_Init>
	UART1_Init();
 80016e4:	f000 fb9e 	bl	8001e24 <UART1_Init>
	BSP_LED_Init(LED2);
 80016e8:	2000      	movs	r0, #0
 80016ea:	f001 ff1f 	bl	800352c <BSP_LED_Init>
	Buzzer_Init();
 80016ee:	f000 fbff 	bl	8001ef0 <Buzzer_Init>
	BSP_ACCELERO_Init();
 80016f2:	f002 f933 	bl	800395c <BSP_ACCELERO_Init>
	BSP_GYRO_Init();
 80016f6:	f002 f989 	bl	8003a0c <BSP_GYRO_Init>
	BSP_HSENSOR_Init();
 80016fa:	f002 f9e3 	bl	8003ac4 <BSP_HSENSOR_Init>
	BSP_PSENSOR_Init();
 80016fe:	f002 fa53 	bl	8003ba8 <BSP_PSENSOR_Init>
	BSP_TSENSOR_Init();
 8001702:	f002 fa7f 	bl	8003c04 <BSP_TSENSOR_Init>
	BSP_MAGNETO_Init();
 8001706:	f002 fa0b 	bl	8003b20 <BSP_MAGNETO_Init>
	MAGNETO_DRDY_EXTI_Init();
 800170a:	f000 fc69 	bl	8001fe0 <MAGNETO_DRDY_EXTI_Init>
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800170e:	2101      	movs	r1, #1
 8001710:	2000      	movs	r0, #0
 8001712:	f001 ff7d 	bl	8003610 <BSP_PB_Init>
	Accelero_EXTI_Init();
 8001716:	f000 fc97 	bl	8002048 <Accelero_EXTI_Init>
	MX_ADC1_Init();
 800171a:	f000 fcd9 	bl	80020d0 <MX_ADC1_Init>

	check_enable_wifi(); //waits 3 sec. If button pressed within 3 sec, WiFi enabled
 800171e:	f000 fb63 	bl	8001de8 <check_enable_wifi>
	if (use_WiFi){
 8001722:	4b3f      	ldr	r3, [pc, #252]	@ (8001820 <main+0x15c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <main+0x6a>
		WiFi_init();
 800172a:	f000 fd89 	bl	8002240 <WiFi_init>
	}
	//WiFi_init();
	code_start_time = HAL_GetTick();
 800172e:	f003 ff11 	bl	8005554 <HAL_GetTick>
 8001732:	4603      	mov	r3, r0
 8001734:	4a39      	ldr	r2, [pc, #228]	@ (800181c <main+0x158>)
 8001736:	6013      	str	r3, [r2, #0]
	ssd1306_Init();
 8001738:	f003 fd1a 	bl	8005170 <ssd1306_Init>
	oled_anim_init();
 800173c:	f001 fb74 	bl	8002e28 <oled_anim_init>

	buzzerPlayPattern(BUZZ_GAME_START, FREQ_GAME_START, LEN_BUZZ_GAME_START, 3, 0);
 8001740:	2300      	movs	r3, #0
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	2303      	movs	r3, #3
 8001746:	220c      	movs	r2, #12
 8001748:	4936      	ldr	r1, [pc, #216]	@ (8001824 <main+0x160>)
 800174a:	4837      	ldr	r0, [pc, #220]	@ (8001828 <main+0x164>)
 800174c:	f001 f92a 	bl	80029a4 <buzzerPlayPattern>
	oled_start_layout(&sotong_game_layout, 1);
 8001750:	2101      	movs	r1, #1
 8001752:	4836      	ldr	r0, [pc, #216]	@ (800182c <main+0x168>)
 8001754:	f001 fbf8 	bl	8002f48 <oled_start_layout>

	while (1)
	{
		if (flag==1){
 8001758:	4b35      	ldr	r3, [pc, #212]	@ (8001830 <main+0x16c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d10f      	bne.n	8001780 <main+0xbc>
			if (HAL_GetTick() - T1 >= inter_press_delay){
 8001760:	f003 fef8 	bl	8005554 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	4b33      	ldr	r3, [pc, #204]	@ (8001834 <main+0x170>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001770:	d314      	bcc.n	800179c <main+0xd8>
				single_press_detected = 1;
 8001772:	4b31      	ldr	r3, [pc, #196]	@ (8001838 <main+0x174>)
 8001774:	2201      	movs	r2, #1
 8001776:	601a      	str	r2, [r3, #0]
				flag = 0;
 8001778:	4b2d      	ldr	r3, [pc, #180]	@ (8001830 <main+0x16c>)
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	e00d      	b.n	800179c <main+0xd8>
			}
		}
		else if (flag==2){
 8001780:	4b2b      	ldr	r3, [pc, #172]	@ (8001830 <main+0x16c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2b02      	cmp	r3, #2
 8001786:	d109      	bne.n	800179c <main+0xd8>
			//DOUBLE PRESS CONFIRMED
			double_press_detected = 1;
 8001788:	4b2c      	ldr	r3, [pc, #176]	@ (800183c <main+0x178>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]
			oled_stop_current_layout(); //terminate the current layout on the oled screen
 800178e:	f001 fc37 	bl	8003000 <oled_stop_current_layout>
			switch_games();
 8001792:	f000 f871 	bl	8001878 <switch_games>
			flag = 0;
 8001796:	4b26      	ldr	r3, [pc, #152]	@ (8001830 <main+0x16c>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
		}
		if (((HAL_GetTick() - code_start_time) >= 3000) && (!game_done)){
 800179c:	f003 feda 	bl	8005554 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	4b1e      	ldr	r3, [pc, #120]	@ (800181c <main+0x158>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d905      	bls.n	80017bc <main+0xf8>
 80017b0:	4b23      	ldr	r3, [pc, #140]	@ (8001840 <main+0x17c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <main+0xf8>
			//start the game 3 sec after the code starts
			//this is only for the first time. So there's no "blocking" of the normal flow
			//basically for the "SOTONG GAME" oled animation to be visible
			game();
 80017b8:	f000 f84e 	bl	8001858 <game>
		}
		buzzer_update();
 80017bc:	f001 f984 	bl	8002ac8 <buzzer_update>
		oled_anim_update();
 80017c0:	f001 fc52 	bl	8003068 <oled_anim_update>

		if ((game_done) && (!game_done_printed)){
 80017c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <main+0x17c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d015      	beq.n	80017f8 <main+0x134>
 80017cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001844 <main+0x180>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d111      	bne.n	80017f8 <main+0x134>
			//to print Player Wins once when game is done (light interrupt)
			log_printf("\r\n---Player Wins!---\r\n\r\n");
 80017d4:	481c      	ldr	r0, [pc, #112]	@ (8001848 <main+0x184>)
 80017d6:	f001 f83b 	bl	8002850 <log_printf>
			buzzerPlayPattern(BUZZ_PLAYER_WIN, FREQ_PLAYER_WIN, LEN_BUZZ_PLAYER_WIN, 3, 0);
 80017da:	2300      	movs	r3, #0
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2303      	movs	r3, #3
 80017e0:	2214      	movs	r2, #20
 80017e2:	491a      	ldr	r1, [pc, #104]	@ (800184c <main+0x188>)
 80017e4:	481a      	ldr	r0, [pc, #104]	@ (8001850 <main+0x18c>)
 80017e6:	f001 f8dd 	bl	80029a4 <buzzerPlayPattern>
			oled_start_layout(&player_wins_layout, 1);
 80017ea:	2101      	movs	r1, #1
 80017ec:	4819      	ldr	r0, [pc, #100]	@ (8001854 <main+0x190>)
 80017ee:	f001 fbab 	bl	8002f48 <oled_start_layout>
			game_done_printed = 1;
 80017f2:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <main+0x180>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	601a      	str	r2, [r3, #0]
		}
		if (use_WiFi){
 80017f8:	4b09      	ldr	r3, [pc, #36]	@ (8001820 <main+0x15c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <main+0x140>
			//send message buffer over wifi (if using wifi)d
			send_message_WiFi();
 8001800:	f001 f860 	bl	80028c4 <send_message_WiFi>
		}
		send_message(); //send all the messages via UART. Only one UART transmit for each game iteration. Clean and efficient!
 8001804:	f001 f84a 	bl	800289c <send_message>
		resetBuffer(); //reset the message
 8001808:	f001 f872 	bl	80028f0 <resetBuffer>
		single_press_detected = 0;
 800180c:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <main+0x174>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
		double_press_detected = 0;
 8001812:	4b0a      	ldr	r3, [pc, #40]	@ (800183c <main+0x178>)
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
		if (flag==1){
 8001818:	e79e      	b.n	8001758 <main+0x94>
 800181a:	bf00      	nop
 800181c:	20000ab8 	.word	0x20000ab8
 8001820:	20000ac4 	.word	0x20000ac4
 8001824:	0801138c 	.word	0x0801138c
 8001828:	0801135c 	.word	0x0801135c
 800182c:	200000a0 	.word	0x200000a0
 8001830:	200009b0 	.word	0x200009b0
 8001834:	200009bc 	.word	0x200009bc
 8001838:	200009b4 	.word	0x200009b4
 800183c:	200009b8 	.word	0x200009b8
 8001840:	20000abc 	.word	0x20000abc
 8001844:	20000ac0 	.word	0x20000ac0
 8001848:	08010d0c 	.word	0x08010d0c
 800184c:	08011554 	.word	0x08011554
 8001850:	08011504 	.word	0x08011504
 8001854:	20000674 	.word	0x20000674

08001858 <game>:
	}
}

void game(void){
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
	//this function handles all the game functionality
	if (which_game==0){
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <game+0x1c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d102      	bne.n	800186a <game+0x12>
		green_light_red_light();
 8001864:	f000 f848 	bl	80018f8 <green_light_red_light>
	}
	else{
		catch_and_run();
	}
}
 8001868:	e001      	b.n	800186e <game+0x16>
		catch_and_run();
 800186a:	f000 f99f 	bl	8001bac <catch_and_run>
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000aa8 	.word	0x20000aa8

08001878 <switch_games>:

void switch_games(void){
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	which_game = ~which_game; //change the game being played
 800187c:	4b1a      	ldr	r3, [pc, #104]	@ (80018e8 <switch_games+0x70>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	43db      	mvns	r3, r3
 8001882:	4a19      	ldr	r2, [pc, #100]	@ (80018e8 <switch_games+0x70>)
 8001884:	6013      	str	r3, [r2, #0]

	BSP_LED_Off(LED2); //turn off the LED
 8001886:	2000      	movs	r0, #0
 8001888:	f001 fe96 	bl	80035b8 <BSP_LED_Off>
	//deactivate the running game
	if (game_0_in_progress==1){
 800188c:	4b17      	ldr	r3, [pc, #92]	@ (80018ec <switch_games+0x74>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d102      	bne.n	800189a <switch_games+0x22>
		game_0_in_progress = 0;
 8001894:	4b15      	ldr	r3, [pc, #84]	@ (80018ec <switch_games+0x74>)
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
	}
	if (game_1_in_progress==1){
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <switch_games+0x78>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d102      	bne.n	80018a8 <switch_games+0x30>
		game_1_in_progress = 0;
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <switch_games+0x78>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
	}

	//handle buzzer switch_game_behaviour
	//this is because some buzzer patterns are supposed to terminate at switch_game and some are not
	if (buzzer.playing == 1 && buzzer.switch_game_behaviour == 0){
 80018a8:	4b12      	ldr	r3, [pc, #72]	@ (80018f4 <switch_games+0x7c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d10b      	bne.n	80018c8 <switch_games+0x50>
 80018b0:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <switch_games+0x7c>)
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d107      	bne.n	80018c8 <switch_games+0x50>
		//stop the pattern
		buzzerOff();
 80018b8:	f001 f82c 	bl	8002914 <buzzerOff>
		buzzer.playing = 0;
 80018bc:	4b0d      	ldr	r3, [pc, #52]	@ (80018f4 <switch_games+0x7c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
		buzzer.state = 0;
 80018c2:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <switch_games+0x7c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	61da      	str	r2, [r3, #28]
	}
	if (buzzer.has_pending == 1 && buzzer.pending_switch_game_behaviour == 0){
 80018c8:	4b0a      	ldr	r3, [pc, #40]	@ (80018f4 <switch_games+0x7c>)
 80018ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d108      	bne.n	80018e4 <switch_games+0x6c>
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <switch_games+0x7c>)
 80018d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d103      	bne.n	80018e4 <switch_games+0x6c>
		//remove the pending pattern from the queue
		buzzer.has_pending = 0;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <switch_games+0x7c>)
 80018de:	2200      	movs	r2, #0
 80018e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	}
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000aa8 	.word	0x20000aa8
 80018ec:	20000aac 	.word	0x20000aac
 80018f0:	20000ab0 	.word	0x20000ab0
 80018f4:	20001b5c 	.word	0x20001b5c

080018f8 <green_light_red_light>:

void green_light_red_light(void){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af02      	add	r7, sp, #8
	if (game_0_in_progress==0){
 80018fe:	4b8e      	ldr	r3, [pc, #568]	@ (8001b38 <green_light_red_light+0x240>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d120      	bne.n	8001948 <green_light_red_light+0x50>
		//initialization code for Green light, Red light
		game_0_in_progress = 1;
 8001906:	4b8c      	ldr	r3, [pc, #560]	@ (8001b38 <green_light_red_light+0x240>)
 8001908:	2201      	movs	r2, #1
 800190a:	601a      	str	r2, [r3, #0]
		log_printf("\r\n-----Entering Green Light, Red Light as Player----\r\n\r\n");
 800190c:	488b      	ldr	r0, [pc, #556]	@ (8001b3c <green_light_red_light+0x244>)
 800190e:	f000 ff9f 	bl	8002850 <log_printf>
		if ((!game_started) || double_press_detected){
 8001912:	4b8b      	ldr	r3, [pc, #556]	@ (8001b40 <green_light_red_light+0x248>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <green_light_red_light+0x2a>
 800191a:	4b8a      	ldr	r3, [pc, #552]	@ (8001b44 <green_light_red_light+0x24c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <green_light_red_light+0x38>
			//to run the red_light_green_light only once at the start (in terminating mode)
			//when coming from catch and run, red light green light is handled by catch and run game over layout
			oled_start_layout(&red_light_green_light_layout, 1);
 8001922:	2101      	movs	r1, #1
 8001924:	4888      	ldr	r0, [pc, #544]	@ (8001b48 <green_light_red_light+0x250>)
 8001926:	f001 fb0f 	bl	8002f48 <oled_start_layout>
			game_started = 1;
 800192a:	4b85      	ldr	r3, [pc, #532]	@ (8001b40 <green_light_red_light+0x248>)
 800192c:	2201      	movs	r2, #1
 800192e:	601a      	str	r2, [r3, #0]
		}
		green_light_in_progress = 0;
 8001930:	4b86      	ldr	r3, [pc, #536]	@ (8001b4c <green_light_red_light+0x254>)
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
		red_light_in_progress = 0;
 8001936:	4b86      	ldr	r3, [pc, #536]	@ (8001b50 <green_light_red_light+0x258>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
		which_light = 0; //0-> Green light || 1-> Red light
 800193c:	4b85      	ldr	r3, [pc, #532]	@ (8001b54 <green_light_red_light+0x25c>)
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
		green_light_first_time = 1;
 8001942:	4b85      	ldr	r3, [pc, #532]	@ (8001b58 <green_light_red_light+0x260>)
 8001944:	2201      	movs	r2, #1
 8001946:	601a      	str	r2, [r3, #0]
	}

	if (which_light==0){ //green light
 8001948:	4b82      	ldr	r3, [pc, #520]	@ (8001b54 <green_light_red_light+0x25c>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d168      	bne.n	8001a22 <green_light_red_light+0x12a>
		if (green_light_in_progress==0){
 8001950:	4b7e      	ldr	r3, [pc, #504]	@ (8001b4c <green_light_red_light+0x254>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d12e      	bne.n	80019b6 <green_light_red_light+0xbe>
			//initialization code for Green light
			green_light_in_progress = 1;
 8001958:	4b7c      	ldr	r3, [pc, #496]	@ (8001b4c <green_light_red_light+0x254>)
 800195a:	2201      	movs	r2, #1
 800195c:	601a      	str	r2, [r3, #0]

			BSP_LED_On(LED2); //turn on the LED for Green light
 800195e:	2000      	movs	r0, #0
 8001960:	f001 fe14 	bl	800358c <BSP_LED_On>
			log_printf("---Green Light!---\r\n");
 8001964:	487d      	ldr	r0, [pc, #500]	@ (8001b5c <green_light_red_light+0x264>)
 8001966:	f000 ff73 	bl	8002850 <log_printf>
			buzzerPlayPattern(BUZZ_GREEN_LIGHT, FREQ_GREEN_LIGHT, LEN_BUZZ_GREEN_LIGHT, 1, 0);
 800196a:	2300      	movs	r3, #0
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	2301      	movs	r3, #1
 8001970:	2205      	movs	r2, #5
 8001972:	497b      	ldr	r1, [pc, #492]	@ (8001b60 <green_light_red_light+0x268>)
 8001974:	487b      	ldr	r0, [pc, #492]	@ (8001b64 <green_light_red_light+0x26c>)
 8001976:	f001 f815 	bl	80029a4 <buzzerPlayPattern>
			print_timer = HAL_GetTick();
 800197a:	f003 fdeb 	bl	8005554 <HAL_GetTick>
 800197e:	4603      	mov	r3, r0
 8001980:	4a79      	ldr	r2, [pc, #484]	@ (8001b68 <green_light_red_light+0x270>)
 8001982:	6013      	str	r3, [r2, #0]
			switch_light_timer = HAL_GetTick();
 8001984:	f003 fde6 	bl	8005554 <HAL_GetTick>
 8001988:	4603      	mov	r3, r0
 800198a:	4a78      	ldr	r2, [pc, #480]	@ (8001b6c <green_light_red_light+0x274>)
 800198c:	6013      	str	r3, [r2, #0]
			//HAL_ADC_Start_IT(&hadc1); //enable light interrupt
			start_buzzer_countdown(10); //start a buzzer countdown for 10 sec
 800198e:	200a      	movs	r0, #10
 8001990:	f001 f912 	bl	8002bb8 <start_buzzer_countdown>

			if (green_light_first_time){
 8001994:	4b70      	ldr	r3, [pc, #448]	@ (8001b58 <green_light_red_light+0x260>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d004      	beq.n	80019a6 <green_light_red_light+0xae>
				oled_start_layout(&green_light_layout_initial, 0); //start in pending mode if first green light
 800199c:	2100      	movs	r1, #0
 800199e:	4874      	ldr	r0, [pc, #464]	@ (8001b70 <green_light_red_light+0x278>)
 80019a0:	f001 fad2 	bl	8002f48 <oled_start_layout>
 80019a4:	e007      	b.n	80019b6 <green_light_red_light+0xbe>
			}
			else if (!green_light_first_time){
 80019a6:	4b6c      	ldr	r3, [pc, #432]	@ (8001b58 <green_light_red_light+0x260>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d103      	bne.n	80019b6 <green_light_red_light+0xbe>
				oled_start_layout(&green_light_layout, 1);
 80019ae:	2101      	movs	r1, #1
 80019b0:	4870      	ldr	r0, [pc, #448]	@ (8001b74 <green_light_red_light+0x27c>)
 80019b2:	f001 fac9 	bl	8002f48 <oled_start_layout>
			}
		}
		HAL_ADC_Start_IT(&hadc1); //enable light interrupt
 80019b6:	4870      	ldr	r0, [pc, #448]	@ (8001b78 <green_light_red_light+0x280>)
 80019b8:	f004 fa60 	bl	8005e7c <HAL_ADC_Start_IT>
		present_time = HAL_GetTick();
 80019bc:	f003 fdca 	bl	8005554 <HAL_GetTick>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4a6e      	ldr	r2, [pc, #440]	@ (8001b7c <green_light_red_light+0x284>)
 80019c4:	6013      	str	r3, [r2, #0]

		if (present_time-print_timer >= 2000){
 80019c6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b7c <green_light_red_light+0x284>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	4b67      	ldr	r3, [pc, #412]	@ (8001b68 <green_light_red_light+0x270>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80019d4:	d306      	bcc.n	80019e4 <green_light_red_light+0xec>
			temp_pres_hum_print_game0();
 80019d6:	f000 fe27 	bl	8002628 <temp_pres_hum_print_game0>
			print_timer = HAL_GetTick();
 80019da:	f003 fdbb 	bl	8005554 <HAL_GetTick>
 80019de:	4603      	mov	r3, r0
 80019e0:	4a61      	ldr	r2, [pc, #388]	@ (8001b68 <green_light_red_light+0x270>)
 80019e2:	6013      	str	r3, [r2, #0]
		}

		if (present_time-switch_light_timer >= 10000){
 80019e4:	4b65      	ldr	r3, [pc, #404]	@ (8001b7c <green_light_red_light+0x284>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	4b60      	ldr	r3, [pc, #384]	@ (8001b6c <green_light_red_light+0x274>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	f242 720f 	movw	r2, #9999	@ 0x270f
 80019f2:	4293      	cmp	r3, r2
 80019f4:	f240 809d 	bls.w	8001b32 <green_light_red_light+0x23a>
			//code to switch to Red light
			green_light_in_progress = 0;
 80019f8:	4b54      	ldr	r3, [pc, #336]	@ (8001b4c <green_light_red_light+0x254>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
			which_light = 1; //to start Red light
 80019fe:	4b55      	ldr	r3, [pc, #340]	@ (8001b54 <green_light_red_light+0x25c>)
 8001a00:	2201      	movs	r2, #1
 8001a02:	601a      	str	r2, [r3, #0]
			green_light_first_time = 0;
 8001a04:	4b54      	ldr	r3, [pc, #336]	@ (8001b58 <green_light_red_light+0x260>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
			BSP_LED_Off(LED2);
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f001 fdd4 	bl	80035b8 <BSP_LED_Off>
			HAL_ADC_Stop_IT(&hadc1);// stop light interrupt
 8001a10:	4859      	ldr	r0, [pc, #356]	@ (8001b78 <green_light_red_light+0x280>)
 8001a12:	f004 fae7 	bl	8005fe4 <HAL_ADC_Stop_IT>
			switch_light_timer = HAL_GetTick();
 8001a16:	f003 fd9d 	bl	8005554 <HAL_GetTick>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4a53      	ldr	r2, [pc, #332]	@ (8001b6c <green_light_red_light+0x274>)
 8001a1e:	6013      	str	r3, [r2, #0]
			red_light_in_progress = 1;
			switch_games();
		}

	}
}
 8001a20:	e087      	b.n	8001b32 <green_light_red_light+0x23a>
	else if (which_light==1){ //red light
 8001a22:	4b4c      	ldr	r3, [pc, #304]	@ (8001b54 <green_light_red_light+0x25c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	f040 8083 	bne.w	8001b32 <green_light_red_light+0x23a>
		if (red_light_in_progress==0){
 8001a2c:	4b48      	ldr	r3, [pc, #288]	@ (8001b50 <green_light_red_light+0x258>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d123      	bne.n	8001a7c <green_light_red_light+0x184>
			red_light_in_progress = 1;
 8001a34:	4b46      	ldr	r3, [pc, #280]	@ (8001b50 <green_light_red_light+0x258>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	601a      	str	r2, [r3, #0]
			accelero_flag = 0;
 8001a3a:	4b51      	ldr	r3, [pc, #324]	@ (8001b80 <green_light_red_light+0x288>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
			log_printf("\r\n---Red Light!---\r\n");
 8001a40:	4850      	ldr	r0, [pc, #320]	@ (8001b84 <green_light_red_light+0x28c>)
 8001a42:	f000 ff05 	bl	8002850 <log_printf>
			buzzerPlayPattern(BUZZ_RED_LIGHT, FREQ_RED_LIGHT, LEN_BUZZ_RED_LIGHT, 3, 0);
 8001a46:	2300      	movs	r3, #0
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	2204      	movs	r2, #4
 8001a4e:	494e      	ldr	r1, [pc, #312]	@ (8001b88 <green_light_red_light+0x290>)
 8001a50:	484e      	ldr	r0, [pc, #312]	@ (8001b8c <green_light_red_light+0x294>)
 8001a52:	f000 ffa7 	bl	80029a4 <buzzerPlayPattern>
			print_timer = HAL_GetTick();
 8001a56:	f003 fd7d 	bl	8005554 <HAL_GetTick>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	4a42      	ldr	r2, [pc, #264]	@ (8001b68 <green_light_red_light+0x270>)
 8001a5e:	6013      	str	r3, [r2, #0]
			switch_light_timer = HAL_GetTick();
 8001a60:	f003 fd78 	bl	8005554 <HAL_GetTick>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a41      	ldr	r2, [pc, #260]	@ (8001b6c <green_light_red_light+0x274>)
 8001a68:	6013      	str	r3, [r2, #0]
			LED_toggle_timer = HAL_GetTick();
 8001a6a:	f003 fd73 	bl	8005554 <HAL_GetTick>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4a47      	ldr	r2, [pc, #284]	@ (8001b90 <green_light_red_light+0x298>)
 8001a72:	6013      	str	r3, [r2, #0]
			oled_start_layout(&red_light_layout, 1);
 8001a74:	2101      	movs	r1, #1
 8001a76:	4847      	ldr	r0, [pc, #284]	@ (8001b94 <green_light_red_light+0x29c>)
 8001a78:	f001 fa66 	bl	8002f48 <oled_start_layout>
		present_time = HAL_GetTick();
 8001a7c:	f003 fd6a 	bl	8005554 <HAL_GetTick>
 8001a80:	4603      	mov	r3, r0
 8001a82:	4a3e      	ldr	r2, [pc, #248]	@ (8001b7c <green_light_red_light+0x284>)
 8001a84:	6013      	str	r3, [r2, #0]
		if (present_time-LED_toggle_timer >= 500){
 8001a86:	4b3d      	ldr	r3, [pc, #244]	@ (8001b7c <green_light_red_light+0x284>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	4b41      	ldr	r3, [pc, #260]	@ (8001b90 <green_light_red_light+0x298>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001a94:	d307      	bcc.n	8001aa6 <green_light_red_light+0x1ae>
			BSP_LED_Toggle(LED2);
 8001a96:	2000      	movs	r0, #0
 8001a98:	f001 fda4 	bl	80035e4 <BSP_LED_Toggle>
			LED_toggle_timer = HAL_GetTick();
 8001a9c:	f003 fd5a 	bl	8005554 <HAL_GetTick>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	4a3b      	ldr	r2, [pc, #236]	@ (8001b90 <green_light_red_light+0x298>)
 8001aa4:	6013      	str	r3, [r2, #0]
		if (present_time-print_timer >= 2000){
 8001aa6:	4b35      	ldr	r3, [pc, #212]	@ (8001b7c <green_light_red_light+0x284>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8001b68 <green_light_red_light+0x270>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ab4:	d30e      	bcc.n	8001ad4 <green_light_red_light+0x1dc>
			log_printf("\r\n");
 8001ab6:	4838      	ldr	r0, [pc, #224]	@ (8001b98 <green_light_red_light+0x2a0>)
 8001ab8:	f000 feca 	bl	8002850 <log_printf>
			read_and_print_Acc();
 8001abc:	f000 fd76 	bl	80025ac <read_and_print_Acc>
			read_and_print_Gyro();
 8001ac0:	f000 fd83 	bl	80025ca <read_and_print_Gyro>
			log_printf("\r\n");
 8001ac4:	4834      	ldr	r0, [pc, #208]	@ (8001b98 <green_light_red_light+0x2a0>)
 8001ac6:	f000 fec3 	bl	8002850 <log_printf>
			print_timer = HAL_GetTick();
 8001aca:	f003 fd43 	bl	8005554 <HAL_GetTick>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	4a25      	ldr	r2, [pc, #148]	@ (8001b68 <green_light_red_light+0x270>)
 8001ad2:	6013      	str	r3, [r2, #0]
		if (present_time-switch_light_timer >= 10000){
 8001ad4:	4b29      	ldr	r3, [pc, #164]	@ (8001b7c <green_light_red_light+0x284>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <green_light_red_light+0x274>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d90a      	bls.n	8001afc <green_light_red_light+0x204>
			red_light_in_progress = 0;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <green_light_red_light+0x258>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
			which_light = 0; //to start Green light
 8001aec:	4b19      	ldr	r3, [pc, #100]	@ (8001b54 <green_light_red_light+0x25c>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
			switch_light_timer = HAL_GetTick();
 8001af2:	f003 fd2f 	bl	8005554 <HAL_GetTick>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4a1c      	ldr	r2, [pc, #112]	@ (8001b6c <green_light_red_light+0x274>)
 8001afa:	6013      	str	r3, [r2, #0]
		if (accelero_flag){ //acclero flag is set using interrupts
 8001afc:	4b20      	ldr	r3, [pc, #128]	@ (8001b80 <green_light_red_light+0x288>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d016      	beq.n	8001b32 <green_light_red_light+0x23a>
			log_printf("Game Over!\r\n");
 8001b04:	4825      	ldr	r0, [pc, #148]	@ (8001b9c <green_light_red_light+0x2a4>)
 8001b06:	f000 fea3 	bl	8002850 <log_printf>
			accelero_flag = 0;
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b80 <green_light_red_light+0x288>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
			buzzerPlayPattern(BUZZ_ERROR, FREQ_ERROR, LEN_BUZZ_ERROR, 3, 1);
 8001b10:	2301      	movs	r3, #1
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2303      	movs	r3, #3
 8001b16:	2206      	movs	r2, #6
 8001b18:	4921      	ldr	r1, [pc, #132]	@ (8001ba0 <green_light_red_light+0x2a8>)
 8001b1a:	4822      	ldr	r0, [pc, #136]	@ (8001ba4 <green_light_red_light+0x2ac>)
 8001b1c:	f000 ff42 	bl	80029a4 <buzzerPlayPattern>
			oled_start_layout(&red_light_green_light_game_over_layout, 1);
 8001b20:	2101      	movs	r1, #1
 8001b22:	4821      	ldr	r0, [pc, #132]	@ (8001ba8 <green_light_red_light+0x2b0>)
 8001b24:	f001 fa10 	bl	8002f48 <oled_start_layout>
			red_light_in_progress = 1;
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <green_light_red_light+0x258>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	601a      	str	r2, [r3, #0]
			switch_games();
 8001b2e:	f7ff fea3 	bl	8001878 <switch_games>
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000aac 	.word	0x20000aac
 8001b3c:	08010d28 	.word	0x08010d28
 8001b40:	20000ab4 	.word	0x20000ab4
 8001b44:	200009b8 	.word	0x200009b8
 8001b48:	20000124 	.word	0x20000124
 8001b4c:	20001acc 	.word	0x20001acc
 8001b50:	20001ad0 	.word	0x20001ad0
 8001b54:	20001ad8 	.word	0x20001ad8
 8001b58:	20001ae8 	.word	0x20001ae8
 8001b5c:	08010d64 	.word	0x08010d64
 8001b60:	080114c0 	.word	0x080114c0
 8001b64:	080114ac 	.word	0x080114ac
 8001b68:	20001adc 	.word	0x20001adc
 8001b6c:	20001ae0 	.word	0x20001ae0
 8001b70:	2000035c 	.word	0x2000035c
 8001b74:	20000374 	.word	0x20000374
 8001b78:	20001c70 	.word	0x20001c70
 8001b7c:	20001ad4 	.word	0x20001ad4
 8001b80:	20001aec 	.word	0x20001aec
 8001b84:	08010d7c 	.word	0x08010d7c
 8001b88:	0801149c 	.word	0x0801149c
 8001b8c:	0801148c 	.word	0x0801148c
 8001b90:	20001ae4 	.word	0x20001ae4
 8001b94:	2000038c 	.word	0x2000038c
 8001b98:	08010d94 	.word	0x08010d94
 8001b9c:	08010d98 	.word	0x08010d98
 8001ba0:	08011444 	.word	0x08011444
 8001ba4:	0801142c 	.word	0x0801142c
 8001ba8:	200003c0 	.word	0x200003c0

08001bac <catch_and_run>:
void catch_and_run(void){
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af02      	add	r7, sp, #8
	if (game_1_in_progress == 0){
 8001bb2:	4b72      	ldr	r3, [pc, #456]	@ (8001d7c <catch_and_run+0x1d0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d124      	bne.n	8001c04 <catch_and_run+0x58>
		//initialization code for Catch and Run
		game_1_in_progress = 1;
 8001bba:	4b70      	ldr	r3, [pc, #448]	@ (8001d7c <catch_and_run+0x1d0>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]
		log_printf("\r\n-----Entering Catch and Run as Player-----\r\n\r\n");
 8001bc0:	486f      	ldr	r0, [pc, #444]	@ (8001d80 <catch_and_run+0x1d4>)
 8001bc2:	f000 fe45 	bl	8002850 <log_printf>

		oled_start_layout(&catch_and_run_layout, 0);
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	486e      	ldr	r0, [pc, #440]	@ (8001d84 <catch_and_run+0x1d8>)
 8001bca:	f001 f9bd 	bl	8002f48 <oled_start_layout>
		buzzerPlayPattern(BUZZ_CATCH_AND_RUN, FREQ_CATCH_AND_RUN, LEN_BUZZ_CATCH_AND_RUN, 1, 0);
 8001bce:	2300      	movs	r3, #0
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	2206      	movs	r2, #6
 8001bd6:	496c      	ldr	r1, [pc, #432]	@ (8001d88 <catch_and_run+0x1dc>)
 8001bd8:	486c      	ldr	r0, [pc, #432]	@ (8001d8c <catch_and_run+0x1e0>)
 8001bda:	f000 fee3 	bl	80029a4 <buzzerPlayPattern>
		LED_toggle_delay = 0;
 8001bde:	4b6c      	ldr	r3, [pc, #432]	@ (8001d90 <catch_and_run+0x1e4>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
		magneto_thresh_exceeded = 0;
 8001be4:	4b6b      	ldr	r3, [pc, #428]	@ (8001d94 <catch_and_run+0x1e8>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
		catch_and_run_animation_layout_playing = 0;
 8001bea:	4b6b      	ldr	r3, [pc, #428]	@ (8001d98 <catch_and_run+0x1ec>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
		env_read_timer = HAL_GetTick();
 8001bf0:	f003 fcb0 	bl	8005554 <HAL_GetTick>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	4a69      	ldr	r2, [pc, #420]	@ (8001d9c <catch_and_run+0x1f0>)
 8001bf8:	6013      	str	r3, [r2, #0]
		LED_toggle_timer = HAL_GetTick();
 8001bfa:	f003 fcab 	bl	8005554 <HAL_GetTick>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	4a67      	ldr	r2, [pc, #412]	@ (8001da0 <catch_and_run+0x1f4>)
 8001c02:	6013      	str	r3, [r2, #0]
	}
	present_time = HAL_GetTick();
 8001c04:	f003 fca6 	bl	8005554 <HAL_GetTick>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	4a66      	ldr	r2, [pc, #408]	@ (8001da4 <catch_and_run+0x1f8>)
 8001c0c:	6013      	str	r3, [r2, #0]

	if ((!catch_and_run_animation_layout_playing) && (!oled_is_layout_active())){
 8001c0e:	4b62      	ldr	r3, [pc, #392]	@ (8001d98 <catch_and_run+0x1ec>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10b      	bne.n	8001c2e <catch_and_run+0x82>
 8001c16:	f001 facf 	bl	80031b8 <oled_is_layout_active>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d106      	bne.n	8001c2e <catch_and_run+0x82>
		//if the catch and run animations layout is already not playing and no other layout is being played, start playing catch and run animation layout
		catch_and_run_animation_layout_playing = 1;
 8001c20:	4b5d      	ldr	r3, [pc, #372]	@ (8001d98 <catch_and_run+0x1ec>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	601a      	str	r2, [r3, #0]
		oled_start_layout(&catch_and_run_animation_layout, 0);
 8001c26:	2100      	movs	r1, #0
 8001c28:	485f      	ldr	r0, [pc, #380]	@ (8001da8 <catch_and_run+0x1fc>)
 8001c2a:	f001 f98d 	bl	8002f48 <oled_start_layout>
	}

	if (magneto_data_ready){
 8001c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8001dac <catch_and_run+0x200>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d005      	beq.n	8001c42 <catch_and_run+0x96>
		//Read the magnetometer only when new data is available
		//magneto_data_ready is updated based on DRDY interrupt
		readMagneto(magneto);
 8001c36:	485e      	ldr	r0, [pc, #376]	@ (8001db0 <catch_and_run+0x204>)
 8001c38:	f000 fc36 	bl	80024a8 <readMagneto>
		magneto_data_ready = 0;
 8001c3c:	4b5b      	ldr	r3, [pc, #364]	@ (8001dac <catch_and_run+0x200>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
	}

	if ((vec_to_mag(magneto) >= 7500.0) && (magneto_thresh_exceeded==0)){
 8001c42:	485b      	ldr	r0, [pc, #364]	@ (8001db0 <catch_and_run+0x204>)
 8001c44:	f000 fdac 	bl	80027a0 <vec_to_mag>
 8001c48:	eef0 7a40 	vmov.f32	s15, s0
 8001c4c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001db4 <catch_and_run+0x208>
 8001c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c58:	db18      	blt.n	8001c8c <catch_and_run+0xe0>
 8001c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001d94 <catch_and_run+0x1e8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d114      	bne.n	8001c8c <catch_and_run+0xe0>
		//Magnetometer threshold exceeded
		magneto_thresh_exceeded = 1;
 8001c62:	4b4c      	ldr	r3, [pc, #304]	@ (8001d94 <catch_and_run+0x1e8>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	601a      	str	r2, [r3, #0]
		log_printf("\r\n------Enforcer nearby! Be careful.------\r\n\r\n");
 8001c68:	4853      	ldr	r0, [pc, #332]	@ (8001db8 <catch_and_run+0x20c>)
 8001c6a:	f000 fdf1 	bl	8002850 <log_printf>
		start_buzzer_countdown(3); //start buzzer countdown for 3 sec
 8001c6e:	2003      	movs	r0, #3
 8001c70:	f000 ffa2 	bl	8002bb8 <start_buzzer_countdown>
		magneto_thresh_exceeded_time = HAL_GetTick();
 8001c74:	f003 fc6e 	bl	8005554 <HAL_GetTick>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4a50      	ldr	r2, [pc, #320]	@ (8001dbc <catch_and_run+0x210>)
 8001c7c:	6013      	str	r3, [r2, #0]
		catch_and_run_animation_layout_playing = 0;
 8001c7e:	4b46      	ldr	r3, [pc, #280]	@ (8001d98 <catch_and_run+0x1ec>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
		oled_start_layout(&enforcer_nearby_layout, 1);
 8001c84:	2101      	movs	r1, #1
 8001c86:	484e      	ldr	r0, [pc, #312]	@ (8001dc0 <catch_and_run+0x214>)
 8001c88:	f001 f95e 	bl	8002f48 <oled_start_layout>
	}

	if (magneto_thresh_exceeded == 1){
 8001c8c:	4b41      	ldr	r3, [pc, #260]	@ (8001d94 <catch_and_run+0x1e8>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d13a      	bne.n	8001d0a <catch_and_run+0x15e>
		int time_passed = present_time - magneto_thresh_exceeded_time;
 8001c94:	4b43      	ldr	r3, [pc, #268]	@ (8001da4 <catch_and_run+0x1f8>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b48      	ldr	r3, [pc, #288]	@ (8001dbc <catch_and_run+0x210>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	60fb      	str	r3, [r7, #12]
		if ((time_passed < 3000) && (single_press_detected==1)){
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	dc16      	bgt.n	8001cd8 <catch_and_run+0x12c>
 8001caa:	4b46      	ldr	r3, [pc, #280]	@ (8001dc4 <catch_and_run+0x218>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d112      	bne.n	8001cd8 <catch_and_run+0x12c>
			log_printf("\r\n---Player escaped, good job!---\r\n\r\n");
 8001cb2:	4845      	ldr	r0, [pc, #276]	@ (8001dc8 <catch_and_run+0x21c>)
 8001cb4:	f000 fdcc 	bl	8002850 <log_printf>
			magneto_thresh_exceeded = 0;
 8001cb8:	4b36      	ldr	r3, [pc, #216]	@ (8001d94 <catch_and_run+0x1e8>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
			oled_start_layout(&escaped_layout, 1);
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	4842      	ldr	r0, [pc, #264]	@ (8001dcc <catch_and_run+0x220>)
 8001cc2:	f001 f941 	bl	8002f48 <oled_start_layout>
			buzzerPlayPattern(BUZZ_SUCCESS, FREQ_SUCCESS, LEN_BUZZ_SUCCESS, 3, 1);
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2303      	movs	r3, #3
 8001ccc:	2208      	movs	r2, #8
 8001cce:	4940      	ldr	r1, [pc, #256]	@ (8001dd0 <catch_and_run+0x224>)
 8001cd0:	4840      	ldr	r0, [pc, #256]	@ (8001dd4 <catch_and_run+0x228>)
 8001cd2:	f000 fe67 	bl	80029a4 <buzzerPlayPattern>
 8001cd6:	e018      	b.n	8001d0a <catch_and_run+0x15e>
		}
		else if (time_passed >= 3000){
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	dd13      	ble.n	8001d0a <catch_and_run+0x15e>
			log_printf("\r\n---Game Over!---\r\n\r\n");
 8001ce2:	483d      	ldr	r0, [pc, #244]	@ (8001dd8 <catch_and_run+0x22c>)
 8001ce4:	f000 fdb4 	bl	8002850 <log_printf>
			magneto_thresh_exceeded = 0;
 8001ce8:	4b2a      	ldr	r3, [pc, #168]	@ (8001d94 <catch_and_run+0x1e8>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
			oled_start_layout(&catch_and_run_game_over_layout, 1);
 8001cee:	2101      	movs	r1, #1
 8001cf0:	483a      	ldr	r0, [pc, #232]	@ (8001ddc <catch_and_run+0x230>)
 8001cf2:	f001 f929 	bl	8002f48 <oled_start_layout>
			buzzerPlayPattern(BUZZ_GAMEOVER, FREQ_GAMEOVER, LEN_BUZZ_GAMEOVER, 3, 1);
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	2206      	movs	r2, #6
 8001cfe:	4938      	ldr	r1, [pc, #224]	@ (8001de0 <catch_and_run+0x234>)
 8001d00:	4838      	ldr	r0, [pc, #224]	@ (8001de4 <catch_and_run+0x238>)
 8001d02:	f000 fe4f 	bl	80029a4 <buzzerPlayPattern>
			switch_games();
 8001d06:	f7ff fdb7 	bl	8001878 <switch_games>
		}
	}

	if (present_time-LED_toggle_timer >= LED_toggle_delay){
 8001d0a:	4b26      	ldr	r3, [pc, #152]	@ (8001da4 <catch_and_run+0x1f8>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	4b24      	ldr	r3, [pc, #144]	@ (8001da0 <catch_and_run+0x1f4>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	4a1e      	ldr	r2, [pc, #120]	@ (8001d90 <catch_and_run+0x1e4>)
 8001d16:	6812      	ldr	r2, [r2, #0]
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d310      	bcc.n	8001d3e <catch_and_run+0x192>
		BSP_LED_Toggle(LED2);
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f001 fc61 	bl	80035e4 <BSP_LED_Toggle>
		buzzerPlayDuration(40); //small 40 ms blips
 8001d22:	2028      	movs	r0, #40	@ 0x28
 8001d24:	f000 feb4 	bl	8002a90 <buzzerPlayDuration>
		LED_toggle_delay = LED_Delay(magneto); //delay for LED toggle based on Magnetometer reading
 8001d28:	4821      	ldr	r0, [pc, #132]	@ (8001db0 <catch_and_run+0x204>)
 8001d2a:	f000 fb31 	bl	8002390 <LED_Delay>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	4a17      	ldr	r2, [pc, #92]	@ (8001d90 <catch_and_run+0x1e4>)
 8001d32:	6013      	str	r3, [r2, #0]
		LED_toggle_timer = HAL_GetTick();
 8001d34:	f003 fc0e 	bl	8005554 <HAL_GetTick>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	4a19      	ldr	r2, [pc, #100]	@ (8001da0 <catch_and_run+0x1f4>)
 8001d3c:	6013      	str	r3, [r2, #0]
	}

	if (present_time-env_read_timer >= 1000){
 8001d3e:	4b19      	ldr	r3, [pc, #100]	@ (8001da4 <catch_and_run+0x1f8>)
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	4b16      	ldr	r3, [pc, #88]	@ (8001d9c <catch_and_run+0x1f0>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d4c:	d311      	bcc.n	8001d72 <catch_and_run+0x1c6>
		//read temperature, humidity, and pressure every 1 second
		float env_readings[3] = {0};
 8001d4e:	463b      	mov	r3, r7
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
		read_temp_pres_hum(env_readings);
 8001d58:	463b      	mov	r3, r7
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 fc44 	bl	80025e8 <read_temp_pres_hum>
		//print when thresholds exceeded
		temp_pres_hum_print_game1(env_readings);
 8001d60:	463b      	mov	r3, r7
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fc90 	bl	8002688 <temp_pres_hum_print_game1>
		env_read_timer = HAL_GetTick();
 8001d68:	f003 fbf4 	bl	8005554 <HAL_GetTick>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d9c <catch_and_run+0x1f0>)
 8001d70:	6013      	str	r3, [r2, #0]
	}

}
 8001d72:	bf00      	nop
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000ab0 	.word	0x20000ab0
 8001d80:	08010da8 	.word	0x08010da8
 8001d84:	200001c0 	.word	0x200001c0
 8001d88:	080114ec 	.word	0x080114ec
 8001d8c:	080114d4 	.word	0x080114d4
 8001d90:	20001af8 	.word	0x20001af8
 8001d94:	20001afc 	.word	0x20001afc
 8001d98:	20001b00 	.word	0x20001b00
 8001d9c:	20001af0 	.word	0x20001af0
 8001da0:	20001ae4 	.word	0x20001ae4
 8001da4:	20001ad4 	.word	0x20001ad4
 8001da8:	200004a8 	.word	0x200004a8
 8001dac:	2000000c 	.word	0x2000000c
 8001db0:	20001b04 	.word	0x20001b04
 8001db4:	45ea6000 	.word	0x45ea6000
 8001db8:	08010ddc 	.word	0x08010ddc
 8001dbc:	20001af4 	.word	0x20001af4
 8001dc0:	200004dc 	.word	0x200004dc
 8001dc4:	200009b4 	.word	0x200009b4
 8001dc8:	08010e0c 	.word	0x08010e0c
 8001dcc:	20000548 	.word	0x20000548
 8001dd0:	080113dc 	.word	0x080113dc
 8001dd4:	080113bc 	.word	0x080113bc
 8001dd8:	08010e34 	.word	0x08010e34
 8001ddc:	20000514 	.word	0x20000514
 8001de0:	08011414 	.word	0x08011414
 8001de4:	080113fc 	.word	0x080113fc

08001de8 <check_enable_wifi>:

void check_enable_wifi(void){
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
	//waits for max 3 sec to check if WiFi is to be enabled
	//if button pressed, wifi is enabled
	while (HAL_GetTick() - code_start_time < 3000){
 8001dec:	e007      	b.n	8001dfe <check_enable_wifi+0x16>
		if (flag == 1){
 8001dee:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <check_enable_wifi+0x30>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d103      	bne.n	8001dfe <check_enable_wifi+0x16>
			use_WiFi = 1;
 8001df6:	4b09      	ldr	r3, [pc, #36]	@ (8001e1c <check_enable_wifi+0x34>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]
			break;
 8001dfc:	e00a      	b.n	8001e14 <check_enable_wifi+0x2c>
	while (HAL_GetTick() - code_start_time < 3000){
 8001dfe:	f003 fba9 	bl	8005554 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <check_enable_wifi+0x38>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d9ed      	bls.n	8001dee <check_enable_wifi+0x6>
		}
	}
}
 8001e12:	bf00      	nop
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	200009b0 	.word	0x200009b0
 8001e1c:	20000ac4 	.word	0x20000ac4
 8001e20:	20000ab8 	.word	0x20000ab8

08001e24 <UART1_Init>:

static void UART1_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b088      	sub	sp, #32
 8001e28:	af00      	add	r7, sp, #0
	//intializes UART
	/* Pin configuration for UART. */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2a:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee0 <UART1_Init+0xbc>)
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ee0 <UART1_Init+0xbc>)
 8001e30:	f043 0302 	orr.w	r3, r3, #2
 8001e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e36:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee0 <UART1_Init+0xbc>)
 8001e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]
	 __HAL_RCC_USART1_CLK_ENABLE();
 8001e42:	4b27      	ldr	r3, [pc, #156]	@ (8001ee0 <UART1_Init+0xbc>)
 8001e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e46:	4a26      	ldr	r2, [pc, #152]	@ (8001ee0 <UART1_Init+0xbc>)
 8001e48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e4e:	4b24      	ldr	r3, [pc, #144]	@ (8001ee0 <UART1_Init+0xbc>)
 8001e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5a:	f107 030c 	add.w	r3, r7, #12
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]
 8001e68:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e6a:	2307      	movs	r3, #7
 8001e6c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001e6e:	23c0      	movs	r3, #192	@ 0xc0
 8001e70:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7e:	f107 030c 	add.w	r3, r7, #12
 8001e82:	4619      	mov	r1, r3
 8001e84:	4817      	ldr	r0, [pc, #92]	@ (8001ee4 <UART1_Init+0xc0>)
 8001e86:	f005 fc89 	bl	800779c <HAL_GPIO_Init>

	/* Configuring UART1 */
	huart1.Instance = USART1;
 8001e8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ee8 <UART1_Init+0xc4>)
 8001e8c:	4a17      	ldr	r2, [pc, #92]	@ (8001eec <UART1_Init+0xc8>)
 8001e8e:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001e90:	4b15      	ldr	r3, [pc, #84]	@ (8001ee8 <UART1_Init+0xc4>)
 8001e92:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e96:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e98:	4b13      	ldr	r3, [pc, #76]	@ (8001ee8 <UART1_Init+0xc4>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001e9e:	4b12      	ldr	r3, [pc, #72]	@ (8001ee8 <UART1_Init+0xc4>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001ea4:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <UART1_Init+0xc4>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee8 <UART1_Init+0xc4>)
 8001eac:	220c      	movs	r2, #12
 8001eae:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee8 <UART1_Init+0xc4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee8 <UART1_Init+0xc4>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <UART1_Init+0xc4>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ec2:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <UART1_Init+0xc4>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ec8:	4807      	ldr	r0, [pc, #28]	@ (8001ee8 <UART1_Init+0xc4>)
 8001eca:	f00a f8bc 	bl	800c046 <HAL_UART_Init>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <UART1_Init+0xb4>
	{
	  while(1);
 8001ed4:	bf00      	nop
 8001ed6:	e7fd      	b.n	8001ed4 <UART1_Init+0xb0>
	}
}
 8001ed8:	bf00      	nop
 8001eda:	3720      	adds	r7, #32
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	48000400 	.word	0x48000400
 8001ee8:	200009c0 	.word	0x200009c0
 8001eec:	40013800 	.word	0x40013800

08001ef0 <Buzzer_Init>:

static void Buzzer_Init(void){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08e      	sub	sp, #56	@ 0x38
 8001ef4:	af00      	add	r7, sp, #0
	//initializes the buzzer connected at PB1
    __HAL_RCC_GPIOB_CLK_ENABLE(); //for GPIO Port B
 8001ef6:	4b36      	ldr	r3, [pc, #216]	@ (8001fd0 <Buzzer_Init+0xe0>)
 8001ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efa:	4a35      	ldr	r2, [pc, #212]	@ (8001fd0 <Buzzer_Init+0xe0>)
 8001efc:	f043 0302 	orr.w	r3, r3, #2
 8001f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f02:	4b33      	ldr	r3, [pc, #204]	@ (8001fd0 <Buzzer_Init+0xe0>)
 8001f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_TIM3_CLK_ENABLE(); //for timer 3
 8001f0e:	4b30      	ldr	r3, [pc, #192]	@ (8001fd0 <Buzzer_Init+0xe0>)
 8001f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f12:	4a2f      	ldr	r2, [pc, #188]	@ (8001fd0 <Buzzer_Init+0xe0>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f1a:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd0 <Buzzer_Init+0xe0>)
 8001f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	603b      	str	r3, [r7, #0]
 8001f24:	683b      	ldr	r3, [r7, #0]

    //Initialize PB1 GPIO Pin
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	60da      	str	r2, [r3, #12]
 8001f34:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f36:	2302      	movs	r3, #2
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f42:	2302      	movs	r3, #2
 8001f44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f46:	2302      	movs	r3, #2
 8001f48:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4820      	ldr	r0, [pc, #128]	@ (8001fd4 <Buzzer_Init+0xe4>)
 8001f52:	f005 fc23 	bl	800779c <HAL_GPIO_Init>

    //Initialize timer
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
 8001f64:	611a      	str	r2, [r3, #16]
 8001f66:	615a      	str	r2, [r3, #20]
 8001f68:	619a      	str	r2, [r3, #24]

    BUZZER_TIMER.Instance = TIM3;
 8001f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fdc <Buzzer_Init+0xec>)
 8001f6e:	601a      	str	r2, [r3, #0]
    BUZZER_TIMER.Init.Prescaler = 0;
 8001f70:	4b19      	ldr	r3, [pc, #100]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	605a      	str	r2, [r3, #4]
    BUZZER_TIMER.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f76:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
    BUZZER_TIMER.Init.Period = 65535;
 8001f7c:	4b16      	ldr	r3, [pc, #88]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001f7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f82:	60da      	str	r2, [r3, #12]
    BUZZER_TIMER.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f84:	4b14      	ldr	r3, [pc, #80]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	611a      	str	r2, [r3, #16]
    BUZZER_TIMER.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f8a:	4b13      	ldr	r3, [pc, #76]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001f8c:	2280      	movs	r2, #128	@ 0x80
 8001f8e:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_PWM_Init(&BUZZER_TIMER) != HAL_OK) {
 8001f90:	4811      	ldr	r0, [pc, #68]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001f92:	f009 f9b1 	bl	800b2f8 <HAL_TIM_PWM_Init>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <Buzzer_Init+0xb0>
        Error_Handler();
 8001f9c:	f000 ff3d 	bl	8002e1a <Error_Handler>
    }

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fa0:	2360      	movs	r3, #96	@ 0x60
 8001fa2:	60bb      	str	r3, [r7, #8]
    sConfigOC.Pulse = 0;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	613b      	str	r3, [r7, #16]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	61bb      	str	r3, [r7, #24]

    if (HAL_TIM_PWM_ConfigChannel(&BUZZER_TIMER, &sConfigOC, BUZZER_CHANNEL) != HAL_OK) {
 8001fb0:	f107 0308 	add.w	r3, r7, #8
 8001fb4:	220c      	movs	r2, #12
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4807      	ldr	r0, [pc, #28]	@ (8001fd8 <Buzzer_Init+0xe8>)
 8001fba:	f009 fb9b 	bl	800b6f4 <HAL_TIM_PWM_ConfigChannel>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <Buzzer_Init+0xd8>
        Error_Handler();
 8001fc4:	f000 ff29 	bl	8002e1a <Error_Handler>
    }
}
 8001fc8:	bf00      	nop
 8001fca:	3738      	adds	r7, #56	@ 0x38
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	48000400 	.word	0x48000400
 8001fd8:	20001b10 	.word	0x20001b10
 8001fdc:	40000400 	.word	0x40000400

08001fe0 <MAGNETO_DRDY_EXTI_Init>:

static void MAGNETO_DRDY_EXTI_Init(void){
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
	//DRDY pin of the sensor is connected to PC8
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe6:	4b16      	ldr	r3, [pc, #88]	@ (8002040 <MAGNETO_DRDY_EXTI_Init+0x60>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fea:	4a15      	ldr	r2, [pc, #84]	@ (8002040 <MAGNETO_DRDY_EXTI_Init+0x60>)
 8001fec:	f043 0304 	orr.w	r3, r3, #4
 8001ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff2:	4b13      	ldr	r3, [pc, #76]	@ (8002040 <MAGNETO_DRDY_EXTI_Init+0x60>)
 8001ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	603b      	str	r3, [r7, #0]
 8001ffc:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffe:	1d3b      	adds	r3, r7, #4
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 800200c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002010:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002012:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002016:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800201c:	1d3b      	adds	r3, r7, #4
 800201e:	4619      	mov	r1, r3
 8002020:	4808      	ldr	r0, [pc, #32]	@ (8002044 <MAGNETO_DRDY_EXTI_Init+0x64>)
 8002022:	f005 fbbb 	bl	800779c <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002026:	2200      	movs	r2, #0
 8002028:	2100      	movs	r1, #0
 800202a:	2017      	movs	r0, #23
 800202c:	f005 fb21 	bl	8007672 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002030:	2017      	movs	r0, #23
 8002032:	f005 fb3a 	bl	80076aa <HAL_NVIC_EnableIRQ>
}
 8002036:	bf00      	nop
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40021000 	.word	0x40021000
 8002044:	48000800 	.word	0x48000800

08002048 <Accelero_EXTI_Init>:

void Accelero_EXTI_Init(){
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
	SENSOR_IO_Init();
 800204e:	f001 fc25 	bl	800389c <SENSOR_IO_Init>
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002052:	1d3b      	adds	r3, r7, #4
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	60da      	str	r2, [r3, #12]
 800205e:	611a      	str	r2, [r3, #16]
	 __HAL_RCC_GPIOD_CLK_ENABLE();
 8002060:	4b19      	ldr	r3, [pc, #100]	@ (80020c8 <Accelero_EXTI_Init+0x80>)
 8002062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002064:	4a18      	ldr	r2, [pc, #96]	@ (80020c8 <Accelero_EXTI_Init+0x80>)
 8002066:	f043 0308 	orr.w	r3, r3, #8
 800206a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800206c:	4b16      	ldr	r3, [pc, #88]	@ (80020c8 <Accelero_EXTI_Init+0x80>)
 800206e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002070:	f003 0308 	and.w	r3, r3, #8
 8002074:	603b      	str	r3, [r7, #0]
 8002076:	683b      	ldr	r3, [r7, #0]
	 GPIO_InitStruct.Pin = LSM6DSL_INT1_EXTI11_Pin;
 8002078:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800207c:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800207e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002082:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
	 HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	4619      	mov	r1, r3
 800208c:	480f      	ldr	r0, [pc, #60]	@ (80020cc <Accelero_EXTI_Init+0x84>)
 800208e:	f005 fb85 	bl	800779c <HAL_GPIO_Init>

	 HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0x0E, 0x00);
 8002092:	2200      	movs	r2, #0
 8002094:	210e      	movs	r1, #14
 8002096:	2028      	movs	r0, #40	@ 0x28
 8002098:	f005 faeb 	bl	8007672 <HAL_NVIC_SetPriority>
	 HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800209c:	2028      	movs	r0, #40	@ 0x28
 800209e:	f005 fb04 	bl	80076aa <HAL_NVIC_EnableIRQ>


	 // Writes 0b10000000 to TAP_CFG register enabling interrupts
	 SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_TAP_CFG1, 0x80);
 80020a2:	2280      	movs	r2, #128	@ 0x80
 80020a4:	2158      	movs	r1, #88	@ 0x58
 80020a6:	20d4      	movs	r0, #212	@ 0xd4
 80020a8:	f001 fc02 	bl	80038b0 <SENSOR_IO_Write>

	 // Sets a threshold for the wake-up interrupt to be enabled
	 SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WAKE_UP_THS, 0x08);
 80020ac:	2208      	movs	r2, #8
 80020ae:	215b      	movs	r1, #91	@ 0x5b
 80020b0:	20d4      	movs	r0, #212	@ 0xd4
 80020b2:	f001 fbfd 	bl	80038b0 <SENSOR_IO_Write>

	 //Sets wake up duration (optional)

	 SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MD1_CFG, 0b00100000);
 80020b6:	2220      	movs	r2, #32
 80020b8:	215e      	movs	r1, #94	@ 0x5e
 80020ba:	20d4      	movs	r0, #212	@ 0xd4
 80020bc:	f001 fbf8 	bl	80038b0 <SENSOR_IO_Write>

}
 80020c0:	bf00      	nop
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40021000 	.word	0x40021000
 80020cc:	48000c00 	.word	0x48000c00

080020d0 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b094      	sub	sp, #80	@ 0x50
 80020d4:	af00      	add	r7, sp, #0

    ADC_ChannelConfTypeDef sConfig = {0};
 80020d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	609a      	str	r2, [r3, #8]
 80020e2:	60da      	str	r2, [r3, #12]
 80020e4:	611a      	str	r2, [r3, #16]
 80020e6:	615a      	str	r2, [r3, #20]
    ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80020e8:	f107 0320 	add.w	r3, r7, #32
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
 80020f8:	615a      	str	r2, [r3, #20]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fa:	f107 030c 	add.w	r3, r7, #12
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]
 8002102:	605a      	str	r2, [r3, #4]
 8002104:	609a      	str	r2, [r3, #8]
 8002106:	60da      	str	r2, [r3, #12]
 8002108:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800210a:	4b47      	ldr	r3, [pc, #284]	@ (8002228 <MX_ADC1_Init+0x158>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210e:	4a46      	ldr	r2, [pc, #280]	@ (8002228 <MX_ADC1_Init+0x158>)
 8002110:	f043 0304 	orr.w	r3, r3, #4
 8002114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002116:	4b44      	ldr	r3, [pc, #272]	@ (8002228 <MX_ADC1_Init+0x158>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_ADC_CLK_ENABLE();
 8002122:	4b41      	ldr	r3, [pc, #260]	@ (8002228 <MX_ADC1_Init+0x158>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002126:	4a40      	ldr	r2, [pc, #256]	@ (8002228 <MX_ADC1_Init+0x158>)
 8002128:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800212c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212e:	4b3e      	ldr	r3, [pc, #248]	@ (8002228 <MX_ADC1_Init+0x158>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002132:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	687b      	ldr	r3, [r7, #4]

    // GPIO for light sensor (adjust pin as needed)
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800213a:	2320      	movs	r3, #32
 800213c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800213e:	230b      	movs	r3, #11
 8002140:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002146:	f107 030c 	add.w	r3, r7, #12
 800214a:	4619      	mov	r1, r3
 800214c:	4837      	ldr	r0, [pc, #220]	@ (800222c <MX_ADC1_Init+0x15c>)
 800214e:	f005 fb25 	bl	800779c <HAL_GPIO_Init>

    hadc1.Instance = ADC1;
 8002152:	4b37      	ldr	r3, [pc, #220]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002154:	4a37      	ldr	r2, [pc, #220]	@ (8002234 <MX_ADC1_Init+0x164>)
 8002156:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002158:	4b35      	ldr	r3, [pc, #212]	@ (8002230 <MX_ADC1_Init+0x160>)
 800215a:	2200      	movs	r2, #0
 800215c:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800215e:	4b34      	ldr	r3, [pc, #208]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002160:	2200      	movs	r2, #0
 8002162:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002164:	4b32      	ldr	r3, [pc, #200]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002166:	2200      	movs	r2, #0
 8002168:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800216a:	4b31      	ldr	r3, [pc, #196]	@ (8002230 <MX_ADC1_Init+0x160>)
 800216c:	2200      	movs	r2, #0
 800216e:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002170:	4b2f      	ldr	r3, [pc, #188]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002172:	2204      	movs	r2, #4
 8002174:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8002176:	4b2e      	ldr	r3, [pc, #184]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002178:	2200      	movs	r2, #0
 800217a:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800217c:	4b2c      	ldr	r3, [pc, #176]	@ (8002230 <MX_ADC1_Init+0x160>)
 800217e:	2200      	movs	r2, #0
 8002180:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 1;
 8002182:	4b2b      	ldr	r3, [pc, #172]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002184:	2201      	movs	r2, #1
 8002186:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002188:	4b29      	ldr	r3, [pc, #164]	@ (8002230 <MX_ADC1_Init+0x160>)
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002190:	4b27      	ldr	r3, [pc, #156]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002192:	2200      	movs	r2, #0
 8002194:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002196:	4b26      	ldr	r3, [pc, #152]	@ (8002230 <MX_ADC1_Init+0x160>)
 8002198:	2200      	movs	r2, #0
 800219a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.DMAContinuousRequests = DISABLE;
 800219c:	4b24      	ldr	r3, [pc, #144]	@ (8002230 <MX_ADC1_Init+0x160>)
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80021a4:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <MX_ADC1_Init+0x160>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 80021aa:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <MX_ADC1_Init+0x160>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    HAL_ADC_Init(&hadc1);
 80021b2:	481f      	ldr	r0, [pc, #124]	@ (8002230 <MX_ADC1_Init+0x160>)
 80021b4:	f003 fd12 	bl	8005bdc <HAL_ADC_Init>

    // Calibrate ADC
    HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80021b8:	217f      	movs	r1, #127	@ 0x7f
 80021ba:	481d      	ldr	r0, [pc, #116]	@ (8002230 <MX_ADC1_Init+0x160>)
 80021bc:	f005 f8ec 	bl	8007398 <HAL_ADCEx_Calibration_Start>

    // Configure channel
    sConfig.Channel = ADC_CHANNEL_14;
 80021c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002238 <MX_ADC1_Init+0x168>)
 80021c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80021c4:	2306      	movs	r3, #6
 80021c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80021c8:	2306      	movs	r3, #6
 80021ca:	643b      	str	r3, [r7, #64]	@ 0x40
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80021cc:	237f      	movs	r3, #127	@ 0x7f
 80021ce:	647b      	str	r3, [r7, #68]	@ 0x44
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80021d0:	2304      	movs	r3, #4
 80021d2:	64bb      	str	r3, [r7, #72]	@ 0x48
    sConfig.Offset = 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80021d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80021dc:	4619      	mov	r1, r3
 80021de:	4814      	ldr	r0, [pc, #80]	@ (8002230 <MX_ADC1_Init+0x160>)
 80021e0:	f004 f904 	bl	80063ec <HAL_ADC_ConfigChannel>

    // Configure Analog Watchdog
    AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80021e4:	4b15      	ldr	r3, [pc, #84]	@ (800223c <MX_ADC1_Init+0x16c>)
 80021e6:	623b      	str	r3, [r7, #32]
    AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80021e8:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
    AnalogWDGConfig.Channel = ADC_CHANNEL_14;
 80021ee:	4b12      	ldr	r3, [pc, #72]	@ (8002238 <MX_ADC1_Init+0x168>)
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    AnalogWDGConfig.ITMode = ENABLE;
 80021f2:	2301      	movs	r3, #1
 80021f4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    AnalogWDGConfig.HighThreshold = 4000;  // Upper threshold
 80021f8:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80021fc:	633b      	str	r3, [r7, #48]	@ 0x30
    AnalogWDGConfig.LowThreshold = 0;
 80021fe:	2300      	movs	r3, #0
 8002200:	637b      	str	r3, [r7, #52]	@ 0x34

    HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig);
 8002202:	f107 0320 	add.w	r3, r7, #32
 8002206:	4619      	mov	r1, r3
 8002208:	4809      	ldr	r0, [pc, #36]	@ (8002230 <MX_ADC1_Init+0x160>)
 800220a:	f004 fceb 	bl	8006be4 <HAL_ADC_AnalogWDGConfig>

    // Enable ADC interrupt
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0x0D, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	210d      	movs	r1, #13
 8002212:	2012      	movs	r0, #18
 8002214:	f005 fa2d 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002218:	2012      	movs	r0, #18
 800221a:	f005 fa46 	bl	80076aa <HAL_NVIC_EnableIRQ>
}
 800221e:	bf00      	nop
 8002220:	3750      	adds	r7, #80	@ 0x50
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000
 800222c:	48000800 	.word	0x48000800
 8002230:	20001c70 	.word	0x20001c70
 8002234:	50040000 	.word	0x50040000
 8002238:	3ac04000 	.word	0x3ac04000
 800223c:	7dc00000 	.word	0x7dc00000

08002240 <WiFi_init>:

static void WiFi_init(void){
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af02      	add	r7, sp, #8
	WIFI_Status_t WiFi_Stat;
	WiFi_Stat = WIFI_Init();
 8002246:	f001 f89d 	bl	8003384 <WIFI_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
	WiFi_Stat &= WIFI_Connect(WiFi_SSID, WiFi_password, WiFi_security);
 800224e:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <WiFi_init+0x4c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a0f      	ldr	r2, [pc, #60]	@ (8002290 <WiFi_init+0x50>)
 8002254:	6811      	ldr	r1, [r2, #0]
 8002256:	2203      	movs	r2, #3
 8002258:	4618      	mov	r0, r3
 800225a:	f001 f8bf 	bl	80033dc <WIFI_Connect>
 800225e:	4603      	mov	r3, r0
 8002260:	461a      	mov	r2, r3
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	4013      	ands	r3, r2
 8002266:	71fb      	strb	r3, [r7, #7]
	WiFi_Stat = WIFI_OpenClientConnection(1, WIFI_TCP_PROTOCOL, "conn", ipaddr, DEST_PORT, SOURCE_PORT);
 8002268:	f240 73ec 	movw	r3, #2028	@ 0x7ec
 800226c:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8002270:	9201      	str	r2, [sp, #4]
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <WiFi_init+0x54>)
 8002276:	4a08      	ldr	r2, [pc, #32]	@ (8002298 <WiFi_init+0x58>)
 8002278:	2100      	movs	r1, #0
 800227a:	2001      	movs	r0, #1
 800227c:	f001 f8d0 	bl	8003420 <WIFI_OpenClientConnection>
 8002280:	4603      	mov	r3, r0
 8002282:	71fb      	strb	r3, [r7, #7]
}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000000 	.word	0x20000000
 8002290:	20000004 	.word	0x20000004
 8002294:	20000008 	.word	0x20000008
 8002298:	08010e4c 	.word	0x08010e4c

0800229c <MX_I2C1_Init>:

static void MX_I2C1_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b088      	sub	sp, #32
 80022a0:	af00      	add	r7, sp, #0
	/* Enable clocks */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80022a2:	4b35      	ldr	r3, [pc, #212]	@ (8002378 <MX_I2C1_Init+0xdc>)
 80022a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a6:	4a34      	ldr	r2, [pc, #208]	@ (8002378 <MX_I2C1_Init+0xdc>)
 80022a8:	f043 0302 	orr.w	r3, r3, #2
 80022ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ae:	4b32      	ldr	r3, [pc, #200]	@ (8002378 <MX_I2C1_Init+0xdc>)
 80022b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	60bb      	str	r3, [r7, #8]
 80022b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_I2C1_CLK_ENABLE();
 80022ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002378 <MX_I2C1_Init+0xdc>)
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	4a2e      	ldr	r2, [pc, #184]	@ (8002378 <MX_I2C1_Init+0xdc>)
 80022c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80022c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002378 <MX_I2C1_Init+0xdc>)
 80022c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022ce:	607b      	str	r3, [r7, #4]
 80022d0:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIOC for I2C1: PB8 = SCL, PB9 = SDA */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d2:	f107 030c 	add.w	r3, r7, #12
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	605a      	str	r2, [r3, #4]
 80022dc:	609a      	str	r2, [r3, #8]
 80022de:	60da      	str	r2, [r3, #12]
 80022e0:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80022e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022e6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;        // Alternate function, open-drain
 80022e8:	2312      	movs	r3, #18
 80022ea:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;            // I2C requires pull-ups
 80022ec:	2301      	movs	r3, #1
 80022ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f0:	2303      	movs	r3, #3
 80022f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;     // AF4 = I2C3
 80022f4:	2304      	movs	r3, #4
 80022f6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f8:	f107 030c 	add.w	r3, r7, #12
 80022fc:	4619      	mov	r1, r3
 80022fe:	481f      	ldr	r0, [pc, #124]	@ (800237c <MX_I2C1_Init+0xe0>)
 8002300:	f005 fa4c 	bl	800779c <HAL_GPIO_Init>

	hi2c1.Instance = I2C1;
 8002304:	4b1e      	ldr	r3, [pc, #120]	@ (8002380 <MX_I2C1_Init+0xe4>)
 8002306:	4a1f      	ldr	r2, [pc, #124]	@ (8002384 <MX_I2C1_Init+0xe8>)
 8002308:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x307075B1;
 800230a:	4b1d      	ldr	r3, [pc, #116]	@ (8002380 <MX_I2C1_Init+0xe4>)
 800230c:	4a1e      	ldr	r2, [pc, #120]	@ (8002388 <MX_I2C1_Init+0xec>)
 800230e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8002310:	4b1b      	ldr	r3, [pc, #108]	@ (8002380 <MX_I2C1_Init+0xe4>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002316:	4b1a      	ldr	r3, [pc, #104]	@ (8002380 <MX_I2C1_Init+0xe4>)
 8002318:	2201      	movs	r2, #1
 800231a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800231c:	4b18      	ldr	r3, [pc, #96]	@ (8002380 <MX_I2C1_Init+0xe4>)
 800231e:	2200      	movs	r2, #0
 8002320:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8002322:	4b17      	ldr	r3, [pc, #92]	@ (8002380 <MX_I2C1_Init+0xe4>)
 8002324:	2200      	movs	r2, #0
 8002326:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002328:	4b15      	ldr	r3, [pc, #84]	@ (8002380 <MX_I2C1_Init+0xe4>)
 800232a:	2200      	movs	r2, #0
 800232c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800232e:	4b14      	ldr	r3, [pc, #80]	@ (8002380 <MX_I2C1_Init+0xe4>)
 8002330:	2200      	movs	r2, #0
 8002332:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002334:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <MX_I2C1_Init+0xe4>)
 8002336:	2200      	movs	r2, #0
 8002338:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800233a:	4811      	ldr	r0, [pc, #68]	@ (8002380 <MX_I2C1_Init+0xe4>)
 800233c:	f005 fc22 	bl	8007b84 <HAL_I2C_Init>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <MX_I2C1_Init+0xae>
	{
		Error_Handler();
 8002346:	f000 fd68 	bl	8002e1a <Error_Handler>
	}

	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800234a:	2100      	movs	r1, #0
 800234c:	480c      	ldr	r0, [pc, #48]	@ (8002380 <MX_I2C1_Init+0xe4>)
 800234e:	f006 f9dd 	bl	800870c <HAL_I2CEx_ConfigAnalogFilter>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_I2C1_Init+0xc0>
	{
		Error_Handler();
 8002358:	f000 fd5f 	bl	8002e1a <Error_Handler>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800235c:	2100      	movs	r1, #0
 800235e:	4808      	ldr	r0, [pc, #32]	@ (8002380 <MX_I2C1_Init+0xe4>)
 8002360:	f006 fa1f 	bl	80087a2 <HAL_I2CEx_ConfigDigitalFilter>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_I2C1_Init+0xd2>
	{
		Error_Handler();
 800236a:	f000 fd56 	bl	8002e1a <Error_Handler>
	}
}
 800236e:	bf00      	nop
 8002370:	3720      	adds	r7, #32
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	48000400 	.word	0x48000400
 8002380:	20000a54 	.word	0x20000a54
 8002384:	40005400 	.word	0x40005400
 8002388:	307075b1 	.word	0x307075b1
 800238c:	00000000 	.word	0x00000000

08002390 <LED_Delay>:

// --------- UTILITY FUNCTIONS ------------
int LED_Delay(float magneto[3]){
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	//function to calculate the LED toggle delay based on Magnetometer reading (in Catch and Run)
	//MAX_DELAY=1000 || MIN_DELAY=50
	float mag = vec_to_mag(magneto);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f000 fa01 	bl	80027a0 <vec_to_mag>
 800239e:	ed87 0a02 	vstr	s0, [r7, #8]
	int delay = (int)((-0.164)*mag + 1360.8); //line between points (2200, 1000) and (8000, 50)
 80023a2:	68b8      	ldr	r0, [r7, #8]
 80023a4:	f7fe f8e8 	bl	8000578 <__aeabi_f2d>
 80023a8:	a313      	add	r3, pc, #76	@ (adr r3, 80023f8 <LED_Delay+0x68>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	f7fe f93b 	bl	8000628 <__aeabi_dmul>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4610      	mov	r0, r2
 80023b8:	4619      	mov	r1, r3
 80023ba:	a311      	add	r3, pc, #68	@ (adr r3, 8002400 <LED_Delay+0x70>)
 80023bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c0:	f7fd ff7c 	bl	80002bc <__adddf3>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	4610      	mov	r0, r2
 80023ca:	4619      	mov	r1, r3
 80023cc:	f7fe fbdc 	bl	8000b88 <__aeabi_d2iz>
 80023d0:	4603      	mov	r3, r0
 80023d2:	60fb      	str	r3, [r7, #12]
	if (delay<50.0){
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b31      	cmp	r3, #49	@ 0x31
 80023d8:	dc02      	bgt.n	80023e0 <LED_Delay+0x50>
		delay = 50.0;
 80023da:	2332      	movs	r3, #50	@ 0x32
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	e006      	b.n	80023ee <LED_Delay+0x5e>
	}
	else if (delay>1000.0){
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023e6:	dd02      	ble.n	80023ee <LED_Delay+0x5e>
		delay = 1000.0;
 80023e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ec:	60fb      	str	r3, [r7, #12]
	}
	return delay;
 80023ee:	68fb      	ldr	r3, [r7, #12]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	b645a1cb 	.word	0xb645a1cb
 80023fc:	bfc4fdf3 	.word	0xbfc4fdf3
 8002400:	33333333 	.word	0x33333333
 8002404:	40954333 	.word	0x40954333

08002408 <readAcc>:
	}
	return 0;

}

void readAcc(float accelerometer[3]){
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	//reads the accelerometer and performs unit conversion
	int16_t accel_raw[3];
	BSP_ACCELERO_AccGetXYZ(accel_raw);
 8002410:	f107 0308 	add.w	r3, r7, #8
 8002414:	4618      	mov	r0, r3
 8002416:	f001 fae1 	bl	80039dc <BSP_ACCELERO_AccGetXYZ>
	accelerometer[0] = accel_raw[0]*(9.8/1000.0f);
 800241a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe f898 	bl	8000554 <__aeabi_i2d>
 8002424:	a31e      	add	r3, pc, #120	@ (adr r3, 80024a0 <readAcc+0x98>)
 8002426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242a:	f7fe f8fd 	bl	8000628 <__aeabi_dmul>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	f7fe fbcf 	bl	8000bd8 <__aeabi_d2f>
 800243a:	4602      	mov	r2, r0
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	601a      	str	r2, [r3, #0]
	accelerometer[1] = accel_raw[1]*(9.8/1000.0f);
 8002440:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe f885 	bl	8000554 <__aeabi_i2d>
 800244a:	a315      	add	r3, pc, #84	@ (adr r3, 80024a0 <readAcc+0x98>)
 800244c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002450:	f7fe f8ea 	bl	8000628 <__aeabi_dmul>
 8002454:	4602      	mov	r2, r0
 8002456:	460b      	mov	r3, r1
 8002458:	4610      	mov	r0, r2
 800245a:	4619      	mov	r1, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	1d1c      	adds	r4, r3, #4
 8002460:	f7fe fbba 	bl	8000bd8 <__aeabi_d2f>
 8002464:	4603      	mov	r3, r0
 8002466:	6023      	str	r3, [r4, #0]
	accelerometer[2] = accel_raw[2]*(9.8/1000.0f);
 8002468:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800246c:	4618      	mov	r0, r3
 800246e:	f7fe f871 	bl	8000554 <__aeabi_i2d>
 8002472:	a30b      	add	r3, pc, #44	@ (adr r3, 80024a0 <readAcc+0x98>)
 8002474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002478:	f7fe f8d6 	bl	8000628 <__aeabi_dmul>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f103 0408 	add.w	r4, r3, #8
 800248a:	f7fe fba5 	bl	8000bd8 <__aeabi_d2f>
 800248e:	4603      	mov	r3, r0
 8002490:	6023      	str	r3, [r4, #0]
}
 8002492:	bf00      	nop
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	bd90      	pop	{r4, r7, pc}
 800249a:	bf00      	nop
 800249c:	f3af 8000 	nop.w
 80024a0:	bc01a36f 	.word	0xbc01a36f
 80024a4:	3f841205 	.word	0x3f841205

080024a8 <readMagneto>:

void readMagneto(float magneto[3]){
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	//reads the magnetometer
	int16_t magneto_raw[3];
	BSP_MAGNETO_GetXYZ(magneto_raw);
 80024b0:	f107 0308 	add.w	r3, r7, #8
 80024b4:	4618      	mov	r0, r3
 80024b6:	f001 fb5f 	bl	8003b78 <BSP_MAGNETO_GetXYZ>
	magneto[0] = (float)magneto_raw[0];
 80024ba:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	edc3 7a00 	vstr	s15, [r3]
	magneto[1] = (float)magneto_raw[1];
 80024cc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3304      	adds	r3, #4
 80024d4:	ee07 2a90 	vmov	s15, r2
 80024d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024dc:	edc3 7a00 	vstr	s15, [r3]
	magneto[2] = (float)magneto_raw[2];
 80024e0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	3308      	adds	r3, #8
 80024e8:	ee07 2a90 	vmov	s15, r2
 80024ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024f0:	edc3 7a00 	vstr	s15, [r3]
}
 80024f4:	bf00      	nop
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <printAcc>:

void printAcc(float accelerometer[3]){
 80024fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002500:	b086      	sub	sp, #24
 8002502:	af04      	add	r7, sp, #16
 8002504:	6078      	str	r0, [r7, #4]
	//print the accelerometer readings
	log_printf("Accelerometer:: X : %.2f ms-2, Y : %.2f ms-2, Z : %.2f ms-2 \r\n", accelerometer[0], accelerometer[1],accelerometer[2]);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7fe f834 	bl	8000578 <__aeabi_f2d>
 8002510:	4680      	mov	r8, r0
 8002512:	4689      	mov	r9, r1
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3304      	adds	r3, #4
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe f82c 	bl	8000578 <__aeabi_f2d>
 8002520:	4604      	mov	r4, r0
 8002522:	460d      	mov	r5, r1
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3308      	adds	r3, #8
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe f824 	bl	8000578 <__aeabi_f2d>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002538:	e9cd 4500 	strd	r4, r5, [sp]
 800253c:	4642      	mov	r2, r8
 800253e:	464b      	mov	r3, r9
 8002540:	4803      	ldr	r0, [pc, #12]	@ (8002550 <printAcc+0x54>)
 8002542:	f000 f985 	bl	8002850 <log_printf>

}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002550:	08010e54 	.word	0x08010e54

08002554 <printGyro>:

void printGyro(float gyro[3]){
 8002554:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002558:	b086      	sub	sp, #24
 800255a:	af04      	add	r7, sp, #16
 800255c:	6078      	str	r0, [r7, #4]
	//print the gyroscope readings
	log_printf("Gyroscope:: X : %.2f mdps, Y : %.2f mdps, Z : %.2f \r\n mdps", gyro[0], gyro[1],gyro[2]);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7fe f808 	bl	8000578 <__aeabi_f2d>
 8002568:	4680      	mov	r8, r0
 800256a:	4689      	mov	r9, r1
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3304      	adds	r3, #4
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe f800 	bl	8000578 <__aeabi_f2d>
 8002578:	4604      	mov	r4, r0
 800257a:	460d      	mov	r5, r1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3308      	adds	r3, #8
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f7fd fff8 	bl	8000578 <__aeabi_f2d>
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002590:	e9cd 4500 	strd	r4, r5, [sp]
 8002594:	4642      	mov	r2, r8
 8002596:	464b      	mov	r3, r9
 8002598:	4803      	ldr	r0, [pc, #12]	@ (80025a8 <printGyro+0x54>)
 800259a:	f000 f959 	bl	8002850 <log_printf>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80025a8:	08010e94 	.word	0x08010e94

080025ac <read_and_print_Acc>:

void read_and_print_Acc(void){
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
	//reads and prints the accelerometer reading
	float accelerometer[3];
	readAcc(accelerometer);
 80025b2:	1d3b      	adds	r3, r7, #4
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ff27 	bl	8002408 <readAcc>
	printAcc(accelerometer);
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff9d 	bl	80024fc <printAcc>
}
 80025c2:	bf00      	nop
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <read_and_print_Gyro>:

void read_and_print_Gyro(void){
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b084      	sub	sp, #16
 80025ce:	af00      	add	r7, sp, #0
	//reads and prints the gyroscope reading
	float gyro[3];
	BSP_GYRO_GetXYZ(gyro);
 80025d0:	1d3b      	adds	r3, r7, #4
 80025d2:	4618      	mov	r0, r3
 80025d4:	f001 fa5e 	bl	8003a94 <BSP_GYRO_GetXYZ>
	printGyro(gyro);
 80025d8:	1d3b      	adds	r3, r7, #4
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff ffba 	bl	8002554 <printGyro>
}
 80025e0:	bf00      	nop
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <read_temp_pres_hum>:

void read_temp_pres_hum(float env_readings[3]){
 80025e8:	b590      	push	{r4, r7, lr}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
	//reads temperature, humidity, and pressure and puts them in an array
	//array order: {temperature (in C), humidity (in %), pressure (in hPa)}
	env_readings[0] = BSP_TSENSOR_ReadTemp();
 80025f0:	f001 fb24 	bl	8003c3c <BSP_TSENSOR_ReadTemp>
 80025f4:	eef0 7a40 	vmov.f32	s15, s0
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	edc3 7a00 	vstr	s15, [r3]
	env_readings[1] = BSP_HSENSOR_ReadHumidity();
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	1d1c      	adds	r4, r3, #4
 8002602:	f001 fa7f 	bl	8003b04 <BSP_HSENSOR_ReadHumidity>
 8002606:	eef0 7a40 	vmov.f32	s15, s0
 800260a:	edc4 7a00 	vstr	s15, [r4]
	env_readings[2] = BSP_PSENSOR_ReadPressure();
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f103 0408 	add.w	r4, r3, #8
 8002614:	f001 fae8 	bl	8003be8 <BSP_PSENSOR_ReadPressure>
 8002618:	eef0 7a40 	vmov.f32	s15, s0
 800261c:	edc4 7a00 	vstr	s15, [r4]
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	bd90      	pop	{r4, r7, pc}

08002628 <temp_pres_hum_print_game0>:

void temp_pres_hum_print_game0(void){
 8002628:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800262c:	b088      	sub	sp, #32
 800262e:	af04      	add	r7, sp, #16
	//read and print temperature, pressure, and humidity for Green Light, Red Light
	float env_readings[3] = {0};
 8002630:	1d3b      	adds	r3, r7, #4
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]
 8002638:	609a      	str	r2, [r3, #8]
	read_temp_pres_hum(env_readings);
 800263a:	1d3b      	adds	r3, r7, #4
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff ffd3 	bl	80025e8 <read_temp_pres_hum>
	log_printf("Temperature: %.2fC | Humidity: %.2f%% | Pressure: %.2fhPa\r\n", env_readings[0], env_readings[1], env_readings[2]);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4618      	mov	r0, r3
 8002646:	f7fd ff97 	bl	8000578 <__aeabi_f2d>
 800264a:	4680      	mov	r8, r0
 800264c:	4689      	mov	r9, r1
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd ff91 	bl	8000578 <__aeabi_f2d>
 8002656:	4604      	mov	r4, r0
 8002658:	460d      	mov	r5, r1
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4618      	mov	r0, r3
 800265e:	f7fd ff8b 	bl	8000578 <__aeabi_f2d>
 8002662:	4602      	mov	r2, r0
 8002664:	460b      	mov	r3, r1
 8002666:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800266a:	e9cd 4500 	strd	r4, r5, [sp]
 800266e:	4642      	mov	r2, r8
 8002670:	464b      	mov	r3, r9
 8002672:	4804      	ldr	r0, [pc, #16]	@ (8002684 <temp_pres_hum_print_game0+0x5c>)
 8002674:	f000 f8ec 	bl	8002850 <log_printf>
}
 8002678:	bf00      	nop
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002682:	bf00      	nop
 8002684:	08010ed0 	.word	0x08010ed0

08002688 <temp_pres_hum_print_game1>:

void temp_pres_hum_print_game1(float env_readings[3]){
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af02      	add	r7, sp, #8
 800268e:	6078      	str	r0, [r7, #4]
	//print temperature, pressure, and humidity based on thresholds for Catch and Run

	//!!!!! REFINE THE THRESHOLDS !!!!!!;
	if (env_readings[0] >= 35.5){
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	edd3 7a00 	vldr	s15, [r3]
 8002696:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8002774 <temp_pres_hum_print_game1+0xec>
 800269a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800269e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a2:	db18      	blt.n	80026d6 <temp_pres_hum_print_game1+0x4e>
		log_printf("\nTemperature spike detected! T:%.2fC. Dangerous environment!\r\n\r\n", env_readings[0]);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fd ff65 	bl	8000578 <__aeabi_f2d>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	4831      	ldr	r0, [pc, #196]	@ (8002778 <temp_pres_hum_print_game1+0xf0>)
 80026b4:	f000 f8cc 	bl	8002850 <log_printf>
		catch_and_run_animation_layout_playing = 0;
 80026b8:	4b30      	ldr	r3, [pc, #192]	@ (800277c <temp_pres_hum_print_game1+0xf4>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
		oled_start_layout(&dangerous_environment_layout, 1);
 80026be:	2101      	movs	r1, #1
 80026c0:	482f      	ldr	r0, [pc, #188]	@ (8002780 <temp_pres_hum_print_game1+0xf8>)
 80026c2:	f000 fc41 	bl	8002f48 <oled_start_layout>
		buzzerPlayPattern(BUZZ_DANGER_FAST, FREQ_DANGER_FAST, LEN_BUZZ_DANGER_FAST, 3, 0);
 80026c6:	2300      	movs	r3, #0
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	2303      	movs	r3, #3
 80026cc:	2206      	movs	r2, #6
 80026ce:	492d      	ldr	r1, [pc, #180]	@ (8002784 <temp_pres_hum_print_game1+0xfc>)
 80026d0:	482d      	ldr	r0, [pc, #180]	@ (8002788 <temp_pres_hum_print_game1+0x100>)
 80026d2:	f000 f967 	bl	80029a4 <buzzerPlayPattern>
	}

	if (env_readings[1] >= 75.0){
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3304      	adds	r3, #4
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800278c <temp_pres_hum_print_game1+0x104>
 80026e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ea:	db19      	blt.n	8002720 <temp_pres_hum_print_game1+0x98>
		log_printf("\nHumidity spike detected! H:%.2f%%. Dangerous environment!\r\n\r\n", env_readings[1]);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3304      	adds	r3, #4
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fd ff40 	bl	8000578 <__aeabi_f2d>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4824      	ldr	r0, [pc, #144]	@ (8002790 <temp_pres_hum_print_game1+0x108>)
 80026fe:	f000 f8a7 	bl	8002850 <log_printf>
		catch_and_run_animation_layout_playing = 0;
 8002702:	4b1e      	ldr	r3, [pc, #120]	@ (800277c <temp_pres_hum_print_game1+0xf4>)
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
		oled_start_layout(&dangerous_environment_layout, 1);
 8002708:	2101      	movs	r1, #1
 800270a:	481d      	ldr	r0, [pc, #116]	@ (8002780 <temp_pres_hum_print_game1+0xf8>)
 800270c:	f000 fc1c 	bl	8002f48 <oled_start_layout>
		buzzerPlayPattern(BUZZ_DANGER_FAST, FREQ_DANGER_FAST, LEN_BUZZ_DANGER_FAST, 3, 0);
 8002710:	2300      	movs	r3, #0
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	2303      	movs	r3, #3
 8002716:	2206      	movs	r2, #6
 8002718:	491a      	ldr	r1, [pc, #104]	@ (8002784 <temp_pres_hum_print_game1+0xfc>)
 800271a:	481b      	ldr	r0, [pc, #108]	@ (8002788 <temp_pres_hum_print_game1+0x100>)
 800271c:	f000 f942 	bl	80029a4 <buzzerPlayPattern>
	}

	if (env_readings[2] >= 1050.0){
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3308      	adds	r3, #8
 8002724:	edd3 7a00 	vldr	s15, [r3]
 8002728:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002794 <temp_pres_hum_print_game1+0x10c>
 800272c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002734:	da00      	bge.n	8002738 <temp_pres_hum_print_game1+0xb0>
		log_printf("\nPressure spike detected! P:%.2fhPa. Dangerous environment!\r\n\r\n", env_readings[2]);
		catch_and_run_animation_layout_playing = 0;
		oled_start_layout(&dangerous_environment_layout, 1);
		buzzerPlayPattern(BUZZ_DANGER_FAST, FREQ_DANGER_FAST, LEN_BUZZ_DANGER_FAST, 3, 0);
	}
}
 8002736:	e019      	b.n	800276c <temp_pres_hum_print_game1+0xe4>
		log_printf("\nPressure spike detected! P:%.2fhPa. Dangerous environment!\r\n\r\n", env_readings[2]);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3308      	adds	r3, #8
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd ff1a 	bl	8000578 <__aeabi_f2d>
 8002744:	4602      	mov	r2, r0
 8002746:	460b      	mov	r3, r1
 8002748:	4813      	ldr	r0, [pc, #76]	@ (8002798 <temp_pres_hum_print_game1+0x110>)
 800274a:	f000 f881 	bl	8002850 <log_printf>
		catch_and_run_animation_layout_playing = 0;
 800274e:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <temp_pres_hum_print_game1+0xf4>)
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
		oled_start_layout(&dangerous_environment_layout, 1);
 8002754:	2101      	movs	r1, #1
 8002756:	480a      	ldr	r0, [pc, #40]	@ (8002780 <temp_pres_hum_print_game1+0xf8>)
 8002758:	f000 fbf6 	bl	8002f48 <oled_start_layout>
		buzzerPlayPattern(BUZZ_DANGER_FAST, FREQ_DANGER_FAST, LEN_BUZZ_DANGER_FAST, 3, 0);
 800275c:	2300      	movs	r3, #0
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2303      	movs	r3, #3
 8002762:	2206      	movs	r2, #6
 8002764:	4907      	ldr	r1, [pc, #28]	@ (8002784 <temp_pres_hum_print_game1+0xfc>)
 8002766:	4808      	ldr	r0, [pc, #32]	@ (8002788 <temp_pres_hum_print_game1+0x100>)
 8002768:	f000 f91c 	bl	80029a4 <buzzerPlayPattern>
}
 800276c:	bf00      	nop
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	420e0000 	.word	0x420e0000
 8002778:	08010f0c 	.word	0x08010f0c
 800277c:	20001b00 	.word	0x20001b00
 8002780:	2000057c 	.word	0x2000057c
 8002784:	08011474 	.word	0x08011474
 8002788:	0801145c 	.word	0x0801145c
 800278c:	42960000 	.word	0x42960000
 8002790:	08010f50 	.word	0x08010f50
 8002794:	44834000 	.word	0x44834000
 8002798:	08010f90 	.word	0x08010f90
 800279c:	00000000 	.word	0x00000000

080027a0 <vec_to_mag>:

float vec_to_mag(float vector[3]){
 80027a0:	b5b0      	push	{r4, r5, r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
	//calculates the magnitude of a vector
	float mag = sqrtf((pow(vector[0],2.0) + pow(vector[1],2.0) + pow(vector[2],2.0)));
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd fee3 	bl	8000578 <__aeabi_f2d>
 80027b2:	4602      	mov	r2, r0
 80027b4:	460b      	mov	r3, r1
 80027b6:	ed9f 1b24 	vldr	d1, [pc, #144]	@ 8002848 <vec_to_mag+0xa8>
 80027ba:	ec43 2b10 	vmov	d0, r2, r3
 80027be:	f00d fb03 	bl	800fdc8 <pow>
 80027c2:	ec55 4b10 	vmov	r4, r5, d0
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3304      	adds	r3, #4
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fd fed3 	bl	8000578 <__aeabi_f2d>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8002848 <vec_to_mag+0xa8>
 80027da:	ec43 2b10 	vmov	d0, r2, r3
 80027de:	f00d faf3 	bl	800fdc8 <pow>
 80027e2:	ec53 2b10 	vmov	r2, r3, d0
 80027e6:	4620      	mov	r0, r4
 80027e8:	4629      	mov	r1, r5
 80027ea:	f7fd fd67 	bl	80002bc <__adddf3>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4614      	mov	r4, r2
 80027f4:	461d      	mov	r5, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3308      	adds	r3, #8
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fd febb 	bl	8000578 <__aeabi_f2d>
 8002802:	4602      	mov	r2, r0
 8002804:	460b      	mov	r3, r1
 8002806:	ed9f 1b10 	vldr	d1, [pc, #64]	@ 8002848 <vec_to_mag+0xa8>
 800280a:	ec43 2b10 	vmov	d0, r2, r3
 800280e:	f00d fadb 	bl	800fdc8 <pow>
 8002812:	ec53 2b10 	vmov	r2, r3, d0
 8002816:	4620      	mov	r0, r4
 8002818:	4629      	mov	r1, r5
 800281a:	f7fd fd4f 	bl	80002bc <__adddf3>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4610      	mov	r0, r2
 8002824:	4619      	mov	r1, r3
 8002826:	f7fe f9d7 	bl	8000bd8 <__aeabi_d2f>
 800282a:	4603      	mov	r3, r0
 800282c:	ee00 3a10 	vmov	s0, r3
 8002830:	f00d fb3a 	bl	800fea8 <sqrtf>
 8002834:	ed87 0a03 	vstr	s0, [r7, #12]
	return mag;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	ee07 3a90 	vmov	s15, r3
}
 800283e:	eeb0 0a67 	vmov.f32	s0, s15
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bdb0      	pop	{r4, r5, r7, pc}
 8002848:	00000000 	.word	0x00000000
 800284c:	40000000 	.word	0x40000000

08002850 <log_printf>:

void log_printf(const char *fmt, ...){
 8002850:	b40f      	push	{r0, r1, r2, r3}
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
	//logs formatted text into buffer
	va_list args;
	va_start(args, fmt);
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	607b      	str	r3, [r7, #4]
	log_index += vsnprintf((log_buffer+log_index), LOG_BUFFER_SIZE - log_index, fmt, args);
 800285e:	4b0d      	ldr	r3, [pc, #52]	@ (8002894 <log_printf+0x44>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <log_printf+0x48>)
 8002866:	18d0      	adds	r0, r2, r3
 8002868:	4b0a      	ldr	r3, [pc, #40]	@ (8002894 <log_printf+0x44>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8002870:	4619      	mov	r1, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	f00b f947 	bl	800db08 <vsniprintf>
 800287a:	4602      	mov	r2, r0
 800287c:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <log_printf+0x44>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4413      	add	r3, r2
 8002882:	4a04      	ldr	r2, [pc, #16]	@ (8002894 <log_printf+0x44>)
 8002884:	6013      	str	r3, [r2, #0]
	va_end(args);
}
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002890:	b004      	add	sp, #16
 8002892:	4770      	bx	lr
 8002894:	20001ac8 	.word	0x20001ac8
 8002898:	20000ac8 	.word	0x20000ac8

0800289c <send_message>:

void send_message(void){
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	//sends the logged messages via UART and resets the buffer
	HAL_UART_Transmit(&huart1, (uint8_t*)log_buffer, strlen(log_buffer), 0xFFFF);
 80028a0:	4806      	ldr	r0, [pc, #24]	@ (80028bc <send_message+0x20>)
 80028a2:	f7fd fcfd 	bl	80002a0 <strlen>
 80028a6:	4603      	mov	r3, r0
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028ae:	4903      	ldr	r1, [pc, #12]	@ (80028bc <send_message+0x20>)
 80028b0:	4803      	ldr	r0, [pc, #12]	@ (80028c0 <send_message+0x24>)
 80028b2:	f009 fc22 	bl	800c0fa <HAL_UART_Transmit>
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000ac8 	.word	0x20000ac8
 80028c0:	200009c0 	.word	0x200009c0

080028c4 <send_message_WiFi>:

void send_message_WiFi(void){
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af02      	add	r7, sp, #8
	uint16_t Datalen;
	WIFI_SendData(1,(uint8_t*)log_buffer , strlen(log_buffer), &Datalen, WIFI_WRITE_TIMEOUT);
 80028ca:	4808      	ldr	r0, [pc, #32]	@ (80028ec <send_message_WiFi+0x28>)
 80028cc:	f7fd fce8 	bl	80002a0 <strlen>
 80028d0:	4603      	mov	r3, r0
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	1dbb      	adds	r3, r7, #6
 80028d6:	f242 7110 	movw	r1, #10000	@ 0x2710
 80028da:	9100      	str	r1, [sp, #0]
 80028dc:	4903      	ldr	r1, [pc, #12]	@ (80028ec <send_message_WiFi+0x28>)
 80028de:	2001      	movs	r0, #1
 80028e0:	f000 fdd8 	bl	8003494 <WIFI_SendData>
}
 80028e4:	bf00      	nop
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	20000ac8 	.word	0x20000ac8

080028f0 <resetBuffer>:

void resetBuffer(void){
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
//resets Buffer to 0
	log_index = 0;
 80028f4:	4b05      	ldr	r3, [pc, #20]	@ (800290c <resetBuffer+0x1c>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]
	log_buffer[0] = '\0';
 80028fa:	4b05      	ldr	r3, [pc, #20]	@ (8002910 <resetBuffer+0x20>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	20001ac8 	.word	0x20001ac8
 8002910:	20000ac8 	.word	0x20000ac8

08002914 <buzzerOff>:
void buzzerOn(void){
	//turns on the buzzer with default tone
	buzzerStartTone(DEFAULT_TONE_FREQ);
}

void buzzerOff(void){
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
	//turns off the buzzer
	buzzerStopTone();
 8002918:	f000 f836 	bl	8002988 <buzzerStopTone>
}
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}

08002920 <buzzerStartTone>:

void buzzerStartTone(uint32_t freqHz){
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
	//start the buzzer with a provided tone
	if (freqHz == 0){
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d102      	bne.n	8002934 <buzzerStartTone+0x14>
		//stop the buzzer when freqHz = 0
		buzzerStopTone();
 800292e:	f000 f82b 	bl	8002988 <buzzerStopTone>
		return;
 8002932:	e020      	b.n	8002976 <buzzerStartTone+0x56>

	//PWM_Freq = SYSCLK_FREQ/((PSC+1)*(ARR+1))
	//tick_freq = SYSCLK_FREQ/(PSC+1)
	//PWM_Freq = tick_freq/(ARR+1)

	uint32_t tick_freq = 1000000UL;   // desired 1 MHz tick frequency
 8002934:	4b11      	ldr	r3, [pc, #68]	@ (800297c <buzzerStartTone+0x5c>)
 8002936:	617b      	str	r3, [r7, #20]

	uint32_t psc = (SYSCLK_FREQ/tick_freq) - 1;
 8002938:	4a11      	ldr	r2, [pc, #68]	@ (8002980 <buzzerStartTone+0x60>)
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002940:	3b01      	subs	r3, #1
 8002942:	613b      	str	r3, [r7, #16]
	uint32_t arr = (tick_freq/freqHz)-1;
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	fbb2 f3f3 	udiv	r3, r2, r3
 800294c:	3b01      	subs	r3, #1
 800294e:	60fb      	str	r3, [r7, #12]
	uint32_t ccr = arr/2; //CCR for 50% duty cycle
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	085b      	lsrs	r3, r3, #1
 8002954:	60bb      	str	r3, [r7, #8]

    BUZZER_TIMER.Instance->PSC = psc;
 8002956:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <buzzerStartTone+0x64>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	629a      	str	r2, [r3, #40]	@ 0x28
    BUZZER_TIMER.Instance->ARR = arr;
 800295e:	4b09      	ldr	r3, [pc, #36]	@ (8002984 <buzzerStartTone+0x64>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	62da      	str	r2, [r3, #44]	@ 0x2c
    BUZZER_TIMER.Instance->CCR4 = ccr;
 8002966:	4b07      	ldr	r3, [pc, #28]	@ (8002984 <buzzerStartTone+0x64>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	641a      	str	r2, [r3, #64]	@ 0x40

    HAL_TIM_PWM_Start(&BUZZER_TIMER, BUZZER_CHANNEL);
 800296e:	210c      	movs	r1, #12
 8002970:	4804      	ldr	r0, [pc, #16]	@ (8002984 <buzzerStartTone+0x64>)
 8002972:	f008 fd23 	bl	800b3bc <HAL_TIM_PWM_Start>
}
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	000f4240 	.word	0x000f4240
 8002980:	07270e00 	.word	0x07270e00
 8002984:	20001b10 	.word	0x20001b10

08002988 <buzzerStopTone>:

void buzzerStopTone(void){
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
	//stop the buzzer
    BUZZER_TIMER.Instance->CCR4 = 0; //set duty cycle to 0
 800298c:	4b04      	ldr	r3, [pc, #16]	@ (80029a0 <buzzerStopTone+0x18>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2200      	movs	r2, #0
 8002992:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_TIM_PWM_Stop(&BUZZER_TIMER, BUZZER_CHANNEL);
 8002994:	210c      	movs	r1, #12
 8002996:	4802      	ldr	r0, [pc, #8]	@ (80029a0 <buzzerStopTone+0x18>)
 8002998:	f008 fe16 	bl	800b5c8 <HAL_TIM_PWM_Stop>
}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20001b10 	.word	0x20001b10

080029a4 <buzzerPlayPattern>:
		buzzer.state = 1;
	}
}

void buzzerPlayPattern(const unsigned int* pattern, const unsigned int* frequencies,
						int length, int pend, int switch_game_behaviour){
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
 80029b0:	603b      	str	r3, [r7, #0]
	// if multiple patterns pended while some other pattern is playing, only the last one is actually pended
	// pend -> 1 = pend on busy |
	// 		   2 = do not pend (new pattern discarded if another pattern already playing)
	//		   3 = immediately stop current pattern and start the new one
	// switch_game_behaviour -> 0 = can be stopped by switch_games() | 1 = can not be stopped by switch_games()
	if (buzzer.playing){
 80029b2:	4b34      	ldr	r3, [pc, #208]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d02f      	beq.n	8002a1a <buzzerPlayPattern+0x76>
		if (pend == 1){
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d11a      	bne.n	80029f6 <buzzerPlayPattern+0x52>
			// pend mode
			memcpy(buzzer.pending_pattern, pattern, length * sizeof(unsigned int));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	461a      	mov	r2, r3
 80029c6:	68f9      	ldr	r1, [r7, #12]
 80029c8:	482f      	ldr	r0, [pc, #188]	@ (8002a88 <buzzerPlayPattern+0xe4>)
 80029ca:	f00b fa44 	bl	800de56 <memcpy>
			memcpy(buzzer.pending_frequencies, frequencies, length * sizeof(unsigned int));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	461a      	mov	r2, r3
 80029d4:	68b9      	ldr	r1, [r7, #8]
 80029d6:	482d      	ldr	r0, [pc, #180]	@ (8002a8c <buzzerPlayPattern+0xe8>)
 80029d8:	f00b fa3d 	bl	800de56 <memcpy>
			buzzer.pending_len = length;
 80029dc:	4a29      	ldr	r2, [pc, #164]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
			buzzer.has_pending = 1;
 80029e4:	4b27      	ldr	r3, [pc, #156]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
			buzzer.pending_switch_game_behaviour = switch_game_behaviour;
 80029ec:	4a25      	ldr	r2, [pc, #148]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
			return;
 80029f4:	e042      	b.n	8002a7c <buzzerPlayPattern+0xd8>
		}
		else if (pend == 2){
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d03c      	beq.n	8002a76 <buzzerPlayPattern+0xd2>
			//discard the new request (do nothing)
			return;
		}
		else if (pend == 3){
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d13b      	bne.n	8002a7a <buzzerPlayPattern+0xd6>
			//interrupt the already playing pattern and play the new one
			buzzerOff();
 8002a02:	f7ff ff87 	bl	8002914 <buzzerOff>
			buzzer.playing = 0;
 8002a06:	4b1f      	ldr	r3, [pc, #124]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
			buzzer.state = 0;
 8002a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	61da      	str	r2, [r3, #28]
			buzzer.has_pending = 0;
 8002a12:	4b1c      	ldr	r3, [pc, #112]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
			//default to discard mode
			return;
		}
	}

	buzzer.playing = 1;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]
	buzzer.pattern = pattern;
 8002a20:	4a18      	ldr	r2, [pc, #96]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6153      	str	r3, [r2, #20]
	buzzer.frequencies = frequencies;
 8002a26:	4a17      	ldr	r2, [pc, #92]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	6193      	str	r3, [r2, #24]
	buzzer.length = length;
 8002a2c:	4a15      	ldr	r2, [pc, #84]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6093      	str	r3, [r2, #8]
	buzzer.current_index = 0;
 8002a32:	4b14      	ldr	r3, [pc, #80]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	605a      	str	r2, [r3, #4]
	buzzer.switch_game_behaviour = switch_game_behaviour;
 8002a38:	4a12      	ldr	r2, [pc, #72]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a3a:	6a3b      	ldr	r3, [r7, #32]
 8002a3c:	6213      	str	r3, [r2, #32]
	buzzer.start_time = HAL_GetTick();
 8002a3e:	f002 fd89 	bl	8005554 <HAL_GetTick>
 8002a42:	4603      	mov	r3, r0
 8002a44:	4a0f      	ldr	r2, [pc, #60]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a46:	60d3      	str	r3, [r2, #12]
	buzzer.duration = pattern[0];
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a4e:	6113      	str	r3, [r2, #16]

	//start first tone
	uint32_t freq = frequencies[0];
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	617b      	str	r3, [r7, #20]

	if (freq>0){
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d006      	beq.n	8002a6a <buzzerPlayPattern+0xc6>
		buzzer.state = 1;
 8002a5c:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a5e:	2201      	movs	r2, #1
 8002a60:	61da      	str	r2, [r3, #28]
		buzzerStartTone(freq);
 8002a62:	6978      	ldr	r0, [r7, #20]
 8002a64:	f7ff ff5c 	bl	8002920 <buzzerStartTone>
 8002a68:	e008      	b.n	8002a7c <buzzerPlayPattern+0xd8>
	}
	else {
		buzzer.state = 0;
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <buzzerPlayPattern+0xe0>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	61da      	str	r2, [r3, #28]
		buzzerOff();
 8002a70:	f7ff ff50 	bl	8002914 <buzzerOff>
 8002a74:	e002      	b.n	8002a7c <buzzerPlayPattern+0xd8>
			return;
 8002a76:	bf00      	nop
 8002a78:	e000      	b.n	8002a7c <buzzerPlayPattern+0xd8>
			return;
 8002a7a:	bf00      	nop
	}
}
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20001b5c 	.word	0x20001b5c
 8002a88:	20001b80 	.word	0x20001b80
 8002a8c:	20001bc0 	.word	0x20001bc0

08002a90 <buzzerPlayDuration>:

void buzzerPlayDuration(unsigned int duration){
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af02      	add	r7, sp, #8
 8002a96:	6078      	str	r0, [r7, #4]
	// turns on the buzzer with default tone for a specified amount of time [NON-BLOCKING]
	// playing for a duration is just playing a pattern of length 1
	static unsigned int singlePattern[1];
	static unsigned int singleFreq[1];
	singlePattern[0] = duration;
 8002a98:	4a09      	ldr	r2, [pc, #36]	@ (8002ac0 <buzzerPlayDuration+0x30>)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6013      	str	r3, [r2, #0]
	singleFreq[0] = DEFAULT_TONE_FREQ;
 8002a9e:	4b09      	ldr	r3, [pc, #36]	@ (8002ac4 <buzzerPlayDuration+0x34>)
 8002aa0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002aa4:	601a      	str	r2, [r3, #0]
	buzzerPlayPattern(singlePattern, singleFreq, 1, 2, 0); //in non pending mode.
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	2302      	movs	r3, #2
 8002aac:	2201      	movs	r2, #1
 8002aae:	4905      	ldr	r1, [pc, #20]	@ (8002ac4 <buzzerPlayDuration+0x34>)
 8002ab0:	4803      	ldr	r0, [pc, #12]	@ (8002ac0 <buzzerPlayDuration+0x30>)
 8002ab2:	f7ff ff77 	bl	80029a4 <buzzerPlayPattern>
	//if a pattern is playing, a play duration request is ignored
	//play duration can be stopped by switch_games()
}
 8002ab6:	bf00      	nop
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20001cdc 	.word	0x20001cdc
 8002ac4:	20001ce0 	.word	0x20001ce0

08002ac8 <buzzer_update>:

void buzzer_update(void){
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af02      	add	r7, sp, #8
	//updates the buzzer state
	if (!buzzer.playing){
 8002ace:	4b37      	ldr	r3, [pc, #220]	@ (8002bac <buzzer_update+0xe4>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d115      	bne.n	8002b02 <buzzer_update+0x3a>
		if (buzzer.has_pending){
 8002ad6:	4b35      	ldr	r3, [pc, #212]	@ (8002bac <buzzer_update+0xe4>)
 8002ad8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d060      	beq.n	8002ba2 <buzzer_update+0xda>
			//start the pending pattern
			buzzerPlayPattern(buzzer.pending_pattern, buzzer.pending_frequencies,
 8002ae0:	4b32      	ldr	r3, [pc, #200]	@ (8002bac <buzzer_update+0xe4>)
 8002ae2:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8002ae6:	4b31      	ldr	r3, [pc, #196]	@ (8002bac <buzzer_update+0xe4>)
 8002ae8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	2302      	movs	r3, #2
 8002af0:	492f      	ldr	r1, [pc, #188]	@ (8002bb0 <buzzer_update+0xe8>)
 8002af2:	4830      	ldr	r0, [pc, #192]	@ (8002bb4 <buzzer_update+0xec>)
 8002af4:	f7ff ff56 	bl	80029a4 <buzzerPlayPattern>
							  buzzer.pending_len, 2, buzzer.pending_switch_game_behaviour);
			buzzer.has_pending = 0; //pending pattern cleared
 8002af8:	4b2c      	ldr	r3, [pc, #176]	@ (8002bac <buzzer_update+0xe4>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		}
		// don't do anything if the buzzer not playing (and no pending pattern)
		return;
 8002b00:	e04f      	b.n	8002ba2 <buzzer_update+0xda>
	}

	uint32_t now = HAL_GetTick();
 8002b02:	f002 fd27 	bl	8005554 <HAL_GetTick>
 8002b06:	6078      	str	r0, [r7, #4]
	if ((now - buzzer.start_time >= buzzer.pattern[buzzer.current_index]) || (now - buzzer.start_time >= MAX_BUZZER_DURATION)){
 8002b08:	4b28      	ldr	r3, [pc, #160]	@ (8002bac <buzzer_update+0xe4>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	1ad2      	subs	r2, r2, r3
 8002b10:	4b26      	ldr	r3, [pc, #152]	@ (8002bac <buzzer_update+0xe4>)
 8002b12:	6959      	ldr	r1, [r3, #20]
 8002b14:	4b25      	ldr	r3, [pc, #148]	@ (8002bac <buzzer_update+0xe4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	440b      	add	r3, r1
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d207      	bcs.n	8002b32 <buzzer_update+0x6a>
 8002b22:	4b22      	ldr	r3, [pc, #136]	@ (8002bac <buzzer_update+0xe4>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d938      	bls.n	8002ba4 <buzzer_update+0xdc>
		// current index of the pattern done executing; move to the next one
		buzzer.current_index++;
 8002b32:	4b1e      	ldr	r3, [pc, #120]	@ (8002bac <buzzer_update+0xe4>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	3301      	adds	r3, #1
 8002b38:	4a1c      	ldr	r2, [pc, #112]	@ (8002bac <buzzer_update+0xe4>)
 8002b3a:	6053      	str	r3, [r2, #4]

		if (buzzer.current_index >= buzzer.length){
 8002b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bac <buzzer_update+0xe4>)
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	4b1a      	ldr	r3, [pc, #104]	@ (8002bac <buzzer_update+0xe4>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	db08      	blt.n	8002b5a <buzzer_update+0x92>
			// pattern has been completely executed
			buzzerOff();
 8002b48:	f7ff fee4 	bl	8002914 <buzzerOff>
			buzzer.playing = 0;
 8002b4c:	4b17      	ldr	r3, [pc, #92]	@ (8002bac <buzzer_update+0xe4>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
			buzzer.state = 0;
 8002b52:	4b16      	ldr	r3, [pc, #88]	@ (8002bac <buzzer_update+0xe4>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	61da      	str	r2, [r3, #28]
			return;
 8002b58:	e024      	b.n	8002ba4 <buzzer_update+0xdc>
		}

		buzzer.start_time = now;
 8002b5a:	4a14      	ldr	r2, [pc, #80]	@ (8002bac <buzzer_update+0xe4>)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	60d3      	str	r3, [r2, #12]
		buzzer.duration = buzzer.pattern[buzzer.current_index];
 8002b60:	4b12      	ldr	r3, [pc, #72]	@ (8002bac <buzzer_update+0xe4>)
 8002b62:	695a      	ldr	r2, [r3, #20]
 8002b64:	4b11      	ldr	r3, [pc, #68]	@ (8002bac <buzzer_update+0xe4>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4413      	add	r3, r2
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bac <buzzer_update+0xe4>)
 8002b70:	6113      	str	r3, [r2, #16]

		uint32_t freq = buzzer.frequencies[buzzer.current_index];
 8002b72:	4b0e      	ldr	r3, [pc, #56]	@ (8002bac <buzzer_update+0xe4>)
 8002b74:	699a      	ldr	r2, [r3, #24]
 8002b76:	4b0d      	ldr	r3, [pc, #52]	@ (8002bac <buzzer_update+0xe4>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	603b      	str	r3, [r7, #0]
		if (freq > 0) {
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d006      	beq.n	8002b96 <buzzer_update+0xce>
			buzzer.state = 1;
 8002b88:	4b08      	ldr	r3, [pc, #32]	@ (8002bac <buzzer_update+0xe4>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	61da      	str	r2, [r3, #28]
		    buzzerStartTone(freq);
 8002b8e:	6838      	ldr	r0, [r7, #0]
 8002b90:	f7ff fec6 	bl	8002920 <buzzerStartTone>
 8002b94:	e006      	b.n	8002ba4 <buzzer_update+0xdc>
		}
		else {
		    buzzer.state = 0;
 8002b96:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <buzzer_update+0xe4>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	61da      	str	r2, [r3, #28]
		    buzzerOff();
 8002b9c:	f7ff feba 	bl	8002914 <buzzerOff>
 8002ba0:	e000      	b.n	8002ba4 <buzzer_update+0xdc>
		return;
 8002ba2:	bf00      	nop
		}
	}
}
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20001b5c 	.word	0x20001b5c
 8002bb0:	20001bc0 	.word	0x20001bc0
 8002bb4:	20001b80 	.word	0x20001b80

08002bb8 <start_buzzer_countdown>:

void start_buzzer_countdown(int seconds){
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b08c      	sub	sp, #48	@ 0x30
 8002bbc:	af02      	add	r7, sp, #8
 8002bbe:	6078      	str	r0, [r7, #4]
	//buzzer starts a countdown for the specified number of seconds
	//beeps faster as 0 approaches
	if (seconds > 30){
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b1e      	cmp	r3, #30
 8002bc4:	dd01      	ble.n	8002bca <start_buzzer_countdown+0x12>
		//max countdown = 30 sec
		seconds = 30;
 8002bc6:	231e      	movs	r3, #30
 8002bc8:	607b      	str	r3, [r7, #4]
	}

	static unsigned int pattern[300];
	static unsigned int frequencies[300];
	int idx = 0;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int i=0; i<seconds; i++){
 8002bce:	2300      	movs	r3, #0
 8002bd0:	623b      	str	r3, [r7, #32]
 8002bd2:	e06e      	b.n	8002cb2 <start_buzzer_countdown+0xfa>
		int remaining = seconds - i;
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	613b      	str	r3, [r7, #16]

		int blips_per_sec = 1; //1 blip per second until 5 seconds left
 8002bdc:	2301      	movs	r3, #1
 8002bde:	61fb      	str	r3, [r7, #28]
		unsigned int tone_freq = 800;  // Low tone for normal countdown
 8002be0:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8002be4:	61bb      	str	r3, [r7, #24]

		if (remaining <= 5 && remaining >3){
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	2b05      	cmp	r3, #5
 8002bea:	dc08      	bgt.n	8002bfe <start_buzzer_countdown+0x46>
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	dd05      	ble.n	8002bfe <start_buzzer_countdown+0x46>
			//2 blips per second between 5 and 3
			blips_per_sec = 2;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	61fb      	str	r3, [r7, #28]
			tone_freq = 1000;   // Medium tone
 8002bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bfa:	61bb      	str	r3, [r7, #24]
 8002bfc:	e01f      	b.n	8002c3e <start_buzzer_countdown+0x86>
		}
		else if (remaining <= 3 && remaining > 2){
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	2b03      	cmp	r3, #3
 8002c02:	dc08      	bgt.n	8002c16 <start_buzzer_countdown+0x5e>
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	dd05      	ble.n	8002c16 <start_buzzer_countdown+0x5e>
			//3 blips per second between 3 and 2
			blips_per_sec = 3;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	61fb      	str	r3, [r7, #28]
			tone_freq = 1200;   // Higher tone
 8002c0e:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002c12:	61bb      	str	r3, [r7, #24]
 8002c14:	e013      	b.n	8002c3e <start_buzzer_countdown+0x86>
		}
		else if (remaining <= 2 && remaining > 1){
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	dc08      	bgt.n	8002c2e <start_buzzer_countdown+0x76>
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	dd05      	ble.n	8002c2e <start_buzzer_countdown+0x76>
			//4 blips per second between 2 and 1
			blips_per_sec = 4;
 8002c22:	2304      	movs	r3, #4
 8002c24:	61fb      	str	r3, [r7, #28]
			tone_freq = 1500;   // Even higher tone
 8002c26:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002c2a:	61bb      	str	r3, [r7, #24]
 8002c2c:	e007      	b.n	8002c3e <start_buzzer_countdown+0x86>
		}
		else if (remaining <= 1){
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	dc04      	bgt.n	8002c3e <start_buzzer_countdown+0x86>
			//5 blips per second between 1 and 0
			blips_per_sec = 5;
 8002c34:	2305      	movs	r3, #5
 8002c36:	61fb      	str	r3, [r7, #28]
			tone_freq = 2000;   // Highest urgency tone
 8002c38:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002c3c:	61bb      	str	r3, [r7, #24]
		}
		unsigned int cycle_time = 1000/blips_per_sec;
 8002c3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	fb92 f3f3 	sdiv	r3, r2, r3
 8002c48:	60fb      	str	r3, [r7, #12]
		unsigned int off_time = cycle_time - BLIP_ON_TIME;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	3b32      	subs	r3, #50	@ 0x32
 8002c4e:	60bb      	str	r3, [r7, #8]

		for (int b=0; b<blips_per_sec; b++){
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	e026      	b.n	8002ca4 <start_buzzer_countdown+0xec>
			pattern[idx] = BLIP_ON_TIME;
 8002c56:	4a1f      	ldr	r2, [pc, #124]	@ (8002cd4 <start_buzzer_countdown+0x11c>)
 8002c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5a:	2132      	movs	r1, #50	@ 0x32
 8002c5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			frequencies[idx] = tone_freq; // Tone during blip
 8002c60:	491d      	ldr	r1, [pc, #116]	@ (8002cd8 <start_buzzer_countdown+0x120>)
 8002c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			idx++;
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	627b      	str	r3, [r7, #36]	@ 0x24
			if (!(i == seconds - 1 && b == blips_per_sec - 1)){
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	3b01      	subs	r3, #1
 8002c74:	6a3a      	ldr	r2, [r7, #32]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d104      	bne.n	8002c84 <start_buzzer_countdown+0xcc>
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d00c      	beq.n	8002c9e <start_buzzer_countdown+0xe6>
				//add an off-time except after the very last blip
				pattern[idx] = off_time;
 8002c84:	4913      	ldr	r1, [pc, #76]	@ (8002cd4 <start_buzzer_countdown+0x11c>)
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	68ba      	ldr	r2, [r7, #8]
 8002c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				frequencies[idx] = 0;  // Silence during off-time
 8002c8e:	4a12      	ldr	r2, [pc, #72]	@ (8002cd8 <start_buzzer_countdown+0x120>)
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	2100      	movs	r1, #0
 8002c94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				idx++;
 8002c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24
		for (int b=0; b<blips_per_sec; b++){
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	617b      	str	r3, [r7, #20]
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	dbd4      	blt.n	8002c56 <start_buzzer_countdown+0x9e>
	for (int i=0; i<seconds; i++){
 8002cac:	6a3b      	ldr	r3, [r7, #32]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	623b      	str	r3, [r7, #32]
 8002cb2:	6a3a      	ldr	r2, [r7, #32]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	db8c      	blt.n	8002bd4 <start_buzzer_countdown+0x1c>
			}
		}
	}

	buzzerPlayPattern(pattern, frequencies, idx, 1, 0); //start countdown in pend mode and can be interrupted by switch_games()
 8002cba:	2300      	movs	r3, #0
 8002cbc:	9300      	str	r3, [sp, #0]
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc2:	4905      	ldr	r1, [pc, #20]	@ (8002cd8 <start_buzzer_countdown+0x120>)
 8002cc4:	4803      	ldr	r0, [pc, #12]	@ (8002cd4 <start_buzzer_countdown+0x11c>)
 8002cc6:	f7ff fe6d 	bl	80029a4 <buzzerPlayPattern>
}
 8002cca:	bf00      	nop
 8002ccc:	3728      	adds	r7, #40	@ 0x28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20001ce4 	.word	0x20001ce4
 8002cd8:	20002194 	.word	0x20002194

08002cdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b098      	sub	sp, #96	@ 0x60
 8002ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ce2:	f107 031c 	add.w	r3, r7, #28
 8002ce6:	2244      	movs	r2, #68	@ 0x44
 8002ce8:	2100      	movs	r1, #0
 8002cea:	4618      	mov	r0, r3
 8002cec:	f00a ffae 	bl	800dc4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cf0:	f107 0308 	add.w	r3, r7, #8
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	605a      	str	r2, [r3, #4]
 8002cfa:	609a      	str	r2, [r3, #8]
 8002cfc:	60da      	str	r2, [r3, #12]
 8002cfe:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002d00:	4b2d      	ldr	r3, [pc, #180]	@ (8002db8 <SystemClock_Config+0xdc>)
 8002d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d04:	4a2c      	ldr	r2, [pc, #176]	@ (8002db8 <SystemClock_Config+0xdc>)
 8002d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8002db8 <SystemClock_Config+0xdc>)
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d14:	607b      	str	r3, [r7, #4]
 8002d16:	687b      	ldr	r3, [r7, #4]
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8002d18:	2000      	movs	r0, #0
 8002d1a:	f005 fdbf 	bl	800889c <HAL_PWREx_ControlVoltageScaling>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <SystemClock_Config+0x4c>
  {
    Error_Handler();
 8002d24:	f000 f879 	bl	8002e1a <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002d28:	f005 fd88 	bl	800883c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002d2c:	4b22      	ldr	r3, [pc, #136]	@ (8002db8 <SystemClock_Config+0xdc>)
 8002d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d32:	4a21      	ldr	r2, [pc, #132]	@ (8002db8 <SystemClock_Config+0xdc>)
 8002d34:	f023 0318 	bic.w	r3, r3, #24
 8002d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002d3c:	2314      	movs	r3, #20
 8002d3e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002d40:	2301      	movs	r3, #1
 8002d42:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002d44:	2301      	movs	r3, #1
 8002d46:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002d4c:	2360      	movs	r3, #96	@ 0x60
 8002d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d50:	2302      	movs	r3, #2
 8002d52:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002d54:	2301      	movs	r3, #1
 8002d56:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8002d5c:	233c      	movs	r3, #60	@ 0x3c
 8002d5e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d60:	2302      	movs	r3, #2
 8002d62:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002d64:	2302      	movs	r3, #2
 8002d66:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d6c:	f107 031c 	add.w	r3, r7, #28
 8002d70:	4618      	mov	r0, r3
 8002d72:	f005 fe37 	bl	80089e4 <HAL_RCC_OscConfig>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8002d7c:	f000 f84d 	bl	8002e1a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d80:	230f      	movs	r3, #15
 8002d82:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d84:	2303      	movs	r3, #3
 8002d86:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d90:	2300      	movs	r3, #0
 8002d92:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002d94:	f107 0308 	add.w	r3, r7, #8
 8002d98:	2105      	movs	r1, #5
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f006 fa3c 	bl	8009218 <HAL_RCC_ClockConfig>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002da6:	f000 f838 	bl	8002e1a <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002daa:	f007 f823 	bl	8009df4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002dae:	bf00      	nop
 8002db0:	3760      	adds	r7, #96	@ 0x60
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000

08002dbc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b0a6      	sub	sp, #152	@ 0x98
 8002dc0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dc2:	1d3b      	adds	r3, r7, #4
 8002dc4:	2294      	movs	r2, #148	@ 0x94
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f00a ff3f 	bl	800dc4c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8002dce:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002dd2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002dd4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002dd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002ddc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002de0:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002de2:	2301      	movs	r3, #1
 8002de4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002de6:	2301      	movs	r3, #1
 8002de8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002dea:	2318      	movs	r3, #24
 8002dec:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002dee:	2302      	movs	r3, #2
 8002df0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002df2:	2302      	movs	r3, #2
 8002df4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002df6:	2302      	movs	r3, #2
 8002df8:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8002dfa:	f04f 7388 	mov.w	r3, #17825792	@ 0x1100000
 8002dfe:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e00:	1d3b      	adds	r3, r7, #4
 8002e02:	4618      	mov	r0, r3
 8002e04:	f006 fcc6 	bl	8009794 <HAL_RCCEx_PeriphCLKConfig>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8002e0e:	f000 f804 	bl	8002e1a <Error_Handler>
  }
}
 8002e12:	bf00      	nop
 8002e14:	3798      	adds	r7, #152	@ 0x98
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <Error_Handler>:

void Error_Handler(void)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e1e:	b672      	cpsid	i
}
 8002e20:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e22:	bf00      	nop
 8002e24:	e7fd      	b.n	8002e22 <Error_Handler+0x8>
	...

08002e28 <oled_anim_init>:
// Internal state
static OLEDLayout* current_layout = NULL;
static OLEDLayout* pending_layout = NULL;

// Initialize the animation system
void oled_anim_init(void) {
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
    current_layout = NULL;
 8002e2c:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <oled_anim_init+0x1c>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
    pending_layout = NULL;
 8002e32:	4b05      	ldr	r3, [pc, #20]	@ (8002e48 <oled_anim_init+0x20>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
}
 8002e38:	bf00      	nop
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	20002644 	.word	0x20002644
 8002e48:	20002648 	.word	0x20002648

08002e4c <start_animation>:

// Start a single animation
static void start_animation(OLEDAnimation* anim) {
 8002e4c:	b5b0      	push	{r4, r5, r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	6078      	str	r0, [r7, #4]
    if (anim == NULL) return;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d028      	beq.n	8002eac <start_animation+0x60>

    anim->current_frame = 0;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	739a      	strb	r2, [r3, #14]
    anim->frame_start_time = HAL_GetTick();
 8002e60:	f002 fb78 	bl	8005554 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	611a      	str	r2, [r3, #16]
    anim->is_active = 1;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	751a      	strb	r2, [r3, #20]
    anim->is_finished = 0;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	755a      	strb	r2, [r3, #21]

    // Draw first frame
    if (anim->frames != NULL && anim->frames[0] != NULL) {
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d017      	beq.n	8002eae <start_animation+0x62>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d012      	beq.n	8002eae <start_animation+0x62>
        ssd1306_DrawBitmap(anim->x, anim->y, anim->frames[0],
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	7a58      	ldrb	r0, [r3, #9]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	7a99      	ldrb	r1, [r3, #10]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	7adc      	ldrb	r4, [r3, #11]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	7b1b      	ldrb	r3, [r3, #12]
 8002e9e:	2501      	movs	r5, #1
 8002ea0:	9501      	str	r5, [sp, #4]
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	4623      	mov	r3, r4
 8002ea6:	f002 fa61 	bl	800536c <ssd1306_DrawBitmap>
 8002eaa:	e000      	b.n	8002eae <start_animation+0x62>
    if (anim == NULL) return;
 8002eac:	bf00      	nop
                          anim->width, anim->height, White);
    }
}
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bdb0      	pop	{r4, r5, r7, pc}

08002eb4 <update_animation>:

// Update a single animation - returns 1 if frame changed
static uint8_t update_animation(OLEDAnimation* anim) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
    if (anim == NULL || !anim->is_active) return 0;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d003      	beq.n	8002eca <update_animation+0x16>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	7d1b      	ldrb	r3, [r3, #20]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <update_animation+0x1a>
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e037      	b.n	8002f3e <update_animation+0x8a>

    uint32_t now = HAL_GetTick();
 8002ece:	f002 fb41 	bl	8005554 <HAL_GetTick>
 8002ed2:	60f8      	str	r0, [r7, #12]
    uint32_t elapsed = now - anim->frame_start_time;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	60bb      	str	r3, [r7, #8]

    // Check if it's time to advance to next frame
    if (elapsed >= anim->durations[anim->current_frame]) {
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	7b9b      	ldrb	r3, [r3, #14]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	4413      	add	r3, r2
 8002eea:	881b      	ldrh	r3, [r3, #0]
 8002eec:	461a      	mov	r2, r3
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d323      	bcc.n	8002f3c <update_animation+0x88>
        anim->current_frame++;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	7b9b      	ldrb	r3, [r3, #14]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	b2da      	uxtb	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	739a      	strb	r2, [r3, #14]

        // Check if animation is complete
        if (anim->current_frame >= anim->frame_count) {
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	7b9a      	ldrb	r2, [r3, #14]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	7a1b      	ldrb	r3, [r3, #8]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d312      	bcc.n	8002f32 <update_animation+0x7e>
            if (anim->loop) {
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	7b5b      	ldrb	r3, [r3, #13]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d006      	beq.n	8002f22 <update_animation+0x6e>
                // Loop back to start
                anim->current_frame = 0;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	739a      	strb	r2, [r3, #14]
                anim->frame_start_time = now;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	611a      	str	r2, [r3, #16]
 8002f20:	e00a      	b.n	8002f38 <update_animation+0x84>
            } else {
                // Animation finished
                anim->is_active = 0;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	751a      	strb	r2, [r3, #20]
                anim->is_finished = 1;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	755a      	strb	r2, [r3, #21]
                return 0;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	e005      	b.n	8002f3e <update_animation+0x8a>
            }
        } else {
            anim->frame_start_time = now;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	611a      	str	r2, [r3, #16]
        }

        return 1; // Frame changed
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e000      	b.n	8002f3e <update_animation+0x8a>
    }

    return 0; // No change
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
	...

08002f48 <oled_start_layout>:

// Start a layout
// interrupt_current: 0 = queue if busy, 1 = interrupt current layout
int oled_start_layout(OLEDLayout* layout, uint8_t interrupt_current) {
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	460b      	mov	r3, r1
 8002f52:	70fb      	strb	r3, [r7, #3]
    if (layout == NULL || layout->count == 0) {
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <oled_start_layout+0x1a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	7d1b      	ldrb	r3, [r3, #20]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d102      	bne.n	8002f68 <oled_start_layout+0x20>
        return -1; // Invalid layout
 8002f62:	f04f 33ff 	mov.w	r3, #4294967295
 8002f66:	e043      	b.n	8002ff0 <oled_start_layout+0xa8>
    }

    // If a layout is currently running
    if (current_layout != NULL && current_layout->is_active) {
 8002f68:	4b23      	ldr	r3, [pc, #140]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d015      	beq.n	8002f9c <oled_start_layout+0x54>
 8002f70:	4b21      	ldr	r3, [pc, #132]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	7d5b      	ldrb	r3, [r3, #21]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d010      	beq.n	8002f9c <oled_start_layout+0x54>
        if (interrupt_current) {
 8002f7a:	78fb      	ldrb	r3, [r7, #3]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d008      	beq.n	8002f92 <oled_start_layout+0x4a>
            // Stop current layout immediately
            //current_layout->is_active = 0;
        	oled_stop_current_layout();
 8002f80:	f000 f83e 	bl	8003000 <oled_stop_current_layout>
            current_layout = NULL;
 8002f84:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]
            pending_layout = NULL;
 8002f8a:	4b1c      	ldr	r3, [pc, #112]	@ (8002ffc <oled_start_layout+0xb4>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	e004      	b.n	8002f9c <oled_start_layout+0x54>
        } else {
            // Queue the new layout
            pending_layout = layout;
 8002f92:	4a1a      	ldr	r2, [pc, #104]	@ (8002ffc <oled_start_layout+0xb4>)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6013      	str	r3, [r2, #0]
            return 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	e029      	b.n	8002ff0 <oled_start_layout+0xa8>
        }
    }

    // Start the new layout
    current_layout = layout;
 8002f9c:	4a16      	ldr	r2, [pc, #88]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6013      	str	r3, [r2, #0]
    current_layout->is_active = 1;
 8002fa2:	4b15      	ldr	r3, [pc, #84]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	755a      	strb	r2, [r3, #21]

    // Clear screen
    ssd1306_Fill(Black);
 8002faa:	2000      	movs	r0, #0
 8002fac:	f002 f94a 	bl	8005244 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8002fb0:	f002 f960 	bl	8005274 <ssd1306_UpdateScreen>
    // Start all animations in the layout
    for (uint8_t i = 0; i < current_layout->count; i++) {
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]
 8002fb8:	e011      	b.n	8002fde <oled_start_layout+0x96>
        if (current_layout->animations[i] != NULL) {
 8002fba:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	7bfa      	ldrb	r2, [r7, #15]
 8002fc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <oled_start_layout+0x90>
            start_animation(current_layout->animations[i]);
 8002fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	7bfa      	ldrb	r2, [r7, #15]
 8002fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff ff3a 	bl	8002e4c <start_animation>
    for (uint8_t i = 0; i < current_layout->count; i++) {
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	73fb      	strb	r3, [r7, #15]
 8002fde:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <oled_start_layout+0xb0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	7d1b      	ldrb	r3, [r3, #20]
 8002fe4:	7bfa      	ldrb	r2, [r7, #15]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d3e7      	bcc.n	8002fba <oled_start_layout+0x72>
        }
    }

    // Update screen with first frames
    ssd1306_UpdateScreen();
 8002fea:	f002 f943 	bl	8005274 <ssd1306_UpdateScreen>

    return 1; // Success
 8002fee:	2301      	movs	r3, #1
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3710      	adds	r7, #16
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20002644 	.word	0x20002644
 8002ffc:	20002648 	.word	0x20002648

08003000 <oled_stop_current_layout>:

// Stop the current layout
void oled_stop_current_layout(void) {
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
    if (current_layout != NULL) {
 8003006:	4b17      	ldr	r3, [pc, #92]	@ (8003064 <oled_stop_current_layout+0x64>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d020      	beq.n	8003050 <oled_stop_current_layout+0x50>
        current_layout->is_active = 0;
 800300e:	4b15      	ldr	r3, [pc, #84]	@ (8003064 <oled_stop_current_layout+0x64>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2200      	movs	r2, #0
 8003014:	755a      	strb	r2, [r3, #21]

        // Deactivate all animations
        for (uint8_t i = 0; i < current_layout->count; i++) {
 8003016:	2300      	movs	r3, #0
 8003018:	71fb      	strb	r3, [r7, #7]
 800301a:	e010      	b.n	800303e <oled_stop_current_layout+0x3e>
            if (current_layout->animations[i] != NULL) {
 800301c:	4b11      	ldr	r3, [pc, #68]	@ (8003064 <oled_stop_current_layout+0x64>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	79fa      	ldrb	r2, [r7, #7]
 8003022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d006      	beq.n	8003038 <oled_stop_current_layout+0x38>
                current_layout->animations[i]->is_active = 0;
 800302a:	4b0e      	ldr	r3, [pc, #56]	@ (8003064 <oled_stop_current_layout+0x64>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	79fa      	ldrb	r2, [r7, #7]
 8003030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003034:	2200      	movs	r2, #0
 8003036:	751a      	strb	r2, [r3, #20]
        for (uint8_t i = 0; i < current_layout->count; i++) {
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	3301      	adds	r3, #1
 800303c:	71fb      	strb	r3, [r7, #7]
 800303e:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <oled_stop_current_layout+0x64>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	7d1b      	ldrb	r3, [r3, #20]
 8003044:	79fa      	ldrb	r2, [r7, #7]
 8003046:	429a      	cmp	r2, r3
 8003048:	d3e8      	bcc.n	800301c <oled_stop_current_layout+0x1c>
            }
        }

        current_layout = NULL;
 800304a:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <oled_stop_current_layout+0x64>)
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
    }

    ssd1306_Fill(Black);
 8003050:	2000      	movs	r0, #0
 8003052:	f002 f8f7 	bl	8005244 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8003056:	f002 f90d 	bl	8005274 <ssd1306_UpdateScreen>
}
 800305a:	bf00      	nop
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20002644 	.word	0x20002644

08003068 <oled_anim_update>:

// Main update function - call this repeatedly in your main loop
void oled_anim_update(void) {
 8003068:	b5b0      	push	{r4, r5, r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af02      	add	r7, sp, #8
    // If no layout is active, check for pending
    if (current_layout == NULL || !current_layout->is_active) {
 800306e:	4b50      	ldr	r3, [pc, #320]	@ (80031b0 <oled_anim_update+0x148>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d004      	beq.n	8003080 <oled_anim_update+0x18>
 8003076:	4b4e      	ldr	r3, [pc, #312]	@ (80031b0 <oled_anim_update+0x148>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	7d5b      	ldrb	r3, [r3, #21]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10e      	bne.n	800309e <oled_anim_update+0x36>
        if (pending_layout != NULL) {
 8003080:	4b4c      	ldr	r3, [pc, #304]	@ (80031b4 <oled_anim_update+0x14c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 808e 	beq.w	80031a6 <oled_anim_update+0x13e>
            oled_start_layout(pending_layout, 1);
 800308a:	4b4a      	ldr	r3, [pc, #296]	@ (80031b4 <oled_anim_update+0x14c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2101      	movs	r1, #1
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff ff59 	bl	8002f48 <oled_start_layout>
            pending_layout = NULL;
 8003096:	4b47      	ldr	r3, [pc, #284]	@ (80031b4 <oled_anim_update+0x14c>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
        }
        return;
 800309c:	e083      	b.n	80031a6 <oled_anim_update+0x13e>
    }

    uint8_t all_finished = 1;
 800309e:	2301      	movs	r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]
    uint8_t any_frame_changed = 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	73bb      	strb	r3, [r7, #14]

    // Check which animations need frame updates
    for (uint8_t i = 0; i < current_layout->count; i++) {
 80030a6:	2300      	movs	r3, #0
 80030a8:	737b      	strb	r3, [r7, #13]
 80030aa:	e019      	b.n	80030e0 <oled_anim_update+0x78>
        OLEDAnimation* anim = current_layout->animations[i];
 80030ac:	4b40      	ldr	r3, [pc, #256]	@ (80031b0 <oled_anim_update+0x148>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	7b7a      	ldrb	r2, [r7, #13]
 80030b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030b6:	607b      	str	r3, [r7, #4]

        if (anim != NULL) {
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00d      	beq.n	80030da <oled_anim_update+0x72>
            if (anim->is_active) {
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	7d1b      	ldrb	r3, [r3, #20]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d009      	beq.n	80030da <oled_anim_update+0x72>
                all_finished = 0;
 80030c6:	2300      	movs	r3, #0
 80030c8:	73fb      	strb	r3, [r7, #15]

                // Check if this animation needs a frame update
                if (update_animation(anim)) {
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7ff fef2 	bl	8002eb4 <update_animation>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <oled_anim_update+0x72>
                    any_frame_changed = 1;
 80030d6:	2301      	movs	r3, #1
 80030d8:	73bb      	strb	r3, [r7, #14]
    for (uint8_t i = 0; i < current_layout->count; i++) {
 80030da:	7b7b      	ldrb	r3, [r7, #13]
 80030dc:	3301      	adds	r3, #1
 80030de:	737b      	strb	r3, [r7, #13]
 80030e0:	4b33      	ldr	r3, [pc, #204]	@ (80031b0 <oled_anim_update+0x148>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	7d1b      	ldrb	r3, [r3, #20]
 80030e6:	7b7a      	ldrb	r2, [r7, #13]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d3df      	bcc.n	80030ac <oled_anim_update+0x44>
            }
        }
    }

    // Only redraw if at least one frame changed
    if (any_frame_changed) {
 80030ec:	7bbb      	ldrb	r3, [r7, #14]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d03f      	beq.n	8003172 <oled_anim_update+0x10a>
        // Clear the screen
        ssd1306_Fill(Black);
 80030f2:	2000      	movs	r0, #0
 80030f4:	f002 f8a6 	bl	8005244 <ssd1306_Fill>
        //ssd1306_UpdateScreen();
        // Redraw all active animations at their current frame
        for (uint8_t i = 0; i < current_layout->count; i++) {
 80030f8:	2300      	movs	r3, #0
 80030fa:	733b      	strb	r3, [r7, #12]
 80030fc:	e031      	b.n	8003162 <oled_anim_update+0xfa>
            OLEDAnimation* anim = current_layout->animations[i];
 80030fe:	4b2c      	ldr	r3, [pc, #176]	@ (80031b0 <oled_anim_update+0x148>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	7b3a      	ldrb	r2, [r7, #12]
 8003104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003108:	60bb      	str	r3, [r7, #8]

            if (anim != NULL && anim->is_active) {
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d025      	beq.n	800315c <oled_anim_update+0xf4>
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	7d1b      	ldrb	r3, [r3, #20]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d021      	beq.n	800315c <oled_anim_update+0xf4>
                if (anim->frames != NULL && anim->frames[anim->current_frame] != NULL) {
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d01d      	beq.n	800315c <oled_anim_update+0xf4>
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	7b9b      	ldrb	r3, [r3, #14]
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d014      	beq.n	800315c <oled_anim_update+0xf4>
                    ssd1306_DrawBitmap(anim->x, anim->y,
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	7a58      	ldrb	r0, [r3, #9]
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	7a99      	ldrb	r1, [r3, #10]
                                      anim->frames[anim->current_frame],
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	7b9b      	ldrb	r3, [r3, #14]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
                    ssd1306_DrawBitmap(anim->x, anim->y,
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	7adc      	ldrb	r4, [r3, #11]
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	7b1b      	ldrb	r3, [r3, #12]
 8003150:	2501      	movs	r5, #1
 8003152:	9501      	str	r5, [sp, #4]
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	4623      	mov	r3, r4
 8003158:	f002 f908 	bl	800536c <ssd1306_DrawBitmap>
        for (uint8_t i = 0; i < current_layout->count; i++) {
 800315c:	7b3b      	ldrb	r3, [r7, #12]
 800315e:	3301      	adds	r3, #1
 8003160:	733b      	strb	r3, [r7, #12]
 8003162:	4b13      	ldr	r3, [pc, #76]	@ (80031b0 <oled_anim_update+0x148>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	7d1b      	ldrb	r3, [r3, #20]
 8003168:	7b3a      	ldrb	r2, [r7, #12]
 800316a:	429a      	cmp	r2, r3
 800316c:	d3c7      	bcc.n	80030fe <oled_anim_update+0x96>
                }
            }
        }

        // Update the physical screen
        ssd1306_UpdateScreen();
 800316e:	f002 f881 	bl	8005274 <ssd1306_UpdateScreen>
    }

    // If all animations finished, deactivate layout
    if (all_finished) {
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d017      	beq.n	80031a8 <oled_anim_update+0x140>
        current_layout->is_active = 0;
 8003178:	4b0d      	ldr	r3, [pc, #52]	@ (80031b0 <oled_anim_update+0x148>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2200      	movs	r2, #0
 800317e:	755a      	strb	r2, [r3, #21]
        // Fill screen with white when layout finishes
        ssd1306_Fill(Black);
 8003180:	2000      	movs	r0, #0
 8003182:	f002 f85f 	bl	8005244 <ssd1306_Fill>
        ssd1306_UpdateScreen();
 8003186:	f002 f875 	bl	8005274 <ssd1306_UpdateScreen>
        // Start pending layout if exists
        if (pending_layout != NULL) {
 800318a:	4b0a      	ldr	r3, [pc, #40]	@ (80031b4 <oled_anim_update+0x14c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00a      	beq.n	80031a8 <oled_anim_update+0x140>
            oled_start_layout(pending_layout, 1);
 8003192:	4b08      	ldr	r3, [pc, #32]	@ (80031b4 <oled_anim_update+0x14c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2101      	movs	r1, #1
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fed5 	bl	8002f48 <oled_start_layout>
            pending_layout = NULL;
 800319e:	4b05      	ldr	r3, [pc, #20]	@ (80031b4 <oled_anim_update+0x14c>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	e000      	b.n	80031a8 <oled_anim_update+0x140>
        return;
 80031a6:	bf00      	nop
        }
    }
}
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bdb0      	pop	{r4, r5, r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20002644 	.word	0x20002644
 80031b4:	20002648 	.word	0x20002648

080031b8 <oled_is_layout_active>:
// Check if any layout is currently active
// Returns: 1 if a layout is playing, 0 if not
int oled_is_layout_active(void) {
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
    return (current_layout != NULL && current_layout->is_active);
 80031bc:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <oled_is_layout_active+0x28>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d006      	beq.n	80031d2 <oled_is_layout_active+0x1a>
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <oled_is_layout_active+0x28>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	7d5b      	ldrb	r3, [r3, #21]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <oled_is_layout_active+0x1a>
 80031ce:	2301      	movs	r3, #1
 80031d0:	e000      	b.n	80031d4 <oled_is_layout_active+0x1c>
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	20002644 	.word	0x20002644

080031e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003228 <HAL_MspInit+0x44>)
 80031ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003228 <HAL_MspInit+0x44>)
 80031f0:	f043 0301 	orr.w	r3, r3, #1
 80031f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80031f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003228 <HAL_MspInit+0x44>)
 80031f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	607b      	str	r3, [r7, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003202:	4b09      	ldr	r3, [pc, #36]	@ (8003228 <HAL_MspInit+0x44>)
 8003204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003206:	4a08      	ldr	r2, [pc, #32]	@ (8003228 <HAL_MspInit+0x44>)
 8003208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800320c:	6593      	str	r3, [r2, #88]	@ 0x58
 800320e:	4b06      	ldr	r3, [pc, #24]	@ (8003228 <HAL_MspInit+0x44>)
 8003210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40021000 	.word	0x40021000

0800322c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003230:	bf00      	nop
 8003232:	e7fd      	b.n	8003230 <NMI_Handler+0x4>

08003234 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003238:	bf00      	nop
 800323a:	e7fd      	b.n	8003238 <HardFault_Handler+0x4>

0800323c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003240:	bf00      	nop
 8003242:	e7fd      	b.n	8003240 <MemManage_Handler+0x4>

08003244 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003248:	bf00      	nop
 800324a:	e7fd      	b.n	8003248 <BusFault_Handler+0x4>

0800324c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003250:	bf00      	nop
 8003252:	e7fd      	b.n	8003250 <UsageFault_Handler+0x4>

08003254 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003258:	bf00      	nop
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003262:	b480      	push	{r7}
 8003264:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003266:	bf00      	nop
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003274:	bf00      	nop
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003282:	f002 f953 	bl	800552c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003286:	bf00      	nop
 8003288:	bd80      	pop	{r7, pc}

0800328a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800328e:	2020      	movs	r0, #32
 8003290:	f004 fc60 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8003294:	2040      	movs	r0, #64	@ 0x40
 8003296:	f004 fc5d 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800329a:	2080      	movs	r0, #128	@ 0x80
 800329c:	f004 fc5a 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80032a0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80032a4:	f004 fc56 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80032a8:	bf00      	nop
 80032aa:	bd80      	pop	{r7, pc}

080032ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 80032b0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80032b4:	f004 fc4e 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80032b8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80032bc:	f004 fc4a 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 80032c0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80032c4:	f004 fc46 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80032c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80032cc:	f004 fc42 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80032d0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80032d4:	f004 fc3e 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80032d8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80032dc:	f004 fc3a 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80032e0:	bf00      	nop
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <EXTI1_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI1_IRQHandler(void)

{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0

        HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80032e8:	2002      	movs	r0, #2
 80032ea:	f004 fc33 	bl	8007b54 <HAL_GPIO_EXTI_IRQHandler>

}
 80032ee:	bf00      	nop
 80032f0:	bd80      	pop	{r7, pc}
	...

080032f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032fc:	4a14      	ldr	r2, [pc, #80]	@ (8003350 <_sbrk+0x5c>)
 80032fe:	4b15      	ldr	r3, [pc, #84]	@ (8003354 <_sbrk+0x60>)
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003308:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <_sbrk+0x64>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d102      	bne.n	8003316 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003310:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <_sbrk+0x64>)
 8003312:	4a12      	ldr	r2, [pc, #72]	@ (800335c <_sbrk+0x68>)
 8003314:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003316:	4b10      	ldr	r3, [pc, #64]	@ (8003358 <_sbrk+0x64>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4413      	add	r3, r2
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	429a      	cmp	r2, r3
 8003322:	d207      	bcs.n	8003334 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003324:	f00a fd6a 	bl	800ddfc <__errno>
 8003328:	4603      	mov	r3, r0
 800332a:	220c      	movs	r2, #12
 800332c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800332e:	f04f 33ff 	mov.w	r3, #4294967295
 8003332:	e009      	b.n	8003348 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003334:	4b08      	ldr	r3, [pc, #32]	@ (8003358 <_sbrk+0x64>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800333a:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <_sbrk+0x64>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4413      	add	r3, r2
 8003342:	4a05      	ldr	r2, [pc, #20]	@ (8003358 <_sbrk+0x64>)
 8003344:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003346:	68fb      	ldr	r3, [r7, #12]
}
 8003348:	4618      	mov	r0, r3
 800334a:	3718      	adds	r7, #24
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	200a0000 	.word	0x200a0000
 8003354:	00000400 	.word	0x00000400
 8003358:	2000264c 	.word	0x2000264c
 800335c:	20003360 	.word	0x20003360

08003360 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003364:	4b06      	ldr	r3, [pc, #24]	@ (8003380 <SystemInit+0x20>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	4a05      	ldr	r2, [pc, #20]	@ (8003380 <SystemInit+0x20>)
 800336c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003370:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	e000ed00 	.word	0xe000ed00

08003384 <WIFI_Init>:
  * @brief  Initialiaze the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj, 
 800338e:	4b0d      	ldr	r3, [pc, #52]	@ (80033c4 <WIFI_Init+0x40>)
 8003390:	9301      	str	r3, [sp, #4]
 8003392:	4b0d      	ldr	r3, [pc, #52]	@ (80033c8 <WIFI_Init+0x44>)
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	4b0d      	ldr	r3, [pc, #52]	@ (80033cc <WIFI_Init+0x48>)
 8003398:	4a0d      	ldr	r2, [pc, #52]	@ (80033d0 <WIFI_Init+0x4c>)
 800339a:	490e      	ldr	r1, [pc, #56]	@ (80033d4 <WIFI_Init+0x50>)
 800339c:	480e      	ldr	r0, [pc, #56]	@ (80033d8 <WIFI_Init+0x54>)
 800339e:	f000 feef 	bl	8004180 <ES_WIFI_RegisterBusIO>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d107      	bne.n	80033b8 <WIFI_Init+0x34>
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80033a8:	480b      	ldr	r0, [pc, #44]	@ (80033d8 <WIFI_Init+0x54>)
 80033aa:	f000 febb 	bl	8004124 <ES_WIFI_Init>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 80033b8:	79fb      	ldrb	r3, [r7, #7]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	0800133d 	.word	0x0800133d
 80033c8:	08001421 	.word	0x08001421
 80033cc:	080014e1 	.word	0x080014e1
 80033d0:	080012a5 	.word	0x080012a5
 80033d4:	0800111d 	.word	0x0800111d
 80033d8:	20002650 	.word	0x20002650

080033dc <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID, 
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	4613      	mov	r3, r2
 80033e8:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;  
 80033ea:	2301      	movs	r3, #1
 80033ec:	75fb      	strb	r3, [r7, #23]
 
  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80033ee:	79fb      	ldrb	r3, [r7, #7]
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	68f9      	ldr	r1, [r7, #12]
 80033f4:	4809      	ldr	r0, [pc, #36]	@ (800341c <WIFI_Connect+0x40>)
 80033f6:	f000 fef7 	bl	80041e8 <ES_WIFI_Connect>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d107      	bne.n	8003410 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003400:	4806      	ldr	r0, [pc, #24]	@ (800341c <WIFI_Connect+0x40>)
 8003402:	f000 ff69 	bl	80042d8 <ES_WIFI_GetNetworkSettings>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 800340c:	2300      	movs	r3, #0
 800340e:	75fb      	strb	r3, [r7, #23]
    }
    
  }
  return ret;
 8003410:	7dfb      	ldrb	r3, [r7, #23]
}
 8003412:	4618      	mov	r0, r3
 8003414:	3718      	adds	r7, #24
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20002650 	.word	0x20002650

08003420 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b08a      	sub	sp, #40	@ 0x28
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	603b      	str	r3, [r7, #0]
 800342c:	460b      	mov	r3, r1
 800342e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	757b      	strb	r3, [r7, #21]
  conn.RemotePort = port;
 800343c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800343e:	82fb      	strh	r3, [r7, #22]
  conn.LocalPort = local_port;
 8003440:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003442:	833b      	strh	r3, [r7, #24]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8003444:	7afb      	ldrb	r3, [r7, #11]
 8003446:	2b00      	cmp	r3, #0
 8003448:	bf14      	ite	ne
 800344a:	2301      	movne	r3, #1
 800344c:	2300      	moveq	r3, #0
 800344e:	b2db      	uxtb	r3, r3
 8003450:	753b      	strb	r3, [r7, #20]
  conn.RemoteIP[0] = ipaddr[0];
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	76bb      	strb	r3, [r7, #26]
  conn.RemoteIP[1] = ipaddr[1];
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	785b      	ldrb	r3, [r3, #1]
 800345c:	76fb      	strb	r3, [r7, #27]
  conn.RemoteIP[2] = ipaddr[2];
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	789b      	ldrb	r3, [r3, #2]
 8003462:	773b      	strb	r3, [r7, #28]
  conn.RemoteIP[3] = ipaddr[3];
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	78db      	ldrb	r3, [r3, #3]
 8003468:	777b      	strb	r3, [r7, #29]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800346a:	f107 0314 	add.w	r3, r7, #20
 800346e:	4619      	mov	r1, r3
 8003470:	4807      	ldr	r0, [pc, #28]	@ (8003490 <WIFI_OpenClientConnection+0x70>)
 8003472:	f000 ff5b 	bl	800432c <ES_WIFI_StartClientConnection>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d102      	bne.n	8003482 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800347c:	2300      	movs	r3, #0
 800347e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8003482:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003486:	4618      	mov	r0, r3
 8003488:	3728      	adds	r7, #40	@ 0x28
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20002650 	.word	0x20002650

08003494 <WIFI_SendData>:
  * @param  pdata : pointer to data to be sent
  * @param  len : length of data to be sent
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen, uint32_t Timeout)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af02      	add	r7, sp, #8
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607b      	str	r3, [r7, #4]
 800349e:	4603      	mov	r3, r0
 80034a0:	73fb      	strb	r3, [r7, #15]
 80034a2:	4613      	mov	r3, r2
 80034a4:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	75fb      	strb	r3, [r7, #23]

    if(ES_WIFI_SendData(&EsWifiObj, socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 80034aa:	89ba      	ldrh	r2, [r7, #12]
 80034ac:	7bf9      	ldrb	r1, [r7, #15]
 80034ae:	6a3b      	ldr	r3, [r7, #32]
 80034b0:	9301      	str	r3, [sp, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	4613      	mov	r3, r2
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	4806      	ldr	r0, [pc, #24]	@ (80034d4 <WIFI_SendData+0x40>)
 80034bc:	f000 fff2 	bl	80044a4 <ES_WIFI_SendData>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 80034ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3718      	adds	r7, #24
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	20002650 	.word	0x20002650

080034d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80034d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003510 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80034dc:	f7ff ff40 	bl	8003360 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034e0:	480c      	ldr	r0, [pc, #48]	@ (8003514 <LoopForever+0x6>)
  ldr r1, =_edata
 80034e2:	490d      	ldr	r1, [pc, #52]	@ (8003518 <LoopForever+0xa>)
  ldr r2, =_sidata
 80034e4:	4a0d      	ldr	r2, [pc, #52]	@ (800351c <LoopForever+0xe>)
  movs r3, #0
 80034e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034e8:	e002      	b.n	80034f0 <LoopCopyDataInit>

080034ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034ee:	3304      	adds	r3, #4

080034f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034f4:	d3f9      	bcc.n	80034ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003520 <LoopForever+0x12>)
  ldr r4, =_ebss
 80034f8:	4c0a      	ldr	r4, [pc, #40]	@ (8003524 <LoopForever+0x16>)
  movs r3, #0
 80034fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034fc:	e001      	b.n	8003502 <LoopFillZerobss>

080034fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003500:	3204      	adds	r2, #4

08003502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003504:	d3fb      	bcc.n	80034fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003506:	f00a fc7f 	bl	800de08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800350a:	f7fe f8db 	bl	80016c4 <main>

0800350e <LoopForever>:

LoopForever:
    b LoopForever
 800350e:	e7fe      	b.n	800350e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003510:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003518:	2000092c 	.word	0x2000092c
  ldr r2, =_sidata
 800351c:	0803cb00 	.word	0x0803cb00
  ldr r2, =_sbss
 8003520:	2000092c 	.word	0x2000092c
  ldr r4, =_ebss
 8003524:	2000335c 	.word	0x2000335c

08003528 <AES_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003528:	e7fe      	b.n	8003528 <AES_IRQHandler>
	...

0800352c <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0
 8003532:	4603      	mov	r3, r0
 8003534:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8003536:	79fb      	ldrb	r3, [r7, #7]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10b      	bne.n	8003554 <BSP_LED_Init+0x28>
 800353c:	4b11      	ldr	r3, [pc, #68]	@ (8003584 <BSP_LED_Init+0x58>)
 800353e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003540:	4a10      	ldr	r2, [pc, #64]	@ (8003584 <BSP_LED_Init+0x58>)
 8003542:	f043 0302 	orr.w	r3, r3, #2
 8003546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003548:	4b0e      	ldr	r3, [pc, #56]	@ (8003584 <BSP_LED_Init+0x58>)
 800354a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8003554:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003558:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800355a:	2301      	movs	r3, #1
 800355c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800355e:	2300      	movs	r3, #0
 8003560:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003562:	2302      	movs	r3, #2
 8003564:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8003566:	79fb      	ldrb	r3, [r7, #7]
 8003568:	4a07      	ldr	r2, [pc, #28]	@ (8003588 <BSP_LED_Init+0x5c>)
 800356a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800356e:	f107 020c 	add.w	r2, r7, #12
 8003572:	4611      	mov	r1, r2
 8003574:	4618      	mov	r0, r3
 8003576:	f004 f911 	bl	800779c <HAL_GPIO_Init>
}
 800357a:	bf00      	nop
 800357c:	3720      	adds	r7, #32
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40021000 	.word	0x40021000
 8003588:	20000690 	.word	0x20000690

0800358c <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	4603      	mov	r3, r0
 8003594:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	4a06      	ldr	r2, [pc, #24]	@ (80035b4 <BSP_LED_On+0x28>)
 800359a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800359e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035a2:	b291      	uxth	r1, r2
 80035a4:	2201      	movs	r2, #1
 80035a6:	4618      	mov	r0, r3
 80035a8:	f004 faa2 	bl	8007af0 <HAL_GPIO_WritePin>
}
 80035ac:	bf00      	nop
 80035ae:	3708      	adds	r7, #8
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	20000690 	.word	0x20000690

080035b8 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80035c2:	79fb      	ldrb	r3, [r7, #7]
 80035c4:	4a06      	ldr	r2, [pc, #24]	@ (80035e0 <BSP_LED_Off+0x28>)
 80035c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035ce:	b291      	uxth	r1, r2
 80035d0:	2200      	movs	r2, #0
 80035d2:	4618      	mov	r0, r3
 80035d4:	f004 fa8c 	bl	8007af0 <HAL_GPIO_WritePin>
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000690 	.word	0x20000690

080035e4 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	4a06      	ldr	r2, [pc, #24]	@ (800360c <BSP_LED_Toggle+0x28>)
 80035f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035fa:	b292      	uxth	r2, r2
 80035fc:	4611      	mov	r1, r2
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 fa8e 	bl	8007b20 <HAL_GPIO_TogglePin>
}
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000690 	.word	0x20000690

08003610 <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line 
  *                                              with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b088      	sub	sp, #32
 8003614:	af00      	add	r7, sp, #0
 8003616:	4603      	mov	r3, r0
 8003618:	460a      	mov	r2, r1
 800361a:	71fb      	strb	r3, [r7, #7]
 800361c:	4613      	mov	r3, r2
 800361e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8003620:	4b24      	ldr	r3, [pc, #144]	@ (80036b4 <BSP_PB_Init+0xa4>)
 8003622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003624:	4a23      	ldr	r2, [pc, #140]	@ (80036b4 <BSP_PB_Init+0xa4>)
 8003626:	f043 0304 	orr.w	r3, r3, #4
 800362a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800362c:	4b21      	ldr	r3, [pc, #132]	@ (80036b4 <BSP_PB_Init+0xa4>)
 800362e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8003638:	79bb      	ldrb	r3, [r7, #6]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d112      	bne.n	8003664 <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 800363e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003642:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8003644:	2300      	movs	r3, #0
 8003646:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8003648:	2301      	movs	r3, #1
 800364a:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800364c:	2302      	movs	r3, #2
 800364e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8003650:	79fb      	ldrb	r3, [r7, #7]
 8003652:	4a19      	ldr	r2, [pc, #100]	@ (80036b8 <BSP_PB_Init+0xa8>)
 8003654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003658:	f107 020c 	add.w	r2, r7, #12
 800365c:	4611      	mov	r1, r2
 800365e:	4618      	mov	r0, r3
 8003660:	f004 f89c 	bl	800779c <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8003664:	79bb      	ldrb	r3, [r7, #6]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d11f      	bne.n	80036aa <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 800366a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800366e:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8003670:	2301      	movs	r3, #1
 8003672:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003674:	2303      	movs	r3, #3
 8003676:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8003678:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800367c:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	4a0d      	ldr	r2, [pc, #52]	@ (80036b8 <BSP_PB_Init+0xa8>)
 8003682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003686:	f107 020c 	add.w	r2, r7, #12
 800368a:	4611      	mov	r1, r2
 800368c:	4618      	mov	r0, r3
 800368e:	f004 f885 	bl	800779c <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8003692:	2328      	movs	r3, #40	@ 0x28
 8003694:	b25b      	sxtb	r3, r3
 8003696:	2200      	movs	r2, #0
 8003698:	210f      	movs	r1, #15
 800369a:	4618      	mov	r0, r3
 800369c:	f003 ffe9 	bl	8007672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80036a0:	2328      	movs	r3, #40	@ 0x28
 80036a2:	b25b      	sxtb	r3, r3
 80036a4:	4618      	mov	r0, r3
 80036a6:	f004 f800 	bl	80076aa <HAL_NVIC_EnableIRQ>
  }
}
 80036aa:	bf00      	nop
 80036ac:	3720      	adds	r7, #32
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	40021000 	.word	0x40021000
 80036b8:	20000694 	.word	0x20000694

080036bc <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08a      	sub	sp, #40	@ 0x28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80036c4:	4b27      	ldr	r3, [pc, #156]	@ (8003764 <I2Cx_MspInit+0xa8>)
 80036c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c8:	4a26      	ldr	r2, [pc, #152]	@ (8003764 <I2Cx_MspInit+0xa8>)
 80036ca:	f043 0302 	orr.w	r3, r3, #2
 80036ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036d0:	4b24      	ldr	r3, [pc, #144]	@ (8003764 <I2Cx_MspInit+0xa8>)
 80036d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	613b      	str	r3, [r7, #16]
 80036da:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80036dc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80036e0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80036e2:	2312      	movs	r3, #18
 80036e4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80036e6:	2301      	movs	r3, #1
 80036e8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ea:	2303      	movs	r3, #3
 80036ec:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80036ee:	2304      	movs	r3, #4
 80036f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80036f2:	f107 0314 	add.w	r3, r7, #20
 80036f6:	4619      	mov	r1, r3
 80036f8:	481b      	ldr	r0, [pc, #108]	@ (8003768 <I2Cx_MspInit+0xac>)
 80036fa:	f004 f84f 	bl	800779c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80036fe:	f107 0314 	add.w	r3, r7, #20
 8003702:	4619      	mov	r1, r3
 8003704:	4818      	ldr	r0, [pc, #96]	@ (8003768 <I2Cx_MspInit+0xac>)
 8003706:	f004 f849 	bl	800779c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800370a:	4b16      	ldr	r3, [pc, #88]	@ (8003764 <I2Cx_MspInit+0xa8>)
 800370c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370e:	4a15      	ldr	r2, [pc, #84]	@ (8003764 <I2Cx_MspInit+0xa8>)
 8003710:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003714:	6593      	str	r3, [r2, #88]	@ 0x58
 8003716:	4b13      	ldr	r3, [pc, #76]	@ (8003764 <I2Cx_MspInit+0xa8>)
 8003718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800371e:	60fb      	str	r3, [r7, #12]
 8003720:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8003722:	4b10      	ldr	r3, [pc, #64]	@ (8003764 <I2Cx_MspInit+0xa8>)
 8003724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003726:	4a0f      	ldr	r2, [pc, #60]	@ (8003764 <I2Cx_MspInit+0xa8>)
 8003728:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800372c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <I2Cx_MspInit+0xa8>)
 8003730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003732:	4a0c      	ldr	r2, [pc, #48]	@ (8003764 <I2Cx_MspInit+0xa8>)
 8003734:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003738:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800373a:	2200      	movs	r2, #0
 800373c:	210f      	movs	r1, #15
 800373e:	2021      	movs	r0, #33	@ 0x21
 8003740:	f003 ff97 	bl	8007672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003744:	2021      	movs	r0, #33	@ 0x21
 8003746:	f003 ffb0 	bl	80076aa <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800374a:	2200      	movs	r2, #0
 800374c:	210f      	movs	r1, #15
 800374e:	2022      	movs	r0, #34	@ 0x22
 8003750:	f003 ff8f 	bl	8007672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8003754:	2022      	movs	r0, #34	@ 0x22
 8003756:	f003 ffa8 	bl	80076aa <HAL_NVIC_EnableIRQ>
}
 800375a:	bf00      	nop
 800375c:	3728      	adds	r7, #40	@ 0x28
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
 8003768:	48000400 	.word	0x48000400

0800376c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a12      	ldr	r2, [pc, #72]	@ (80037c0 <I2Cx_Init+0x54>)
 8003778:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a11      	ldr	r2, [pc, #68]	@ (80037c4 <I2Cx_Init+0x58>)
 800377e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2201      	movs	r2, #1
 800378a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff ff89 	bl	80036bc <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f004 f9ea 	bl	8007b84 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80037b0:	2100      	movs	r1, #0
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f004 ffaa 	bl	800870c <HAL_I2CEx_ConfigAnalogFilter>
}
 80037b8:	bf00      	nop
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40005800 	.word	0x40005800
 80037c4:	00702681 	.word	0x00702681

080037c8 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b08a      	sub	sp, #40	@ 0x28
 80037cc:	af04      	add	r7, sp, #16
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	4608      	mov	r0, r1
 80037d2:	4611      	mov	r1, r2
 80037d4:	461a      	mov	r2, r3
 80037d6:	4603      	mov	r3, r0
 80037d8:	72fb      	strb	r3, [r7, #11]
 80037da:	460b      	mov	r3, r1
 80037dc:	813b      	strh	r3, [r7, #8]
 80037de:	4613      	mov	r3, r2
 80037e0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80037e2:	2300      	movs	r3, #0
 80037e4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80037e6:	7afb      	ldrb	r3, [r7, #11]
 80037e8:	b299      	uxth	r1, r3
 80037ea:	88f8      	ldrh	r0, [r7, #6]
 80037ec:	893a      	ldrh	r2, [r7, #8]
 80037ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037f2:	9302      	str	r3, [sp, #8]
 80037f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80037f6:	9301      	str	r3, [sp, #4]
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	4603      	mov	r3, r0
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f004 fbb2 	bl	8007f68 <HAL_I2C_Mem_Read>
 8003804:	4603      	mov	r3, r0
 8003806:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003808:	7dfb      	ldrb	r3, [r7, #23]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d004      	beq.n	8003818 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800380e:	7afb      	ldrb	r3, [r7, #11]
 8003810:	4619      	mov	r1, r3
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	f000 f832 	bl	800387c <I2Cx_Error>
  }
  return status;
 8003818:	7dfb      	ldrb	r3, [r7, #23]
}
 800381a:	4618      	mov	r0, r3
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003822:	b580      	push	{r7, lr}
 8003824:	b08a      	sub	sp, #40	@ 0x28
 8003826:	af04      	add	r7, sp, #16
 8003828:	60f8      	str	r0, [r7, #12]
 800382a:	4608      	mov	r0, r1
 800382c:	4611      	mov	r1, r2
 800382e:	461a      	mov	r2, r3
 8003830:	4603      	mov	r3, r0
 8003832:	72fb      	strb	r3, [r7, #11]
 8003834:	460b      	mov	r3, r1
 8003836:	813b      	strh	r3, [r7, #8]
 8003838:	4613      	mov	r3, r2
 800383a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800383c:	2300      	movs	r3, #0
 800383e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003840:	7afb      	ldrb	r3, [r7, #11]
 8003842:	b299      	uxth	r1, r3
 8003844:	88f8      	ldrh	r0, [r7, #6]
 8003846:	893a      	ldrh	r2, [r7, #8]
 8003848:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800384c:	9302      	str	r3, [sp, #8]
 800384e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003850:	9301      	str	r3, [sp, #4]
 8003852:	6a3b      	ldr	r3, [r7, #32]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	4603      	mov	r3, r0
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f004 fa71 	bl	8007d40 <HAL_I2C_Mem_Write>
 800385e:	4603      	mov	r3, r0
 8003860:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003862:	7dfb      	ldrb	r3, [r7, #23]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d004      	beq.n	8003872 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003868:	7afb      	ldrb	r3, [r7, #11]
 800386a:	4619      	mov	r1, r3
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 f805 	bl	800387c <I2Cx_Error>
  }
  return status;
 8003872:	7dfb      	ldrb	r3, [r7, #23]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	460b      	mov	r3, r1
 8003886:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f004 fa16 	bl	8007cba <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7ff ff6c 	bl	800376c <I2Cx_Init>
}
 8003894:	bf00      	nop
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80038a0:	4802      	ldr	r0, [pc, #8]	@ (80038ac <SENSOR_IO_Init+0x10>)
 80038a2:	f7ff ff63 	bl	800376c <I2Cx_Init>
}
 80038a6:	bf00      	nop
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20002cf8 	.word	0x20002cf8

080038b0 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af02      	add	r7, sp, #8
 80038b6:	4603      	mov	r3, r0
 80038b8:	71fb      	strb	r3, [r7, #7]
 80038ba:	460b      	mov	r3, r1
 80038bc:	71bb      	strb	r3, [r7, #6]
 80038be:	4613      	mov	r3, r2
 80038c0:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80038c2:	79bb      	ldrb	r3, [r7, #6]
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	79f9      	ldrb	r1, [r7, #7]
 80038c8:	2301      	movs	r3, #1
 80038ca:	9301      	str	r3, [sp, #4]
 80038cc:	1d7b      	adds	r3, r7, #5
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	2301      	movs	r3, #1
 80038d2:	4803      	ldr	r0, [pc, #12]	@ (80038e0 <SENSOR_IO_Write+0x30>)
 80038d4:	f7ff ffa5 	bl	8003822 <I2Cx_WriteMultiple>
}
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	20002cf8 	.word	0x20002cf8

080038e4 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	4603      	mov	r3, r0
 80038ec:	460a      	mov	r2, r1
 80038ee:	71fb      	strb	r3, [r7, #7]
 80038f0:	4613      	mov	r3, r2
 80038f2:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80038f8:	79bb      	ldrb	r3, [r7, #6]
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	79f9      	ldrb	r1, [r7, #7]
 80038fe:	2301      	movs	r3, #1
 8003900:	9301      	str	r3, [sp, #4]
 8003902:	f107 030f 	add.w	r3, r7, #15
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	2301      	movs	r3, #1
 800390a:	4804      	ldr	r0, [pc, #16]	@ (800391c <SENSOR_IO_Read+0x38>)
 800390c:	f7ff ff5c 	bl	80037c8 <I2Cx_ReadMultiple>

  return read_value;
 8003910:	7bfb      	ldrb	r3, [r7, #15]
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20002cf8 	.word	0x20002cf8

08003920 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af02      	add	r7, sp, #8
 8003926:	603a      	str	r2, [r7, #0]
 8003928:	461a      	mov	r2, r3
 800392a:	4603      	mov	r3, r0
 800392c:	71fb      	strb	r3, [r7, #7]
 800392e:	460b      	mov	r3, r1
 8003930:	71bb      	strb	r3, [r7, #6]
 8003932:	4613      	mov	r3, r2
 8003934:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8003936:	79bb      	ldrb	r3, [r7, #6]
 8003938:	b29a      	uxth	r2, r3
 800393a:	79f9      	ldrb	r1, [r7, #7]
 800393c:	88bb      	ldrh	r3, [r7, #4]
 800393e:	9301      	str	r3, [sp, #4]
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	2301      	movs	r3, #1
 8003946:	4804      	ldr	r0, [pc, #16]	@ (8003958 <SENSOR_IO_ReadMultiple+0x38>)
 8003948:	f7ff ff3e 	bl	80037c8 <I2Cx_ReadMultiple>
 800394c:	4603      	mov	r3, r0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20002cf8 	.word	0x20002cf8

0800395c <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8003962:	2300      	movs	r3, #0
 8003964:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8003966:	2300      	movs	r3, #0
 8003968:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800396a:	4b1a      	ldr	r3, [pc, #104]	@ (80039d4 <BSP_ACCELERO_Init+0x78>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	4798      	blx	r3
 8003970:	4603      	mov	r3, r0
 8003972:	2b6a      	cmp	r3, #106	@ 0x6a
 8003974:	d002      	beq.n	800397c <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	73fb      	strb	r3, [r7, #15]
 800397a:	e025      	b.n	80039c8 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 800397c:	4b16      	ldr	r3, [pc, #88]	@ (80039d8 <BSP_ACCELERO_Init+0x7c>)
 800397e:	4a15      	ldr	r2, [pc, #84]	@ (80039d4 <BSP_ACCELERO_Init+0x78>)
 8003980:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8003982:	2330      	movs	r3, #48	@ 0x30
 8003984:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8003986:	2300      	movs	r3, #0
 8003988:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800398a:	2300      	movs	r3, #0
 800398c:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800398e:	2340      	movs	r3, #64	@ 0x40
 8003990:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8003992:	2300      	movs	r3, #0
 8003994:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8003996:	2300      	movs	r3, #0
 8003998:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800399a:	797a      	ldrb	r2, [r7, #5]
 800399c:	7abb      	ldrb	r3, [r7, #10]
 800399e:	4313      	orrs	r3, r2
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80039a4:	7a3b      	ldrb	r3, [r7, #8]
 80039a6:	f043 0304 	orr.w	r3, r3, #4
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	b21b      	sxth	r3, r3
 80039ae:	021b      	lsls	r3, r3, #8
 80039b0:	b21a      	sxth	r2, r3
 80039b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	b21b      	sxth	r3, r3
 80039ba:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80039bc:	4b06      	ldr	r3, [pc, #24]	@ (80039d8 <BSP_ACCELERO_Init+0x7c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	89ba      	ldrh	r2, [r7, #12]
 80039c4:	4610      	mov	r0, r2
 80039c6:	4798      	blx	r3
  }  

  return ret;
 80039c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	200006f4 	.word	0x200006f4
 80039d8:	20002d4c 	.word	0x20002d4c

080039dc <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80039e4:	4b08      	ldr	r3, [pc, #32]	@ (8003a08 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d009      	beq.n	8003a00 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80039ec:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d004      	beq.n	8003a00 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80039f6:	4b04      	ldr	r3, [pc, #16]	@ (8003a08 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	4798      	blx	r3
    }
  }
}
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	20002d4c 	.word	0x20002d4c

08003a0c <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8003a16:	2300      	movs	r3, #0
 8003a18:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8003a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003a8c <BSP_GYRO_Init+0x80>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	4798      	blx	r3
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b6a      	cmp	r3, #106	@ 0x6a
 8003a24:	d002      	beq.n	8003a2c <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	73fb      	strb	r3, [r7, #15]
 8003a2a:	e029      	b.n	8003a80 <BSP_GYRO_Init+0x74>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8003a2c:	4b18      	ldr	r3, [pc, #96]	@ (8003a90 <BSP_GYRO_Init+0x84>)
 8003a2e:	4a17      	ldr	r2, [pc, #92]	@ (8003a8c <BSP_GYRO_Init+0x80>)
 8003a30:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 8003a36:	2330      	movs	r3, #48	@ 0x30
 8003a38:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8003a42:	2340      	movs	r3, #64	@ 0x40
 8003a44:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 8003a46:	2300      	movs	r3, #0
 8003a48:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 8003a4a:	230c      	movs	r3, #12
 8003a4c:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 8003a4e:	7aba      	ldrb	r2, [r7, #10]
 8003a50:	797b      	ldrb	r3, [r7, #5]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8003a58:	7a3b      	ldrb	r3, [r7, #8]
 8003a5a:	f043 0304 	orr.w	r3, r3, #4
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	b21b      	sxth	r3, r3
 8003a62:	021b      	lsls	r3, r3, #8
 8003a64:	b21a      	sxth	r2, r3
 8003a66:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	b21b      	sxth	r3, r3
 8003a6e:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8003a70:	4b07      	ldr	r3, [pc, #28]	@ (8003a90 <BSP_GYRO_Init+0x84>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	89ba      	ldrh	r2, [r7, #12]
 8003a78:	4610      	mov	r0, r2
 8003a7a:	4798      	blx	r3
    
    ret = GYRO_OK;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000728 	.word	0x20000728
 8003a90:	20002d50 	.word	0x20002d50

08003a94 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 8003a9c:	4b08      	ldr	r3, [pc, #32]	@ (8003ac0 <BSP_GYRO_GetXYZ+0x2c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d009      	beq.n	8003ab8 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8003aa4:	4b06      	ldr	r3, [pc, #24]	@ (8003ac0 <BSP_GYRO_GetXYZ+0x2c>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d004      	beq.n	8003ab8 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 8003aae:	4b04      	ldr	r3, [pc, #16]	@ (8003ac0 <BSP_GYRO_GetXYZ+0x2c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	4798      	blx	r3
    }
  }
}
 8003ab8:	bf00      	nop
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	20002d50 	.word	0x20002d50

08003ac4 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8003aca:	4b0c      	ldr	r3, [pc, #48]	@ (8003afc <BSP_HSENSOR_Init+0x38>)
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	20be      	movs	r0, #190	@ 0xbe
 8003ad0:	4798      	blx	r3
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2bbc      	cmp	r3, #188	@ 0xbc
 8003ad6:	d002      	beq.n	8003ade <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	607b      	str	r3, [r7, #4]
 8003adc:	e009      	b.n	8003af2 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8003ade:	4b08      	ldr	r3, [pc, #32]	@ (8003b00 <BSP_HSENSOR_Init+0x3c>)
 8003ae0:	4a06      	ldr	r2, [pc, #24]	@ (8003afc <BSP_HSENSOR_Init+0x38>)
 8003ae2:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8003ae4:	4b06      	ldr	r3, [pc, #24]	@ (8003b00 <BSP_HSENSOR_Init+0x3c>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	20be      	movs	r0, #190	@ 0xbe
 8003aec:	4798      	blx	r3
    ret = HSENSOR_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8003af2:	687b      	ldr	r3, [r7, #4]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	20000698 	.word	0x20000698
 8003b00:	20002d54 	.word	0x20002d54

08003b04 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8003b08:	4b04      	ldr	r3, [pc, #16]	@ (8003b1c <BSP_HSENSOR_ReadHumidity+0x18>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	20be      	movs	r0, #190	@ 0xbe
 8003b10:	4798      	blx	r3
 8003b12:	eef0 7a40 	vmov.f32	s15, s0
}
 8003b16:	eeb0 0a67 	vmov.f32	s0, s15
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	20002d54 	.word	0x20002d54

08003b20 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8003b26:	2300      	movs	r3, #0
 8003b28:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8003b2a:	4b11      	ldr	r3, [pc, #68]	@ (8003b70 <BSP_MAGNETO_Init+0x50>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	4798      	blx	r3
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b3d      	cmp	r3, #61	@ 0x3d
 8003b34:	d002      	beq.n	8003b3c <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	71fb      	strb	r3, [r7, #7]
 8003b3a:	e013      	b.n	8003b64 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8003b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8003b74 <BSP_MAGNETO_Init+0x54>)
 8003b3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003b70 <BSP_MAGNETO_Init+0x50>)
 8003b40:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8003b42:	2358      	movs	r3, #88	@ 0x58
 8003b44:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8003b46:	2300      	movs	r3, #0
 8003b48:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8003b4e:	2308      	movs	r3, #8
 8003b50:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8003b52:	2340      	movs	r3, #64	@ 0x40
 8003b54:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8003b56:	4b07      	ldr	r3, [pc, #28]	@ (8003b74 <BSP_MAGNETO_Init+0x54>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	463a      	mov	r2, r7
 8003b5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b62:	4798      	blx	r3
  } 

  return ret;  
 8003b64:	79fb      	ldrb	r3, [r7, #7]
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	200006b4 	.word	0x200006b4
 8003b74:	20002d58 	.word	0x20002d58

08003b78 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8003b80:	4b08      	ldr	r3, [pc, #32]	@ (8003ba4 <BSP_MAGNETO_GetXYZ+0x2c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d009      	beq.n	8003b9c <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8003b88:	4b06      	ldr	r3, [pc, #24]	@ (8003ba4 <BSP_MAGNETO_GetXYZ+0x2c>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8003b92:	4b04      	ldr	r3, [pc, #16]	@ (8003ba4 <BSP_MAGNETO_GetXYZ+0x2c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	4798      	blx	r3
    }
  }
}
 8003b9c:	bf00      	nop
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20002d58 	.word	0x20002d58

08003ba8 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8003bae:	4b0c      	ldr	r3, [pc, #48]	@ (8003be0 <BSP_PSENSOR_Init+0x38>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	20ba      	movs	r0, #186	@ 0xba
 8003bb4:	4798      	blx	r3
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2bb1      	cmp	r3, #177	@ 0xb1
 8003bba:	d002      	beq.n	8003bc2 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	607b      	str	r3, [r7, #4]
 8003bc0:	e009      	b.n	8003bd6 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8003bc2:	4b08      	ldr	r3, [pc, #32]	@ (8003be4 <BSP_PSENSOR_Init+0x3c>)
 8003bc4:	4a06      	ldr	r2, [pc, #24]	@ (8003be0 <BSP_PSENSOR_Init+0x38>)
 8003bc6:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8003bc8:	4b06      	ldr	r3, [pc, #24]	@ (8003be4 <BSP_PSENSOR_Init+0x3c>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	20ba      	movs	r0, #186	@ 0xba
 8003bd0:	4798      	blx	r3
    ret = PSENSOR_OK;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8003bd6:	687b      	ldr	r3, [r7, #4]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3708      	adds	r7, #8
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	200006e8 	.word	0x200006e8
 8003be4:	20002d5c 	.word	0x20002d5c

08003be8 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8003bec:	4b04      	ldr	r3, [pc, #16]	@ (8003c00 <BSP_PSENSOR_ReadPressure+0x18>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	20ba      	movs	r0, #186	@ 0xba
 8003bf4:	4798      	blx	r3
 8003bf6:	eef0 7a40 	vmov.f32	s15, s0
}
 8003bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	20002d5c 	.word	0x20002d5c

08003c04 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8003c0e:	4b09      	ldr	r3, [pc, #36]	@ (8003c34 <BSP_TSENSOR_Init+0x30>)
 8003c10:	4a09      	ldr	r2, [pc, #36]	@ (8003c38 <BSP_TSENSOR_Init+0x34>)
 8003c12:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8003c14:	f7ff fe42 	bl	800389c <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8003c18:	4b06      	ldr	r3, [pc, #24]	@ (8003c34 <BSP_TSENSOR_Init+0x30>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2100      	movs	r1, #0
 8003c20:	20be      	movs	r0, #190	@ 0xbe
 8003c22:	4798      	blx	r3

  ret = TSENSOR_OK;
 8003c24:	2300      	movs	r3, #0
 8003c26:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8003c28:	79fb      	ldrb	r3, [r7, #7]
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20002d60 	.word	0x20002d60
 8003c38:	200006a4 	.word	0x200006a4

08003c3c <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8003c40:	4b04      	ldr	r3, [pc, #16]	@ (8003c54 <BSP_TSENSOR_ReadTemp+0x18>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	20be      	movs	r0, #190	@ 0xbe
 8003c48:	4798      	blx	r3
 8003c4a:	eef0 7a40 	vmov.f32	s15, s0
}
 8003c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	20002d60 	.word	0x20002d60

08003c58 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	73fb      	strb	r3, [r7, #15]
 8003c66:	2300      	movs	r3, #0
 8003c68:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b2d      	cmp	r3, #45	@ 0x2d
 8003c74:	d119      	bne.n	8003caa <ParseNumber+0x52>
        minus = 1;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	607b      	str	r3, [r7, #4]
        i++;
 8003c80:	7bbb      	ldrb	r3, [r7, #14]
 8003c82:	3301      	adds	r3, #1
 8003c84:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8003c86:	e010      	b.n	8003caa <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8003c88:	68ba      	ldr	r2, [r7, #8]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	4413      	add	r3, r2
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	461a      	mov	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	3b30      	subs	r3, #48	@ 0x30
 8003c9a:	4413      	add	r3, r2
 8003c9c:	60bb      	str	r3, [r7, #8]
        ptr++;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	607b      	str	r3, [r7, #4]
        i++;
 8003ca4:	7bbb      	ldrb	r3, [r7, #14]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	2b2f      	cmp	r3, #47	@ 0x2f
 8003cb0:	d903      	bls.n	8003cba <ParseNumber+0x62>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	2b39      	cmp	r3, #57	@ 0x39
 8003cb8:	d9e6      	bls.n	8003c88 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <ParseNumber+0x6e>
        *cnt = i;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	7bba      	ldrb	r2, [r7, #14]
 8003cc4:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <ParseNumber+0x7a>
        return 0 - sum;
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	425b      	negs	r3, r3
 8003cd0:	e000      	b.n	8003cd4 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8003cd2:	68bb      	ldr	r3, [r7, #8]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8003cea:	2300      	movs	r3, #0
 8003cec:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8003cee:	e019      	b.n	8003d24 <ParseIP+0x44>
    hexcnt = 1;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cfa:	d00e      	beq.n	8003d1a <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8003cfc:	f107 030e 	add.w	r3, r7, #14
 8003d00:	4619      	mov	r1, r3
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f7ff ffa8 	bl	8003c58 <ParseNumber>
 8003d08:	4601      	mov	r1, r0
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	73fa      	strb	r2, [r7, #15]
 8003d10:	461a      	mov	r2, r3
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	4413      	add	r3, r2
 8003d16:	b2ca      	uxtb	r2, r1
 8003d18:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8003d1a:	7bbb      	ldrb	r3, [r7, #14]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4413      	add	r3, r2
 8003d22:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1e1      	bne.n	8003cf0 <ParseIP+0x10>
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
	...

08003d38 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8003d42:	2300      	movs	r3, #0
 8003d44:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	3302      	adds	r3, #2
 8003d4a:	4934      	ldr	r1, [pc, #208]	@ (8003e1c <AT_ParseInfo+0xe4>)
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f009 ff99 	bl	800dc84 <strtok>
 8003d52:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8003d54:	e05a      	b.n	8003e0c <AT_ParseInfo+0xd4>
    switch (num++) {
 8003d56:	7afb      	ldrb	r3, [r7, #11]
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	72fa      	strb	r2, [r7, #11]
 8003d5c:	2b06      	cmp	r3, #6
 8003d5e:	d84f      	bhi.n	8003e00 <AT_ParseInfo+0xc8>
 8003d60:	a201      	add	r2, pc, #4	@ (adr r2, 8003d68 <AT_ParseInfo+0x30>)
 8003d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d66:	bf00      	nop
 8003d68:	08003d85 	.word	0x08003d85
 8003d6c:	08003d93 	.word	0x08003d93
 8003d70:	08003da3 	.word	0x08003da3
 8003d74:	08003db3 	.word	0x08003db3
 8003d78:	08003dc3 	.word	0x08003dc3
 8003d7c:	08003dd3 	.word	0x08003dd3
 8003d80:	08003de7 	.word	0x08003de7
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2220      	movs	r2, #32
 8003d88:	68f9      	ldr	r1, [r7, #12]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f009 ff66 	bl	800dc5c <strncpy>
      break;
 8003d90:	e037      	b.n	8003e02 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	3320      	adds	r3, #32
 8003d96:	2218      	movs	r2, #24
 8003d98:	68f9      	ldr	r1, [r7, #12]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f009 ff5e 	bl	800dc5c <strncpy>
      break;
 8003da0:	e02f      	b.n	8003e02 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	3338      	adds	r3, #56	@ 0x38
 8003da6:	2210      	movs	r2, #16
 8003da8:	68f9      	ldr	r1, [r7, #12]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f009 ff56 	bl	800dc5c <strncpy>
      break;
 8003db0:	e027      	b.n	8003e02 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	3348      	adds	r3, #72	@ 0x48
 8003db6:	2210      	movs	r2, #16
 8003db8:	68f9      	ldr	r1, [r7, #12]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f009 ff4e 	bl	800dc5c <strncpy>
      break;
 8003dc0:	e01f      	b.n	8003e02 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3358      	adds	r3, #88	@ 0x58
 8003dc6:	2210      	movs	r2, #16
 8003dc8:	68f9      	ldr	r1, [r7, #12]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f009 ff46 	bl	800dc5c <strncpy>
      break;
 8003dd0:	e017      	b.n	8003e02 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f7ff ff3f 	bl	8003c58 <ParseNumber>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	461a      	mov	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8003de4:	e00d      	b.n	8003e02 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8003de6:	490e      	ldr	r1, [pc, #56]	@ (8003e20 <AT_ParseInfo+0xe8>)
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f009 ff4b 	bl	800dc84 <strtok>
 8003dee:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3368      	adds	r3, #104	@ 0x68
 8003df4:	2220      	movs	r2, #32
 8003df6:	68f9      	ldr	r1, [r7, #12]
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f009 ff2f 	bl	800dc5c <strncpy>
      break;
 8003dfe:	e000      	b.n	8003e02 <AT_ParseInfo+0xca>

    default: break;
 8003e00:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8003e02:	4906      	ldr	r1, [pc, #24]	@ (8003e1c <AT_ParseInfo+0xe4>)
 8003e04:	2000      	movs	r0, #0
 8003e06:	f009 ff3d 	bl	800dc84 <strtok>
 8003e0a:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1a1      	bne.n	8003d56 <AT_ParseInfo+0x1e>
  }
}
 8003e12:	bf00      	nop
 8003e14:	bf00      	nop
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	08011000 	.word	0x08011000
 8003e20:	08011004 	.word	0x08011004

08003e24 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	3302      	adds	r3, #2
 8003e36:	4952      	ldr	r1, [pc, #328]	@ (8003f80 <AT_ParseConnSettings+0x15c>)
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f009 ff23 	bl	800dc84 <strtok>
 8003e3e:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8003e40:	e095      	b.n	8003f6e <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	1c5a      	adds	r2, r3, #1
 8003e46:	73fa      	strb	r2, [r7, #15]
 8003e48:	2b0b      	cmp	r3, #11
 8003e4a:	d87f      	bhi.n	8003f4c <AT_ParseConnSettings+0x128>
 8003e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e54 <AT_ParseConnSettings+0x30>)
 8003e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e52:	bf00      	nop
 8003e54:	08003e85 	.word	0x08003e85
 8003e58:	08003e93 	.word	0x08003e93
 8003e5c:	08003ea3 	.word	0x08003ea3
 8003e60:	08003eb7 	.word	0x08003eb7
 8003e64:	08003ecb 	.word	0x08003ecb
 8003e68:	08003edf 	.word	0x08003edf
 8003e6c:	08003eed 	.word	0x08003eed
 8003e70:	08003efb 	.word	0x08003efb
 8003e74:	08003f09 	.word	0x08003f09
 8003e78:	08003f17 	.word	0x08003f17
 8003e7c:	08003f25 	.word	0x08003f25
 8003e80:	08003f39 	.word	0x08003f39
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	2221      	movs	r2, #33	@ 0x21
 8003e88:	68b9      	ldr	r1, [r7, #8]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f009 fee6 	bl	800dc5c <strncpy>
      break;
 8003e90:	e05d      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	3321      	adds	r3, #33	@ 0x21
 8003e96:	2221      	movs	r2, #33	@ 0x21
 8003e98:	68b9      	ldr	r1, [r7, #8]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f009 fede 	bl	800dc5c <strncpy>
      break;
 8003ea0:	e055      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	68b8      	ldr	r0, [r7, #8]
 8003ea6:	f7ff fed7 	bl	8003c58 <ParseNumber>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8003eb4:	e04b      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	68b8      	ldr	r0, [r7, #8]
 8003eba:	f7ff fecd 	bl	8003c58 <ParseNumber>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8003ec8:	e041      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8003eca:	2100      	movs	r1, #0
 8003ecc:	68b8      	ldr	r0, [r7, #8]
 8003ece:	f7ff fec3 	bl	8003c58 <ParseNumber>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	b2da      	uxtb	r2, r3
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8003edc:	e037      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	3348      	adds	r3, #72	@ 0x48
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	68b8      	ldr	r0, [r7, #8]
 8003ee6:	f7ff fefb 	bl	8003ce0 <ParseIP>
      break;
 8003eea:	e030      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	334c      	adds	r3, #76	@ 0x4c
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	68b8      	ldr	r0, [r7, #8]
 8003ef4:	f7ff fef4 	bl	8003ce0 <ParseIP>
      break;
 8003ef8:	e029      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	3350      	adds	r3, #80	@ 0x50
 8003efe:	4619      	mov	r1, r3
 8003f00:	68b8      	ldr	r0, [r7, #8]
 8003f02:	f7ff feed 	bl	8003ce0 <ParseIP>
      break;
 8003f06:	e022      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	3354      	adds	r3, #84	@ 0x54
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	68b8      	ldr	r0, [r7, #8]
 8003f10:	f7ff fee6 	bl	8003ce0 <ParseIP>
      break;
 8003f14:	e01b      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	3358      	adds	r3, #88	@ 0x58
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	68b8      	ldr	r0, [r7, #8]
 8003f1e:	f7ff fedf 	bl	8003ce0 <ParseIP>
      break;
 8003f22:	e014      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8003f24:	2100      	movs	r1, #0
 8003f26:	68b8      	ldr	r0, [r7, #8]
 8003f28:	f7ff fe96 	bl	8003c58 <ParseNumber>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8003f36:	e00a      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8003f38:	2100      	movs	r1, #0
 8003f3a:	68b8      	ldr	r0, [r7, #8]
 8003f3c:	f7ff fe8c 	bl	8003c58 <ParseNumber>
 8003f40:	4603      	mov	r3, r0
 8003f42:	b2da      	uxtb	r2, r3
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8003f4a:	e000      	b.n	8003f4e <AT_ParseConnSettings+0x12a>

    default:
      break;
 8003f4c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8003f4e:	490c      	ldr	r1, [pc, #48]	@ (8003f80 <AT_ParseConnSettings+0x15c>)
 8003f50:	2000      	movs	r0, #0
 8003f52:	f009 fe97 	bl	800dc84 <strtok>
 8003f56:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d007      	beq.n	8003f6e <AT_ParseConnSettings+0x14a>
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	3b01      	subs	r3, #1
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	2b2c      	cmp	r3, #44	@ 0x2c
 8003f66:	d102      	bne.n	8003f6e <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8003f68:	7bfb      	ldrb	r3, [r7, #15]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f47f af66 	bne.w	8003e42 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8003f76:	bf00      	nop
 8003f78:	bf00      	nop
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	08011000 	.word	0x08011000

08003f84 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8003f84:	b590      	push	{r4, r7, lr}
 8003f86:	b087      	sub	sp, #28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]
  int16_t recv_len = 0;
 8003f94:	2300      	movs	r3, #0
 8003f96:	827b      	strh	r3, [r7, #18]
  LOCK_WIFI();  

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8003f9e:	68b8      	ldr	r0, [r7, #8]
 8003fa0:	f7fc f97e 	bl	80002a0 <strlen>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	b299      	uxth	r1, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8003fae:	461a      	mov	r2, r3
 8003fb0:	68b8      	ldr	r0, [r7, #8]
 8003fb2:	47a0      	blx	r4
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	617b      	str	r3, [r7, #20]

  if( ret > 0)
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	dd33      	ble.n	8004026 <AT_ExecuteCommand+0xa2>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8003fca:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	4798      	blx	r3
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	827b      	strh	r3, [r7, #18]
    if((recv_len > 0) && (recv_len < ES_WIFI_DATA_SIZE))
 8003fd6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	dd1c      	ble.n	8004018 <AT_ExecuteCommand+0x94>
 8003fde:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003fe2:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8003fe6:	da17      	bge.n	8004018 <AT_ExecuteCommand+0x94>
    {
      *(pdata + recv_len) = 0;
 8003fe8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	4413      	add	r3, r2
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 8003ff4:	490e      	ldr	r1, [pc, #56]	@ (8004030 <AT_ExecuteCommand+0xac>)
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f009 fea0 	bl	800dd3c <strstr>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <AT_ExecuteCommand+0x82>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8004002:	2300      	movs	r3, #0
 8004004:	e010      	b.n	8004028 <AT_ExecuteCommand+0xa4>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8004006:	490b      	ldr	r1, [pc, #44]	@ (8004034 <AT_ExecuteCommand+0xb0>)
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f009 fe97 	bl	800dd3c <strstr>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <AT_ExecuteCommand+0x94>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8004014:	2305      	movs	r3, #5
 8004016:	e007      	b.n	8004028 <AT_ExecuteCommand+0xa4>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER ) 
 8004018:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800401c:	f113 0f04 	cmn.w	r3, #4
 8004020:	d101      	bne.n	8004026 <AT_ExecuteCommand+0xa2>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8004022:	2306      	movs	r3, #6
 8004024:	e000      	b.n	8004028 <AT_ExecuteCommand+0xa4>
    }
  }
  UNLOCK_WIFI();  
  return ES_WIFI_STATUS_IO_ERROR;
 8004026:	2304      	movs	r3, #4
}
 8004028:	4618      	mov	r0, r3
 800402a:	371c      	adds	r7, #28
 800402c:	46bd      	mov	sp, r7
 800402e:	bd90      	pop	{r4, r7, pc}
 8004030:	08011008 	.word	0x08011008
 8004034:	08011014 	.word	0x08011014

08004038 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8004046:	2300      	movs	r3, #0
 8004048:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 800404a:	2300      	movs	r3, #0
 800404c:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 800404e:	2300      	movs	r3, #0
 8004050:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();  
  cmd_len = strlen((char*)cmd);
 8004052:	68b8      	ldr	r0, [r7, #8]
 8004054:	f7fc f924 	bl	80002a0 <strlen>
 8004058:	4603      	mov	r3, r0
 800405a:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 800405c:	8a7b      	ldrh	r3, [r7, #18]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <AT_RequestSendData+0x32>
 8004066:	2302      	movs	r3, #2
 8004068:	e053      	b.n	8004112 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8004076:	8a79      	ldrh	r1, [r7, #18]
 8004078:	68b8      	ldr	r0, [r7, #8]
 800407a:	4798      	blx	r3
 800407c:	4603      	mov	r3, r0
 800407e:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8004080:	8a3a      	ldrh	r2, [r7, #16]
 8004082:	8a7b      	ldrh	r3, [r7, #18]
 8004084:	429a      	cmp	r2, r3
 8004086:	d143      	bne.n	8004110 <AT_RequestSendData+0xd8>
  {    
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8004094:	8879      	ldrh	r1, [r7, #2]
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	4798      	blx	r3
 800409a:	4603      	mov	r3, r0
 800409c:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 800409e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80040a2:	887b      	ldrh	r3, [r7, #2]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d131      	bne.n	800410c <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80040b4:	2100      	movs	r1, #0
 80040b6:	6a38      	ldr	r0, [r7, #32]
 80040b8:	4798      	blx	r3
 80040ba:	4603      	mov	r3, r0
 80040bc:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 80040be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	dd19      	ble.n	80040fa <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 80040c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80040ca:	6a3a      	ldr	r2, [r7, #32]
 80040cc:	4413      	add	r3, r2
 80040ce:	2200      	movs	r2, #0
 80040d0:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 80040d2:	4912      	ldr	r1, [pc, #72]	@ (800411c <AT_RequestSendData+0xe4>)
 80040d4:	6a38      	ldr	r0, [r7, #32]
 80040d6:	f009 fe31 	bl	800dd3c <strstr>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d001      	beq.n	80040e4 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 80040e0:	2300      	movs	r3, #0
 80040e2:	e016      	b.n	8004112 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 80040e4:	490e      	ldr	r1, [pc, #56]	@ (8004120 <AT_RequestSendData+0xe8>)
 80040e6:	6a38      	ldr	r0, [r7, #32]
 80040e8:	f009 fe28 	bl	800dd3c <strstr>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80040f2:	2305      	movs	r3, #5
 80040f4:	e00d      	b.n	8004112 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 80040f6:	2302      	movs	r3, #2
 80040f8:	e00b      	b.n	8004112 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER ) 
 80040fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80040fe:	f113 0f04 	cmn.w	r3, #4
 8004102:	d101      	bne.n	8004108 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8004104:	2306      	movs	r3, #6
 8004106:	e004      	b.n	8004112 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8004108:	2302      	movs	r3, #2
 800410a:	e002      	b.n	8004112 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 800410c:	2302      	movs	r3, #2
 800410e:	e000      	b.n	8004112 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8004110:	2304      	movs	r3, #4
}
 8004112:	4618      	mov	r0, r3
 8004114:	3718      	adds	r7, #24
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	08011008 	.word	0x08011008
 8004120:	08011014 	.word	0x08011014

08004124 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800412c:	2302      	movs	r3, #2
 800412e:	73fb      	strb	r3, [r7, #15]
  aos_mutex_new(&es_wifi_mutex);
#endif

  LOCK_WIFI();  

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004136:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004140:	2000      	movs	r0, #0
 8004142:	4798      	blx	r3
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d113      	bne.n	8004172 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004150:	461a      	mov	r2, r3
 8004152:	490a      	ldr	r1, [pc, #40]	@ (800417c <ES_WIFI_Init+0x58>)
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7ff ff15 	bl	8003f84 <AT_ExecuteCommand>
 800415a:	4603      	mov	r3, r0
 800415c:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d106      	bne.n	8004172 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff fde3 	bl	8003d38 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8004172:	7bfb      	ldrb	r3, [r7, #15]
}
 8004174:	4618      	mov	r0, r3
 8004176:	3710      	adds	r7, #16
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	08011024 	.word	0x08011024

08004180 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
 800418c:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00b      	beq.n	80041ac <ES_WIFI_RegisterBusIO+0x2c>
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d008      	beq.n	80041ac <ES_WIFI_RegisterBusIO+0x2c>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d005      	beq.n	80041ac <ES_WIFI_RegisterBusIO+0x2c>
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d002      	beq.n	80041ac <ES_WIFI_RegisterBusIO+0x2c>
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d101      	bne.n	80041b0 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 80041ac:	2302      	movs	r3, #2
 80041ae:	e014      	b.n	80041da <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	69fa      	ldr	r2, [r7, #28]
 80041cc:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
	...

080041e8 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
 80041f4:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();  

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	4932      	ldr	r1, [pc, #200]	@ (80042c8 <ES_WIFI_Connect+0xe0>)
 8004200:	4618      	mov	r0, r3
 8004202:	f009 fbed 	bl	800d9e0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004212:	461a      	mov	r2, r3
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f7ff feb5 	bl	8003f84 <AT_ExecuteCommand>
 800421a:	4603      	mov	r3, r0
 800421c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 800421e:	7dfb      	ldrb	r3, [r7, #23]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d14b      	bne.n	80042bc <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	4927      	ldr	r1, [pc, #156]	@ (80042cc <ES_WIFI_Connect+0xe4>)
 800422e:	4618      	mov	r0, r3
 8004230:	f009 fbd6 	bl	800d9e0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004240:	461a      	mov	r2, r3
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f7ff fe9e 	bl	8003f84 <AT_ExecuteCommand>
 8004248:	4603      	mov	r3, r0
 800424a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800424c:	7dfb      	ldrb	r3, [r7, #23]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d134      	bne.n	80042bc <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	78fa      	ldrb	r2, [r7, #3]
 8004256:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004260:	78fa      	ldrb	r2, [r7, #3]
 8004262:	491b      	ldr	r1, [pc, #108]	@ (80042d0 <ES_WIFI_Connect+0xe8>)
 8004264:	4618      	mov	r0, r3
 8004266:	f009 fbbb 	bl	800d9e0 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004276:	461a      	mov	r2, r3
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f7ff fe83 	bl	8003f84 <AT_ExecuteCommand>
 800427e:	4603      	mov	r3, r0
 8004280:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8004282:	7dfb      	ldrb	r3, [r7, #23]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d119      	bne.n	80042bc <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800428e:	4911      	ldr	r1, [pc, #68]	@ (80042d4 <ES_WIFI_Connect+0xec>)
 8004290:	4618      	mov	r0, r3
 8004292:	f009 fba5 	bl	800d9e0 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80042a2:	461a      	mov	r2, r3
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f7ff fe6d 	bl	8003f84 <AT_ExecuteCommand>
 80042aa:	4603      	mov	r3, r0
 80042ac:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 80042ae:	7dfb      	ldrb	r3, [r7, #23]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d103      	bne.n	80042bc <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 80042bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3718      	adds	r7, #24
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	08011030 	.word	0x08011030
 80042cc:	08011038 	.word	0x08011038
 80042d0:	08011040 	.word	0x08011040
 80042d4:	08011048 	.word	0x08011048

080042d8 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();  

  sprintf((char*)Obj->CmdData,"C?\r");
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80042e6:	4910      	ldr	r1, [pc, #64]	@ (8004328 <ES_WIFI_GetNetworkSettings+0x50>)
 80042e8:	4618      	mov	r0, r3
 80042ea:	f009 fb79 	bl	800d9e0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80042fa:	461a      	mov	r2, r3
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f7ff fe41 	bl	8003f84 <AT_ExecuteCommand>
 8004302:	4603      	mov	r3, r0
 8004304:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8004306:	7bfb      	ldrb	r3, [r7, #15]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d108      	bne.n	800431e <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	338d      	adds	r3, #141	@ 0x8d
 8004316:	4619      	mov	r1, r3
 8004318:	4610      	mov	r0, r2
 800431a:	f7ff fd83 	bl	8003e24 <AT_ParseConnSettings>
  }
  
  UNLOCK_WIFI();
  return ret;
 800431e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	08011054 	.word	0x08011054

0800432c <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 800432c:	b590      	push	{r4, r7, lr}
 800432e:	b087      	sub	sp, #28
 8004330:	af02      	add	r7, sp, #8
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8004336:	2300      	movs	r3, #0
 8004338:	73fb      	strb	r3, [r7, #15]
  LOCK_WIFI();  

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	785b      	ldrb	r3, [r3, #1]
 8004344:	461a      	mov	r2, r3
 8004346:	4951      	ldr	r1, [pc, #324]	@ (800448c <ES_WIFI_StartClientConnection+0x160>)
 8004348:	f009 fb4a 	bl	800d9e0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004358:	461a      	mov	r2, r3
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7ff fe12 	bl	8003f84 <AT_ExecuteCommand>
 8004360:	4603      	mov	r3, r0
 8004362:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8004364:	7bfb      	ldrb	r3, [r7, #15]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d114      	bne.n	8004394 <ES_WIFI_StartClientConnection+0x68>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	461a      	mov	r2, r3
 8004376:	4946      	ldr	r1, [pc, #280]	@ (8004490 <ES_WIFI_StartClientConnection+0x164>)
 8004378:	f009 fb32 	bl	800d9e0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004388:	461a      	mov	r2, r3
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7ff fdfa 	bl	8003f84 <AT_ExecuteCommand>
 8004390:	4603      	mov	r3, r0
 8004392:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->LocalPort > 0))
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d118      	bne.n	80043cc <ES_WIFI_StartClientConnection+0xa0>
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	889b      	ldrh	r3, [r3, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d014      	beq.n	80043cc <ES_WIFI_StartClientConnection+0xa0>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	889b      	ldrh	r3, [r3, #4]
 80043ac:	461a      	mov	r2, r3
 80043ae:	4939      	ldr	r1, [pc, #228]	@ (8004494 <ES_WIFI_StartClientConnection+0x168>)
 80043b0:	f009 fb16 	bl	800d9e0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80043c0:	461a      	mov	r2, r3
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7ff fdde 	bl	8003f84 <AT_ExecuteCommand>
 80043c8:	4603      	mov	r3, r0
 80043ca:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->RemotePort > 0))
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d118      	bne.n	8004404 <ES_WIFI_StartClientConnection+0xd8>
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	885b      	ldrh	r3, [r3, #2]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d014      	beq.n	8004404 <ES_WIFI_StartClientConnection+0xd8>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	885b      	ldrh	r3, [r3, #2]
 80043e4:	461a      	mov	r2, r3
 80043e6:	492c      	ldr	r1, [pc, #176]	@ (8004498 <ES_WIFI_StartClientConnection+0x16c>)
 80043e8:	f009 fafa 	bl	800d9e0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80043f8:	461a      	mov	r2, r3
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff fdc2 	bl	8003f84 <AT_ExecuteCommand>
 8004400:	4603      	mov	r3, r0
 8004402:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_CONNECTION))
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d124      	bne.n	8004454 <ES_WIFI_StartClientConnection+0x128>
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d120      	bne.n	8004454 <ES_WIFI_StartClientConnection+0x128>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	799b      	ldrb	r3, [r3, #6]
 800441c:	4619      	mov	r1, r3
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	79db      	ldrb	r3, [r3, #7]
 8004422:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8004428:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800442e:	9301      	str	r3, [sp, #4]
 8004430:	9200      	str	r2, [sp, #0]
 8004432:	4623      	mov	r3, r4
 8004434:	460a      	mov	r2, r1
 8004436:	4919      	ldr	r1, [pc, #100]	@ (800449c <ES_WIFI_StartClientConnection+0x170>)
 8004438:	f009 fad2 	bl	800d9e0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004448:	461a      	mov	r2, r3
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff fd9a 	bl	8003f84 <AT_ExecuteCommand>
 8004450:	4603      	mov	r3, r0
 8004452:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8004454:	7bfb      	ldrb	r3, [r7, #15]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d112      	bne.n	8004480 <ES_WIFI_StartClientConnection+0x154>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004460:	490f      	ldr	r1, [pc, #60]	@ (80044a0 <ES_WIFI_StartClientConnection+0x174>)
 8004462:	4618      	mov	r0, r3
 8004464:	f009 fabc 	bl	800d9e0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004474:	461a      	mov	r2, r3
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7ff fd84 	bl	8003f84 <AT_ExecuteCommand>
 800447c:	4603      	mov	r3, r0
 800447e:	73fb      	strb	r3, [r7, #15]
  }
  
  UNLOCK_WIFI();
  return ret;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	bd90      	pop	{r4, r7, pc}
 800448a:	bf00      	nop
 800448c:	08011128 	.word	0x08011128
 8004490:	08011130 	.word	0x08011130
 8004494:	08011138 	.word	0x08011138
 8004498:	08011140 	.word	0x08011140
 800449c:	08011148 	.word	0x08011148
 80044a0:	08011158 	.word	0x08011158

080044a4 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	607a      	str	r2, [r7, #4]
 80044ae:	461a      	mov	r2, r3
 80044b0:	460b      	mov	r3, r1
 80044b2:	72fb      	strb	r3, [r7, #11]
 80044b4:	4613      	mov	r3, r2
 80044b6:	813b      	strh	r3, [r7, #8]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80044b8:	2302      	movs	r3, #2
 80044ba:	75fb      	strb	r3, [r7, #23]
  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 80044bc:	893b      	ldrh	r3, [r7, #8]
 80044be:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80044c2:	d302      	bcc.n	80044ca <ES_WIFI_SendData+0x26>
 80044c4:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80044c8:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	893a      	ldrh	r2, [r7, #8]
 80044ce:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80044d6:	7afa      	ldrb	r2, [r7, #11]
 80044d8:	4942      	ldr	r1, [pc, #264]	@ (80045e4 <ES_WIFI_SendData+0x140>)
 80044da:	4618      	mov	r0, r3
 80044dc:	f009 fa80 	bl	800d9e0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80044ec:	461a      	mov	r2, r3
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f7ff fd48 	bl	8003f84 <AT_ExecuteCommand>
 80044f4:	4603      	mov	r3, r0
 80044f6:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80044f8:	7dfb      	ldrb	r3, [r7, #23]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d15e      	bne.n	80045bc <ES_WIFI_SendData+0x118>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",Timeout);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004506:	4938      	ldr	r1, [pc, #224]	@ (80045e8 <ES_WIFI_SendData+0x144>)
 8004508:	4618      	mov	r0, r3
 800450a:	f009 fa69 	bl	800d9e0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800451a:	461a      	mov	r2, r3
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f7ff fd31 	bl	8003f84 <AT_ExecuteCommand>
 8004522:	4603      	mov	r3, r0
 8004524:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8004526:	7dfb      	ldrb	r3, [r7, #23]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d13d      	bne.n	80045a8 <ES_WIFI_SendData+0x104>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004532:	893a      	ldrh	r2, [r7, #8]
 8004534:	492d      	ldr	r1, [pc, #180]	@ (80045ec <ES_WIFI_SendData+0x148>)
 8004536:	4618      	mov	r0, r3
 8004538:	f009 fa52 	bl	800d9e0 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004548:	893a      	ldrh	r2, [r7, #8]
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	4613      	mov	r3, r2
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f7ff fd71 	bl	8004038 <AT_RequestSendData>
 8004556:	4603      	mov	r3, r0
 8004558:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 800455a:	7dfb      	ldrb	r3, [r7, #23]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d119      	bne.n	8004594 <ES_WIFI_SendData+0xf0>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004566:	4922      	ldr	r1, [pc, #136]	@ (80045f0 <ES_WIFI_SendData+0x14c>)
 8004568:	4618      	mov	r0, r3
 800456a:	f009 fbe7 	bl	800dd3c <strstr>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d02c      	beq.n	80045ce <ES_WIFI_SendData+0x12a>
        {
          ES_WIFI_DEBUG("SEnd Data detect error %s\n", (char *)Obj->CmdData);
 8004574:	f240 722c 	movw	r2, #1836	@ 0x72c
 8004578:	491e      	ldr	r1, [pc, #120]	@ (80045f4 <ES_WIFI_SendData+0x150>)
 800457a:	481f      	ldr	r0, [pc, #124]	@ (80045f8 <ES_WIFI_SendData+0x154>)
 800457c:	f009 f9c0 	bl	800d900 <iprintf>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004586:	4619      	mov	r1, r3
 8004588:	481c      	ldr	r0, [pc, #112]	@ (80045fc <ES_WIFI_SendData+0x158>)
 800458a:	f009 f9b9 	bl	800d900 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800458e:	2302      	movs	r3, #2
 8004590:	75fb      	strb	r3, [r7, #23]
 8004592:	e01c      	b.n	80045ce <ES_WIFI_SendData+0x12a>
        }
      }
      else
      {
        ES_WIFI_DEBUG("Send Data command failed\n");
 8004594:	f240 7232 	movw	r2, #1842	@ 0x732
 8004598:	4916      	ldr	r1, [pc, #88]	@ (80045f4 <ES_WIFI_SendData+0x150>)
 800459a:	4817      	ldr	r0, [pc, #92]	@ (80045f8 <ES_WIFI_SendData+0x154>)
 800459c:	f009 f9b0 	bl	800d900 <iprintf>
 80045a0:	4817      	ldr	r0, [pc, #92]	@ (8004600 <ES_WIFI_SendData+0x15c>)
 80045a2:	f009 fa15 	bl	800d9d0 <puts>
 80045a6:	e012      	b.n	80045ce <ES_WIFI_SendData+0x12a>
      }
    }
    else
    {
      ES_WIFI_DEBUG("S2 command failed\n");
 80045a8:	f240 7237 	movw	r2, #1847	@ 0x737
 80045ac:	4911      	ldr	r1, [pc, #68]	@ (80045f4 <ES_WIFI_SendData+0x150>)
 80045ae:	4812      	ldr	r0, [pc, #72]	@ (80045f8 <ES_WIFI_SendData+0x154>)
 80045b0:	f009 f9a6 	bl	800d900 <iprintf>
 80045b4:	4813      	ldr	r0, [pc, #76]	@ (8004604 <ES_WIFI_SendData+0x160>)
 80045b6:	f009 fa0b 	bl	800d9d0 <puts>
 80045ba:	e008      	b.n	80045ce <ES_WIFI_SendData+0x12a>
    }
  }
  else
  {
   ES_WIFI_DEBUG("P0 command failed\n");
 80045bc:	f240 723c 	movw	r2, #1852	@ 0x73c
 80045c0:	490c      	ldr	r1, [pc, #48]	@ (80045f4 <ES_WIFI_SendData+0x150>)
 80045c2:	480d      	ldr	r0, [pc, #52]	@ (80045f8 <ES_WIFI_SendData+0x154>)
 80045c4:	f009 f99c 	bl	800d900 <iprintf>
 80045c8:	480f      	ldr	r0, [pc, #60]	@ (8004608 <ES_WIFI_SendData+0x164>)
 80045ca:	f009 fa01 	bl	800d9d0 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 80045ce:	7dfb      	ldrb	r3, [r7, #23]
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d102      	bne.n	80045da <ES_WIFI_SendData+0x136>
  {
    *SentLen = 0;
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	2200      	movs	r2, #0
 80045d8:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 80045da:	7dfb      	ldrb	r3, [r7, #23]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3718      	adds	r7, #24
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	08011128 	.word	0x08011128
 80045e8:	080111b4 	.word	0x080111b4
 80045ec:	080111bc 	.word	0x080111bc
 80045f0:	080111c8 	.word	0x080111c8
 80045f4:	080111d0 	.word	0x080111d0
 80045f8:	080111fc 	.word	0x080111fc
 80045fc:	08011204 	.word	0x08011204
 8004600:	08011220 	.word	0x08011220
 8004604:	0801123c 	.word	0x0801123c
 8004608:	08011250 	.word	0x08011250

0800460c <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	4603      	mov	r3, r0
 8004614:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2120      	movs	r1, #32
 800461c:	4618      	mov	r0, r3
 800461e:	f7ff f961 	bl	80038e4 <SENSOR_IO_Read>
 8004622:	4603      	mov	r3, r0
 8004624:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
 8004628:	f023 0304 	bic.w	r3, r3, #4
 800462c:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800462e:	7bfb      	ldrb	r3, [r7, #15]
 8004630:	f043 0304 	orr.w	r3, r3, #4
 8004634:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8004636:	7bfb      	ldrb	r3, [r7, #15]
 8004638:	f023 0303 	bic.w	r3, r3, #3
 800463c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800463e:	7bfb      	ldrb	r3, [r7, #15]
 8004640:	f043 0301 	orr.w	r3, r3, #1
 8004644:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004646:	7bfb      	ldrb	r3, [r7, #15]
 8004648:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800464c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800464e:	88fb      	ldrh	r3, [r7, #6]
 8004650:	b2db      	uxtb	r3, r3
 8004652:	7bfa      	ldrb	r2, [r7, #15]
 8004654:	2120      	movs	r1, #32
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff f92a 	bl	80038b0 <SENSOR_IO_Write>
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	4603      	mov	r3, r0
 800466c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800466e:	2300      	movs	r3, #0
 8004670:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8004672:	f7ff f913 	bl	800389c <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8004676:	88fb      	ldrh	r3, [r7, #6]
 8004678:	b2db      	uxtb	r3, r3
 800467a:	210f      	movs	r1, #15
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff f931 	bl	80038e4 <SENSOR_IO_Read>
 8004682:	4603      	mov	r3, r0
 8004684:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8004686:	7bfb      	ldrb	r3, [r7, #15]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af00      	add	r7, sp, #0
 8004696:	4603      	mov	r3, r0
 8004698:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800469a:	88fb      	ldrh	r3, [r7, #6]
 800469c:	b2d8      	uxtb	r0, r3
 800469e:	f107 020c 	add.w	r2, r7, #12
 80046a2:	2302      	movs	r3, #2
 80046a4:	21b0      	movs	r1, #176	@ 0xb0
 80046a6:	f7ff f93b 	bl	8003920 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 80046aa:	7b3b      	ldrb	r3, [r7, #12]
 80046ac:	085b      	lsrs	r3, r3, #1
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80046b2:	7b7b      	ldrb	r3, [r7, #13]
 80046b4:	085b      	lsrs	r3, r3, #1
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80046ba:	88fb      	ldrh	r3, [r7, #6]
 80046bc:	b2d8      	uxtb	r0, r3
 80046be:	f107 020c 	add.w	r2, r7, #12
 80046c2:	2302      	movs	r3, #2
 80046c4:	21b6      	movs	r1, #182	@ 0xb6
 80046c6:	f7ff f92b 	bl	8003920 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80046ca:	7b7b      	ldrb	r3, [r7, #13]
 80046cc:	b21b      	sxth	r3, r3
 80046ce:	021b      	lsls	r3, r3, #8
 80046d0:	b21a      	sxth	r2, r3
 80046d2:	7b3b      	ldrb	r3, [r7, #12]
 80046d4:	b21b      	sxth	r3, r3
 80046d6:	4313      	orrs	r3, r2
 80046d8:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80046da:	88fb      	ldrh	r3, [r7, #6]
 80046dc:	b2d8      	uxtb	r0, r3
 80046de:	f107 020c 	add.w	r2, r7, #12
 80046e2:	2302      	movs	r3, #2
 80046e4:	21ba      	movs	r1, #186	@ 0xba
 80046e6:	f7ff f91b 	bl	8003920 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80046ea:	7b7b      	ldrb	r3, [r7, #13]
 80046ec:	b21b      	sxth	r3, r3
 80046ee:	021b      	lsls	r3, r3, #8
 80046f0:	b21a      	sxth	r2, r3
 80046f2:	7b3b      	ldrb	r3, [r7, #12]
 80046f4:	b21b      	sxth	r3, r3
 80046f6:	4313      	orrs	r3, r2
 80046f8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80046fa:	88fb      	ldrh	r3, [r7, #6]
 80046fc:	b2d8      	uxtb	r0, r3
 80046fe:	f107 020c 	add.w	r2, r7, #12
 8004702:	2302      	movs	r3, #2
 8004704:	21a8      	movs	r1, #168	@ 0xa8
 8004706:	f7ff f90b 	bl	8003920 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800470a:	7b7b      	ldrb	r3, [r7, #13]
 800470c:	b21b      	sxth	r3, r3
 800470e:	021b      	lsls	r3, r3, #8
 8004710:	b21a      	sxth	r2, r3
 8004712:	7b3b      	ldrb	r3, [r7, #12]
 8004714:	b21b      	sxth	r3, r3
 8004716:	4313      	orrs	r3, r2
 8004718:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800471a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800471e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	ee07 3a90 	vmov	s15, r3
 8004728:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800472c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004730:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	ee07 3a90 	vmov	s15, r3
 800473a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800473e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004742:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004746:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	ee07 3a90 	vmov	s15, r3
 8004750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004754:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004758:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800475c:	ee07 3a90 	vmov	s15, r3
 8004760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004764:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004768:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800476c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004770:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004774:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004778:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800477c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004780:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80047c4 <HTS221_H_ReadHumidity+0x134>
 8004784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800478c:	dd01      	ble.n	8004792 <HTS221_H_ReadHumidity+0x102>
 800478e:	4b0e      	ldr	r3, [pc, #56]	@ (80047c8 <HTS221_H_ReadHumidity+0x138>)
 8004790:	e00a      	b.n	80047a8 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8004792:	edd7 7a04 	vldr	s15, [r7, #16]
 8004796:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800479a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479e:	d502      	bpl.n	80047a6 <HTS221_H_ReadHumidity+0x116>
 80047a0:	f04f 0300 	mov.w	r3, #0
 80047a4:	e000      	b.n	80047a8 <HTS221_H_ReadHumidity+0x118>
 80047a6:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 80047a8:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 80047aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80047ae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80047b2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80047b6:	eef0 7a66 	vmov.f32	s15, s13
}
 80047ba:	eeb0 0a67 	vmov.f32	s0, s15
 80047be:	3720      	adds	r7, #32
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	447a0000 	.word	0x447a0000
 80047c8:	447a0000 	.word	0x447a0000

080047cc <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	4603      	mov	r3, r0
 80047d4:	6039      	str	r1, [r7, #0]
 80047d6:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80047d8:	88fb      	ldrh	r3, [r7, #6]
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2120      	movs	r1, #32
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff f880 	bl	80038e4 <SENSOR_IO_Read>
 80047e4:	4603      	mov	r3, r0
 80047e6:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80047e8:	7bfb      	ldrb	r3, [r7, #15]
 80047ea:	f023 0304 	bic.w	r3, r3, #4
 80047ee:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
 80047f2:	f043 0304 	orr.w	r3, r3, #4
 80047f6:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80047f8:	7bfb      	ldrb	r3, [r7, #15]
 80047fa:	f023 0303 	bic.w	r3, r3, #3
 80047fe:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8004800:	7bfb      	ldrb	r3, [r7, #15]
 8004802:	f043 0301 	orr.w	r3, r3, #1
 8004806:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800480e:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	b2db      	uxtb	r3, r3
 8004814:	7bfa      	ldrb	r2, [r7, #15]
 8004816:	2120      	movs	r1, #32
 8004818:	4618      	mov	r0, r3
 800481a:	f7ff f849 	bl	80038b0 <SENSOR_IO_Write>
}
 800481e:	bf00      	nop
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8004826:	b580      	push	{r7, lr}
 8004828:	b088      	sub	sp, #32
 800482a:	af00      	add	r7, sp, #0
 800482c:	4603      	mov	r3, r0
 800482e:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8004830:	88fb      	ldrh	r3, [r7, #6]
 8004832:	b2d8      	uxtb	r0, r3
 8004834:	f107 0208 	add.w	r2, r7, #8
 8004838:	2302      	movs	r3, #2
 800483a:	21b2      	movs	r1, #178	@ 0xb2
 800483c:	f7ff f870 	bl	8003920 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2135      	movs	r1, #53	@ 0x35
 8004846:	4618      	mov	r0, r3
 8004848:	f7ff f84c 	bl	80038e4 <SENSOR_IO_Read>
 800484c:	4603      	mov	r3, r0
 800484e:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8004850:	7ffb      	ldrb	r3, [r7, #31]
 8004852:	b21b      	sxth	r3, r3
 8004854:	021b      	lsls	r3, r3, #8
 8004856:	b21b      	sxth	r3, r3
 8004858:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800485c:	b21a      	sxth	r2, r3
 800485e:	7a3b      	ldrb	r3, [r7, #8]
 8004860:	b21b      	sxth	r3, r3
 8004862:	4313      	orrs	r3, r2
 8004864:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8004866:	7ffb      	ldrb	r3, [r7, #31]
 8004868:	b21b      	sxth	r3, r3
 800486a:	019b      	lsls	r3, r3, #6
 800486c:	b21b      	sxth	r3, r3
 800486e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004872:	b21a      	sxth	r2, r3
 8004874:	7a7b      	ldrb	r3, [r7, #9]
 8004876:	b21b      	sxth	r3, r3
 8004878:	4313      	orrs	r3, r2
 800487a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800487c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004880:	10db      	asrs	r3, r3, #3
 8004882:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8004884:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004888:	10db      	asrs	r3, r3, #3
 800488a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800488c:	88fb      	ldrh	r3, [r7, #6]
 800488e:	b2d8      	uxtb	r0, r3
 8004890:	f107 0208 	add.w	r2, r7, #8
 8004894:	2304      	movs	r3, #4
 8004896:	21bc      	movs	r1, #188	@ 0xbc
 8004898:	f7ff f842 	bl	8003920 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800489c:	7a7b      	ldrb	r3, [r7, #9]
 800489e:	b21b      	sxth	r3, r3
 80048a0:	021b      	lsls	r3, r3, #8
 80048a2:	b21a      	sxth	r2, r3
 80048a4:	7a3b      	ldrb	r3, [r7, #8]
 80048a6:	b21b      	sxth	r3, r3
 80048a8:	4313      	orrs	r3, r2
 80048aa:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80048ac:	7afb      	ldrb	r3, [r7, #11]
 80048ae:	b21b      	sxth	r3, r3
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	b21a      	sxth	r2, r3
 80048b4:	7abb      	ldrb	r3, [r7, #10]
 80048b6:	b21b      	sxth	r3, r3
 80048b8:	4313      	orrs	r3, r2
 80048ba:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80048bc:	88fb      	ldrh	r3, [r7, #6]
 80048be:	b2d8      	uxtb	r0, r3
 80048c0:	f107 0208 	add.w	r2, r7, #8
 80048c4:	2302      	movs	r3, #2
 80048c6:	21aa      	movs	r1, #170	@ 0xaa
 80048c8:	f7ff f82a 	bl	8003920 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80048cc:	7a7b      	ldrb	r3, [r7, #9]
 80048ce:	b21b      	sxth	r3, r3
 80048d0:	021b      	lsls	r3, r3, #8
 80048d2:	b21a      	sxth	r2, r3
 80048d4:	7a3b      	ldrb	r3, [r7, #8]
 80048d6:	b21b      	sxth	r3, r3
 80048d8:	4313      	orrs	r3, r2
 80048da:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80048dc:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80048e0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	ee07 3a90 	vmov	s15, r3
 80048ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048ee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80048f2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	ee07 3a90 	vmov	s15, r3
 80048fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004900:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004904:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004908:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	ee07 3a90 	vmov	s15, r3
 8004912:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004916:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800491a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800491e:	ee07 3a90 	vmov	s15, r3
 8004922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800492a:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	ee07 3a90 	vmov	s15, r3
}
 8004934:	eeb0 0a67 	vmov.f32	s0, s15
 8004938:	3720      	adds	r7, #32
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 800493e:	b580      	push	{r7, lr}
 8004940:	b082      	sub	sp, #8
 8004942:	af00      	add	r7, sp, #0
 8004944:	463b      	mov	r3, r7
 8004946:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 800494a:	783b      	ldrb	r3, [r7, #0]
 800494c:	461a      	mov	r2, r3
 800494e:	2120      	movs	r1, #32
 8004950:	203c      	movs	r0, #60	@ 0x3c
 8004952:	f7fe ffad 	bl	80038b0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8004956:	787b      	ldrb	r3, [r7, #1]
 8004958:	461a      	mov	r2, r3
 800495a:	2121      	movs	r1, #33	@ 0x21
 800495c:	203c      	movs	r0, #60	@ 0x3c
 800495e:	f7fe ffa7 	bl	80038b0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8004962:	78bb      	ldrb	r3, [r7, #2]
 8004964:	461a      	mov	r2, r3
 8004966:	2122      	movs	r1, #34	@ 0x22
 8004968:	203c      	movs	r0, #60	@ 0x3c
 800496a:	f7fe ffa1 	bl	80038b0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	461a      	mov	r2, r3
 8004972:	2123      	movs	r1, #35	@ 0x23
 8004974:	203c      	movs	r0, #60	@ 0x3c
 8004976:	f7fe ff9b 	bl	80038b0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 800497a:	793b      	ldrb	r3, [r7, #4]
 800497c:	461a      	mov	r2, r3
 800497e:	2124      	movs	r1, #36	@ 0x24
 8004980:	203c      	movs	r0, #60	@ 0x3c
 8004982:	f7fe ff95 	bl	80038b0 <SENSOR_IO_Write>
}
 8004986:	bf00      	nop
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b082      	sub	sp, #8
 8004992:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8004994:	2300      	movs	r3, #0
 8004996:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8004998:	2122      	movs	r1, #34	@ 0x22
 800499a:	203c      	movs	r0, #60	@ 0x3c
 800499c:	f7fe ffa2 	bl	80038e4 <SENSOR_IO_Read>
 80049a0:	4603      	mov	r3, r0
 80049a2:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 80049a4:	79fb      	ldrb	r3, [r7, #7]
 80049a6:	f023 0303 	bic.w	r3, r3, #3
 80049aa:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 80049ac:	79fb      	ldrb	r3, [r7, #7]
 80049ae:	f043 0303 	orr.w	r3, r3, #3
 80049b2:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80049b4:	79fb      	ldrb	r3, [r7, #7]
 80049b6:	461a      	mov	r2, r3
 80049b8:	2122      	movs	r1, #34	@ 0x22
 80049ba:	203c      	movs	r0, #60	@ 0x3c
 80049bc:	f7fe ff78 	bl	80038b0 <SENSOR_IO_Write>
}
 80049c0:	bf00      	nop
 80049c2:	3708      	adds	r7, #8
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80049cc:	f7fe ff66 	bl	800389c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 80049d0:	210f      	movs	r1, #15
 80049d2:	203c      	movs	r0, #60	@ 0x3c
 80049d4:	f7fe ff86 	bl	80038e4 <SENSOR_IO_Read>
 80049d8:	4603      	mov	r3, r0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	bd80      	pop	{r7, pc}

080049de <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 80049de:	b580      	push	{r7, lr}
 80049e0:	b084      	sub	sp, #16
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	4603      	mov	r3, r0
 80049e6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 80049e8:	2300      	movs	r3, #0
 80049ea:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80049ec:	2122      	movs	r1, #34	@ 0x22
 80049ee:	203c      	movs	r0, #60	@ 0x3c
 80049f0:	f7fe ff78 	bl	80038e4 <SENSOR_IO_Read>
 80049f4:	4603      	mov	r3, r0
 80049f6:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
 80049fa:	f023 0320 	bic.w	r3, r3, #32
 80049fe:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8004a00:	88fb      	ldrh	r3, [r7, #6]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8004a06:	7bfb      	ldrb	r3, [r7, #15]
 8004a08:	f043 0320 	orr.w	r3, r3, #32
 8004a0c:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
 8004a10:	461a      	mov	r2, r3
 8004a12:	2122      	movs	r1, #34	@ 0x22
 8004a14:	203c      	movs	r0, #60	@ 0x3c
 8004a16:	f7fe ff4b 	bl	80038b0 <SENSOR_IO_Write>
}
 8004a1a:	bf00      	nop
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
	...

08004a24 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b088      	sub	sp, #32
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8004a34:	f04f 0300 	mov.w	r3, #0
 8004a38:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8004a3a:	2121      	movs	r1, #33	@ 0x21
 8004a3c:	203c      	movs	r0, #60	@ 0x3c
 8004a3e:	f7fe ff51 	bl	80038e4 <SENSOR_IO_Read>
 8004a42:	4603      	mov	r3, r0
 8004a44:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8004a46:	f107 0208 	add.w	r2, r7, #8
 8004a4a:	2306      	movs	r3, #6
 8004a4c:	21a8      	movs	r1, #168	@ 0xa8
 8004a4e:	203c      	movs	r0, #60	@ 0x3c
 8004a50:	f7fe ff66 	bl	8003920 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8004a54:	2300      	movs	r3, #0
 8004a56:	77fb      	strb	r3, [r7, #31]
 8004a58:	e01a      	b.n	8004a90 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8004a5a:	7ffb      	ldrb	r3, [r7, #31]
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	3301      	adds	r3, #1
 8004a60:	3320      	adds	r3, #32
 8004a62:	443b      	add	r3, r7
 8004a64:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	7ffa      	ldrb	r2, [r7, #31]
 8004a6e:	0052      	lsls	r2, r2, #1
 8004a70:	3220      	adds	r2, #32
 8004a72:	443a      	add	r2, r7
 8004a74:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8004a78:	4413      	add	r3, r2
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	7ffb      	ldrb	r3, [r7, #31]
 8004a7e:	b212      	sxth	r2, r2
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	3320      	adds	r3, #32
 8004a84:	443b      	add	r3, r7
 8004a86:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8004a8a:	7ffb      	ldrb	r3, [r7, #31]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	77fb      	strb	r3, [r7, #31]
 8004a90:	7ffb      	ldrb	r3, [r7, #31]
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d9e1      	bls.n	8004a5a <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8004a96:	7dfb      	ldrb	r3, [r7, #23]
 8004a98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004a9c:	2b60      	cmp	r3, #96	@ 0x60
 8004a9e:	d013      	beq.n	8004ac8 <LIS3MDL_MagReadXYZ+0xa4>
 8004aa0:	2b60      	cmp	r3, #96	@ 0x60
 8004aa2:	dc14      	bgt.n	8004ace <LIS3MDL_MagReadXYZ+0xaa>
 8004aa4:	2b40      	cmp	r3, #64	@ 0x40
 8004aa6:	d00c      	beq.n	8004ac2 <LIS3MDL_MagReadXYZ+0x9e>
 8004aa8:	2b40      	cmp	r3, #64	@ 0x40
 8004aaa:	dc10      	bgt.n	8004ace <LIS3MDL_MagReadXYZ+0xaa>
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <LIS3MDL_MagReadXYZ+0x92>
 8004ab0:	2b20      	cmp	r3, #32
 8004ab2:	d003      	beq.n	8004abc <LIS3MDL_MagReadXYZ+0x98>
 8004ab4:	e00b      	b.n	8004ace <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 8004ab6:	4b19      	ldr	r3, [pc, #100]	@ (8004b1c <LIS3MDL_MagReadXYZ+0xf8>)
 8004ab8:	61bb      	str	r3, [r7, #24]
    break;
 8004aba:	e008      	b.n	8004ace <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8004abc:	4b18      	ldr	r3, [pc, #96]	@ (8004b20 <LIS3MDL_MagReadXYZ+0xfc>)
 8004abe:	61bb      	str	r3, [r7, #24]
    break;
 8004ac0:	e005      	b.n	8004ace <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8004ac2:	4b18      	ldr	r3, [pc, #96]	@ (8004b24 <LIS3MDL_MagReadXYZ+0x100>)
 8004ac4:	61bb      	str	r3, [r7, #24]
    break;
 8004ac6:	e002      	b.n	8004ace <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8004ac8:	4b17      	ldr	r3, [pc, #92]	@ (8004b28 <LIS3MDL_MagReadXYZ+0x104>)
 8004aca:	61bb      	str	r3, [r7, #24]
    break;    
 8004acc:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8004ace:	2300      	movs	r3, #0
 8004ad0:	77fb      	strb	r3, [r7, #31]
 8004ad2:	e01a      	b.n	8004b0a <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8004ad4:	7ffb      	ldrb	r3, [r7, #31]
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	3320      	adds	r3, #32
 8004ada:	443b      	add	r3, r7
 8004adc:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8004ae0:	ee07 3a90 	vmov	s15, r3
 8004ae4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ae8:	edd7 7a06 	vldr	s15, [r7, #24]
 8004aec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004af0:	7ffb      	ldrb	r3, [r7, #31]
 8004af2:	005b      	lsls	r3, r3, #1
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	4413      	add	r3, r2
 8004af8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004afc:	ee17 2a90 	vmov	r2, s15
 8004b00:	b212      	sxth	r2, r2
 8004b02:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8004b04:	7ffb      	ldrb	r3, [r7, #31]
 8004b06:	3301      	adds	r3, #1
 8004b08:	77fb      	strb	r3, [r7, #31]
 8004b0a:	7ffb      	ldrb	r3, [r7, #31]
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d9e1      	bls.n	8004ad4 <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	3720      	adds	r7, #32
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	3e0f5c29 	.word	0x3e0f5c29
 8004b20:	3e947ae1 	.word	0x3e947ae1
 8004b24:	3edc28f6 	.word	0x3edc28f6
 8004b28:	3f147ae1 	.word	0x3f147ae1

08004b2c <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	4603      	mov	r3, r0
 8004b34:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8004b36:	88fb      	ldrh	r3, [r7, #6]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f000 f879 	bl	8004c30 <LPS22HB_Init>
}
 8004b3e:	bf00      	nop
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}

08004b46 <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8004b46:	b580      	push	{r7, lr}
 8004b48:	b084      	sub	sp, #16
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004b50:	2300      	movs	r3, #0
 8004b52:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8004b54:	f7fe fea2 	bl	800389c <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8004b58:	88fb      	ldrh	r3, [r7, #6]
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	210f      	movs	r1, #15
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7fe fec0 	bl	80038e4 <SENSOR_IO_Read>
 8004b64:	4603      	mov	r3, r0
 8004b66:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8004b74:	b590      	push	{r4, r7, lr}
 8004b76:	b087      	sub	sp, #28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8004b82:	2300      	movs	r3, #0
 8004b84:	74fb      	strb	r3, [r7, #19]
 8004b86:	e013      	b.n	8004bb0 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8004b88:	88fb      	ldrh	r3, [r7, #6]
 8004b8a:	b2da      	uxtb	r2, r3
 8004b8c:	7cfb      	ldrb	r3, [r7, #19]
 8004b8e:	3328      	adds	r3, #40	@ 0x28
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	7cfc      	ldrb	r4, [r7, #19]
 8004b94:	4619      	mov	r1, r3
 8004b96:	4610      	mov	r0, r2
 8004b98:	f7fe fea4 	bl	80038e4 <SENSOR_IO_Read>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f104 0318 	add.w	r3, r4, #24
 8004ba4:	443b      	add	r3, r7
 8004ba6:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8004baa:	7cfb      	ldrb	r3, [r7, #19]
 8004bac:	3301      	adds	r3, #1
 8004bae:	74fb      	strb	r3, [r7, #19]
 8004bb0:	7cfb      	ldrb	r3, [r7, #19]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d9e8      	bls.n	8004b88 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	74fb      	strb	r3, [r7, #19]
 8004bba:	e00f      	b.n	8004bdc <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8004bbc:	7cfb      	ldrb	r3, [r7, #19]
 8004bbe:	3318      	adds	r3, #24
 8004bc0:	443b      	add	r3, r7
 8004bc2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	7cfb      	ldrb	r3, [r7, #19]
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8004bd6:	7cfb      	ldrb	r3, [r7, #19]
 8004bd8:	3301      	adds	r3, #1
 8004bda:	74fb      	strb	r3, [r7, #19]
 8004bdc:	7cfb      	ldrb	r3, [r7, #19]
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d9ec      	bls.n	8004bbc <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bf2:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2264      	movs	r2, #100	@ 0x64
 8004bfc:	fb02 f303 	mul.w	r3, r2, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	da01      	bge.n	8004c08 <LPS22HB_P_ReadPressure+0x94>
 8004c04:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8004c08:	131b      	asrs	r3, r3, #12
 8004c0a:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	ee07 3a90 	vmov	s15, r3
 8004c12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c16:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8004c2c <LPS22HB_P_ReadPressure+0xb8>
 8004c1a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004c1e:	eef0 7a66 	vmov.f32	s15, s13
}
 8004c22:	eeb0 0a67 	vmov.f32	s0, s15
 8004c26:	371c      	adds	r7, #28
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd90      	pop	{r4, r7, pc}
 8004c2c:	42c80000 	.word	0x42c80000

08004c30 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	4603      	mov	r3, r0
 8004c38:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8004c3a:	88fb      	ldrh	r3, [r7, #6]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	211a      	movs	r1, #26
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7fe fe4f 	bl	80038e4 <SENSOR_IO_Read>
 8004c46:	4603      	mov	r3, r0
 8004c48:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8004c4a:	7bfb      	ldrb	r3, [r7, #15]
 8004c4c:	f023 0301 	bic.w	r3, r3, #1
 8004c50:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8004c5a:	88fb      	ldrh	r3, [r7, #6]
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	7bfa      	ldrb	r2, [r7, #15]
 8004c60:	211a      	movs	r1, #26
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fe fe24 	bl	80038b0 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8004c68:	88fb      	ldrh	r3, [r7, #6]
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2110      	movs	r1, #16
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fe fe38 	bl	80038e4 <SENSOR_IO_Read>
 8004c74:	4603      	mov	r3, r0
 8004c76:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8004c78:	7bfb      	ldrb	r3, [r7, #15]
 8004c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c7e:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
 8004c82:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004c86:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8004c88:	7bfb      	ldrb	r3, [r7, #15]
 8004c8a:	f023 0302 	bic.w	r3, r3, #2
 8004c8e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	f043 0302 	orr.w	r3, r3, #2
 8004c96:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8004c98:	88fb      	ldrh	r3, [r7, #6]
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	7bfa      	ldrb	r2, [r7, #15]
 8004c9e:	2110      	movs	r1, #16
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7fe fe05 	bl	80038b0 <SENSOR_IO_Write>
}  
 8004ca6:	bf00      	nop
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004cbc:	2110      	movs	r1, #16
 8004cbe:	20d4      	movs	r0, #212	@ 0xd4
 8004cc0:	f7fe fe10 	bl	80038e4 <SENSOR_IO_Read>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8004cc8:	88fb      	ldrh	r3, [r7, #6]
 8004cca:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8004ccc:	7bbb      	ldrb	r3, [r7, #14]
 8004cce:	f003 0303 	and.w	r3, r3, #3
 8004cd2:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8004cd4:	7bba      	ldrb	r2, [r7, #14]
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8004cdc:	7bbb      	ldrb	r3, [r7, #14]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	2110      	movs	r1, #16
 8004ce2:	20d4      	movs	r0, #212	@ 0xd4
 8004ce4:	f7fe fde4 	bl	80038b0 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8004ce8:	2112      	movs	r1, #18
 8004cea:	20d4      	movs	r0, #212	@ 0xd4
 8004cec:	f7fe fdfa 	bl	80038e4 <SENSOR_IO_Read>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	0a1b      	lsrs	r3, r3, #8
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8004cfc:	7bbb      	ldrb	r3, [r7, #14]
 8004cfe:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8004d02:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8004d04:	7bba      	ldrb	r2, [r7, #14]
 8004d06:	7bfb      	ldrb	r3, [r7, #15]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8004d0c:	7bbb      	ldrb	r3, [r7, #14]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	2112      	movs	r1, #18
 8004d12:	20d4      	movs	r0, #212	@ 0xd4
 8004d14:	f7fe fdcc 	bl	80038b0 <SENSOR_IO_Write>
}
 8004d18:	bf00      	nop
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8004d26:	2300      	movs	r3, #0
 8004d28:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004d2a:	2110      	movs	r1, #16
 8004d2c:	20d4      	movs	r0, #212	@ 0xd4
 8004d2e:	f7fe fdd9 	bl	80038e4 <SENSOR_IO_Read>
 8004d32:	4603      	mov	r3, r0
 8004d34:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8004d36:	79fb      	ldrb	r3, [r7, #7]
 8004d38:	f003 030f 	and.w	r3, r3, #15
 8004d3c:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8004d3e:	79fb      	ldrb	r3, [r7, #7]
 8004d40:	461a      	mov	r2, r3
 8004d42:	2110      	movs	r1, #16
 8004d44:	20d4      	movs	r0, #212	@ 0xd4
 8004d46:	f7fe fdb3 	bl	80038b0 <SENSOR_IO_Write>
}
 8004d4a:	bf00      	nop
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8004d52:	b580      	push	{r7, lr}
 8004d54:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8004d56:	f7fe fda1 	bl	800389c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8004d5a:	210f      	movs	r1, #15
 8004d5c:	20d4      	movs	r0, #212	@ 0xd4
 8004d5e:	f7fe fdc1 	bl	80038e4 <SENSOR_IO_Read>
 8004d62:	4603      	mov	r3, r0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	4603      	mov	r3, r0
 8004d70:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004d72:	2300      	movs	r3, #0
 8004d74:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8004d76:	2115      	movs	r1, #21
 8004d78:	20d4      	movs	r0, #212	@ 0xd4
 8004d7a:	f7fe fdb3 	bl	80038e4 <SENSOR_IO_Read>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
 8004d84:	f023 0310 	bic.w	r3, r3, #16
 8004d88:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
 8004d92:	f043 0310 	orr.w	r3, r3, #16
 8004d96:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	2115      	movs	r1, #21
 8004d9e:	20d4      	movs	r0, #212	@ 0xd4
 8004da0:	f7fe fd86 	bl	80038b0 <SENSOR_IO_Write>
}
 8004da4:	bf00      	nop
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8004db4:	2300      	movs	r3, #0
 8004db6:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004db8:	2300      	movs	r3, #0
 8004dba:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8004dbc:	f04f 0300 	mov.w	r3, #0
 8004dc0:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004dc2:	2110      	movs	r1, #16
 8004dc4:	20d4      	movs	r0, #212	@ 0xd4
 8004dc6:	f7fe fd8d 	bl	80038e4 <SENSOR_IO_Read>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8004dce:	f107 0208 	add.w	r2, r7, #8
 8004dd2:	2306      	movs	r3, #6
 8004dd4:	2128      	movs	r1, #40	@ 0x28
 8004dd6:	20d4      	movs	r0, #212	@ 0xd4
 8004dd8:	f7fe fda2 	bl	8003920 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8004ddc:	2300      	movs	r3, #0
 8004dde:	77fb      	strb	r3, [r7, #31]
 8004de0:	e01a      	b.n	8004e18 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8004de2:	7ffb      	ldrb	r3, [r7, #31]
 8004de4:	005b      	lsls	r3, r3, #1
 8004de6:	3301      	adds	r3, #1
 8004de8:	3320      	adds	r3, #32
 8004dea:	443b      	add	r3, r7
 8004dec:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004df0:	021b      	lsls	r3, r3, #8
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	7ffa      	ldrb	r2, [r7, #31]
 8004df6:	0052      	lsls	r2, r2, #1
 8004df8:	3220      	adds	r2, #32
 8004dfa:	443a      	add	r2, r7
 8004dfc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8004e00:	4413      	add	r3, r2
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	7ffb      	ldrb	r3, [r7, #31]
 8004e06:	b212      	sxth	r2, r2
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	3320      	adds	r3, #32
 8004e0c:	443b      	add	r3, r7
 8004e0e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8004e12:	7ffb      	ldrb	r3, [r7, #31]
 8004e14:	3301      	adds	r3, #1
 8004e16:	77fb      	strb	r3, [r7, #31]
 8004e18:	7ffb      	ldrb	r3, [r7, #31]
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d9e1      	bls.n	8004de2 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8004e1e:	7dfb      	ldrb	r3, [r7, #23]
 8004e20:	f003 030c 	and.w	r3, r3, #12
 8004e24:	2b0c      	cmp	r3, #12
 8004e26:	d829      	bhi.n	8004e7c <LSM6DSL_AccReadXYZ+0xd0>
 8004e28:	a201      	add	r2, pc, #4	@ (adr r2, 8004e30 <LSM6DSL_AccReadXYZ+0x84>)
 8004e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e2e:	bf00      	nop
 8004e30:	08004e65 	.word	0x08004e65
 8004e34:	08004e7d 	.word	0x08004e7d
 8004e38:	08004e7d 	.word	0x08004e7d
 8004e3c:	08004e7d 	.word	0x08004e7d
 8004e40:	08004e77 	.word	0x08004e77
 8004e44:	08004e7d 	.word	0x08004e7d
 8004e48:	08004e7d 	.word	0x08004e7d
 8004e4c:	08004e7d 	.word	0x08004e7d
 8004e50:	08004e6b 	.word	0x08004e6b
 8004e54:	08004e7d 	.word	0x08004e7d
 8004e58:	08004e7d 	.word	0x08004e7d
 8004e5c:	08004e7d 	.word	0x08004e7d
 8004e60:	08004e71 	.word	0x08004e71
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8004e64:	4b18      	ldr	r3, [pc, #96]	@ (8004ec8 <LSM6DSL_AccReadXYZ+0x11c>)
 8004e66:	61bb      	str	r3, [r7, #24]
    break;
 8004e68:	e008      	b.n	8004e7c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8004e6a:	4b18      	ldr	r3, [pc, #96]	@ (8004ecc <LSM6DSL_AccReadXYZ+0x120>)
 8004e6c:	61bb      	str	r3, [r7, #24]
    break;
 8004e6e:	e005      	b.n	8004e7c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8004e70:	4b17      	ldr	r3, [pc, #92]	@ (8004ed0 <LSM6DSL_AccReadXYZ+0x124>)
 8004e72:	61bb      	str	r3, [r7, #24]
    break;
 8004e74:	e002      	b.n	8004e7c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8004e76:	4b17      	ldr	r3, [pc, #92]	@ (8004ed4 <LSM6DSL_AccReadXYZ+0x128>)
 8004e78:	61bb      	str	r3, [r7, #24]
    break;    
 8004e7a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	77fb      	strb	r3, [r7, #31]
 8004e80:	e01a      	b.n	8004eb8 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8004e82:	7ffb      	ldrb	r3, [r7, #31]
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	3320      	adds	r3, #32
 8004e88:	443b      	add	r3, r7
 8004e8a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8004e8e:	ee07 3a90 	vmov	s15, r3
 8004e92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e96:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e9e:	7ffb      	ldrb	r3, [r7, #31]
 8004ea0:	005b      	lsls	r3, r3, #1
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004eaa:	ee17 2a90 	vmov	r2, s15
 8004eae:	b212      	sxth	r2, r2
 8004eb0:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8004eb2:	7ffb      	ldrb	r3, [r7, #31]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	77fb      	strb	r3, [r7, #31]
 8004eb8:	7ffb      	ldrb	r3, [r7, #31]
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d9e1      	bls.n	8004e82 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8004ebe:	bf00      	nop
 8004ec0:	bf00      	nop
 8004ec2:	3720      	adds	r7, #32
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	3d79db23 	.word	0x3d79db23
 8004ecc:	3df9db23 	.word	0x3df9db23
 8004ed0:	3e79db23 	.word	0x3e79db23
 8004ed4:	3ef9db23 	.word	0x3ef9db23

08004ed8 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	4603      	mov	r3, r0
 8004ee0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8004ee6:	2111      	movs	r1, #17
 8004ee8:	20d4      	movs	r0, #212	@ 0xd4
 8004eea:	f7fe fcfb 	bl	80038e4 <SENSOR_IO_Read>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8004ef2:	88fb      	ldrh	r3, [r7, #6]
 8004ef4:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8004ef6:	7bbb      	ldrb	r3, [r7, #14]
 8004ef8:	f003 0303 	and.w	r3, r3, #3
 8004efc:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8004efe:	7bba      	ldrb	r2, [r7, #14]
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8004f06:	7bbb      	ldrb	r3, [r7, #14]
 8004f08:	461a      	mov	r2, r3
 8004f0a:	2111      	movs	r1, #17
 8004f0c:	20d4      	movs	r0, #212	@ 0xd4
 8004f0e:	f7fe fccf 	bl	80038b0 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8004f12:	2112      	movs	r1, #18
 8004f14:	20d4      	movs	r0, #212	@ 0xd4
 8004f16:	f7fe fce5 	bl	80038e4 <SENSOR_IO_Read>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8004f1e:	88fb      	ldrh	r3, [r7, #6]
 8004f20:	0a1b      	lsrs	r3, r3, #8
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8004f26:	7bbb      	ldrb	r3, [r7, #14]
 8004f28:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8004f2c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8004f2e:	7bba      	ldrb	r2, [r7, #14]
 8004f30:	7bfb      	ldrb	r3, [r7, #15]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8004f36:	7bbb      	ldrb	r3, [r7, #14]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	2112      	movs	r1, #18
 8004f3c:	20d4      	movs	r0, #212	@ 0xd4
 8004f3e:	f7fe fcb7 	bl	80038b0 <SENSOR_IO_Write>
}
 8004f42:	bf00      	nop
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b082      	sub	sp, #8
 8004f4e:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8004f50:	2300      	movs	r3, #0
 8004f52:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8004f54:	2111      	movs	r1, #17
 8004f56:	20d4      	movs	r0, #212	@ 0xd4
 8004f58:	f7fe fcc4 	bl	80038e4 <SENSOR_IO_Read>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8004f60:	79fb      	ldrb	r3, [r7, #7]
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8004f68:	79fb      	ldrb	r3, [r7, #7]
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	2111      	movs	r1, #17
 8004f6e:	20d4      	movs	r0, #212	@ 0xd4
 8004f70:	f7fe fc9e 	bl	80038b0 <SENSOR_IO_Write>
}
 8004f74:	bf00      	nop
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8004f80:	f7fe fc8c 	bl	800389c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8004f84:	210f      	movs	r1, #15
 8004f86:	20d4      	movs	r0, #212	@ 0xd4
 8004f88:	f7fe fcac 	bl	80038e4 <SENSOR_IO_Read>
 8004f8c:	4603      	mov	r3, r0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b084      	sub	sp, #16
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	4603      	mov	r3, r0
 8004f9a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8004fa0:	2116      	movs	r1, #22
 8004fa2:	20d4      	movs	r0, #212	@ 0xd4
 8004fa4:	f7fe fc9e 	bl	80038e4 <SENSOR_IO_Read>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8004fac:	7bfb      	ldrb	r3, [r7, #15]
 8004fae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fb2:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8004fb4:	88fb      	ldrh	r3, [r7, #6]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d003      	beq.n	8004fc2 <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004fc0:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8004fc2:	7bfb      	ldrb	r3, [r7, #15]
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	2116      	movs	r1, #22
 8004fc8:	20d4      	movs	r0, #212	@ 0xd4
 8004fca:	f7fe fc71 	bl	80038b0 <SENSOR_IO_Write>
}
 8004fce:	bf00      	nop
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
	...

08004fd8 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b088      	sub	sp, #32
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8004fe8:	f04f 0300 	mov.w	r3, #0
 8004fec:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8004fee:	2111      	movs	r1, #17
 8004ff0:	20d4      	movs	r0, #212	@ 0xd4
 8004ff2:	f7fe fc77 	bl	80038e4 <SENSOR_IO_Read>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8004ffa:	f107 0208 	add.w	r2, r7, #8
 8004ffe:	2306      	movs	r3, #6
 8005000:	2122      	movs	r1, #34	@ 0x22
 8005002:	20d4      	movs	r0, #212	@ 0xd4
 8005004:	f7fe fc8c 	bl	8003920 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8005008:	2300      	movs	r3, #0
 800500a:	77fb      	strb	r3, [r7, #31]
 800500c:	e01a      	b.n	8005044 <LSM6DSL_GyroReadXYZAngRate+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800500e:	7ffb      	ldrb	r3, [r7, #31]
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	3301      	adds	r3, #1
 8005014:	3320      	adds	r3, #32
 8005016:	443b      	add	r3, r7
 8005018:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800501c:	021b      	lsls	r3, r3, #8
 800501e:	b29b      	uxth	r3, r3
 8005020:	7ffa      	ldrb	r2, [r7, #31]
 8005022:	0052      	lsls	r2, r2, #1
 8005024:	3220      	adds	r2, #32
 8005026:	443a      	add	r2, r7
 8005028:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800502c:	4413      	add	r3, r2
 800502e:	b29a      	uxth	r2, r3
 8005030:	7ffb      	ldrb	r3, [r7, #31]
 8005032:	b212      	sxth	r2, r2
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	3320      	adds	r3, #32
 8005038:	443b      	add	r3, r7
 800503a:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800503e:	7ffb      	ldrb	r3, [r7, #31]
 8005040:	3301      	adds	r3, #1
 8005042:	77fb      	strb	r3, [r7, #31]
 8005044:	7ffb      	ldrb	r3, [r7, #31]
 8005046:	2b02      	cmp	r3, #2
 8005048:	d9e1      	bls.n	800500e <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 800504a:	7dfb      	ldrb	r3, [r7, #23]
 800504c:	f003 030c 	and.w	r3, r3, #12
 8005050:	2b0c      	cmp	r3, #12
 8005052:	d829      	bhi.n	80050a8 <LSM6DSL_GyroReadXYZAngRate+0xd0>
 8005054:	a201      	add	r2, pc, #4	@ (adr r2, 800505c <LSM6DSL_GyroReadXYZAngRate+0x84>)
 8005056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800505a:	bf00      	nop
 800505c:	08005091 	.word	0x08005091
 8005060:	080050a9 	.word	0x080050a9
 8005064:	080050a9 	.word	0x080050a9
 8005068:	080050a9 	.word	0x080050a9
 800506c:	08005097 	.word	0x08005097
 8005070:	080050a9 	.word	0x080050a9
 8005074:	080050a9 	.word	0x080050a9
 8005078:	080050a9 	.word	0x080050a9
 800507c:	0800509d 	.word	0x0800509d
 8005080:	080050a9 	.word	0x080050a9
 8005084:	080050a9 	.word	0x080050a9
 8005088:	080050a9 	.word	0x080050a9
 800508c:	080050a3 	.word	0x080050a3
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 8005090:	4b16      	ldr	r3, [pc, #88]	@ (80050ec <LSM6DSL_GyroReadXYZAngRate+0x114>)
 8005092:	61bb      	str	r3, [r7, #24]
    break;
 8005094:	e008      	b.n	80050a8 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 8005096:	4b16      	ldr	r3, [pc, #88]	@ (80050f0 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 8005098:	61bb      	str	r3, [r7, #24]
    break;
 800509a:	e005      	b.n	80050a8 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 800509c:	4b15      	ldr	r3, [pc, #84]	@ (80050f4 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 800509e:	61bb      	str	r3, [r7, #24]
    break;
 80050a0:	e002      	b.n	80050a8 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 80050a2:	4b15      	ldr	r3, [pc, #84]	@ (80050f8 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 80050a4:	61bb      	str	r3, [r7, #24]
    break;    
 80050a6:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80050a8:	2300      	movs	r3, #0
 80050aa:	77fb      	strb	r3, [r7, #31]
 80050ac:	e016      	b.n	80050dc <LSM6DSL_GyroReadXYZAngRate+0x104>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80050ae:	7ffb      	ldrb	r3, [r7, #31]
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	3320      	adds	r3, #32
 80050b4:	443b      	add	r3, r7
 80050b6:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80050ba:	ee07 3a90 	vmov	s15, r3
 80050be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050c2:	7ffb      	ldrb	r3, [r7, #31]
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	4413      	add	r3, r2
 80050ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80050ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050d2:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 80050d6:	7ffb      	ldrb	r3, [r7, #31]
 80050d8:	3301      	adds	r3, #1
 80050da:	77fb      	strb	r3, [r7, #31]
 80050dc:	7ffb      	ldrb	r3, [r7, #31]
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d9e5      	bls.n	80050ae <LSM6DSL_GyroReadXYZAngRate+0xd6>
  }
}
 80050e2:	bf00      	nop
 80050e4:	bf00      	nop
 80050e6:	3720      	adds	r7, #32
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	410c0000 	.word	0x410c0000
 80050f0:	418c0000 	.word	0x418c0000
 80050f4:	420c0000 	.word	0x420c0000
 80050f8:	428c0000 	.word	0x428c0000

080050fc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8005100:	bf00      	nop
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
	...

0800510c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af04      	add	r7, sp, #16
 8005112:	4603      	mov	r3, r0
 8005114:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005116:	f04f 33ff 	mov.w	r3, #4294967295
 800511a:	9302      	str	r3, [sp, #8]
 800511c:	2301      	movs	r3, #1
 800511e:	9301      	str	r3, [sp, #4]
 8005120:	1dfb      	adds	r3, r7, #7
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	2301      	movs	r3, #1
 8005126:	2200      	movs	r2, #0
 8005128:	2178      	movs	r1, #120	@ 0x78
 800512a:	4803      	ldr	r0, [pc, #12]	@ (8005138 <ssd1306_WriteCommand+0x2c>)
 800512c:	f002 fe08 	bl	8007d40 <HAL_I2C_Mem_Write>
}
 8005130:	bf00      	nop
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	20000a54 	.word	0x20000a54

0800513c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af04      	add	r7, sp, #16
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	b29b      	uxth	r3, r3
 800514a:	f04f 32ff 	mov.w	r2, #4294967295
 800514e:	9202      	str	r2, [sp, #8]
 8005150:	9301      	str	r3, [sp, #4]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	9300      	str	r3, [sp, #0]
 8005156:	2301      	movs	r3, #1
 8005158:	2240      	movs	r2, #64	@ 0x40
 800515a:	2178      	movs	r1, #120	@ 0x78
 800515c:	4803      	ldr	r0, [pc, #12]	@ (800516c <ssd1306_WriteData+0x30>)
 800515e:	f002 fdef 	bl	8007d40 <HAL_I2C_Mem_Write>
}
 8005162:	bf00      	nop
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	20000a54 	.word	0x20000a54

08005170 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8005170:	b580      	push	{r7, lr}
 8005172:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8005174:	f7ff ffc2 	bl	80050fc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8005178:	2064      	movs	r0, #100	@ 0x64
 800517a:	f000 f9f7 	bl	800556c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800517e:	2000      	movs	r0, #0
 8005180:	f000 f962 	bl	8005448 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8005184:	2020      	movs	r0, #32
 8005186:	f7ff ffc1 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800518a:	2000      	movs	r0, #0
 800518c:	f7ff ffbe 	bl	800510c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005190:	20b0      	movs	r0, #176	@ 0xb0
 8005192:	f7ff ffbb 	bl	800510c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8005196:	20c8      	movs	r0, #200	@ 0xc8
 8005198:	f7ff ffb8 	bl	800510c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800519c:	2000      	movs	r0, #0
 800519e:	f7ff ffb5 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80051a2:	2010      	movs	r0, #16
 80051a4:	f7ff ffb2 	bl	800510c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80051a8:	2040      	movs	r0, #64	@ 0x40
 80051aa:	f7ff ffaf 	bl	800510c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80051ae:	20ff      	movs	r0, #255	@ 0xff
 80051b0:	f000 f937 	bl	8005422 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80051b4:	20a1      	movs	r0, #161	@ 0xa1
 80051b6:	f7ff ffa9 	bl	800510c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80051ba:	20a6      	movs	r0, #166	@ 0xa6
 80051bc:	f7ff ffa6 	bl	800510c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80051c0:	20a8      	movs	r0, #168	@ 0xa8
 80051c2:	f7ff ffa3 	bl	800510c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80051c6:	203f      	movs	r0, #63	@ 0x3f
 80051c8:	f7ff ffa0 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80051cc:	20a4      	movs	r0, #164	@ 0xa4
 80051ce:	f7ff ff9d 	bl	800510c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80051d2:	20d3      	movs	r0, #211	@ 0xd3
 80051d4:	f7ff ff9a 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80051d8:	2000      	movs	r0, #0
 80051da:	f7ff ff97 	bl	800510c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80051de:	20d5      	movs	r0, #213	@ 0xd5
 80051e0:	f7ff ff94 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80051e4:	20f0      	movs	r0, #240	@ 0xf0
 80051e6:	f7ff ff91 	bl	800510c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80051ea:	20d9      	movs	r0, #217	@ 0xd9
 80051ec:	f7ff ff8e 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80051f0:	2022      	movs	r0, #34	@ 0x22
 80051f2:	f7ff ff8b 	bl	800510c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80051f6:	20da      	movs	r0, #218	@ 0xda
 80051f8:	f7ff ff88 	bl	800510c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80051fc:	2012      	movs	r0, #18
 80051fe:	f7ff ff85 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8005202:	20db      	movs	r0, #219	@ 0xdb
 8005204:	f7ff ff82 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8005208:	2020      	movs	r0, #32
 800520a:	f7ff ff7f 	bl	800510c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800520e:	208d      	movs	r0, #141	@ 0x8d
 8005210:	f7ff ff7c 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8005214:	2014      	movs	r0, #20
 8005216:	f7ff ff79 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800521a:	2001      	movs	r0, #1
 800521c:	f000 f914 	bl	8005448 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8005220:	2000      	movs	r0, #0
 8005222:	f000 f80f 	bl	8005244 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8005226:	f000 f825 	bl	8005274 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800522a:	4b05      	ldr	r3, [pc, #20]	@ (8005240 <ssd1306_Init+0xd0>)
 800522c:	2200      	movs	r2, #0
 800522e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8005230:	4b03      	ldr	r3, [pc, #12]	@ (8005240 <ssd1306_Init+0xd0>)
 8005232:	2200      	movs	r2, #0
 8005234:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8005236:	4b02      	ldr	r3, [pc, #8]	@ (8005240 <ssd1306_Init+0xd0>)
 8005238:	2201      	movs	r2, #1
 800523a:	711a      	strb	r2, [r3, #4]
}
 800523c:	bf00      	nop
 800523e:	bd80      	pop	{r7, pc}
 8005240:	20003164 	.word	0x20003164

08005244 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	4603      	mov	r3, r0
 800524c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800524e:	79fb      	ldrb	r3, [r7, #7]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <ssd1306_Fill+0x14>
 8005254:	2300      	movs	r3, #0
 8005256:	e000      	b.n	800525a <ssd1306_Fill+0x16>
 8005258:	23ff      	movs	r3, #255	@ 0xff
 800525a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800525e:	4619      	mov	r1, r3
 8005260:	4803      	ldr	r0, [pc, #12]	@ (8005270 <ssd1306_Fill+0x2c>)
 8005262:	f008 fcf3 	bl	800dc4c <memset>
}
 8005266:	bf00      	nop
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20002d64 	.word	0x20002d64

08005274 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800527a:	2300      	movs	r3, #0
 800527c:	71fb      	strb	r3, [r7, #7]
 800527e:	e016      	b.n	80052ae <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8005280:	79fb      	ldrb	r3, [r7, #7]
 8005282:	3b50      	subs	r3, #80	@ 0x50
 8005284:	b2db      	uxtb	r3, r3
 8005286:	4618      	mov	r0, r3
 8005288:	f7ff ff40 	bl	800510c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800528c:	2000      	movs	r0, #0
 800528e:	f7ff ff3d 	bl	800510c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8005292:	2010      	movs	r0, #16
 8005294:	f7ff ff3a 	bl	800510c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8005298:	79fb      	ldrb	r3, [r7, #7]
 800529a:	01db      	lsls	r3, r3, #7
 800529c:	4a08      	ldr	r2, [pc, #32]	@ (80052c0 <ssd1306_UpdateScreen+0x4c>)
 800529e:	4413      	add	r3, r2
 80052a0:	2180      	movs	r1, #128	@ 0x80
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7ff ff4a 	bl	800513c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80052a8:	79fb      	ldrb	r3, [r7, #7]
 80052aa:	3301      	adds	r3, #1
 80052ac:	71fb      	strb	r3, [r7, #7]
 80052ae:	79fb      	ldrb	r3, [r7, #7]
 80052b0:	2b07      	cmp	r3, #7
 80052b2:	d9e5      	bls.n	8005280 <ssd1306_UpdateScreen+0xc>
    }
}
 80052b4:	bf00      	nop
 80052b6:	bf00      	nop
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20002d64 	.word	0x20002d64

080052c4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	4603      	mov	r3, r0
 80052cc:	71fb      	strb	r3, [r7, #7]
 80052ce:	460b      	mov	r3, r1
 80052d0:	71bb      	strb	r3, [r7, #6]
 80052d2:	4613      	mov	r3, r2
 80052d4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80052d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	db3d      	blt.n	800535a <ssd1306_DrawPixel+0x96>
 80052de:	79bb      	ldrb	r3, [r7, #6]
 80052e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80052e2:	d83a      	bhi.n	800535a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80052e4:	797b      	ldrb	r3, [r7, #5]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d11a      	bne.n	8005320 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80052ea:	79fa      	ldrb	r2, [r7, #7]
 80052ec:	79bb      	ldrb	r3, [r7, #6]
 80052ee:	08db      	lsrs	r3, r3, #3
 80052f0:	b2d8      	uxtb	r0, r3
 80052f2:	4603      	mov	r3, r0
 80052f4:	01db      	lsls	r3, r3, #7
 80052f6:	4413      	add	r3, r2
 80052f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005368 <ssd1306_DrawPixel+0xa4>)
 80052fa:	5cd3      	ldrb	r3, [r2, r3]
 80052fc:	b25a      	sxtb	r2, r3
 80052fe:	79bb      	ldrb	r3, [r7, #6]
 8005300:	f003 0307 	and.w	r3, r3, #7
 8005304:	2101      	movs	r1, #1
 8005306:	fa01 f303 	lsl.w	r3, r1, r3
 800530a:	b25b      	sxtb	r3, r3
 800530c:	4313      	orrs	r3, r2
 800530e:	b259      	sxtb	r1, r3
 8005310:	79fa      	ldrb	r2, [r7, #7]
 8005312:	4603      	mov	r3, r0
 8005314:	01db      	lsls	r3, r3, #7
 8005316:	4413      	add	r3, r2
 8005318:	b2c9      	uxtb	r1, r1
 800531a:	4a13      	ldr	r2, [pc, #76]	@ (8005368 <ssd1306_DrawPixel+0xa4>)
 800531c:	54d1      	strb	r1, [r2, r3]
 800531e:	e01d      	b.n	800535c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005320:	79fa      	ldrb	r2, [r7, #7]
 8005322:	79bb      	ldrb	r3, [r7, #6]
 8005324:	08db      	lsrs	r3, r3, #3
 8005326:	b2d8      	uxtb	r0, r3
 8005328:	4603      	mov	r3, r0
 800532a:	01db      	lsls	r3, r3, #7
 800532c:	4413      	add	r3, r2
 800532e:	4a0e      	ldr	r2, [pc, #56]	@ (8005368 <ssd1306_DrawPixel+0xa4>)
 8005330:	5cd3      	ldrb	r3, [r2, r3]
 8005332:	b25a      	sxtb	r2, r3
 8005334:	79bb      	ldrb	r3, [r7, #6]
 8005336:	f003 0307 	and.w	r3, r3, #7
 800533a:	2101      	movs	r1, #1
 800533c:	fa01 f303 	lsl.w	r3, r1, r3
 8005340:	b25b      	sxtb	r3, r3
 8005342:	43db      	mvns	r3, r3
 8005344:	b25b      	sxtb	r3, r3
 8005346:	4013      	ands	r3, r2
 8005348:	b259      	sxtb	r1, r3
 800534a:	79fa      	ldrb	r2, [r7, #7]
 800534c:	4603      	mov	r3, r0
 800534e:	01db      	lsls	r3, r3, #7
 8005350:	4413      	add	r3, r2
 8005352:	b2c9      	uxtb	r1, r1
 8005354:	4a04      	ldr	r2, [pc, #16]	@ (8005368 <ssd1306_DrawPixel+0xa4>)
 8005356:	54d1      	strb	r1, [r2, r3]
 8005358:	e000      	b.n	800535c <ssd1306_DrawPixel+0x98>
        return;
 800535a:	bf00      	nop
    }
}
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	20002d64 	.word	0x20002d64

0800536c <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	603a      	str	r2, [r7, #0]
 8005374:	461a      	mov	r2, r3
 8005376:	4603      	mov	r3, r0
 8005378:	71fb      	strb	r3, [r7, #7]
 800537a:	460b      	mov	r3, r1
 800537c:	71bb      	strb	r3, [r7, #6]
 800537e:	4613      	mov	r3, r2
 8005380:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8005382:	797b      	ldrb	r3, [r7, #5]
 8005384:	3307      	adds	r3, #7
 8005386:	2b00      	cmp	r3, #0
 8005388:	da00      	bge.n	800538c <ssd1306_DrawBitmap+0x20>
 800538a:	3307      	adds	r3, #7
 800538c:	10db      	asrs	r3, r3, #3
 800538e:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8005390:	2300      	movs	r3, #0
 8005392:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005398:	2b00      	cmp	r3, #0
 800539a:	db3e      	blt.n	800541a <ssd1306_DrawBitmap+0xae>
 800539c:	79bb      	ldrb	r3, [r7, #6]
 800539e:	2b3f      	cmp	r3, #63	@ 0x3f
 80053a0:	d83b      	bhi.n	800541a <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80053a2:	2300      	movs	r3, #0
 80053a4:	73bb      	strb	r3, [r7, #14]
 80053a6:	e033      	b.n	8005410 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80053a8:	2300      	movs	r3, #0
 80053aa:	737b      	strb	r3, [r7, #13]
 80053ac:	e026      	b.n	80053fc <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80053ae:	7b7b      	ldrb	r3, [r7, #13]
 80053b0:	f003 0307 	and.w	r3, r3, #7
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d003      	beq.n	80053c0 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80053b8:	7bfb      	ldrb	r3, [r7, #15]
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	73fb      	strb	r3, [r7, #15]
 80053be:	e00d      	b.n	80053dc <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80053c0:	7bbb      	ldrb	r3, [r7, #14]
 80053c2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80053c6:	fb02 f303 	mul.w	r3, r2, r3
 80053ca:	7b7a      	ldrb	r2, [r7, #13]
 80053cc:	08d2      	lsrs	r2, r2, #3
 80053ce:	b2d2      	uxtb	r2, r2
 80053d0:	4413      	add	r3, r2
 80053d2:	461a      	mov	r2, r3
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	4413      	add	r3, r2
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80053dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	da08      	bge.n	80053f6 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80053e4:	79fa      	ldrb	r2, [r7, #7]
 80053e6:	7b7b      	ldrb	r3, [r7, #13]
 80053e8:	4413      	add	r3, r2
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	7f3a      	ldrb	r2, [r7, #28]
 80053ee:	79b9      	ldrb	r1, [r7, #6]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7ff ff67 	bl	80052c4 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80053f6:	7b7b      	ldrb	r3, [r7, #13]
 80053f8:	3301      	adds	r3, #1
 80053fa:	737b      	strb	r3, [r7, #13]
 80053fc:	7b7a      	ldrb	r2, [r7, #13]
 80053fe:	797b      	ldrb	r3, [r7, #5]
 8005400:	429a      	cmp	r2, r3
 8005402:	d3d4      	bcc.n	80053ae <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8005404:	7bbb      	ldrb	r3, [r7, #14]
 8005406:	3301      	adds	r3, #1
 8005408:	73bb      	strb	r3, [r7, #14]
 800540a:	79bb      	ldrb	r3, [r7, #6]
 800540c:	3301      	adds	r3, #1
 800540e:	71bb      	strb	r3, [r7, #6]
 8005410:	7bba      	ldrb	r2, [r7, #14]
 8005412:	7e3b      	ldrb	r3, [r7, #24]
 8005414:	429a      	cmp	r2, r3
 8005416:	d3c7      	bcc.n	80053a8 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8005418:	e000      	b.n	800541c <ssd1306_DrawBitmap+0xb0>
        return;
 800541a:	bf00      	nop
}
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	4603      	mov	r3, r0
 800542a:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800542c:	2381      	movs	r3, #129	@ 0x81
 800542e:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8005430:	7bfb      	ldrb	r3, [r7, #15]
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff fe6a 	bl	800510c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8005438:	79fb      	ldrb	r3, [r7, #7]
 800543a:	4618      	mov	r0, r3
 800543c:	f7ff fe66 	bl	800510c <ssd1306_WriteCommand>
}
 8005440:	bf00      	nop
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d005      	beq.n	8005464 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8005458:	23af      	movs	r3, #175	@ 0xaf
 800545a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800545c:	4b08      	ldr	r3, [pc, #32]	@ (8005480 <ssd1306_SetDisplayOn+0x38>)
 800545e:	2201      	movs	r2, #1
 8005460:	715a      	strb	r2, [r3, #5]
 8005462:	e004      	b.n	800546e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8005464:	23ae      	movs	r3, #174	@ 0xae
 8005466:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8005468:	4b05      	ldr	r3, [pc, #20]	@ (8005480 <ssd1306_SetDisplayOn+0x38>)
 800546a:	2200      	movs	r2, #0
 800546c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800546e:	7bfb      	ldrb	r3, [r7, #15]
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff fe4b 	bl	800510c <ssd1306_WriteCommand>
}
 8005476:	bf00      	nop
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	20003164 	.word	0x20003164

08005484 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800548e:	2003      	movs	r0, #3
 8005490:	f002 f8e4 	bl	800765c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005494:	2000      	movs	r0, #0
 8005496:	f000 f80d 	bl	80054b4 <HAL_InitTick>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d002      	beq.n	80054a6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	71fb      	strb	r3, [r7, #7]
 80054a4:	e001      	b.n	80054aa <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80054a6:	f7fd fe9d 	bl	80031e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80054aa:	79fb      	ldrb	r3, [r7, #7]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80054c0:	4b17      	ldr	r3, [pc, #92]	@ (8005520 <HAL_InitTick+0x6c>)
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d023      	beq.n	8005510 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80054c8:	4b16      	ldr	r3, [pc, #88]	@ (8005524 <HAL_InitTick+0x70>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	4b14      	ldr	r3, [pc, #80]	@ (8005520 <HAL_InitTick+0x6c>)
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	4619      	mov	r1, r3
 80054d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80054da:	fbb2 f3f3 	udiv	r3, r2, r3
 80054de:	4618      	mov	r0, r3
 80054e0:	f002 f8f1 	bl	80076c6 <HAL_SYSTICK_Config>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10f      	bne.n	800550a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2b0f      	cmp	r3, #15
 80054ee:	d809      	bhi.n	8005504 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054f0:	2200      	movs	r2, #0
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	f04f 30ff 	mov.w	r0, #4294967295
 80054f8:	f002 f8bb 	bl	8007672 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80054fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005528 <HAL_InitTick+0x74>)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	e007      	b.n	8005514 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	73fb      	strb	r3, [r7, #15]
 8005508:	e004      	b.n	8005514 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	73fb      	strb	r3, [r7, #15]
 800550e:	e001      	b.n	8005514 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005514:	7bfb      	ldrb	r3, [r7, #15]
}
 8005516:	4618      	mov	r0, r3
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	20000760 	.word	0x20000760
 8005524:	2000068c 	.word	0x2000068c
 8005528:	2000075c 	.word	0x2000075c

0800552c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005530:	4b06      	ldr	r3, [pc, #24]	@ (800554c <HAL_IncTick+0x20>)
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	461a      	mov	r2, r3
 8005536:	4b06      	ldr	r3, [pc, #24]	@ (8005550 <HAL_IncTick+0x24>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4413      	add	r3, r2
 800553c:	4a04      	ldr	r2, [pc, #16]	@ (8005550 <HAL_IncTick+0x24>)
 800553e:	6013      	str	r3, [r2, #0]
}
 8005540:	bf00      	nop
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	20000760 	.word	0x20000760
 8005550:	2000316c 	.word	0x2000316c

08005554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
  return uwTick;
 8005558:	4b03      	ldr	r3, [pc, #12]	@ (8005568 <HAL_GetTick+0x14>)
 800555a:	681b      	ldr	r3, [r3, #0]
}
 800555c:	4618      	mov	r0, r3
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	2000316c 	.word	0x2000316c

0800556c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005574:	f7ff ffee 	bl	8005554 <HAL_GetTick>
 8005578:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005584:	d005      	beq.n	8005592 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005586:	4b0a      	ldr	r3, [pc, #40]	@ (80055b0 <HAL_Delay+0x44>)
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	461a      	mov	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4413      	add	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005592:	bf00      	nop
 8005594:	f7ff ffde 	bl	8005554 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d8f7      	bhi.n	8005594 <HAL_Delay+0x28>
  {
  }
}
 80055a4:	bf00      	nop
 80055a6:	bf00      	nop
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	20000760 	.word	0x20000760

080055b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	431a      	orrs	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	609a      	str	r2, [r3, #8]
}
 80055ce:	bf00      	nop
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
 80055e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	431a      	orrs	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	609a      	str	r2, [r3, #8]
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005610:	4618      	mov	r0, r3
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800561c:	b480      	push	{r7}
 800561e:	b087      	sub	sp, #28
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
 8005628:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	3360      	adds	r3, #96	@ 0x60
 800562e:	461a      	mov	r2, r3
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	4b08      	ldr	r3, [pc, #32]	@ (8005660 <LL_ADC_SetOffset+0x44>)
 800563e:	4013      	ands	r3, r2
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	430a      	orrs	r2, r1
 800564a:	4313      	orrs	r3, r2
 800564c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005654:	bf00      	nop
 8005656:	371c      	adds	r7, #28
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	03fff000 	.word	0x03fff000

08005664 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	3360      	adds	r3, #96	@ 0x60
 8005672:	461a      	mov	r2, r3
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005684:	4618      	mov	r0, r3
 8005686:	3714      	adds	r7, #20
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	3360      	adds	r3, #96	@ 0x60
 80056a0:	461a      	mov	r2, r3
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	4413      	add	r3, r2
 80056a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	431a      	orrs	r2, r3
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80056ba:	bf00      	nop
 80056bc:	371c      	adds	r7, #28
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80056c6:	b480      	push	{r7}
 80056c8:	b083      	sub	sp, #12
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
 80056ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	615a      	str	r2, [r3, #20]
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d101      	bne.n	8005704 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005700:	2301      	movs	r3, #1
 8005702:	e000      	b.n	8005706 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005712:	b480      	push	{r7}
 8005714:	b087      	sub	sp, #28
 8005716:	af00      	add	r7, sp, #0
 8005718:	60f8      	str	r0, [r7, #12]
 800571a:	60b9      	str	r1, [r7, #8]
 800571c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	3330      	adds	r3, #48	@ 0x30
 8005722:	461a      	mov	r2, r3
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	0a1b      	lsrs	r3, r3, #8
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	f003 030c 	and.w	r3, r3, #12
 800572e:	4413      	add	r3, r2
 8005730:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f003 031f 	and.w	r3, r3, #31
 800573c:	211f      	movs	r1, #31
 800573e:	fa01 f303 	lsl.w	r3, r1, r3
 8005742:	43db      	mvns	r3, r3
 8005744:	401a      	ands	r2, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	0e9b      	lsrs	r3, r3, #26
 800574a:	f003 011f 	and.w	r1, r3, #31
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	f003 031f 	and.w	r3, r3, #31
 8005754:	fa01 f303 	lsl.w	r3, r1, r3
 8005758:	431a      	orrs	r2, r3
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800575e:	bf00      	nop
 8005760:	371c      	adds	r7, #28
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800576a:	b480      	push	{r7}
 800576c:	b083      	sub	sp, #12
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005776:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d101      	bne.n	8005782 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	370c      	adds	r7, #12
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	3314      	adds	r3, #20
 80057a0:	461a      	mov	r2, r3
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	0e5b      	lsrs	r3, r3, #25
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	4413      	add	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	0d1b      	lsrs	r3, r3, #20
 80057b8:	f003 031f 	and.w	r3, r3, #31
 80057bc:	2107      	movs	r1, #7
 80057be:	fa01 f303 	lsl.w	r3, r1, r3
 80057c2:	43db      	mvns	r3, r3
 80057c4:	401a      	ands	r2, r3
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	0d1b      	lsrs	r3, r3, #20
 80057ca:	f003 031f 	and.w	r3, r3, #31
 80057ce:	6879      	ldr	r1, [r7, #4]
 80057d0:	fa01 f303 	lsl.w	r3, r1, r3
 80057d4:	431a      	orrs	r2, r3
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80057da:	bf00      	nop
 80057dc:	371c      	adds	r7, #28
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
	...

080057e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005800:	43db      	mvns	r3, r3
 8005802:	401a      	ands	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f003 0318 	and.w	r3, r3, #24
 800580a:	4908      	ldr	r1, [pc, #32]	@ (800582c <LL_ADC_SetChannelSingleDiff+0x44>)
 800580c:	40d9      	lsrs	r1, r3
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	400b      	ands	r3, r1
 8005812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005816:	431a      	orrs	r2, r3
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800581e:	bf00      	nop
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	0007ffff 	.word	0x0007ffff

08005830 <LL_ADC_SetAnalogWDMonitChannels>:
  *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
  *         (6) On STM32L4, parameter available on devices with several ADC instances.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8005830:	b480      	push	{r7}
 8005832:	b087      	sub	sp, #28
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	330c      	adds	r3, #12
 8005840:	4618      	mov	r0, r3
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	0d1b      	lsrs	r3, r3, #20
 8005846:	f003 0103 	and.w	r1, r3, #3
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	f003 0201 	and.w	r2, r3, #1
 8005850:	4613      	mov	r3, r2
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	4413      	add	r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	440b      	add	r3, r1
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4403      	add	r3, r0
 800585e:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f023 4302 	bic.w	r3, r3, #2181038080	@ 0x82000000
 800586a:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 800586e:	43db      	mvns	r3, r3
 8005870:	401a      	ands	r2, r3
 8005872:	6879      	ldr	r1, [r7, #4]
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	400b      	ands	r3, r1
 8005878:	431a      	orrs	r2, r3
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800587e:	bf00      	nop
 8005880:	371c      	adds	r7, #28
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 800588a:	b480      	push	{r7}
 800588c:	b087      	sub	sp, #28
 800588e:	af00      	add	r7, sp, #0
 8005890:	60f8      	str	r0, [r7, #12]
 8005892:	60b9      	str	r1, [r7, #8]
 8005894:	607a      	str	r2, [r7, #4]
 8005896:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	3320      	adds	r3, #32
 800589c:	461a      	mov	r2, r3
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	0d1b      	lsrs	r3, r3, #20
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	f003 030c 	and.w	r3, r3, #12
 80058a8:	4413      	add	r3, r2
 80058aa:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 22f0 	and.w	r2, r3, #4026593280	@ 0xf000f000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	0419      	lsls	r1, r3, #16
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	430b      	orrs	r3, r1
 80058bc:	431a      	orrs	r2, r3
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 80058c2:	bf00      	nop
 80058c4:	371c      	adds	r7, #28
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80058de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6093      	str	r3, [r2, #8]
}
 80058e6:	bf00      	nop
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr

080058f2 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b083      	sub	sp, #12
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005902:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005906:	d101      	bne.n	800590c <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005908:	2301      	movs	r3, #1
 800590a:	e000      	b.n	800590e <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800591a:	b480      	push	{r7}
 800591c:	b083      	sub	sp, #12
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800592a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800592e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005952:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005956:	d101      	bne.n	800595c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005958:	2301      	movs	r3, #1
 800595a:	e000      	b.n	800595e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800596a:	b480      	push	{r7}
 800596c:	b083      	sub	sp, #12
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800597a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800597e:	f043 0201 	orr.w	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005992:	b480      	push	{r7}
 8005994:	b083      	sub	sp, #12
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80059a2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059a6:	f043 0202 	orr.w	r2, r3, #2
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b083      	sub	sp, #12
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d101      	bne.n	80059d2 <LL_ADC_IsEnabled+0x18>
 80059ce:	2301      	movs	r3, #1
 80059d0:	e000      	b.n	80059d4 <LL_ADC_IsEnabled+0x1a>
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d101      	bne.n	80059f8 <LL_ADC_IsDisableOngoing+0x18>
 80059f4:	2301      	movs	r3, #1
 80059f6:	e000      	b.n	80059fa <LL_ADC_IsDisableOngoing+0x1a>
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b083      	sub	sp, #12
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a16:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a1a:	f043 0204 	orr.w	r2, r3, #4
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005a22:	bf00      	nop
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a3e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a42:	f043 0210 	orr.w	r2, r3, #16
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f003 0304 	and.w	r3, r3, #4
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d101      	bne.n	8005a6e <LL_ADC_REG_IsConversionOngoing+0x18>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e000      	b.n	8005a70 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a90:	f043 0220 	orr.w	r2, r3, #32
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d101      	bne.n	8005abc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e000      	b.n	8005abe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	370c      	adds	r7, #12
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr

08005aca <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b083      	sub	sp, #12
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2280      	movs	r2, #128	@ 0x80
 8005ad6:	601a      	str	r2, [r3, #0]
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005af2:	601a      	str	r2, [r3, #0]
}
 8005af4:	bf00      	nop
 8005af6:	370c      	adds	r7, #12
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b0e:	601a      	str	r2, [r3, #0]
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	605a      	str	r2, [r3, #4]
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	605a      	str	r2, [r3, #4]
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	605a      	str	r2, [r3, #4]
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	605a      	str	r2, [r3, #4]
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	605a      	str	r2, [r3, #4]
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	605a      	str	r2, [r3, #4]
}
 8005bd0:	bf00      	nop
 8005bd2:	370c      	adds	r7, #12
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b088      	sub	sp, #32
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005be4:	2300      	movs	r3, #0
 8005be6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005be8:	2300      	movs	r3, #0
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e129      	b.n	8005e4a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d109      	bne.n	8005c18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f92f 	bl	8005e68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7ff fe68 	bl	80058f2 <LL_ADC_IsDeepPowerDownEnabled>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d004      	beq.n	8005c32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7ff fe4e 	bl	80058ce <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff fe83 	bl	8005942 <LL_ADC_IsInternalRegulatorEnabled>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d115      	bne.n	8005c6e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7ff fe67 	bl	800591a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c4c:	4b81      	ldr	r3, [pc, #516]	@ (8005e54 <HAL_ADC_Init+0x278>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	099b      	lsrs	r3, r3, #6
 8005c52:	4a81      	ldr	r2, [pc, #516]	@ (8005e58 <HAL_ADC_Init+0x27c>)
 8005c54:	fba2 2303 	umull	r2, r3, r2, r3
 8005c58:	099b      	lsrs	r3, r3, #6
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005c60:	e002      	b.n	8005c68 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	3b01      	subs	r3, #1
 8005c66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1f9      	bne.n	8005c62 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7ff fe65 	bl	8005942 <LL_ADC_IsInternalRegulatorEnabled>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10d      	bne.n	8005c9a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c82:	f043 0210 	orr.w	r2, r3, #16
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c8e:	f043 0201 	orr.w	r2, r3, #1
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7ff fed9 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 8005ca4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005caa:	f003 0310 	and.w	r3, r3, #16
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	f040 80c2 	bne.w	8005e38 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	f040 80be 	bne.w	8005e38 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005cc4:	f043 0202 	orr.w	r2, r3, #2
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7ff fe72 	bl	80059ba <LL_ADC_IsEnabled>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10b      	bne.n	8005cf4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005cdc:	485f      	ldr	r0, [pc, #380]	@ (8005e5c <HAL_ADC_Init+0x280>)
 8005cde:	f7ff fe6c 	bl	80059ba <LL_ADC_IsEnabled>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d105      	bne.n	8005cf4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	4619      	mov	r1, r3
 8005cee:	485c      	ldr	r0, [pc, #368]	@ (8005e60 <HAL_ADC_Init+0x284>)
 8005cf0:	f7ff fc60 	bl	80055b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	7e5b      	ldrb	r3, [r3, #25]
 8005cf8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005cfe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005d04:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005d0a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d12:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005d14:	4313      	orrs	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d106      	bne.n	8005d30 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d26:	3b01      	subs	r3, #1
 8005d28:	045b      	lsls	r3, r3, #17
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d009      	beq.n	8005d4c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d44:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005d46:	69ba      	ldr	r2, [r7, #24]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	4b44      	ldr	r3, [pc, #272]	@ (8005e64 <HAL_ADC_Init+0x288>)
 8005d54:	4013      	ands	r3, r2
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	69b9      	ldr	r1, [r7, #24]
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7ff fe9d 	bl	8005aa4 <LL_ADC_INJ_IsConversionOngoing>
 8005d6a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d140      	bne.n	8005df4 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d13d      	bne.n	8005df4 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	7e1b      	ldrb	r3, [r3, #24]
 8005d80:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005d82:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005d8a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d9a:	f023 0306 	bic.w	r3, r3, #6
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	6812      	ldr	r2, [r2, #0]
 8005da2:	69b9      	ldr	r1, [r7, #24]
 8005da4:	430b      	orrs	r3, r1
 8005da6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d118      	bne.n	8005de4 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005dbc:	f023 0304 	bic.w	r3, r3, #4
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005dc8:	4311      	orrs	r1, r2
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005dce:	4311      	orrs	r1, r2
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	431a      	orrs	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f042 0201 	orr.w	r2, r2, #1
 8005de0:	611a      	str	r2, [r3, #16]
 8005de2:	e007      	b.n	8005df4 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	691a      	ldr	r2, [r3, #16]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f022 0201 	bic.w	r2, r2, #1
 8005df2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d10c      	bne.n	8005e16 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e02:	f023 010f 	bic.w	r1, r3, #15
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	1e5a      	subs	r2, r3, #1
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e14:	e007      	b.n	8005e26 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 020f 	bic.w	r2, r2, #15
 8005e24:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e2a:	f023 0303 	bic.w	r3, r3, #3
 8005e2e:	f043 0201 	orr.w	r2, r3, #1
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e36:	e007      	b.n	8005e48 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3c:	f043 0210 	orr.w	r2, r3, #16
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005e48:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3720      	adds	r7, #32
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	2000068c 	.word	0x2000068c
 8005e58:	053e2d63 	.word	0x053e2d63
 8005e5c:	50040000 	.word	0x50040000
 8005e60:	50040300 	.word	0x50040300
 8005e64:	fff0c007 	.word	0xfff0c007

08005e68 <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff fde4 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f040 80a0 	bne.w	8005fd6 <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d101      	bne.n	8005ea4 <HAL_ADC_Start_IT+0x28>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	e09b      	b.n	8005fdc <HAL_ADC_Start_IT+0x160>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f001 f961 	bl	8007174 <ADC_Enable>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f040 8087 	bne.w	8005fcc <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ec6:	f023 0301 	bic.w	r3, r3, #1
 8005eca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d006      	beq.n	8005eec <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ee2:	f023 0206 	bic.w	r2, r3, #6
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005eea:	e002      	b.n	8005ef2 <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	221c      	movs	r2, #28
 8005ef8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 021c 	bic.w	r2, r2, #28
 8005f10:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	2b08      	cmp	r3, #8
 8005f18:	d108      	bne.n	8005f2c <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f042 0208 	orr.w	r2, r2, #8
 8005f28:	605a      	str	r2, [r3, #4]
          break;
 8005f2a:	e008      	b.n	8005f3e <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685a      	ldr	r2, [r3, #4]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0204 	orr.w	r2, r2, #4
 8005f3a:	605a      	str	r2, [r3, #4]
          break;
 8005f3c:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d107      	bne.n	8005f56 <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f042 0210 	orr.w	r2, r2, #16
 8005f54:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d02d      	beq.n	8005fc0 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f68:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005f6c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	695b      	ldr	r3, [r3, #20]
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d110      	bne.n	8005f9e <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	685a      	ldr	r2, [r3, #4]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0220 	bic.w	r2, r2, #32
 8005f8a:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f9a:	605a      	str	r2, [r3, #4]
            break;
 8005f9c:	e010      	b.n	8005fc0 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fac:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	685a      	ldr	r2, [r3, #4]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f042 0220 	orr.w	r2, r2, #32
 8005fbc:	605a      	str	r2, [r3, #4]
            break;
 8005fbe:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff fd1e 	bl	8005a06 <LL_ADC_REG_StartConversion>
 8005fca:	e006      	b.n	8005fda <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8005fd4:	e001      	b.n	8005fda <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8005fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3710      	adds	r7, #16
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}

08005fe4 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d101      	bne.n	8005ffa <HAL_ADC_Stop_IT+0x16>
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	e02b      	b.n	8006052 <HAL_ADC_Stop_IT+0x6e>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006002:	2103      	movs	r1, #3
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f000 fff9 	bl	8006ffc <ADC_ConversionStop>
 800600a:	4603      	mov	r3, r0
 800600c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800600e:	7bfb      	ldrb	r3, [r7, #15]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d119      	bne.n	8006048 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f022 021c 	bic.w	r2, r2, #28
 8006022:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f001 f92b 	bl	8007280 <ADC_Disable>
 800602a:	4603      	mov	r3, r0
 800602c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800602e:	7bfb      	ldrb	r3, [r7, #15]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d109      	bne.n	8006048 <HAL_ADC_Stop_IT+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006038:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800603c:	f023 0301 	bic.w	r3, r3, #1
 8006040:	f043 0201 	orr.w	r2, r3, #1
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2200      	movs	r2, #0
 800604c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8006050:	7bfb      	ldrb	r3, [r7, #15]
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b088      	sub	sp, #32
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006062:	2300      	movs	r3, #0
 8006064:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	f003 0302 	and.w	r3, r3, #2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d017      	beq.n	80060b0 <HAL_ADC_IRQHandler+0x56>
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d012      	beq.n	80060b0 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608e:	f003 0310 	and.w	r3, r3, #16
 8006092:	2b00      	cmp	r3, #0
 8006094:	d105      	bne.n	80060a2 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800609a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f001 fa00 	bl	80074a8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2202      	movs	r2, #2
 80060ae:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	f003 0304 	and.w	r3, r3, #4
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d004      	beq.n	80060c4 <HAL_ADC_IRQHandler+0x6a>
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f003 0304 	and.w	r3, r3, #4
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d109      	bne.n	80060d8 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d05e      	beq.n	800618c <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f003 0308 	and.w	r3, r3, #8
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d059      	beq.n	800618c <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060dc:	f003 0310 	and.w	r3, r3, #16
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d105      	bne.n	80060f0 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7ff faf9 	bl	80056ec <LL_ADC_REG_IsTriggerSourceSWStart>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d03e      	beq.n	800617e <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d135      	bne.n	800617e <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0308 	and.w	r3, r3, #8
 800611c:	2b08      	cmp	r3, #8
 800611e:	d12e      	bne.n	800617e <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4618      	mov	r0, r3
 8006126:	f7ff fc96 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d11a      	bne.n	8006166 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685a      	ldr	r2, [r3, #4]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f022 020c 	bic.w	r2, r2, #12
 800613e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006144:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006150:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d112      	bne.n	800617e <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800615c:	f043 0201 	orr.w	r2, r3, #1
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	659a      	str	r2, [r3, #88]	@ 0x58
 8006164:	e00b      	b.n	800617e <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800616a:	f043 0210 	orr.w	r2, r3, #16
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006176:	f043 0201 	orr.w	r2, r3, #1
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f91f 	bl	80063c2 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	220c      	movs	r2, #12
 800618a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	f003 0320 	and.w	r3, r3, #32
 8006192:	2b00      	cmp	r3, #0
 8006194:	d004      	beq.n	80061a0 <HAL_ADC_IRQHandler+0x146>
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b00      	cmp	r3, #0
 800619e:	d109      	bne.n	80061b4 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d072      	beq.n	8006290 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d06d      	beq.n	8006290 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061b8:	f003 0310 	and.w	r3, r3, #16
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d105      	bne.n	80061cc <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061c4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7ff faca 	bl	800576a <LL_ADC_INJ_IsTriggerSourceSWStart>
 80061d6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4618      	mov	r0, r3
 80061de:	f7ff fa85 	bl	80056ec <LL_ADC_REG_IsTriggerSourceSWStart>
 80061e2:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d047      	beq.n	8006282 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d007      	beq.n	800620c <HAL_ADC_IRQHandler+0x1b2>
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d03f      	beq.n	8006282 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006208:	2b00      	cmp	r3, #0
 800620a:	d13a      	bne.n	8006282 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006216:	2b40      	cmp	r3, #64	@ 0x40
 8006218:	d133      	bne.n	8006282 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d12e      	bne.n	8006282 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4618      	mov	r0, r3
 800622a:	f7ff fc3b 	bl	8005aa4 <LL_ADC_INJ_IsConversionOngoing>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d11a      	bne.n	800626a <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006242:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006248:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006258:	2b00      	cmp	r3, #0
 800625a:	d112      	bne.n	8006282 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006260:	f043 0201 	orr.w	r2, r3, #1
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	659a      	str	r2, [r3, #88]	@ 0x58
 8006268:	e00b      	b.n	8006282 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626e:	f043 0210 	orr.w	r2, r3, #16
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800627a:	f043 0201 	orr.w	r2, r3, #1
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f001 f8e8 	bl	8007458 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2260      	movs	r2, #96	@ 0x60
 800628e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006296:	2b00      	cmp	r3, #0
 8006298:	d011      	beq.n	80062be <HAL_ADC_IRQHandler+0x264>
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00c      	beq.n	80062be <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7fb f9e1 	bl	8001678 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2280      	movs	r2, #128	@ 0x80
 80062bc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d012      	beq.n	80062ee <HAL_ADC_IRQHandler+0x294>
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00d      	beq.n	80062ee <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f001 f8ce 	bl	8007480 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80062ec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d012      	beq.n	800631e <HAL_ADC_IRQHandler+0x2c4>
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00d      	beq.n	800631e <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006306:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f001 f8c0 	bl	8007494 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800631c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	f003 0310 	and.w	r3, r3, #16
 8006324:	2b00      	cmp	r3, #0
 8006326:	d02a      	beq.n	800637e <HAL_ADC_IRQHandler+0x324>
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	f003 0310 	and.w	r3, r3, #16
 800632e:	2b00      	cmp	r3, #0
 8006330:	d025      	beq.n	800637e <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006336:	2b00      	cmp	r3, #0
 8006338:	d102      	bne.n	8006340 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 800633a:	2301      	movs	r3, #1
 800633c:	61fb      	str	r3, [r7, #28]
 800633e:	e008      	b.n	8006352 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	f003 0301 	and.w	r3, r3, #1
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 800634e:	2301      	movs	r3, #1
 8006350:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	2b01      	cmp	r3, #1
 8006356:	d10e      	bne.n	8006376 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800635c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006368:	f043 0202 	orr.w	r2, r3, #2
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 f830 	bl	80063d6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2210      	movs	r2, #16
 800637c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006384:	2b00      	cmp	r3, #0
 8006386:	d018      	beq.n	80063ba <HAL_ADC_IRQHandler+0x360>
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800638e:	2b00      	cmp	r3, #0
 8006390:	d013      	beq.n	80063ba <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006396:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a2:	f043 0208 	orr.w	r2, r3, #8
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80063b2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f001 f859 	bl	800746c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80063ba:	bf00      	nop
 80063bc:	3720      	adds	r7, #32
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80063c2:	b480      	push	{r7}
 80063c4:	b083      	sub	sp, #12
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80063ca:	bf00      	nop
 80063cc:	370c      	adds	r7, #12
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b083      	sub	sp, #12
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80063de:	bf00      	nop
 80063e0:	370c      	adds	r7, #12
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
	...

080063ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b0b6      	sub	sp, #216	@ 0xd8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063f6:	2300      	movs	r3, #0
 80063f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80063fc:	2300      	movs	r3, #0
 80063fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006406:	2b01      	cmp	r3, #1
 8006408:	d101      	bne.n	800640e <HAL_ADC_ConfigChannel+0x22>
 800640a:	2302      	movs	r3, #2
 800640c:	e3d5      	b.n	8006bba <HAL_ADC_ConfigChannel+0x7ce>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f7ff fb1b 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	f040 83ba 	bne.w	8006b9c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	2b05      	cmp	r3, #5
 8006436:	d824      	bhi.n	8006482 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	3b02      	subs	r3, #2
 800643e:	2b03      	cmp	r3, #3
 8006440:	d81b      	bhi.n	800647a <HAL_ADC_ConfigChannel+0x8e>
 8006442:	a201      	add	r2, pc, #4	@ (adr r2, 8006448 <HAL_ADC_ConfigChannel+0x5c>)
 8006444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006448:	08006459 	.word	0x08006459
 800644c:	08006461 	.word	0x08006461
 8006450:	08006469 	.word	0x08006469
 8006454:	08006471 	.word	0x08006471
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8006458:	230c      	movs	r3, #12
 800645a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800645e:	e010      	b.n	8006482 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8006460:	2312      	movs	r3, #18
 8006462:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006466:	e00c      	b.n	8006482 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8006468:	2318      	movs	r3, #24
 800646a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800646e:	e008      	b.n	8006482 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8006470:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006478:	e003      	b.n	8006482 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800647a:	2306      	movs	r3, #6
 800647c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006480:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6818      	ldr	r0, [r3, #0]
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8006490:	f7ff f93f 	bl	8005712 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4618      	mov	r0, r3
 800649a:	f7ff fadc 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 800649e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7ff fafc 	bl	8005aa4 <LL_ADC_INJ_IsConversionOngoing>
 80064ac:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80064b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f040 81bf 	bne.w	8006838 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80064ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80064be:	2b00      	cmp	r3, #0
 80064c0:	f040 81ba 	bne.w	8006838 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064cc:	d10f      	bne.n	80064ee <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6818      	ldr	r0, [r3, #0]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2200      	movs	r2, #0
 80064d8:	4619      	mov	r1, r3
 80064da:	f7ff f959 	bl	8005790 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7ff f8ed 	bl	80056c6 <LL_ADC_SetSamplingTimeCommonConfig>
 80064ec:	e00e      	b.n	800650c <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6818      	ldr	r0, [r3, #0]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	6819      	ldr	r1, [r3, #0]
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	461a      	mov	r2, r3
 80064fc:	f7ff f948 	bl	8005790 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2100      	movs	r1, #0
 8006506:	4618      	mov	r0, r3
 8006508:	f7ff f8dd 	bl	80056c6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	695a      	ldr	r2, [r3, #20]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	08db      	lsrs	r3, r3, #3
 8006518:	f003 0303 	and.w	r3, r3, #3
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	fa02 f303 	lsl.w	r3, r2, r3
 8006522:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	2b04      	cmp	r3, #4
 800652c:	d00a      	beq.n	8006544 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6818      	ldr	r0, [r3, #0]
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	6919      	ldr	r1, [r3, #16]
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800653e:	f7ff f86d 	bl	800561c <LL_ADC_SetOffset>
 8006542:	e179      	b.n	8006838 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2100      	movs	r1, #0
 800654a:	4618      	mov	r0, r3
 800654c:	f7ff f88a 	bl	8005664 <LL_ADC_GetOffsetChannel>
 8006550:	4603      	mov	r3, r0
 8006552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10a      	bne.n	8006570 <HAL_ADC_ConfigChannel+0x184>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2100      	movs	r1, #0
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff f87f 	bl	8005664 <LL_ADC_GetOffsetChannel>
 8006566:	4603      	mov	r3, r0
 8006568:	0e9b      	lsrs	r3, r3, #26
 800656a:	f003 021f 	and.w	r2, r3, #31
 800656e:	e01e      	b.n	80065ae <HAL_ADC_ConfigChannel+0x1c2>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2100      	movs	r1, #0
 8006576:	4618      	mov	r0, r3
 8006578:	f7ff f874 	bl	8005664 <LL_ADC_GetOffsetChannel>
 800657c:	4603      	mov	r3, r0
 800657e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006582:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006586:	fa93 f3a3 	rbit	r3, r3
 800658a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800658e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006592:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006596:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800659e:	2320      	movs	r3, #32
 80065a0:	e004      	b.n	80065ac <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80065a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065a6:	fab3 f383 	clz	r3, r3
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d105      	bne.n	80065c6 <HAL_ADC_ConfigChannel+0x1da>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	0e9b      	lsrs	r3, r3, #26
 80065c0:	f003 031f 	and.w	r3, r3, #31
 80065c4:	e018      	b.n	80065f8 <HAL_ADC_ConfigChannel+0x20c>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065d2:	fa93 f3a3 	rbit	r3, r3
 80065d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80065da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80065de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80065e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d101      	bne.n	80065ee <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80065ea:	2320      	movs	r3, #32
 80065ec:	e004      	b.n	80065f8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80065ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80065f2:	fab3 f383 	clz	r3, r3
 80065f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d106      	bne.n	800660a <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2200      	movs	r2, #0
 8006602:	2100      	movs	r1, #0
 8006604:	4618      	mov	r0, r3
 8006606:	f7ff f843 	bl	8005690 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2101      	movs	r1, #1
 8006610:	4618      	mov	r0, r3
 8006612:	f7ff f827 	bl	8005664 <LL_ADC_GetOffsetChannel>
 8006616:	4603      	mov	r3, r0
 8006618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800661c:	2b00      	cmp	r3, #0
 800661e:	d10a      	bne.n	8006636 <HAL_ADC_ConfigChannel+0x24a>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2101      	movs	r1, #1
 8006626:	4618      	mov	r0, r3
 8006628:	f7ff f81c 	bl	8005664 <LL_ADC_GetOffsetChannel>
 800662c:	4603      	mov	r3, r0
 800662e:	0e9b      	lsrs	r3, r3, #26
 8006630:	f003 021f 	and.w	r2, r3, #31
 8006634:	e01e      	b.n	8006674 <HAL_ADC_ConfigChannel+0x288>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2101      	movs	r1, #1
 800663c:	4618      	mov	r0, r3
 800663e:	f7ff f811 	bl	8005664 <LL_ADC_GetOffsetChannel>
 8006642:	4603      	mov	r3, r0
 8006644:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006648:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800664c:	fa93 f3a3 	rbit	r3, r3
 8006650:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8006654:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006658:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800665c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8006664:	2320      	movs	r3, #32
 8006666:	e004      	b.n	8006672 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8006668:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800666c:	fab3 f383 	clz	r3, r3
 8006670:	b2db      	uxtb	r3, r3
 8006672:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800667c:	2b00      	cmp	r3, #0
 800667e:	d105      	bne.n	800668c <HAL_ADC_ConfigChannel+0x2a0>
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	0e9b      	lsrs	r3, r3, #26
 8006686:	f003 031f 	and.w	r3, r3, #31
 800668a:	e018      	b.n	80066be <HAL_ADC_ConfigChannel+0x2d2>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006694:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006698:	fa93 f3a3 	rbit	r3, r3
 800669c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80066a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80066a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d101      	bne.n	80066b4 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80066b0:	2320      	movs	r3, #32
 80066b2:	e004      	b.n	80066be <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80066b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066b8:	fab3 f383 	clz	r3, r3
 80066bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80066be:	429a      	cmp	r2, r3
 80066c0:	d106      	bne.n	80066d0 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2200      	movs	r2, #0
 80066c8:	2101      	movs	r1, #1
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7fe ffe0 	bl	8005690 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2102      	movs	r1, #2
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fe ffc4 	bl	8005664 <LL_ADC_GetOffsetChannel>
 80066dc:	4603      	mov	r3, r0
 80066de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10a      	bne.n	80066fc <HAL_ADC_ConfigChannel+0x310>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2102      	movs	r1, #2
 80066ec:	4618      	mov	r0, r3
 80066ee:	f7fe ffb9 	bl	8005664 <LL_ADC_GetOffsetChannel>
 80066f2:	4603      	mov	r3, r0
 80066f4:	0e9b      	lsrs	r3, r3, #26
 80066f6:	f003 021f 	and.w	r2, r3, #31
 80066fa:	e01e      	b.n	800673a <HAL_ADC_ConfigChannel+0x34e>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2102      	movs	r1, #2
 8006702:	4618      	mov	r0, r3
 8006704:	f7fe ffae 	bl	8005664 <LL_ADC_GetOffsetChannel>
 8006708:	4603      	mov	r3, r0
 800670a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800670e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006712:	fa93 f3a3 	rbit	r3, r3
 8006716:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800671a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800671e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006722:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006726:	2b00      	cmp	r3, #0
 8006728:	d101      	bne.n	800672e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800672a:	2320      	movs	r3, #32
 800672c:	e004      	b.n	8006738 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800672e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006732:	fab3 f383 	clz	r3, r3
 8006736:	b2db      	uxtb	r3, r3
 8006738:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006742:	2b00      	cmp	r3, #0
 8006744:	d105      	bne.n	8006752 <HAL_ADC_ConfigChannel+0x366>
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	0e9b      	lsrs	r3, r3, #26
 800674c:	f003 031f 	and.w	r3, r3, #31
 8006750:	e014      	b.n	800677c <HAL_ADC_ConfigChannel+0x390>
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006758:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800675a:	fa93 f3a3 	rbit	r3, r3
 800675e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006760:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006762:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006766:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800676a:	2b00      	cmp	r3, #0
 800676c:	d101      	bne.n	8006772 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800676e:	2320      	movs	r3, #32
 8006770:	e004      	b.n	800677c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8006772:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006776:	fab3 f383 	clz	r3, r3
 800677a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800677c:	429a      	cmp	r2, r3
 800677e:	d106      	bne.n	800678e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2200      	movs	r2, #0
 8006786:	2102      	movs	r1, #2
 8006788:	4618      	mov	r0, r3
 800678a:	f7fe ff81 	bl	8005690 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2103      	movs	r1, #3
 8006794:	4618      	mov	r0, r3
 8006796:	f7fe ff65 	bl	8005664 <LL_ADC_GetOffsetChannel>
 800679a:	4603      	mov	r3, r0
 800679c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10a      	bne.n	80067ba <HAL_ADC_ConfigChannel+0x3ce>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2103      	movs	r1, #3
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7fe ff5a 	bl	8005664 <LL_ADC_GetOffsetChannel>
 80067b0:	4603      	mov	r3, r0
 80067b2:	0e9b      	lsrs	r3, r3, #26
 80067b4:	f003 021f 	and.w	r2, r3, #31
 80067b8:	e017      	b.n	80067ea <HAL_ADC_ConfigChannel+0x3fe>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2103      	movs	r1, #3
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fe ff4f 	bl	8005664 <LL_ADC_GetOffsetChannel>
 80067c6:	4603      	mov	r3, r0
 80067c8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067cc:	fa93 f3a3 	rbit	r3, r3
 80067d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80067d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067d4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80067d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d101      	bne.n	80067e0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80067dc:	2320      	movs	r3, #32
 80067de:	e003      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80067e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067e2:	fab3 f383 	clz	r3, r3
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d105      	bne.n	8006802 <HAL_ADC_ConfigChannel+0x416>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	0e9b      	lsrs	r3, r3, #26
 80067fc:	f003 031f 	and.w	r3, r3, #31
 8006800:	e011      	b.n	8006826 <HAL_ADC_ConfigChannel+0x43a>
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006808:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800680a:	fa93 f3a3 	rbit	r3, r3
 800680e:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006810:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006812:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006814:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006816:	2b00      	cmp	r3, #0
 8006818:	d101      	bne.n	800681e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800681a:	2320      	movs	r3, #32
 800681c:	e003      	b.n	8006826 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800681e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006820:	fab3 f383 	clz	r3, r3
 8006824:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006826:	429a      	cmp	r2, r3
 8006828:	d106      	bne.n	8006838 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2200      	movs	r2, #0
 8006830:	2103      	movs	r1, #3
 8006832:	4618      	mov	r0, r3
 8006834:	f7fe ff2c 	bl	8005690 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4618      	mov	r0, r3
 800683e:	f7ff f8bc 	bl	80059ba <LL_ADC_IsEnabled>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	f040 813f 	bne.w	8006ac8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6818      	ldr	r0, [r3, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	6819      	ldr	r1, [r3, #0]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	461a      	mov	r2, r3
 8006858:	f7fe ffc6 	bl	80057e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	4a8e      	ldr	r2, [pc, #568]	@ (8006a9c <HAL_ADC_ConfigChannel+0x6b0>)
 8006862:	4293      	cmp	r3, r2
 8006864:	f040 8130 	bne.w	8006ac8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10b      	bne.n	8006890 <HAL_ADC_ConfigChannel+0x4a4>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	0e9b      	lsrs	r3, r3, #26
 800687e:	3301      	adds	r3, #1
 8006880:	f003 031f 	and.w	r3, r3, #31
 8006884:	2b09      	cmp	r3, #9
 8006886:	bf94      	ite	ls
 8006888:	2301      	movls	r3, #1
 800688a:	2300      	movhi	r3, #0
 800688c:	b2db      	uxtb	r3, r3
 800688e:	e019      	b.n	80068c4 <HAL_ADC_ConfigChannel+0x4d8>
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006896:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006898:	fa93 f3a3 	rbit	r3, r3
 800689c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800689e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80068a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80068a8:	2320      	movs	r3, #32
 80068aa:	e003      	b.n	80068b4 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80068ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068ae:	fab3 f383 	clz	r3, r3
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	3301      	adds	r3, #1
 80068b6:	f003 031f 	and.w	r3, r3, #31
 80068ba:	2b09      	cmp	r3, #9
 80068bc:	bf94      	ite	ls
 80068be:	2301      	movls	r3, #1
 80068c0:	2300      	movhi	r3, #0
 80068c2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d079      	beq.n	80069bc <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d107      	bne.n	80068e4 <HAL_ADC_ConfigChannel+0x4f8>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	0e9b      	lsrs	r3, r3, #26
 80068da:	3301      	adds	r3, #1
 80068dc:	069b      	lsls	r3, r3, #26
 80068de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068e2:	e015      	b.n	8006910 <HAL_ADC_ConfigChannel+0x524>
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068ec:	fa93 f3a3 	rbit	r3, r3
 80068f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80068f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068f4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80068f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80068fc:	2320      	movs	r3, #32
 80068fe:	e003      	b.n	8006908 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8006900:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006902:	fab3 f383 	clz	r3, r3
 8006906:	b2db      	uxtb	r3, r3
 8006908:	3301      	adds	r3, #1
 800690a:	069b      	lsls	r3, r3, #26
 800690c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006918:	2b00      	cmp	r3, #0
 800691a:	d109      	bne.n	8006930 <HAL_ADC_ConfigChannel+0x544>
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	0e9b      	lsrs	r3, r3, #26
 8006922:	3301      	adds	r3, #1
 8006924:	f003 031f 	and.w	r3, r3, #31
 8006928:	2101      	movs	r1, #1
 800692a:	fa01 f303 	lsl.w	r3, r1, r3
 800692e:	e017      	b.n	8006960 <HAL_ADC_ConfigChannel+0x574>
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006938:	fa93 f3a3 	rbit	r3, r3
 800693c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800693e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006940:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006942:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006944:	2b00      	cmp	r3, #0
 8006946:	d101      	bne.n	800694c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8006948:	2320      	movs	r3, #32
 800694a:	e003      	b.n	8006954 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800694c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800694e:	fab3 f383 	clz	r3, r3
 8006952:	b2db      	uxtb	r3, r3
 8006954:	3301      	adds	r3, #1
 8006956:	f003 031f 	and.w	r3, r3, #31
 800695a:	2101      	movs	r1, #1
 800695c:	fa01 f303 	lsl.w	r3, r1, r3
 8006960:	ea42 0103 	orr.w	r1, r2, r3
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800696c:	2b00      	cmp	r3, #0
 800696e:	d10a      	bne.n	8006986 <HAL_ADC_ConfigChannel+0x59a>
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	0e9b      	lsrs	r3, r3, #26
 8006976:	3301      	adds	r3, #1
 8006978:	f003 021f 	and.w	r2, r3, #31
 800697c:	4613      	mov	r3, r2
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	4413      	add	r3, r2
 8006982:	051b      	lsls	r3, r3, #20
 8006984:	e018      	b.n	80069b8 <HAL_ADC_ConfigChannel+0x5cc>
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800698c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800698e:	fa93 f3a3 	rbit	r3, r3
 8006992:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006996:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800699e:	2320      	movs	r3, #32
 80069a0:	e003      	b.n	80069aa <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80069a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a4:	fab3 f383 	clz	r3, r3
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	3301      	adds	r3, #1
 80069ac:	f003 021f 	and.w	r2, r3, #31
 80069b0:	4613      	mov	r3, r2
 80069b2:	005b      	lsls	r3, r3, #1
 80069b4:	4413      	add	r3, r2
 80069b6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80069b8:	430b      	orrs	r3, r1
 80069ba:	e080      	b.n	8006abe <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d107      	bne.n	80069d8 <HAL_ADC_ConfigChannel+0x5ec>
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	0e9b      	lsrs	r3, r3, #26
 80069ce:	3301      	adds	r3, #1
 80069d0:	069b      	lsls	r3, r3, #26
 80069d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80069d6:	e015      	b.n	8006a04 <HAL_ADC_ConfigChannel+0x618>
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e0:	fa93 f3a3 	rbit	r3, r3
 80069e4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80069e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80069ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d101      	bne.n	80069f4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80069f0:	2320      	movs	r3, #32
 80069f2:	e003      	b.n	80069fc <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80069f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f6:	fab3 f383 	clz	r3, r3
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	3301      	adds	r3, #1
 80069fe:	069b      	lsls	r3, r3, #26
 8006a00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d109      	bne.n	8006a24 <HAL_ADC_ConfigChannel+0x638>
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	0e9b      	lsrs	r3, r3, #26
 8006a16:	3301      	adds	r3, #1
 8006a18:	f003 031f 	and.w	r3, r3, #31
 8006a1c:	2101      	movs	r1, #1
 8006a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a22:	e017      	b.n	8006a54 <HAL_ADC_ConfigChannel+0x668>
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	fa93 f3a3 	rbit	r3, r3
 8006a30:	61bb      	str	r3, [r7, #24]
  return result;
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d101      	bne.n	8006a40 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8006a3c:	2320      	movs	r3, #32
 8006a3e:	e003      	b.n	8006a48 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8006a40:	6a3b      	ldr	r3, [r7, #32]
 8006a42:	fab3 f383 	clz	r3, r3
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	3301      	adds	r3, #1
 8006a4a:	f003 031f 	and.w	r3, r3, #31
 8006a4e:	2101      	movs	r1, #1
 8006a50:	fa01 f303 	lsl.w	r3, r1, r3
 8006a54:	ea42 0103 	orr.w	r1, r2, r3
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10d      	bne.n	8006a80 <HAL_ADC_ConfigChannel+0x694>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	0e9b      	lsrs	r3, r3, #26
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	f003 021f 	and.w	r2, r3, #31
 8006a70:	4613      	mov	r3, r2
 8006a72:	005b      	lsls	r3, r3, #1
 8006a74:	4413      	add	r3, r2
 8006a76:	3b1e      	subs	r3, #30
 8006a78:	051b      	lsls	r3, r3, #20
 8006a7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006a7e:	e01d      	b.n	8006abc <HAL_ADC_ConfigChannel+0x6d0>
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	fa93 f3a3 	rbit	r3, r3
 8006a8c:	60fb      	str	r3, [r7, #12]
  return result;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d103      	bne.n	8006aa0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8006a98:	2320      	movs	r3, #32
 8006a9a:	e005      	b.n	8006aa8 <HAL_ADC_ConfigChannel+0x6bc>
 8006a9c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	fab3 f383 	clz	r3, r3
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	f003 021f 	and.w	r2, r3, #31
 8006aae:	4613      	mov	r3, r2
 8006ab0:	005b      	lsls	r3, r3, #1
 8006ab2:	4413      	add	r3, r2
 8006ab4:	3b1e      	subs	r3, #30
 8006ab6:	051b      	lsls	r3, r3, #20
 8006ab8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006abc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	f7fe fe64 	bl	8005790 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	4b3d      	ldr	r3, [pc, #244]	@ (8006bc4 <HAL_ADC_ConfigChannel+0x7d8>)
 8006ace:	4013      	ands	r3, r2
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d06c      	beq.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ad4:	483c      	ldr	r0, [pc, #240]	@ (8006bc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8006ad6:	f7fe fd93 	bl	8005600 <LL_ADC_GetCommonPathInternalCh>
 8006ada:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a3a      	ldr	r2, [pc, #232]	@ (8006bcc <HAL_ADC_ConfigChannel+0x7e0>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d127      	bne.n	8006b38 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006ae8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006aec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d121      	bne.n	8006b38 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a35      	ldr	r2, [pc, #212]	@ (8006bd0 <HAL_ADC_ConfigChannel+0x7e4>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d157      	bne.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006afe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b06:	4619      	mov	r1, r3
 8006b08:	482f      	ldr	r0, [pc, #188]	@ (8006bc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8006b0a:	f7fe fd66 	bl	80055da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006b0e:	4b31      	ldr	r3, [pc, #196]	@ (8006bd4 <HAL_ADC_ConfigChannel+0x7e8>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	099b      	lsrs	r3, r3, #6
 8006b14:	4a30      	ldr	r2, [pc, #192]	@ (8006bd8 <HAL_ADC_ConfigChannel+0x7ec>)
 8006b16:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1a:	099b      	lsrs	r3, r3, #6
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	4613      	mov	r3, r2
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	4413      	add	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006b28:	e002      	b.n	8006b30 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1f9      	bne.n	8006b2a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006b36:	e03a      	b.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a27      	ldr	r2, [pc, #156]	@ (8006bdc <HAL_ADC_ConfigChannel+0x7f0>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d113      	bne.n	8006b6a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006b42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10d      	bne.n	8006b6a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a1f      	ldr	r2, [pc, #124]	@ (8006bd0 <HAL_ADC_ConfigChannel+0x7e4>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d12a      	bne.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b60:	4619      	mov	r1, r3
 8006b62:	4819      	ldr	r0, [pc, #100]	@ (8006bc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8006b64:	f7fe fd39 	bl	80055da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006b68:	e021      	b.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006be0 <HAL_ADC_ConfigChannel+0x7f4>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d11c      	bne.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006b74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d116      	bne.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a12      	ldr	r2, [pc, #72]	@ (8006bd0 <HAL_ADC_ConfigChannel+0x7e4>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d111      	bne.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b8e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006b92:	4619      	mov	r1, r3
 8006b94:	480c      	ldr	r0, [pc, #48]	@ (8006bc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8006b96:	f7fe fd20 	bl	80055da <LL_ADC_SetCommonPathInternalCh>
 8006b9a:	e008      	b.n	8006bae <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba0:	f043 0220 	orr.w	r2, r3, #32
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8006bb6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	37d8      	adds	r7, #216	@ 0xd8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	80080000 	.word	0x80080000
 8006bc8:	50040300 	.word	0x50040300
 8006bcc:	c7520000 	.word	0xc7520000
 8006bd0:	50040000 	.word	0x50040000
 8006bd4:	2000068c 	.word	0x2000068c
 8006bd8:	053e2d63 	.word	0x053e2d63
 8006bdc:	cb840000 	.word	0xcb840000
 8006be0:	80000001 	.word	0x80000001

08006be4 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b08e      	sub	sp, #56	@ 0x38
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));

  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006bfc:	d003      	beq.n	8006c06 <HAL_ADC_AnalogWDGConfig+0x22>
      (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8006c02:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d101      	bne.n	8006c14 <HAL_ADC_AnalogWDGConfig+0x30>
 8006c10:	2302      	movs	r3, #2
 8006c12:	e1ec      	b.n	8006fee <HAL_ADC_AnalogWDGConfig+0x40a>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4618      	mov	r0, r3
 8006c22:	f7fe ff18 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 8006c26:	6338      	str	r0, [r7, #48]	@ 0x30
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fe ff39 	bl	8005aa4 <LL_ADC_INJ_IsConversionOngoing>
 8006c32:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f040 81ca 	bne.w	8006fd0 <HAL_ADC_AnalogWDGConfig+0x3ec>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f040 81c6 	bne.w	8006fd0 <HAL_ADC_AnalogWDGConfig+0x3ec>
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a9b      	ldr	r2, [pc, #620]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	f040 80a2 	bne.w	8006d94 <HAL_ADC_AnalogWDGConfig+0x1b0>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (pAnalogWDGConfig->WatchdogMode)
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006c58:	d034      	beq.n	8006cc4 <HAL_ADC_AnalogWDGConfig+0xe0>
 8006c5a:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006c5e:	d856      	bhi.n	8006d0e <HAL_ADC_AnalogWDGConfig+0x12a>
 8006c60:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006c64:	d04b      	beq.n	8006cfe <HAL_ADC_AnalogWDGConfig+0x11a>
 8006c66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006c6a:	d850      	bhi.n	8006d0e <HAL_ADC_AnalogWDGConfig+0x12a>
 8006c6c:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006c70:	d01b      	beq.n	8006caa <HAL_ADC_AnalogWDGConfig+0xc6>
 8006c72:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006c76:	d84a      	bhi.n	8006d0e <HAL_ADC_AnalogWDGConfig+0x12a>
 8006c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c7c:	d037      	beq.n	8006cee <HAL_ADC_AnalogWDGConfig+0x10a>
 8006c7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c82:	d844      	bhi.n	8006d0e <HAL_ADC_AnalogWDGConfig+0x12a>
 8006c84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c88:	d029      	beq.n	8006cde <HAL_ADC_AnalogWDGConfig+0xfa>
 8006c8a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006c8e:	d13e      	bne.n	8006d0e <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8006c9c:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	4985      	ldr	r1, [pc, #532]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006ca4:	f7fe fdc4 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 8006ca8:	e039      	b.n	8006d1e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8006cb6:	f043 73a0 	orr.w	r3, r3, #20971520	@ 0x1400000
 8006cba:	461a      	mov	r2, r3
 8006cbc:	497e      	ldr	r1, [pc, #504]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006cbe:	f7fe fdb7 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_INJECTED));
          break;
 8006cc2:	e02c      	b.n	8006d1e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8006cd0:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	4978      	ldr	r1, [pc, #480]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006cd8:	f7fe fdaa 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8006cdc:	e01f      	b.n	8006d1e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a76      	ldr	r2, [pc, #472]	@ (8006ebc <HAL_ADC_AnalogWDGConfig+0x2d8>)
 8006ce4:	4974      	ldr	r1, [pc, #464]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fe fda2 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006cec:	e017      	b.n	8006d1e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a73      	ldr	r2, [pc, #460]	@ (8006ec0 <HAL_ADC_AnalogWDGConfig+0x2dc>)
 8006cf4:	4970      	ldr	r1, [pc, #448]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7fe fd9a 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006cfc:	e00f      	b.n	8006d1e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a70      	ldr	r2, [pc, #448]	@ (8006ec4 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8006d04:	496c      	ldr	r1, [pc, #432]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7fe fd92 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006d0c:	e007      	b.n	8006d1e <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2200      	movs	r2, #0
 8006d14:	4968      	ldr	r1, [pc, #416]	@ (8006eb8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fe fd8a 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006d1c:	bf00      	nop
      }

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
      /* are set to 0                                                         */
      tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	691a      	ldr	r2, [r3, #16]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	08db      	lsrs	r3, r3, #3
 8006d2a:	f003 0303 	and.w	r3, r3, #3
 8006d2e:	005b      	lsls	r3, r3, #1
 8006d30:	fa02 f303 	lsl.w	r3, r2, r3
 8006d34:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	695a      	ldr	r2, [r3, #20]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	08db      	lsrs	r3, r3, #3
 8006d42:	f003 0303 	and.w	r3, r3, #3
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6818      	ldr	r0, [r3, #0]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	6819      	ldr	r1, [r3, #0]
 8006d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d5a:	f7fe fd96 	bl	800588a <LL_ADC_ConfigAnalogWDThresholds>
                                      tmp_awd_low_threshold_shifted);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe feab 	bl	8005aca <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	7b1b      	ldrb	r3, [r3, #12]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d105      	bne.n	8006d88 <HAL_ADC_AnalogWDGConfig+0x1a4>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4618      	mov	r0, r3
 8006d82:	f7fe fecb 	bl	8005b1c <LL_ADC_EnableIT_AWD1>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006d86:	e12c      	b.n	8006fe2 <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fe fef5 	bl	8005b7c <LL_ADC_DisableIT_AWD1>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006d92:	e126      	b.n	8006fe2 <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006d9c:	d01d      	beq.n	8006dda <HAL_ADC_AnalogWDGConfig+0x1f6>
 8006d9e:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006da2:	f200 8093 	bhi.w	8006ecc <HAL_ADC_AnalogWDGConfig+0x2e8>
 8006da6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006daa:	d07b      	beq.n	8006ea4 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8006dac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006db0:	f200 808c 	bhi.w	8006ecc <HAL_ADC_AnalogWDGConfig+0x2e8>
 8006db4:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006db8:	d00f      	beq.n	8006dda <HAL_ADC_AnalogWDGConfig+0x1f6>
 8006dba:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006dbe:	f200 8085 	bhi.w	8006ecc <HAL_ADC_AnalogWDGConfig+0x2e8>
 8006dc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dc6:	d06d      	beq.n	8006ea4 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8006dc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dcc:	d87e      	bhi.n	8006ecc <HAL_ADC_AnalogWDGConfig+0x2e8>
 8006dce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006dd2:	d067      	beq.n	8006ea4 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8006dd4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006dd8:	d178      	bne.n	8006ecc <HAL_ADC_AnalogWDGConfig+0x2e8>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a3a      	ldr	r2, [pc, #232]	@ (8006ec8 <HAL_ADC_AnalogWDGConfig+0x2e4>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d12f      	bne.n	8006e44 <HAL_ADC_AnalogWDGConfig+0x260>
          {
            SET_BIT(hadc->Instance->AWD2CR,
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d108      	bne.n	8006e02 <HAL_ADC_AnalogWDGConfig+0x21e>
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	0e9b      	lsrs	r3, r3, #26
 8006df6:	f003 031f 	and.w	r3, r3, #31
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006e00:	e016      	b.n	8006e30 <HAL_ADC_AnalogWDGConfig+0x24c>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	fa93 f3a3 	rbit	r3, r3
 8006e0e:	61bb      	str	r3, [r7, #24]
  return result;
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d101      	bne.n	8006e1e <HAL_ADC_AnalogWDGConfig+0x23a>
    return 32U;
 8006e1a:	2320      	movs	r3, #32
 8006e1c:	e003      	b.n	8006e26 <HAL_ADC_AnalogWDGConfig+0x242>
  return __builtin_clz(value);
 8006e1e:	6a3b      	ldr	r3, [r7, #32]
 8006e20:	fab3 f383 	clz	r3, r3
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	6812      	ldr	r2, [r2, #0]
 8006e34:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	6812      	ldr	r2, [r2, #0]
 8006e3c:	430b      	orrs	r3, r1
 8006e3e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
          else
          {
            SET_BIT(hadc->Instance->AWD3CR,
                    (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8006e42:	e04c      	b.n	8006ede <HAL_ADC_AnalogWDGConfig+0x2fa>
            SET_BIT(hadc->Instance->AWD3CR,
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d108      	bne.n	8006e62 <HAL_ADC_AnalogWDGConfig+0x27e>
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	0e9b      	lsrs	r3, r3, #26
 8006e56:	f003 031f 	and.w	r3, r3, #31
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e60:	e016      	b.n	8006e90 <HAL_ADC_AnalogWDGConfig+0x2ac>
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	fa93 f3a3 	rbit	r3, r3
 8006e6e:	60fb      	str	r3, [r7, #12]
  return result;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d101      	bne.n	8006e7e <HAL_ADC_AnalogWDGConfig+0x29a>
    return 32U;
 8006e7a:	2320      	movs	r3, #32
 8006e7c:	e003      	b.n	8006e86 <HAL_ADC_AnalogWDGConfig+0x2a2>
  return __builtin_clz(value);
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	fab3 f383 	clz	r3, r3
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	f003 031f 	and.w	r3, r3, #31
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	6812      	ldr	r2, [r2, #0]
 8006e94:	f8d2 10a4 	ldr.w	r1, [r2, #164]	@ 0xa4
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	6812      	ldr	r2, [r2, #0]
 8006e9c:	430b      	orrs	r3, r1
 8006e9e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
          break;
 8006ea2:	e01c      	b.n	8006ede <HAL_ADC_AnalogWDGConfig+0x2fa>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8006eac:	4a05      	ldr	r2, [pc, #20]	@ (8006ec4 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8006eae:	4619      	mov	r1, r3
 8006eb0:	f7fe fcbe 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006eb4:	e013      	b.n	8006ede <HAL_ADC_AnalogWDGConfig+0x2fa>
 8006eb6:	bf00      	nop
 8006eb8:	7dc00000 	.word	0x7dc00000
 8006ebc:	0087ffff 	.word	0x0087ffff
 8006ec0:	0107ffff 	.word	0x0107ffff
 8006ec4:	0187ffff 	.word	0x0187ffff
 8006ec8:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6818      	ldr	r0, [r3, #0]
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	f7fe fcaa 	bl	8005830 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006edc:	bf00      	nop
      }

      /* Shift the thresholds in function of the selected ADC resolution      */
      /* have to be left-aligned on bit 7, the LSB (right bits) are set to 0  */
      tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	f003 0318 	and.w	r3, r3, #24
 8006ee8:	2b18      	cmp	r3, #24
 8006eea:	d00f      	beq.n	8006f0c <HAL_ADC_AnalogWDGConfig+0x328>
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	691a      	ldr	r2, [r3, #16]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	08db      	lsrs	r3, r3, #3
 8006ef8:	f003 0303 	and.w	r3, r3, #3
 8006efc:	f1c3 0302 	rsb	r3, r3, #2
 8006f00:	005b      	lsls	r3, r3, #1
 8006f02:	f003 031e 	and.w	r3, r3, #30
 8006f06:	fa22 f303 	lsr.w	r3, r2, r3
 8006f0a:	e002      	b.n	8006f12 <HAL_ADC_AnalogWDGConfig+0x32e>
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	009b      	lsls	r3, r3, #2
 8006f12:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	f003 0318 	and.w	r3, r3, #24
 8006f1e:	2b18      	cmp	r3, #24
 8006f20:	d00f      	beq.n	8006f42 <HAL_ADC_AnalogWDGConfig+0x35e>
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	695a      	ldr	r2, [r3, #20]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	08db      	lsrs	r3, r3, #3
 8006f2e:	f003 0303 	and.w	r3, r3, #3
 8006f32:	f1c3 0302 	rsb	r3, r3, #2
 8006f36:	005b      	lsls	r3, r3, #1
 8006f38:	f003 031e 	and.w	r3, r3, #30
 8006f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f40:	e002      	b.n	8006f48 <HAL_ADC_AnalogWDGConfig+0x364>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6818      	ldr	r0, [r3, #0]
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	6819      	ldr	r1, [r3, #0]
 8006f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f56:	f7fe fc98 	bl	800588a <LL_ADC_ConfigAnalogWDThresholds>
                                      tmp_awd_low_threshold_shifted);

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a26      	ldr	r2, [pc, #152]	@ (8006ff8 <HAL_ADC_AnalogWDGConfig+0x414>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d11a      	bne.n	8006f9a <HAL_ADC_AnalogWDGConfig+0x3b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f68:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7fe fdb5 	bl	8005ae4 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	7b1b      	ldrb	r3, [r3, #12]
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d105      	bne.n	8006f8e <HAL_ADC_AnalogWDGConfig+0x3aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7fe fdd8 	bl	8005b3c <LL_ADC_EnableIT_AWD2>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006f8c:	e029      	b.n	8006fe2 <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7fe fe02 	bl	8005b9c <LL_ADC_DisableIT_AWD2>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006f98:	e023      	b.n	8006fe2 <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f9e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7fe fda8 	bl	8005b00 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	7b1b      	ldrb	r3, [r3, #12]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d105      	bne.n	8006fc4 <HAL_ADC_AnalogWDGConfig+0x3e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7fe fdcd 	bl	8005b5c <LL_ADC_EnableIT_AWD3>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006fc2:	e00e      	b.n	8006fe2 <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7fe fdf7 	bl	8005bbc <LL_ADC_DisableIT_AWD3>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006fce:	e008      	b.n	8006fe2 <HAL_ADC_AnalogWDGConfig+0x3fe>
  /* If a conversion is on going on ADC group regular or injected, no update  */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fd4:	f043 0220 	orr.w	r2, r3, #32
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8006fea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3738      	adds	r7, #56	@ 0x38
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	0017ffff 	.word	0x0017ffff

08006ffc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b088      	sub	sp, #32
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007006:	2300      	movs	r3, #0
 8007008:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4618      	mov	r0, r3
 8007014:	f7fe fd1f 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 8007018:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f7fe fd40 	bl	8005aa4 <LL_ADC_INJ_IsConversionOngoing>
 8007024:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d103      	bne.n	8007034 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2b00      	cmp	r3, #0
 8007030:	f000 8098 	beq.w	8007164 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800703e:	2b00      	cmp	r3, #0
 8007040:	d02a      	beq.n	8007098 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	7e5b      	ldrb	r3, [r3, #25]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d126      	bne.n	8007098 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	7e1b      	ldrb	r3, [r3, #24]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d122      	bne.n	8007098 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8007052:	2301      	movs	r3, #1
 8007054:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007056:	e014      	b.n	8007082 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	4a45      	ldr	r2, [pc, #276]	@ (8007170 <ADC_ConversionStop+0x174>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d90d      	bls.n	800707c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007064:	f043 0210 	orr.w	r2, r3, #16
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007070:	f043 0201 	orr.w	r2, r3, #1
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e074      	b.n	8007166 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	3301      	adds	r3, #1
 8007080:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800708c:	2b40      	cmp	r3, #64	@ 0x40
 800708e:	d1e3      	bne.n	8007058 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2240      	movs	r2, #64	@ 0x40
 8007096:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	2b02      	cmp	r3, #2
 800709c:	d014      	beq.n	80070c8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7fe fcd7 	bl	8005a56 <LL_ADC_REG_IsConversionOngoing>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00c      	beq.n	80070c8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7fe fc94 	bl	80059e0 <LL_ADC_IsDisableOngoing>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d104      	bne.n	80070c8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7fe fcb3 	bl	8005a2e <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d014      	beq.n	80070f8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7fe fce6 	bl	8005aa4 <LL_ADC_INJ_IsConversionOngoing>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00c      	beq.n	80070f8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe fc7c 	bl	80059e0 <LL_ADC_IsDisableOngoing>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d104      	bne.n	80070f8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7fe fcc2 	bl	8005a7c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d005      	beq.n	800710a <ADC_ConversionStop+0x10e>
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	2b03      	cmp	r3, #3
 8007102:	d105      	bne.n	8007110 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007104:	230c      	movs	r3, #12
 8007106:	617b      	str	r3, [r7, #20]
        break;
 8007108:	e005      	b.n	8007116 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800710a:	2308      	movs	r3, #8
 800710c:	617b      	str	r3, [r7, #20]
        break;
 800710e:	e002      	b.n	8007116 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007110:	2304      	movs	r3, #4
 8007112:	617b      	str	r3, [r7, #20]
        break;
 8007114:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007116:	f7fe fa1d 	bl	8005554 <HAL_GetTick>
 800711a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800711c:	e01b      	b.n	8007156 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800711e:	f7fe fa19 	bl	8005554 <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	2b05      	cmp	r3, #5
 800712a:	d914      	bls.n	8007156 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689a      	ldr	r2, [r3, #8]
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	4013      	ands	r3, r2
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00d      	beq.n	8007156 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800713e:	f043 0210 	orr.w	r2, r3, #16
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800714a:	f043 0201 	orr.w	r2, r3, #1
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e007      	b.n	8007166 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	4013      	ands	r3, r2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1dc      	bne.n	800711e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007164:	2300      	movs	r3, #0
}
 8007166:	4618      	mov	r0, r3
 8007168:	3720      	adds	r7, #32
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	a33fffff 	.word	0xa33fffff

08007174 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800717c:	2300      	movs	r3, #0
 800717e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4618      	mov	r0, r3
 8007186:	f7fe fc18 	bl	80059ba <LL_ADC_IsEnabled>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	d169      	bne.n	8007264 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	689a      	ldr	r2, [r3, #8]
 8007196:	4b36      	ldr	r3, [pc, #216]	@ (8007270 <ADC_Enable+0xfc>)
 8007198:	4013      	ands	r3, r2
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00d      	beq.n	80071ba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071a2:	f043 0210 	orr.w	r2, r3, #16
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071ae:	f043 0201 	orr.w	r2, r3, #1
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	e055      	b.n	8007266 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fe fbd3 	bl	800596a <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80071c4:	482b      	ldr	r0, [pc, #172]	@ (8007274 <ADC_Enable+0x100>)
 80071c6:	f7fe fa1b 	bl	8005600 <LL_ADC_GetCommonPathInternalCh>
 80071ca:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80071cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d013      	beq.n	80071fc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80071d4:	4b28      	ldr	r3, [pc, #160]	@ (8007278 <ADC_Enable+0x104>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	099b      	lsrs	r3, r3, #6
 80071da:	4a28      	ldr	r2, [pc, #160]	@ (800727c <ADC_Enable+0x108>)
 80071dc:	fba2 2303 	umull	r2, r3, r2, r3
 80071e0:	099b      	lsrs	r3, r3, #6
 80071e2:	1c5a      	adds	r2, r3, #1
 80071e4:	4613      	mov	r3, r2
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	4413      	add	r3, r2
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80071ee:	e002      	b.n	80071f6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	3b01      	subs	r3, #1
 80071f4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d1f9      	bne.n	80071f0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80071fc:	f7fe f9aa 	bl	8005554 <HAL_GetTick>
 8007200:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007202:	e028      	b.n	8007256 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4618      	mov	r0, r3
 800720a:	f7fe fbd6 	bl	80059ba <LL_ADC_IsEnabled>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d104      	bne.n	800721e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4618      	mov	r0, r3
 800721a:	f7fe fba6 	bl	800596a <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800721e:	f7fe f999 	bl	8005554 <HAL_GetTick>
 8007222:	4602      	mov	r2, r0
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	2b02      	cmp	r3, #2
 800722a:	d914      	bls.n	8007256 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b01      	cmp	r3, #1
 8007238:	d00d      	beq.n	8007256 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800723e:	f043 0210 	orr.w	r2, r3, #16
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800724a:	f043 0201 	orr.w	r2, r3, #1
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e007      	b.n	8007266 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0301 	and.w	r3, r3, #1
 8007260:	2b01      	cmp	r3, #1
 8007262:	d1cf      	bne.n	8007204 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	8000003f 	.word	0x8000003f
 8007274:	50040300 	.word	0x50040300
 8007278:	2000068c 	.word	0x2000068c
 800727c:	053e2d63 	.word	0x053e2d63

08007280 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4618      	mov	r0, r3
 800728e:	f7fe fba7 	bl	80059e0 <LL_ADC_IsDisableOngoing>
 8007292:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f7fe fb8e 	bl	80059ba <LL_ADC_IsEnabled>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d047      	beq.n	8007334 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d144      	bne.n	8007334 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	f003 030d 	and.w	r3, r3, #13
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d10c      	bne.n	80072d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4618      	mov	r0, r3
 80072be:	f7fe fb68 	bl	8005992 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2203      	movs	r2, #3
 80072c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80072ca:	f7fe f943 	bl	8005554 <HAL_GetTick>
 80072ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80072d0:	e029      	b.n	8007326 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072d6:	f043 0210 	orr.w	r2, r3, #16
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072e2:	f043 0201 	orr.w	r2, r3, #1
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e023      	b.n	8007336 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80072ee:	f7fe f931 	bl	8005554 <HAL_GetTick>
 80072f2:	4602      	mov	r2, r0
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	1ad3      	subs	r3, r2, r3
 80072f8:	2b02      	cmp	r3, #2
 80072fa:	d914      	bls.n	8007326 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00d      	beq.n	8007326 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800730e:	f043 0210 	orr.w	r2, r3, #16
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800731a:	f043 0201 	orr.w	r2, r3, #1
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e007      	b.n	8007336 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f003 0301 	and.w	r3, r3, #1
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1dc      	bne.n	80072ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <LL_ADC_StartCalibration>:
{
 800733e:	b480      	push	{r7}
 8007340:	b083      	sub	sp, #12
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
 8007346:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007350:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800735a:	4313      	orrs	r3, r2
 800735c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	609a      	str	r2, [r3, #8]
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <LL_ADC_IsCalibrationOnGoing>:
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007380:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007384:	d101      	bne.n	800738a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007386:	2301      	movs	r3, #1
 8007388:	e000      	b.n	800738c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80073a2:	2300      	movs	r3, #0
 80073a4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d101      	bne.n	80073b4 <HAL_ADCEx_Calibration_Start+0x1c>
 80073b0:	2302      	movs	r3, #2
 80073b2:	e04d      	b.n	8007450 <HAL_ADCEx_Calibration_Start+0xb8>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f7ff ff5f 	bl	8007280 <ADC_Disable>
 80073c2:	4603      	mov	r3, r0
 80073c4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80073c6:	7bfb      	ldrb	r3, [r7, #15]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d136      	bne.n	800743a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80073d4:	f023 0302 	bic.w	r3, r3, #2
 80073d8:	f043 0202 	orr.w	r2, r3, #2
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6839      	ldr	r1, [r7, #0]
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7ff ffa9 	bl	800733e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80073ec:	e014      	b.n	8007418 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	3301      	adds	r3, #1
 80073f2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80073fa:	d30d      	bcc.n	8007418 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007400:	f023 0312 	bic.w	r3, r3, #18
 8007404:	f043 0210 	orr.w	r2, r3, #16
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e01b      	b.n	8007450 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4618      	mov	r0, r3
 800741e:	f7ff ffa7 	bl	8007370 <LL_ADC_IsCalibrationOnGoing>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1e2      	bne.n	80073ee <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800742c:	f023 0303 	bic.w	r3, r3, #3
 8007430:	f043 0201 	orr.w	r2, r3, #1
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	659a      	str	r2, [r3, #88]	@ 0x58
 8007438:	e005      	b.n	8007446 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800743e:	f043 0210 	orr.w	r2, r3, #16
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800744e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007488:	bf00      	nop
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074bc:	b480      	push	{r7}
 80074be:	b085      	sub	sp, #20
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f003 0307 	and.w	r3, r3, #7
 80074ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80074cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007500 <__NVIC_SetPriorityGrouping+0x44>)
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80074d8:	4013      	ands	r3, r2
 80074da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80074e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80074e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80074ee:	4a04      	ldr	r2, [pc, #16]	@ (8007500 <__NVIC_SetPriorityGrouping+0x44>)
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	60d3      	str	r3, [r2, #12]
}
 80074f4:	bf00      	nop
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	e000ed00 	.word	0xe000ed00

08007504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007504:	b480      	push	{r7}
 8007506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007508:	4b04      	ldr	r3, [pc, #16]	@ (800751c <__NVIC_GetPriorityGrouping+0x18>)
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	0a1b      	lsrs	r3, r3, #8
 800750e:	f003 0307 	and.w	r3, r3, #7
}
 8007512:	4618      	mov	r0, r3
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr
 800751c:	e000ed00 	.word	0xe000ed00

08007520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	4603      	mov	r3, r0
 8007528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800752a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800752e:	2b00      	cmp	r3, #0
 8007530:	db0b      	blt.n	800754a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007532:	79fb      	ldrb	r3, [r7, #7]
 8007534:	f003 021f 	and.w	r2, r3, #31
 8007538:	4907      	ldr	r1, [pc, #28]	@ (8007558 <__NVIC_EnableIRQ+0x38>)
 800753a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800753e:	095b      	lsrs	r3, r3, #5
 8007540:	2001      	movs	r0, #1
 8007542:	fa00 f202 	lsl.w	r2, r0, r2
 8007546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800754a:	bf00      	nop
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	e000e100 	.word	0xe000e100

0800755c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	4603      	mov	r3, r0
 8007564:	6039      	str	r1, [r7, #0]
 8007566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800756c:	2b00      	cmp	r3, #0
 800756e:	db0a      	blt.n	8007586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	b2da      	uxtb	r2, r3
 8007574:	490c      	ldr	r1, [pc, #48]	@ (80075a8 <__NVIC_SetPriority+0x4c>)
 8007576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800757a:	0112      	lsls	r2, r2, #4
 800757c:	b2d2      	uxtb	r2, r2
 800757e:	440b      	add	r3, r1
 8007580:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007584:	e00a      	b.n	800759c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	b2da      	uxtb	r2, r3
 800758a:	4908      	ldr	r1, [pc, #32]	@ (80075ac <__NVIC_SetPriority+0x50>)
 800758c:	79fb      	ldrb	r3, [r7, #7]
 800758e:	f003 030f 	and.w	r3, r3, #15
 8007592:	3b04      	subs	r3, #4
 8007594:	0112      	lsls	r2, r2, #4
 8007596:	b2d2      	uxtb	r2, r2
 8007598:	440b      	add	r3, r1
 800759a:	761a      	strb	r2, [r3, #24]
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr
 80075a8:	e000e100 	.word	0xe000e100
 80075ac:	e000ed00 	.word	0xe000ed00

080075b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b089      	sub	sp, #36	@ 0x24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f003 0307 	and.w	r3, r3, #7
 80075c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	f1c3 0307 	rsb	r3, r3, #7
 80075ca:	2b04      	cmp	r3, #4
 80075cc:	bf28      	it	cs
 80075ce:	2304      	movcs	r3, #4
 80075d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	3304      	adds	r3, #4
 80075d6:	2b06      	cmp	r3, #6
 80075d8:	d902      	bls.n	80075e0 <NVIC_EncodePriority+0x30>
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	3b03      	subs	r3, #3
 80075de:	e000      	b.n	80075e2 <NVIC_EncodePriority+0x32>
 80075e0:	2300      	movs	r3, #0
 80075e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80075e4:	f04f 32ff 	mov.w	r2, #4294967295
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	fa02 f303 	lsl.w	r3, r2, r3
 80075ee:	43da      	mvns	r2, r3
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	401a      	ands	r2, r3
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80075f8:	f04f 31ff 	mov.w	r1, #4294967295
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	fa01 f303 	lsl.w	r3, r1, r3
 8007602:	43d9      	mvns	r1, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007608:	4313      	orrs	r3, r2
         );
}
 800760a:	4618      	mov	r0, r3
 800760c:	3724      	adds	r7, #36	@ 0x24
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr
	...

08007618 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	3b01      	subs	r3, #1
 8007624:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007628:	d301      	bcc.n	800762e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800762a:	2301      	movs	r3, #1
 800762c:	e00f      	b.n	800764e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800762e:	4a0a      	ldr	r2, [pc, #40]	@ (8007658 <SysTick_Config+0x40>)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	3b01      	subs	r3, #1
 8007634:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007636:	210f      	movs	r1, #15
 8007638:	f04f 30ff 	mov.w	r0, #4294967295
 800763c:	f7ff ff8e 	bl	800755c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007640:	4b05      	ldr	r3, [pc, #20]	@ (8007658 <SysTick_Config+0x40>)
 8007642:	2200      	movs	r2, #0
 8007644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007646:	4b04      	ldr	r3, [pc, #16]	@ (8007658 <SysTick_Config+0x40>)
 8007648:	2207      	movs	r2, #7
 800764a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	e000e010 	.word	0xe000e010

0800765c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7ff ff29 	bl	80074bc <__NVIC_SetPriorityGrouping>
}
 800766a:	bf00      	nop
 800766c:	3708      	adds	r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b086      	sub	sp, #24
 8007676:	af00      	add	r7, sp, #0
 8007678:	4603      	mov	r3, r0
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]
 800767e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007680:	2300      	movs	r3, #0
 8007682:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007684:	f7ff ff3e 	bl	8007504 <__NVIC_GetPriorityGrouping>
 8007688:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	68b9      	ldr	r1, [r7, #8]
 800768e:	6978      	ldr	r0, [r7, #20]
 8007690:	f7ff ff8e 	bl	80075b0 <NVIC_EncodePriority>
 8007694:	4602      	mov	r2, r0
 8007696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800769a:	4611      	mov	r1, r2
 800769c:	4618      	mov	r0, r3
 800769e:	f7ff ff5d 	bl	800755c <__NVIC_SetPriority>
}
 80076a2:	bf00      	nop
 80076a4:	3718      	adds	r7, #24
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b082      	sub	sp, #8
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	4603      	mov	r3, r0
 80076b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80076b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076b8:	4618      	mov	r0, r3
 80076ba:	f7ff ff31 	bl	8007520 <__NVIC_EnableIRQ>
}
 80076be:	bf00      	nop
 80076c0:	3708      	adds	r7, #8
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b082      	sub	sp, #8
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7ff ffa2 	bl	8007618 <SysTick_Config>
 80076d4:	4603      	mov	r3, r0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b084      	sub	sp, #16
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076e6:	2300      	movs	r3, #0
 80076e8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d005      	beq.n	8007702 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2204      	movs	r2, #4
 80076fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	73fb      	strb	r3, [r7, #15]
 8007700:	e047      	b.n	8007792 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f022 020e 	bic.w	r2, r2, #14
 8007710:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f022 0201 	bic.w	r2, r2, #1
 8007720:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800772c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007730:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007736:	f003 021c 	and.w	r2, r3, #28
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800773e:	2101      	movs	r1, #1
 8007740:	fa01 f202 	lsl.w	r2, r1, r2
 8007744:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800774e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007754:	2b00      	cmp	r3, #0
 8007756:	d00c      	beq.n	8007772 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007762:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007766:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007770:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	4798      	blx	r3
    }
  }
  return status;
 8007792:	7bfb      	ldrb	r3, [r7, #15]
}
 8007794:	4618      	mov	r0, r3
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800779c:	b480      	push	{r7}
 800779e:	b087      	sub	sp, #28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80077a6:	2300      	movs	r3, #0
 80077a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80077aa:	e166      	b.n	8007a7a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	2101      	movs	r1, #1
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	fa01 f303 	lsl.w	r3, r1, r3
 80077b8:	4013      	ands	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	f000 8158 	beq.w	8007a74 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	f003 0303 	and.w	r3, r3, #3
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d005      	beq.n	80077dc <HAL_GPIO_Init+0x40>
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	f003 0303 	and.w	r3, r3, #3
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d130      	bne.n	800783e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	005b      	lsls	r3, r3, #1
 80077e6:	2203      	movs	r2, #3
 80077e8:	fa02 f303 	lsl.w	r3, r2, r3
 80077ec:	43db      	mvns	r3, r3
 80077ee:	693a      	ldr	r2, [r7, #16]
 80077f0:	4013      	ands	r3, r2
 80077f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	68da      	ldr	r2, [r3, #12]
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	4313      	orrs	r3, r2
 8007804:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007812:	2201      	movs	r2, #1
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	fa02 f303 	lsl.w	r3, r2, r3
 800781a:	43db      	mvns	r3, r3
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	4013      	ands	r3, r2
 8007820:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	091b      	lsrs	r3, r3, #4
 8007828:	f003 0201 	and.w	r2, r3, #1
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	fa02 f303 	lsl.w	r3, r2, r3
 8007832:	693a      	ldr	r2, [r7, #16]
 8007834:	4313      	orrs	r3, r2
 8007836:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	f003 0303 	and.w	r3, r3, #3
 8007846:	2b03      	cmp	r3, #3
 8007848:	d017      	beq.n	800787a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	005b      	lsls	r3, r3, #1
 8007854:	2203      	movs	r2, #3
 8007856:	fa02 f303 	lsl.w	r3, r2, r3
 800785a:	43db      	mvns	r3, r3
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	4013      	ands	r3, r2
 8007860:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	fa02 f303 	lsl.w	r3, r2, r3
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	4313      	orrs	r3, r2
 8007872:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	693a      	ldr	r2, [r7, #16]
 8007878:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f003 0303 	and.w	r3, r3, #3
 8007882:	2b02      	cmp	r3, #2
 8007884:	d123      	bne.n	80078ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	08da      	lsrs	r2, r3, #3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	3208      	adds	r2, #8
 800788e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007892:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	f003 0307 	and.w	r3, r3, #7
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	220f      	movs	r2, #15
 800789e:	fa02 f303 	lsl.w	r3, r2, r3
 80078a2:	43db      	mvns	r3, r3
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	4013      	ands	r3, r2
 80078a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	691a      	ldr	r2, [r3, #16]
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	f003 0307 	and.w	r3, r3, #7
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	fa02 f303 	lsl.w	r3, r2, r3
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	4313      	orrs	r3, r2
 80078be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	08da      	lsrs	r2, r3, #3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	3208      	adds	r2, #8
 80078c8:	6939      	ldr	r1, [r7, #16]
 80078ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	005b      	lsls	r3, r3, #1
 80078d8:	2203      	movs	r2, #3
 80078da:	fa02 f303 	lsl.w	r3, r2, r3
 80078de:	43db      	mvns	r3, r3
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	4013      	ands	r3, r2
 80078e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	f003 0203 	and.w	r2, r3, #3
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	005b      	lsls	r3, r3, #1
 80078f2:	fa02 f303 	lsl.w	r3, r2, r3
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800790a:	2b00      	cmp	r3, #0
 800790c:	f000 80b2 	beq.w	8007a74 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007910:	4b61      	ldr	r3, [pc, #388]	@ (8007a98 <HAL_GPIO_Init+0x2fc>)
 8007912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007914:	4a60      	ldr	r2, [pc, #384]	@ (8007a98 <HAL_GPIO_Init+0x2fc>)
 8007916:	f043 0301 	orr.w	r3, r3, #1
 800791a:	6613      	str	r3, [r2, #96]	@ 0x60
 800791c:	4b5e      	ldr	r3, [pc, #376]	@ (8007a98 <HAL_GPIO_Init+0x2fc>)
 800791e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	60bb      	str	r3, [r7, #8]
 8007926:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007928:	4a5c      	ldr	r2, [pc, #368]	@ (8007a9c <HAL_GPIO_Init+0x300>)
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	089b      	lsrs	r3, r3, #2
 800792e:	3302      	adds	r3, #2
 8007930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007934:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	f003 0303 	and.w	r3, r3, #3
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	220f      	movs	r2, #15
 8007940:	fa02 f303 	lsl.w	r3, r2, r3
 8007944:	43db      	mvns	r3, r3
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	4013      	ands	r3, r2
 800794a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007952:	d02b      	beq.n	80079ac <HAL_GPIO_Init+0x210>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a52      	ldr	r2, [pc, #328]	@ (8007aa0 <HAL_GPIO_Init+0x304>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d025      	beq.n	80079a8 <HAL_GPIO_Init+0x20c>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a51      	ldr	r2, [pc, #324]	@ (8007aa4 <HAL_GPIO_Init+0x308>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d01f      	beq.n	80079a4 <HAL_GPIO_Init+0x208>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a50      	ldr	r2, [pc, #320]	@ (8007aa8 <HAL_GPIO_Init+0x30c>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d019      	beq.n	80079a0 <HAL_GPIO_Init+0x204>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a4f      	ldr	r2, [pc, #316]	@ (8007aac <HAL_GPIO_Init+0x310>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d013      	beq.n	800799c <HAL_GPIO_Init+0x200>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a4e      	ldr	r2, [pc, #312]	@ (8007ab0 <HAL_GPIO_Init+0x314>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d00d      	beq.n	8007998 <HAL_GPIO_Init+0x1fc>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a4d      	ldr	r2, [pc, #308]	@ (8007ab4 <HAL_GPIO_Init+0x318>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d007      	beq.n	8007994 <HAL_GPIO_Init+0x1f8>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a4c      	ldr	r2, [pc, #304]	@ (8007ab8 <HAL_GPIO_Init+0x31c>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d101      	bne.n	8007990 <HAL_GPIO_Init+0x1f4>
 800798c:	2307      	movs	r3, #7
 800798e:	e00e      	b.n	80079ae <HAL_GPIO_Init+0x212>
 8007990:	2308      	movs	r3, #8
 8007992:	e00c      	b.n	80079ae <HAL_GPIO_Init+0x212>
 8007994:	2306      	movs	r3, #6
 8007996:	e00a      	b.n	80079ae <HAL_GPIO_Init+0x212>
 8007998:	2305      	movs	r3, #5
 800799a:	e008      	b.n	80079ae <HAL_GPIO_Init+0x212>
 800799c:	2304      	movs	r3, #4
 800799e:	e006      	b.n	80079ae <HAL_GPIO_Init+0x212>
 80079a0:	2303      	movs	r3, #3
 80079a2:	e004      	b.n	80079ae <HAL_GPIO_Init+0x212>
 80079a4:	2302      	movs	r3, #2
 80079a6:	e002      	b.n	80079ae <HAL_GPIO_Init+0x212>
 80079a8:	2301      	movs	r3, #1
 80079aa:	e000      	b.n	80079ae <HAL_GPIO_Init+0x212>
 80079ac:	2300      	movs	r3, #0
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	f002 0203 	and.w	r2, r2, #3
 80079b4:	0092      	lsls	r2, r2, #2
 80079b6:	4093      	lsls	r3, r2
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80079be:	4937      	ldr	r1, [pc, #220]	@ (8007a9c <HAL_GPIO_Init+0x300>)
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	089b      	lsrs	r3, r3, #2
 80079c4:	3302      	adds	r3, #2
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079cc:	4b3b      	ldr	r3, [pc, #236]	@ (8007abc <HAL_GPIO_Init+0x320>)
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	43db      	mvns	r3, r3
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	4013      	ands	r3, r2
 80079da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d003      	beq.n	80079f0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80079f0:	4a32      	ldr	r2, [pc, #200]	@ (8007abc <HAL_GPIO_Init+0x320>)
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80079f6:	4b31      	ldr	r3, [pc, #196]	@ (8007abc <HAL_GPIO_Init+0x320>)
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	43db      	mvns	r3, r3
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4013      	ands	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d003      	beq.n	8007a1a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007a1a:	4a28      	ldr	r2, [pc, #160]	@ (8007abc <HAL_GPIO_Init+0x320>)
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007a20:	4b26      	ldr	r3, [pc, #152]	@ (8007abc <HAL_GPIO_Init+0x320>)
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	43db      	mvns	r3, r3
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	4013      	ands	r3, r2
 8007a2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d003      	beq.n	8007a44 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007a44:	4a1d      	ldr	r2, [pc, #116]	@ (8007abc <HAL_GPIO_Init+0x320>)
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8007abc <HAL_GPIO_Init+0x320>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	43db      	mvns	r3, r3
 8007a54:	693a      	ldr	r2, [r7, #16]
 8007a56:	4013      	ands	r3, r2
 8007a58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d003      	beq.n	8007a6e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8007a66:	693a      	ldr	r2, [r7, #16]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007a6e:	4a13      	ldr	r2, [pc, #76]	@ (8007abc <HAL_GPIO_Init+0x320>)
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	3301      	adds	r3, #1
 8007a78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	fa22 f303 	lsr.w	r3, r2, r3
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f47f ae91 	bne.w	80077ac <HAL_GPIO_Init+0x10>
  }
}
 8007a8a:	bf00      	nop
 8007a8c:	bf00      	nop
 8007a8e:	371c      	adds	r7, #28
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	40021000 	.word	0x40021000
 8007a9c:	40010000 	.word	0x40010000
 8007aa0:	48000400 	.word	0x48000400
 8007aa4:	48000800 	.word	0x48000800
 8007aa8:	48000c00 	.word	0x48000c00
 8007aac:	48001000 	.word	0x48001000
 8007ab0:	48001400 	.word	0x48001400
 8007ab4:	48001800 	.word	0x48001800
 8007ab8:	48001c00 	.word	0x48001c00
 8007abc:	40010400 	.word	0x40010400

08007ac0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	691a      	ldr	r2, [r3, #16]
 8007ad0:	887b      	ldrh	r3, [r7, #2]
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d002      	beq.n	8007ade <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	73fb      	strb	r3, [r7, #15]
 8007adc:	e001      	b.n	8007ae2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3714      	adds	r7, #20
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	460b      	mov	r3, r1
 8007afa:	807b      	strh	r3, [r7, #2]
 8007afc:	4613      	mov	r3, r2
 8007afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007b00:	787b      	ldrb	r3, [r7, #1]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007b06:	887a      	ldrh	r2, [r7, #2]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007b0c:	e002      	b.n	8007b14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007b0e:	887a      	ldrh	r2, [r7, #2]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007b14:	bf00      	nop
 8007b16:	370c      	adds	r7, #12
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007b32:	887a      	ldrh	r2, [r7, #2]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	4013      	ands	r3, r2
 8007b38:	041a      	lsls	r2, r3, #16
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	43d9      	mvns	r1, r3
 8007b3e:	887b      	ldrh	r3, [r7, #2]
 8007b40:	400b      	ands	r3, r1
 8007b42:	431a      	orrs	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	619a      	str	r2, [r3, #24]
}
 8007b48:	bf00      	nop
 8007b4a:	3714      	adds	r7, #20
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007b5e:	4b08      	ldr	r3, [pc, #32]	@ (8007b80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007b60:	695a      	ldr	r2, [r3, #20]
 8007b62:	88fb      	ldrh	r3, [r7, #6]
 8007b64:	4013      	ands	r3, r2
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d006      	beq.n	8007b78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007b6a:	4a05      	ldr	r2, [pc, #20]	@ (8007b80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007b6c:	88fb      	ldrh	r3, [r7, #6]
 8007b6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007b70:	88fb      	ldrh	r3, [r7, #6]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f7f9 fd32 	bl	80015dc <HAL_GPIO_EXTI_Callback>
  }
}
 8007b78:	bf00      	nop
 8007b7a:	3708      	adds	r7, #8
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	40010400 	.word	0x40010400

08007b84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e08d      	b.n	8007cb2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d106      	bne.n	8007bb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 f8b4 	bl	8007d18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2224      	movs	r2, #36	@ 0x24
 8007bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f022 0201 	bic.w	r2, r2, #1
 8007bc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685a      	ldr	r2, [r3, #4]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007bd4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689a      	ldr	r2, [r3, #8]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007be4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d107      	bne.n	8007bfe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	689a      	ldr	r2, [r3, #8]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007bfa:	609a      	str	r2, [r3, #8]
 8007bfc:	e006      	b.n	8007c0c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689a      	ldr	r2, [r3, #8]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007c0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	2b02      	cmp	r3, #2
 8007c12:	d108      	bne.n	8007c26 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	685a      	ldr	r2, [r3, #4]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c22:	605a      	str	r2, [r3, #4]
 8007c24:	e007      	b.n	8007c36 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	685a      	ldr	r2, [r3, #4]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	6812      	ldr	r2, [r2, #0]
 8007c40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68da      	ldr	r2, [r3, #12]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007c58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691a      	ldr	r2, [r3, #16]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	699b      	ldr	r3, [r3, #24]
 8007c6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	430a      	orrs	r2, r1
 8007c72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	69d9      	ldr	r1, [r3, #28]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6a1a      	ldr	r2, [r3, #32]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	430a      	orrs	r2, r1
 8007c82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f042 0201 	orr.w	r2, r2, #1
 8007c92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2220      	movs	r2, #32
 8007c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b082      	sub	sp, #8
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d101      	bne.n	8007ccc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e021      	b.n	8007d10 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2224      	movs	r2, #36	@ 0x24
 8007cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f022 0201 	bic.w	r2, r2, #1
 8007ce2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 f821 	bl	8007d2c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3708      	adds	r7, #8
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}

08007d18 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8007d20:	bf00      	nop
 8007d22:	370c      	adds	r7, #12
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr

08007d2c <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8007d34:	bf00      	nop
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b088      	sub	sp, #32
 8007d44:	af02      	add	r7, sp, #8
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	4608      	mov	r0, r1
 8007d4a:	4611      	mov	r1, r2
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	4603      	mov	r3, r0
 8007d50:	817b      	strh	r3, [r7, #10]
 8007d52:	460b      	mov	r3, r1
 8007d54:	813b      	strh	r3, [r7, #8]
 8007d56:	4613      	mov	r3, r2
 8007d58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	2b20      	cmp	r3, #32
 8007d64:	f040 80f9 	bne.w	8007f5a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d68:	6a3b      	ldr	r3, [r7, #32]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d002      	beq.n	8007d74 <HAL_I2C_Mem_Write+0x34>
 8007d6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d105      	bne.n	8007d80 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d7a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e0ed      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d101      	bne.n	8007d8e <HAL_I2C_Mem_Write+0x4e>
 8007d8a:	2302      	movs	r3, #2
 8007d8c:	e0e6      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2201      	movs	r2, #1
 8007d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007d96:	f7fd fbdd 	bl	8005554 <HAL_GetTick>
 8007d9a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	9300      	str	r3, [sp, #0]
 8007da0:	2319      	movs	r3, #25
 8007da2:	2201      	movs	r2, #1
 8007da4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f000 fac3 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d001      	beq.n	8007db8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	e0d1      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2221      	movs	r2, #33	@ 0x21
 8007dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2240      	movs	r2, #64	@ 0x40
 8007dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6a3a      	ldr	r2, [r7, #32]
 8007dd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007de0:	88f8      	ldrh	r0, [r7, #6]
 8007de2:	893a      	ldrh	r2, [r7, #8]
 8007de4:	8979      	ldrh	r1, [r7, #10]
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	9301      	str	r3, [sp, #4]
 8007dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	4603      	mov	r3, r0
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f000 f9d3 	bl	800819c <I2C_RequestMemoryWrite>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d005      	beq.n	8007e08 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007e04:	2301      	movs	r3, #1
 8007e06:	e0a9      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	2bff      	cmp	r3, #255	@ 0xff
 8007e10:	d90e      	bls.n	8007e30 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	22ff      	movs	r2, #255	@ 0xff
 8007e16:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e1c:	b2da      	uxtb	r2, r3
 8007e1e:	8979      	ldrh	r1, [r7, #10]
 8007e20:	2300      	movs	r3, #0
 8007e22:	9300      	str	r3, [sp, #0]
 8007e24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f000 fc3d 	bl	80086a8 <I2C_TransferConfig>
 8007e2e:	e00f      	b.n	8007e50 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e34:	b29a      	uxth	r2, r3
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e3e:	b2da      	uxtb	r2, r3
 8007e40:	8979      	ldrh	r1, [r7, #10]
 8007e42:	2300      	movs	r3, #0
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	f000 fc2c 	bl	80086a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e54:	68f8      	ldr	r0, [r7, #12]
 8007e56:	f000 fabc 	bl	80083d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d001      	beq.n	8007e64 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e07b      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e68:	781a      	ldrb	r2, [r3, #0]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e74:	1c5a      	adds	r2, r3, #1
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	3b01      	subs	r3, #1
 8007e82:	b29a      	uxth	r2, r3
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d034      	beq.n	8007f08 <HAL_I2C_Mem_Write+0x1c8>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d130      	bne.n	8007f08 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	9300      	str	r3, [sp, #0]
 8007eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eac:	2200      	movs	r2, #0
 8007eae:	2180      	movs	r1, #128	@ 0x80
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 fa3f 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d001      	beq.n	8007ec0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e04d      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2bff      	cmp	r3, #255	@ 0xff
 8007ec8:	d90e      	bls.n	8007ee8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	22ff      	movs	r2, #255	@ 0xff
 8007ece:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	8979      	ldrh	r1, [r7, #10]
 8007ed8:	2300      	movs	r3, #0
 8007eda:	9300      	str	r3, [sp, #0]
 8007edc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f000 fbe1 	bl	80086a8 <I2C_TransferConfig>
 8007ee6:	e00f      	b.n	8007f08 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007eec:	b29a      	uxth	r2, r3
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ef6:	b2da      	uxtb	r2, r3
 8007ef8:	8979      	ldrh	r1, [r7, #10]
 8007efa:	2300      	movs	r3, #0
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f000 fbd0 	bl	80086a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d19e      	bne.n	8007e50 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f12:	697a      	ldr	r2, [r7, #20]
 8007f14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f000 faa2 	bl	8008460 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d001      	beq.n	8007f26 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e01a      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2220      	movs	r2, #32
 8007f2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6859      	ldr	r1, [r3, #4]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	4b0a      	ldr	r3, [pc, #40]	@ (8007f64 <HAL_I2C_Mem_Write+0x224>)
 8007f3a:	400b      	ands	r3, r1
 8007f3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2220      	movs	r2, #32
 8007f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	e000      	b.n	8007f5c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007f5a:	2302      	movs	r3, #2
  }
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3718      	adds	r7, #24
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	fe00e800 	.word	0xfe00e800

08007f68 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b088      	sub	sp, #32
 8007f6c:	af02      	add	r7, sp, #8
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	4608      	mov	r0, r1
 8007f72:	4611      	mov	r1, r2
 8007f74:	461a      	mov	r2, r3
 8007f76:	4603      	mov	r3, r0
 8007f78:	817b      	strh	r3, [r7, #10]
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	813b      	strh	r3, [r7, #8]
 8007f7e:	4613      	mov	r3, r2
 8007f80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	2b20      	cmp	r3, #32
 8007f8c:	f040 80fd 	bne.w	800818a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d002      	beq.n	8007f9c <HAL_I2C_Mem_Read+0x34>
 8007f96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d105      	bne.n	8007fa8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fa2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e0f1      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d101      	bne.n	8007fb6 <HAL_I2C_Mem_Read+0x4e>
 8007fb2:	2302      	movs	r3, #2
 8007fb4:	e0ea      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007fbe:	f7fd fac9 	bl	8005554 <HAL_GetTick>
 8007fc2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	2319      	movs	r3, #25
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 f9af 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d001      	beq.n	8007fe0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e0d5      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2222      	movs	r2, #34	@ 0x22
 8007fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2240      	movs	r2, #64	@ 0x40
 8007fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6a3a      	ldr	r2, [r7, #32]
 8007ffa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008000:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008008:	88f8      	ldrh	r0, [r7, #6]
 800800a:	893a      	ldrh	r2, [r7, #8]
 800800c:	8979      	ldrh	r1, [r7, #10]
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	9301      	str	r3, [sp, #4]
 8008012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	4603      	mov	r3, r0
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 f913 	bl	8008244 <I2C_RequestMemoryRead>
 800801e:	4603      	mov	r3, r0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d005      	beq.n	8008030 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2200      	movs	r2, #0
 8008028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	e0ad      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008034:	b29b      	uxth	r3, r3
 8008036:	2bff      	cmp	r3, #255	@ 0xff
 8008038:	d90e      	bls.n	8008058 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	22ff      	movs	r2, #255	@ 0xff
 800803e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008044:	b2da      	uxtb	r2, r3
 8008046:	8979      	ldrh	r1, [r7, #10]
 8008048:	4b52      	ldr	r3, [pc, #328]	@ (8008194 <HAL_I2C_Mem_Read+0x22c>)
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f000 fb29 	bl	80086a8 <I2C_TransferConfig>
 8008056:	e00f      	b.n	8008078 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800805c:	b29a      	uxth	r2, r3
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008066:	b2da      	uxtb	r2, r3
 8008068:	8979      	ldrh	r1, [r7, #10]
 800806a:	4b4a      	ldr	r3, [pc, #296]	@ (8008194 <HAL_I2C_Mem_Read+0x22c>)
 800806c:	9300      	str	r3, [sp, #0]
 800806e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008072:	68f8      	ldr	r0, [r7, #12]
 8008074:	f000 fb18 	bl	80086a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807e:	2200      	movs	r2, #0
 8008080:	2104      	movs	r1, #4
 8008082:	68f8      	ldr	r0, [r7, #12]
 8008084:	f000 f956 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e07c      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809c:	b2d2      	uxtb	r2, r2
 800809e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a4:	1c5a      	adds	r2, r3, #1
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080ae:	3b01      	subs	r3, #1
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	3b01      	subs	r3, #1
 80080be:	b29a      	uxth	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d034      	beq.n	8008138 <HAL_I2C_Mem_Read+0x1d0>
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d130      	bne.n	8008138 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080dc:	2200      	movs	r2, #0
 80080de:	2180      	movs	r1, #128	@ 0x80
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f000 f927 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d001      	beq.n	80080f0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	e04d      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	2bff      	cmp	r3, #255	@ 0xff
 80080f8:	d90e      	bls.n	8008118 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	22ff      	movs	r2, #255	@ 0xff
 80080fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008104:	b2da      	uxtb	r2, r3
 8008106:	8979      	ldrh	r1, [r7, #10]
 8008108:	2300      	movs	r3, #0
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f000 fac9 	bl	80086a8 <I2C_TransferConfig>
 8008116:	e00f      	b.n	8008138 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800811c:	b29a      	uxth	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008126:	b2da      	uxtb	r2, r3
 8008128:	8979      	ldrh	r1, [r7, #10]
 800812a:	2300      	movs	r3, #0
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f000 fab8 	bl	80086a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800813c:	b29b      	uxth	r3, r3
 800813e:	2b00      	cmp	r3, #0
 8008140:	d19a      	bne.n	8008078 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f000 f98a 	bl	8008460 <I2C_WaitOnSTOPFlagUntilTimeout>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d001      	beq.n	8008156 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	e01a      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	2220      	movs	r2, #32
 800815c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	6859      	ldr	r1, [r3, #4]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	4b0b      	ldr	r3, [pc, #44]	@ (8008198 <HAL_I2C_Mem_Read+0x230>)
 800816a:	400b      	ands	r3, r1
 800816c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2220      	movs	r2, #32
 8008172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2200      	movs	r2, #0
 8008182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	e000      	b.n	800818c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800818a:	2302      	movs	r3, #2
  }
}
 800818c:	4618      	mov	r0, r3
 800818e:	3718      	adds	r7, #24
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	80002400 	.word	0x80002400
 8008198:	fe00e800 	.word	0xfe00e800

0800819c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b086      	sub	sp, #24
 80081a0:	af02      	add	r7, sp, #8
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	4608      	mov	r0, r1
 80081a6:	4611      	mov	r1, r2
 80081a8:	461a      	mov	r2, r3
 80081aa:	4603      	mov	r3, r0
 80081ac:	817b      	strh	r3, [r7, #10]
 80081ae:	460b      	mov	r3, r1
 80081b0:	813b      	strh	r3, [r7, #8]
 80081b2:	4613      	mov	r3, r2
 80081b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80081b6:	88fb      	ldrh	r3, [r7, #6]
 80081b8:	b2da      	uxtb	r2, r3
 80081ba:	8979      	ldrh	r1, [r7, #10]
 80081bc:	4b20      	ldr	r3, [pc, #128]	@ (8008240 <I2C_RequestMemoryWrite+0xa4>)
 80081be:	9300      	str	r3, [sp, #0]
 80081c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80081c4:	68f8      	ldr	r0, [r7, #12]
 80081c6:	f000 fa6f 	bl	80086a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081ca:	69fa      	ldr	r2, [r7, #28]
 80081cc:	69b9      	ldr	r1, [r7, #24]
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f000 f8ff 	bl	80083d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d001      	beq.n	80081de <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	e02c      	b.n	8008238 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80081de:	88fb      	ldrh	r3, [r7, #6]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d105      	bne.n	80081f0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80081e4:	893b      	ldrh	r3, [r7, #8]
 80081e6:	b2da      	uxtb	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80081ee:	e015      	b.n	800821c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80081f0:	893b      	ldrh	r3, [r7, #8]
 80081f2:	0a1b      	lsrs	r3, r3, #8
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	b2da      	uxtb	r2, r3
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081fe:	69fa      	ldr	r2, [r7, #28]
 8008200:	69b9      	ldr	r1, [r7, #24]
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f000 f8e5 	bl	80083d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8008208:	4603      	mov	r3, r0
 800820a:	2b00      	cmp	r3, #0
 800820c:	d001      	beq.n	8008212 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	e012      	b.n	8008238 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008212:	893b      	ldrh	r3, [r7, #8]
 8008214:	b2da      	uxtb	r2, r3
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800821c:	69fb      	ldr	r3, [r7, #28]
 800821e:	9300      	str	r3, [sp, #0]
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	2200      	movs	r2, #0
 8008224:	2180      	movs	r1, #128	@ 0x80
 8008226:	68f8      	ldr	r0, [r7, #12]
 8008228:	f000 f884 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d001      	beq.n	8008236 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008232:	2301      	movs	r3, #1
 8008234:	e000      	b.n	8008238 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	3710      	adds	r7, #16
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}
 8008240:	80002000 	.word	0x80002000

08008244 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af02      	add	r7, sp, #8
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	4608      	mov	r0, r1
 800824e:	4611      	mov	r1, r2
 8008250:	461a      	mov	r2, r3
 8008252:	4603      	mov	r3, r0
 8008254:	817b      	strh	r3, [r7, #10]
 8008256:	460b      	mov	r3, r1
 8008258:	813b      	strh	r3, [r7, #8]
 800825a:	4613      	mov	r3, r2
 800825c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800825e:	88fb      	ldrh	r3, [r7, #6]
 8008260:	b2da      	uxtb	r2, r3
 8008262:	8979      	ldrh	r1, [r7, #10]
 8008264:	4b20      	ldr	r3, [pc, #128]	@ (80082e8 <I2C_RequestMemoryRead+0xa4>)
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	2300      	movs	r3, #0
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f000 fa1c 	bl	80086a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008270:	69fa      	ldr	r2, [r7, #28]
 8008272:	69b9      	ldr	r1, [r7, #24]
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f000 f8ac 	bl	80083d2 <I2C_WaitOnTXISFlagUntilTimeout>
 800827a:	4603      	mov	r3, r0
 800827c:	2b00      	cmp	r3, #0
 800827e:	d001      	beq.n	8008284 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	e02c      	b.n	80082de <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008284:	88fb      	ldrh	r3, [r7, #6]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d105      	bne.n	8008296 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800828a:	893b      	ldrh	r3, [r7, #8]
 800828c:	b2da      	uxtb	r2, r3
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	629a      	str	r2, [r3, #40]	@ 0x28
 8008294:	e015      	b.n	80082c2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008296:	893b      	ldrh	r3, [r7, #8]
 8008298:	0a1b      	lsrs	r3, r3, #8
 800829a:	b29b      	uxth	r3, r3
 800829c:	b2da      	uxtb	r2, r3
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082a4:	69fa      	ldr	r2, [r7, #28]
 80082a6:	69b9      	ldr	r1, [r7, #24]
 80082a8:	68f8      	ldr	r0, [r7, #12]
 80082aa:	f000 f892 	bl	80083d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80082ae:	4603      	mov	r3, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d001      	beq.n	80082b8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e012      	b.n	80082de <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80082b8:	893b      	ldrh	r3, [r7, #8]
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	9300      	str	r3, [sp, #0]
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	2200      	movs	r2, #0
 80082ca:	2140      	movs	r1, #64	@ 0x40
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f000 f831 	bl	8008334 <I2C_WaitOnFlagUntilTimeout>
 80082d2:	4603      	mov	r3, r0
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d001      	beq.n	80082dc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e000      	b.n	80082de <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3710      	adds	r7, #16
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	80002000 	.word	0x80002000

080082ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	699b      	ldr	r3, [r3, #24]
 80082fa:	f003 0302 	and.w	r3, r3, #2
 80082fe:	2b02      	cmp	r3, #2
 8008300:	d103      	bne.n	800830a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2200      	movs	r2, #0
 8008308:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	f003 0301 	and.w	r3, r3, #1
 8008314:	2b01      	cmp	r3, #1
 8008316:	d007      	beq.n	8008328 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	699a      	ldr	r2, [r3, #24]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f042 0201 	orr.w	r2, r2, #1
 8008326:	619a      	str	r2, [r3, #24]
  }
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	603b      	str	r3, [r7, #0]
 8008340:	4613      	mov	r3, r2
 8008342:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008344:	e031      	b.n	80083aa <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800834c:	d02d      	beq.n	80083aa <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800834e:	f7fd f901 	bl	8005554 <HAL_GetTick>
 8008352:	4602      	mov	r2, r0
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	1ad3      	subs	r3, r2, r3
 8008358:	683a      	ldr	r2, [r7, #0]
 800835a:	429a      	cmp	r2, r3
 800835c:	d302      	bcc.n	8008364 <I2C_WaitOnFlagUntilTimeout+0x30>
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d122      	bne.n	80083aa <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	699a      	ldr	r2, [r3, #24]
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	4013      	ands	r3, r2
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	429a      	cmp	r2, r3
 8008372:	bf0c      	ite	eq
 8008374:	2301      	moveq	r3, #1
 8008376:	2300      	movne	r3, #0
 8008378:	b2db      	uxtb	r3, r3
 800837a:	461a      	mov	r2, r3
 800837c:	79fb      	ldrb	r3, [r7, #7]
 800837e:	429a      	cmp	r2, r3
 8008380:	d113      	bne.n	80083aa <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008386:	f043 0220 	orr.w	r2, r3, #32
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2220      	movs	r2, #32
 8008392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2200      	movs	r2, #0
 80083a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e00f      	b.n	80083ca <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	699a      	ldr	r2, [r3, #24]
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	4013      	ands	r3, r2
 80083b4:	68ba      	ldr	r2, [r7, #8]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	bf0c      	ite	eq
 80083ba:	2301      	moveq	r3, #1
 80083bc:	2300      	movne	r3, #0
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	461a      	mov	r2, r3
 80083c2:	79fb      	ldrb	r3, [r7, #7]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d0be      	beq.n	8008346 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3710      	adds	r7, #16
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80083d2:	b580      	push	{r7, lr}
 80083d4:	b084      	sub	sp, #16
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	60f8      	str	r0, [r7, #12]
 80083da:	60b9      	str	r1, [r7, #8]
 80083dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80083de:	e033      	b.n	8008448 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	68b9      	ldr	r1, [r7, #8]
 80083e4:	68f8      	ldr	r0, [r7, #12]
 80083e6:	f000 f87f 	bl	80084e8 <I2C_IsErrorOccurred>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d001      	beq.n	80083f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80083f0:	2301      	movs	r3, #1
 80083f2:	e031      	b.n	8008458 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fa:	d025      	beq.n	8008448 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083fc:	f7fd f8aa 	bl	8005554 <HAL_GetTick>
 8008400:	4602      	mov	r2, r0
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	1ad3      	subs	r3, r2, r3
 8008406:	68ba      	ldr	r2, [r7, #8]
 8008408:	429a      	cmp	r2, r3
 800840a:	d302      	bcc.n	8008412 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d11a      	bne.n	8008448 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	699b      	ldr	r3, [r3, #24]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b02      	cmp	r3, #2
 800841e:	d013      	beq.n	8008448 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008424:	f043 0220 	orr.w	r2, r3, #32
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2220      	movs	r2, #32
 8008430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2200      	movs	r2, #0
 8008438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e007      	b.n	8008458 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	699b      	ldr	r3, [r3, #24]
 800844e:	f003 0302 	and.w	r3, r3, #2
 8008452:	2b02      	cmp	r3, #2
 8008454:	d1c4      	bne.n	80083e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008456:	2300      	movs	r3, #0
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800846c:	e02f      	b.n	80084ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	68b9      	ldr	r1, [r7, #8]
 8008472:	68f8      	ldr	r0, [r7, #12]
 8008474:	f000 f838 	bl	80084e8 <I2C_IsErrorOccurred>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d001      	beq.n	8008482 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e02d      	b.n	80084de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008482:	f7fd f867 	bl	8005554 <HAL_GetTick>
 8008486:	4602      	mov	r2, r0
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	1ad3      	subs	r3, r2, r3
 800848c:	68ba      	ldr	r2, [r7, #8]
 800848e:	429a      	cmp	r2, r3
 8008490:	d302      	bcc.n	8008498 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d11a      	bne.n	80084ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	699b      	ldr	r3, [r3, #24]
 800849e:	f003 0320 	and.w	r3, r3, #32
 80084a2:	2b20      	cmp	r3, #32
 80084a4:	d013      	beq.n	80084ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084aa:	f043 0220 	orr.w	r2, r3, #32
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2220      	movs	r2, #32
 80084b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	e007      	b.n	80084de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	699b      	ldr	r3, [r3, #24]
 80084d4:	f003 0320 	and.w	r3, r3, #32
 80084d8:	2b20      	cmp	r3, #32
 80084da:	d1c8      	bne.n	800846e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80084dc:	2300      	movs	r3, #0
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3710      	adds	r7, #16
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
	...

080084e8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b08a      	sub	sp, #40	@ 0x28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80084f4:	2300      	movs	r3, #0
 80084f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	699b      	ldr	r3, [r3, #24]
 8008500:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008502:	2300      	movs	r3, #0
 8008504:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800850a:	69bb      	ldr	r3, [r7, #24]
 800850c:	f003 0310 	and.w	r3, r3, #16
 8008510:	2b00      	cmp	r3, #0
 8008512:	d068      	beq.n	80085e6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2210      	movs	r2, #16
 800851a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800851c:	e049      	b.n	80085b2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008524:	d045      	beq.n	80085b2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008526:	f7fd f815 	bl	8005554 <HAL_GetTick>
 800852a:	4602      	mov	r2, r0
 800852c:	69fb      	ldr	r3, [r7, #28]
 800852e:	1ad3      	subs	r3, r2, r3
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	429a      	cmp	r2, r3
 8008534:	d302      	bcc.n	800853c <I2C_IsErrorOccurred+0x54>
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d13a      	bne.n	80085b2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008546:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800854e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	699b      	ldr	r3, [r3, #24]
 8008556:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800855a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800855e:	d121      	bne.n	80085a4 <I2C_IsErrorOccurred+0xbc>
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008566:	d01d      	beq.n	80085a4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008568:	7cfb      	ldrb	r3, [r7, #19]
 800856a:	2b20      	cmp	r3, #32
 800856c:	d01a      	beq.n	80085a4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	685a      	ldr	r2, [r3, #4]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800857c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800857e:	f7fc ffe9 	bl	8005554 <HAL_GetTick>
 8008582:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008584:	e00e      	b.n	80085a4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008586:	f7fc ffe5 	bl	8005554 <HAL_GetTick>
 800858a:	4602      	mov	r2, r0
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	1ad3      	subs	r3, r2, r3
 8008590:	2b19      	cmp	r3, #25
 8008592:	d907      	bls.n	80085a4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008594:	6a3b      	ldr	r3, [r7, #32]
 8008596:	f043 0320 	orr.w	r3, r3, #32
 800859a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80085a2:	e006      	b.n	80085b2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	f003 0320 	and.w	r3, r3, #32
 80085ae:	2b20      	cmp	r3, #32
 80085b0:	d1e9      	bne.n	8008586 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	f003 0320 	and.w	r3, r3, #32
 80085bc:	2b20      	cmp	r3, #32
 80085be:	d003      	beq.n	80085c8 <I2C_IsErrorOccurred+0xe0>
 80085c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d0aa      	beq.n	800851e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80085c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d103      	bne.n	80085d8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	2220      	movs	r2, #32
 80085d6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80085d8:	6a3b      	ldr	r3, [r7, #32]
 80085da:	f043 0304 	orr.w	r3, r3, #4
 80085de:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00b      	beq.n	8008610 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80085f8:	6a3b      	ldr	r3, [r7, #32]
 80085fa:	f043 0301 	orr.w	r3, r3, #1
 80085fe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008608:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00b      	beq.n	8008632 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800861a:	6a3b      	ldr	r3, [r7, #32]
 800861c:	f043 0308 	orr.w	r3, r3, #8
 8008620:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800862a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00b      	beq.n	8008654 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800863c:	6a3b      	ldr	r3, [r7, #32]
 800863e:	f043 0302 	orr.w	r3, r3, #2
 8008642:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800864c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008654:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008658:	2b00      	cmp	r3, #0
 800865a:	d01c      	beq.n	8008696 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800865c:	68f8      	ldr	r0, [r7, #12]
 800865e:	f7ff fe45 	bl	80082ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	6859      	ldr	r1, [r3, #4]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	4b0d      	ldr	r3, [pc, #52]	@ (80086a4 <I2C_IsErrorOccurred+0x1bc>)
 800866e:	400b      	ands	r3, r1
 8008670:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008676:	6a3b      	ldr	r3, [r7, #32]
 8008678:	431a      	orrs	r2, r3
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2220      	movs	r2, #32
 8008682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2200      	movs	r2, #0
 800868a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008696:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800869a:	4618      	mov	r0, r3
 800869c:	3728      	adds	r7, #40	@ 0x28
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	fe00e800 	.word	0xfe00e800

080086a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b087      	sub	sp, #28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	607b      	str	r3, [r7, #4]
 80086b2:	460b      	mov	r3, r1
 80086b4:	817b      	strh	r3, [r7, #10]
 80086b6:	4613      	mov	r3, r2
 80086b8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80086ba:	897b      	ldrh	r3, [r7, #10]
 80086bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80086c0:	7a7b      	ldrb	r3, [r7, #9]
 80086c2:	041b      	lsls	r3, r3, #16
 80086c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80086c8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80086ce:	6a3b      	ldr	r3, [r7, #32]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086d6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	685a      	ldr	r2, [r3, #4]
 80086de:	6a3b      	ldr	r3, [r7, #32]
 80086e0:	0d5b      	lsrs	r3, r3, #21
 80086e2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80086e6:	4b08      	ldr	r3, [pc, #32]	@ (8008708 <I2C_TransferConfig+0x60>)
 80086e8:	430b      	orrs	r3, r1
 80086ea:	43db      	mvns	r3, r3
 80086ec:	ea02 0103 	and.w	r1, r2, r3
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80086fa:	bf00      	nop
 80086fc:	371c      	adds	r7, #28
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr
 8008706:	bf00      	nop
 8008708:	03ff63ff 	.word	0x03ff63ff

0800870c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800870c:	b480      	push	{r7}
 800870e:	b083      	sub	sp, #12
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800871c:	b2db      	uxtb	r3, r3
 800871e:	2b20      	cmp	r3, #32
 8008720:	d138      	bne.n	8008794 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008728:	2b01      	cmp	r3, #1
 800872a:	d101      	bne.n	8008730 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800872c:	2302      	movs	r3, #2
 800872e:	e032      	b.n	8008796 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2201      	movs	r2, #1
 8008734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2224      	movs	r2, #36	@ 0x24
 800873c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f022 0201 	bic.w	r2, r2, #1
 800874e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800875e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	6819      	ldr	r1, [r3, #0]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	683a      	ldr	r2, [r7, #0]
 800876c:	430a      	orrs	r2, r1
 800876e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f042 0201 	orr.w	r2, r2, #1
 800877e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2220      	movs	r2, #32
 8008784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008790:	2300      	movs	r3, #0
 8008792:	e000      	b.n	8008796 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008794:	2302      	movs	r3, #2
  }
}
 8008796:	4618      	mov	r0, r3
 8008798:	370c      	adds	r7, #12
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr

080087a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80087a2:	b480      	push	{r7}
 80087a4:	b085      	sub	sp, #20
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
 80087aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2b20      	cmp	r3, #32
 80087b6:	d139      	bne.n	800882c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d101      	bne.n	80087c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80087c2:	2302      	movs	r3, #2
 80087c4:	e033      	b.n	800882e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2224      	movs	r2, #36	@ 0x24
 80087d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f022 0201 	bic.w	r2, r2, #1
 80087e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80087f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	021b      	lsls	r3, r3, #8
 80087fa:	68fa      	ldr	r2, [r7, #12]
 80087fc:	4313      	orrs	r3, r2
 80087fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	68fa      	ldr	r2, [r7, #12]
 8008806:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f042 0201 	orr.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2220      	movs	r2, #32
 800881c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008828:	2300      	movs	r3, #0
 800882a:	e000      	b.n	800882e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800882c:	2302      	movs	r3, #2
  }
}
 800882e:	4618      	mov	r0, r3
 8008830:	3714      	adds	r7, #20
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr
	...

0800883c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800883c:	b480      	push	{r7}
 800883e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008840:	4b05      	ldr	r3, [pc, #20]	@ (8008858 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a04      	ldr	r2, [pc, #16]	@ (8008858 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800884a:	6013      	str	r3, [r2, #0]
}
 800884c:	bf00      	nop
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr
 8008856:	bf00      	nop
 8008858:	40007000 	.word	0x40007000

0800885c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800885c:	b480      	push	{r7}
 800885e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008860:	4b0d      	ldr	r3, [pc, #52]	@ (8008898 <HAL_PWREx_GetVoltageRange+0x3c>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800886c:	d102      	bne.n	8008874 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800886e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008872:	e00b      	b.n	800888c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8008874:	4b08      	ldr	r3, [pc, #32]	@ (8008898 <HAL_PWREx_GetVoltageRange+0x3c>)
 8008876:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800887a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800887e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008882:	d102      	bne.n	800888a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8008884:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008888:	e000      	b.n	800888c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800888a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800888c:	4618      	mov	r0, r3
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	40007000 	.word	0x40007000

0800889c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800889c:	b480      	push	{r7}
 800889e:	b085      	sub	sp, #20
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d141      	bne.n	800892e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80088aa:	4b4b      	ldr	r3, [pc, #300]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80088b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088b6:	d131      	bne.n	800891c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80088b8:	4b47      	ldr	r3, [pc, #284]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088be:	4a46      	ldr	r2, [pc, #280]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80088c8:	4b43      	ldr	r3, [pc, #268]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80088d0:	4a41      	ldr	r2, [pc, #260]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80088d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80088d8:	4b40      	ldr	r3, [pc, #256]	@ (80089dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2232      	movs	r2, #50	@ 0x32
 80088de:	fb02 f303 	mul.w	r3, r2, r3
 80088e2:	4a3f      	ldr	r2, [pc, #252]	@ (80089e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80088e4:	fba2 2303 	umull	r2, r3, r2, r3
 80088e8:	0c9b      	lsrs	r3, r3, #18
 80088ea:	3301      	adds	r3, #1
 80088ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80088ee:	e002      	b.n	80088f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	3b01      	subs	r3, #1
 80088f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80088f6:	4b38      	ldr	r3, [pc, #224]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088f8:	695b      	ldr	r3, [r3, #20]
 80088fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008902:	d102      	bne.n	800890a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d1f2      	bne.n	80088f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800890a:	4b33      	ldr	r3, [pc, #204]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800890c:	695b      	ldr	r3, [r3, #20]
 800890e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008912:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008916:	d158      	bne.n	80089ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008918:	2303      	movs	r3, #3
 800891a:	e057      	b.n	80089cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800891c:	4b2e      	ldr	r3, [pc, #184]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800891e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008922:	4a2d      	ldr	r2, [pc, #180]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008924:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008928:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800892c:	e04d      	b.n	80089ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008934:	d141      	bne.n	80089ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008936:	4b28      	ldr	r3, [pc, #160]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800893e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008942:	d131      	bne.n	80089a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008944:	4b24      	ldr	r3, [pc, #144]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800894a:	4a23      	ldr	r2, [pc, #140]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800894c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008950:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008954:	4b20      	ldr	r3, [pc, #128]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800895c:	4a1e      	ldr	r2, [pc, #120]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800895e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008962:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8008964:	4b1d      	ldr	r3, [pc, #116]	@ (80089dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2232      	movs	r2, #50	@ 0x32
 800896a:	fb02 f303 	mul.w	r3, r2, r3
 800896e:	4a1c      	ldr	r2, [pc, #112]	@ (80089e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008970:	fba2 2303 	umull	r2, r3, r2, r3
 8008974:	0c9b      	lsrs	r3, r3, #18
 8008976:	3301      	adds	r3, #1
 8008978:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800897a:	e002      	b.n	8008982 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	3b01      	subs	r3, #1
 8008980:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008982:	4b15      	ldr	r3, [pc, #84]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008984:	695b      	ldr	r3, [r3, #20]
 8008986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800898a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800898e:	d102      	bne.n	8008996 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1f2      	bne.n	800897c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008996:	4b10      	ldr	r3, [pc, #64]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800899e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089a2:	d112      	bne.n	80089ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80089a4:	2303      	movs	r3, #3
 80089a6:	e011      	b.n	80089cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80089a8:	4b0b      	ldr	r3, [pc, #44]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ae:	4a0a      	ldr	r2, [pc, #40]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80089b8:	e007      	b.n	80089ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80089ba:	4b07      	ldr	r3, [pc, #28]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80089c2:	4a05      	ldr	r2, [pc, #20]	@ (80089d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80089c8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3714      	adds	r7, #20
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr
 80089d8:	40007000 	.word	0x40007000
 80089dc:	2000068c 	.word	0x2000068c
 80089e0:	431bde83 	.word	0x431bde83

080089e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b088      	sub	sp, #32
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d102      	bne.n	80089f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80089f2:	2301      	movs	r3, #1
 80089f4:	f000 bc08 	b.w	8009208 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089f8:	4b96      	ldr	r3, [pc, #600]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	f003 030c 	and.w	r3, r3, #12
 8008a00:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008a02:	4b94      	ldr	r3, [pc, #592]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	f003 0303 	and.w	r3, r3, #3
 8008a0a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 0310 	and.w	r3, r3, #16
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f000 80e4 	beq.w	8008be2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d007      	beq.n	8008a30 <HAL_RCC_OscConfig+0x4c>
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	2b0c      	cmp	r3, #12
 8008a24:	f040 808b 	bne.w	8008b3e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	f040 8087 	bne.w	8008b3e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008a30:	4b88      	ldr	r3, [pc, #544]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 0302 	and.w	r3, r3, #2
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d005      	beq.n	8008a48 <HAL_RCC_OscConfig+0x64>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	699b      	ldr	r3, [r3, #24]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d101      	bne.n	8008a48 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	e3df      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a1a      	ldr	r2, [r3, #32]
 8008a4c:	4b81      	ldr	r3, [pc, #516]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f003 0308 	and.w	r3, r3, #8
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d004      	beq.n	8008a62 <HAL_RCC_OscConfig+0x7e>
 8008a58:	4b7e      	ldr	r3, [pc, #504]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008a60:	e005      	b.n	8008a6e <HAL_RCC_OscConfig+0x8a>
 8008a62:	4b7c      	ldr	r3, [pc, #496]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a68:	091b      	lsrs	r3, r3, #4
 8008a6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d223      	bcs.n	8008aba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6a1b      	ldr	r3, [r3, #32]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f000 fdcc 	bl	8009614 <RCC_SetFlashLatencyFromMSIRange>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d001      	beq.n	8008a86 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	e3c0      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008a86:	4b73      	ldr	r3, [pc, #460]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a72      	ldr	r2, [pc, #456]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a8c:	f043 0308 	orr.w	r3, r3, #8
 8008a90:	6013      	str	r3, [r2, #0]
 8008a92:	4b70      	ldr	r3, [pc, #448]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a1b      	ldr	r3, [r3, #32]
 8008a9e:	496d      	ldr	r1, [pc, #436]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008aa4:	4b6b      	ldr	r3, [pc, #428]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	69db      	ldr	r3, [r3, #28]
 8008ab0:	021b      	lsls	r3, r3, #8
 8008ab2:	4968      	ldr	r1, [pc, #416]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	604b      	str	r3, [r1, #4]
 8008ab8:	e025      	b.n	8008b06 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008aba:	4b66      	ldr	r3, [pc, #408]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a65      	ldr	r2, [pc, #404]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008ac0:	f043 0308 	orr.w	r3, r3, #8
 8008ac4:	6013      	str	r3, [r2, #0]
 8008ac6:	4b63      	ldr	r3, [pc, #396]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6a1b      	ldr	r3, [r3, #32]
 8008ad2:	4960      	ldr	r1, [pc, #384]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008ad8:	4b5e      	ldr	r3, [pc, #376]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	69db      	ldr	r3, [r3, #28]
 8008ae4:	021b      	lsls	r3, r3, #8
 8008ae6:	495b      	ldr	r1, [pc, #364]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d109      	bne.n	8008b06 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a1b      	ldr	r3, [r3, #32]
 8008af6:	4618      	mov	r0, r3
 8008af8:	f000 fd8c 	bl	8009614 <RCC_SetFlashLatencyFromMSIRange>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	e380      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008b06:	f000 fcc1 	bl	800948c <HAL_RCC_GetSysClockFreq>
 8008b0a:	4602      	mov	r2, r0
 8008b0c:	4b51      	ldr	r3, [pc, #324]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	091b      	lsrs	r3, r3, #4
 8008b12:	f003 030f 	and.w	r3, r3, #15
 8008b16:	4950      	ldr	r1, [pc, #320]	@ (8008c58 <HAL_RCC_OscConfig+0x274>)
 8008b18:	5ccb      	ldrb	r3, [r1, r3]
 8008b1a:	f003 031f 	and.w	r3, r3, #31
 8008b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8008b22:	4a4e      	ldr	r2, [pc, #312]	@ (8008c5c <HAL_RCC_OscConfig+0x278>)
 8008b24:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008b26:	4b4e      	ldr	r3, [pc, #312]	@ (8008c60 <HAL_RCC_OscConfig+0x27c>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7fc fcc2 	bl	80054b4 <HAL_InitTick>
 8008b30:	4603      	mov	r3, r0
 8008b32:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d052      	beq.n	8008be0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8008b3a:	7bfb      	ldrb	r3, [r7, #15]
 8008b3c:	e364      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	699b      	ldr	r3, [r3, #24]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d032      	beq.n	8008bac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008b46:	4b43      	ldr	r3, [pc, #268]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a42      	ldr	r2, [pc, #264]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b4c:	f043 0301 	orr.w	r3, r3, #1
 8008b50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008b52:	f7fc fcff 	bl	8005554 <HAL_GetTick>
 8008b56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008b58:	e008      	b.n	8008b6c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008b5a:	f7fc fcfb 	bl	8005554 <HAL_GetTick>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	d901      	bls.n	8008b6c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e34d      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008b6c:	4b39      	ldr	r3, [pc, #228]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f003 0302 	and.w	r3, r3, #2
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d0f0      	beq.n	8008b5a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008b78:	4b36      	ldr	r3, [pc, #216]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a35      	ldr	r2, [pc, #212]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b7e:	f043 0308 	orr.w	r3, r3, #8
 8008b82:	6013      	str	r3, [r2, #0]
 8008b84:	4b33      	ldr	r3, [pc, #204]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	4930      	ldr	r1, [pc, #192]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b92:	4313      	orrs	r3, r2
 8008b94:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008b96:	4b2f      	ldr	r3, [pc, #188]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	69db      	ldr	r3, [r3, #28]
 8008ba2:	021b      	lsls	r3, r3, #8
 8008ba4:	492b      	ldr	r1, [pc, #172]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	604b      	str	r3, [r1, #4]
 8008baa:	e01a      	b.n	8008be2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008bac:	4b29      	ldr	r3, [pc, #164]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a28      	ldr	r2, [pc, #160]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008bb2:	f023 0301 	bic.w	r3, r3, #1
 8008bb6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008bb8:	f7fc fccc 	bl	8005554 <HAL_GetTick>
 8008bbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008bbe:	e008      	b.n	8008bd2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008bc0:	f7fc fcc8 	bl	8005554 <HAL_GetTick>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d901      	bls.n	8008bd2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	e31a      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008bd2:	4b20      	ldr	r3, [pc, #128]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 0302 	and.w	r3, r3, #2
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1f0      	bne.n	8008bc0 <HAL_RCC_OscConfig+0x1dc>
 8008bde:	e000      	b.n	8008be2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008be0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f003 0301 	and.w	r3, r3, #1
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d073      	beq.n	8008cd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	2b08      	cmp	r3, #8
 8008bf2:	d005      	beq.n	8008c00 <HAL_RCC_OscConfig+0x21c>
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	2b0c      	cmp	r3, #12
 8008bf8:	d10e      	bne.n	8008c18 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	2b03      	cmp	r3, #3
 8008bfe:	d10b      	bne.n	8008c18 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c00:	4b14      	ldr	r3, [pc, #80]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d063      	beq.n	8008cd4 <HAL_RCC_OscConfig+0x2f0>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d15f      	bne.n	8008cd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e2f7      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c20:	d106      	bne.n	8008c30 <HAL_RCC_OscConfig+0x24c>
 8008c22:	4b0c      	ldr	r3, [pc, #48]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a0b      	ldr	r2, [pc, #44]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c2c:	6013      	str	r3, [r2, #0]
 8008c2e:	e025      	b.n	8008c7c <HAL_RCC_OscConfig+0x298>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c38:	d114      	bne.n	8008c64 <HAL_RCC_OscConfig+0x280>
 8008c3a:	4b06      	ldr	r3, [pc, #24]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a05      	ldr	r2, [pc, #20]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008c44:	6013      	str	r3, [r2, #0]
 8008c46:	4b03      	ldr	r3, [pc, #12]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a02      	ldr	r2, [pc, #8]	@ (8008c54 <HAL_RCC_OscConfig+0x270>)
 8008c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c50:	6013      	str	r3, [r2, #0]
 8008c52:	e013      	b.n	8008c7c <HAL_RCC_OscConfig+0x298>
 8008c54:	40021000 	.word	0x40021000
 8008c58:	0803c680 	.word	0x0803c680
 8008c5c:	2000068c 	.word	0x2000068c
 8008c60:	2000075c 	.word	0x2000075c
 8008c64:	4ba0      	ldr	r3, [pc, #640]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a9f      	ldr	r2, [pc, #636]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008c6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c6e:	6013      	str	r3, [r2, #0]
 8008c70:	4b9d      	ldr	r3, [pc, #628]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a9c      	ldr	r2, [pc, #624]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d013      	beq.n	8008cac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c84:	f7fc fc66 	bl	8005554 <HAL_GetTick>
 8008c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c8a:	e008      	b.n	8008c9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c8c:	f7fc fc62 	bl	8005554 <HAL_GetTick>
 8008c90:	4602      	mov	r2, r0
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	1ad3      	subs	r3, r2, r3
 8008c96:	2b64      	cmp	r3, #100	@ 0x64
 8008c98:	d901      	bls.n	8008c9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008c9a:	2303      	movs	r3, #3
 8008c9c:	e2b4      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c9e:	4b92      	ldr	r3, [pc, #584]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d0f0      	beq.n	8008c8c <HAL_RCC_OscConfig+0x2a8>
 8008caa:	e014      	b.n	8008cd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cac:	f7fc fc52 	bl	8005554 <HAL_GetTick>
 8008cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008cb2:	e008      	b.n	8008cc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008cb4:	f7fc fc4e 	bl	8005554 <HAL_GetTick>
 8008cb8:	4602      	mov	r2, r0
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	1ad3      	subs	r3, r2, r3
 8008cbe:	2b64      	cmp	r3, #100	@ 0x64
 8008cc0:	d901      	bls.n	8008cc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008cc2:	2303      	movs	r3, #3
 8008cc4:	e2a0      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008cc6:	4b88      	ldr	r3, [pc, #544]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d1f0      	bne.n	8008cb4 <HAL_RCC_OscConfig+0x2d0>
 8008cd2:	e000      	b.n	8008cd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f003 0302 	and.w	r3, r3, #2
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d060      	beq.n	8008da4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008ce2:	69bb      	ldr	r3, [r7, #24]
 8008ce4:	2b04      	cmp	r3, #4
 8008ce6:	d005      	beq.n	8008cf4 <HAL_RCC_OscConfig+0x310>
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	2b0c      	cmp	r3, #12
 8008cec:	d119      	bne.n	8008d22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d116      	bne.n	8008d22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d005      	beq.n	8008d0c <HAL_RCC_OscConfig+0x328>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d101      	bne.n	8008d0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e27d      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d0c:	4b76      	ldr	r3, [pc, #472]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	691b      	ldr	r3, [r3, #16]
 8008d18:	061b      	lsls	r3, r3, #24
 8008d1a:	4973      	ldr	r1, [pc, #460]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d20:	e040      	b.n	8008da4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d023      	beq.n	8008d72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d36:	f7fc fc0d 	bl	8005554 <HAL_GetTick>
 8008d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d3c:	e008      	b.n	8008d50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d3e:	f7fc fc09 	bl	8005554 <HAL_GetTick>
 8008d42:	4602      	mov	r2, r0
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	1ad3      	subs	r3, r2, r3
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d901      	bls.n	8008d50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e25b      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d50:	4b65      	ldr	r3, [pc, #404]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d0f0      	beq.n	8008d3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d5c:	4b62      	ldr	r3, [pc, #392]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	061b      	lsls	r3, r3, #24
 8008d6a:	495f      	ldr	r1, [pc, #380]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	604b      	str	r3, [r1, #4]
 8008d70:	e018      	b.n	8008da4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d72:	4b5d      	ldr	r3, [pc, #372]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a5c      	ldr	r2, [pc, #368]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d7e:	f7fc fbe9 	bl	8005554 <HAL_GetTick>
 8008d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008d84:	e008      	b.n	8008d98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d86:	f7fc fbe5 	bl	8005554 <HAL_GetTick>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	1ad3      	subs	r3, r2, r3
 8008d90:	2b02      	cmp	r3, #2
 8008d92:	d901      	bls.n	8008d98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008d94:	2303      	movs	r3, #3
 8008d96:	e237      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008d98:	4b53      	ldr	r3, [pc, #332]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d1f0      	bne.n	8008d86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 0308 	and.w	r3, r3, #8
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d03c      	beq.n	8008e2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	695b      	ldr	r3, [r3, #20]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d01c      	beq.n	8008df2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008db8:	4b4b      	ldr	r3, [pc, #300]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008dbe:	4a4a      	ldr	r2, [pc, #296]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008dc0:	f043 0301 	orr.w	r3, r3, #1
 8008dc4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008dc8:	f7fc fbc4 	bl	8005554 <HAL_GetTick>
 8008dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008dce:	e008      	b.n	8008de2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008dd0:	f7fc fbc0 	bl	8005554 <HAL_GetTick>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	1ad3      	subs	r3, r2, r3
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d901      	bls.n	8008de2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008dde:	2303      	movs	r3, #3
 8008de0:	e212      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008de2:	4b41      	ldr	r3, [pc, #260]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008de8:	f003 0302 	and.w	r3, r3, #2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d0ef      	beq.n	8008dd0 <HAL_RCC_OscConfig+0x3ec>
 8008df0:	e01b      	b.n	8008e2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008df2:	4b3d      	ldr	r3, [pc, #244]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008df8:	4a3b      	ldr	r2, [pc, #236]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008dfa:	f023 0301 	bic.w	r3, r3, #1
 8008dfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e02:	f7fc fba7 	bl	8005554 <HAL_GetTick>
 8008e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008e08:	e008      	b.n	8008e1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e0a:	f7fc fba3 	bl	8005554 <HAL_GetTick>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	d901      	bls.n	8008e1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e1f5      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008e1c:	4b32      	ldr	r3, [pc, #200]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e22:	f003 0302 	and.w	r3, r3, #2
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1ef      	bne.n	8008e0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 0304 	and.w	r3, r3, #4
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f000 80a6 	beq.w	8008f84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d10d      	bne.n	8008e64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e48:	4b27      	ldr	r3, [pc, #156]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e4c:	4a26      	ldr	r2, [pc, #152]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e54:	4b24      	ldr	r3, [pc, #144]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e5c:	60bb      	str	r3, [r7, #8]
 8008e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008e60:	2301      	movs	r3, #1
 8008e62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e64:	4b21      	ldr	r3, [pc, #132]	@ (8008eec <HAL_RCC_OscConfig+0x508>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d118      	bne.n	8008ea2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e70:	4b1e      	ldr	r3, [pc, #120]	@ (8008eec <HAL_RCC_OscConfig+0x508>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a1d      	ldr	r2, [pc, #116]	@ (8008eec <HAL_RCC_OscConfig+0x508>)
 8008e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008e7c:	f7fc fb6a 	bl	8005554 <HAL_GetTick>
 8008e80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e82:	e008      	b.n	8008e96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e84:	f7fc fb66 	bl	8005554 <HAL_GetTick>
 8008e88:	4602      	mov	r2, r0
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	1ad3      	subs	r3, r2, r3
 8008e8e:	2b02      	cmp	r3, #2
 8008e90:	d901      	bls.n	8008e96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008e92:	2303      	movs	r3, #3
 8008e94:	e1b8      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e96:	4b15      	ldr	r3, [pc, #84]	@ (8008eec <HAL_RCC_OscConfig+0x508>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d0f0      	beq.n	8008e84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	689b      	ldr	r3, [r3, #8]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d108      	bne.n	8008ebc <HAL_RCC_OscConfig+0x4d8>
 8008eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008eb2:	f043 0301 	orr.w	r3, r3, #1
 8008eb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008eba:	e029      	b.n	8008f10 <HAL_RCC_OscConfig+0x52c>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	2b05      	cmp	r3, #5
 8008ec2:	d115      	bne.n	8008ef0 <HAL_RCC_OscConfig+0x50c>
 8008ec4:	4b08      	ldr	r3, [pc, #32]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eca:	4a07      	ldr	r2, [pc, #28]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008ecc:	f043 0304 	orr.w	r3, r3, #4
 8008ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008ed4:	4b04      	ldr	r3, [pc, #16]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eda:	4a03      	ldr	r2, [pc, #12]	@ (8008ee8 <HAL_RCC_OscConfig+0x504>)
 8008edc:	f043 0301 	orr.w	r3, r3, #1
 8008ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008ee4:	e014      	b.n	8008f10 <HAL_RCC_OscConfig+0x52c>
 8008ee6:	bf00      	nop
 8008ee8:	40021000 	.word	0x40021000
 8008eec:	40007000 	.word	0x40007000
 8008ef0:	4b9d      	ldr	r3, [pc, #628]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ef6:	4a9c      	ldr	r2, [pc, #624]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008ef8:	f023 0301 	bic.w	r3, r3, #1
 8008efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008f00:	4b99      	ldr	r3, [pc, #612]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f06:	4a98      	ldr	r2, [pc, #608]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008f08:	f023 0304 	bic.w	r3, r3, #4
 8008f0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d016      	beq.n	8008f46 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f18:	f7fc fb1c 	bl	8005554 <HAL_GetTick>
 8008f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f1e:	e00a      	b.n	8008f36 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f20:	f7fc fb18 	bl	8005554 <HAL_GetTick>
 8008f24:	4602      	mov	r2, r0
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	1ad3      	subs	r3, r2, r3
 8008f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d901      	bls.n	8008f36 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8008f32:	2303      	movs	r3, #3
 8008f34:	e168      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f36:	4b8c      	ldr	r3, [pc, #560]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f3c:	f003 0302 	and.w	r3, r3, #2
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d0ed      	beq.n	8008f20 <HAL_RCC_OscConfig+0x53c>
 8008f44:	e015      	b.n	8008f72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f46:	f7fc fb05 	bl	8005554 <HAL_GetTick>
 8008f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f4c:	e00a      	b.n	8008f64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f4e:	f7fc fb01 	bl	8005554 <HAL_GetTick>
 8008f52:	4602      	mov	r2, r0
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	1ad3      	subs	r3, r2, r3
 8008f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d901      	bls.n	8008f64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008f60:	2303      	movs	r3, #3
 8008f62:	e151      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f64:	4b80      	ldr	r3, [pc, #512]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f6a:	f003 0302 	and.w	r3, r3, #2
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1ed      	bne.n	8008f4e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008f72:	7ffb      	ldrb	r3, [r7, #31]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d105      	bne.n	8008f84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f78:	4b7b      	ldr	r3, [pc, #492]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f7c:	4a7a      	ldr	r2, [pc, #488]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008f7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 0320 	and.w	r3, r3, #32
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d03c      	beq.n	800900a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d01c      	beq.n	8008fd2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008f98:	4b73      	ldr	r3, [pc, #460]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008f9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008f9e:	4a72      	ldr	r2, [pc, #456]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008fa0:	f043 0301 	orr.w	r3, r3, #1
 8008fa4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fa8:	f7fc fad4 	bl	8005554 <HAL_GetTick>
 8008fac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008fae:	e008      	b.n	8008fc2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008fb0:	f7fc fad0 	bl	8005554 <HAL_GetTick>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	1ad3      	subs	r3, r2, r3
 8008fba:	2b02      	cmp	r3, #2
 8008fbc:	d901      	bls.n	8008fc2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	e122      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008fc2:	4b69      	ldr	r3, [pc, #420]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008fc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008fc8:	f003 0302 	and.w	r3, r3, #2
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d0ef      	beq.n	8008fb0 <HAL_RCC_OscConfig+0x5cc>
 8008fd0:	e01b      	b.n	800900a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008fd2:	4b65      	ldr	r3, [pc, #404]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008fd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008fd8:	4a63      	ldr	r2, [pc, #396]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008fda:	f023 0301 	bic.w	r3, r3, #1
 8008fde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fe2:	f7fc fab7 	bl	8005554 <HAL_GetTick>
 8008fe6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008fe8:	e008      	b.n	8008ffc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008fea:	f7fc fab3 	bl	8005554 <HAL_GetTick>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	1ad3      	subs	r3, r2, r3
 8008ff4:	2b02      	cmp	r3, #2
 8008ff6:	d901      	bls.n	8008ffc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8008ff8:	2303      	movs	r3, #3
 8008ffa:	e105      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ffc:	4b5a      	ldr	r3, [pc, #360]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8008ffe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009002:	f003 0302 	and.w	r3, r3, #2
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1ef      	bne.n	8008fea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800900e:	2b00      	cmp	r3, #0
 8009010:	f000 80f9 	beq.w	8009206 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009018:	2b02      	cmp	r3, #2
 800901a:	f040 80cf 	bne.w	80091bc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800901e:	4b52      	ldr	r3, [pc, #328]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8009020:	68db      	ldr	r3, [r3, #12]
 8009022:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	f003 0203 	and.w	r2, r3, #3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902e:	429a      	cmp	r2, r3
 8009030:	d12c      	bne.n	800908c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800903c:	3b01      	subs	r3, #1
 800903e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009040:	429a      	cmp	r2, r3
 8009042:	d123      	bne.n	800908c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009050:	429a      	cmp	r2, r3
 8009052:	d11b      	bne.n	800908c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009060:	429a      	cmp	r2, r3
 8009062:	d113      	bne.n	800908c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800906e:	085b      	lsrs	r3, r3, #1
 8009070:	3b01      	subs	r3, #1
 8009072:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009074:	429a      	cmp	r2, r3
 8009076:	d109      	bne.n	800908c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009082:	085b      	lsrs	r3, r3, #1
 8009084:	3b01      	subs	r3, #1
 8009086:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009088:	429a      	cmp	r2, r3
 800908a:	d071      	beq.n	8009170 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800908c:	69bb      	ldr	r3, [r7, #24]
 800908e:	2b0c      	cmp	r3, #12
 8009090:	d068      	beq.n	8009164 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009092:	4b35      	ldr	r3, [pc, #212]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800909a:	2b00      	cmp	r3, #0
 800909c:	d105      	bne.n	80090aa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800909e:	4b32      	ldr	r3, [pc, #200]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d001      	beq.n	80090ae <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e0ac      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80090ae:	4b2e      	ldr	r3, [pc, #184]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a2d      	ldr	r2, [pc, #180]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 80090b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090b8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80090ba:	f7fc fa4b 	bl	8005554 <HAL_GetTick>
 80090be:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090c0:	e008      	b.n	80090d4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090c2:	f7fc fa47 	bl	8005554 <HAL_GetTick>
 80090c6:	4602      	mov	r2, r0
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	1ad3      	subs	r3, r2, r3
 80090cc:	2b02      	cmp	r3, #2
 80090ce:	d901      	bls.n	80090d4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80090d0:	2303      	movs	r3, #3
 80090d2:	e099      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090d4:	4b24      	ldr	r3, [pc, #144]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1f0      	bne.n	80090c2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80090e0:	4b21      	ldr	r3, [pc, #132]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 80090e2:	68da      	ldr	r2, [r3, #12]
 80090e4:	4b21      	ldr	r3, [pc, #132]	@ (800916c <HAL_RCC_OscConfig+0x788>)
 80090e6:	4013      	ands	r3, r2
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80090f0:	3a01      	subs	r2, #1
 80090f2:	0112      	lsls	r2, r2, #4
 80090f4:	4311      	orrs	r1, r2
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80090fa:	0212      	lsls	r2, r2, #8
 80090fc:	4311      	orrs	r1, r2
 80090fe:	687a      	ldr	r2, [r7, #4]
 8009100:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009102:	0852      	lsrs	r2, r2, #1
 8009104:	3a01      	subs	r2, #1
 8009106:	0552      	lsls	r2, r2, #21
 8009108:	4311      	orrs	r1, r2
 800910a:	687a      	ldr	r2, [r7, #4]
 800910c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800910e:	0852      	lsrs	r2, r2, #1
 8009110:	3a01      	subs	r2, #1
 8009112:	0652      	lsls	r2, r2, #25
 8009114:	4311      	orrs	r1, r2
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800911a:	06d2      	lsls	r2, r2, #27
 800911c:	430a      	orrs	r2, r1
 800911e:	4912      	ldr	r1, [pc, #72]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8009120:	4313      	orrs	r3, r2
 8009122:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009124:	4b10      	ldr	r3, [pc, #64]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a0f      	ldr	r2, [pc, #60]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 800912a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800912e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009130:	4b0d      	ldr	r3, [pc, #52]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8009132:	68db      	ldr	r3, [r3, #12]
 8009134:	4a0c      	ldr	r2, [pc, #48]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8009136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800913a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800913c:	f7fc fa0a 	bl	8005554 <HAL_GetTick>
 8009140:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009142:	e008      	b.n	8009156 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009144:	f7fc fa06 	bl	8005554 <HAL_GetTick>
 8009148:	4602      	mov	r2, r0
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	1ad3      	subs	r3, r2, r3
 800914e:	2b02      	cmp	r3, #2
 8009150:	d901      	bls.n	8009156 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8009152:	2303      	movs	r3, #3
 8009154:	e058      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009156:	4b04      	ldr	r3, [pc, #16]	@ (8009168 <HAL_RCC_OscConfig+0x784>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800915e:	2b00      	cmp	r3, #0
 8009160:	d0f0      	beq.n	8009144 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009162:	e050      	b.n	8009206 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009164:	2301      	movs	r3, #1
 8009166:	e04f      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
 8009168:	40021000 	.word	0x40021000
 800916c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009170:	4b27      	ldr	r3, [pc, #156]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009178:	2b00      	cmp	r3, #0
 800917a:	d144      	bne.n	8009206 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800917c:	4b24      	ldr	r3, [pc, #144]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a23      	ldr	r2, [pc, #140]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 8009182:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009186:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009188:	4b21      	ldr	r3, [pc, #132]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	4a20      	ldr	r2, [pc, #128]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 800918e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009192:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009194:	f7fc f9de 	bl	8005554 <HAL_GetTick>
 8009198:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800919a:	e008      	b.n	80091ae <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800919c:	f7fc f9da 	bl	8005554 <HAL_GetTick>
 80091a0:	4602      	mov	r2, r0
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d901      	bls.n	80091ae <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80091aa:	2303      	movs	r3, #3
 80091ac:	e02c      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80091ae:	4b18      	ldr	r3, [pc, #96]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d0f0      	beq.n	800919c <HAL_RCC_OscConfig+0x7b8>
 80091ba:	e024      	b.n	8009206 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80091bc:	69bb      	ldr	r3, [r7, #24]
 80091be:	2b0c      	cmp	r3, #12
 80091c0:	d01f      	beq.n	8009202 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091c2:	4b13      	ldr	r3, [pc, #76]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a12      	ldr	r2, [pc, #72]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 80091c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80091cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ce:	f7fc f9c1 	bl	8005554 <HAL_GetTick>
 80091d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80091d4:	e008      	b.n	80091e8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091d6:	f7fc f9bd 	bl	8005554 <HAL_GetTick>
 80091da:	4602      	mov	r2, r0
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	1ad3      	subs	r3, r2, r3
 80091e0:	2b02      	cmp	r3, #2
 80091e2:	d901      	bls.n	80091e8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80091e4:	2303      	movs	r3, #3
 80091e6:	e00f      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80091e8:	4b09      	ldr	r3, [pc, #36]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1f0      	bne.n	80091d6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80091f4:	4b06      	ldr	r3, [pc, #24]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 80091f6:	68da      	ldr	r2, [r3, #12]
 80091f8:	4905      	ldr	r1, [pc, #20]	@ (8009210 <HAL_RCC_OscConfig+0x82c>)
 80091fa:	4b06      	ldr	r3, [pc, #24]	@ (8009214 <HAL_RCC_OscConfig+0x830>)
 80091fc:	4013      	ands	r3, r2
 80091fe:	60cb      	str	r3, [r1, #12]
 8009200:	e001      	b.n	8009206 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e000      	b.n	8009208 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8009206:	2300      	movs	r3, #0
}
 8009208:	4618      	mov	r0, r3
 800920a:	3720      	adds	r7, #32
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}
 8009210:	40021000 	.word	0x40021000
 8009214:	feeefffc 	.word	0xfeeefffc

08009218 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b086      	sub	sp, #24
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009222:	2300      	movs	r3, #0
 8009224:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d101      	bne.n	8009230 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e11d      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009230:	4b90      	ldr	r3, [pc, #576]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 030f 	and.w	r3, r3, #15
 8009238:	683a      	ldr	r2, [r7, #0]
 800923a:	429a      	cmp	r2, r3
 800923c:	d910      	bls.n	8009260 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800923e:	4b8d      	ldr	r3, [pc, #564]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f023 020f 	bic.w	r2, r3, #15
 8009246:	498b      	ldr	r1, [pc, #556]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	4313      	orrs	r3, r2
 800924c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800924e:	4b89      	ldr	r3, [pc, #548]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f003 030f 	and.w	r3, r3, #15
 8009256:	683a      	ldr	r2, [r7, #0]
 8009258:	429a      	cmp	r2, r3
 800925a:	d001      	beq.n	8009260 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800925c:	2301      	movs	r3, #1
 800925e:	e105      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f003 0302 	and.w	r3, r3, #2
 8009268:	2b00      	cmp	r3, #0
 800926a:	d010      	beq.n	800928e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	689a      	ldr	r2, [r3, #8]
 8009270:	4b81      	ldr	r3, [pc, #516]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009272:	689b      	ldr	r3, [r3, #8]
 8009274:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009278:	429a      	cmp	r2, r3
 800927a:	d908      	bls.n	800928e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800927c:	4b7e      	ldr	r3, [pc, #504]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	497b      	ldr	r1, [pc, #492]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800928a:	4313      	orrs	r3, r2
 800928c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f003 0301 	and.w	r3, r3, #1
 8009296:	2b00      	cmp	r3, #0
 8009298:	d079      	beq.n	800938e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	2b03      	cmp	r3, #3
 80092a0:	d11e      	bne.n	80092e0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80092a2:	4b75      	ldr	r3, [pc, #468]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d101      	bne.n	80092b2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e0dc      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80092b2:	f000 fa09 	bl	80096c8 <RCC_GetSysClockFreqFromPLLSource>
 80092b6:	4603      	mov	r3, r0
 80092b8:	4a70      	ldr	r2, [pc, #448]	@ (800947c <HAL_RCC_ClockConfig+0x264>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d946      	bls.n	800934c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80092be:	4b6e      	ldr	r3, [pc, #440]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d140      	bne.n	800934c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80092ca:	4b6b      	ldr	r3, [pc, #428]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80092d2:	4a69      	ldr	r2, [pc, #420]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80092d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092d8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80092da:	2380      	movs	r3, #128	@ 0x80
 80092dc:	617b      	str	r3, [r7, #20]
 80092de:	e035      	b.n	800934c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	2b02      	cmp	r3, #2
 80092e6:	d107      	bne.n	80092f8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80092e8:	4b63      	ldr	r3, [pc, #396]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d115      	bne.n	8009320 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e0b9      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d107      	bne.n	8009310 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009300:	4b5d      	ldr	r3, [pc, #372]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f003 0302 	and.w	r3, r3, #2
 8009308:	2b00      	cmp	r3, #0
 800930a:	d109      	bne.n	8009320 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	e0ad      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009310:	4b59      	ldr	r3, [pc, #356]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009318:	2b00      	cmp	r3, #0
 800931a:	d101      	bne.n	8009320 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800931c:	2301      	movs	r3, #1
 800931e:	e0a5      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8009320:	f000 f8b4 	bl	800948c <HAL_RCC_GetSysClockFreq>
 8009324:	4603      	mov	r3, r0
 8009326:	4a55      	ldr	r2, [pc, #340]	@ (800947c <HAL_RCC_ClockConfig+0x264>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d90f      	bls.n	800934c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800932c:	4b52      	ldr	r3, [pc, #328]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d109      	bne.n	800934c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009338:	4b4f      	ldr	r3, [pc, #316]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009340:	4a4d      	ldr	r2, [pc, #308]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009346:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009348:	2380      	movs	r3, #128	@ 0x80
 800934a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800934c:	4b4a      	ldr	r3, [pc, #296]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	f023 0203 	bic.w	r2, r3, #3
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	4947      	ldr	r1, [pc, #284]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800935a:	4313      	orrs	r3, r2
 800935c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800935e:	f7fc f8f9 	bl	8005554 <HAL_GetTick>
 8009362:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009364:	e00a      	b.n	800937c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009366:	f7fc f8f5 	bl	8005554 <HAL_GetTick>
 800936a:	4602      	mov	r2, r0
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	1ad3      	subs	r3, r2, r3
 8009370:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009374:	4293      	cmp	r3, r2
 8009376:	d901      	bls.n	800937c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e077      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800937c:	4b3e      	ldr	r3, [pc, #248]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	f003 020c 	and.w	r2, r3, #12
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	009b      	lsls	r3, r3, #2
 800938a:	429a      	cmp	r2, r3
 800938c:	d1eb      	bne.n	8009366 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	2b80      	cmp	r3, #128	@ 0x80
 8009392:	d105      	bne.n	80093a0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009394:	4b38      	ldr	r3, [pc, #224]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	4a37      	ldr	r2, [pc, #220]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800939a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800939e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d010      	beq.n	80093ce <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	689a      	ldr	r2, [r3, #8]
 80093b0:	4b31      	ldr	r3, [pc, #196]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d208      	bcs.n	80093ce <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80093bc:	4b2e      	ldr	r3, [pc, #184]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	492b      	ldr	r1, [pc, #172]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 80093ca:	4313      	orrs	r3, r2
 80093cc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80093ce:	4b29      	ldr	r3, [pc, #164]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f003 030f 	and.w	r3, r3, #15
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d210      	bcs.n	80093fe <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093dc:	4b25      	ldr	r3, [pc, #148]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f023 020f 	bic.w	r2, r3, #15
 80093e4:	4923      	ldr	r1, [pc, #140]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80093ec:	4b21      	ldr	r3, [pc, #132]	@ (8009474 <HAL_RCC_ClockConfig+0x25c>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f003 030f 	and.w	r3, r3, #15
 80093f4:	683a      	ldr	r2, [r7, #0]
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d001      	beq.n	80093fe <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e036      	b.n	800946c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f003 0304 	and.w	r3, r3, #4
 8009406:	2b00      	cmp	r3, #0
 8009408:	d008      	beq.n	800941c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800940a:	4b1b      	ldr	r3, [pc, #108]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	4918      	ldr	r1, [pc, #96]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009418:	4313      	orrs	r3, r2
 800941a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 0308 	and.w	r3, r3, #8
 8009424:	2b00      	cmp	r3, #0
 8009426:	d009      	beq.n	800943c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009428:	4b13      	ldr	r3, [pc, #76]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	00db      	lsls	r3, r3, #3
 8009436:	4910      	ldr	r1, [pc, #64]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009438:	4313      	orrs	r3, r2
 800943a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800943c:	f000 f826 	bl	800948c <HAL_RCC_GetSysClockFreq>
 8009440:	4602      	mov	r2, r0
 8009442:	4b0d      	ldr	r3, [pc, #52]	@ (8009478 <HAL_RCC_ClockConfig+0x260>)
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	091b      	lsrs	r3, r3, #4
 8009448:	f003 030f 	and.w	r3, r3, #15
 800944c:	490c      	ldr	r1, [pc, #48]	@ (8009480 <HAL_RCC_ClockConfig+0x268>)
 800944e:	5ccb      	ldrb	r3, [r1, r3]
 8009450:	f003 031f 	and.w	r3, r3, #31
 8009454:	fa22 f303 	lsr.w	r3, r2, r3
 8009458:	4a0a      	ldr	r2, [pc, #40]	@ (8009484 <HAL_RCC_ClockConfig+0x26c>)
 800945a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800945c:	4b0a      	ldr	r3, [pc, #40]	@ (8009488 <HAL_RCC_ClockConfig+0x270>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4618      	mov	r0, r3
 8009462:	f7fc f827 	bl	80054b4 <HAL_InitTick>
 8009466:	4603      	mov	r3, r0
 8009468:	73fb      	strb	r3, [r7, #15]

  return status;
 800946a:	7bfb      	ldrb	r3, [r7, #15]
}
 800946c:	4618      	mov	r0, r3
 800946e:	3718      	adds	r7, #24
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}
 8009474:	40022000 	.word	0x40022000
 8009478:	40021000 	.word	0x40021000
 800947c:	04c4b400 	.word	0x04c4b400
 8009480:	0803c680 	.word	0x0803c680
 8009484:	2000068c 	.word	0x2000068c
 8009488:	2000075c 	.word	0x2000075c

0800948c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800948c:	b480      	push	{r7}
 800948e:	b089      	sub	sp, #36	@ 0x24
 8009490:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009492:	2300      	movs	r3, #0
 8009494:	61fb      	str	r3, [r7, #28]
 8009496:	2300      	movs	r3, #0
 8009498:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800949a:	4b3e      	ldr	r3, [pc, #248]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	f003 030c 	and.w	r3, r3, #12
 80094a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80094a4:	4b3b      	ldr	r3, [pc, #236]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	f003 0303 	and.w	r3, r3, #3
 80094ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d005      	beq.n	80094c0 <HAL_RCC_GetSysClockFreq+0x34>
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	2b0c      	cmp	r3, #12
 80094b8:	d121      	bne.n	80094fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d11e      	bne.n	80094fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80094c0:	4b34      	ldr	r3, [pc, #208]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f003 0308 	and.w	r3, r3, #8
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d107      	bne.n	80094dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80094cc:	4b31      	ldr	r3, [pc, #196]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 80094ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094d2:	0a1b      	lsrs	r3, r3, #8
 80094d4:	f003 030f 	and.w	r3, r3, #15
 80094d8:	61fb      	str	r3, [r7, #28]
 80094da:	e005      	b.n	80094e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80094dc:	4b2d      	ldr	r3, [pc, #180]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	091b      	lsrs	r3, r3, #4
 80094e2:	f003 030f 	and.w	r3, r3, #15
 80094e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80094e8:	4a2b      	ldr	r2, [pc, #172]	@ (8009598 <HAL_RCC_GetSysClockFreq+0x10c>)
 80094ea:	69fb      	ldr	r3, [r7, #28]
 80094ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d10d      	bne.n	8009514 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80094fc:	e00a      	b.n	8009514 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	2b04      	cmp	r3, #4
 8009502:	d102      	bne.n	800950a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009504:	4b25      	ldr	r3, [pc, #148]	@ (800959c <HAL_RCC_GetSysClockFreq+0x110>)
 8009506:	61bb      	str	r3, [r7, #24]
 8009508:	e004      	b.n	8009514 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	2b08      	cmp	r3, #8
 800950e:	d101      	bne.n	8009514 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009510:	4b23      	ldr	r3, [pc, #140]	@ (80095a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8009512:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	2b0c      	cmp	r3, #12
 8009518:	d134      	bne.n	8009584 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800951a:	4b1e      	ldr	r3, [pc, #120]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 800951c:	68db      	ldr	r3, [r3, #12]
 800951e:	f003 0303 	and.w	r3, r3, #3
 8009522:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	2b02      	cmp	r3, #2
 8009528:	d003      	beq.n	8009532 <HAL_RCC_GetSysClockFreq+0xa6>
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	2b03      	cmp	r3, #3
 800952e:	d003      	beq.n	8009538 <HAL_RCC_GetSysClockFreq+0xac>
 8009530:	e005      	b.n	800953e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009532:	4b1a      	ldr	r3, [pc, #104]	@ (800959c <HAL_RCC_GetSysClockFreq+0x110>)
 8009534:	617b      	str	r3, [r7, #20]
      break;
 8009536:	e005      	b.n	8009544 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009538:	4b19      	ldr	r3, [pc, #100]	@ (80095a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800953a:	617b      	str	r3, [r7, #20]
      break;
 800953c:	e002      	b.n	8009544 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	617b      	str	r3, [r7, #20]
      break;
 8009542:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009544:	4b13      	ldr	r3, [pc, #76]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	091b      	lsrs	r3, r3, #4
 800954a:	f003 030f 	and.w	r3, r3, #15
 800954e:	3301      	adds	r3, #1
 8009550:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009552:	4b10      	ldr	r3, [pc, #64]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	0a1b      	lsrs	r3, r3, #8
 8009558:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800955c:	697a      	ldr	r2, [r7, #20]
 800955e:	fb03 f202 	mul.w	r2, r3, r2
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	fbb2 f3f3 	udiv	r3, r2, r3
 8009568:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800956a:	4b0a      	ldr	r3, [pc, #40]	@ (8009594 <HAL_RCC_GetSysClockFreq+0x108>)
 800956c:	68db      	ldr	r3, [r3, #12]
 800956e:	0e5b      	lsrs	r3, r3, #25
 8009570:	f003 0303 	and.w	r3, r3, #3
 8009574:	3301      	adds	r3, #1
 8009576:	005b      	lsls	r3, r3, #1
 8009578:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800957a:	697a      	ldr	r2, [r7, #20]
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009582:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009584:	69bb      	ldr	r3, [r7, #24]
}
 8009586:	4618      	mov	r0, r3
 8009588:	3724      	adds	r7, #36	@ 0x24
 800958a:	46bd      	mov	sp, r7
 800958c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009590:	4770      	bx	lr
 8009592:	bf00      	nop
 8009594:	40021000 	.word	0x40021000
 8009598:	0803c698 	.word	0x0803c698
 800959c:	00f42400 	.word	0x00f42400
 80095a0:	007a1200 	.word	0x007a1200

080095a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80095a4:	b480      	push	{r7}
 80095a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80095a8:	4b03      	ldr	r3, [pc, #12]	@ (80095b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80095aa:	681b      	ldr	r3, [r3, #0]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr
 80095b6:	bf00      	nop
 80095b8:	2000068c 	.word	0x2000068c

080095bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80095c0:	f7ff fff0 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 80095c4:	4602      	mov	r2, r0
 80095c6:	4b06      	ldr	r3, [pc, #24]	@ (80095e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	0a1b      	lsrs	r3, r3, #8
 80095cc:	f003 0307 	and.w	r3, r3, #7
 80095d0:	4904      	ldr	r1, [pc, #16]	@ (80095e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80095d2:	5ccb      	ldrb	r3, [r1, r3]
 80095d4:	f003 031f 	and.w	r3, r3, #31
 80095d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80095dc:	4618      	mov	r0, r3
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	40021000 	.word	0x40021000
 80095e4:	0803c690 	.word	0x0803c690

080095e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80095ec:	f7ff ffda 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 80095f0:	4602      	mov	r2, r0
 80095f2:	4b06      	ldr	r3, [pc, #24]	@ (800960c <HAL_RCC_GetPCLK2Freq+0x24>)
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	0adb      	lsrs	r3, r3, #11
 80095f8:	f003 0307 	and.w	r3, r3, #7
 80095fc:	4904      	ldr	r1, [pc, #16]	@ (8009610 <HAL_RCC_GetPCLK2Freq+0x28>)
 80095fe:	5ccb      	ldrb	r3, [r1, r3]
 8009600:	f003 031f 	and.w	r3, r3, #31
 8009604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009608:	4618      	mov	r0, r3
 800960a:	bd80      	pop	{r7, pc}
 800960c:	40021000 	.word	0x40021000
 8009610:	0803c690 	.word	0x0803c690

08009614 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b086      	sub	sp, #24
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800961c:	2300      	movs	r3, #0
 800961e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009620:	4b27      	ldr	r3, [pc, #156]	@ (80096c0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009628:	2b00      	cmp	r3, #0
 800962a:	d003      	beq.n	8009634 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800962c:	f7ff f916 	bl	800885c <HAL_PWREx_GetVoltageRange>
 8009630:	6178      	str	r0, [r7, #20]
 8009632:	e014      	b.n	800965e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009634:	4b22      	ldr	r3, [pc, #136]	@ (80096c0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009638:	4a21      	ldr	r2, [pc, #132]	@ (80096c0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800963a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800963e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009640:	4b1f      	ldr	r3, [pc, #124]	@ (80096c0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009648:	60fb      	str	r3, [r7, #12]
 800964a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800964c:	f7ff f906 	bl	800885c <HAL_PWREx_GetVoltageRange>
 8009650:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009652:	4b1b      	ldr	r3, [pc, #108]	@ (80096c0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009656:	4a1a      	ldr	r2, [pc, #104]	@ (80096c0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009658:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800965c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009664:	d10b      	bne.n	800967e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2b80      	cmp	r3, #128	@ 0x80
 800966a:	d913      	bls.n	8009694 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2ba0      	cmp	r3, #160	@ 0xa0
 8009670:	d902      	bls.n	8009678 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009672:	2302      	movs	r3, #2
 8009674:	613b      	str	r3, [r7, #16]
 8009676:	e00d      	b.n	8009694 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009678:	2301      	movs	r3, #1
 800967a:	613b      	str	r3, [r7, #16]
 800967c:	e00a      	b.n	8009694 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2b7f      	cmp	r3, #127	@ 0x7f
 8009682:	d902      	bls.n	800968a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8009684:	2302      	movs	r3, #2
 8009686:	613b      	str	r3, [r7, #16]
 8009688:	e004      	b.n	8009694 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2b70      	cmp	r3, #112	@ 0x70
 800968e:	d101      	bne.n	8009694 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009690:	2301      	movs	r3, #1
 8009692:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009694:	4b0b      	ldr	r3, [pc, #44]	@ (80096c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f023 020f 	bic.w	r2, r3, #15
 800969c:	4909      	ldr	r1, [pc, #36]	@ (80096c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80096a4:	4b07      	ldr	r3, [pc, #28]	@ (80096c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f003 030f 	and.w	r3, r3, #15
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d001      	beq.n	80096b6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	e000      	b.n	80096b8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3718      	adds	r7, #24
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}
 80096c0:	40021000 	.word	0x40021000
 80096c4:	40022000 	.word	0x40022000

080096c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b087      	sub	sp, #28
 80096cc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80096ce:	4b2d      	ldr	r3, [pc, #180]	@ (8009784 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	f003 0303 	and.w	r3, r3, #3
 80096d6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2b03      	cmp	r3, #3
 80096dc:	d00b      	beq.n	80096f6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2b03      	cmp	r3, #3
 80096e2:	d825      	bhi.n	8009730 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d008      	beq.n	80096fc <RCC_GetSysClockFreqFromPLLSource+0x34>
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2b02      	cmp	r3, #2
 80096ee:	d11f      	bne.n	8009730 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80096f0:	4b25      	ldr	r3, [pc, #148]	@ (8009788 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80096f2:	613b      	str	r3, [r7, #16]
    break;
 80096f4:	e01f      	b.n	8009736 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80096f6:	4b25      	ldr	r3, [pc, #148]	@ (800978c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80096f8:	613b      	str	r3, [r7, #16]
    break;
 80096fa:	e01c      	b.n	8009736 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80096fc:	4b21      	ldr	r3, [pc, #132]	@ (8009784 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f003 0308 	and.w	r3, r3, #8
 8009704:	2b00      	cmp	r3, #0
 8009706:	d107      	bne.n	8009718 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009708:	4b1e      	ldr	r3, [pc, #120]	@ (8009784 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800970a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800970e:	0a1b      	lsrs	r3, r3, #8
 8009710:	f003 030f 	and.w	r3, r3, #15
 8009714:	617b      	str	r3, [r7, #20]
 8009716:	e005      	b.n	8009724 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009718:	4b1a      	ldr	r3, [pc, #104]	@ (8009784 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	091b      	lsrs	r3, r3, #4
 800971e:	f003 030f 	and.w	r3, r3, #15
 8009722:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8009724:	4a1a      	ldr	r2, [pc, #104]	@ (8009790 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800972c:	613b      	str	r3, [r7, #16]
    break;
 800972e:	e002      	b.n	8009736 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8009730:	2300      	movs	r3, #0
 8009732:	613b      	str	r3, [r7, #16]
    break;
 8009734:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009736:	4b13      	ldr	r3, [pc, #76]	@ (8009784 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009738:	68db      	ldr	r3, [r3, #12]
 800973a:	091b      	lsrs	r3, r3, #4
 800973c:	f003 030f 	and.w	r3, r3, #15
 8009740:	3301      	adds	r3, #1
 8009742:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009744:	4b0f      	ldr	r3, [pc, #60]	@ (8009784 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	0a1b      	lsrs	r3, r3, #8
 800974a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800974e:	693a      	ldr	r2, [r7, #16]
 8009750:	fb03 f202 	mul.w	r2, r3, r2
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	fbb2 f3f3 	udiv	r3, r2, r3
 800975a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800975c:	4b09      	ldr	r3, [pc, #36]	@ (8009784 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800975e:	68db      	ldr	r3, [r3, #12]
 8009760:	0e5b      	lsrs	r3, r3, #25
 8009762:	f003 0303 	and.w	r3, r3, #3
 8009766:	3301      	adds	r3, #1
 8009768:	005b      	lsls	r3, r3, #1
 800976a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800976c:	693a      	ldr	r2, [r7, #16]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	fbb2 f3f3 	udiv	r3, r2, r3
 8009774:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8009776:	683b      	ldr	r3, [r7, #0]
}
 8009778:	4618      	mov	r0, r3
 800977a:	371c      	adds	r7, #28
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr
 8009784:	40021000 	.word	0x40021000
 8009788:	00f42400 	.word	0x00f42400
 800978c:	007a1200 	.word	0x007a1200
 8009790:	0803c698 	.word	0x0803c698

08009794 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b086      	sub	sp, #24
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800979c:	2300      	movs	r3, #0
 800979e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80097a0:	2300      	movs	r3, #0
 80097a2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d040      	beq.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097b4:	2b80      	cmp	r3, #128	@ 0x80
 80097b6:	d02a      	beq.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80097b8:	2b80      	cmp	r3, #128	@ 0x80
 80097ba:	d825      	bhi.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80097bc:	2b60      	cmp	r3, #96	@ 0x60
 80097be:	d026      	beq.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80097c0:	2b60      	cmp	r3, #96	@ 0x60
 80097c2:	d821      	bhi.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80097c4:	2b40      	cmp	r3, #64	@ 0x40
 80097c6:	d006      	beq.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80097c8:	2b40      	cmp	r3, #64	@ 0x40
 80097ca:	d81d      	bhi.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d009      	beq.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80097d0:	2b20      	cmp	r3, #32
 80097d2:	d010      	beq.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80097d4:	e018      	b.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80097d6:	4b89      	ldr	r3, [pc, #548]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	4a88      	ldr	r2, [pc, #544]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80097dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097e0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80097e2:	e015      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	3304      	adds	r3, #4
 80097e8:	2100      	movs	r1, #0
 80097ea:	4618      	mov	r0, r3
 80097ec:	f000 fb12 	bl	8009e14 <RCCEx_PLLSAI1_Config>
 80097f0:	4603      	mov	r3, r0
 80097f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80097f4:	e00c      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	3320      	adds	r3, #32
 80097fa:	2100      	movs	r1, #0
 80097fc:	4618      	mov	r0, r3
 80097fe:	f000 fbfd 	bl	8009ffc <RCCEx_PLLSAI2_Config>
 8009802:	4603      	mov	r3, r0
 8009804:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009806:	e003      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	74fb      	strb	r3, [r7, #19]
      break;
 800980c:	e000      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800980e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009810:	7cfb      	ldrb	r3, [r7, #19]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d10b      	bne.n	800982e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009816:	4b79      	ldr	r3, [pc, #484]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009818:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800981c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009824:	4975      	ldr	r1, [pc, #468]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009826:	4313      	orrs	r3, r2
 8009828:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800982c:	e001      	b.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800982e:	7cfb      	ldrb	r3, [r7, #19]
 8009830:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800983a:	2b00      	cmp	r3, #0
 800983c:	d047      	beq.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009842:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009846:	d030      	beq.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8009848:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800984c:	d82a      	bhi.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800984e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009852:	d02a      	beq.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8009854:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009858:	d824      	bhi.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800985a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800985e:	d008      	beq.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8009860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009864:	d81e      	bhi.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8009866:	2b00      	cmp	r3, #0
 8009868:	d00a      	beq.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800986a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800986e:	d010      	beq.n	8009892 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8009870:	e018      	b.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009872:	4b62      	ldr	r3, [pc, #392]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	4a61      	ldr	r2, [pc, #388]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800987c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800987e:	e015      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	3304      	adds	r3, #4
 8009884:	2100      	movs	r1, #0
 8009886:	4618      	mov	r0, r3
 8009888:	f000 fac4 	bl	8009e14 <RCCEx_PLLSAI1_Config>
 800988c:	4603      	mov	r3, r0
 800988e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009890:	e00c      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	3320      	adds	r3, #32
 8009896:	2100      	movs	r1, #0
 8009898:	4618      	mov	r0, r3
 800989a:	f000 fbaf 	bl	8009ffc <RCCEx_PLLSAI2_Config>
 800989e:	4603      	mov	r3, r0
 80098a0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80098a2:	e003      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80098a4:	2301      	movs	r3, #1
 80098a6:	74fb      	strb	r3, [r7, #19]
      break;
 80098a8:	e000      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80098aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80098ac:	7cfb      	ldrb	r3, [r7, #19]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d10b      	bne.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80098b2:	4b52      	ldr	r3, [pc, #328]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80098b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80098b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098c0:	494e      	ldr	r1, [pc, #312]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80098c2:	4313      	orrs	r3, r2
 80098c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80098c8:	e001      	b.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098ca:	7cfb      	ldrb	r3, [r7, #19]
 80098cc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f000 809f 	beq.w	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80098dc:	2300      	movs	r3, #0
 80098de:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80098e0:	4b46      	ldr	r3, [pc, #280]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80098e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d101      	bne.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80098ec:	2301      	movs	r3, #1
 80098ee:	e000      	b.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80098f0:	2300      	movs	r3, #0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d00d      	beq.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80098f6:	4b41      	ldr	r3, [pc, #260]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80098f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098fa:	4a40      	ldr	r2, [pc, #256]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80098fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009900:	6593      	str	r3, [r2, #88]	@ 0x58
 8009902:	4b3e      	ldr	r3, [pc, #248]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800990a:	60bb      	str	r3, [r7, #8]
 800990c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800990e:	2301      	movs	r3, #1
 8009910:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009912:	4b3b      	ldr	r3, [pc, #236]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a3a      	ldr	r2, [pc, #232]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800991c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800991e:	f7fb fe19 	bl	8005554 <HAL_GetTick>
 8009922:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009924:	e009      	b.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009926:	f7fb fe15 	bl	8005554 <HAL_GetTick>
 800992a:	4602      	mov	r2, r0
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	1ad3      	subs	r3, r2, r3
 8009930:	2b02      	cmp	r3, #2
 8009932:	d902      	bls.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8009934:	2303      	movs	r3, #3
 8009936:	74fb      	strb	r3, [r7, #19]
        break;
 8009938:	e005      	b.n	8009946 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800993a:	4b31      	ldr	r3, [pc, #196]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0ef      	beq.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8009946:	7cfb      	ldrb	r3, [r7, #19]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d15b      	bne.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800994c:	4b2b      	ldr	r3, [pc, #172]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800994e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009952:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009956:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d01f      	beq.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009964:	697a      	ldr	r2, [r7, #20]
 8009966:	429a      	cmp	r2, r3
 8009968:	d019      	beq.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800996a:	4b24      	ldr	r3, [pc, #144]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800996c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009974:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009976:	4b21      	ldr	r3, [pc, #132]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800997c:	4a1f      	ldr	r2, [pc, #124]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800997e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009982:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009986:	4b1d      	ldr	r3, [pc, #116]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800998c:	4a1b      	ldr	r2, [pc, #108]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800998e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009992:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009996:	4a19      	ldr	r2, [pc, #100]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f003 0301 	and.w	r3, r3, #1
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d016      	beq.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099a8:	f7fb fdd4 	bl	8005554 <HAL_GetTick>
 80099ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099ae:	e00b      	b.n	80099c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099b0:	f7fb fdd0 	bl	8005554 <HAL_GetTick>
 80099b4:	4602      	mov	r2, r0
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	1ad3      	subs	r3, r2, r3
 80099ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099be:	4293      	cmp	r3, r2
 80099c0:	d902      	bls.n	80099c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80099c2:	2303      	movs	r3, #3
 80099c4:	74fb      	strb	r3, [r7, #19]
            break;
 80099c6:	e006      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099c8:	4b0c      	ldr	r3, [pc, #48]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80099ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099ce:	f003 0302 	and.w	r3, r3, #2
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d0ec      	beq.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80099d6:	7cfb      	ldrb	r3, [r7, #19]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10c      	bne.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80099dc:	4b07      	ldr	r3, [pc, #28]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80099de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099e2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099ec:	4903      	ldr	r1, [pc, #12]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80099ee:	4313      	orrs	r3, r2
 80099f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80099f4:	e008      	b.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80099f6:	7cfb      	ldrb	r3, [r7, #19]
 80099f8:	74bb      	strb	r3, [r7, #18]
 80099fa:	e005      	b.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80099fc:	40021000 	.word	0x40021000
 8009a00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a04:	7cfb      	ldrb	r3, [r7, #19]
 8009a06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009a08:	7c7b      	ldrb	r3, [r7, #17]
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d105      	bne.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a0e:	4ba0      	ldr	r3, [pc, #640]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a12:	4a9f      	ldr	r2, [pc, #636]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f003 0301 	and.w	r3, r3, #1
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00a      	beq.n	8009a3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009a26:	4b9a      	ldr	r3, [pc, #616]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a2c:	f023 0203 	bic.w	r2, r3, #3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a34:	4996      	ldr	r1, [pc, #600]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a36:	4313      	orrs	r3, r2
 8009a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0302 	and.w	r3, r3, #2
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d00a      	beq.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009a48:	4b91      	ldr	r3, [pc, #580]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a4e:	f023 020c 	bic.w	r2, r3, #12
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a56:	498e      	ldr	r1, [pc, #568]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f003 0304 	and.w	r3, r3, #4
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00a      	beq.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009a6a:	4b89      	ldr	r3, [pc, #548]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a78:	4985      	ldr	r1, [pc, #532]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 0308 	and.w	r3, r3, #8
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d00a      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009a8c:	4b80      	ldr	r3, [pc, #512]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a9a:	497d      	ldr	r1, [pc, #500]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 0310 	and.w	r3, r3, #16
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00a      	beq.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009aae:	4b78      	ldr	r3, [pc, #480]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ab4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009abc:	4974      	ldr	r1, [pc, #464]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f003 0320 	and.w	r3, r3, #32
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00a      	beq.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ad6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ade:	496c      	ldr	r1, [pc, #432]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00a      	beq.n	8009b08 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009af2:	4b67      	ldr	r3, [pc, #412]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009af8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b00:	4963      	ldr	r1, [pc, #396]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b02:	4313      	orrs	r3, r2
 8009b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00a      	beq.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009b14:	4b5e      	ldr	r3, [pc, #376]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b22:	495b      	ldr	r1, [pc, #364]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b24:	4313      	orrs	r3, r2
 8009b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00a      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009b36:	4b56      	ldr	r3, [pc, #344]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b44:	4952      	ldr	r1, [pc, #328]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b46:	4313      	orrs	r3, r2
 8009b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00a      	beq.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009b58:	4b4d      	ldr	r3, [pc, #308]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b66:	494a      	ldr	r1, [pc, #296]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00a      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009b7a:	4b45      	ldr	r3, [pc, #276]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b80:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b88:	4941      	ldr	r1, [pc, #260]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d00a      	beq.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009b9c:	4b3c      	ldr	r3, [pc, #240]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009b9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009ba2:	f023 0203 	bic.w	r2, r3, #3
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009baa:	4939      	ldr	r1, [pc, #228]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d028      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009bbe:	4b34      	ldr	r3, [pc, #208]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bc4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bcc:	4930      	ldr	r1, [pc, #192]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009bdc:	d106      	bne.n	8009bec <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bde:	4b2c      	ldr	r3, [pc, #176]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009be0:	68db      	ldr	r3, [r3, #12]
 8009be2:	4a2b      	ldr	r2, [pc, #172]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009be4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009be8:	60d3      	str	r3, [r2, #12]
 8009bea:	e011      	b.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bf0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009bf4:	d10c      	bne.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	3304      	adds	r3, #4
 8009bfa:	2101      	movs	r1, #1
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f000 f909 	bl	8009e14 <RCCEx_PLLSAI1_Config>
 8009c02:	4603      	mov	r3, r0
 8009c04:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009c06:	7cfb      	ldrb	r3, [r7, #19]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d001      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8009c0c:	7cfb      	ldrb	r3, [r7, #19]
 8009c0e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d04d      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c24:	d108      	bne.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8009c26:	4b1a      	ldr	r3, [pc, #104]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c2c:	4a18      	ldr	r2, [pc, #96]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009c32:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8009c36:	e012      	b.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8009c38:	4b15      	ldr	r3, [pc, #84]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c3e:	4a14      	ldr	r2, [pc, #80]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c40:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009c44:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8009c48:	4b11      	ldr	r3, [pc, #68]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c4e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c56:	490e      	ldr	r1, [pc, #56]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c66:	d106      	bne.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c68:	4b09      	ldr	r3, [pc, #36]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c6a:	68db      	ldr	r3, [r3, #12]
 8009c6c:	4a08      	ldr	r2, [pc, #32]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c72:	60d3      	str	r3, [r2, #12]
 8009c74:	e020      	b.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c7e:	d109      	bne.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009c80:	4b03      	ldr	r3, [pc, #12]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	4a02      	ldr	r2, [pc, #8]	@ (8009c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c8a:	60d3      	str	r3, [r2, #12]
 8009c8c:	e014      	b.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8009c8e:	bf00      	nop
 8009c90:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009c9c:	d10c      	bne.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	2101      	movs	r1, #1
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f000 f8b5 	bl	8009e14 <RCCEx_PLLSAI1_Config>
 8009caa:	4603      	mov	r3, r0
 8009cac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009cae:	7cfb      	ldrb	r3, [r7, #19]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d001      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8009cb4:	7cfb      	ldrb	r3, [r7, #19]
 8009cb6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d028      	beq.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009cc4:	4b4a      	ldr	r3, [pc, #296]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009cd2:	4947      	ldr	r1, [pc, #284]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cd4:	4313      	orrs	r3, r2
 8009cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009cde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ce2:	d106      	bne.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ce4:	4b42      	ldr	r3, [pc, #264]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	4a41      	ldr	r2, [pc, #260]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009cee:	60d3      	str	r3, [r2, #12]
 8009cf0:	e011      	b.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009cf6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009cfa:	d10c      	bne.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	3304      	adds	r3, #4
 8009d00:	2101      	movs	r1, #1
 8009d02:	4618      	mov	r0, r3
 8009d04:	f000 f886 	bl	8009e14 <RCCEx_PLLSAI1_Config>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009d0c:	7cfb      	ldrb	r3, [r7, #19]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d001      	beq.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8009d12:	7cfb      	ldrb	r3, [r7, #19]
 8009d14:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d01e      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009d22:	4b33      	ldr	r3, [pc, #204]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d28:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d32:	492f      	ldr	r1, [pc, #188]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d34:	4313      	orrs	r3, r2
 8009d36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d44:	d10c      	bne.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	3304      	adds	r3, #4
 8009d4a:	2102      	movs	r1, #2
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f000 f861 	bl	8009e14 <RCCEx_PLLSAI1_Config>
 8009d52:	4603      	mov	r3, r0
 8009d54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009d56:	7cfb      	ldrb	r3, [r7, #19]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d001      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8009d5c:	7cfb      	ldrb	r3, [r7, #19]
 8009d5e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d00b      	beq.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009d6c:	4b20      	ldr	r3, [pc, #128]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d72:	f023 0204 	bic.w	r2, r3, #4
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d7c:	491c      	ldr	r1, [pc, #112]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00b      	beq.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8009d90:	4b17      	ldr	r3, [pc, #92]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d96:	f023 0218 	bic.w	r2, r3, #24
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009da0:	4913      	ldr	r1, [pc, #76]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009da2:	4313      	orrs	r3, r2
 8009da4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d017      	beq.n	8009de4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009db4:	4b0e      	ldr	r3, [pc, #56]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009db6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009dba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dc4:	490a      	ldr	r1, [pc, #40]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009dd6:	d105      	bne.n	8009de4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009dd8:	4b05      	ldr	r3, [pc, #20]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009dda:	68db      	ldr	r3, [r3, #12]
 8009ddc:	4a04      	ldr	r2, [pc, #16]	@ (8009df0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009dde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009de2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009de4:	7cbb      	ldrb	r3, [r7, #18]
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3718      	adds	r7, #24
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	bf00      	nop
 8009df0:	40021000 	.word	0x40021000

08009df4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8009df4:	b480      	push	{r7}
 8009df6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8009df8:	4b05      	ldr	r3, [pc, #20]	@ (8009e10 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a04      	ldr	r2, [pc, #16]	@ (8009e10 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8009dfe:	f043 0304 	orr.w	r3, r3, #4
 8009e02:	6013      	str	r3, [r2, #0]
}
 8009e04:	bf00      	nop
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr
 8009e0e:	bf00      	nop
 8009e10:	40021000 	.word	0x40021000

08009e14 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b084      	sub	sp, #16
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009e22:	4b72      	ldr	r3, [pc, #456]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009e24:	68db      	ldr	r3, [r3, #12]
 8009e26:	f003 0303 	and.w	r3, r3, #3
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d00e      	beq.n	8009e4c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009e2e:	4b6f      	ldr	r3, [pc, #444]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009e30:	68db      	ldr	r3, [r3, #12]
 8009e32:	f003 0203 	and.w	r2, r3, #3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d103      	bne.n	8009e46 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
       ||
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d142      	bne.n	8009ecc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	73fb      	strb	r3, [r7, #15]
 8009e4a:	e03f      	b.n	8009ecc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b03      	cmp	r3, #3
 8009e52:	d018      	beq.n	8009e86 <RCCEx_PLLSAI1_Config+0x72>
 8009e54:	2b03      	cmp	r3, #3
 8009e56:	d825      	bhi.n	8009ea4 <RCCEx_PLLSAI1_Config+0x90>
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d002      	beq.n	8009e62 <RCCEx_PLLSAI1_Config+0x4e>
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	d009      	beq.n	8009e74 <RCCEx_PLLSAI1_Config+0x60>
 8009e60:	e020      	b.n	8009ea4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009e62:	4b62      	ldr	r3, [pc, #392]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 0302 	and.w	r3, r3, #2
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d11d      	bne.n	8009eaa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009e72:	e01a      	b.n	8009eaa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8009e74:	4b5d      	ldr	r3, [pc, #372]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d116      	bne.n	8009eae <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8009e80:	2301      	movs	r3, #1
 8009e82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009e84:	e013      	b.n	8009eae <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8009e86:	4b59      	ldr	r3, [pc, #356]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d10f      	bne.n	8009eb2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8009e92:	4b56      	ldr	r3, [pc, #344]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d109      	bne.n	8009eb2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009ea2:	e006      	b.n	8009eb2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8009ea8:	e004      	b.n	8009eb4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8009eaa:	bf00      	nop
 8009eac:	e002      	b.n	8009eb4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8009eae:	bf00      	nop
 8009eb0:	e000      	b.n	8009eb4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8009eb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8009eb4:	7bfb      	ldrb	r3, [r7, #15]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d108      	bne.n	8009ecc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8009eba:	4b4c      	ldr	r3, [pc, #304]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009ebc:	68db      	ldr	r3, [r3, #12]
 8009ebe:	f023 0203 	bic.w	r2, r3, #3
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4949      	ldr	r1, [pc, #292]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8009ecc:	7bfb      	ldrb	r3, [r7, #15]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	f040 8086 	bne.w	8009fe0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8009ed4:	4b45      	ldr	r3, [pc, #276]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a44      	ldr	r2, [pc, #272]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009eda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ede:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ee0:	f7fb fb38 	bl	8005554 <HAL_GetTick>
 8009ee4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009ee6:	e009      	b.n	8009efc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009ee8:	f7fb fb34 	bl	8005554 <HAL_GetTick>
 8009eec:	4602      	mov	r2, r0
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	1ad3      	subs	r3, r2, r3
 8009ef2:	2b02      	cmp	r3, #2
 8009ef4:	d902      	bls.n	8009efc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8009ef6:	2303      	movs	r3, #3
 8009ef8:	73fb      	strb	r3, [r7, #15]
        break;
 8009efa:	e005      	b.n	8009f08 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009efc:	4b3b      	ldr	r3, [pc, #236]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d1ef      	bne.n	8009ee8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8009f08:	7bfb      	ldrb	r3, [r7, #15]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d168      	bne.n	8009fe0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d113      	bne.n	8009f3c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009f14:	4b35      	ldr	r3, [pc, #212]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f16:	691a      	ldr	r2, [r3, #16]
 8009f18:	4b35      	ldr	r3, [pc, #212]	@ (8009ff0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009f1a:	4013      	ands	r3, r2
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	6892      	ldr	r2, [r2, #8]
 8009f20:	0211      	lsls	r1, r2, #8
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	68d2      	ldr	r2, [r2, #12]
 8009f26:	06d2      	lsls	r2, r2, #27
 8009f28:	4311      	orrs	r1, r2
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	6852      	ldr	r2, [r2, #4]
 8009f2e:	3a01      	subs	r2, #1
 8009f30:	0112      	lsls	r2, r2, #4
 8009f32:	430a      	orrs	r2, r1
 8009f34:	492d      	ldr	r1, [pc, #180]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f36:	4313      	orrs	r3, r2
 8009f38:	610b      	str	r3, [r1, #16]
 8009f3a:	e02d      	b.n	8009f98 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	d115      	bne.n	8009f6e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009f42:	4b2a      	ldr	r3, [pc, #168]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f44:	691a      	ldr	r2, [r3, #16]
 8009f46:	4b2b      	ldr	r3, [pc, #172]	@ (8009ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009f48:	4013      	ands	r3, r2
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	6892      	ldr	r2, [r2, #8]
 8009f4e:	0211      	lsls	r1, r2, #8
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	6912      	ldr	r2, [r2, #16]
 8009f54:	0852      	lsrs	r2, r2, #1
 8009f56:	3a01      	subs	r2, #1
 8009f58:	0552      	lsls	r2, r2, #21
 8009f5a:	4311      	orrs	r1, r2
 8009f5c:	687a      	ldr	r2, [r7, #4]
 8009f5e:	6852      	ldr	r2, [r2, #4]
 8009f60:	3a01      	subs	r2, #1
 8009f62:	0112      	lsls	r2, r2, #4
 8009f64:	430a      	orrs	r2, r1
 8009f66:	4921      	ldr	r1, [pc, #132]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	610b      	str	r3, [r1, #16]
 8009f6c:	e014      	b.n	8009f98 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f70:	691a      	ldr	r2, [r3, #16]
 8009f72:	4b21      	ldr	r3, [pc, #132]	@ (8009ff8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009f74:	4013      	ands	r3, r2
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	6892      	ldr	r2, [r2, #8]
 8009f7a:	0211      	lsls	r1, r2, #8
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	6952      	ldr	r2, [r2, #20]
 8009f80:	0852      	lsrs	r2, r2, #1
 8009f82:	3a01      	subs	r2, #1
 8009f84:	0652      	lsls	r2, r2, #25
 8009f86:	4311      	orrs	r1, r2
 8009f88:	687a      	ldr	r2, [r7, #4]
 8009f8a:	6852      	ldr	r2, [r2, #4]
 8009f8c:	3a01      	subs	r2, #1
 8009f8e:	0112      	lsls	r2, r2, #4
 8009f90:	430a      	orrs	r2, r1
 8009f92:	4916      	ldr	r1, [pc, #88]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f94:	4313      	orrs	r3, r2
 8009f96:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8009f98:	4b14      	ldr	r3, [pc, #80]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a13      	ldr	r2, [pc, #76]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009f9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009fa2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fa4:	f7fb fad6 	bl	8005554 <HAL_GetTick>
 8009fa8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009faa:	e009      	b.n	8009fc0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009fac:	f7fb fad2 	bl	8005554 <HAL_GetTick>
 8009fb0:	4602      	mov	r2, r0
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	1ad3      	subs	r3, r2, r3
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	d902      	bls.n	8009fc0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	73fb      	strb	r3, [r7, #15]
          break;
 8009fbe:	e005      	b.n	8009fcc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d0ef      	beq.n	8009fac <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8009fcc:	7bfb      	ldrb	r3, [r7, #15]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d106      	bne.n	8009fe0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8009fd2:	4b06      	ldr	r3, [pc, #24]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009fd4:	691a      	ldr	r2, [r3, #16]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	699b      	ldr	r3, [r3, #24]
 8009fda:	4904      	ldr	r1, [pc, #16]	@ (8009fec <RCCEx_PLLSAI1_Config+0x1d8>)
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3710      	adds	r7, #16
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	40021000 	.word	0x40021000
 8009ff0:	07ff800f 	.word	0x07ff800f
 8009ff4:	ff9f800f 	.word	0xff9f800f
 8009ff8:	f9ff800f 	.word	0xf9ff800f

08009ffc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a006:	2300      	movs	r3, #0
 800a008:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a00a:	4b72      	ldr	r3, [pc, #456]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a00c:	68db      	ldr	r3, [r3, #12]
 800a00e:	f003 0303 	and.w	r3, r3, #3
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00e      	beq.n	800a034 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a016:	4b6f      	ldr	r3, [pc, #444]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	f003 0203 	and.w	r2, r3, #3
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	429a      	cmp	r2, r3
 800a024:	d103      	bne.n	800a02e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
       ||
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d142      	bne.n	800a0b4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	73fb      	strb	r3, [r7, #15]
 800a032:	e03f      	b.n	800a0b4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2b03      	cmp	r3, #3
 800a03a:	d018      	beq.n	800a06e <RCCEx_PLLSAI2_Config+0x72>
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d825      	bhi.n	800a08c <RCCEx_PLLSAI2_Config+0x90>
 800a040:	2b01      	cmp	r3, #1
 800a042:	d002      	beq.n	800a04a <RCCEx_PLLSAI2_Config+0x4e>
 800a044:	2b02      	cmp	r3, #2
 800a046:	d009      	beq.n	800a05c <RCCEx_PLLSAI2_Config+0x60>
 800a048:	e020      	b.n	800a08c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a04a:	4b62      	ldr	r3, [pc, #392]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b00      	cmp	r3, #0
 800a054:	d11d      	bne.n	800a092 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800a056:	2301      	movs	r3, #1
 800a058:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a05a:	e01a      	b.n	800a092 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a05c:	4b5d      	ldr	r3, [pc, #372]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a064:	2b00      	cmp	r3, #0
 800a066:	d116      	bne.n	800a096 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a06c:	e013      	b.n	800a096 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a06e:	4b59      	ldr	r3, [pc, #356]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a076:	2b00      	cmp	r3, #0
 800a078:	d10f      	bne.n	800a09a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a07a:	4b56      	ldr	r3, [pc, #344]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a082:	2b00      	cmp	r3, #0
 800a084:	d109      	bne.n	800a09a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a08a:	e006      	b.n	800a09a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800a08c:	2301      	movs	r3, #1
 800a08e:	73fb      	strb	r3, [r7, #15]
      break;
 800a090:	e004      	b.n	800a09c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800a092:	bf00      	nop
 800a094:	e002      	b.n	800a09c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800a096:	bf00      	nop
 800a098:	e000      	b.n	800a09c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800a09a:	bf00      	nop
    }

    if(status == HAL_OK)
 800a09c:	7bfb      	ldrb	r3, [r7, #15]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d108      	bne.n	800a0b4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800a0a2:	4b4c      	ldr	r3, [pc, #304]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a0a4:	68db      	ldr	r3, [r3, #12]
 800a0a6:	f023 0203 	bic.w	r2, r3, #3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4949      	ldr	r1, [pc, #292]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800a0b4:	7bfb      	ldrb	r3, [r7, #15]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	f040 8086 	bne.w	800a1c8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a0bc:	4b45      	ldr	r3, [pc, #276]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a44      	ldr	r2, [pc, #272]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a0c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0c8:	f7fb fa44 	bl	8005554 <HAL_GetTick>
 800a0cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a0ce:	e009      	b.n	800a0e4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a0d0:	f7fb fa40 	bl	8005554 <HAL_GetTick>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	1ad3      	subs	r3, r2, r3
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	d902      	bls.n	800a0e4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800a0de:	2303      	movs	r3, #3
 800a0e0:	73fb      	strb	r3, [r7, #15]
        break;
 800a0e2:	e005      	b.n	800a0f0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a0e4:	4b3b      	ldr	r3, [pc, #236]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1ef      	bne.n	800a0d0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d168      	bne.n	800a1c8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d113      	bne.n	800a124 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a0fc:	4b35      	ldr	r3, [pc, #212]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a0fe:	695a      	ldr	r2, [r3, #20]
 800a100:	4b35      	ldr	r3, [pc, #212]	@ (800a1d8 <RCCEx_PLLSAI2_Config+0x1dc>)
 800a102:	4013      	ands	r3, r2
 800a104:	687a      	ldr	r2, [r7, #4]
 800a106:	6892      	ldr	r2, [r2, #8]
 800a108:	0211      	lsls	r1, r2, #8
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	68d2      	ldr	r2, [r2, #12]
 800a10e:	06d2      	lsls	r2, r2, #27
 800a110:	4311      	orrs	r1, r2
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	6852      	ldr	r2, [r2, #4]
 800a116:	3a01      	subs	r2, #1
 800a118:	0112      	lsls	r2, r2, #4
 800a11a:	430a      	orrs	r2, r1
 800a11c:	492d      	ldr	r1, [pc, #180]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a11e:	4313      	orrs	r3, r2
 800a120:	614b      	str	r3, [r1, #20]
 800a122:	e02d      	b.n	800a180 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	2b01      	cmp	r3, #1
 800a128:	d115      	bne.n	800a156 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a12a:	4b2a      	ldr	r3, [pc, #168]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a12c:	695a      	ldr	r2, [r3, #20]
 800a12e:	4b2b      	ldr	r3, [pc, #172]	@ (800a1dc <RCCEx_PLLSAI2_Config+0x1e0>)
 800a130:	4013      	ands	r3, r2
 800a132:	687a      	ldr	r2, [r7, #4]
 800a134:	6892      	ldr	r2, [r2, #8]
 800a136:	0211      	lsls	r1, r2, #8
 800a138:	687a      	ldr	r2, [r7, #4]
 800a13a:	6912      	ldr	r2, [r2, #16]
 800a13c:	0852      	lsrs	r2, r2, #1
 800a13e:	3a01      	subs	r2, #1
 800a140:	0552      	lsls	r2, r2, #21
 800a142:	4311      	orrs	r1, r2
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	6852      	ldr	r2, [r2, #4]
 800a148:	3a01      	subs	r2, #1
 800a14a:	0112      	lsls	r2, r2, #4
 800a14c:	430a      	orrs	r2, r1
 800a14e:	4921      	ldr	r1, [pc, #132]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a150:	4313      	orrs	r3, r2
 800a152:	614b      	str	r3, [r1, #20]
 800a154:	e014      	b.n	800a180 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a156:	4b1f      	ldr	r3, [pc, #124]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a158:	695a      	ldr	r2, [r3, #20]
 800a15a:	4b21      	ldr	r3, [pc, #132]	@ (800a1e0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800a15c:	4013      	ands	r3, r2
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	6892      	ldr	r2, [r2, #8]
 800a162:	0211      	lsls	r1, r2, #8
 800a164:	687a      	ldr	r2, [r7, #4]
 800a166:	6952      	ldr	r2, [r2, #20]
 800a168:	0852      	lsrs	r2, r2, #1
 800a16a:	3a01      	subs	r2, #1
 800a16c:	0652      	lsls	r2, r2, #25
 800a16e:	4311      	orrs	r1, r2
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	6852      	ldr	r2, [r2, #4]
 800a174:	3a01      	subs	r2, #1
 800a176:	0112      	lsls	r2, r2, #4
 800a178:	430a      	orrs	r2, r1
 800a17a:	4916      	ldr	r1, [pc, #88]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a17c:	4313      	orrs	r3, r2
 800a17e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800a180:	4b14      	ldr	r3, [pc, #80]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a13      	ldr	r2, [pc, #76]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a186:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a18a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a18c:	f7fb f9e2 	bl	8005554 <HAL_GetTick>
 800a190:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a192:	e009      	b.n	800a1a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a194:	f7fb f9de 	bl	8005554 <HAL_GetTick>
 800a198:	4602      	mov	r2, r0
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	1ad3      	subs	r3, r2, r3
 800a19e:	2b02      	cmp	r3, #2
 800a1a0:	d902      	bls.n	800a1a8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800a1a2:	2303      	movs	r3, #3
 800a1a4:	73fb      	strb	r3, [r7, #15]
          break;
 800a1a6:	e005      	b.n	800a1b4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a1a8:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d0ef      	beq.n	800a194 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800a1b4:	7bfb      	ldrb	r3, [r7, #15]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d106      	bne.n	800a1c8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800a1ba:	4b06      	ldr	r3, [pc, #24]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a1bc:	695a      	ldr	r2, [r3, #20]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	699b      	ldr	r3, [r3, #24]
 800a1c2:	4904      	ldr	r1, [pc, #16]	@ (800a1d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800a1c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}
 800a1d2:	bf00      	nop
 800a1d4:	40021000 	.word	0x40021000
 800a1d8:	07ff800f 	.word	0x07ff800f
 800a1dc:	ff9f800f 	.word	0xff9f800f
 800a1e0:	f9ff800f 	.word	0xf9ff800f

0800a1e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b084      	sub	sp, #16
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d101      	bne.n	800a1f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	e095      	b.n	800a322 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d108      	bne.n	800a210 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a206:	d009      	beq.n	800a21c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	61da      	str	r2, [r3, #28]
 800a20e:	e005      	b.n	800a21c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d106      	bne.n	800a23c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2200      	movs	r2, #0
 800a232:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f000 f89f 	bl	800a37a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2202      	movs	r2, #2
 800a240:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a252:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	68db      	ldr	r3, [r3, #12]
 800a258:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a25c:	d902      	bls.n	800a264 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a25e:	2300      	movs	r3, #0
 800a260:	60fb      	str	r3, [r7, #12]
 800a262:	e002      	b.n	800a26a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a264:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a268:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	68db      	ldr	r3, [r3, #12]
 800a26e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a272:	d007      	beq.n	800a284 <HAL_SPI_Init+0xa0>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a27c:	d002      	beq.n	800a284 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a294:	431a      	orrs	r2, r3
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	691b      	ldr	r3, [r3, #16]
 800a29a:	f003 0302 	and.w	r3, r3, #2
 800a29e:	431a      	orrs	r2, r3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	695b      	ldr	r3, [r3, #20]
 800a2a4:	f003 0301 	and.w	r3, r3, #1
 800a2a8:	431a      	orrs	r2, r3
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	699b      	ldr	r3, [r3, #24]
 800a2ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2b2:	431a      	orrs	r2, r3
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	69db      	ldr	r3, [r3, #28]
 800a2b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a2bc:	431a      	orrs	r2, r3
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6a1b      	ldr	r3, [r3, #32]
 800a2c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2c6:	ea42 0103 	orr.w	r1, r2, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2ce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	430a      	orrs	r2, r1
 800a2d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	699b      	ldr	r3, [r3, #24]
 800a2de:	0c1b      	lsrs	r3, r3, #16
 800a2e0:	f003 0204 	and.w	r2, r3, #4
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2e8:	f003 0310 	and.w	r3, r3, #16
 800a2ec:	431a      	orrs	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2f2:	f003 0308 	and.w	r3, r3, #8
 800a2f6:	431a      	orrs	r2, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a300:	ea42 0103 	orr.w	r1, r2, r3
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	430a      	orrs	r2, r1
 800a310:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2200      	movs	r2, #0
 800a316:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2201      	movs	r2, #1
 800a31c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b082      	sub	sp, #8
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d101      	bne.n	800a33c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800a338:	2301      	movs	r3, #1
 800a33a:	e01a      	b.n	800a372 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2202      	movs	r2, #2
 800a340:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a352:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 f81a 	bl	800a38e <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2200      	movs	r2, #0
 800a35e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2200      	movs	r2, #0
 800a364:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 800a370:	2300      	movs	r3, #0
}
 800a372:	4618      	mov	r0, r3
 800a374:	3708      	adds	r7, #8
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}

0800a37a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800a37a:	b480      	push	{r7}
 800a37c:	b083      	sub	sp, #12
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800a382:	bf00      	nop
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr

0800a38e <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 800a38e:	b480      	push	{r7}
 800a390:	b083      	sub	sp, #12
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 800a396:	bf00      	nop
 800a398:	370c      	adds	r7, #12
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr

0800a3a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a3a2:	b580      	push	{r7, lr}
 800a3a4:	b088      	sub	sp, #32
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	60f8      	str	r0, [r7, #12]
 800a3aa:	60b9      	str	r1, [r7, #8]
 800a3ac:	603b      	str	r3, [r7, #0]
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a3bc:	2b01      	cmp	r3, #1
 800a3be:	d101      	bne.n	800a3c4 <HAL_SPI_Transmit+0x22>
 800a3c0:	2302      	movs	r3, #2
 800a3c2:	e15f      	b.n	800a684 <HAL_SPI_Transmit+0x2e2>
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a3cc:	f7fb f8c2 	bl	8005554 <HAL_GetTick>
 800a3d0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a3d2:	88fb      	ldrh	r3, [r7, #6]
 800a3d4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d002      	beq.n	800a3e8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a3e2:	2302      	movs	r3, #2
 800a3e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a3e6:	e148      	b.n	800a67a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d002      	beq.n	800a3f4 <HAL_SPI_Transmit+0x52>
 800a3ee:	88fb      	ldrh	r3, [r7, #6]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d102      	bne.n	800a3fa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a3f8:	e13f      	b.n	800a67a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2203      	movs	r2, #3
 800a3fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2200      	movs	r2, #0
 800a406:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	68ba      	ldr	r2, [r7, #8]
 800a40c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	88fa      	ldrh	r2, [r7, #6]
 800a412:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	88fa      	ldrh	r2, [r7, #6]
 800a418:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2200      	movs	r2, #0
 800a41e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2200      	movs	r2, #0
 800a424:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	2200      	movs	r2, #0
 800a42c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2200      	movs	r2, #0
 800a434:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2200      	movs	r2, #0
 800a43a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a444:	d10f      	bne.n	800a466 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	681a      	ldr	r2, [r3, #0]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a454:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a464:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a470:	2b40      	cmp	r3, #64	@ 0x40
 800a472:	d007      	beq.n	800a484 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	681a      	ldr	r2, [r3, #0]
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a482:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	68db      	ldr	r3, [r3, #12]
 800a488:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a48c:	d94f      	bls.n	800a52e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	685b      	ldr	r3, [r3, #4]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d002      	beq.n	800a49c <HAL_SPI_Transmit+0xfa>
 800a496:	8afb      	ldrh	r3, [r7, #22]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d142      	bne.n	800a522 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4a0:	881a      	ldrh	r2, [r3, #0]
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4ac:	1c9a      	adds	r2, r3, #2
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	b29a      	uxth	r2, r3
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a4c0:	e02f      	b.n	800a522 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	f003 0302 	and.w	r3, r3, #2
 800a4cc:	2b02      	cmp	r3, #2
 800a4ce:	d112      	bne.n	800a4f6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4d4:	881a      	ldrh	r2, [r3, #0]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4e0:	1c9a      	adds	r2, r3, #2
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4ea:	b29b      	uxth	r3, r3
 800a4ec:	3b01      	subs	r3, #1
 800a4ee:	b29a      	uxth	r2, r3
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a4f4:	e015      	b.n	800a522 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4f6:	f7fb f82d 	bl	8005554 <HAL_GetTick>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	1ad3      	subs	r3, r2, r3
 800a500:	683a      	ldr	r2, [r7, #0]
 800a502:	429a      	cmp	r2, r3
 800a504:	d803      	bhi.n	800a50e <HAL_SPI_Transmit+0x16c>
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a50c:	d102      	bne.n	800a514 <HAL_SPI_Transmit+0x172>
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d106      	bne.n	800a522 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800a514:	2303      	movs	r3, #3
 800a516:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	2201      	movs	r2, #1
 800a51c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800a520:	e0ab      	b.n	800a67a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a526:	b29b      	uxth	r3, r3
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d1ca      	bne.n	800a4c2 <HAL_SPI_Transmit+0x120>
 800a52c:	e080      	b.n	800a630 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	685b      	ldr	r3, [r3, #4]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d002      	beq.n	800a53c <HAL_SPI_Transmit+0x19a>
 800a536:	8afb      	ldrh	r3, [r7, #22]
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d174      	bne.n	800a626 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a540:	b29b      	uxth	r3, r3
 800a542:	2b01      	cmp	r3, #1
 800a544:	d912      	bls.n	800a56c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a54a:	881a      	ldrh	r2, [r3, #0]
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a556:	1c9a      	adds	r2, r3, #2
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a560:	b29b      	uxth	r3, r3
 800a562:	3b02      	subs	r3, #2
 800a564:	b29a      	uxth	r2, r3
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a56a:	e05c      	b.n	800a626 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	330c      	adds	r3, #12
 800a576:	7812      	ldrb	r2, [r2, #0]
 800a578:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a57e:	1c5a      	adds	r2, r3, #1
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a588:	b29b      	uxth	r3, r3
 800a58a:	3b01      	subs	r3, #1
 800a58c:	b29a      	uxth	r2, r3
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a592:	e048      	b.n	800a626 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	f003 0302 	and.w	r3, r3, #2
 800a59e:	2b02      	cmp	r3, #2
 800a5a0:	d12b      	bne.n	800a5fa <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d912      	bls.n	800a5d2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5b0:	881a      	ldrh	r2, [r3, #0]
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5bc:	1c9a      	adds	r2, r3, #2
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5c6:	b29b      	uxth	r3, r3
 800a5c8:	3b02      	subs	r3, #2
 800a5ca:	b29a      	uxth	r2, r3
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a5d0:	e029      	b.n	800a626 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	330c      	adds	r3, #12
 800a5dc:	7812      	ldrb	r2, [r2, #0]
 800a5de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5e4:	1c5a      	adds	r2, r3, #1
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5ee:	b29b      	uxth	r3, r3
 800a5f0:	3b01      	subs	r3, #1
 800a5f2:	b29a      	uxth	r2, r3
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a5f8:	e015      	b.n	800a626 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a5fa:	f7fa ffab 	bl	8005554 <HAL_GetTick>
 800a5fe:	4602      	mov	r2, r0
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	1ad3      	subs	r3, r2, r3
 800a604:	683a      	ldr	r2, [r7, #0]
 800a606:	429a      	cmp	r2, r3
 800a608:	d803      	bhi.n	800a612 <HAL_SPI_Transmit+0x270>
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a610:	d102      	bne.n	800a618 <HAL_SPI_Transmit+0x276>
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d106      	bne.n	800a626 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800a618:	2303      	movs	r3, #3
 800a61a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2201      	movs	r2, #1
 800a620:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800a624:	e029      	b.n	800a67a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d1b1      	bne.n	800a594 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a630:	69ba      	ldr	r2, [r7, #24]
 800a632:	6839      	ldr	r1, [r7, #0]
 800a634:	68f8      	ldr	r0, [r7, #12]
 800a636:	f000 fe19 	bl	800b26c <SPI_EndRxTxTransaction>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d002      	beq.n	800a646 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	2220      	movs	r2, #32
 800a644:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	689b      	ldr	r3, [r3, #8]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d10a      	bne.n	800a664 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a64e:	2300      	movs	r3, #0
 800a650:	613b      	str	r3, [r7, #16]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	68db      	ldr	r3, [r3, #12]
 800a658:	613b      	str	r3, [r7, #16]
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	613b      	str	r3, [r7, #16]
 800a662:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d002      	beq.n	800a672 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	77fb      	strb	r3, [r7, #31]
 800a670:	e003      	b.n	800a67a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2201      	movs	r2, #1
 800a676:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800a682:	7ffb      	ldrb	r3, [r7, #31]
}
 800a684:	4618      	mov	r0, r3
 800a686:	3720      	adds	r7, #32
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b088      	sub	sp, #32
 800a690:	af02      	add	r7, sp, #8
 800a692:	60f8      	str	r0, [r7, #12]
 800a694:	60b9      	str	r1, [r7, #8]
 800a696:	603b      	str	r3, [r7, #0]
 800a698:	4613      	mov	r3, r2
 800a69a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a69c:	2300      	movs	r3, #0
 800a69e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d002      	beq.n	800a6b2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800a6ac:	2302      	movs	r3, #2
 800a6ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a6b0:	e11a      	b.n	800a8e8 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	685b      	ldr	r3, [r3, #4]
 800a6b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a6ba:	d112      	bne.n	800a6e2 <HAL_SPI_Receive+0x56>
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d10e      	bne.n	800a6e2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2204      	movs	r2, #4
 800a6c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a6cc:	88fa      	ldrh	r2, [r7, #6]
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	9300      	str	r3, [sp, #0]
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	68b9      	ldr	r1, [r7, #8]
 800a6d8:	68f8      	ldr	r0, [r7, #12]
 800a6da:	f000 f90e 	bl	800a8fa <HAL_SPI_TransmitReceive>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	e107      	b.n	800a8f2 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d101      	bne.n	800a6f0 <HAL_SPI_Receive+0x64>
 800a6ec:	2302      	movs	r3, #2
 800a6ee:	e100      	b.n	800a8f2 <HAL_SPI_Receive+0x266>
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a6f8:	f7fa ff2c 	bl	8005554 <HAL_GetTick>
 800a6fc:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d002      	beq.n	800a70a <HAL_SPI_Receive+0x7e>
 800a704:	88fb      	ldrh	r3, [r7, #6]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d102      	bne.n	800a710 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a70a:	2301      	movs	r3, #1
 800a70c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a70e:	e0eb      	b.n	800a8e8 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2204      	movs	r2, #4
 800a714:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	2200      	movs	r2, #0
 800a71c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	68ba      	ldr	r2, [r7, #8]
 800a722:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	88fa      	ldrh	r2, [r7, #6]
 800a728:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	88fa      	ldrh	r2, [r7, #6]
 800a730:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2200      	movs	r2, #0
 800a738:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2200      	movs	r2, #0
 800a744:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2200      	movs	r2, #0
 800a74a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2200      	movs	r2, #0
 800a750:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	68db      	ldr	r3, [r3, #12]
 800a756:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a75a:	d908      	bls.n	800a76e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	685a      	ldr	r2, [r3, #4]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a76a:	605a      	str	r2, [r3, #4]
 800a76c:	e007      	b.n	800a77e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	685a      	ldr	r2, [r3, #4]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a77c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a786:	d10f      	bne.n	800a7a8 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	681a      	ldr	r2, [r3, #0]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a796:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a7a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7b2:	2b40      	cmp	r3, #64	@ 0x40
 800a7b4:	d007      	beq.n	800a7c6 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	681a      	ldr	r2, [r3, #0]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	68db      	ldr	r3, [r3, #12]
 800a7ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a7ce:	d86f      	bhi.n	800a8b0 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a7d0:	e034      	b.n	800a83c <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	f003 0301 	and.w	r3, r3, #1
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	d117      	bne.n	800a810 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f103 020c 	add.w	r2, r3, #12
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ec:	7812      	ldrb	r2, [r2, #0]
 800a7ee:	b2d2      	uxtb	r2, r2
 800a7f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7f6:	1c5a      	adds	r2, r3, #1
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a802:	b29b      	uxth	r3, r3
 800a804:	3b01      	subs	r3, #1
 800a806:	b29a      	uxth	r2, r3
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a80e:	e015      	b.n	800a83c <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a810:	f7fa fea0 	bl	8005554 <HAL_GetTick>
 800a814:	4602      	mov	r2, r0
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	1ad3      	subs	r3, r2, r3
 800a81a:	683a      	ldr	r2, [r7, #0]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d803      	bhi.n	800a828 <HAL_SPI_Receive+0x19c>
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a826:	d102      	bne.n	800a82e <HAL_SPI_Receive+0x1a2>
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d106      	bne.n	800a83c <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800a82e:	2303      	movs	r3, #3
 800a830:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	2201      	movs	r2, #1
 800a836:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800a83a:	e055      	b.n	800a8e8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a842:	b29b      	uxth	r3, r3
 800a844:	2b00      	cmp	r3, #0
 800a846:	d1c4      	bne.n	800a7d2 <HAL_SPI_Receive+0x146>
 800a848:	e038      	b.n	800a8bc <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	f003 0301 	and.w	r3, r3, #1
 800a854:	2b01      	cmp	r3, #1
 800a856:	d115      	bne.n	800a884 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	68da      	ldr	r2, [r3, #12]
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a862:	b292      	uxth	r2, r2
 800a864:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a86a:	1c9a      	adds	r2, r3, #2
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a876:	b29b      	uxth	r3, r3
 800a878:	3b01      	subs	r3, #1
 800a87a:	b29a      	uxth	r2, r3
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a882:	e015      	b.n	800a8b0 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a884:	f7fa fe66 	bl	8005554 <HAL_GetTick>
 800a888:	4602      	mov	r2, r0
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	683a      	ldr	r2, [r7, #0]
 800a890:	429a      	cmp	r2, r3
 800a892:	d803      	bhi.n	800a89c <HAL_SPI_Receive+0x210>
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a89a:	d102      	bne.n	800a8a2 <HAL_SPI_Receive+0x216>
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d106      	bne.n	800a8b0 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800a8a2:	2303      	movs	r3, #3
 800a8a4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800a8ae:	e01b      	b.n	800a8e8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d1c6      	bne.n	800a84a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	6839      	ldr	r1, [r7, #0]
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f000 fc7b 	bl	800b1bc <SPI_EndRxTransaction>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d002      	beq.n	800a8d2 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2220      	movs	r2, #32
 800a8d0:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d002      	beq.n	800a8e0 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	75fb      	strb	r3, [r7, #23]
 800a8de:	e003      	b.n	800a8e8 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800a8f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3718      	adds	r7, #24
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}

0800a8fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a8fa:	b580      	push	{r7, lr}
 800a8fc:	b08a      	sub	sp, #40	@ 0x28
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	60f8      	str	r0, [r7, #12]
 800a902:	60b9      	str	r1, [r7, #8]
 800a904:	607a      	str	r2, [r7, #4]
 800a906:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a908:	2301      	movs	r3, #1
 800a90a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a90c:	2300      	movs	r3, #0
 800a90e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a918:	2b01      	cmp	r3, #1
 800a91a:	d101      	bne.n	800a920 <HAL_SPI_TransmitReceive+0x26>
 800a91c:	2302      	movs	r3, #2
 800a91e:	e20a      	b.n	800ad36 <HAL_SPI_TransmitReceive+0x43c>
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a928:	f7fa fe14 	bl	8005554 <HAL_GetTick>
 800a92c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a934:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	685b      	ldr	r3, [r3, #4]
 800a93a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800a93c:	887b      	ldrh	r3, [r7, #2]
 800a93e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800a940:	887b      	ldrh	r3, [r7, #2]
 800a942:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a944:	7efb      	ldrb	r3, [r7, #27]
 800a946:	2b01      	cmp	r3, #1
 800a948:	d00e      	beq.n	800a968 <HAL_SPI_TransmitReceive+0x6e>
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a950:	d106      	bne.n	800a960 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d102      	bne.n	800a960 <HAL_SPI_TransmitReceive+0x66>
 800a95a:	7efb      	ldrb	r3, [r7, #27]
 800a95c:	2b04      	cmp	r3, #4
 800a95e:	d003      	beq.n	800a968 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800a960:	2302      	movs	r3, #2
 800a962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800a966:	e1e0      	b.n	800ad2a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d005      	beq.n	800a97a <HAL_SPI_TransmitReceive+0x80>
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d002      	beq.n	800a97a <HAL_SPI_TransmitReceive+0x80>
 800a974:	887b      	ldrh	r3, [r7, #2]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d103      	bne.n	800a982 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800a97a:	2301      	movs	r3, #1
 800a97c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800a980:	e1d3      	b.n	800ad2a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a988:	b2db      	uxtb	r3, r3
 800a98a:	2b04      	cmp	r3, #4
 800a98c:	d003      	beq.n	800a996 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2205      	movs	r2, #5
 800a992:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	2200      	movs	r2, #0
 800a99a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	887a      	ldrh	r2, [r7, #2]
 800a9a6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	887a      	ldrh	r2, [r7, #2]
 800a9ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	68ba      	ldr	r2, [r7, #8]
 800a9b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	887a      	ldrh	r2, [r7, #2]
 800a9bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	887a      	ldrh	r2, [r7, #2]
 800a9c2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a9d8:	d802      	bhi.n	800a9e0 <HAL_SPI_TransmitReceive+0xe6>
 800a9da:	8a3b      	ldrh	r3, [r7, #16]
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d908      	bls.n	800a9f2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	685a      	ldr	r2, [r3, #4]
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a9ee:	605a      	str	r2, [r3, #4]
 800a9f0:	e007      	b.n	800aa02 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	685a      	ldr	r2, [r3, #4]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800aa00:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa0c:	2b40      	cmp	r3, #64	@ 0x40
 800aa0e:	d007      	beq.n	800aa20 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	681a      	ldr	r2, [r3, #0]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aa1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	68db      	ldr	r3, [r3, #12]
 800aa24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aa28:	f240 8081 	bls.w	800ab2e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d002      	beq.n	800aa3a <HAL_SPI_TransmitReceive+0x140>
 800aa34:	8a7b      	ldrh	r3, [r7, #18]
 800aa36:	2b01      	cmp	r3, #1
 800aa38:	d16d      	bne.n	800ab16 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa3e:	881a      	ldrh	r2, [r3, #0]
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa4a:	1c9a      	adds	r2, r3, #2
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	3b01      	subs	r3, #1
 800aa58:	b29a      	uxth	r2, r3
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa5e:	e05a      	b.n	800ab16 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	f003 0302 	and.w	r3, r3, #2
 800aa6a:	2b02      	cmp	r3, #2
 800aa6c:	d11b      	bne.n	800aaa6 <HAL_SPI_TransmitReceive+0x1ac>
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d016      	beq.n	800aaa6 <HAL_SPI_TransmitReceive+0x1ac>
 800aa78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa7a:	2b01      	cmp	r3, #1
 800aa7c:	d113      	bne.n	800aaa6 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa82:	881a      	ldrh	r2, [r3, #0]
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa8e:	1c9a      	adds	r2, r3, #2
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa98:	b29b      	uxth	r3, r3
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	b29a      	uxth	r2, r3
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	f003 0301 	and.w	r3, r3, #1
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d11c      	bne.n	800aaee <HAL_SPI_TransmitReceive+0x1f4>
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d016      	beq.n	800aaee <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68da      	ldr	r2, [r3, #12]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaca:	b292      	uxth	r2, r2
 800aacc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aad2:	1c9a      	adds	r2, r3, #2
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aade:	b29b      	uxth	r3, r3
 800aae0:	3b01      	subs	r3, #1
 800aae2:	b29a      	uxth	r2, r3
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aaea:	2301      	movs	r3, #1
 800aaec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800aaee:	f7fa fd31 	bl	8005554 <HAL_GetTick>
 800aaf2:	4602      	mov	r2, r0
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	1ad3      	subs	r3, r2, r3
 800aaf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d80b      	bhi.n	800ab16 <HAL_SPI_TransmitReceive+0x21c>
 800aafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab04:	d007      	beq.n	800ab16 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800ab06:	2303      	movs	r3, #3
 800ab08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800ab14:	e109      	b.n	800ad2a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab1a:	b29b      	uxth	r3, r3
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d19f      	bne.n	800aa60 <HAL_SPI_TransmitReceive+0x166>
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d199      	bne.n	800aa60 <HAL_SPI_TransmitReceive+0x166>
 800ab2c:	e0e3      	b.n	800acf6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d003      	beq.n	800ab3e <HAL_SPI_TransmitReceive+0x244>
 800ab36:	8a7b      	ldrh	r3, [r7, #18]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	f040 80cf 	bne.w	800acdc <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	d912      	bls.n	800ab6e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab4c:	881a      	ldrh	r2, [r3, #0]
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab58:	1c9a      	adds	r2, r3, #2
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	3b02      	subs	r3, #2
 800ab66:	b29a      	uxth	r2, r3
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ab6c:	e0b6      	b.n	800acdc <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	330c      	adds	r3, #12
 800ab78:	7812      	ldrb	r2, [r2, #0]
 800ab7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab80:	1c5a      	adds	r2, r3, #1
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	3b01      	subs	r3, #1
 800ab8e:	b29a      	uxth	r2, r3
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab94:	e0a2      	b.n	800acdc <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	f003 0302 	and.w	r3, r3, #2
 800aba0:	2b02      	cmp	r3, #2
 800aba2:	d134      	bne.n	800ac0e <HAL_SPI_TransmitReceive+0x314>
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aba8:	b29b      	uxth	r3, r3
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d02f      	beq.n	800ac0e <HAL_SPI_TransmitReceive+0x314>
 800abae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d12c      	bne.n	800ac0e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abb8:	b29b      	uxth	r3, r3
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d912      	bls.n	800abe4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abc2:	881a      	ldrh	r2, [r3, #0]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abce:	1c9a      	adds	r2, r3, #2
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abd8:	b29b      	uxth	r3, r3
 800abda:	3b02      	subs	r3, #2
 800abdc:	b29a      	uxth	r2, r3
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800abe2:	e012      	b.n	800ac0a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	330c      	adds	r3, #12
 800abee:	7812      	ldrb	r2, [r2, #0]
 800abf0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abf6:	1c5a      	adds	r2, r3, #1
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	3b01      	subs	r3, #1
 800ac04:	b29a      	uxth	r2, r3
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	f003 0301 	and.w	r3, r3, #1
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	d148      	bne.n	800acae <HAL_SPI_TransmitReceive+0x3b4>
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d042      	beq.n	800acae <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	2b01      	cmp	r3, #1
 800ac32:	d923      	bls.n	800ac7c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	68da      	ldr	r2, [r3, #12]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac3e:	b292      	uxth	r2, r2
 800ac40:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac46:	1c9a      	adds	r2, r3, #2
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac52:	b29b      	uxth	r3, r3
 800ac54:	3b02      	subs	r3, #2
 800ac56:	b29a      	uxth	r2, r3
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	2b01      	cmp	r3, #1
 800ac68:	d81f      	bhi.n	800acaa <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	685a      	ldr	r2, [r3, #4]
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ac78:	605a      	str	r2, [r3, #4]
 800ac7a:	e016      	b.n	800acaa <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f103 020c 	add.w	r2, r3, #12
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac88:	7812      	ldrb	r2, [r2, #0]
 800ac8a:	b2d2      	uxtb	r2, r2
 800ac8c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac92:	1c5a      	adds	r2, r3, #1
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac9e:	b29b      	uxth	r3, r3
 800aca0:	3b01      	subs	r3, #1
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800acaa:	2301      	movs	r3, #1
 800acac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800acae:	f7fa fc51 	bl	8005554 <HAL_GetTick>
 800acb2:	4602      	mov	r2, r0
 800acb4:	69fb      	ldr	r3, [r7, #28]
 800acb6:	1ad3      	subs	r3, r2, r3
 800acb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acba:	429a      	cmp	r2, r3
 800acbc:	d803      	bhi.n	800acc6 <HAL_SPI_TransmitReceive+0x3cc>
 800acbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acc4:	d102      	bne.n	800accc <HAL_SPI_TransmitReceive+0x3d2>
 800acc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d107      	bne.n	800acdc <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800accc:	2303      	movs	r3, #3
 800acce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2201      	movs	r2, #1
 800acd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800acda:	e026      	b.n	800ad2a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	f47f af57 	bne.w	800ab96 <HAL_SPI_TransmitReceive+0x29c>
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800acee:	b29b      	uxth	r3, r3
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	f47f af50 	bne.w	800ab96 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800acf6:	69fa      	ldr	r2, [r7, #28]
 800acf8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800acfa:	68f8      	ldr	r0, [r7, #12]
 800acfc:	f000 fab6 	bl	800b26c <SPI_EndRxTxTransaction>
 800ad00:	4603      	mov	r3, r0
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d005      	beq.n	800ad12 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800ad06:	2301      	movs	r3, #1
 800ad08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2220      	movs	r2, #32
 800ad10:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d003      	beq.n	800ad22 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad20:	e003      	b.n	800ad2a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2201      	movs	r2, #1
 800ad26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800ad32:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3728      	adds	r7, #40	@ 0x28
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
	...

0800ad40 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b088      	sub	sp, #32
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	685b      	ldr	r3, [r3, #4]
 800ad4e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	689b      	ldr	r3, [r3, #8]
 800ad56:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ad58:	69bb      	ldr	r3, [r7, #24]
 800ad5a:	099b      	lsrs	r3, r3, #6
 800ad5c:	f003 0301 	and.w	r3, r3, #1
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d10f      	bne.n	800ad84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ad64:	69bb      	ldr	r3, [r7, #24]
 800ad66:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d00a      	beq.n	800ad84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ad6e:	69fb      	ldr	r3, [r7, #28]
 800ad70:	099b      	lsrs	r3, r3, #6
 800ad72:	f003 0301 	and.w	r3, r3, #1
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d004      	beq.n	800ad84 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	4798      	blx	r3
    return;
 800ad82:	e0d7      	b.n	800af34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ad84:	69bb      	ldr	r3, [r7, #24]
 800ad86:	085b      	lsrs	r3, r3, #1
 800ad88:	f003 0301 	and.w	r3, r3, #1
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d00a      	beq.n	800ada6 <HAL_SPI_IRQHandler+0x66>
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	09db      	lsrs	r3, r3, #7
 800ad94:	f003 0301 	and.w	r3, r3, #1
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d004      	beq.n	800ada6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	4798      	blx	r3
    return;
 800ada4:	e0c6      	b.n	800af34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ada6:	69bb      	ldr	r3, [r7, #24]
 800ada8:	095b      	lsrs	r3, r3, #5
 800adaa:	f003 0301 	and.w	r3, r3, #1
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10c      	bne.n	800adcc <HAL_SPI_IRQHandler+0x8c>
 800adb2:	69bb      	ldr	r3, [r7, #24]
 800adb4:	099b      	lsrs	r3, r3, #6
 800adb6:	f003 0301 	and.w	r3, r3, #1
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d106      	bne.n	800adcc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800adbe:	69bb      	ldr	r3, [r7, #24]
 800adc0:	0a1b      	lsrs	r3, r3, #8
 800adc2:	f003 0301 	and.w	r3, r3, #1
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f000 80b4 	beq.w	800af34 <HAL_SPI_IRQHandler+0x1f4>
 800adcc:	69fb      	ldr	r3, [r7, #28]
 800adce:	095b      	lsrs	r3, r3, #5
 800add0:	f003 0301 	and.w	r3, r3, #1
 800add4:	2b00      	cmp	r3, #0
 800add6:	f000 80ad 	beq.w	800af34 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800adda:	69bb      	ldr	r3, [r7, #24]
 800addc:	099b      	lsrs	r3, r3, #6
 800adde:	f003 0301 	and.w	r3, r3, #1
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d023      	beq.n	800ae2e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800adec:	b2db      	uxtb	r3, r3
 800adee:	2b03      	cmp	r3, #3
 800adf0:	d011      	beq.n	800ae16 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adf6:	f043 0204 	orr.w	r2, r3, #4
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800adfe:	2300      	movs	r3, #0
 800ae00:	617b      	str	r3, [r7, #20]
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	617b      	str	r3, [r7, #20]
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	689b      	ldr	r3, [r3, #8]
 800ae10:	617b      	str	r3, [r7, #20]
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	e00b      	b.n	800ae2e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ae16:	2300      	movs	r3, #0
 800ae18:	613b      	str	r3, [r7, #16]
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	68db      	ldr	r3, [r3, #12]
 800ae20:	613b      	str	r3, [r7, #16]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	613b      	str	r3, [r7, #16]
 800ae2a:	693b      	ldr	r3, [r7, #16]
        return;
 800ae2c:	e082      	b.n	800af34 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800ae2e:	69bb      	ldr	r3, [r7, #24]
 800ae30:	095b      	lsrs	r3, r3, #5
 800ae32:	f003 0301 	and.w	r3, r3, #1
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d014      	beq.n	800ae64 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae3e:	f043 0201 	orr.w	r2, r3, #1
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ae46:	2300      	movs	r3, #0
 800ae48:	60fb      	str	r3, [r7, #12]
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	689b      	ldr	r3, [r3, #8]
 800ae50:	60fb      	str	r3, [r7, #12]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	681a      	ldr	r2, [r3, #0]
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae60:	601a      	str	r2, [r3, #0]
 800ae62:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800ae64:	69bb      	ldr	r3, [r7, #24]
 800ae66:	0a1b      	lsrs	r3, r3, #8
 800ae68:	f003 0301 	and.w	r3, r3, #1
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00c      	beq.n	800ae8a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae74:	f043 0208 	orr.w	r2, r3, #8
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	60bb      	str	r3, [r7, #8]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	60bb      	str	r3, [r7, #8]
 800ae88:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d04f      	beq.n	800af32 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	685a      	ldr	r2, [r3, #4]
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aea0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2201      	movs	r2, #1
 800aea6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800aeaa:	69fb      	ldr	r3, [r7, #28]
 800aeac:	f003 0302 	and.w	r3, r3, #2
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d104      	bne.n	800aebe <HAL_SPI_IRQHandler+0x17e>
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	f003 0301 	and.w	r3, r3, #1
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d034      	beq.n	800af28 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	685a      	ldr	r2, [r3, #4]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f022 0203 	bic.w	r2, r2, #3
 800aecc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d011      	beq.n	800aefa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aeda:	4a18      	ldr	r2, [pc, #96]	@ (800af3c <HAL_SPI_IRQHandler+0x1fc>)
 800aedc:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aee2:	4618      	mov	r0, r3
 800aee4:	f7fc fbfb 	bl	80076de <HAL_DMA_Abort_IT>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d005      	beq.n	800aefa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aef2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d016      	beq.n	800af30 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af06:	4a0d      	ldr	r2, [pc, #52]	@ (800af3c <HAL_SPI_IRQHandler+0x1fc>)
 800af08:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af0e:	4618      	mov	r0, r3
 800af10:	f7fc fbe5 	bl	80076de <HAL_DMA_Abort_IT>
 800af14:	4603      	mov	r3, r0
 800af16:	2b00      	cmp	r3, #0
 800af18:	d00a      	beq.n	800af30 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800af26:	e003      	b.n	800af30 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f000 f809 	bl	800af40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800af2e:	e000      	b.n	800af32 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800af30:	bf00      	nop
    return;
 800af32:	bf00      	nop
  }
}
 800af34:	3720      	adds	r7, #32
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	bf00      	nop
 800af3c:	0800af55 	.word	0x0800af55

0800af40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800af40:	b480      	push	{r7}
 800af42:	b083      	sub	sp, #12
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800af48:	bf00      	nop
 800af4a:	370c      	adds	r7, #12
 800af4c:	46bd      	mov	sp, r7
 800af4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af52:	4770      	bx	lr

0800af54 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b084      	sub	sp, #16
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af60:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2200      	movs	r2, #0
 800af66:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2200      	movs	r2, #0
 800af6e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800af70:	68f8      	ldr	r0, [r7, #12]
 800af72:	f7ff ffe5 	bl	800af40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800af76:	bf00      	nop
 800af78:	3710      	adds	r7, #16
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
	...

0800af80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b088      	sub	sp, #32
 800af84:	af00      	add	r7, sp, #0
 800af86:	60f8      	str	r0, [r7, #12]
 800af88:	60b9      	str	r1, [r7, #8]
 800af8a:	603b      	str	r3, [r7, #0]
 800af8c:	4613      	mov	r3, r2
 800af8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800af90:	f7fa fae0 	bl	8005554 <HAL_GetTick>
 800af94:	4602      	mov	r2, r0
 800af96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af98:	1a9b      	subs	r3, r3, r2
 800af9a:	683a      	ldr	r2, [r7, #0]
 800af9c:	4413      	add	r3, r2
 800af9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800afa0:	f7fa fad8 	bl	8005554 <HAL_GetTick>
 800afa4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800afa6:	4b39      	ldr	r3, [pc, #228]	@ (800b08c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	015b      	lsls	r3, r3, #5
 800afac:	0d1b      	lsrs	r3, r3, #20
 800afae:	69fa      	ldr	r2, [r7, #28]
 800afb0:	fb02 f303 	mul.w	r3, r2, r3
 800afb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800afb6:	e054      	b.n	800b062 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afbe:	d050      	beq.n	800b062 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800afc0:	f7fa fac8 	bl	8005554 <HAL_GetTick>
 800afc4:	4602      	mov	r2, r0
 800afc6:	69bb      	ldr	r3, [r7, #24]
 800afc8:	1ad3      	subs	r3, r2, r3
 800afca:	69fa      	ldr	r2, [r7, #28]
 800afcc:	429a      	cmp	r2, r3
 800afce:	d902      	bls.n	800afd6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800afd0:	69fb      	ldr	r3, [r7, #28]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d13d      	bne.n	800b052 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	685a      	ldr	r2, [r3, #4]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800afe4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	685b      	ldr	r3, [r3, #4]
 800afea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800afee:	d111      	bne.n	800b014 <SPI_WaitFlagStateUntilTimeout+0x94>
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	689b      	ldr	r3, [r3, #8]
 800aff4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aff8:	d004      	beq.n	800b004 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	689b      	ldr	r3, [r3, #8]
 800affe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b002:	d107      	bne.n	800b014 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	681a      	ldr	r2, [r3, #0]
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b012:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b018:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b01c:	d10f      	bne.n	800b03e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	681a      	ldr	r2, [r3, #0]
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b02c:	601a      	str	r2, [r3, #0]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b03c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	2201      	movs	r2, #1
 800b042:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	2200      	movs	r2, #0
 800b04a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b04e:	2303      	movs	r3, #3
 800b050:	e017      	b.n	800b082 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d101      	bne.n	800b05c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b058:	2300      	movs	r3, #0
 800b05a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b05c:	697b      	ldr	r3, [r7, #20]
 800b05e:	3b01      	subs	r3, #1
 800b060:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	689a      	ldr	r2, [r3, #8]
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	4013      	ands	r3, r2
 800b06c:	68ba      	ldr	r2, [r7, #8]
 800b06e:	429a      	cmp	r2, r3
 800b070:	bf0c      	ite	eq
 800b072:	2301      	moveq	r3, #1
 800b074:	2300      	movne	r3, #0
 800b076:	b2db      	uxtb	r3, r3
 800b078:	461a      	mov	r2, r3
 800b07a:	79fb      	ldrb	r3, [r7, #7]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d19b      	bne.n	800afb8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b080:	2300      	movs	r3, #0
}
 800b082:	4618      	mov	r0, r3
 800b084:	3720      	adds	r7, #32
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
 800b08a:	bf00      	nop
 800b08c:	2000068c 	.word	0x2000068c

0800b090 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b08a      	sub	sp, #40	@ 0x28
 800b094:	af00      	add	r7, sp, #0
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	60b9      	str	r1, [r7, #8]
 800b09a:	607a      	str	r2, [r7, #4]
 800b09c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b0a2:	f7fa fa57 	bl	8005554 <HAL_GetTick>
 800b0a6:	4602      	mov	r2, r0
 800b0a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0aa:	1a9b      	subs	r3, r3, r2
 800b0ac:	683a      	ldr	r2, [r7, #0]
 800b0ae:	4413      	add	r3, r2
 800b0b0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b0b2:	f7fa fa4f 	bl	8005554 <HAL_GetTick>
 800b0b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	330c      	adds	r3, #12
 800b0be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b0c0:	4b3d      	ldr	r3, [pc, #244]	@ (800b1b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b0c2:	681a      	ldr	r2, [r3, #0]
 800b0c4:	4613      	mov	r3, r2
 800b0c6:	009b      	lsls	r3, r3, #2
 800b0c8:	4413      	add	r3, r2
 800b0ca:	00da      	lsls	r2, r3, #3
 800b0cc:	1ad3      	subs	r3, r2, r3
 800b0ce:	0d1b      	lsrs	r3, r3, #20
 800b0d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0d2:	fb02 f303 	mul.w	r3, r2, r3
 800b0d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b0d8:	e060      	b.n	800b19c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b0da:	68bb      	ldr	r3, [r7, #8]
 800b0dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b0e0:	d107      	bne.n	800b0f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d104      	bne.n	800b0f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b0e8:	69fb      	ldr	r3, [r7, #28]
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	b2db      	uxtb	r3, r3
 800b0ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b0f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0f8:	d050      	beq.n	800b19c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b0fa:	f7fa fa2b 	bl	8005554 <HAL_GetTick>
 800b0fe:	4602      	mov	r2, r0
 800b100:	6a3b      	ldr	r3, [r7, #32]
 800b102:	1ad3      	subs	r3, r2, r3
 800b104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b106:	429a      	cmp	r2, r3
 800b108:	d902      	bls.n	800b110 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d13d      	bne.n	800b18c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	685a      	ldr	r2, [r3, #4]
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b11e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b128:	d111      	bne.n	800b14e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b132:	d004      	beq.n	800b13e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	689b      	ldr	r3, [r3, #8]
 800b138:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b13c:	d107      	bne.n	800b14e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	681a      	ldr	r2, [r3, #0]
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b14c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b156:	d10f      	bne.n	800b178 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	681a      	ldr	r2, [r3, #0]
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b166:	601a      	str	r2, [r3, #0]
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b176:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2201      	movs	r2, #1
 800b17c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2200      	movs	r2, #0
 800b184:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b188:	2303      	movs	r3, #3
 800b18a:	e010      	b.n	800b1ae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b18c:	69bb      	ldr	r3, [r7, #24]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d101      	bne.n	800b196 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b192:	2300      	movs	r3, #0
 800b194:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800b196:	69bb      	ldr	r3, [r7, #24]
 800b198:	3b01      	subs	r3, #1
 800b19a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	689a      	ldr	r2, [r3, #8]
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	4013      	ands	r3, r2
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d196      	bne.n	800b0da <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b1ac:	2300      	movs	r3, #0
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3728      	adds	r7, #40	@ 0x28
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
 800b1b6:	bf00      	nop
 800b1b8:	2000068c 	.word	0x2000068c

0800b1bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b086      	sub	sp, #24
 800b1c0:	af02      	add	r7, sp, #8
 800b1c2:	60f8      	str	r0, [r7, #12]
 800b1c4:	60b9      	str	r1, [r7, #8]
 800b1c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b1d0:	d111      	bne.n	800b1f6 <SPI_EndRxTransaction+0x3a>
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	689b      	ldr	r3, [r3, #8]
 800b1d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b1da:	d004      	beq.n	800b1e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	689b      	ldr	r3, [r3, #8]
 800b1e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1e4:	d107      	bne.n	800b1f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b1f4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	9300      	str	r3, [sp, #0]
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	2180      	movs	r1, #128	@ 0x80
 800b200:	68f8      	ldr	r0, [r7, #12]
 800b202:	f7ff febd 	bl	800af80 <SPI_WaitFlagStateUntilTimeout>
 800b206:	4603      	mov	r3, r0
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d007      	beq.n	800b21c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b210:	f043 0220 	orr.w	r2, r3, #32
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b218:	2303      	movs	r3, #3
 800b21a:	e023      	b.n	800b264 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	685b      	ldr	r3, [r3, #4]
 800b220:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b224:	d11d      	bne.n	800b262 <SPI_EndRxTransaction+0xa6>
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b22e:	d004      	beq.n	800b23a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b238:	d113      	bne.n	800b262 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	9300      	str	r3, [sp, #0]
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	2200      	movs	r2, #0
 800b242:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b246:	68f8      	ldr	r0, [r7, #12]
 800b248:	f7ff ff22 	bl	800b090 <SPI_WaitFifoStateUntilTimeout>
 800b24c:	4603      	mov	r3, r0
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d007      	beq.n	800b262 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b256:	f043 0220 	orr.w	r2, r3, #32
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b25e:	2303      	movs	r3, #3
 800b260:	e000      	b.n	800b264 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b262:	2300      	movs	r3, #0
}
 800b264:	4618      	mov	r0, r3
 800b266:	3710      	adds	r7, #16
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b086      	sub	sp, #24
 800b270:	af02      	add	r7, sp, #8
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	60b9      	str	r1, [r7, #8]
 800b276:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	9300      	str	r3, [sp, #0]
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	2200      	movs	r2, #0
 800b280:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b284:	68f8      	ldr	r0, [r7, #12]
 800b286:	f7ff ff03 	bl	800b090 <SPI_WaitFifoStateUntilTimeout>
 800b28a:	4603      	mov	r3, r0
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d007      	beq.n	800b2a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b294:	f043 0220 	orr.w	r2, r3, #32
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b29c:	2303      	movs	r3, #3
 800b29e:	e027      	b.n	800b2f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	9300      	str	r3, [sp, #0]
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	2180      	movs	r1, #128	@ 0x80
 800b2aa:	68f8      	ldr	r0, [r7, #12]
 800b2ac:	f7ff fe68 	bl	800af80 <SPI_WaitFlagStateUntilTimeout>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d007      	beq.n	800b2c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2ba:	f043 0220 	orr.w	r2, r3, #32
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b2c2:	2303      	movs	r3, #3
 800b2c4:	e014      	b.n	800b2f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	9300      	str	r3, [sp, #0]
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b2d2:	68f8      	ldr	r0, [r7, #12]
 800b2d4:	f7ff fedc 	bl	800b090 <SPI_WaitFifoStateUntilTimeout>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d007      	beq.n	800b2ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2e2:	f043 0220 	orr.w	r2, r3, #32
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b2ea:	2303      	movs	r3, #3
 800b2ec:	e000      	b.n	800b2f0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b2ee:	2300      	movs	r3, #0
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3710      	adds	r7, #16
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d101      	bne.n	800b30a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b306:	2301      	movs	r3, #1
 800b308:	e049      	b.n	800b39e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b310:	b2db      	uxtb	r3, r3
 800b312:	2b00      	cmp	r3, #0
 800b314:	d106      	bne.n	800b324 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2200      	movs	r2, #0
 800b31a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 f841 	bl	800b3a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2202      	movs	r2, #2
 800b328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	3304      	adds	r3, #4
 800b334:	4619      	mov	r1, r3
 800b336:	4610      	mov	r0, r2
 800b338:	f000 faf0 	bl	800b91c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2201      	movs	r2, #1
 800b340:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2201      	movs	r2, #1
 800b348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2201      	movs	r2, #1
 800b350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2201      	movs	r2, #1
 800b358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2201      	movs	r2, #1
 800b360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2201      	movs	r2, #1
 800b368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2201      	movs	r2, #1
 800b370:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2201      	movs	r2, #1
 800b378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2201      	movs	r2, #1
 800b380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2201      	movs	r2, #1
 800b388:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2201      	movs	r2, #1
 800b390:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2201      	movs	r2, #1
 800b398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b39c:	2300      	movs	r3, #0
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3708      	adds	r7, #8
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b3a6:	b480      	push	{r7}
 800b3a8:	b083      	sub	sp, #12
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b3ae:	bf00      	nop
 800b3b0:	370c      	adds	r7, #12
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b8:	4770      	bx	lr
	...

0800b3bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b084      	sub	sp, #16
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d109      	bne.n	800b3e0 <HAL_TIM_PWM_Start+0x24>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	2b01      	cmp	r3, #1
 800b3d6:	bf14      	ite	ne
 800b3d8:	2301      	movne	r3, #1
 800b3da:	2300      	moveq	r3, #0
 800b3dc:	b2db      	uxtb	r3, r3
 800b3de:	e03c      	b.n	800b45a <HAL_TIM_PWM_Start+0x9e>
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	2b04      	cmp	r3, #4
 800b3e4:	d109      	bne.n	800b3fa <HAL_TIM_PWM_Start+0x3e>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	2b01      	cmp	r3, #1
 800b3f0:	bf14      	ite	ne
 800b3f2:	2301      	movne	r3, #1
 800b3f4:	2300      	moveq	r3, #0
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	e02f      	b.n	800b45a <HAL_TIM_PWM_Start+0x9e>
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	2b08      	cmp	r3, #8
 800b3fe:	d109      	bne.n	800b414 <HAL_TIM_PWM_Start+0x58>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b406:	b2db      	uxtb	r3, r3
 800b408:	2b01      	cmp	r3, #1
 800b40a:	bf14      	ite	ne
 800b40c:	2301      	movne	r3, #1
 800b40e:	2300      	moveq	r3, #0
 800b410:	b2db      	uxtb	r3, r3
 800b412:	e022      	b.n	800b45a <HAL_TIM_PWM_Start+0x9e>
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	2b0c      	cmp	r3, #12
 800b418:	d109      	bne.n	800b42e <HAL_TIM_PWM_Start+0x72>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b420:	b2db      	uxtb	r3, r3
 800b422:	2b01      	cmp	r3, #1
 800b424:	bf14      	ite	ne
 800b426:	2301      	movne	r3, #1
 800b428:	2300      	moveq	r3, #0
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	e015      	b.n	800b45a <HAL_TIM_PWM_Start+0x9e>
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	2b10      	cmp	r3, #16
 800b432:	d109      	bne.n	800b448 <HAL_TIM_PWM_Start+0x8c>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b43a:	b2db      	uxtb	r3, r3
 800b43c:	2b01      	cmp	r3, #1
 800b43e:	bf14      	ite	ne
 800b440:	2301      	movne	r3, #1
 800b442:	2300      	moveq	r3, #0
 800b444:	b2db      	uxtb	r3, r3
 800b446:	e008      	b.n	800b45a <HAL_TIM_PWM_Start+0x9e>
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b44e:	b2db      	uxtb	r3, r3
 800b450:	2b01      	cmp	r3, #1
 800b452:	bf14      	ite	ne
 800b454:	2301      	movne	r3, #1
 800b456:	2300      	moveq	r3, #0
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d001      	beq.n	800b462 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b45e:	2301      	movs	r3, #1
 800b460:	e09c      	b.n	800b59c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d104      	bne.n	800b472 <HAL_TIM_PWM_Start+0xb6>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2202      	movs	r2, #2
 800b46c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b470:	e023      	b.n	800b4ba <HAL_TIM_PWM_Start+0xfe>
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	2b04      	cmp	r3, #4
 800b476:	d104      	bne.n	800b482 <HAL_TIM_PWM_Start+0xc6>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2202      	movs	r2, #2
 800b47c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b480:	e01b      	b.n	800b4ba <HAL_TIM_PWM_Start+0xfe>
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	2b08      	cmp	r3, #8
 800b486:	d104      	bne.n	800b492 <HAL_TIM_PWM_Start+0xd6>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2202      	movs	r2, #2
 800b48c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b490:	e013      	b.n	800b4ba <HAL_TIM_PWM_Start+0xfe>
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	2b0c      	cmp	r3, #12
 800b496:	d104      	bne.n	800b4a2 <HAL_TIM_PWM_Start+0xe6>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2202      	movs	r2, #2
 800b49c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b4a0:	e00b      	b.n	800b4ba <HAL_TIM_PWM_Start+0xfe>
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	2b10      	cmp	r3, #16
 800b4a6:	d104      	bne.n	800b4b2 <HAL_TIM_PWM_Start+0xf6>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2202      	movs	r2, #2
 800b4ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b4b0:	e003      	b.n	800b4ba <HAL_TIM_PWM_Start+0xfe>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2202      	movs	r2, #2
 800b4b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	6839      	ldr	r1, [r7, #0]
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f000 fd9a 	bl	800bffc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a35      	ldr	r2, [pc, #212]	@ (800b5a4 <HAL_TIM_PWM_Start+0x1e8>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d013      	beq.n	800b4fa <HAL_TIM_PWM_Start+0x13e>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a34      	ldr	r2, [pc, #208]	@ (800b5a8 <HAL_TIM_PWM_Start+0x1ec>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d00e      	beq.n	800b4fa <HAL_TIM_PWM_Start+0x13e>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4a32      	ldr	r2, [pc, #200]	@ (800b5ac <HAL_TIM_PWM_Start+0x1f0>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d009      	beq.n	800b4fa <HAL_TIM_PWM_Start+0x13e>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4a31      	ldr	r2, [pc, #196]	@ (800b5b0 <HAL_TIM_PWM_Start+0x1f4>)
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	d004      	beq.n	800b4fa <HAL_TIM_PWM_Start+0x13e>
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4a2f      	ldr	r2, [pc, #188]	@ (800b5b4 <HAL_TIM_PWM_Start+0x1f8>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d101      	bne.n	800b4fe <HAL_TIM_PWM_Start+0x142>
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	e000      	b.n	800b500 <HAL_TIM_PWM_Start+0x144>
 800b4fe:	2300      	movs	r3, #0
 800b500:	2b00      	cmp	r3, #0
 800b502:	d007      	beq.n	800b514 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b512:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	4a22      	ldr	r2, [pc, #136]	@ (800b5a4 <HAL_TIM_PWM_Start+0x1e8>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d01d      	beq.n	800b55a <HAL_TIM_PWM_Start+0x19e>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b526:	d018      	beq.n	800b55a <HAL_TIM_PWM_Start+0x19e>
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a22      	ldr	r2, [pc, #136]	@ (800b5b8 <HAL_TIM_PWM_Start+0x1fc>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d013      	beq.n	800b55a <HAL_TIM_PWM_Start+0x19e>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4a21      	ldr	r2, [pc, #132]	@ (800b5bc <HAL_TIM_PWM_Start+0x200>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d00e      	beq.n	800b55a <HAL_TIM_PWM_Start+0x19e>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	4a1f      	ldr	r2, [pc, #124]	@ (800b5c0 <HAL_TIM_PWM_Start+0x204>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d009      	beq.n	800b55a <HAL_TIM_PWM_Start+0x19e>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a17      	ldr	r2, [pc, #92]	@ (800b5a8 <HAL_TIM_PWM_Start+0x1ec>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d004      	beq.n	800b55a <HAL_TIM_PWM_Start+0x19e>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a15      	ldr	r2, [pc, #84]	@ (800b5ac <HAL_TIM_PWM_Start+0x1f0>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d115      	bne.n	800b586 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	689a      	ldr	r2, [r3, #8]
 800b560:	4b18      	ldr	r3, [pc, #96]	@ (800b5c4 <HAL_TIM_PWM_Start+0x208>)
 800b562:	4013      	ands	r3, r2
 800b564:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2b06      	cmp	r3, #6
 800b56a:	d015      	beq.n	800b598 <HAL_TIM_PWM_Start+0x1dc>
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b572:	d011      	beq.n	800b598 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	681a      	ldr	r2, [r3, #0]
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f042 0201 	orr.w	r2, r2, #1
 800b582:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b584:	e008      	b.n	800b598 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f042 0201 	orr.w	r2, r2, #1
 800b594:	601a      	str	r2, [r3, #0]
 800b596:	e000      	b.n	800b59a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b598:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3710      	adds	r7, #16
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}
 800b5a4:	40012c00 	.word	0x40012c00
 800b5a8:	40013400 	.word	0x40013400
 800b5ac:	40014000 	.word	0x40014000
 800b5b0:	40014400 	.word	0x40014400
 800b5b4:	40014800 	.word	0x40014800
 800b5b8:	40000400 	.word	0x40000400
 800b5bc:	40000800 	.word	0x40000800
 800b5c0:	40000c00 	.word	0x40000c00
 800b5c4:	00010007 	.word	0x00010007

0800b5c8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b082      	sub	sp, #8
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	6839      	ldr	r1, [r7, #0]
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f000 fd0e 	bl	800bffc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	4a3e      	ldr	r2, [pc, #248]	@ (800b6e0 <HAL_TIM_PWM_Stop+0x118>)
 800b5e6:	4293      	cmp	r3, r2
 800b5e8:	d013      	beq.n	800b612 <HAL_TIM_PWM_Stop+0x4a>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a3d      	ldr	r2, [pc, #244]	@ (800b6e4 <HAL_TIM_PWM_Stop+0x11c>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d00e      	beq.n	800b612 <HAL_TIM_PWM_Stop+0x4a>
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4a3b      	ldr	r2, [pc, #236]	@ (800b6e8 <HAL_TIM_PWM_Stop+0x120>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d009      	beq.n	800b612 <HAL_TIM_PWM_Stop+0x4a>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4a3a      	ldr	r2, [pc, #232]	@ (800b6ec <HAL_TIM_PWM_Stop+0x124>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d004      	beq.n	800b612 <HAL_TIM_PWM_Stop+0x4a>
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a38      	ldr	r2, [pc, #224]	@ (800b6f0 <HAL_TIM_PWM_Stop+0x128>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d101      	bne.n	800b616 <HAL_TIM_PWM_Stop+0x4e>
 800b612:	2301      	movs	r3, #1
 800b614:	e000      	b.n	800b618 <HAL_TIM_PWM_Stop+0x50>
 800b616:	2300      	movs	r3, #0
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d017      	beq.n	800b64c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	6a1a      	ldr	r2, [r3, #32]
 800b622:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b626:	4013      	ands	r3, r2
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d10f      	bne.n	800b64c <HAL_TIM_PWM_Stop+0x84>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	6a1a      	ldr	r2, [r3, #32]
 800b632:	f240 4344 	movw	r3, #1092	@ 0x444
 800b636:	4013      	ands	r3, r2
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d107      	bne.n	800b64c <HAL_TIM_PWM_Stop+0x84>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b64a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	6a1a      	ldr	r2, [r3, #32]
 800b652:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b656:	4013      	ands	r3, r2
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d10f      	bne.n	800b67c <HAL_TIM_PWM_Stop+0xb4>
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	6a1a      	ldr	r2, [r3, #32]
 800b662:	f240 4344 	movw	r3, #1092	@ 0x444
 800b666:	4013      	ands	r3, r2
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d107      	bne.n	800b67c <HAL_TIM_PWM_Stop+0xb4>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	681a      	ldr	r2, [r3, #0]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f022 0201 	bic.w	r2, r2, #1
 800b67a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d104      	bne.n	800b68c <HAL_TIM_PWM_Stop+0xc4>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2201      	movs	r2, #1
 800b686:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b68a:	e023      	b.n	800b6d4 <HAL_TIM_PWM_Stop+0x10c>
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	2b04      	cmp	r3, #4
 800b690:	d104      	bne.n	800b69c <HAL_TIM_PWM_Stop+0xd4>
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2201      	movs	r2, #1
 800b696:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b69a:	e01b      	b.n	800b6d4 <HAL_TIM_PWM_Stop+0x10c>
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	2b08      	cmp	r3, #8
 800b6a0:	d104      	bne.n	800b6ac <HAL_TIM_PWM_Stop+0xe4>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2201      	movs	r2, #1
 800b6a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6aa:	e013      	b.n	800b6d4 <HAL_TIM_PWM_Stop+0x10c>
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	2b0c      	cmp	r3, #12
 800b6b0:	d104      	bne.n	800b6bc <HAL_TIM_PWM_Stop+0xf4>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2201      	movs	r2, #1
 800b6b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b6ba:	e00b      	b.n	800b6d4 <HAL_TIM_PWM_Stop+0x10c>
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	2b10      	cmp	r3, #16
 800b6c0:	d104      	bne.n	800b6cc <HAL_TIM_PWM_Stop+0x104>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6ca:	e003      	b.n	800b6d4 <HAL_TIM_PWM_Stop+0x10c>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800b6d4:	2300      	movs	r3, #0
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3708      	adds	r7, #8
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	bf00      	nop
 800b6e0:	40012c00 	.word	0x40012c00
 800b6e4:	40013400 	.word	0x40013400
 800b6e8:	40014000 	.word	0x40014000
 800b6ec:	40014400 	.word	0x40014400
 800b6f0:	40014800 	.word	0x40014800

0800b6f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	60f8      	str	r0, [r7, #12]
 800b6fc:	60b9      	str	r1, [r7, #8]
 800b6fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b700:	2300      	movs	r3, #0
 800b702:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d101      	bne.n	800b712 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b70e:	2302      	movs	r3, #2
 800b710:	e0ff      	b.n	800b912 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	2201      	movs	r2, #1
 800b716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2b14      	cmp	r3, #20
 800b71e:	f200 80f0 	bhi.w	800b902 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b722:	a201      	add	r2, pc, #4	@ (adr r2, 800b728 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b728:	0800b77d 	.word	0x0800b77d
 800b72c:	0800b903 	.word	0x0800b903
 800b730:	0800b903 	.word	0x0800b903
 800b734:	0800b903 	.word	0x0800b903
 800b738:	0800b7bd 	.word	0x0800b7bd
 800b73c:	0800b903 	.word	0x0800b903
 800b740:	0800b903 	.word	0x0800b903
 800b744:	0800b903 	.word	0x0800b903
 800b748:	0800b7ff 	.word	0x0800b7ff
 800b74c:	0800b903 	.word	0x0800b903
 800b750:	0800b903 	.word	0x0800b903
 800b754:	0800b903 	.word	0x0800b903
 800b758:	0800b83f 	.word	0x0800b83f
 800b75c:	0800b903 	.word	0x0800b903
 800b760:	0800b903 	.word	0x0800b903
 800b764:	0800b903 	.word	0x0800b903
 800b768:	0800b881 	.word	0x0800b881
 800b76c:	0800b903 	.word	0x0800b903
 800b770:	0800b903 	.word	0x0800b903
 800b774:	0800b903 	.word	0x0800b903
 800b778:	0800b8c1 	.word	0x0800b8c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	68b9      	ldr	r1, [r7, #8]
 800b782:	4618      	mov	r0, r3
 800b784:	f000 f964 	bl	800ba50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	699a      	ldr	r2, [r3, #24]
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	f042 0208 	orr.w	r2, r2, #8
 800b796:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	699a      	ldr	r2, [r3, #24]
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f022 0204 	bic.w	r2, r2, #4
 800b7a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	6999      	ldr	r1, [r3, #24]
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	691a      	ldr	r2, [r3, #16]
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	430a      	orrs	r2, r1
 800b7b8:	619a      	str	r2, [r3, #24]
      break;
 800b7ba:	e0a5      	b.n	800b908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	68b9      	ldr	r1, [r7, #8]
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f000 f9d4 	bl	800bb70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	699a      	ldr	r2, [r3, #24]
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b7d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	699a      	ldr	r2, [r3, #24]
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b7e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	6999      	ldr	r1, [r3, #24]
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	691b      	ldr	r3, [r3, #16]
 800b7f2:	021a      	lsls	r2, r3, #8
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	430a      	orrs	r2, r1
 800b7fa:	619a      	str	r2, [r3, #24]
      break;
 800b7fc:	e084      	b.n	800b908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	68b9      	ldr	r1, [r7, #8]
 800b804:	4618      	mov	r0, r3
 800b806:	f000 fa3d 	bl	800bc84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	69da      	ldr	r2, [r3, #28]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f042 0208 	orr.w	r2, r2, #8
 800b818:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	69da      	ldr	r2, [r3, #28]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f022 0204 	bic.w	r2, r2, #4
 800b828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	69d9      	ldr	r1, [r3, #28]
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	691a      	ldr	r2, [r3, #16]
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	430a      	orrs	r2, r1
 800b83a:	61da      	str	r2, [r3, #28]
      break;
 800b83c:	e064      	b.n	800b908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	68b9      	ldr	r1, [r7, #8]
 800b844:	4618      	mov	r0, r3
 800b846:	f000 faa5 	bl	800bd94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	69da      	ldr	r2, [r3, #28]
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b858:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	69da      	ldr	r2, [r3, #28]
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b868:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	69d9      	ldr	r1, [r3, #28]
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	691b      	ldr	r3, [r3, #16]
 800b874:	021a      	lsls	r2, r3, #8
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	430a      	orrs	r2, r1
 800b87c:	61da      	str	r2, [r3, #28]
      break;
 800b87e:	e043      	b.n	800b908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	68b9      	ldr	r1, [r7, #8]
 800b886:	4618      	mov	r0, r3
 800b888:	f000 faee 	bl	800be68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	f042 0208 	orr.w	r2, r2, #8
 800b89a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f022 0204 	bic.w	r2, r2, #4
 800b8aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	691a      	ldr	r2, [r3, #16]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	430a      	orrs	r2, r1
 800b8bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b8be:	e023      	b.n	800b908 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	68b9      	ldr	r1, [r7, #8]
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f000 fb32 	bl	800bf30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b8da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b8ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	691b      	ldr	r3, [r3, #16]
 800b8f6:	021a      	lsls	r2, r3, #8
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	430a      	orrs	r2, r1
 800b8fe:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b900:	e002      	b.n	800b908 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b902:	2301      	movs	r3, #1
 800b904:	75fb      	strb	r3, [r7, #23]
      break;
 800b906:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2200      	movs	r2, #0
 800b90c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b910:	7dfb      	ldrb	r3, [r7, #23]
}
 800b912:	4618      	mov	r0, r3
 800b914:	3718      	adds	r7, #24
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop

0800b91c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b085      	sub	sp, #20
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
 800b924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	4a40      	ldr	r2, [pc, #256]	@ (800ba30 <TIM_Base_SetConfig+0x114>)
 800b930:	4293      	cmp	r3, r2
 800b932:	d013      	beq.n	800b95c <TIM_Base_SetConfig+0x40>
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b93a:	d00f      	beq.n	800b95c <TIM_Base_SetConfig+0x40>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	4a3d      	ldr	r2, [pc, #244]	@ (800ba34 <TIM_Base_SetConfig+0x118>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d00b      	beq.n	800b95c <TIM_Base_SetConfig+0x40>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	4a3c      	ldr	r2, [pc, #240]	@ (800ba38 <TIM_Base_SetConfig+0x11c>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d007      	beq.n	800b95c <TIM_Base_SetConfig+0x40>
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	4a3b      	ldr	r2, [pc, #236]	@ (800ba3c <TIM_Base_SetConfig+0x120>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d003      	beq.n	800b95c <TIM_Base_SetConfig+0x40>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	4a3a      	ldr	r2, [pc, #232]	@ (800ba40 <TIM_Base_SetConfig+0x124>)
 800b958:	4293      	cmp	r3, r2
 800b95a:	d108      	bne.n	800b96e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b962:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	68fa      	ldr	r2, [r7, #12]
 800b96a:	4313      	orrs	r3, r2
 800b96c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	4a2f      	ldr	r2, [pc, #188]	@ (800ba30 <TIM_Base_SetConfig+0x114>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d01f      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b97c:	d01b      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	4a2c      	ldr	r2, [pc, #176]	@ (800ba34 <TIM_Base_SetConfig+0x118>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d017      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	4a2b      	ldr	r2, [pc, #172]	@ (800ba38 <TIM_Base_SetConfig+0x11c>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d013      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	4a2a      	ldr	r2, [pc, #168]	@ (800ba3c <TIM_Base_SetConfig+0x120>)
 800b992:	4293      	cmp	r3, r2
 800b994:	d00f      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	4a29      	ldr	r2, [pc, #164]	@ (800ba40 <TIM_Base_SetConfig+0x124>)
 800b99a:	4293      	cmp	r3, r2
 800b99c:	d00b      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	4a28      	ldr	r2, [pc, #160]	@ (800ba44 <TIM_Base_SetConfig+0x128>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d007      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	4a27      	ldr	r2, [pc, #156]	@ (800ba48 <TIM_Base_SetConfig+0x12c>)
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d003      	beq.n	800b9b6 <TIM_Base_SetConfig+0x9a>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	4a26      	ldr	r2, [pc, #152]	@ (800ba4c <TIM_Base_SetConfig+0x130>)
 800b9b2:	4293      	cmp	r3, r2
 800b9b4:	d108      	bne.n	800b9c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b9bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	68db      	ldr	r3, [r3, #12]
 800b9c2:	68fa      	ldr	r2, [r7, #12]
 800b9c4:	4313      	orrs	r3, r2
 800b9c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	695b      	ldr	r3, [r3, #20]
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	68fa      	ldr	r2, [r7, #12]
 800b9da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	689a      	ldr	r2, [r3, #8]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	681a      	ldr	r2, [r3, #0]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	4a10      	ldr	r2, [pc, #64]	@ (800ba30 <TIM_Base_SetConfig+0x114>)
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d00f      	beq.n	800ba14 <TIM_Base_SetConfig+0xf8>
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4a12      	ldr	r2, [pc, #72]	@ (800ba40 <TIM_Base_SetConfig+0x124>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d00b      	beq.n	800ba14 <TIM_Base_SetConfig+0xf8>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	4a11      	ldr	r2, [pc, #68]	@ (800ba44 <TIM_Base_SetConfig+0x128>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d007      	beq.n	800ba14 <TIM_Base_SetConfig+0xf8>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	4a10      	ldr	r2, [pc, #64]	@ (800ba48 <TIM_Base_SetConfig+0x12c>)
 800ba08:	4293      	cmp	r3, r2
 800ba0a:	d003      	beq.n	800ba14 <TIM_Base_SetConfig+0xf8>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	4a0f      	ldr	r2, [pc, #60]	@ (800ba4c <TIM_Base_SetConfig+0x130>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d103      	bne.n	800ba1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	691a      	ldr	r2, [r3, #16]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	615a      	str	r2, [r3, #20]
}
 800ba22:	bf00      	nop
 800ba24:	3714      	adds	r7, #20
 800ba26:	46bd      	mov	sp, r7
 800ba28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2c:	4770      	bx	lr
 800ba2e:	bf00      	nop
 800ba30:	40012c00 	.word	0x40012c00
 800ba34:	40000400 	.word	0x40000400
 800ba38:	40000800 	.word	0x40000800
 800ba3c:	40000c00 	.word	0x40000c00
 800ba40:	40013400 	.word	0x40013400
 800ba44:	40014000 	.word	0x40014000
 800ba48:	40014400 	.word	0x40014400
 800ba4c:	40014800 	.word	0x40014800

0800ba50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ba50:	b480      	push	{r7}
 800ba52:	b087      	sub	sp, #28
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
 800ba58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6a1b      	ldr	r3, [r3, #32]
 800ba5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6a1b      	ldr	r3, [r3, #32]
 800ba64:	f023 0201 	bic.w	r2, r3, #1
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	685b      	ldr	r3, [r3, #4]
 800ba70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	699b      	ldr	r3, [r3, #24]
 800ba76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	f023 0303 	bic.w	r3, r3, #3
 800ba8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	68fa      	ldr	r2, [r7, #12]
 800ba92:	4313      	orrs	r3, r2
 800ba94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	f023 0302 	bic.w	r3, r3, #2
 800ba9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	689b      	ldr	r3, [r3, #8]
 800baa2:	697a      	ldr	r2, [r7, #20]
 800baa4:	4313      	orrs	r3, r2
 800baa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	4a2c      	ldr	r2, [pc, #176]	@ (800bb5c <TIM_OC1_SetConfig+0x10c>)
 800baac:	4293      	cmp	r3, r2
 800baae:	d00f      	beq.n	800bad0 <TIM_OC1_SetConfig+0x80>
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	4a2b      	ldr	r2, [pc, #172]	@ (800bb60 <TIM_OC1_SetConfig+0x110>)
 800bab4:	4293      	cmp	r3, r2
 800bab6:	d00b      	beq.n	800bad0 <TIM_OC1_SetConfig+0x80>
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	4a2a      	ldr	r2, [pc, #168]	@ (800bb64 <TIM_OC1_SetConfig+0x114>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d007      	beq.n	800bad0 <TIM_OC1_SetConfig+0x80>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	4a29      	ldr	r2, [pc, #164]	@ (800bb68 <TIM_OC1_SetConfig+0x118>)
 800bac4:	4293      	cmp	r3, r2
 800bac6:	d003      	beq.n	800bad0 <TIM_OC1_SetConfig+0x80>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	4a28      	ldr	r2, [pc, #160]	@ (800bb6c <TIM_OC1_SetConfig+0x11c>)
 800bacc:	4293      	cmp	r3, r2
 800bace:	d10c      	bne.n	800baea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bad0:	697b      	ldr	r3, [r7, #20]
 800bad2:	f023 0308 	bic.w	r3, r3, #8
 800bad6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	68db      	ldr	r3, [r3, #12]
 800badc:	697a      	ldr	r2, [r7, #20]
 800bade:	4313      	orrs	r3, r2
 800bae0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	f023 0304 	bic.w	r3, r3, #4
 800bae8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	4a1b      	ldr	r2, [pc, #108]	@ (800bb5c <TIM_OC1_SetConfig+0x10c>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d00f      	beq.n	800bb12 <TIM_OC1_SetConfig+0xc2>
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	4a1a      	ldr	r2, [pc, #104]	@ (800bb60 <TIM_OC1_SetConfig+0x110>)
 800baf6:	4293      	cmp	r3, r2
 800baf8:	d00b      	beq.n	800bb12 <TIM_OC1_SetConfig+0xc2>
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	4a19      	ldr	r2, [pc, #100]	@ (800bb64 <TIM_OC1_SetConfig+0x114>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d007      	beq.n	800bb12 <TIM_OC1_SetConfig+0xc2>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	4a18      	ldr	r2, [pc, #96]	@ (800bb68 <TIM_OC1_SetConfig+0x118>)
 800bb06:	4293      	cmp	r3, r2
 800bb08:	d003      	beq.n	800bb12 <TIM_OC1_SetConfig+0xc2>
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	4a17      	ldr	r2, [pc, #92]	@ (800bb6c <TIM_OC1_SetConfig+0x11c>)
 800bb0e:	4293      	cmp	r3, r2
 800bb10:	d111      	bne.n	800bb36 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bb20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	695b      	ldr	r3, [r3, #20]
 800bb26:	693a      	ldr	r2, [r7, #16]
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	699b      	ldr	r3, [r3, #24]
 800bb30:	693a      	ldr	r2, [r7, #16]
 800bb32:	4313      	orrs	r3, r2
 800bb34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	693a      	ldr	r2, [r7, #16]
 800bb3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	68fa      	ldr	r2, [r7, #12]
 800bb40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	685a      	ldr	r2, [r3, #4]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	697a      	ldr	r2, [r7, #20]
 800bb4e:	621a      	str	r2, [r3, #32]
}
 800bb50:	bf00      	nop
 800bb52:	371c      	adds	r7, #28
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr
 800bb5c:	40012c00 	.word	0x40012c00
 800bb60:	40013400 	.word	0x40013400
 800bb64:	40014000 	.word	0x40014000
 800bb68:	40014400 	.word	0x40014400
 800bb6c:	40014800 	.word	0x40014800

0800bb70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b087      	sub	sp, #28
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
 800bb78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6a1b      	ldr	r3, [r3, #32]
 800bb7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6a1b      	ldr	r3, [r3, #32]
 800bb84:	f023 0210 	bic.w	r2, r3, #16
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	699b      	ldr	r3, [r3, #24]
 800bb96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bbaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	021b      	lsls	r3, r3, #8
 800bbb2:	68fa      	ldr	r2, [r7, #12]
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	f023 0320 	bic.w	r3, r3, #32
 800bbbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	689b      	ldr	r3, [r3, #8]
 800bbc4:	011b      	lsls	r3, r3, #4
 800bbc6:	697a      	ldr	r2, [r7, #20]
 800bbc8:	4313      	orrs	r3, r2
 800bbca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	4a28      	ldr	r2, [pc, #160]	@ (800bc70 <TIM_OC2_SetConfig+0x100>)
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d003      	beq.n	800bbdc <TIM_OC2_SetConfig+0x6c>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	4a27      	ldr	r2, [pc, #156]	@ (800bc74 <TIM_OC2_SetConfig+0x104>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d10d      	bne.n	800bbf8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bbe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	68db      	ldr	r3, [r3, #12]
 800bbe8:	011b      	lsls	r3, r3, #4
 800bbea:	697a      	ldr	r2, [r7, #20]
 800bbec:	4313      	orrs	r3, r2
 800bbee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bbf6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	4a1d      	ldr	r2, [pc, #116]	@ (800bc70 <TIM_OC2_SetConfig+0x100>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d00f      	beq.n	800bc20 <TIM_OC2_SetConfig+0xb0>
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	4a1c      	ldr	r2, [pc, #112]	@ (800bc74 <TIM_OC2_SetConfig+0x104>)
 800bc04:	4293      	cmp	r3, r2
 800bc06:	d00b      	beq.n	800bc20 <TIM_OC2_SetConfig+0xb0>
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	4a1b      	ldr	r2, [pc, #108]	@ (800bc78 <TIM_OC2_SetConfig+0x108>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d007      	beq.n	800bc20 <TIM_OC2_SetConfig+0xb0>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	4a1a      	ldr	r2, [pc, #104]	@ (800bc7c <TIM_OC2_SetConfig+0x10c>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d003      	beq.n	800bc20 <TIM_OC2_SetConfig+0xb0>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	4a19      	ldr	r2, [pc, #100]	@ (800bc80 <TIM_OC2_SetConfig+0x110>)
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	d113      	bne.n	800bc48 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bc20:	693b      	ldr	r3, [r7, #16]
 800bc22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bc26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bc2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	695b      	ldr	r3, [r3, #20]
 800bc34:	009b      	lsls	r3, r3, #2
 800bc36:	693a      	ldr	r2, [r7, #16]
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	699b      	ldr	r3, [r3, #24]
 800bc40:	009b      	lsls	r3, r3, #2
 800bc42:	693a      	ldr	r2, [r7, #16]
 800bc44:	4313      	orrs	r3, r2
 800bc46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	693a      	ldr	r2, [r7, #16]
 800bc4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	68fa      	ldr	r2, [r7, #12]
 800bc52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	685a      	ldr	r2, [r3, #4]
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	697a      	ldr	r2, [r7, #20]
 800bc60:	621a      	str	r2, [r3, #32]
}
 800bc62:	bf00      	nop
 800bc64:	371c      	adds	r7, #28
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr
 800bc6e:	bf00      	nop
 800bc70:	40012c00 	.word	0x40012c00
 800bc74:	40013400 	.word	0x40013400
 800bc78:	40014000 	.word	0x40014000
 800bc7c:	40014400 	.word	0x40014400
 800bc80:	40014800 	.word	0x40014800

0800bc84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc84:	b480      	push	{r7}
 800bc86:	b087      	sub	sp, #28
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
 800bc8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6a1b      	ldr	r3, [r3, #32]
 800bc92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6a1b      	ldr	r3, [r3, #32]
 800bc98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	69db      	ldr	r3, [r3, #28]
 800bcaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bcb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	f023 0303 	bic.w	r3, r3, #3
 800bcbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	68fa      	ldr	r2, [r7, #12]
 800bcc6:	4313      	orrs	r3, r2
 800bcc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bcd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	689b      	ldr	r3, [r3, #8]
 800bcd6:	021b      	lsls	r3, r3, #8
 800bcd8:	697a      	ldr	r2, [r7, #20]
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	4a27      	ldr	r2, [pc, #156]	@ (800bd80 <TIM_OC3_SetConfig+0xfc>)
 800bce2:	4293      	cmp	r3, r2
 800bce4:	d003      	beq.n	800bcee <TIM_OC3_SetConfig+0x6a>
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	4a26      	ldr	r2, [pc, #152]	@ (800bd84 <TIM_OC3_SetConfig+0x100>)
 800bcea:	4293      	cmp	r3, r2
 800bcec:	d10d      	bne.n	800bd0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bcf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	68db      	ldr	r3, [r3, #12]
 800bcfa:	021b      	lsls	r3, r3, #8
 800bcfc:	697a      	ldr	r2, [r7, #20]
 800bcfe:	4313      	orrs	r3, r2
 800bd00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bd08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	4a1c      	ldr	r2, [pc, #112]	@ (800bd80 <TIM_OC3_SetConfig+0xfc>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d00f      	beq.n	800bd32 <TIM_OC3_SetConfig+0xae>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	4a1b      	ldr	r2, [pc, #108]	@ (800bd84 <TIM_OC3_SetConfig+0x100>)
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d00b      	beq.n	800bd32 <TIM_OC3_SetConfig+0xae>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	4a1a      	ldr	r2, [pc, #104]	@ (800bd88 <TIM_OC3_SetConfig+0x104>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d007      	beq.n	800bd32 <TIM_OC3_SetConfig+0xae>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	4a19      	ldr	r2, [pc, #100]	@ (800bd8c <TIM_OC3_SetConfig+0x108>)
 800bd26:	4293      	cmp	r3, r2
 800bd28:	d003      	beq.n	800bd32 <TIM_OC3_SetConfig+0xae>
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	4a18      	ldr	r2, [pc, #96]	@ (800bd90 <TIM_OC3_SetConfig+0x10c>)
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	d113      	bne.n	800bd5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bd3a:	693b      	ldr	r3, [r7, #16]
 800bd3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bd40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	695b      	ldr	r3, [r3, #20]
 800bd46:	011b      	lsls	r3, r3, #4
 800bd48:	693a      	ldr	r2, [r7, #16]
 800bd4a:	4313      	orrs	r3, r2
 800bd4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	699b      	ldr	r3, [r3, #24]
 800bd52:	011b      	lsls	r3, r3, #4
 800bd54:	693a      	ldr	r2, [r7, #16]
 800bd56:	4313      	orrs	r3, r2
 800bd58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	693a      	ldr	r2, [r7, #16]
 800bd5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	68fa      	ldr	r2, [r7, #12]
 800bd64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	685a      	ldr	r2, [r3, #4]
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	697a      	ldr	r2, [r7, #20]
 800bd72:	621a      	str	r2, [r3, #32]
}
 800bd74:	bf00      	nop
 800bd76:	371c      	adds	r7, #28
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7e:	4770      	bx	lr
 800bd80:	40012c00 	.word	0x40012c00
 800bd84:	40013400 	.word	0x40013400
 800bd88:	40014000 	.word	0x40014000
 800bd8c:	40014400 	.word	0x40014400
 800bd90:	40014800 	.word	0x40014800

0800bd94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd94:	b480      	push	{r7}
 800bd96:	b087      	sub	sp, #28
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
 800bd9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6a1b      	ldr	r3, [r3, #32]
 800bda2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	6a1b      	ldr	r3, [r3, #32]
 800bda8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	69db      	ldr	r3, [r3, #28]
 800bdba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bdc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	021b      	lsls	r3, r3, #8
 800bdd6:	68fa      	ldr	r2, [r7, #12]
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bde2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	689b      	ldr	r3, [r3, #8]
 800bde8:	031b      	lsls	r3, r3, #12
 800bdea:	693a      	ldr	r2, [r7, #16]
 800bdec:	4313      	orrs	r3, r2
 800bdee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	4a18      	ldr	r2, [pc, #96]	@ (800be54 <TIM_OC4_SetConfig+0xc0>)
 800bdf4:	4293      	cmp	r3, r2
 800bdf6:	d00f      	beq.n	800be18 <TIM_OC4_SetConfig+0x84>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	4a17      	ldr	r2, [pc, #92]	@ (800be58 <TIM_OC4_SetConfig+0xc4>)
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d00b      	beq.n	800be18 <TIM_OC4_SetConfig+0x84>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	4a16      	ldr	r2, [pc, #88]	@ (800be5c <TIM_OC4_SetConfig+0xc8>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d007      	beq.n	800be18 <TIM_OC4_SetConfig+0x84>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	4a15      	ldr	r2, [pc, #84]	@ (800be60 <TIM_OC4_SetConfig+0xcc>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d003      	beq.n	800be18 <TIM_OC4_SetConfig+0x84>
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	4a14      	ldr	r2, [pc, #80]	@ (800be64 <TIM_OC4_SetConfig+0xd0>)
 800be14:	4293      	cmp	r3, r2
 800be16:	d109      	bne.n	800be2c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	695b      	ldr	r3, [r3, #20]
 800be24:	019b      	lsls	r3, r3, #6
 800be26:	697a      	ldr	r2, [r7, #20]
 800be28:	4313      	orrs	r3, r2
 800be2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	697a      	ldr	r2, [r7, #20]
 800be30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	68fa      	ldr	r2, [r7, #12]
 800be36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	685a      	ldr	r2, [r3, #4]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	693a      	ldr	r2, [r7, #16]
 800be44:	621a      	str	r2, [r3, #32]
}
 800be46:	bf00      	nop
 800be48:	371c      	adds	r7, #28
 800be4a:	46bd      	mov	sp, r7
 800be4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be50:	4770      	bx	lr
 800be52:	bf00      	nop
 800be54:	40012c00 	.word	0x40012c00
 800be58:	40013400 	.word	0x40013400
 800be5c:	40014000 	.word	0x40014000
 800be60:	40014400 	.word	0x40014400
 800be64:	40014800 	.word	0x40014800

0800be68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800be68:	b480      	push	{r7}
 800be6a:	b087      	sub	sp, #28
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6a1b      	ldr	r3, [r3, #32]
 800be76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	6a1b      	ldr	r3, [r3, #32]
 800be7c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	685b      	ldr	r3, [r3, #4]
 800be88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bea6:	693b      	ldr	r3, [r7, #16]
 800bea8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800beac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	689b      	ldr	r3, [r3, #8]
 800beb2:	041b      	lsls	r3, r3, #16
 800beb4:	693a      	ldr	r2, [r7, #16]
 800beb6:	4313      	orrs	r3, r2
 800beb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	4a17      	ldr	r2, [pc, #92]	@ (800bf1c <TIM_OC5_SetConfig+0xb4>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d00f      	beq.n	800bee2 <TIM_OC5_SetConfig+0x7a>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	4a16      	ldr	r2, [pc, #88]	@ (800bf20 <TIM_OC5_SetConfig+0xb8>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d00b      	beq.n	800bee2 <TIM_OC5_SetConfig+0x7a>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	4a15      	ldr	r2, [pc, #84]	@ (800bf24 <TIM_OC5_SetConfig+0xbc>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d007      	beq.n	800bee2 <TIM_OC5_SetConfig+0x7a>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	4a14      	ldr	r2, [pc, #80]	@ (800bf28 <TIM_OC5_SetConfig+0xc0>)
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d003      	beq.n	800bee2 <TIM_OC5_SetConfig+0x7a>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	4a13      	ldr	r2, [pc, #76]	@ (800bf2c <TIM_OC5_SetConfig+0xc4>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d109      	bne.n	800bef6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bee2:	697b      	ldr	r3, [r7, #20]
 800bee4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bee8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	695b      	ldr	r3, [r3, #20]
 800beee:	021b      	lsls	r3, r3, #8
 800bef0:	697a      	ldr	r2, [r7, #20]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	697a      	ldr	r2, [r7, #20]
 800befa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	68fa      	ldr	r2, [r7, #12]
 800bf00:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	685a      	ldr	r2, [r3, #4]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	693a      	ldr	r2, [r7, #16]
 800bf0e:	621a      	str	r2, [r3, #32]
}
 800bf10:	bf00      	nop
 800bf12:	371c      	adds	r7, #28
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr
 800bf1c:	40012c00 	.word	0x40012c00
 800bf20:	40013400 	.word	0x40013400
 800bf24:	40014000 	.word	0x40014000
 800bf28:	40014400 	.word	0x40014400
 800bf2c:	40014800 	.word	0x40014800

0800bf30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b087      	sub	sp, #28
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
 800bf38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6a1b      	ldr	r3, [r3, #32]
 800bf3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6a1b      	ldr	r3, [r3, #32]
 800bf44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	021b      	lsls	r3, r3, #8
 800bf6a:	68fa      	ldr	r2, [r7, #12]
 800bf6c:	4313      	orrs	r3, r2
 800bf6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bf76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	689b      	ldr	r3, [r3, #8]
 800bf7c:	051b      	lsls	r3, r3, #20
 800bf7e:	693a      	ldr	r2, [r7, #16]
 800bf80:	4313      	orrs	r3, r2
 800bf82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	4a18      	ldr	r2, [pc, #96]	@ (800bfe8 <TIM_OC6_SetConfig+0xb8>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d00f      	beq.n	800bfac <TIM_OC6_SetConfig+0x7c>
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	4a17      	ldr	r2, [pc, #92]	@ (800bfec <TIM_OC6_SetConfig+0xbc>)
 800bf90:	4293      	cmp	r3, r2
 800bf92:	d00b      	beq.n	800bfac <TIM_OC6_SetConfig+0x7c>
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	4a16      	ldr	r2, [pc, #88]	@ (800bff0 <TIM_OC6_SetConfig+0xc0>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d007      	beq.n	800bfac <TIM_OC6_SetConfig+0x7c>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	4a15      	ldr	r2, [pc, #84]	@ (800bff4 <TIM_OC6_SetConfig+0xc4>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d003      	beq.n	800bfac <TIM_OC6_SetConfig+0x7c>
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	4a14      	ldr	r2, [pc, #80]	@ (800bff8 <TIM_OC6_SetConfig+0xc8>)
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	d109      	bne.n	800bfc0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bfac:	697b      	ldr	r3, [r7, #20]
 800bfae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bfb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	695b      	ldr	r3, [r3, #20]
 800bfb8:	029b      	lsls	r3, r3, #10
 800bfba:	697a      	ldr	r2, [r7, #20]
 800bfbc:	4313      	orrs	r3, r2
 800bfbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	697a      	ldr	r2, [r7, #20]
 800bfc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	68fa      	ldr	r2, [r7, #12]
 800bfca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	685a      	ldr	r2, [r3, #4]
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	693a      	ldr	r2, [r7, #16]
 800bfd8:	621a      	str	r2, [r3, #32]
}
 800bfda:	bf00      	nop
 800bfdc:	371c      	adds	r7, #28
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop
 800bfe8:	40012c00 	.word	0x40012c00
 800bfec:	40013400 	.word	0x40013400
 800bff0:	40014000 	.word	0x40014000
 800bff4:	40014400 	.word	0x40014400
 800bff8:	40014800 	.word	0x40014800

0800bffc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bffc:	b480      	push	{r7}
 800bffe:	b087      	sub	sp, #28
 800c000:	af00      	add	r7, sp, #0
 800c002:	60f8      	str	r0, [r7, #12]
 800c004:	60b9      	str	r1, [r7, #8]
 800c006:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	f003 031f 	and.w	r3, r3, #31
 800c00e:	2201      	movs	r2, #1
 800c010:	fa02 f303 	lsl.w	r3, r2, r3
 800c014:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	6a1a      	ldr	r2, [r3, #32]
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	43db      	mvns	r3, r3
 800c01e:	401a      	ands	r2, r3
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	6a1a      	ldr	r2, [r3, #32]
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	f003 031f 	and.w	r3, r3, #31
 800c02e:	6879      	ldr	r1, [r7, #4]
 800c030:	fa01 f303 	lsl.w	r3, r1, r3
 800c034:	431a      	orrs	r2, r3
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	621a      	str	r2, [r3, #32]
}
 800c03a:	bf00      	nop
 800c03c:	371c      	adds	r7, #28
 800c03e:	46bd      	mov	sp, r7
 800c040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c044:	4770      	bx	lr

0800c046 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c046:	b580      	push	{r7, lr}
 800c048:	b082      	sub	sp, #8
 800c04a:	af00      	add	r7, sp, #0
 800c04c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d101      	bne.n	800c058 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c054:	2301      	movs	r3, #1
 800c056:	e042      	b.n	800c0de <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d106      	bne.n	800c070 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2200      	movs	r2, #0
 800c066:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c06a:	6878      	ldr	r0, [r7, #4]
 800c06c:	f000 f83b 	bl	800c0e6 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2224      	movs	r2, #36	@ 0x24
 800c074:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	681a      	ldr	r2, [r3, #0]
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f022 0201 	bic.w	r2, r2, #1
 800c086:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d002      	beq.n	800c096 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f000 fbbd 	bl	800c810 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c096:	6878      	ldr	r0, [r7, #4]
 800c098:	f000 f8be 	bl	800c218 <UART_SetConfig>
 800c09c:	4603      	mov	r3, r0
 800c09e:	2b01      	cmp	r3, #1
 800c0a0:	d101      	bne.n	800c0a6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	e01b      	b.n	800c0de <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	685a      	ldr	r2, [r3, #4]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c0b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	689a      	ldr	r2, [r3, #8]
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c0c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f042 0201 	orr.w	r2, r2, #1
 800c0d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 fc3c 	bl	800c954 <UART_CheckIdleState>
 800c0dc:	4603      	mov	r3, r0
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3708      	adds	r7, #8
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}

0800c0e6 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800c0e6:	b480      	push	{r7}
 800c0e8:	b083      	sub	sp, #12
 800c0ea:	af00      	add	r7, sp, #0
 800c0ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800c0ee:	bf00      	nop
 800c0f0:	370c      	adds	r7, #12
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f8:	4770      	bx	lr

0800c0fa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c0fa:	b580      	push	{r7, lr}
 800c0fc:	b08a      	sub	sp, #40	@ 0x28
 800c0fe:	af02      	add	r7, sp, #8
 800c100:	60f8      	str	r0, [r7, #12]
 800c102:	60b9      	str	r1, [r7, #8]
 800c104:	603b      	str	r3, [r7, #0]
 800c106:	4613      	mov	r3, r2
 800c108:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c110:	2b20      	cmp	r3, #32
 800c112:	d17b      	bne.n	800c20c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d002      	beq.n	800c120 <HAL_UART_Transmit+0x26>
 800c11a:	88fb      	ldrh	r3, [r7, #6]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d101      	bne.n	800c124 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c120:	2301      	movs	r3, #1
 800c122:	e074      	b.n	800c20e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	2200      	movs	r2, #0
 800c128:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	2221      	movs	r2, #33	@ 0x21
 800c130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c134:	f7f9 fa0e 	bl	8005554 <HAL_GetTick>
 800c138:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	88fa      	ldrh	r2, [r7, #6]
 800c13e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	88fa      	ldrh	r2, [r7, #6]
 800c146:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c152:	d108      	bne.n	800c166 <HAL_UART_Transmit+0x6c>
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	691b      	ldr	r3, [r3, #16]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d104      	bne.n	800c166 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c15c:	2300      	movs	r3, #0
 800c15e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	61bb      	str	r3, [r7, #24]
 800c164:	e003      	b.n	800c16e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c16a:	2300      	movs	r3, #0
 800c16c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c16e:	e030      	b.n	800c1d2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	9300      	str	r3, [sp, #0]
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	2200      	movs	r2, #0
 800c178:	2180      	movs	r1, #128	@ 0x80
 800c17a:	68f8      	ldr	r0, [r7, #12]
 800c17c:	f000 fc94 	bl	800caa8 <UART_WaitOnFlagUntilTimeout>
 800c180:	4603      	mov	r3, r0
 800c182:	2b00      	cmp	r3, #0
 800c184:	d005      	beq.n	800c192 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	2220      	movs	r2, #32
 800c18a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c18e:	2303      	movs	r3, #3
 800c190:	e03d      	b.n	800c20e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c192:	69fb      	ldr	r3, [r7, #28]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d10b      	bne.n	800c1b0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c198:	69bb      	ldr	r3, [r7, #24]
 800c19a:	881a      	ldrh	r2, [r3, #0]
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c1a4:	b292      	uxth	r2, r2
 800c1a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c1a8:	69bb      	ldr	r3, [r7, #24]
 800c1aa:	3302      	adds	r3, #2
 800c1ac:	61bb      	str	r3, [r7, #24]
 800c1ae:	e007      	b.n	800c1c0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c1b0:	69fb      	ldr	r3, [r7, #28]
 800c1b2:	781a      	ldrb	r2, [r3, #0]
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c1ba:	69fb      	ldr	r3, [r7, #28]
 800c1bc:	3301      	adds	r3, #1
 800c1be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c1c6:	b29b      	uxth	r3, r3
 800c1c8:	3b01      	subs	r3, #1
 800c1ca:	b29a      	uxth	r2, r3
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c1d8:	b29b      	uxth	r3, r3
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d1c8      	bne.n	800c170 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	9300      	str	r3, [sp, #0]
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	2140      	movs	r1, #64	@ 0x40
 800c1e8:	68f8      	ldr	r0, [r7, #12]
 800c1ea:	f000 fc5d 	bl	800caa8 <UART_WaitOnFlagUntilTimeout>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d005      	beq.n	800c200 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2220      	movs	r2, #32
 800c1f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c1fc:	2303      	movs	r3, #3
 800c1fe:	e006      	b.n	800c20e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2220      	movs	r2, #32
 800c204:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c208:	2300      	movs	r3, #0
 800c20a:	e000      	b.n	800c20e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800c20c:	2302      	movs	r3, #2
  }
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3720      	adds	r7, #32
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}
	...

0800c218 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c21c:	b08c      	sub	sp, #48	@ 0x30
 800c21e:	af00      	add	r7, sp, #0
 800c220:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c222:	2300      	movs	r3, #0
 800c224:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	689a      	ldr	r2, [r3, #8]
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	691b      	ldr	r3, [r3, #16]
 800c230:	431a      	orrs	r2, r3
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	695b      	ldr	r3, [r3, #20]
 800c236:	431a      	orrs	r2, r3
 800c238:	697b      	ldr	r3, [r7, #20]
 800c23a:	69db      	ldr	r3, [r3, #28]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	681a      	ldr	r2, [r3, #0]
 800c246:	4baa      	ldr	r3, [pc, #680]	@ (800c4f0 <UART_SetConfig+0x2d8>)
 800c248:	4013      	ands	r3, r2
 800c24a:	697a      	ldr	r2, [r7, #20]
 800c24c:	6812      	ldr	r2, [r2, #0]
 800c24e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c250:	430b      	orrs	r3, r1
 800c252:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c254:	697b      	ldr	r3, [r7, #20]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	68da      	ldr	r2, [r3, #12]
 800c262:	697b      	ldr	r3, [r7, #20]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	430a      	orrs	r2, r1
 800c268:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	699b      	ldr	r3, [r3, #24]
 800c26e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c270:	697b      	ldr	r3, [r7, #20]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	4a9f      	ldr	r2, [pc, #636]	@ (800c4f4 <UART_SetConfig+0x2dc>)
 800c276:	4293      	cmp	r3, r2
 800c278:	d004      	beq.n	800c284 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	6a1b      	ldr	r3, [r3, #32]
 800c27e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c280:	4313      	orrs	r3, r2
 800c282:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	689b      	ldr	r3, [r3, #8]
 800c28a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800c28e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800c292:	697a      	ldr	r2, [r7, #20]
 800c294:	6812      	ldr	r2, [r2, #0]
 800c296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c298:	430b      	orrs	r3, r1
 800c29a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2a2:	f023 010f 	bic.w	r1, r3, #15
 800c2a6:	697b      	ldr	r3, [r7, #20]
 800c2a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c2aa:	697b      	ldr	r3, [r7, #20]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	430a      	orrs	r2, r1
 800c2b0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	4a90      	ldr	r2, [pc, #576]	@ (800c4f8 <UART_SetConfig+0x2e0>)
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	d125      	bne.n	800c308 <UART_SetConfig+0xf0>
 800c2bc:	4b8f      	ldr	r3, [pc, #572]	@ (800c4fc <UART_SetConfig+0x2e4>)
 800c2be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2c2:	f003 0303 	and.w	r3, r3, #3
 800c2c6:	2b03      	cmp	r3, #3
 800c2c8:	d81a      	bhi.n	800c300 <UART_SetConfig+0xe8>
 800c2ca:	a201      	add	r2, pc, #4	@ (adr r2, 800c2d0 <UART_SetConfig+0xb8>)
 800c2cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2d0:	0800c2e1 	.word	0x0800c2e1
 800c2d4:	0800c2f1 	.word	0x0800c2f1
 800c2d8:	0800c2e9 	.word	0x0800c2e9
 800c2dc:	0800c2f9 	.word	0x0800c2f9
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c2e6:	e116      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c2e8:	2302      	movs	r3, #2
 800c2ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c2ee:	e112      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c2f0:	2304      	movs	r3, #4
 800c2f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c2f6:	e10e      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c2f8:	2308      	movs	r3, #8
 800c2fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c2fe:	e10a      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c300:	2310      	movs	r3, #16
 800c302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c306:	e106      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c308:	697b      	ldr	r3, [r7, #20]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	4a7c      	ldr	r2, [pc, #496]	@ (800c500 <UART_SetConfig+0x2e8>)
 800c30e:	4293      	cmp	r3, r2
 800c310:	d138      	bne.n	800c384 <UART_SetConfig+0x16c>
 800c312:	4b7a      	ldr	r3, [pc, #488]	@ (800c4fc <UART_SetConfig+0x2e4>)
 800c314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c318:	f003 030c 	and.w	r3, r3, #12
 800c31c:	2b0c      	cmp	r3, #12
 800c31e:	d82d      	bhi.n	800c37c <UART_SetConfig+0x164>
 800c320:	a201      	add	r2, pc, #4	@ (adr r2, 800c328 <UART_SetConfig+0x110>)
 800c322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c326:	bf00      	nop
 800c328:	0800c35d 	.word	0x0800c35d
 800c32c:	0800c37d 	.word	0x0800c37d
 800c330:	0800c37d 	.word	0x0800c37d
 800c334:	0800c37d 	.word	0x0800c37d
 800c338:	0800c36d 	.word	0x0800c36d
 800c33c:	0800c37d 	.word	0x0800c37d
 800c340:	0800c37d 	.word	0x0800c37d
 800c344:	0800c37d 	.word	0x0800c37d
 800c348:	0800c365 	.word	0x0800c365
 800c34c:	0800c37d 	.word	0x0800c37d
 800c350:	0800c37d 	.word	0x0800c37d
 800c354:	0800c37d 	.word	0x0800c37d
 800c358:	0800c375 	.word	0x0800c375
 800c35c:	2300      	movs	r3, #0
 800c35e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c362:	e0d8      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c364:	2302      	movs	r3, #2
 800c366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c36a:	e0d4      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c36c:	2304      	movs	r3, #4
 800c36e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c372:	e0d0      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c374:	2308      	movs	r3, #8
 800c376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c37a:	e0cc      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c37c:	2310      	movs	r3, #16
 800c37e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c382:	e0c8      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c384:	697b      	ldr	r3, [r7, #20]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	4a5e      	ldr	r2, [pc, #376]	@ (800c504 <UART_SetConfig+0x2ec>)
 800c38a:	4293      	cmp	r3, r2
 800c38c:	d125      	bne.n	800c3da <UART_SetConfig+0x1c2>
 800c38e:	4b5b      	ldr	r3, [pc, #364]	@ (800c4fc <UART_SetConfig+0x2e4>)
 800c390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c394:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c398:	2b30      	cmp	r3, #48	@ 0x30
 800c39a:	d016      	beq.n	800c3ca <UART_SetConfig+0x1b2>
 800c39c:	2b30      	cmp	r3, #48	@ 0x30
 800c39e:	d818      	bhi.n	800c3d2 <UART_SetConfig+0x1ba>
 800c3a0:	2b20      	cmp	r3, #32
 800c3a2:	d00a      	beq.n	800c3ba <UART_SetConfig+0x1a2>
 800c3a4:	2b20      	cmp	r3, #32
 800c3a6:	d814      	bhi.n	800c3d2 <UART_SetConfig+0x1ba>
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d002      	beq.n	800c3b2 <UART_SetConfig+0x19a>
 800c3ac:	2b10      	cmp	r3, #16
 800c3ae:	d008      	beq.n	800c3c2 <UART_SetConfig+0x1aa>
 800c3b0:	e00f      	b.n	800c3d2 <UART_SetConfig+0x1ba>
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3b8:	e0ad      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c3ba:	2302      	movs	r3, #2
 800c3bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3c0:	e0a9      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c3c2:	2304      	movs	r3, #4
 800c3c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3c8:	e0a5      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c3ca:	2308      	movs	r3, #8
 800c3cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3d0:	e0a1      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c3d2:	2310      	movs	r3, #16
 800c3d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3d8:	e09d      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	4a4a      	ldr	r2, [pc, #296]	@ (800c508 <UART_SetConfig+0x2f0>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d125      	bne.n	800c430 <UART_SetConfig+0x218>
 800c3e4:	4b45      	ldr	r3, [pc, #276]	@ (800c4fc <UART_SetConfig+0x2e4>)
 800c3e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c3ee:	2bc0      	cmp	r3, #192	@ 0xc0
 800c3f0:	d016      	beq.n	800c420 <UART_SetConfig+0x208>
 800c3f2:	2bc0      	cmp	r3, #192	@ 0xc0
 800c3f4:	d818      	bhi.n	800c428 <UART_SetConfig+0x210>
 800c3f6:	2b80      	cmp	r3, #128	@ 0x80
 800c3f8:	d00a      	beq.n	800c410 <UART_SetConfig+0x1f8>
 800c3fa:	2b80      	cmp	r3, #128	@ 0x80
 800c3fc:	d814      	bhi.n	800c428 <UART_SetConfig+0x210>
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d002      	beq.n	800c408 <UART_SetConfig+0x1f0>
 800c402:	2b40      	cmp	r3, #64	@ 0x40
 800c404:	d008      	beq.n	800c418 <UART_SetConfig+0x200>
 800c406:	e00f      	b.n	800c428 <UART_SetConfig+0x210>
 800c408:	2300      	movs	r3, #0
 800c40a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c40e:	e082      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c410:	2302      	movs	r3, #2
 800c412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c416:	e07e      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c418:	2304      	movs	r3, #4
 800c41a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c41e:	e07a      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c420:	2308      	movs	r3, #8
 800c422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c426:	e076      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c428:	2310      	movs	r3, #16
 800c42a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c42e:	e072      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	4a35      	ldr	r2, [pc, #212]	@ (800c50c <UART_SetConfig+0x2f4>)
 800c436:	4293      	cmp	r3, r2
 800c438:	d12a      	bne.n	800c490 <UART_SetConfig+0x278>
 800c43a:	4b30      	ldr	r3, [pc, #192]	@ (800c4fc <UART_SetConfig+0x2e4>)
 800c43c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c440:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c444:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c448:	d01a      	beq.n	800c480 <UART_SetConfig+0x268>
 800c44a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c44e:	d81b      	bhi.n	800c488 <UART_SetConfig+0x270>
 800c450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c454:	d00c      	beq.n	800c470 <UART_SetConfig+0x258>
 800c456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c45a:	d815      	bhi.n	800c488 <UART_SetConfig+0x270>
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d003      	beq.n	800c468 <UART_SetConfig+0x250>
 800c460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c464:	d008      	beq.n	800c478 <UART_SetConfig+0x260>
 800c466:	e00f      	b.n	800c488 <UART_SetConfig+0x270>
 800c468:	2300      	movs	r3, #0
 800c46a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c46e:	e052      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c470:	2302      	movs	r3, #2
 800c472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c476:	e04e      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c478:	2304      	movs	r3, #4
 800c47a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c47e:	e04a      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c480:	2308      	movs	r3, #8
 800c482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c486:	e046      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c488:	2310      	movs	r3, #16
 800c48a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c48e:	e042      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	4a17      	ldr	r2, [pc, #92]	@ (800c4f4 <UART_SetConfig+0x2dc>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d13a      	bne.n	800c510 <UART_SetConfig+0x2f8>
 800c49a:	4b18      	ldr	r3, [pc, #96]	@ (800c4fc <UART_SetConfig+0x2e4>)
 800c49c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c4a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c4a8:	d01a      	beq.n	800c4e0 <UART_SetConfig+0x2c8>
 800c4aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c4ae:	d81b      	bhi.n	800c4e8 <UART_SetConfig+0x2d0>
 800c4b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4b4:	d00c      	beq.n	800c4d0 <UART_SetConfig+0x2b8>
 800c4b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4ba:	d815      	bhi.n	800c4e8 <UART_SetConfig+0x2d0>
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d003      	beq.n	800c4c8 <UART_SetConfig+0x2b0>
 800c4c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c4c4:	d008      	beq.n	800c4d8 <UART_SetConfig+0x2c0>
 800c4c6:	e00f      	b.n	800c4e8 <UART_SetConfig+0x2d0>
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4ce:	e022      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4d6:	e01e      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c4d8:	2304      	movs	r3, #4
 800c4da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4de:	e01a      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c4e0:	2308      	movs	r3, #8
 800c4e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4e6:	e016      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c4e8:	2310      	movs	r3, #16
 800c4ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4ee:	e012      	b.n	800c516 <UART_SetConfig+0x2fe>
 800c4f0:	cfff69f3 	.word	0xcfff69f3
 800c4f4:	40008000 	.word	0x40008000
 800c4f8:	40013800 	.word	0x40013800
 800c4fc:	40021000 	.word	0x40021000
 800c500:	40004400 	.word	0x40004400
 800c504:	40004800 	.word	0x40004800
 800c508:	40004c00 	.word	0x40004c00
 800c50c:	40005000 	.word	0x40005000
 800c510:	2310      	movs	r3, #16
 800c512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	4aae      	ldr	r2, [pc, #696]	@ (800c7d4 <UART_SetConfig+0x5bc>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	f040 8097 	bne.w	800c650 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c522:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c526:	2b08      	cmp	r3, #8
 800c528:	d823      	bhi.n	800c572 <UART_SetConfig+0x35a>
 800c52a:	a201      	add	r2, pc, #4	@ (adr r2, 800c530 <UART_SetConfig+0x318>)
 800c52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c530:	0800c555 	.word	0x0800c555
 800c534:	0800c573 	.word	0x0800c573
 800c538:	0800c55d 	.word	0x0800c55d
 800c53c:	0800c573 	.word	0x0800c573
 800c540:	0800c563 	.word	0x0800c563
 800c544:	0800c573 	.word	0x0800c573
 800c548:	0800c573 	.word	0x0800c573
 800c54c:	0800c573 	.word	0x0800c573
 800c550:	0800c56b 	.word	0x0800c56b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c554:	f7fd f832 	bl	80095bc <HAL_RCC_GetPCLK1Freq>
 800c558:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c55a:	e010      	b.n	800c57e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c55c:	4b9e      	ldr	r3, [pc, #632]	@ (800c7d8 <UART_SetConfig+0x5c0>)
 800c55e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c560:	e00d      	b.n	800c57e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c562:	f7fc ff93 	bl	800948c <HAL_RCC_GetSysClockFreq>
 800c566:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c568:	e009      	b.n	800c57e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c56a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c56e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c570:	e005      	b.n	800c57e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800c572:	2300      	movs	r3, #0
 800c574:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c576:	2301      	movs	r3, #1
 800c578:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c57c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c580:	2b00      	cmp	r3, #0
 800c582:	f000 8130 	beq.w	800c7e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c58a:	4a94      	ldr	r2, [pc, #592]	@ (800c7dc <UART_SetConfig+0x5c4>)
 800c58c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c590:	461a      	mov	r2, r3
 800c592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c594:	fbb3 f3f2 	udiv	r3, r3, r2
 800c598:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	685a      	ldr	r2, [r3, #4]
 800c59e:	4613      	mov	r3, r2
 800c5a0:	005b      	lsls	r3, r3, #1
 800c5a2:	4413      	add	r3, r2
 800c5a4:	69ba      	ldr	r2, [r7, #24]
 800c5a6:	429a      	cmp	r2, r3
 800c5a8:	d305      	bcc.n	800c5b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	685b      	ldr	r3, [r3, #4]
 800c5ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c5b0:	69ba      	ldr	r2, [r7, #24]
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	d903      	bls.n	800c5be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c5bc:	e113      	b.n	800c7e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	60bb      	str	r3, [r7, #8]
 800c5c4:	60fa      	str	r2, [r7, #12]
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5ca:	4a84      	ldr	r2, [pc, #528]	@ (800c7dc <UART_SetConfig+0x5c4>)
 800c5cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	603b      	str	r3, [r7, #0]
 800c5d6:	607a      	str	r2, [r7, #4]
 800c5d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c5e0:	f7f4 fb4a 	bl	8000c78 <__aeabi_uldivmod>
 800c5e4:	4602      	mov	r2, r0
 800c5e6:	460b      	mov	r3, r1
 800c5e8:	4610      	mov	r0, r2
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	f04f 0200 	mov.w	r2, #0
 800c5f0:	f04f 0300 	mov.w	r3, #0
 800c5f4:	020b      	lsls	r3, r1, #8
 800c5f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c5fa:	0202      	lsls	r2, r0, #8
 800c5fc:	6979      	ldr	r1, [r7, #20]
 800c5fe:	6849      	ldr	r1, [r1, #4]
 800c600:	0849      	lsrs	r1, r1, #1
 800c602:	2000      	movs	r0, #0
 800c604:	460c      	mov	r4, r1
 800c606:	4605      	mov	r5, r0
 800c608:	eb12 0804 	adds.w	r8, r2, r4
 800c60c:	eb43 0905 	adc.w	r9, r3, r5
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	685b      	ldr	r3, [r3, #4]
 800c614:	2200      	movs	r2, #0
 800c616:	469a      	mov	sl, r3
 800c618:	4693      	mov	fp, r2
 800c61a:	4652      	mov	r2, sl
 800c61c:	465b      	mov	r3, fp
 800c61e:	4640      	mov	r0, r8
 800c620:	4649      	mov	r1, r9
 800c622:	f7f4 fb29 	bl	8000c78 <__aeabi_uldivmod>
 800c626:	4602      	mov	r2, r0
 800c628:	460b      	mov	r3, r1
 800c62a:	4613      	mov	r3, r2
 800c62c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c62e:	6a3b      	ldr	r3, [r7, #32]
 800c630:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c634:	d308      	bcc.n	800c648 <UART_SetConfig+0x430>
 800c636:	6a3b      	ldr	r3, [r7, #32]
 800c638:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c63c:	d204      	bcs.n	800c648 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	6a3a      	ldr	r2, [r7, #32]
 800c644:	60da      	str	r2, [r3, #12]
 800c646:	e0ce      	b.n	800c7e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c648:	2301      	movs	r3, #1
 800c64a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c64e:	e0ca      	b.n	800c7e6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	69db      	ldr	r3, [r3, #28]
 800c654:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c658:	d166      	bne.n	800c728 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c65a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c65e:	2b08      	cmp	r3, #8
 800c660:	d827      	bhi.n	800c6b2 <UART_SetConfig+0x49a>
 800c662:	a201      	add	r2, pc, #4	@ (adr r2, 800c668 <UART_SetConfig+0x450>)
 800c664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c668:	0800c68d 	.word	0x0800c68d
 800c66c:	0800c695 	.word	0x0800c695
 800c670:	0800c69d 	.word	0x0800c69d
 800c674:	0800c6b3 	.word	0x0800c6b3
 800c678:	0800c6a3 	.word	0x0800c6a3
 800c67c:	0800c6b3 	.word	0x0800c6b3
 800c680:	0800c6b3 	.word	0x0800c6b3
 800c684:	0800c6b3 	.word	0x0800c6b3
 800c688:	0800c6ab 	.word	0x0800c6ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c68c:	f7fc ff96 	bl	80095bc <HAL_RCC_GetPCLK1Freq>
 800c690:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c692:	e014      	b.n	800c6be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c694:	f7fc ffa8 	bl	80095e8 <HAL_RCC_GetPCLK2Freq>
 800c698:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c69a:	e010      	b.n	800c6be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c69c:	4b4e      	ldr	r3, [pc, #312]	@ (800c7d8 <UART_SetConfig+0x5c0>)
 800c69e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c6a0:	e00d      	b.n	800c6be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c6a2:	f7fc fef3 	bl	800948c <HAL_RCC_GetSysClockFreq>
 800c6a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c6a8:	e009      	b.n	800c6be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c6aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c6ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c6b0:	e005      	b.n	800c6be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c6bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	f000 8090 	beq.w	800c7e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ca:	4a44      	ldr	r2, [pc, #272]	@ (800c7dc <UART_SetConfig+0x5c4>)
 800c6cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6d0:	461a      	mov	r2, r3
 800c6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6d8:	005a      	lsls	r2, r3, #1
 800c6da:	697b      	ldr	r3, [r7, #20]
 800c6dc:	685b      	ldr	r3, [r3, #4]
 800c6de:	085b      	lsrs	r3, r3, #1
 800c6e0:	441a      	add	r2, r3
 800c6e2:	697b      	ldr	r3, [r7, #20]
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6ea:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c6ec:	6a3b      	ldr	r3, [r7, #32]
 800c6ee:	2b0f      	cmp	r3, #15
 800c6f0:	d916      	bls.n	800c720 <UART_SetConfig+0x508>
 800c6f2:	6a3b      	ldr	r3, [r7, #32]
 800c6f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6f8:	d212      	bcs.n	800c720 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c6fa:	6a3b      	ldr	r3, [r7, #32]
 800c6fc:	b29b      	uxth	r3, r3
 800c6fe:	f023 030f 	bic.w	r3, r3, #15
 800c702:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c704:	6a3b      	ldr	r3, [r7, #32]
 800c706:	085b      	lsrs	r3, r3, #1
 800c708:	b29b      	uxth	r3, r3
 800c70a:	f003 0307 	and.w	r3, r3, #7
 800c70e:	b29a      	uxth	r2, r3
 800c710:	8bfb      	ldrh	r3, [r7, #30]
 800c712:	4313      	orrs	r3, r2
 800c714:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c716:	697b      	ldr	r3, [r7, #20]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	8bfa      	ldrh	r2, [r7, #30]
 800c71c:	60da      	str	r2, [r3, #12]
 800c71e:	e062      	b.n	800c7e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c720:	2301      	movs	r3, #1
 800c722:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c726:	e05e      	b.n	800c7e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c728:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c72c:	2b08      	cmp	r3, #8
 800c72e:	d828      	bhi.n	800c782 <UART_SetConfig+0x56a>
 800c730:	a201      	add	r2, pc, #4	@ (adr r2, 800c738 <UART_SetConfig+0x520>)
 800c732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c736:	bf00      	nop
 800c738:	0800c75d 	.word	0x0800c75d
 800c73c:	0800c765 	.word	0x0800c765
 800c740:	0800c76d 	.word	0x0800c76d
 800c744:	0800c783 	.word	0x0800c783
 800c748:	0800c773 	.word	0x0800c773
 800c74c:	0800c783 	.word	0x0800c783
 800c750:	0800c783 	.word	0x0800c783
 800c754:	0800c783 	.word	0x0800c783
 800c758:	0800c77b 	.word	0x0800c77b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c75c:	f7fc ff2e 	bl	80095bc <HAL_RCC_GetPCLK1Freq>
 800c760:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c762:	e014      	b.n	800c78e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c764:	f7fc ff40 	bl	80095e8 <HAL_RCC_GetPCLK2Freq>
 800c768:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c76a:	e010      	b.n	800c78e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c76c:	4b1a      	ldr	r3, [pc, #104]	@ (800c7d8 <UART_SetConfig+0x5c0>)
 800c76e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c770:	e00d      	b.n	800c78e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c772:	f7fc fe8b 	bl	800948c <HAL_RCC_GetSysClockFreq>
 800c776:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c778:	e009      	b.n	800c78e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c77a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c77e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c780:	e005      	b.n	800c78e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c782:	2300      	movs	r3, #0
 800c784:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c786:	2301      	movs	r3, #1
 800c788:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c78c:	bf00      	nop
    }

    if (pclk != 0U)
 800c78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c790:	2b00      	cmp	r3, #0
 800c792:	d028      	beq.n	800c7e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c798:	4a10      	ldr	r2, [pc, #64]	@ (800c7dc <UART_SetConfig+0x5c4>)
 800c79a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c79e:	461a      	mov	r2, r3
 800c7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a2:	fbb3 f2f2 	udiv	r2, r3, r2
 800c7a6:	697b      	ldr	r3, [r7, #20]
 800c7a8:	685b      	ldr	r3, [r3, #4]
 800c7aa:	085b      	lsrs	r3, r3, #1
 800c7ac:	441a      	add	r2, r3
 800c7ae:	697b      	ldr	r3, [r7, #20]
 800c7b0:	685b      	ldr	r3, [r3, #4]
 800c7b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7b6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c7b8:	6a3b      	ldr	r3, [r7, #32]
 800c7ba:	2b0f      	cmp	r3, #15
 800c7bc:	d910      	bls.n	800c7e0 <UART_SetConfig+0x5c8>
 800c7be:	6a3b      	ldr	r3, [r7, #32]
 800c7c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c7c4:	d20c      	bcs.n	800c7e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c7c6:	6a3b      	ldr	r3, [r7, #32]
 800c7c8:	b29a      	uxth	r2, r3
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	60da      	str	r2, [r3, #12]
 800c7d0:	e009      	b.n	800c7e6 <UART_SetConfig+0x5ce>
 800c7d2:	bf00      	nop
 800c7d4:	40008000 	.word	0x40008000
 800c7d8:	00f42400 	.word	0x00f42400
 800c7dc:	0803c6c8 	.word	0x0803c6c8
      }
      else
      {
        ret = HAL_ERROR;
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	2201      	movs	r2, #1
 800c7ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	2201      	movs	r2, #1
 800c7f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	2200      	movs	r2, #0
 800c800:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c802:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c806:	4618      	mov	r0, r3
 800c808:	3730      	adds	r7, #48	@ 0x30
 800c80a:	46bd      	mov	sp, r7
 800c80c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c810 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c810:	b480      	push	{r7}
 800c812:	b083      	sub	sp, #12
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c81c:	f003 0308 	and.w	r3, r3, #8
 800c820:	2b00      	cmp	r3, #0
 800c822:	d00a      	beq.n	800c83a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	430a      	orrs	r2, r1
 800c838:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c83e:	f003 0301 	and.w	r3, r3, #1
 800c842:	2b00      	cmp	r3, #0
 800c844:	d00a      	beq.n	800c85c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	430a      	orrs	r2, r1
 800c85a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c860:	f003 0302 	and.w	r3, r3, #2
 800c864:	2b00      	cmp	r3, #0
 800c866:	d00a      	beq.n	800c87e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	685b      	ldr	r3, [r3, #4]
 800c86e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	430a      	orrs	r2, r1
 800c87c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c882:	f003 0304 	and.w	r3, r3, #4
 800c886:	2b00      	cmp	r3, #0
 800c888:	d00a      	beq.n	800c8a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	685b      	ldr	r3, [r3, #4]
 800c890:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	430a      	orrs	r2, r1
 800c89e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8a4:	f003 0310 	and.w	r3, r3, #16
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d00a      	beq.n	800c8c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	430a      	orrs	r2, r1
 800c8c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8c6:	f003 0320 	and.w	r3, r3, #32
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d00a      	beq.n	800c8e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	689b      	ldr	r3, [r3, #8]
 800c8d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	430a      	orrs	r2, r1
 800c8e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d01a      	beq.n	800c926 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	685b      	ldr	r3, [r3, #4]
 800c8f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	430a      	orrs	r2, r1
 800c904:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c90a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c90e:	d10a      	bne.n	800c926 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	685b      	ldr	r3, [r3, #4]
 800c916:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	430a      	orrs	r2, r1
 800c924:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c92a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d00a      	beq.n	800c948 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	685b      	ldr	r3, [r3, #4]
 800c938:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	430a      	orrs	r2, r1
 800c946:	605a      	str	r2, [r3, #4]
  }
}
 800c948:	bf00      	nop
 800c94a:	370c      	adds	r7, #12
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr

0800c954 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b098      	sub	sp, #96	@ 0x60
 800c958:	af02      	add	r7, sp, #8
 800c95a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2200      	movs	r2, #0
 800c960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c964:	f7f8 fdf6 	bl	8005554 <HAL_GetTick>
 800c968:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f003 0308 	and.w	r3, r3, #8
 800c974:	2b08      	cmp	r3, #8
 800c976:	d12f      	bne.n	800c9d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c978:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c97c:	9300      	str	r3, [sp, #0]
 800c97e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c980:	2200      	movs	r2, #0
 800c982:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f000 f88e 	bl	800caa8 <UART_WaitOnFlagUntilTimeout>
 800c98c:	4603      	mov	r3, r0
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d022      	beq.n	800c9d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c99a:	e853 3f00 	ldrex	r3, [r3]
 800c99e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c9a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c9a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	461a      	mov	r2, r3
 800c9ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c9b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9b8:	e841 2300 	strex	r3, r2, [r1]
 800c9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c9be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d1e6      	bne.n	800c992 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2220      	movs	r2, #32
 800c9c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c9d4:	2303      	movs	r3, #3
 800c9d6:	e063      	b.n	800caa0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	f003 0304 	and.w	r3, r3, #4
 800c9e2:	2b04      	cmp	r3, #4
 800c9e4:	d149      	bne.n	800ca7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c9e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c9ea:	9300      	str	r3, [sp, #0]
 800c9ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 f857 	bl	800caa8 <UART_WaitOnFlagUntilTimeout>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d03c      	beq.n	800ca7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca08:	e853 3f00 	ldrex	r3, [r3]
 800ca0c:	623b      	str	r3, [r7, #32]
   return(result);
 800ca0e:	6a3b      	ldr	r3, [r7, #32]
 800ca10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	461a      	mov	r2, r3
 800ca1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca1e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca26:	e841 2300 	strex	r3, r2, [r1]
 800ca2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d1e6      	bne.n	800ca00 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	3308      	adds	r3, #8
 800ca38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	e853 3f00 	ldrex	r3, [r3]
 800ca40:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	f023 0301 	bic.w	r3, r3, #1
 800ca48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	3308      	adds	r3, #8
 800ca50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca52:	61fa      	str	r2, [r7, #28]
 800ca54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca56:	69b9      	ldr	r1, [r7, #24]
 800ca58:	69fa      	ldr	r2, [r7, #28]
 800ca5a:	e841 2300 	strex	r3, r2, [r1]
 800ca5e:	617b      	str	r3, [r7, #20]
   return(result);
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d1e5      	bne.n	800ca32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2220      	movs	r2, #32
 800ca6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2200      	movs	r2, #0
 800ca72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ca76:	2303      	movs	r3, #3
 800ca78:	e012      	b.n	800caa0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2220      	movs	r2, #32
 800ca7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2220      	movs	r2, #32
 800ca86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2200      	movs	r2, #0
 800ca94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca9e:	2300      	movs	r3, #0
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	3758      	adds	r7, #88	@ 0x58
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}

0800caa8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	60f8      	str	r0, [r7, #12]
 800cab0:	60b9      	str	r1, [r7, #8]
 800cab2:	603b      	str	r3, [r7, #0]
 800cab4:	4613      	mov	r3, r2
 800cab6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cab8:	e049      	b.n	800cb4e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800caba:	69bb      	ldr	r3, [r7, #24]
 800cabc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cac0:	d045      	beq.n	800cb4e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cac2:	f7f8 fd47 	bl	8005554 <HAL_GetTick>
 800cac6:	4602      	mov	r2, r0
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	1ad3      	subs	r3, r2, r3
 800cacc:	69ba      	ldr	r2, [r7, #24]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d302      	bcc.n	800cad8 <UART_WaitOnFlagUntilTimeout+0x30>
 800cad2:	69bb      	ldr	r3, [r7, #24]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d101      	bne.n	800cadc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cad8:	2303      	movs	r3, #3
 800cada:	e048      	b.n	800cb6e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f003 0304 	and.w	r3, r3, #4
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d031      	beq.n	800cb4e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	69db      	ldr	r3, [r3, #28]
 800caf0:	f003 0308 	and.w	r3, r3, #8
 800caf4:	2b08      	cmp	r3, #8
 800caf6:	d110      	bne.n	800cb1a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	2208      	movs	r2, #8
 800cafe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cb00:	68f8      	ldr	r0, [r7, #12]
 800cb02:	f000 f838 	bl	800cb76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	2208      	movs	r2, #8
 800cb0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	2200      	movs	r2, #0
 800cb12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800cb16:	2301      	movs	r3, #1
 800cb18:	e029      	b.n	800cb6e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	69db      	ldr	r3, [r3, #28]
 800cb20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cb24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cb28:	d111      	bne.n	800cb4e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cb32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cb34:	68f8      	ldr	r0, [r7, #12]
 800cb36:	f000 f81e 	bl	800cb76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2220      	movs	r2, #32
 800cb3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	2200      	movs	r2, #0
 800cb46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800cb4a:	2303      	movs	r3, #3
 800cb4c:	e00f      	b.n	800cb6e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	69da      	ldr	r2, [r3, #28]
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	4013      	ands	r3, r2
 800cb58:	68ba      	ldr	r2, [r7, #8]
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	bf0c      	ite	eq
 800cb5e:	2301      	moveq	r3, #1
 800cb60:	2300      	movne	r3, #0
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	461a      	mov	r2, r3
 800cb66:	79fb      	ldrb	r3, [r7, #7]
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	d0a6      	beq.n	800caba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cb6c:	2300      	movs	r3, #0
}
 800cb6e:	4618      	mov	r0, r3
 800cb70:	3710      	adds	r7, #16
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}

0800cb76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cb76:	b480      	push	{r7}
 800cb78:	b095      	sub	sp, #84	@ 0x54
 800cb7a:	af00      	add	r7, sp, #0
 800cb7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb86:	e853 3f00 	ldrex	r3, [r3]
 800cb8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cb8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	461a      	mov	r2, r3
 800cb9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb9c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cba0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cba2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cba4:	e841 2300 	strex	r3, r2, [r1]
 800cba8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cbaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d1e6      	bne.n	800cb7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	3308      	adds	r3, #8
 800cbb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbb8:	6a3b      	ldr	r3, [r7, #32]
 800cbba:	e853 3f00 	ldrex	r3, [r3]
 800cbbe:	61fb      	str	r3, [r7, #28]
   return(result);
 800cbc0:	69fb      	ldr	r3, [r7, #28]
 800cbc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cbc6:	f023 0301 	bic.w	r3, r3, #1
 800cbca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	3308      	adds	r3, #8
 800cbd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cbd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cbd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cbda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cbdc:	e841 2300 	strex	r3, r2, [r1]
 800cbe0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d1e3      	bne.n	800cbb0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d118      	bne.n	800cc22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	e853 3f00 	ldrex	r3, [r3]
 800cbfc:	60bb      	str	r3, [r7, #8]
   return(result);
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	f023 0310 	bic.w	r3, r3, #16
 800cc04:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	461a      	mov	r2, r3
 800cc0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc0e:	61bb      	str	r3, [r7, #24]
 800cc10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc12:	6979      	ldr	r1, [r7, #20]
 800cc14:	69ba      	ldr	r2, [r7, #24]
 800cc16:	e841 2300 	strex	r3, r2, [r1]
 800cc1a:	613b      	str	r3, [r7, #16]
   return(result);
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d1e6      	bne.n	800cbf0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2220      	movs	r2, #32
 800cc26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2200      	movs	r2, #0
 800cc34:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cc36:	bf00      	nop
 800cc38:	3754      	adds	r7, #84	@ 0x54
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc40:	4770      	bx	lr
	...

0800cc44 <findslot>:
 800cc44:	4b0a      	ldr	r3, [pc, #40]	@ (800cc70 <findslot+0x2c>)
 800cc46:	b510      	push	{r4, lr}
 800cc48:	4604      	mov	r4, r0
 800cc4a:	6818      	ldr	r0, [r3, #0]
 800cc4c:	b118      	cbz	r0, 800cc56 <findslot+0x12>
 800cc4e:	6a03      	ldr	r3, [r0, #32]
 800cc50:	b90b      	cbnz	r3, 800cc56 <findslot+0x12>
 800cc52:	f000 fe1f 	bl	800d894 <__sinit>
 800cc56:	2c13      	cmp	r4, #19
 800cc58:	d807      	bhi.n	800cc6a <findslot+0x26>
 800cc5a:	4806      	ldr	r0, [pc, #24]	@ (800cc74 <findslot+0x30>)
 800cc5c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800cc60:	3201      	adds	r2, #1
 800cc62:	d002      	beq.n	800cc6a <findslot+0x26>
 800cc64:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800cc68:	bd10      	pop	{r4, pc}
 800cc6a:	2000      	movs	r0, #0
 800cc6c:	e7fc      	b.n	800cc68 <findslot+0x24>
 800cc6e:	bf00      	nop
 800cc70:	20000770 	.word	0x20000770
 800cc74:	20003170 	.word	0x20003170

0800cc78 <error>:
 800cc78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc7a:	4604      	mov	r4, r0
 800cc7c:	f001 f8be 	bl	800ddfc <__errno>
 800cc80:	2613      	movs	r6, #19
 800cc82:	4605      	mov	r5, r0
 800cc84:	2700      	movs	r7, #0
 800cc86:	4630      	mov	r0, r6
 800cc88:	4639      	mov	r1, r7
 800cc8a:	beab      	bkpt	0x00ab
 800cc8c:	4606      	mov	r6, r0
 800cc8e:	602e      	str	r6, [r5, #0]
 800cc90:	4620      	mov	r0, r4
 800cc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cc94 <checkerror>:
 800cc94:	1c43      	adds	r3, r0, #1
 800cc96:	d101      	bne.n	800cc9c <checkerror+0x8>
 800cc98:	f7ff bfee 	b.w	800cc78 <error>
 800cc9c:	4770      	bx	lr

0800cc9e <_swiread>:
 800cc9e:	b530      	push	{r4, r5, lr}
 800cca0:	b085      	sub	sp, #20
 800cca2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800cca6:	9203      	str	r2, [sp, #12]
 800cca8:	2406      	movs	r4, #6
 800ccaa:	ad01      	add	r5, sp, #4
 800ccac:	4620      	mov	r0, r4
 800ccae:	4629      	mov	r1, r5
 800ccb0:	beab      	bkpt	0x00ab
 800ccb2:	4604      	mov	r4, r0
 800ccb4:	4620      	mov	r0, r4
 800ccb6:	f7ff ffed 	bl	800cc94 <checkerror>
 800ccba:	b005      	add	sp, #20
 800ccbc:	bd30      	pop	{r4, r5, pc}

0800ccbe <_read>:
 800ccbe:	b570      	push	{r4, r5, r6, lr}
 800ccc0:	460e      	mov	r6, r1
 800ccc2:	4614      	mov	r4, r2
 800ccc4:	f7ff ffbe 	bl	800cc44 <findslot>
 800ccc8:	4605      	mov	r5, r0
 800ccca:	b930      	cbnz	r0, 800ccda <_read+0x1c>
 800cccc:	f001 f896 	bl	800ddfc <__errno>
 800ccd0:	2309      	movs	r3, #9
 800ccd2:	6003      	str	r3, [r0, #0]
 800ccd4:	f04f 30ff 	mov.w	r0, #4294967295
 800ccd8:	bd70      	pop	{r4, r5, r6, pc}
 800ccda:	6800      	ldr	r0, [r0, #0]
 800ccdc:	4622      	mov	r2, r4
 800ccde:	4631      	mov	r1, r6
 800cce0:	f7ff ffdd 	bl	800cc9e <_swiread>
 800cce4:	1c43      	adds	r3, r0, #1
 800cce6:	d0f5      	beq.n	800ccd4 <_read+0x16>
 800cce8:	686b      	ldr	r3, [r5, #4]
 800ccea:	1a20      	subs	r0, r4, r0
 800ccec:	4403      	add	r3, r0
 800ccee:	606b      	str	r3, [r5, #4]
 800ccf0:	e7f2      	b.n	800ccd8 <_read+0x1a>

0800ccf2 <_swilseek>:
 800ccf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccf4:	460c      	mov	r4, r1
 800ccf6:	4616      	mov	r6, r2
 800ccf8:	f7ff ffa4 	bl	800cc44 <findslot>
 800ccfc:	4605      	mov	r5, r0
 800ccfe:	b940      	cbnz	r0, 800cd12 <_swilseek+0x20>
 800cd00:	f001 f87c 	bl	800ddfc <__errno>
 800cd04:	2309      	movs	r3, #9
 800cd06:	6003      	str	r3, [r0, #0]
 800cd08:	f04f 34ff 	mov.w	r4, #4294967295
 800cd0c:	4620      	mov	r0, r4
 800cd0e:	b003      	add	sp, #12
 800cd10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd12:	2e02      	cmp	r6, #2
 800cd14:	d903      	bls.n	800cd1e <_swilseek+0x2c>
 800cd16:	f001 f871 	bl	800ddfc <__errno>
 800cd1a:	2316      	movs	r3, #22
 800cd1c:	e7f3      	b.n	800cd06 <_swilseek+0x14>
 800cd1e:	2e01      	cmp	r6, #1
 800cd20:	d112      	bne.n	800cd48 <_swilseek+0x56>
 800cd22:	6843      	ldr	r3, [r0, #4]
 800cd24:	18e4      	adds	r4, r4, r3
 800cd26:	d4f6      	bmi.n	800cd16 <_swilseek+0x24>
 800cd28:	682b      	ldr	r3, [r5, #0]
 800cd2a:	260a      	movs	r6, #10
 800cd2c:	e9cd 3400 	strd	r3, r4, [sp]
 800cd30:	466f      	mov	r7, sp
 800cd32:	4630      	mov	r0, r6
 800cd34:	4639      	mov	r1, r7
 800cd36:	beab      	bkpt	0x00ab
 800cd38:	4606      	mov	r6, r0
 800cd3a:	4630      	mov	r0, r6
 800cd3c:	f7ff ffaa 	bl	800cc94 <checkerror>
 800cd40:	2800      	cmp	r0, #0
 800cd42:	dbe1      	blt.n	800cd08 <_swilseek+0x16>
 800cd44:	606c      	str	r4, [r5, #4]
 800cd46:	e7e1      	b.n	800cd0c <_swilseek+0x1a>
 800cd48:	2e02      	cmp	r6, #2
 800cd4a:	6803      	ldr	r3, [r0, #0]
 800cd4c:	d1ec      	bne.n	800cd28 <_swilseek+0x36>
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	260c      	movs	r6, #12
 800cd52:	466f      	mov	r7, sp
 800cd54:	4630      	mov	r0, r6
 800cd56:	4639      	mov	r1, r7
 800cd58:	beab      	bkpt	0x00ab
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	4630      	mov	r0, r6
 800cd5e:	f7ff ff99 	bl	800cc94 <checkerror>
 800cd62:	1c43      	adds	r3, r0, #1
 800cd64:	d0d0      	beq.n	800cd08 <_swilseek+0x16>
 800cd66:	4404      	add	r4, r0
 800cd68:	e7de      	b.n	800cd28 <_swilseek+0x36>

0800cd6a <_lseek>:
 800cd6a:	f7ff bfc2 	b.w	800ccf2 <_swilseek>

0800cd6e <_swiwrite>:
 800cd6e:	b530      	push	{r4, r5, lr}
 800cd70:	b085      	sub	sp, #20
 800cd72:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800cd76:	9203      	str	r2, [sp, #12]
 800cd78:	2405      	movs	r4, #5
 800cd7a:	ad01      	add	r5, sp, #4
 800cd7c:	4620      	mov	r0, r4
 800cd7e:	4629      	mov	r1, r5
 800cd80:	beab      	bkpt	0x00ab
 800cd82:	4604      	mov	r4, r0
 800cd84:	4620      	mov	r0, r4
 800cd86:	f7ff ff85 	bl	800cc94 <checkerror>
 800cd8a:	b005      	add	sp, #20
 800cd8c:	bd30      	pop	{r4, r5, pc}

0800cd8e <_write>:
 800cd8e:	b570      	push	{r4, r5, r6, lr}
 800cd90:	460e      	mov	r6, r1
 800cd92:	4615      	mov	r5, r2
 800cd94:	f7ff ff56 	bl	800cc44 <findslot>
 800cd98:	4604      	mov	r4, r0
 800cd9a:	b930      	cbnz	r0, 800cdaa <_write+0x1c>
 800cd9c:	f001 f82e 	bl	800ddfc <__errno>
 800cda0:	2309      	movs	r3, #9
 800cda2:	6003      	str	r3, [r0, #0]
 800cda4:	f04f 30ff 	mov.w	r0, #4294967295
 800cda8:	bd70      	pop	{r4, r5, r6, pc}
 800cdaa:	6800      	ldr	r0, [r0, #0]
 800cdac:	462a      	mov	r2, r5
 800cdae:	4631      	mov	r1, r6
 800cdb0:	f7ff ffdd 	bl	800cd6e <_swiwrite>
 800cdb4:	1e03      	subs	r3, r0, #0
 800cdb6:	dbf5      	blt.n	800cda4 <_write+0x16>
 800cdb8:	6862      	ldr	r2, [r4, #4]
 800cdba:	1ae8      	subs	r0, r5, r3
 800cdbc:	4402      	add	r2, r0
 800cdbe:	42ab      	cmp	r3, r5
 800cdc0:	6062      	str	r2, [r4, #4]
 800cdc2:	d1f1      	bne.n	800cda8 <_write+0x1a>
 800cdc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cdc8:	2000      	movs	r0, #0
 800cdca:	f7ff bf55 	b.w	800cc78 <error>

0800cdce <_swiclose>:
 800cdce:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cdd0:	2402      	movs	r4, #2
 800cdd2:	9001      	str	r0, [sp, #4]
 800cdd4:	ad01      	add	r5, sp, #4
 800cdd6:	4620      	mov	r0, r4
 800cdd8:	4629      	mov	r1, r5
 800cdda:	beab      	bkpt	0x00ab
 800cddc:	4604      	mov	r4, r0
 800cdde:	4620      	mov	r0, r4
 800cde0:	f7ff ff58 	bl	800cc94 <checkerror>
 800cde4:	b003      	add	sp, #12
 800cde6:	bd30      	pop	{r4, r5, pc}

0800cde8 <_close>:
 800cde8:	b538      	push	{r3, r4, r5, lr}
 800cdea:	4605      	mov	r5, r0
 800cdec:	f7ff ff2a 	bl	800cc44 <findslot>
 800cdf0:	4604      	mov	r4, r0
 800cdf2:	b930      	cbnz	r0, 800ce02 <_close+0x1a>
 800cdf4:	f001 f802 	bl	800ddfc <__errno>
 800cdf8:	2309      	movs	r3, #9
 800cdfa:	6003      	str	r3, [r0, #0]
 800cdfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ce00:	bd38      	pop	{r3, r4, r5, pc}
 800ce02:	3d01      	subs	r5, #1
 800ce04:	2d01      	cmp	r5, #1
 800ce06:	d809      	bhi.n	800ce1c <_close+0x34>
 800ce08:	4b09      	ldr	r3, [pc, #36]	@ (800ce30 <_close+0x48>)
 800ce0a:	689a      	ldr	r2, [r3, #8]
 800ce0c:	691b      	ldr	r3, [r3, #16]
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	d104      	bne.n	800ce1c <_close+0x34>
 800ce12:	f04f 33ff 	mov.w	r3, #4294967295
 800ce16:	6003      	str	r3, [r0, #0]
 800ce18:	2000      	movs	r0, #0
 800ce1a:	e7f1      	b.n	800ce00 <_close+0x18>
 800ce1c:	6820      	ldr	r0, [r4, #0]
 800ce1e:	f7ff ffd6 	bl	800cdce <_swiclose>
 800ce22:	2800      	cmp	r0, #0
 800ce24:	d1ec      	bne.n	800ce00 <_close+0x18>
 800ce26:	f04f 33ff 	mov.w	r3, #4294967295
 800ce2a:	6023      	str	r3, [r4, #0]
 800ce2c:	e7e8      	b.n	800ce00 <_close+0x18>
 800ce2e:	bf00      	nop
 800ce30:	20003170 	.word	0x20003170

0800ce34 <_getpid>:
 800ce34:	2001      	movs	r0, #1
 800ce36:	4770      	bx	lr

0800ce38 <_swistat>:
 800ce38:	b570      	push	{r4, r5, r6, lr}
 800ce3a:	460c      	mov	r4, r1
 800ce3c:	f7ff ff02 	bl	800cc44 <findslot>
 800ce40:	4605      	mov	r5, r0
 800ce42:	b930      	cbnz	r0, 800ce52 <_swistat+0x1a>
 800ce44:	f000 ffda 	bl	800ddfc <__errno>
 800ce48:	2309      	movs	r3, #9
 800ce4a:	6003      	str	r3, [r0, #0]
 800ce4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce50:	bd70      	pop	{r4, r5, r6, pc}
 800ce52:	6863      	ldr	r3, [r4, #4]
 800ce54:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ce58:	6063      	str	r3, [r4, #4]
 800ce5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce5e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800ce60:	260c      	movs	r6, #12
 800ce62:	4630      	mov	r0, r6
 800ce64:	4629      	mov	r1, r5
 800ce66:	beab      	bkpt	0x00ab
 800ce68:	4605      	mov	r5, r0
 800ce6a:	4628      	mov	r0, r5
 800ce6c:	f7ff ff12 	bl	800cc94 <checkerror>
 800ce70:	1c43      	adds	r3, r0, #1
 800ce72:	d0eb      	beq.n	800ce4c <_swistat+0x14>
 800ce74:	6120      	str	r0, [r4, #16]
 800ce76:	2000      	movs	r0, #0
 800ce78:	e7ea      	b.n	800ce50 <_swistat+0x18>

0800ce7a <_fstat>:
 800ce7a:	460b      	mov	r3, r1
 800ce7c:	b510      	push	{r4, lr}
 800ce7e:	2100      	movs	r1, #0
 800ce80:	4604      	mov	r4, r0
 800ce82:	2258      	movs	r2, #88	@ 0x58
 800ce84:	4618      	mov	r0, r3
 800ce86:	f000 fee1 	bl	800dc4c <memset>
 800ce8a:	4601      	mov	r1, r0
 800ce8c:	4620      	mov	r0, r4
 800ce8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce92:	f7ff bfd1 	b.w	800ce38 <_swistat>

0800ce96 <_isatty>:
 800ce96:	b570      	push	{r4, r5, r6, lr}
 800ce98:	f7ff fed4 	bl	800cc44 <findslot>
 800ce9c:	2409      	movs	r4, #9
 800ce9e:	4605      	mov	r5, r0
 800cea0:	b920      	cbnz	r0, 800ceac <_isatty+0x16>
 800cea2:	f000 ffab 	bl	800ddfc <__errno>
 800cea6:	6004      	str	r4, [r0, #0]
 800cea8:	2000      	movs	r0, #0
 800ceaa:	bd70      	pop	{r4, r5, r6, pc}
 800ceac:	4620      	mov	r0, r4
 800ceae:	4629      	mov	r1, r5
 800ceb0:	beab      	bkpt	0x00ab
 800ceb2:	4604      	mov	r4, r0
 800ceb4:	2c01      	cmp	r4, #1
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	d0f7      	beq.n	800ceaa <_isatty+0x14>
 800ceba:	f000 ff9f 	bl	800ddfc <__errno>
 800cebe:	2513      	movs	r5, #19
 800cec0:	4604      	mov	r4, r0
 800cec2:	2600      	movs	r6, #0
 800cec4:	4628      	mov	r0, r5
 800cec6:	4631      	mov	r1, r6
 800cec8:	beab      	bkpt	0x00ab
 800ceca:	4605      	mov	r5, r0
 800cecc:	6025      	str	r5, [r4, #0]
 800cece:	e7eb      	b.n	800cea8 <_isatty+0x12>

0800ced0 <__cvt>:
 800ced0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ced4:	ec57 6b10 	vmov	r6, r7, d0
 800ced8:	2f00      	cmp	r7, #0
 800ceda:	460c      	mov	r4, r1
 800cedc:	4619      	mov	r1, r3
 800cede:	463b      	mov	r3, r7
 800cee0:	bfbb      	ittet	lt
 800cee2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cee6:	461f      	movlt	r7, r3
 800cee8:	2300      	movge	r3, #0
 800ceea:	232d      	movlt	r3, #45	@ 0x2d
 800ceec:	700b      	strb	r3, [r1, #0]
 800ceee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cef0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cef4:	4691      	mov	r9, r2
 800cef6:	f023 0820 	bic.w	r8, r3, #32
 800cefa:	bfbc      	itt	lt
 800cefc:	4632      	movlt	r2, r6
 800cefe:	4616      	movlt	r6, r2
 800cf00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cf04:	d005      	beq.n	800cf12 <__cvt+0x42>
 800cf06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cf0a:	d100      	bne.n	800cf0e <__cvt+0x3e>
 800cf0c:	3401      	adds	r4, #1
 800cf0e:	2102      	movs	r1, #2
 800cf10:	e000      	b.n	800cf14 <__cvt+0x44>
 800cf12:	2103      	movs	r1, #3
 800cf14:	ab03      	add	r3, sp, #12
 800cf16:	9301      	str	r3, [sp, #4]
 800cf18:	ab02      	add	r3, sp, #8
 800cf1a:	9300      	str	r3, [sp, #0]
 800cf1c:	ec47 6b10 	vmov	d0, r6, r7
 800cf20:	4653      	mov	r3, sl
 800cf22:	4622      	mov	r2, r4
 800cf24:	f001 f84c 	bl	800dfc0 <_dtoa_r>
 800cf28:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cf2c:	4605      	mov	r5, r0
 800cf2e:	d119      	bne.n	800cf64 <__cvt+0x94>
 800cf30:	f019 0f01 	tst.w	r9, #1
 800cf34:	d00e      	beq.n	800cf54 <__cvt+0x84>
 800cf36:	eb00 0904 	add.w	r9, r0, r4
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	4630      	mov	r0, r6
 800cf40:	4639      	mov	r1, r7
 800cf42:	f7f3 fdd9 	bl	8000af8 <__aeabi_dcmpeq>
 800cf46:	b108      	cbz	r0, 800cf4c <__cvt+0x7c>
 800cf48:	f8cd 900c 	str.w	r9, [sp, #12]
 800cf4c:	2230      	movs	r2, #48	@ 0x30
 800cf4e:	9b03      	ldr	r3, [sp, #12]
 800cf50:	454b      	cmp	r3, r9
 800cf52:	d31e      	bcc.n	800cf92 <__cvt+0xc2>
 800cf54:	9b03      	ldr	r3, [sp, #12]
 800cf56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf58:	1b5b      	subs	r3, r3, r5
 800cf5a:	4628      	mov	r0, r5
 800cf5c:	6013      	str	r3, [r2, #0]
 800cf5e:	b004      	add	sp, #16
 800cf60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cf68:	eb00 0904 	add.w	r9, r0, r4
 800cf6c:	d1e5      	bne.n	800cf3a <__cvt+0x6a>
 800cf6e:	7803      	ldrb	r3, [r0, #0]
 800cf70:	2b30      	cmp	r3, #48	@ 0x30
 800cf72:	d10a      	bne.n	800cf8a <__cvt+0xba>
 800cf74:	2200      	movs	r2, #0
 800cf76:	2300      	movs	r3, #0
 800cf78:	4630      	mov	r0, r6
 800cf7a:	4639      	mov	r1, r7
 800cf7c:	f7f3 fdbc 	bl	8000af8 <__aeabi_dcmpeq>
 800cf80:	b918      	cbnz	r0, 800cf8a <__cvt+0xba>
 800cf82:	f1c4 0401 	rsb	r4, r4, #1
 800cf86:	f8ca 4000 	str.w	r4, [sl]
 800cf8a:	f8da 3000 	ldr.w	r3, [sl]
 800cf8e:	4499      	add	r9, r3
 800cf90:	e7d3      	b.n	800cf3a <__cvt+0x6a>
 800cf92:	1c59      	adds	r1, r3, #1
 800cf94:	9103      	str	r1, [sp, #12]
 800cf96:	701a      	strb	r2, [r3, #0]
 800cf98:	e7d9      	b.n	800cf4e <__cvt+0x7e>

0800cf9a <__exponent>:
 800cf9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf9c:	2900      	cmp	r1, #0
 800cf9e:	bfba      	itte	lt
 800cfa0:	4249      	neglt	r1, r1
 800cfa2:	232d      	movlt	r3, #45	@ 0x2d
 800cfa4:	232b      	movge	r3, #43	@ 0x2b
 800cfa6:	2909      	cmp	r1, #9
 800cfa8:	7002      	strb	r2, [r0, #0]
 800cfaa:	7043      	strb	r3, [r0, #1]
 800cfac:	dd29      	ble.n	800d002 <__exponent+0x68>
 800cfae:	f10d 0307 	add.w	r3, sp, #7
 800cfb2:	461d      	mov	r5, r3
 800cfb4:	270a      	movs	r7, #10
 800cfb6:	461a      	mov	r2, r3
 800cfb8:	fbb1 f6f7 	udiv	r6, r1, r7
 800cfbc:	fb07 1416 	mls	r4, r7, r6, r1
 800cfc0:	3430      	adds	r4, #48	@ 0x30
 800cfc2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cfc6:	460c      	mov	r4, r1
 800cfc8:	2c63      	cmp	r4, #99	@ 0x63
 800cfca:	f103 33ff 	add.w	r3, r3, #4294967295
 800cfce:	4631      	mov	r1, r6
 800cfd0:	dcf1      	bgt.n	800cfb6 <__exponent+0x1c>
 800cfd2:	3130      	adds	r1, #48	@ 0x30
 800cfd4:	1e94      	subs	r4, r2, #2
 800cfd6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cfda:	1c41      	adds	r1, r0, #1
 800cfdc:	4623      	mov	r3, r4
 800cfde:	42ab      	cmp	r3, r5
 800cfe0:	d30a      	bcc.n	800cff8 <__exponent+0x5e>
 800cfe2:	f10d 0309 	add.w	r3, sp, #9
 800cfe6:	1a9b      	subs	r3, r3, r2
 800cfe8:	42ac      	cmp	r4, r5
 800cfea:	bf88      	it	hi
 800cfec:	2300      	movhi	r3, #0
 800cfee:	3302      	adds	r3, #2
 800cff0:	4403      	add	r3, r0
 800cff2:	1a18      	subs	r0, r3, r0
 800cff4:	b003      	add	sp, #12
 800cff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cff8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cffc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d000:	e7ed      	b.n	800cfde <__exponent+0x44>
 800d002:	2330      	movs	r3, #48	@ 0x30
 800d004:	3130      	adds	r1, #48	@ 0x30
 800d006:	7083      	strb	r3, [r0, #2]
 800d008:	70c1      	strb	r1, [r0, #3]
 800d00a:	1d03      	adds	r3, r0, #4
 800d00c:	e7f1      	b.n	800cff2 <__exponent+0x58>
	...

0800d010 <_printf_float>:
 800d010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d014:	b08d      	sub	sp, #52	@ 0x34
 800d016:	460c      	mov	r4, r1
 800d018:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d01c:	4616      	mov	r6, r2
 800d01e:	461f      	mov	r7, r3
 800d020:	4605      	mov	r5, r0
 800d022:	f000 fea1 	bl	800dd68 <_localeconv_r>
 800d026:	6803      	ldr	r3, [r0, #0]
 800d028:	9304      	str	r3, [sp, #16]
 800d02a:	4618      	mov	r0, r3
 800d02c:	f7f3 f938 	bl	80002a0 <strlen>
 800d030:	2300      	movs	r3, #0
 800d032:	930a      	str	r3, [sp, #40]	@ 0x28
 800d034:	f8d8 3000 	ldr.w	r3, [r8]
 800d038:	9005      	str	r0, [sp, #20]
 800d03a:	3307      	adds	r3, #7
 800d03c:	f023 0307 	bic.w	r3, r3, #7
 800d040:	f103 0208 	add.w	r2, r3, #8
 800d044:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d048:	f8d4 b000 	ldr.w	fp, [r4]
 800d04c:	f8c8 2000 	str.w	r2, [r8]
 800d050:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d054:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d058:	9307      	str	r3, [sp, #28]
 800d05a:	f8cd 8018 	str.w	r8, [sp, #24]
 800d05e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d062:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d066:	4b9c      	ldr	r3, [pc, #624]	@ (800d2d8 <_printf_float+0x2c8>)
 800d068:	f04f 32ff 	mov.w	r2, #4294967295
 800d06c:	f7f3 fd76 	bl	8000b5c <__aeabi_dcmpun>
 800d070:	bb70      	cbnz	r0, 800d0d0 <_printf_float+0xc0>
 800d072:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d076:	4b98      	ldr	r3, [pc, #608]	@ (800d2d8 <_printf_float+0x2c8>)
 800d078:	f04f 32ff 	mov.w	r2, #4294967295
 800d07c:	f7f3 fd50 	bl	8000b20 <__aeabi_dcmple>
 800d080:	bb30      	cbnz	r0, 800d0d0 <_printf_float+0xc0>
 800d082:	2200      	movs	r2, #0
 800d084:	2300      	movs	r3, #0
 800d086:	4640      	mov	r0, r8
 800d088:	4649      	mov	r1, r9
 800d08a:	f7f3 fd3f 	bl	8000b0c <__aeabi_dcmplt>
 800d08e:	b110      	cbz	r0, 800d096 <_printf_float+0x86>
 800d090:	232d      	movs	r3, #45	@ 0x2d
 800d092:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d096:	4a91      	ldr	r2, [pc, #580]	@ (800d2dc <_printf_float+0x2cc>)
 800d098:	4b91      	ldr	r3, [pc, #580]	@ (800d2e0 <_printf_float+0x2d0>)
 800d09a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d09e:	bf8c      	ite	hi
 800d0a0:	4690      	movhi	r8, r2
 800d0a2:	4698      	movls	r8, r3
 800d0a4:	2303      	movs	r3, #3
 800d0a6:	6123      	str	r3, [r4, #16]
 800d0a8:	f02b 0304 	bic.w	r3, fp, #4
 800d0ac:	6023      	str	r3, [r4, #0]
 800d0ae:	f04f 0900 	mov.w	r9, #0
 800d0b2:	9700      	str	r7, [sp, #0]
 800d0b4:	4633      	mov	r3, r6
 800d0b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d0b8:	4621      	mov	r1, r4
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	f000 f9d2 	bl	800d464 <_printf_common>
 800d0c0:	3001      	adds	r0, #1
 800d0c2:	f040 808d 	bne.w	800d1e0 <_printf_float+0x1d0>
 800d0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0ca:	b00d      	add	sp, #52	@ 0x34
 800d0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0d0:	4642      	mov	r2, r8
 800d0d2:	464b      	mov	r3, r9
 800d0d4:	4640      	mov	r0, r8
 800d0d6:	4649      	mov	r1, r9
 800d0d8:	f7f3 fd40 	bl	8000b5c <__aeabi_dcmpun>
 800d0dc:	b140      	cbz	r0, 800d0f0 <_printf_float+0xe0>
 800d0de:	464b      	mov	r3, r9
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	bfbc      	itt	lt
 800d0e4:	232d      	movlt	r3, #45	@ 0x2d
 800d0e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d0ea:	4a7e      	ldr	r2, [pc, #504]	@ (800d2e4 <_printf_float+0x2d4>)
 800d0ec:	4b7e      	ldr	r3, [pc, #504]	@ (800d2e8 <_printf_float+0x2d8>)
 800d0ee:	e7d4      	b.n	800d09a <_printf_float+0x8a>
 800d0f0:	6863      	ldr	r3, [r4, #4]
 800d0f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d0f6:	9206      	str	r2, [sp, #24]
 800d0f8:	1c5a      	adds	r2, r3, #1
 800d0fa:	d13b      	bne.n	800d174 <_printf_float+0x164>
 800d0fc:	2306      	movs	r3, #6
 800d0fe:	6063      	str	r3, [r4, #4]
 800d100:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d104:	2300      	movs	r3, #0
 800d106:	6022      	str	r2, [r4, #0]
 800d108:	9303      	str	r3, [sp, #12]
 800d10a:	ab0a      	add	r3, sp, #40	@ 0x28
 800d10c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d110:	ab09      	add	r3, sp, #36	@ 0x24
 800d112:	9300      	str	r3, [sp, #0]
 800d114:	6861      	ldr	r1, [r4, #4]
 800d116:	ec49 8b10 	vmov	d0, r8, r9
 800d11a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d11e:	4628      	mov	r0, r5
 800d120:	f7ff fed6 	bl	800ced0 <__cvt>
 800d124:	9b06      	ldr	r3, [sp, #24]
 800d126:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d128:	2b47      	cmp	r3, #71	@ 0x47
 800d12a:	4680      	mov	r8, r0
 800d12c:	d129      	bne.n	800d182 <_printf_float+0x172>
 800d12e:	1cc8      	adds	r0, r1, #3
 800d130:	db02      	blt.n	800d138 <_printf_float+0x128>
 800d132:	6863      	ldr	r3, [r4, #4]
 800d134:	4299      	cmp	r1, r3
 800d136:	dd41      	ble.n	800d1bc <_printf_float+0x1ac>
 800d138:	f1aa 0a02 	sub.w	sl, sl, #2
 800d13c:	fa5f fa8a 	uxtb.w	sl, sl
 800d140:	3901      	subs	r1, #1
 800d142:	4652      	mov	r2, sl
 800d144:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d148:	9109      	str	r1, [sp, #36]	@ 0x24
 800d14a:	f7ff ff26 	bl	800cf9a <__exponent>
 800d14e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d150:	1813      	adds	r3, r2, r0
 800d152:	2a01      	cmp	r2, #1
 800d154:	4681      	mov	r9, r0
 800d156:	6123      	str	r3, [r4, #16]
 800d158:	dc02      	bgt.n	800d160 <_printf_float+0x150>
 800d15a:	6822      	ldr	r2, [r4, #0]
 800d15c:	07d2      	lsls	r2, r2, #31
 800d15e:	d501      	bpl.n	800d164 <_printf_float+0x154>
 800d160:	3301      	adds	r3, #1
 800d162:	6123      	str	r3, [r4, #16]
 800d164:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d0a2      	beq.n	800d0b2 <_printf_float+0xa2>
 800d16c:	232d      	movs	r3, #45	@ 0x2d
 800d16e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d172:	e79e      	b.n	800d0b2 <_printf_float+0xa2>
 800d174:	9a06      	ldr	r2, [sp, #24]
 800d176:	2a47      	cmp	r2, #71	@ 0x47
 800d178:	d1c2      	bne.n	800d100 <_printf_float+0xf0>
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d1c0      	bne.n	800d100 <_printf_float+0xf0>
 800d17e:	2301      	movs	r3, #1
 800d180:	e7bd      	b.n	800d0fe <_printf_float+0xee>
 800d182:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d186:	d9db      	bls.n	800d140 <_printf_float+0x130>
 800d188:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d18c:	d118      	bne.n	800d1c0 <_printf_float+0x1b0>
 800d18e:	2900      	cmp	r1, #0
 800d190:	6863      	ldr	r3, [r4, #4]
 800d192:	dd0b      	ble.n	800d1ac <_printf_float+0x19c>
 800d194:	6121      	str	r1, [r4, #16]
 800d196:	b913      	cbnz	r3, 800d19e <_printf_float+0x18e>
 800d198:	6822      	ldr	r2, [r4, #0]
 800d19a:	07d0      	lsls	r0, r2, #31
 800d19c:	d502      	bpl.n	800d1a4 <_printf_float+0x194>
 800d19e:	3301      	adds	r3, #1
 800d1a0:	440b      	add	r3, r1
 800d1a2:	6123      	str	r3, [r4, #16]
 800d1a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d1a6:	f04f 0900 	mov.w	r9, #0
 800d1aa:	e7db      	b.n	800d164 <_printf_float+0x154>
 800d1ac:	b913      	cbnz	r3, 800d1b4 <_printf_float+0x1a4>
 800d1ae:	6822      	ldr	r2, [r4, #0]
 800d1b0:	07d2      	lsls	r2, r2, #31
 800d1b2:	d501      	bpl.n	800d1b8 <_printf_float+0x1a8>
 800d1b4:	3302      	adds	r3, #2
 800d1b6:	e7f4      	b.n	800d1a2 <_printf_float+0x192>
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	e7f2      	b.n	800d1a2 <_printf_float+0x192>
 800d1bc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d1c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1c2:	4299      	cmp	r1, r3
 800d1c4:	db05      	blt.n	800d1d2 <_printf_float+0x1c2>
 800d1c6:	6823      	ldr	r3, [r4, #0]
 800d1c8:	6121      	str	r1, [r4, #16]
 800d1ca:	07d8      	lsls	r0, r3, #31
 800d1cc:	d5ea      	bpl.n	800d1a4 <_printf_float+0x194>
 800d1ce:	1c4b      	adds	r3, r1, #1
 800d1d0:	e7e7      	b.n	800d1a2 <_printf_float+0x192>
 800d1d2:	2900      	cmp	r1, #0
 800d1d4:	bfd4      	ite	le
 800d1d6:	f1c1 0202 	rsble	r2, r1, #2
 800d1da:	2201      	movgt	r2, #1
 800d1dc:	4413      	add	r3, r2
 800d1de:	e7e0      	b.n	800d1a2 <_printf_float+0x192>
 800d1e0:	6823      	ldr	r3, [r4, #0]
 800d1e2:	055a      	lsls	r2, r3, #21
 800d1e4:	d407      	bmi.n	800d1f6 <_printf_float+0x1e6>
 800d1e6:	6923      	ldr	r3, [r4, #16]
 800d1e8:	4642      	mov	r2, r8
 800d1ea:	4631      	mov	r1, r6
 800d1ec:	4628      	mov	r0, r5
 800d1ee:	47b8      	blx	r7
 800d1f0:	3001      	adds	r0, #1
 800d1f2:	d12b      	bne.n	800d24c <_printf_float+0x23c>
 800d1f4:	e767      	b.n	800d0c6 <_printf_float+0xb6>
 800d1f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d1fa:	f240 80dd 	bls.w	800d3b8 <_printf_float+0x3a8>
 800d1fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d202:	2200      	movs	r2, #0
 800d204:	2300      	movs	r3, #0
 800d206:	f7f3 fc77 	bl	8000af8 <__aeabi_dcmpeq>
 800d20a:	2800      	cmp	r0, #0
 800d20c:	d033      	beq.n	800d276 <_printf_float+0x266>
 800d20e:	4a37      	ldr	r2, [pc, #220]	@ (800d2ec <_printf_float+0x2dc>)
 800d210:	2301      	movs	r3, #1
 800d212:	4631      	mov	r1, r6
 800d214:	4628      	mov	r0, r5
 800d216:	47b8      	blx	r7
 800d218:	3001      	adds	r0, #1
 800d21a:	f43f af54 	beq.w	800d0c6 <_printf_float+0xb6>
 800d21e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d222:	4543      	cmp	r3, r8
 800d224:	db02      	blt.n	800d22c <_printf_float+0x21c>
 800d226:	6823      	ldr	r3, [r4, #0]
 800d228:	07d8      	lsls	r0, r3, #31
 800d22a:	d50f      	bpl.n	800d24c <_printf_float+0x23c>
 800d22c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d230:	4631      	mov	r1, r6
 800d232:	4628      	mov	r0, r5
 800d234:	47b8      	blx	r7
 800d236:	3001      	adds	r0, #1
 800d238:	f43f af45 	beq.w	800d0c6 <_printf_float+0xb6>
 800d23c:	f04f 0900 	mov.w	r9, #0
 800d240:	f108 38ff 	add.w	r8, r8, #4294967295
 800d244:	f104 0a1a 	add.w	sl, r4, #26
 800d248:	45c8      	cmp	r8, r9
 800d24a:	dc09      	bgt.n	800d260 <_printf_float+0x250>
 800d24c:	6823      	ldr	r3, [r4, #0]
 800d24e:	079b      	lsls	r3, r3, #30
 800d250:	f100 8103 	bmi.w	800d45a <_printf_float+0x44a>
 800d254:	68e0      	ldr	r0, [r4, #12]
 800d256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d258:	4298      	cmp	r0, r3
 800d25a:	bfb8      	it	lt
 800d25c:	4618      	movlt	r0, r3
 800d25e:	e734      	b.n	800d0ca <_printf_float+0xba>
 800d260:	2301      	movs	r3, #1
 800d262:	4652      	mov	r2, sl
 800d264:	4631      	mov	r1, r6
 800d266:	4628      	mov	r0, r5
 800d268:	47b8      	blx	r7
 800d26a:	3001      	adds	r0, #1
 800d26c:	f43f af2b 	beq.w	800d0c6 <_printf_float+0xb6>
 800d270:	f109 0901 	add.w	r9, r9, #1
 800d274:	e7e8      	b.n	800d248 <_printf_float+0x238>
 800d276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d278:	2b00      	cmp	r3, #0
 800d27a:	dc39      	bgt.n	800d2f0 <_printf_float+0x2e0>
 800d27c:	4a1b      	ldr	r2, [pc, #108]	@ (800d2ec <_printf_float+0x2dc>)
 800d27e:	2301      	movs	r3, #1
 800d280:	4631      	mov	r1, r6
 800d282:	4628      	mov	r0, r5
 800d284:	47b8      	blx	r7
 800d286:	3001      	adds	r0, #1
 800d288:	f43f af1d 	beq.w	800d0c6 <_printf_float+0xb6>
 800d28c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d290:	ea59 0303 	orrs.w	r3, r9, r3
 800d294:	d102      	bne.n	800d29c <_printf_float+0x28c>
 800d296:	6823      	ldr	r3, [r4, #0]
 800d298:	07d9      	lsls	r1, r3, #31
 800d29a:	d5d7      	bpl.n	800d24c <_printf_float+0x23c>
 800d29c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2a0:	4631      	mov	r1, r6
 800d2a2:	4628      	mov	r0, r5
 800d2a4:	47b8      	blx	r7
 800d2a6:	3001      	adds	r0, #1
 800d2a8:	f43f af0d 	beq.w	800d0c6 <_printf_float+0xb6>
 800d2ac:	f04f 0a00 	mov.w	sl, #0
 800d2b0:	f104 0b1a 	add.w	fp, r4, #26
 800d2b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2b6:	425b      	negs	r3, r3
 800d2b8:	4553      	cmp	r3, sl
 800d2ba:	dc01      	bgt.n	800d2c0 <_printf_float+0x2b0>
 800d2bc:	464b      	mov	r3, r9
 800d2be:	e793      	b.n	800d1e8 <_printf_float+0x1d8>
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	465a      	mov	r2, fp
 800d2c4:	4631      	mov	r1, r6
 800d2c6:	4628      	mov	r0, r5
 800d2c8:	47b8      	blx	r7
 800d2ca:	3001      	adds	r0, #1
 800d2cc:	f43f aefb 	beq.w	800d0c6 <_printf_float+0xb6>
 800d2d0:	f10a 0a01 	add.w	sl, sl, #1
 800d2d4:	e7ee      	b.n	800d2b4 <_printf_float+0x2a4>
 800d2d6:	bf00      	nop
 800d2d8:	7fefffff 	.word	0x7fefffff
 800d2dc:	0803c6e4 	.word	0x0803c6e4
 800d2e0:	0803c6e0 	.word	0x0803c6e0
 800d2e4:	0803c6ec 	.word	0x0803c6ec
 800d2e8:	0803c6e8 	.word	0x0803c6e8
 800d2ec:	0803c6f0 	.word	0x0803c6f0
 800d2f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d2f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d2f6:	4553      	cmp	r3, sl
 800d2f8:	bfa8      	it	ge
 800d2fa:	4653      	movge	r3, sl
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	4699      	mov	r9, r3
 800d300:	dc36      	bgt.n	800d370 <_printf_float+0x360>
 800d302:	f04f 0b00 	mov.w	fp, #0
 800d306:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d30a:	f104 021a 	add.w	r2, r4, #26
 800d30e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d310:	9306      	str	r3, [sp, #24]
 800d312:	eba3 0309 	sub.w	r3, r3, r9
 800d316:	455b      	cmp	r3, fp
 800d318:	dc31      	bgt.n	800d37e <_printf_float+0x36e>
 800d31a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d31c:	459a      	cmp	sl, r3
 800d31e:	dc3a      	bgt.n	800d396 <_printf_float+0x386>
 800d320:	6823      	ldr	r3, [r4, #0]
 800d322:	07da      	lsls	r2, r3, #31
 800d324:	d437      	bmi.n	800d396 <_printf_float+0x386>
 800d326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d328:	ebaa 0903 	sub.w	r9, sl, r3
 800d32c:	9b06      	ldr	r3, [sp, #24]
 800d32e:	ebaa 0303 	sub.w	r3, sl, r3
 800d332:	4599      	cmp	r9, r3
 800d334:	bfa8      	it	ge
 800d336:	4699      	movge	r9, r3
 800d338:	f1b9 0f00 	cmp.w	r9, #0
 800d33c:	dc33      	bgt.n	800d3a6 <_printf_float+0x396>
 800d33e:	f04f 0800 	mov.w	r8, #0
 800d342:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d346:	f104 0b1a 	add.w	fp, r4, #26
 800d34a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d34c:	ebaa 0303 	sub.w	r3, sl, r3
 800d350:	eba3 0309 	sub.w	r3, r3, r9
 800d354:	4543      	cmp	r3, r8
 800d356:	f77f af79 	ble.w	800d24c <_printf_float+0x23c>
 800d35a:	2301      	movs	r3, #1
 800d35c:	465a      	mov	r2, fp
 800d35e:	4631      	mov	r1, r6
 800d360:	4628      	mov	r0, r5
 800d362:	47b8      	blx	r7
 800d364:	3001      	adds	r0, #1
 800d366:	f43f aeae 	beq.w	800d0c6 <_printf_float+0xb6>
 800d36a:	f108 0801 	add.w	r8, r8, #1
 800d36e:	e7ec      	b.n	800d34a <_printf_float+0x33a>
 800d370:	4642      	mov	r2, r8
 800d372:	4631      	mov	r1, r6
 800d374:	4628      	mov	r0, r5
 800d376:	47b8      	blx	r7
 800d378:	3001      	adds	r0, #1
 800d37a:	d1c2      	bne.n	800d302 <_printf_float+0x2f2>
 800d37c:	e6a3      	b.n	800d0c6 <_printf_float+0xb6>
 800d37e:	2301      	movs	r3, #1
 800d380:	4631      	mov	r1, r6
 800d382:	4628      	mov	r0, r5
 800d384:	9206      	str	r2, [sp, #24]
 800d386:	47b8      	blx	r7
 800d388:	3001      	adds	r0, #1
 800d38a:	f43f ae9c 	beq.w	800d0c6 <_printf_float+0xb6>
 800d38e:	9a06      	ldr	r2, [sp, #24]
 800d390:	f10b 0b01 	add.w	fp, fp, #1
 800d394:	e7bb      	b.n	800d30e <_printf_float+0x2fe>
 800d396:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d39a:	4631      	mov	r1, r6
 800d39c:	4628      	mov	r0, r5
 800d39e:	47b8      	blx	r7
 800d3a0:	3001      	adds	r0, #1
 800d3a2:	d1c0      	bne.n	800d326 <_printf_float+0x316>
 800d3a4:	e68f      	b.n	800d0c6 <_printf_float+0xb6>
 800d3a6:	9a06      	ldr	r2, [sp, #24]
 800d3a8:	464b      	mov	r3, r9
 800d3aa:	4442      	add	r2, r8
 800d3ac:	4631      	mov	r1, r6
 800d3ae:	4628      	mov	r0, r5
 800d3b0:	47b8      	blx	r7
 800d3b2:	3001      	adds	r0, #1
 800d3b4:	d1c3      	bne.n	800d33e <_printf_float+0x32e>
 800d3b6:	e686      	b.n	800d0c6 <_printf_float+0xb6>
 800d3b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d3bc:	f1ba 0f01 	cmp.w	sl, #1
 800d3c0:	dc01      	bgt.n	800d3c6 <_printf_float+0x3b6>
 800d3c2:	07db      	lsls	r3, r3, #31
 800d3c4:	d536      	bpl.n	800d434 <_printf_float+0x424>
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	4642      	mov	r2, r8
 800d3ca:	4631      	mov	r1, r6
 800d3cc:	4628      	mov	r0, r5
 800d3ce:	47b8      	blx	r7
 800d3d0:	3001      	adds	r0, #1
 800d3d2:	f43f ae78 	beq.w	800d0c6 <_printf_float+0xb6>
 800d3d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3da:	4631      	mov	r1, r6
 800d3dc:	4628      	mov	r0, r5
 800d3de:	47b8      	blx	r7
 800d3e0:	3001      	adds	r0, #1
 800d3e2:	f43f ae70 	beq.w	800d0c6 <_printf_float+0xb6>
 800d3e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d3ea:	2200      	movs	r2, #0
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d3f2:	f7f3 fb81 	bl	8000af8 <__aeabi_dcmpeq>
 800d3f6:	b9c0      	cbnz	r0, 800d42a <_printf_float+0x41a>
 800d3f8:	4653      	mov	r3, sl
 800d3fa:	f108 0201 	add.w	r2, r8, #1
 800d3fe:	4631      	mov	r1, r6
 800d400:	4628      	mov	r0, r5
 800d402:	47b8      	blx	r7
 800d404:	3001      	adds	r0, #1
 800d406:	d10c      	bne.n	800d422 <_printf_float+0x412>
 800d408:	e65d      	b.n	800d0c6 <_printf_float+0xb6>
 800d40a:	2301      	movs	r3, #1
 800d40c:	465a      	mov	r2, fp
 800d40e:	4631      	mov	r1, r6
 800d410:	4628      	mov	r0, r5
 800d412:	47b8      	blx	r7
 800d414:	3001      	adds	r0, #1
 800d416:	f43f ae56 	beq.w	800d0c6 <_printf_float+0xb6>
 800d41a:	f108 0801 	add.w	r8, r8, #1
 800d41e:	45d0      	cmp	r8, sl
 800d420:	dbf3      	blt.n	800d40a <_printf_float+0x3fa>
 800d422:	464b      	mov	r3, r9
 800d424:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d428:	e6df      	b.n	800d1ea <_printf_float+0x1da>
 800d42a:	f04f 0800 	mov.w	r8, #0
 800d42e:	f104 0b1a 	add.w	fp, r4, #26
 800d432:	e7f4      	b.n	800d41e <_printf_float+0x40e>
 800d434:	2301      	movs	r3, #1
 800d436:	4642      	mov	r2, r8
 800d438:	e7e1      	b.n	800d3fe <_printf_float+0x3ee>
 800d43a:	2301      	movs	r3, #1
 800d43c:	464a      	mov	r2, r9
 800d43e:	4631      	mov	r1, r6
 800d440:	4628      	mov	r0, r5
 800d442:	47b8      	blx	r7
 800d444:	3001      	adds	r0, #1
 800d446:	f43f ae3e 	beq.w	800d0c6 <_printf_float+0xb6>
 800d44a:	f108 0801 	add.w	r8, r8, #1
 800d44e:	68e3      	ldr	r3, [r4, #12]
 800d450:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d452:	1a5b      	subs	r3, r3, r1
 800d454:	4543      	cmp	r3, r8
 800d456:	dcf0      	bgt.n	800d43a <_printf_float+0x42a>
 800d458:	e6fc      	b.n	800d254 <_printf_float+0x244>
 800d45a:	f04f 0800 	mov.w	r8, #0
 800d45e:	f104 0919 	add.w	r9, r4, #25
 800d462:	e7f4      	b.n	800d44e <_printf_float+0x43e>

0800d464 <_printf_common>:
 800d464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d468:	4616      	mov	r6, r2
 800d46a:	4698      	mov	r8, r3
 800d46c:	688a      	ldr	r2, [r1, #8]
 800d46e:	690b      	ldr	r3, [r1, #16]
 800d470:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d474:	4293      	cmp	r3, r2
 800d476:	bfb8      	it	lt
 800d478:	4613      	movlt	r3, r2
 800d47a:	6033      	str	r3, [r6, #0]
 800d47c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d480:	4607      	mov	r7, r0
 800d482:	460c      	mov	r4, r1
 800d484:	b10a      	cbz	r2, 800d48a <_printf_common+0x26>
 800d486:	3301      	adds	r3, #1
 800d488:	6033      	str	r3, [r6, #0]
 800d48a:	6823      	ldr	r3, [r4, #0]
 800d48c:	0699      	lsls	r1, r3, #26
 800d48e:	bf42      	ittt	mi
 800d490:	6833      	ldrmi	r3, [r6, #0]
 800d492:	3302      	addmi	r3, #2
 800d494:	6033      	strmi	r3, [r6, #0]
 800d496:	6825      	ldr	r5, [r4, #0]
 800d498:	f015 0506 	ands.w	r5, r5, #6
 800d49c:	d106      	bne.n	800d4ac <_printf_common+0x48>
 800d49e:	f104 0a19 	add.w	sl, r4, #25
 800d4a2:	68e3      	ldr	r3, [r4, #12]
 800d4a4:	6832      	ldr	r2, [r6, #0]
 800d4a6:	1a9b      	subs	r3, r3, r2
 800d4a8:	42ab      	cmp	r3, r5
 800d4aa:	dc26      	bgt.n	800d4fa <_printf_common+0x96>
 800d4ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d4b0:	6822      	ldr	r2, [r4, #0]
 800d4b2:	3b00      	subs	r3, #0
 800d4b4:	bf18      	it	ne
 800d4b6:	2301      	movne	r3, #1
 800d4b8:	0692      	lsls	r2, r2, #26
 800d4ba:	d42b      	bmi.n	800d514 <_printf_common+0xb0>
 800d4bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d4c0:	4641      	mov	r1, r8
 800d4c2:	4638      	mov	r0, r7
 800d4c4:	47c8      	blx	r9
 800d4c6:	3001      	adds	r0, #1
 800d4c8:	d01e      	beq.n	800d508 <_printf_common+0xa4>
 800d4ca:	6823      	ldr	r3, [r4, #0]
 800d4cc:	6922      	ldr	r2, [r4, #16]
 800d4ce:	f003 0306 	and.w	r3, r3, #6
 800d4d2:	2b04      	cmp	r3, #4
 800d4d4:	bf02      	ittt	eq
 800d4d6:	68e5      	ldreq	r5, [r4, #12]
 800d4d8:	6833      	ldreq	r3, [r6, #0]
 800d4da:	1aed      	subeq	r5, r5, r3
 800d4dc:	68a3      	ldr	r3, [r4, #8]
 800d4de:	bf0c      	ite	eq
 800d4e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d4e4:	2500      	movne	r5, #0
 800d4e6:	4293      	cmp	r3, r2
 800d4e8:	bfc4      	itt	gt
 800d4ea:	1a9b      	subgt	r3, r3, r2
 800d4ec:	18ed      	addgt	r5, r5, r3
 800d4ee:	2600      	movs	r6, #0
 800d4f0:	341a      	adds	r4, #26
 800d4f2:	42b5      	cmp	r5, r6
 800d4f4:	d11a      	bne.n	800d52c <_printf_common+0xc8>
 800d4f6:	2000      	movs	r0, #0
 800d4f8:	e008      	b.n	800d50c <_printf_common+0xa8>
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	4652      	mov	r2, sl
 800d4fe:	4641      	mov	r1, r8
 800d500:	4638      	mov	r0, r7
 800d502:	47c8      	blx	r9
 800d504:	3001      	adds	r0, #1
 800d506:	d103      	bne.n	800d510 <_printf_common+0xac>
 800d508:	f04f 30ff 	mov.w	r0, #4294967295
 800d50c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d510:	3501      	adds	r5, #1
 800d512:	e7c6      	b.n	800d4a2 <_printf_common+0x3e>
 800d514:	18e1      	adds	r1, r4, r3
 800d516:	1c5a      	adds	r2, r3, #1
 800d518:	2030      	movs	r0, #48	@ 0x30
 800d51a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d51e:	4422      	add	r2, r4
 800d520:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d524:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d528:	3302      	adds	r3, #2
 800d52a:	e7c7      	b.n	800d4bc <_printf_common+0x58>
 800d52c:	2301      	movs	r3, #1
 800d52e:	4622      	mov	r2, r4
 800d530:	4641      	mov	r1, r8
 800d532:	4638      	mov	r0, r7
 800d534:	47c8      	blx	r9
 800d536:	3001      	adds	r0, #1
 800d538:	d0e6      	beq.n	800d508 <_printf_common+0xa4>
 800d53a:	3601      	adds	r6, #1
 800d53c:	e7d9      	b.n	800d4f2 <_printf_common+0x8e>
	...

0800d540 <_printf_i>:
 800d540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d544:	7e0f      	ldrb	r7, [r1, #24]
 800d546:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d548:	2f78      	cmp	r7, #120	@ 0x78
 800d54a:	4691      	mov	r9, r2
 800d54c:	4680      	mov	r8, r0
 800d54e:	460c      	mov	r4, r1
 800d550:	469a      	mov	sl, r3
 800d552:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d556:	d807      	bhi.n	800d568 <_printf_i+0x28>
 800d558:	2f62      	cmp	r7, #98	@ 0x62
 800d55a:	d80a      	bhi.n	800d572 <_printf_i+0x32>
 800d55c:	2f00      	cmp	r7, #0
 800d55e:	f000 80d1 	beq.w	800d704 <_printf_i+0x1c4>
 800d562:	2f58      	cmp	r7, #88	@ 0x58
 800d564:	f000 80b8 	beq.w	800d6d8 <_printf_i+0x198>
 800d568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d56c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d570:	e03a      	b.n	800d5e8 <_printf_i+0xa8>
 800d572:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d576:	2b15      	cmp	r3, #21
 800d578:	d8f6      	bhi.n	800d568 <_printf_i+0x28>
 800d57a:	a101      	add	r1, pc, #4	@ (adr r1, 800d580 <_printf_i+0x40>)
 800d57c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d580:	0800d5d9 	.word	0x0800d5d9
 800d584:	0800d5ed 	.word	0x0800d5ed
 800d588:	0800d569 	.word	0x0800d569
 800d58c:	0800d569 	.word	0x0800d569
 800d590:	0800d569 	.word	0x0800d569
 800d594:	0800d569 	.word	0x0800d569
 800d598:	0800d5ed 	.word	0x0800d5ed
 800d59c:	0800d569 	.word	0x0800d569
 800d5a0:	0800d569 	.word	0x0800d569
 800d5a4:	0800d569 	.word	0x0800d569
 800d5a8:	0800d569 	.word	0x0800d569
 800d5ac:	0800d6eb 	.word	0x0800d6eb
 800d5b0:	0800d617 	.word	0x0800d617
 800d5b4:	0800d6a5 	.word	0x0800d6a5
 800d5b8:	0800d569 	.word	0x0800d569
 800d5bc:	0800d569 	.word	0x0800d569
 800d5c0:	0800d70d 	.word	0x0800d70d
 800d5c4:	0800d569 	.word	0x0800d569
 800d5c8:	0800d617 	.word	0x0800d617
 800d5cc:	0800d569 	.word	0x0800d569
 800d5d0:	0800d569 	.word	0x0800d569
 800d5d4:	0800d6ad 	.word	0x0800d6ad
 800d5d8:	6833      	ldr	r3, [r6, #0]
 800d5da:	1d1a      	adds	r2, r3, #4
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	6032      	str	r2, [r6, #0]
 800d5e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d5e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	e09c      	b.n	800d726 <_printf_i+0x1e6>
 800d5ec:	6833      	ldr	r3, [r6, #0]
 800d5ee:	6820      	ldr	r0, [r4, #0]
 800d5f0:	1d19      	adds	r1, r3, #4
 800d5f2:	6031      	str	r1, [r6, #0]
 800d5f4:	0606      	lsls	r6, r0, #24
 800d5f6:	d501      	bpl.n	800d5fc <_printf_i+0xbc>
 800d5f8:	681d      	ldr	r5, [r3, #0]
 800d5fa:	e003      	b.n	800d604 <_printf_i+0xc4>
 800d5fc:	0645      	lsls	r5, r0, #25
 800d5fe:	d5fb      	bpl.n	800d5f8 <_printf_i+0xb8>
 800d600:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d604:	2d00      	cmp	r5, #0
 800d606:	da03      	bge.n	800d610 <_printf_i+0xd0>
 800d608:	232d      	movs	r3, #45	@ 0x2d
 800d60a:	426d      	negs	r5, r5
 800d60c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d610:	4858      	ldr	r0, [pc, #352]	@ (800d774 <_printf_i+0x234>)
 800d612:	230a      	movs	r3, #10
 800d614:	e011      	b.n	800d63a <_printf_i+0xfa>
 800d616:	6821      	ldr	r1, [r4, #0]
 800d618:	6833      	ldr	r3, [r6, #0]
 800d61a:	0608      	lsls	r0, r1, #24
 800d61c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d620:	d402      	bmi.n	800d628 <_printf_i+0xe8>
 800d622:	0649      	lsls	r1, r1, #25
 800d624:	bf48      	it	mi
 800d626:	b2ad      	uxthmi	r5, r5
 800d628:	2f6f      	cmp	r7, #111	@ 0x6f
 800d62a:	4852      	ldr	r0, [pc, #328]	@ (800d774 <_printf_i+0x234>)
 800d62c:	6033      	str	r3, [r6, #0]
 800d62e:	bf14      	ite	ne
 800d630:	230a      	movne	r3, #10
 800d632:	2308      	moveq	r3, #8
 800d634:	2100      	movs	r1, #0
 800d636:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d63a:	6866      	ldr	r6, [r4, #4]
 800d63c:	60a6      	str	r6, [r4, #8]
 800d63e:	2e00      	cmp	r6, #0
 800d640:	db05      	blt.n	800d64e <_printf_i+0x10e>
 800d642:	6821      	ldr	r1, [r4, #0]
 800d644:	432e      	orrs	r6, r5
 800d646:	f021 0104 	bic.w	r1, r1, #4
 800d64a:	6021      	str	r1, [r4, #0]
 800d64c:	d04b      	beq.n	800d6e6 <_printf_i+0x1a6>
 800d64e:	4616      	mov	r6, r2
 800d650:	fbb5 f1f3 	udiv	r1, r5, r3
 800d654:	fb03 5711 	mls	r7, r3, r1, r5
 800d658:	5dc7      	ldrb	r7, [r0, r7]
 800d65a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d65e:	462f      	mov	r7, r5
 800d660:	42bb      	cmp	r3, r7
 800d662:	460d      	mov	r5, r1
 800d664:	d9f4      	bls.n	800d650 <_printf_i+0x110>
 800d666:	2b08      	cmp	r3, #8
 800d668:	d10b      	bne.n	800d682 <_printf_i+0x142>
 800d66a:	6823      	ldr	r3, [r4, #0]
 800d66c:	07df      	lsls	r7, r3, #31
 800d66e:	d508      	bpl.n	800d682 <_printf_i+0x142>
 800d670:	6923      	ldr	r3, [r4, #16]
 800d672:	6861      	ldr	r1, [r4, #4]
 800d674:	4299      	cmp	r1, r3
 800d676:	bfde      	ittt	le
 800d678:	2330      	movle	r3, #48	@ 0x30
 800d67a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d67e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d682:	1b92      	subs	r2, r2, r6
 800d684:	6122      	str	r2, [r4, #16]
 800d686:	f8cd a000 	str.w	sl, [sp]
 800d68a:	464b      	mov	r3, r9
 800d68c:	aa03      	add	r2, sp, #12
 800d68e:	4621      	mov	r1, r4
 800d690:	4640      	mov	r0, r8
 800d692:	f7ff fee7 	bl	800d464 <_printf_common>
 800d696:	3001      	adds	r0, #1
 800d698:	d14a      	bne.n	800d730 <_printf_i+0x1f0>
 800d69a:	f04f 30ff 	mov.w	r0, #4294967295
 800d69e:	b004      	add	sp, #16
 800d6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6a4:	6823      	ldr	r3, [r4, #0]
 800d6a6:	f043 0320 	orr.w	r3, r3, #32
 800d6aa:	6023      	str	r3, [r4, #0]
 800d6ac:	4832      	ldr	r0, [pc, #200]	@ (800d778 <_printf_i+0x238>)
 800d6ae:	2778      	movs	r7, #120	@ 0x78
 800d6b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d6b4:	6823      	ldr	r3, [r4, #0]
 800d6b6:	6831      	ldr	r1, [r6, #0]
 800d6b8:	061f      	lsls	r7, r3, #24
 800d6ba:	f851 5b04 	ldr.w	r5, [r1], #4
 800d6be:	d402      	bmi.n	800d6c6 <_printf_i+0x186>
 800d6c0:	065f      	lsls	r7, r3, #25
 800d6c2:	bf48      	it	mi
 800d6c4:	b2ad      	uxthmi	r5, r5
 800d6c6:	6031      	str	r1, [r6, #0]
 800d6c8:	07d9      	lsls	r1, r3, #31
 800d6ca:	bf44      	itt	mi
 800d6cc:	f043 0320 	orrmi.w	r3, r3, #32
 800d6d0:	6023      	strmi	r3, [r4, #0]
 800d6d2:	b11d      	cbz	r5, 800d6dc <_printf_i+0x19c>
 800d6d4:	2310      	movs	r3, #16
 800d6d6:	e7ad      	b.n	800d634 <_printf_i+0xf4>
 800d6d8:	4826      	ldr	r0, [pc, #152]	@ (800d774 <_printf_i+0x234>)
 800d6da:	e7e9      	b.n	800d6b0 <_printf_i+0x170>
 800d6dc:	6823      	ldr	r3, [r4, #0]
 800d6de:	f023 0320 	bic.w	r3, r3, #32
 800d6e2:	6023      	str	r3, [r4, #0]
 800d6e4:	e7f6      	b.n	800d6d4 <_printf_i+0x194>
 800d6e6:	4616      	mov	r6, r2
 800d6e8:	e7bd      	b.n	800d666 <_printf_i+0x126>
 800d6ea:	6833      	ldr	r3, [r6, #0]
 800d6ec:	6825      	ldr	r5, [r4, #0]
 800d6ee:	6961      	ldr	r1, [r4, #20]
 800d6f0:	1d18      	adds	r0, r3, #4
 800d6f2:	6030      	str	r0, [r6, #0]
 800d6f4:	062e      	lsls	r6, r5, #24
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	d501      	bpl.n	800d6fe <_printf_i+0x1be>
 800d6fa:	6019      	str	r1, [r3, #0]
 800d6fc:	e002      	b.n	800d704 <_printf_i+0x1c4>
 800d6fe:	0668      	lsls	r0, r5, #25
 800d700:	d5fb      	bpl.n	800d6fa <_printf_i+0x1ba>
 800d702:	8019      	strh	r1, [r3, #0]
 800d704:	2300      	movs	r3, #0
 800d706:	6123      	str	r3, [r4, #16]
 800d708:	4616      	mov	r6, r2
 800d70a:	e7bc      	b.n	800d686 <_printf_i+0x146>
 800d70c:	6833      	ldr	r3, [r6, #0]
 800d70e:	1d1a      	adds	r2, r3, #4
 800d710:	6032      	str	r2, [r6, #0]
 800d712:	681e      	ldr	r6, [r3, #0]
 800d714:	6862      	ldr	r2, [r4, #4]
 800d716:	2100      	movs	r1, #0
 800d718:	4630      	mov	r0, r6
 800d71a:	f7f2 fd71 	bl	8000200 <memchr>
 800d71e:	b108      	cbz	r0, 800d724 <_printf_i+0x1e4>
 800d720:	1b80      	subs	r0, r0, r6
 800d722:	6060      	str	r0, [r4, #4]
 800d724:	6863      	ldr	r3, [r4, #4]
 800d726:	6123      	str	r3, [r4, #16]
 800d728:	2300      	movs	r3, #0
 800d72a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d72e:	e7aa      	b.n	800d686 <_printf_i+0x146>
 800d730:	6923      	ldr	r3, [r4, #16]
 800d732:	4632      	mov	r2, r6
 800d734:	4649      	mov	r1, r9
 800d736:	4640      	mov	r0, r8
 800d738:	47d0      	blx	sl
 800d73a:	3001      	adds	r0, #1
 800d73c:	d0ad      	beq.n	800d69a <_printf_i+0x15a>
 800d73e:	6823      	ldr	r3, [r4, #0]
 800d740:	079b      	lsls	r3, r3, #30
 800d742:	d413      	bmi.n	800d76c <_printf_i+0x22c>
 800d744:	68e0      	ldr	r0, [r4, #12]
 800d746:	9b03      	ldr	r3, [sp, #12]
 800d748:	4298      	cmp	r0, r3
 800d74a:	bfb8      	it	lt
 800d74c:	4618      	movlt	r0, r3
 800d74e:	e7a6      	b.n	800d69e <_printf_i+0x15e>
 800d750:	2301      	movs	r3, #1
 800d752:	4632      	mov	r2, r6
 800d754:	4649      	mov	r1, r9
 800d756:	4640      	mov	r0, r8
 800d758:	47d0      	blx	sl
 800d75a:	3001      	adds	r0, #1
 800d75c:	d09d      	beq.n	800d69a <_printf_i+0x15a>
 800d75e:	3501      	adds	r5, #1
 800d760:	68e3      	ldr	r3, [r4, #12]
 800d762:	9903      	ldr	r1, [sp, #12]
 800d764:	1a5b      	subs	r3, r3, r1
 800d766:	42ab      	cmp	r3, r5
 800d768:	dcf2      	bgt.n	800d750 <_printf_i+0x210>
 800d76a:	e7eb      	b.n	800d744 <_printf_i+0x204>
 800d76c:	2500      	movs	r5, #0
 800d76e:	f104 0619 	add.w	r6, r4, #25
 800d772:	e7f5      	b.n	800d760 <_printf_i+0x220>
 800d774:	0803c6f2 	.word	0x0803c6f2
 800d778:	0803c703 	.word	0x0803c703

0800d77c <std>:
 800d77c:	2300      	movs	r3, #0
 800d77e:	b510      	push	{r4, lr}
 800d780:	4604      	mov	r4, r0
 800d782:	e9c0 3300 	strd	r3, r3, [r0]
 800d786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d78a:	6083      	str	r3, [r0, #8]
 800d78c:	8181      	strh	r1, [r0, #12]
 800d78e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d790:	81c2      	strh	r2, [r0, #14]
 800d792:	6183      	str	r3, [r0, #24]
 800d794:	4619      	mov	r1, r3
 800d796:	2208      	movs	r2, #8
 800d798:	305c      	adds	r0, #92	@ 0x5c
 800d79a:	f000 fa57 	bl	800dc4c <memset>
 800d79e:	4b0d      	ldr	r3, [pc, #52]	@ (800d7d4 <std+0x58>)
 800d7a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800d7a2:	4b0d      	ldr	r3, [pc, #52]	@ (800d7d8 <std+0x5c>)
 800d7a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d7a6:	4b0d      	ldr	r3, [pc, #52]	@ (800d7dc <std+0x60>)
 800d7a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d7aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d7e0 <std+0x64>)
 800d7ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800d7ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d7e4 <std+0x68>)
 800d7b0:	6224      	str	r4, [r4, #32]
 800d7b2:	429c      	cmp	r4, r3
 800d7b4:	d006      	beq.n	800d7c4 <std+0x48>
 800d7b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d7ba:	4294      	cmp	r4, r2
 800d7bc:	d002      	beq.n	800d7c4 <std+0x48>
 800d7be:	33d0      	adds	r3, #208	@ 0xd0
 800d7c0:	429c      	cmp	r4, r3
 800d7c2:	d105      	bne.n	800d7d0 <std+0x54>
 800d7c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d7c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7cc:	f000 bb40 	b.w	800de50 <__retarget_lock_init_recursive>
 800d7d0:	bd10      	pop	{r4, pc}
 800d7d2:	bf00      	nop
 800d7d4:	0800da25 	.word	0x0800da25
 800d7d8:	0800da47 	.word	0x0800da47
 800d7dc:	0800da7f 	.word	0x0800da7f
 800d7e0:	0800daa3 	.word	0x0800daa3
 800d7e4:	20003210 	.word	0x20003210

0800d7e8 <stdio_exit_handler>:
 800d7e8:	4a02      	ldr	r2, [pc, #8]	@ (800d7f4 <stdio_exit_handler+0xc>)
 800d7ea:	4903      	ldr	r1, [pc, #12]	@ (800d7f8 <stdio_exit_handler+0x10>)
 800d7ec:	4803      	ldr	r0, [pc, #12]	@ (800d7fc <stdio_exit_handler+0x14>)
 800d7ee:	f000 b869 	b.w	800d8c4 <_fwalk_sglue>
 800d7f2:	bf00      	nop
 800d7f4:	20000764 	.word	0x20000764
 800d7f8:	0800fa91 	.word	0x0800fa91
 800d7fc:	20000774 	.word	0x20000774

0800d800 <cleanup_stdio>:
 800d800:	6841      	ldr	r1, [r0, #4]
 800d802:	4b0c      	ldr	r3, [pc, #48]	@ (800d834 <cleanup_stdio+0x34>)
 800d804:	4299      	cmp	r1, r3
 800d806:	b510      	push	{r4, lr}
 800d808:	4604      	mov	r4, r0
 800d80a:	d001      	beq.n	800d810 <cleanup_stdio+0x10>
 800d80c:	f002 f940 	bl	800fa90 <_fflush_r>
 800d810:	68a1      	ldr	r1, [r4, #8]
 800d812:	4b09      	ldr	r3, [pc, #36]	@ (800d838 <cleanup_stdio+0x38>)
 800d814:	4299      	cmp	r1, r3
 800d816:	d002      	beq.n	800d81e <cleanup_stdio+0x1e>
 800d818:	4620      	mov	r0, r4
 800d81a:	f002 f939 	bl	800fa90 <_fflush_r>
 800d81e:	68e1      	ldr	r1, [r4, #12]
 800d820:	4b06      	ldr	r3, [pc, #24]	@ (800d83c <cleanup_stdio+0x3c>)
 800d822:	4299      	cmp	r1, r3
 800d824:	d004      	beq.n	800d830 <cleanup_stdio+0x30>
 800d826:	4620      	mov	r0, r4
 800d828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d82c:	f002 b930 	b.w	800fa90 <_fflush_r>
 800d830:	bd10      	pop	{r4, pc}
 800d832:	bf00      	nop
 800d834:	20003210 	.word	0x20003210
 800d838:	20003278 	.word	0x20003278
 800d83c:	200032e0 	.word	0x200032e0

0800d840 <global_stdio_init.part.0>:
 800d840:	b510      	push	{r4, lr}
 800d842:	4b0b      	ldr	r3, [pc, #44]	@ (800d870 <global_stdio_init.part.0+0x30>)
 800d844:	4c0b      	ldr	r4, [pc, #44]	@ (800d874 <global_stdio_init.part.0+0x34>)
 800d846:	4a0c      	ldr	r2, [pc, #48]	@ (800d878 <global_stdio_init.part.0+0x38>)
 800d848:	601a      	str	r2, [r3, #0]
 800d84a:	4620      	mov	r0, r4
 800d84c:	2200      	movs	r2, #0
 800d84e:	2104      	movs	r1, #4
 800d850:	f7ff ff94 	bl	800d77c <std>
 800d854:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d858:	2201      	movs	r2, #1
 800d85a:	2109      	movs	r1, #9
 800d85c:	f7ff ff8e 	bl	800d77c <std>
 800d860:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d864:	2202      	movs	r2, #2
 800d866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d86a:	2112      	movs	r1, #18
 800d86c:	f7ff bf86 	b.w	800d77c <std>
 800d870:	20003348 	.word	0x20003348
 800d874:	20003210 	.word	0x20003210
 800d878:	0800d7e9 	.word	0x0800d7e9

0800d87c <__sfp_lock_acquire>:
 800d87c:	4801      	ldr	r0, [pc, #4]	@ (800d884 <__sfp_lock_acquire+0x8>)
 800d87e:	f000 bae8 	b.w	800de52 <__retarget_lock_acquire_recursive>
 800d882:	bf00      	nop
 800d884:	20003351 	.word	0x20003351

0800d888 <__sfp_lock_release>:
 800d888:	4801      	ldr	r0, [pc, #4]	@ (800d890 <__sfp_lock_release+0x8>)
 800d88a:	f000 bae3 	b.w	800de54 <__retarget_lock_release_recursive>
 800d88e:	bf00      	nop
 800d890:	20003351 	.word	0x20003351

0800d894 <__sinit>:
 800d894:	b510      	push	{r4, lr}
 800d896:	4604      	mov	r4, r0
 800d898:	f7ff fff0 	bl	800d87c <__sfp_lock_acquire>
 800d89c:	6a23      	ldr	r3, [r4, #32]
 800d89e:	b11b      	cbz	r3, 800d8a8 <__sinit+0x14>
 800d8a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8a4:	f7ff bff0 	b.w	800d888 <__sfp_lock_release>
 800d8a8:	4b04      	ldr	r3, [pc, #16]	@ (800d8bc <__sinit+0x28>)
 800d8aa:	6223      	str	r3, [r4, #32]
 800d8ac:	4b04      	ldr	r3, [pc, #16]	@ (800d8c0 <__sinit+0x2c>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d1f5      	bne.n	800d8a0 <__sinit+0xc>
 800d8b4:	f7ff ffc4 	bl	800d840 <global_stdio_init.part.0>
 800d8b8:	e7f2      	b.n	800d8a0 <__sinit+0xc>
 800d8ba:	bf00      	nop
 800d8bc:	0800d801 	.word	0x0800d801
 800d8c0:	20003348 	.word	0x20003348

0800d8c4 <_fwalk_sglue>:
 800d8c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8c8:	4607      	mov	r7, r0
 800d8ca:	4688      	mov	r8, r1
 800d8cc:	4614      	mov	r4, r2
 800d8ce:	2600      	movs	r6, #0
 800d8d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d8d4:	f1b9 0901 	subs.w	r9, r9, #1
 800d8d8:	d505      	bpl.n	800d8e6 <_fwalk_sglue+0x22>
 800d8da:	6824      	ldr	r4, [r4, #0]
 800d8dc:	2c00      	cmp	r4, #0
 800d8de:	d1f7      	bne.n	800d8d0 <_fwalk_sglue+0xc>
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8e6:	89ab      	ldrh	r3, [r5, #12]
 800d8e8:	2b01      	cmp	r3, #1
 800d8ea:	d907      	bls.n	800d8fc <_fwalk_sglue+0x38>
 800d8ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	d003      	beq.n	800d8fc <_fwalk_sglue+0x38>
 800d8f4:	4629      	mov	r1, r5
 800d8f6:	4638      	mov	r0, r7
 800d8f8:	47c0      	blx	r8
 800d8fa:	4306      	orrs	r6, r0
 800d8fc:	3568      	adds	r5, #104	@ 0x68
 800d8fe:	e7e9      	b.n	800d8d4 <_fwalk_sglue+0x10>

0800d900 <iprintf>:
 800d900:	b40f      	push	{r0, r1, r2, r3}
 800d902:	b507      	push	{r0, r1, r2, lr}
 800d904:	4906      	ldr	r1, [pc, #24]	@ (800d920 <iprintf+0x20>)
 800d906:	ab04      	add	r3, sp, #16
 800d908:	6808      	ldr	r0, [r1, #0]
 800d90a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d90e:	6881      	ldr	r1, [r0, #8]
 800d910:	9301      	str	r3, [sp, #4]
 800d912:	f001 ff21 	bl	800f758 <_vfiprintf_r>
 800d916:	b003      	add	sp, #12
 800d918:	f85d eb04 	ldr.w	lr, [sp], #4
 800d91c:	b004      	add	sp, #16
 800d91e:	4770      	bx	lr
 800d920:	20000770 	.word	0x20000770

0800d924 <_puts_r>:
 800d924:	6a03      	ldr	r3, [r0, #32]
 800d926:	b570      	push	{r4, r5, r6, lr}
 800d928:	6884      	ldr	r4, [r0, #8]
 800d92a:	4605      	mov	r5, r0
 800d92c:	460e      	mov	r6, r1
 800d92e:	b90b      	cbnz	r3, 800d934 <_puts_r+0x10>
 800d930:	f7ff ffb0 	bl	800d894 <__sinit>
 800d934:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d936:	07db      	lsls	r3, r3, #31
 800d938:	d405      	bmi.n	800d946 <_puts_r+0x22>
 800d93a:	89a3      	ldrh	r3, [r4, #12]
 800d93c:	0598      	lsls	r0, r3, #22
 800d93e:	d402      	bmi.n	800d946 <_puts_r+0x22>
 800d940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d942:	f000 fa86 	bl	800de52 <__retarget_lock_acquire_recursive>
 800d946:	89a3      	ldrh	r3, [r4, #12]
 800d948:	0719      	lsls	r1, r3, #28
 800d94a:	d502      	bpl.n	800d952 <_puts_r+0x2e>
 800d94c:	6923      	ldr	r3, [r4, #16]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d135      	bne.n	800d9be <_puts_r+0x9a>
 800d952:	4621      	mov	r1, r4
 800d954:	4628      	mov	r0, r5
 800d956:	f000 f923 	bl	800dba0 <__swsetup_r>
 800d95a:	b380      	cbz	r0, 800d9be <_puts_r+0x9a>
 800d95c:	f04f 35ff 	mov.w	r5, #4294967295
 800d960:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d962:	07da      	lsls	r2, r3, #31
 800d964:	d405      	bmi.n	800d972 <_puts_r+0x4e>
 800d966:	89a3      	ldrh	r3, [r4, #12]
 800d968:	059b      	lsls	r3, r3, #22
 800d96a:	d402      	bmi.n	800d972 <_puts_r+0x4e>
 800d96c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d96e:	f000 fa71 	bl	800de54 <__retarget_lock_release_recursive>
 800d972:	4628      	mov	r0, r5
 800d974:	bd70      	pop	{r4, r5, r6, pc}
 800d976:	2b00      	cmp	r3, #0
 800d978:	da04      	bge.n	800d984 <_puts_r+0x60>
 800d97a:	69a2      	ldr	r2, [r4, #24]
 800d97c:	429a      	cmp	r2, r3
 800d97e:	dc17      	bgt.n	800d9b0 <_puts_r+0x8c>
 800d980:	290a      	cmp	r1, #10
 800d982:	d015      	beq.n	800d9b0 <_puts_r+0x8c>
 800d984:	6823      	ldr	r3, [r4, #0]
 800d986:	1c5a      	adds	r2, r3, #1
 800d988:	6022      	str	r2, [r4, #0]
 800d98a:	7019      	strb	r1, [r3, #0]
 800d98c:	68a3      	ldr	r3, [r4, #8]
 800d98e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d992:	3b01      	subs	r3, #1
 800d994:	60a3      	str	r3, [r4, #8]
 800d996:	2900      	cmp	r1, #0
 800d998:	d1ed      	bne.n	800d976 <_puts_r+0x52>
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	da11      	bge.n	800d9c2 <_puts_r+0x9e>
 800d99e:	4622      	mov	r2, r4
 800d9a0:	210a      	movs	r1, #10
 800d9a2:	4628      	mov	r0, r5
 800d9a4:	f000 f8be 	bl	800db24 <__swbuf_r>
 800d9a8:	3001      	adds	r0, #1
 800d9aa:	d0d7      	beq.n	800d95c <_puts_r+0x38>
 800d9ac:	250a      	movs	r5, #10
 800d9ae:	e7d7      	b.n	800d960 <_puts_r+0x3c>
 800d9b0:	4622      	mov	r2, r4
 800d9b2:	4628      	mov	r0, r5
 800d9b4:	f000 f8b6 	bl	800db24 <__swbuf_r>
 800d9b8:	3001      	adds	r0, #1
 800d9ba:	d1e7      	bne.n	800d98c <_puts_r+0x68>
 800d9bc:	e7ce      	b.n	800d95c <_puts_r+0x38>
 800d9be:	3e01      	subs	r6, #1
 800d9c0:	e7e4      	b.n	800d98c <_puts_r+0x68>
 800d9c2:	6823      	ldr	r3, [r4, #0]
 800d9c4:	1c5a      	adds	r2, r3, #1
 800d9c6:	6022      	str	r2, [r4, #0]
 800d9c8:	220a      	movs	r2, #10
 800d9ca:	701a      	strb	r2, [r3, #0]
 800d9cc:	e7ee      	b.n	800d9ac <_puts_r+0x88>
	...

0800d9d0 <puts>:
 800d9d0:	4b02      	ldr	r3, [pc, #8]	@ (800d9dc <puts+0xc>)
 800d9d2:	4601      	mov	r1, r0
 800d9d4:	6818      	ldr	r0, [r3, #0]
 800d9d6:	f7ff bfa5 	b.w	800d924 <_puts_r>
 800d9da:	bf00      	nop
 800d9dc:	20000770 	.word	0x20000770

0800d9e0 <siprintf>:
 800d9e0:	b40e      	push	{r1, r2, r3}
 800d9e2:	b510      	push	{r4, lr}
 800d9e4:	b09d      	sub	sp, #116	@ 0x74
 800d9e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d9e8:	9002      	str	r0, [sp, #8]
 800d9ea:	9006      	str	r0, [sp, #24]
 800d9ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d9f0:	480a      	ldr	r0, [pc, #40]	@ (800da1c <siprintf+0x3c>)
 800d9f2:	9107      	str	r1, [sp, #28]
 800d9f4:	9104      	str	r1, [sp, #16]
 800d9f6:	490a      	ldr	r1, [pc, #40]	@ (800da20 <siprintf+0x40>)
 800d9f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9fc:	9105      	str	r1, [sp, #20]
 800d9fe:	2400      	movs	r4, #0
 800da00:	a902      	add	r1, sp, #8
 800da02:	6800      	ldr	r0, [r0, #0]
 800da04:	9301      	str	r3, [sp, #4]
 800da06:	941b      	str	r4, [sp, #108]	@ 0x6c
 800da08:	f001 fd80 	bl	800f50c <_svfiprintf_r>
 800da0c:	9b02      	ldr	r3, [sp, #8]
 800da0e:	701c      	strb	r4, [r3, #0]
 800da10:	b01d      	add	sp, #116	@ 0x74
 800da12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da16:	b003      	add	sp, #12
 800da18:	4770      	bx	lr
 800da1a:	bf00      	nop
 800da1c:	20000770 	.word	0x20000770
 800da20:	ffff0208 	.word	0xffff0208

0800da24 <__sread>:
 800da24:	b510      	push	{r4, lr}
 800da26:	460c      	mov	r4, r1
 800da28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da2c:	f000 f9c2 	bl	800ddb4 <_read_r>
 800da30:	2800      	cmp	r0, #0
 800da32:	bfab      	itete	ge
 800da34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800da36:	89a3      	ldrhlt	r3, [r4, #12]
 800da38:	181b      	addge	r3, r3, r0
 800da3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800da3e:	bfac      	ite	ge
 800da40:	6563      	strge	r3, [r4, #84]	@ 0x54
 800da42:	81a3      	strhlt	r3, [r4, #12]
 800da44:	bd10      	pop	{r4, pc}

0800da46 <__swrite>:
 800da46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da4a:	461f      	mov	r7, r3
 800da4c:	898b      	ldrh	r3, [r1, #12]
 800da4e:	05db      	lsls	r3, r3, #23
 800da50:	4605      	mov	r5, r0
 800da52:	460c      	mov	r4, r1
 800da54:	4616      	mov	r6, r2
 800da56:	d505      	bpl.n	800da64 <__swrite+0x1e>
 800da58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da5c:	2302      	movs	r3, #2
 800da5e:	2200      	movs	r2, #0
 800da60:	f000 f996 	bl	800dd90 <_lseek_r>
 800da64:	89a3      	ldrh	r3, [r4, #12]
 800da66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da6e:	81a3      	strh	r3, [r4, #12]
 800da70:	4632      	mov	r2, r6
 800da72:	463b      	mov	r3, r7
 800da74:	4628      	mov	r0, r5
 800da76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da7a:	f000 b9ad 	b.w	800ddd8 <_write_r>

0800da7e <__sseek>:
 800da7e:	b510      	push	{r4, lr}
 800da80:	460c      	mov	r4, r1
 800da82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da86:	f000 f983 	bl	800dd90 <_lseek_r>
 800da8a:	1c43      	adds	r3, r0, #1
 800da8c:	89a3      	ldrh	r3, [r4, #12]
 800da8e:	bf15      	itete	ne
 800da90:	6560      	strne	r0, [r4, #84]	@ 0x54
 800da92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800da96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800da9a:	81a3      	strheq	r3, [r4, #12]
 800da9c:	bf18      	it	ne
 800da9e:	81a3      	strhne	r3, [r4, #12]
 800daa0:	bd10      	pop	{r4, pc}

0800daa2 <__sclose>:
 800daa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daa6:	f000 b963 	b.w	800dd70 <_close_r>

0800daaa <_vsniprintf_r>:
 800daaa:	b530      	push	{r4, r5, lr}
 800daac:	4614      	mov	r4, r2
 800daae:	2c00      	cmp	r4, #0
 800dab0:	b09b      	sub	sp, #108	@ 0x6c
 800dab2:	4605      	mov	r5, r0
 800dab4:	461a      	mov	r2, r3
 800dab6:	da05      	bge.n	800dac4 <_vsniprintf_r+0x1a>
 800dab8:	238b      	movs	r3, #139	@ 0x8b
 800daba:	6003      	str	r3, [r0, #0]
 800dabc:	f04f 30ff 	mov.w	r0, #4294967295
 800dac0:	b01b      	add	sp, #108	@ 0x6c
 800dac2:	bd30      	pop	{r4, r5, pc}
 800dac4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dac8:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dacc:	f04f 0300 	mov.w	r3, #0
 800dad0:	9319      	str	r3, [sp, #100]	@ 0x64
 800dad2:	bf14      	ite	ne
 800dad4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800dad8:	4623      	moveq	r3, r4
 800dada:	9302      	str	r3, [sp, #8]
 800dadc:	9305      	str	r3, [sp, #20]
 800dade:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dae2:	9100      	str	r1, [sp, #0]
 800dae4:	9104      	str	r1, [sp, #16]
 800dae6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800daea:	4669      	mov	r1, sp
 800daec:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800daee:	f001 fd0d 	bl	800f50c <_svfiprintf_r>
 800daf2:	1c43      	adds	r3, r0, #1
 800daf4:	bfbc      	itt	lt
 800daf6:	238b      	movlt	r3, #139	@ 0x8b
 800daf8:	602b      	strlt	r3, [r5, #0]
 800dafa:	2c00      	cmp	r4, #0
 800dafc:	d0e0      	beq.n	800dac0 <_vsniprintf_r+0x16>
 800dafe:	9b00      	ldr	r3, [sp, #0]
 800db00:	2200      	movs	r2, #0
 800db02:	701a      	strb	r2, [r3, #0]
 800db04:	e7dc      	b.n	800dac0 <_vsniprintf_r+0x16>
	...

0800db08 <vsniprintf>:
 800db08:	b507      	push	{r0, r1, r2, lr}
 800db0a:	9300      	str	r3, [sp, #0]
 800db0c:	4613      	mov	r3, r2
 800db0e:	460a      	mov	r2, r1
 800db10:	4601      	mov	r1, r0
 800db12:	4803      	ldr	r0, [pc, #12]	@ (800db20 <vsniprintf+0x18>)
 800db14:	6800      	ldr	r0, [r0, #0]
 800db16:	f7ff ffc8 	bl	800daaa <_vsniprintf_r>
 800db1a:	b003      	add	sp, #12
 800db1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800db20:	20000770 	.word	0x20000770

0800db24 <__swbuf_r>:
 800db24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db26:	460e      	mov	r6, r1
 800db28:	4614      	mov	r4, r2
 800db2a:	4605      	mov	r5, r0
 800db2c:	b118      	cbz	r0, 800db36 <__swbuf_r+0x12>
 800db2e:	6a03      	ldr	r3, [r0, #32]
 800db30:	b90b      	cbnz	r3, 800db36 <__swbuf_r+0x12>
 800db32:	f7ff feaf 	bl	800d894 <__sinit>
 800db36:	69a3      	ldr	r3, [r4, #24]
 800db38:	60a3      	str	r3, [r4, #8]
 800db3a:	89a3      	ldrh	r3, [r4, #12]
 800db3c:	071a      	lsls	r2, r3, #28
 800db3e:	d501      	bpl.n	800db44 <__swbuf_r+0x20>
 800db40:	6923      	ldr	r3, [r4, #16]
 800db42:	b943      	cbnz	r3, 800db56 <__swbuf_r+0x32>
 800db44:	4621      	mov	r1, r4
 800db46:	4628      	mov	r0, r5
 800db48:	f000 f82a 	bl	800dba0 <__swsetup_r>
 800db4c:	b118      	cbz	r0, 800db56 <__swbuf_r+0x32>
 800db4e:	f04f 37ff 	mov.w	r7, #4294967295
 800db52:	4638      	mov	r0, r7
 800db54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db56:	6823      	ldr	r3, [r4, #0]
 800db58:	6922      	ldr	r2, [r4, #16]
 800db5a:	1a98      	subs	r0, r3, r2
 800db5c:	6963      	ldr	r3, [r4, #20]
 800db5e:	b2f6      	uxtb	r6, r6
 800db60:	4283      	cmp	r3, r0
 800db62:	4637      	mov	r7, r6
 800db64:	dc05      	bgt.n	800db72 <__swbuf_r+0x4e>
 800db66:	4621      	mov	r1, r4
 800db68:	4628      	mov	r0, r5
 800db6a:	f001 ff91 	bl	800fa90 <_fflush_r>
 800db6e:	2800      	cmp	r0, #0
 800db70:	d1ed      	bne.n	800db4e <__swbuf_r+0x2a>
 800db72:	68a3      	ldr	r3, [r4, #8]
 800db74:	3b01      	subs	r3, #1
 800db76:	60a3      	str	r3, [r4, #8]
 800db78:	6823      	ldr	r3, [r4, #0]
 800db7a:	1c5a      	adds	r2, r3, #1
 800db7c:	6022      	str	r2, [r4, #0]
 800db7e:	701e      	strb	r6, [r3, #0]
 800db80:	6962      	ldr	r2, [r4, #20]
 800db82:	1c43      	adds	r3, r0, #1
 800db84:	429a      	cmp	r2, r3
 800db86:	d004      	beq.n	800db92 <__swbuf_r+0x6e>
 800db88:	89a3      	ldrh	r3, [r4, #12]
 800db8a:	07db      	lsls	r3, r3, #31
 800db8c:	d5e1      	bpl.n	800db52 <__swbuf_r+0x2e>
 800db8e:	2e0a      	cmp	r6, #10
 800db90:	d1df      	bne.n	800db52 <__swbuf_r+0x2e>
 800db92:	4621      	mov	r1, r4
 800db94:	4628      	mov	r0, r5
 800db96:	f001 ff7b 	bl	800fa90 <_fflush_r>
 800db9a:	2800      	cmp	r0, #0
 800db9c:	d0d9      	beq.n	800db52 <__swbuf_r+0x2e>
 800db9e:	e7d6      	b.n	800db4e <__swbuf_r+0x2a>

0800dba0 <__swsetup_r>:
 800dba0:	b538      	push	{r3, r4, r5, lr}
 800dba2:	4b29      	ldr	r3, [pc, #164]	@ (800dc48 <__swsetup_r+0xa8>)
 800dba4:	4605      	mov	r5, r0
 800dba6:	6818      	ldr	r0, [r3, #0]
 800dba8:	460c      	mov	r4, r1
 800dbaa:	b118      	cbz	r0, 800dbb4 <__swsetup_r+0x14>
 800dbac:	6a03      	ldr	r3, [r0, #32]
 800dbae:	b90b      	cbnz	r3, 800dbb4 <__swsetup_r+0x14>
 800dbb0:	f7ff fe70 	bl	800d894 <__sinit>
 800dbb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbb8:	0719      	lsls	r1, r3, #28
 800dbba:	d422      	bmi.n	800dc02 <__swsetup_r+0x62>
 800dbbc:	06da      	lsls	r2, r3, #27
 800dbbe:	d407      	bmi.n	800dbd0 <__swsetup_r+0x30>
 800dbc0:	2209      	movs	r2, #9
 800dbc2:	602a      	str	r2, [r5, #0]
 800dbc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbc8:	81a3      	strh	r3, [r4, #12]
 800dbca:	f04f 30ff 	mov.w	r0, #4294967295
 800dbce:	e033      	b.n	800dc38 <__swsetup_r+0x98>
 800dbd0:	0758      	lsls	r0, r3, #29
 800dbd2:	d512      	bpl.n	800dbfa <__swsetup_r+0x5a>
 800dbd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbd6:	b141      	cbz	r1, 800dbea <__swsetup_r+0x4a>
 800dbd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbdc:	4299      	cmp	r1, r3
 800dbde:	d002      	beq.n	800dbe6 <__swsetup_r+0x46>
 800dbe0:	4628      	mov	r0, r5
 800dbe2:	f000 ffbd 	bl	800eb60 <_free_r>
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbea:	89a3      	ldrh	r3, [r4, #12]
 800dbec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dbf0:	81a3      	strh	r3, [r4, #12]
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	6063      	str	r3, [r4, #4]
 800dbf6:	6923      	ldr	r3, [r4, #16]
 800dbf8:	6023      	str	r3, [r4, #0]
 800dbfa:	89a3      	ldrh	r3, [r4, #12]
 800dbfc:	f043 0308 	orr.w	r3, r3, #8
 800dc00:	81a3      	strh	r3, [r4, #12]
 800dc02:	6923      	ldr	r3, [r4, #16]
 800dc04:	b94b      	cbnz	r3, 800dc1a <__swsetup_r+0x7a>
 800dc06:	89a3      	ldrh	r3, [r4, #12]
 800dc08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc10:	d003      	beq.n	800dc1a <__swsetup_r+0x7a>
 800dc12:	4621      	mov	r1, r4
 800dc14:	4628      	mov	r0, r5
 800dc16:	f001 ff9b 	bl	800fb50 <__smakebuf_r>
 800dc1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc1e:	f013 0201 	ands.w	r2, r3, #1
 800dc22:	d00a      	beq.n	800dc3a <__swsetup_r+0x9a>
 800dc24:	2200      	movs	r2, #0
 800dc26:	60a2      	str	r2, [r4, #8]
 800dc28:	6962      	ldr	r2, [r4, #20]
 800dc2a:	4252      	negs	r2, r2
 800dc2c:	61a2      	str	r2, [r4, #24]
 800dc2e:	6922      	ldr	r2, [r4, #16]
 800dc30:	b942      	cbnz	r2, 800dc44 <__swsetup_r+0xa4>
 800dc32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc36:	d1c5      	bne.n	800dbc4 <__swsetup_r+0x24>
 800dc38:	bd38      	pop	{r3, r4, r5, pc}
 800dc3a:	0799      	lsls	r1, r3, #30
 800dc3c:	bf58      	it	pl
 800dc3e:	6962      	ldrpl	r2, [r4, #20]
 800dc40:	60a2      	str	r2, [r4, #8]
 800dc42:	e7f4      	b.n	800dc2e <__swsetup_r+0x8e>
 800dc44:	2000      	movs	r0, #0
 800dc46:	e7f7      	b.n	800dc38 <__swsetup_r+0x98>
 800dc48:	20000770 	.word	0x20000770

0800dc4c <memset>:
 800dc4c:	4402      	add	r2, r0
 800dc4e:	4603      	mov	r3, r0
 800dc50:	4293      	cmp	r3, r2
 800dc52:	d100      	bne.n	800dc56 <memset+0xa>
 800dc54:	4770      	bx	lr
 800dc56:	f803 1b01 	strb.w	r1, [r3], #1
 800dc5a:	e7f9      	b.n	800dc50 <memset+0x4>

0800dc5c <strncpy>:
 800dc5c:	b510      	push	{r4, lr}
 800dc5e:	3901      	subs	r1, #1
 800dc60:	4603      	mov	r3, r0
 800dc62:	b132      	cbz	r2, 800dc72 <strncpy+0x16>
 800dc64:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800dc68:	f803 4b01 	strb.w	r4, [r3], #1
 800dc6c:	3a01      	subs	r2, #1
 800dc6e:	2c00      	cmp	r4, #0
 800dc70:	d1f7      	bne.n	800dc62 <strncpy+0x6>
 800dc72:	441a      	add	r2, r3
 800dc74:	2100      	movs	r1, #0
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d100      	bne.n	800dc7c <strncpy+0x20>
 800dc7a:	bd10      	pop	{r4, pc}
 800dc7c:	f803 1b01 	strb.w	r1, [r3], #1
 800dc80:	e7f9      	b.n	800dc76 <strncpy+0x1a>
	...

0800dc84 <strtok>:
 800dc84:	4b16      	ldr	r3, [pc, #88]	@ (800dce0 <strtok+0x5c>)
 800dc86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc8a:	681f      	ldr	r7, [r3, #0]
 800dc8c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800dc8e:	4605      	mov	r5, r0
 800dc90:	460e      	mov	r6, r1
 800dc92:	b9ec      	cbnz	r4, 800dcd0 <strtok+0x4c>
 800dc94:	2050      	movs	r0, #80	@ 0x50
 800dc96:	f000 ffad 	bl	800ebf4 <malloc>
 800dc9a:	4602      	mov	r2, r0
 800dc9c:	6478      	str	r0, [r7, #68]	@ 0x44
 800dc9e:	b920      	cbnz	r0, 800dcaa <strtok+0x26>
 800dca0:	4b10      	ldr	r3, [pc, #64]	@ (800dce4 <strtok+0x60>)
 800dca2:	4811      	ldr	r0, [pc, #68]	@ (800dce8 <strtok+0x64>)
 800dca4:	215b      	movs	r1, #91	@ 0x5b
 800dca6:	f000 f8e5 	bl	800de74 <__assert_func>
 800dcaa:	e9c0 4400 	strd	r4, r4, [r0]
 800dcae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800dcb2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800dcb6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800dcba:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800dcbe:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800dcc2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800dcc6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800dcca:	6184      	str	r4, [r0, #24]
 800dccc:	7704      	strb	r4, [r0, #28]
 800dcce:	6244      	str	r4, [r0, #36]	@ 0x24
 800dcd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcd2:	4631      	mov	r1, r6
 800dcd4:	4628      	mov	r0, r5
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dcdc:	f000 b806 	b.w	800dcec <__strtok_r>
 800dce0:	20000770 	.word	0x20000770
 800dce4:	0803c714 	.word	0x0803c714
 800dce8:	0803c72b 	.word	0x0803c72b

0800dcec <__strtok_r>:
 800dcec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dcee:	4604      	mov	r4, r0
 800dcf0:	b908      	cbnz	r0, 800dcf6 <__strtok_r+0xa>
 800dcf2:	6814      	ldr	r4, [r2, #0]
 800dcf4:	b144      	cbz	r4, 800dd08 <__strtok_r+0x1c>
 800dcf6:	4620      	mov	r0, r4
 800dcf8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800dcfc:	460f      	mov	r7, r1
 800dcfe:	f817 6b01 	ldrb.w	r6, [r7], #1
 800dd02:	b91e      	cbnz	r6, 800dd0c <__strtok_r+0x20>
 800dd04:	b965      	cbnz	r5, 800dd20 <__strtok_r+0x34>
 800dd06:	6015      	str	r5, [r2, #0]
 800dd08:	2000      	movs	r0, #0
 800dd0a:	e005      	b.n	800dd18 <__strtok_r+0x2c>
 800dd0c:	42b5      	cmp	r5, r6
 800dd0e:	d1f6      	bne.n	800dcfe <__strtok_r+0x12>
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d1f0      	bne.n	800dcf6 <__strtok_r+0xa>
 800dd14:	6014      	str	r4, [r2, #0]
 800dd16:	7003      	strb	r3, [r0, #0]
 800dd18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd1a:	461c      	mov	r4, r3
 800dd1c:	e00c      	b.n	800dd38 <__strtok_r+0x4c>
 800dd1e:	b91d      	cbnz	r5, 800dd28 <__strtok_r+0x3c>
 800dd20:	4627      	mov	r7, r4
 800dd22:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dd26:	460e      	mov	r6, r1
 800dd28:	f816 5b01 	ldrb.w	r5, [r6], #1
 800dd2c:	42ab      	cmp	r3, r5
 800dd2e:	d1f6      	bne.n	800dd1e <__strtok_r+0x32>
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d0f2      	beq.n	800dd1a <__strtok_r+0x2e>
 800dd34:	2300      	movs	r3, #0
 800dd36:	703b      	strb	r3, [r7, #0]
 800dd38:	6014      	str	r4, [r2, #0]
 800dd3a:	e7ed      	b.n	800dd18 <__strtok_r+0x2c>

0800dd3c <strstr>:
 800dd3c:	780a      	ldrb	r2, [r1, #0]
 800dd3e:	b570      	push	{r4, r5, r6, lr}
 800dd40:	b96a      	cbnz	r2, 800dd5e <strstr+0x22>
 800dd42:	bd70      	pop	{r4, r5, r6, pc}
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d109      	bne.n	800dd5c <strstr+0x20>
 800dd48:	460c      	mov	r4, r1
 800dd4a:	4605      	mov	r5, r0
 800dd4c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d0f6      	beq.n	800dd42 <strstr+0x6>
 800dd54:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800dd58:	429e      	cmp	r6, r3
 800dd5a:	d0f7      	beq.n	800dd4c <strstr+0x10>
 800dd5c:	3001      	adds	r0, #1
 800dd5e:	7803      	ldrb	r3, [r0, #0]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d1ef      	bne.n	800dd44 <strstr+0x8>
 800dd64:	4618      	mov	r0, r3
 800dd66:	e7ec      	b.n	800dd42 <strstr+0x6>

0800dd68 <_localeconv_r>:
 800dd68:	4800      	ldr	r0, [pc, #0]	@ (800dd6c <_localeconv_r+0x4>)
 800dd6a:	4770      	bx	lr
 800dd6c:	200008b0 	.word	0x200008b0

0800dd70 <_close_r>:
 800dd70:	b538      	push	{r3, r4, r5, lr}
 800dd72:	4d06      	ldr	r5, [pc, #24]	@ (800dd8c <_close_r+0x1c>)
 800dd74:	2300      	movs	r3, #0
 800dd76:	4604      	mov	r4, r0
 800dd78:	4608      	mov	r0, r1
 800dd7a:	602b      	str	r3, [r5, #0]
 800dd7c:	f7ff f834 	bl	800cde8 <_close>
 800dd80:	1c43      	adds	r3, r0, #1
 800dd82:	d102      	bne.n	800dd8a <_close_r+0x1a>
 800dd84:	682b      	ldr	r3, [r5, #0]
 800dd86:	b103      	cbz	r3, 800dd8a <_close_r+0x1a>
 800dd88:	6023      	str	r3, [r4, #0]
 800dd8a:	bd38      	pop	{r3, r4, r5, pc}
 800dd8c:	2000334c 	.word	0x2000334c

0800dd90 <_lseek_r>:
 800dd90:	b538      	push	{r3, r4, r5, lr}
 800dd92:	4d07      	ldr	r5, [pc, #28]	@ (800ddb0 <_lseek_r+0x20>)
 800dd94:	4604      	mov	r4, r0
 800dd96:	4608      	mov	r0, r1
 800dd98:	4611      	mov	r1, r2
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	602a      	str	r2, [r5, #0]
 800dd9e:	461a      	mov	r2, r3
 800dda0:	f7fe ffe3 	bl	800cd6a <_lseek>
 800dda4:	1c43      	adds	r3, r0, #1
 800dda6:	d102      	bne.n	800ddae <_lseek_r+0x1e>
 800dda8:	682b      	ldr	r3, [r5, #0]
 800ddaa:	b103      	cbz	r3, 800ddae <_lseek_r+0x1e>
 800ddac:	6023      	str	r3, [r4, #0]
 800ddae:	bd38      	pop	{r3, r4, r5, pc}
 800ddb0:	2000334c 	.word	0x2000334c

0800ddb4 <_read_r>:
 800ddb4:	b538      	push	{r3, r4, r5, lr}
 800ddb6:	4d07      	ldr	r5, [pc, #28]	@ (800ddd4 <_read_r+0x20>)
 800ddb8:	4604      	mov	r4, r0
 800ddba:	4608      	mov	r0, r1
 800ddbc:	4611      	mov	r1, r2
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	602a      	str	r2, [r5, #0]
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	f7fe ff7b 	bl	800ccbe <_read>
 800ddc8:	1c43      	adds	r3, r0, #1
 800ddca:	d102      	bne.n	800ddd2 <_read_r+0x1e>
 800ddcc:	682b      	ldr	r3, [r5, #0]
 800ddce:	b103      	cbz	r3, 800ddd2 <_read_r+0x1e>
 800ddd0:	6023      	str	r3, [r4, #0]
 800ddd2:	bd38      	pop	{r3, r4, r5, pc}
 800ddd4:	2000334c 	.word	0x2000334c

0800ddd8 <_write_r>:
 800ddd8:	b538      	push	{r3, r4, r5, lr}
 800ddda:	4d07      	ldr	r5, [pc, #28]	@ (800ddf8 <_write_r+0x20>)
 800dddc:	4604      	mov	r4, r0
 800ddde:	4608      	mov	r0, r1
 800dde0:	4611      	mov	r1, r2
 800dde2:	2200      	movs	r2, #0
 800dde4:	602a      	str	r2, [r5, #0]
 800dde6:	461a      	mov	r2, r3
 800dde8:	f7fe ffd1 	bl	800cd8e <_write>
 800ddec:	1c43      	adds	r3, r0, #1
 800ddee:	d102      	bne.n	800ddf6 <_write_r+0x1e>
 800ddf0:	682b      	ldr	r3, [r5, #0]
 800ddf2:	b103      	cbz	r3, 800ddf6 <_write_r+0x1e>
 800ddf4:	6023      	str	r3, [r4, #0]
 800ddf6:	bd38      	pop	{r3, r4, r5, pc}
 800ddf8:	2000334c 	.word	0x2000334c

0800ddfc <__errno>:
 800ddfc:	4b01      	ldr	r3, [pc, #4]	@ (800de04 <__errno+0x8>)
 800ddfe:	6818      	ldr	r0, [r3, #0]
 800de00:	4770      	bx	lr
 800de02:	bf00      	nop
 800de04:	20000770 	.word	0x20000770

0800de08 <__libc_init_array>:
 800de08:	b570      	push	{r4, r5, r6, lr}
 800de0a:	4d0d      	ldr	r5, [pc, #52]	@ (800de40 <__libc_init_array+0x38>)
 800de0c:	4c0d      	ldr	r4, [pc, #52]	@ (800de44 <__libc_init_array+0x3c>)
 800de0e:	1b64      	subs	r4, r4, r5
 800de10:	10a4      	asrs	r4, r4, #2
 800de12:	2600      	movs	r6, #0
 800de14:	42a6      	cmp	r6, r4
 800de16:	d109      	bne.n	800de2c <__libc_init_array+0x24>
 800de18:	4d0b      	ldr	r5, [pc, #44]	@ (800de48 <__libc_init_array+0x40>)
 800de1a:	4c0c      	ldr	r4, [pc, #48]	@ (800de4c <__libc_init_array+0x44>)
 800de1c:	f002 ff5c 	bl	8010cd8 <_init>
 800de20:	1b64      	subs	r4, r4, r5
 800de22:	10a4      	asrs	r4, r4, #2
 800de24:	2600      	movs	r6, #0
 800de26:	42a6      	cmp	r6, r4
 800de28:	d105      	bne.n	800de36 <__libc_init_array+0x2e>
 800de2a:	bd70      	pop	{r4, r5, r6, pc}
 800de2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800de30:	4798      	blx	r3
 800de32:	3601      	adds	r6, #1
 800de34:	e7ee      	b.n	800de14 <__libc_init_array+0xc>
 800de36:	f855 3b04 	ldr.w	r3, [r5], #4
 800de3a:	4798      	blx	r3
 800de3c:	3601      	adds	r6, #1
 800de3e:	e7f2      	b.n	800de26 <__libc_init_array+0x1e>
 800de40:	0803caf8 	.word	0x0803caf8
 800de44:	0803caf8 	.word	0x0803caf8
 800de48:	0803caf8 	.word	0x0803caf8
 800de4c:	0803cafc 	.word	0x0803cafc

0800de50 <__retarget_lock_init_recursive>:
 800de50:	4770      	bx	lr

0800de52 <__retarget_lock_acquire_recursive>:
 800de52:	4770      	bx	lr

0800de54 <__retarget_lock_release_recursive>:
 800de54:	4770      	bx	lr

0800de56 <memcpy>:
 800de56:	440a      	add	r2, r1
 800de58:	4291      	cmp	r1, r2
 800de5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800de5e:	d100      	bne.n	800de62 <memcpy+0xc>
 800de60:	4770      	bx	lr
 800de62:	b510      	push	{r4, lr}
 800de64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de6c:	4291      	cmp	r1, r2
 800de6e:	d1f9      	bne.n	800de64 <memcpy+0xe>
 800de70:	bd10      	pop	{r4, pc}
	...

0800de74 <__assert_func>:
 800de74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de76:	4614      	mov	r4, r2
 800de78:	461a      	mov	r2, r3
 800de7a:	4b09      	ldr	r3, [pc, #36]	@ (800dea0 <__assert_func+0x2c>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	4605      	mov	r5, r0
 800de80:	68d8      	ldr	r0, [r3, #12]
 800de82:	b14c      	cbz	r4, 800de98 <__assert_func+0x24>
 800de84:	4b07      	ldr	r3, [pc, #28]	@ (800dea4 <__assert_func+0x30>)
 800de86:	9100      	str	r1, [sp, #0]
 800de88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de8c:	4906      	ldr	r1, [pc, #24]	@ (800dea8 <__assert_func+0x34>)
 800de8e:	462b      	mov	r3, r5
 800de90:	f001 fe26 	bl	800fae0 <fiprintf>
 800de94:	f001 fee4 	bl	800fc60 <abort>
 800de98:	4b04      	ldr	r3, [pc, #16]	@ (800deac <__assert_func+0x38>)
 800de9a:	461c      	mov	r4, r3
 800de9c:	e7f3      	b.n	800de86 <__assert_func+0x12>
 800de9e:	bf00      	nop
 800dea0:	20000770 	.word	0x20000770
 800dea4:	0803c785 	.word	0x0803c785
 800dea8:	0803c792 	.word	0x0803c792
 800deac:	0803c7c0 	.word	0x0803c7c0

0800deb0 <quorem>:
 800deb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deb4:	6903      	ldr	r3, [r0, #16]
 800deb6:	690c      	ldr	r4, [r1, #16]
 800deb8:	42a3      	cmp	r3, r4
 800deba:	4607      	mov	r7, r0
 800debc:	db7e      	blt.n	800dfbc <quorem+0x10c>
 800debe:	3c01      	subs	r4, #1
 800dec0:	f101 0814 	add.w	r8, r1, #20
 800dec4:	00a3      	lsls	r3, r4, #2
 800dec6:	f100 0514 	add.w	r5, r0, #20
 800deca:	9300      	str	r3, [sp, #0]
 800decc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ded0:	9301      	str	r3, [sp, #4]
 800ded2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ded6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800deda:	3301      	adds	r3, #1
 800dedc:	429a      	cmp	r2, r3
 800dede:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dee2:	fbb2 f6f3 	udiv	r6, r2, r3
 800dee6:	d32e      	bcc.n	800df46 <quorem+0x96>
 800dee8:	f04f 0a00 	mov.w	sl, #0
 800deec:	46c4      	mov	ip, r8
 800deee:	46ae      	mov	lr, r5
 800def0:	46d3      	mov	fp, sl
 800def2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800def6:	b298      	uxth	r0, r3
 800def8:	fb06 a000 	mla	r0, r6, r0, sl
 800defc:	0c02      	lsrs	r2, r0, #16
 800defe:	0c1b      	lsrs	r3, r3, #16
 800df00:	fb06 2303 	mla	r3, r6, r3, r2
 800df04:	f8de 2000 	ldr.w	r2, [lr]
 800df08:	b280      	uxth	r0, r0
 800df0a:	b292      	uxth	r2, r2
 800df0c:	1a12      	subs	r2, r2, r0
 800df0e:	445a      	add	r2, fp
 800df10:	f8de 0000 	ldr.w	r0, [lr]
 800df14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800df18:	b29b      	uxth	r3, r3
 800df1a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800df1e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800df22:	b292      	uxth	r2, r2
 800df24:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800df28:	45e1      	cmp	r9, ip
 800df2a:	f84e 2b04 	str.w	r2, [lr], #4
 800df2e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800df32:	d2de      	bcs.n	800def2 <quorem+0x42>
 800df34:	9b00      	ldr	r3, [sp, #0]
 800df36:	58eb      	ldr	r3, [r5, r3]
 800df38:	b92b      	cbnz	r3, 800df46 <quorem+0x96>
 800df3a:	9b01      	ldr	r3, [sp, #4]
 800df3c:	3b04      	subs	r3, #4
 800df3e:	429d      	cmp	r5, r3
 800df40:	461a      	mov	r2, r3
 800df42:	d32f      	bcc.n	800dfa4 <quorem+0xf4>
 800df44:	613c      	str	r4, [r7, #16]
 800df46:	4638      	mov	r0, r7
 800df48:	f001 f97c 	bl	800f244 <__mcmp>
 800df4c:	2800      	cmp	r0, #0
 800df4e:	db25      	blt.n	800df9c <quorem+0xec>
 800df50:	4629      	mov	r1, r5
 800df52:	2000      	movs	r0, #0
 800df54:	f858 2b04 	ldr.w	r2, [r8], #4
 800df58:	f8d1 c000 	ldr.w	ip, [r1]
 800df5c:	fa1f fe82 	uxth.w	lr, r2
 800df60:	fa1f f38c 	uxth.w	r3, ip
 800df64:	eba3 030e 	sub.w	r3, r3, lr
 800df68:	4403      	add	r3, r0
 800df6a:	0c12      	lsrs	r2, r2, #16
 800df6c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800df70:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800df74:	b29b      	uxth	r3, r3
 800df76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df7a:	45c1      	cmp	r9, r8
 800df7c:	f841 3b04 	str.w	r3, [r1], #4
 800df80:	ea4f 4022 	mov.w	r0, r2, asr #16
 800df84:	d2e6      	bcs.n	800df54 <quorem+0xa4>
 800df86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800df8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800df8e:	b922      	cbnz	r2, 800df9a <quorem+0xea>
 800df90:	3b04      	subs	r3, #4
 800df92:	429d      	cmp	r5, r3
 800df94:	461a      	mov	r2, r3
 800df96:	d30b      	bcc.n	800dfb0 <quorem+0x100>
 800df98:	613c      	str	r4, [r7, #16]
 800df9a:	3601      	adds	r6, #1
 800df9c:	4630      	mov	r0, r6
 800df9e:	b003      	add	sp, #12
 800dfa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfa4:	6812      	ldr	r2, [r2, #0]
 800dfa6:	3b04      	subs	r3, #4
 800dfa8:	2a00      	cmp	r2, #0
 800dfaa:	d1cb      	bne.n	800df44 <quorem+0x94>
 800dfac:	3c01      	subs	r4, #1
 800dfae:	e7c6      	b.n	800df3e <quorem+0x8e>
 800dfb0:	6812      	ldr	r2, [r2, #0]
 800dfb2:	3b04      	subs	r3, #4
 800dfb4:	2a00      	cmp	r2, #0
 800dfb6:	d1ef      	bne.n	800df98 <quorem+0xe8>
 800dfb8:	3c01      	subs	r4, #1
 800dfba:	e7ea      	b.n	800df92 <quorem+0xe2>
 800dfbc:	2000      	movs	r0, #0
 800dfbe:	e7ee      	b.n	800df9e <quorem+0xee>

0800dfc0 <_dtoa_r>:
 800dfc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfc4:	69c7      	ldr	r7, [r0, #28]
 800dfc6:	b097      	sub	sp, #92	@ 0x5c
 800dfc8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800dfcc:	ec55 4b10 	vmov	r4, r5, d0
 800dfd0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dfd2:	9107      	str	r1, [sp, #28]
 800dfd4:	4681      	mov	r9, r0
 800dfd6:	920c      	str	r2, [sp, #48]	@ 0x30
 800dfd8:	9311      	str	r3, [sp, #68]	@ 0x44
 800dfda:	b97f      	cbnz	r7, 800dffc <_dtoa_r+0x3c>
 800dfdc:	2010      	movs	r0, #16
 800dfde:	f000 fe09 	bl	800ebf4 <malloc>
 800dfe2:	4602      	mov	r2, r0
 800dfe4:	f8c9 001c 	str.w	r0, [r9, #28]
 800dfe8:	b920      	cbnz	r0, 800dff4 <_dtoa_r+0x34>
 800dfea:	4ba9      	ldr	r3, [pc, #676]	@ (800e290 <_dtoa_r+0x2d0>)
 800dfec:	21ef      	movs	r1, #239	@ 0xef
 800dfee:	48a9      	ldr	r0, [pc, #676]	@ (800e294 <_dtoa_r+0x2d4>)
 800dff0:	f7ff ff40 	bl	800de74 <__assert_func>
 800dff4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dff8:	6007      	str	r7, [r0, #0]
 800dffa:	60c7      	str	r7, [r0, #12]
 800dffc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e000:	6819      	ldr	r1, [r3, #0]
 800e002:	b159      	cbz	r1, 800e01c <_dtoa_r+0x5c>
 800e004:	685a      	ldr	r2, [r3, #4]
 800e006:	604a      	str	r2, [r1, #4]
 800e008:	2301      	movs	r3, #1
 800e00a:	4093      	lsls	r3, r2
 800e00c:	608b      	str	r3, [r1, #8]
 800e00e:	4648      	mov	r0, r9
 800e010:	f000 fee6 	bl	800ede0 <_Bfree>
 800e014:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e018:	2200      	movs	r2, #0
 800e01a:	601a      	str	r2, [r3, #0]
 800e01c:	1e2b      	subs	r3, r5, #0
 800e01e:	bfb9      	ittee	lt
 800e020:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e024:	9305      	strlt	r3, [sp, #20]
 800e026:	2300      	movge	r3, #0
 800e028:	6033      	strge	r3, [r6, #0]
 800e02a:	9f05      	ldr	r7, [sp, #20]
 800e02c:	4b9a      	ldr	r3, [pc, #616]	@ (800e298 <_dtoa_r+0x2d8>)
 800e02e:	bfbc      	itt	lt
 800e030:	2201      	movlt	r2, #1
 800e032:	6032      	strlt	r2, [r6, #0]
 800e034:	43bb      	bics	r3, r7
 800e036:	d112      	bne.n	800e05e <_dtoa_r+0x9e>
 800e038:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e03a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e03e:	6013      	str	r3, [r2, #0]
 800e040:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e044:	4323      	orrs	r3, r4
 800e046:	f000 855a 	beq.w	800eafe <_dtoa_r+0xb3e>
 800e04a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e04c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e2ac <_dtoa_r+0x2ec>
 800e050:	2b00      	cmp	r3, #0
 800e052:	f000 855c 	beq.w	800eb0e <_dtoa_r+0xb4e>
 800e056:	f10a 0303 	add.w	r3, sl, #3
 800e05a:	f000 bd56 	b.w	800eb0a <_dtoa_r+0xb4a>
 800e05e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e062:	2200      	movs	r2, #0
 800e064:	ec51 0b17 	vmov	r0, r1, d7
 800e068:	2300      	movs	r3, #0
 800e06a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e06e:	f7f2 fd43 	bl	8000af8 <__aeabi_dcmpeq>
 800e072:	4680      	mov	r8, r0
 800e074:	b158      	cbz	r0, 800e08e <_dtoa_r+0xce>
 800e076:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e078:	2301      	movs	r3, #1
 800e07a:	6013      	str	r3, [r2, #0]
 800e07c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e07e:	b113      	cbz	r3, 800e086 <_dtoa_r+0xc6>
 800e080:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e082:	4b86      	ldr	r3, [pc, #536]	@ (800e29c <_dtoa_r+0x2dc>)
 800e084:	6013      	str	r3, [r2, #0]
 800e086:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e2b0 <_dtoa_r+0x2f0>
 800e08a:	f000 bd40 	b.w	800eb0e <_dtoa_r+0xb4e>
 800e08e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e092:	aa14      	add	r2, sp, #80	@ 0x50
 800e094:	a915      	add	r1, sp, #84	@ 0x54
 800e096:	4648      	mov	r0, r9
 800e098:	f001 f984 	bl	800f3a4 <__d2b>
 800e09c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e0a0:	9002      	str	r0, [sp, #8]
 800e0a2:	2e00      	cmp	r6, #0
 800e0a4:	d078      	beq.n	800e198 <_dtoa_r+0x1d8>
 800e0a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e0ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e0b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e0b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e0b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e0bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e0c0:	4619      	mov	r1, r3
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	4b76      	ldr	r3, [pc, #472]	@ (800e2a0 <_dtoa_r+0x2e0>)
 800e0c6:	f7f2 f8f7 	bl	80002b8 <__aeabi_dsub>
 800e0ca:	a36b      	add	r3, pc, #428	@ (adr r3, 800e278 <_dtoa_r+0x2b8>)
 800e0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d0:	f7f2 faaa 	bl	8000628 <__aeabi_dmul>
 800e0d4:	a36a      	add	r3, pc, #424	@ (adr r3, 800e280 <_dtoa_r+0x2c0>)
 800e0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0da:	f7f2 f8ef 	bl	80002bc <__adddf3>
 800e0de:	4604      	mov	r4, r0
 800e0e0:	4630      	mov	r0, r6
 800e0e2:	460d      	mov	r5, r1
 800e0e4:	f7f2 fa36 	bl	8000554 <__aeabi_i2d>
 800e0e8:	a367      	add	r3, pc, #412	@ (adr r3, 800e288 <_dtoa_r+0x2c8>)
 800e0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ee:	f7f2 fa9b 	bl	8000628 <__aeabi_dmul>
 800e0f2:	4602      	mov	r2, r0
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	4620      	mov	r0, r4
 800e0f8:	4629      	mov	r1, r5
 800e0fa:	f7f2 f8df 	bl	80002bc <__adddf3>
 800e0fe:	4604      	mov	r4, r0
 800e100:	460d      	mov	r5, r1
 800e102:	f7f2 fd41 	bl	8000b88 <__aeabi_d2iz>
 800e106:	2200      	movs	r2, #0
 800e108:	4607      	mov	r7, r0
 800e10a:	2300      	movs	r3, #0
 800e10c:	4620      	mov	r0, r4
 800e10e:	4629      	mov	r1, r5
 800e110:	f7f2 fcfc 	bl	8000b0c <__aeabi_dcmplt>
 800e114:	b140      	cbz	r0, 800e128 <_dtoa_r+0x168>
 800e116:	4638      	mov	r0, r7
 800e118:	f7f2 fa1c 	bl	8000554 <__aeabi_i2d>
 800e11c:	4622      	mov	r2, r4
 800e11e:	462b      	mov	r3, r5
 800e120:	f7f2 fcea 	bl	8000af8 <__aeabi_dcmpeq>
 800e124:	b900      	cbnz	r0, 800e128 <_dtoa_r+0x168>
 800e126:	3f01      	subs	r7, #1
 800e128:	2f16      	cmp	r7, #22
 800e12a:	d852      	bhi.n	800e1d2 <_dtoa_r+0x212>
 800e12c:	4b5d      	ldr	r3, [pc, #372]	@ (800e2a4 <_dtoa_r+0x2e4>)
 800e12e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e136:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e13a:	f7f2 fce7 	bl	8000b0c <__aeabi_dcmplt>
 800e13e:	2800      	cmp	r0, #0
 800e140:	d049      	beq.n	800e1d6 <_dtoa_r+0x216>
 800e142:	3f01      	subs	r7, #1
 800e144:	2300      	movs	r3, #0
 800e146:	9310      	str	r3, [sp, #64]	@ 0x40
 800e148:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e14a:	1b9b      	subs	r3, r3, r6
 800e14c:	1e5a      	subs	r2, r3, #1
 800e14e:	bf45      	ittet	mi
 800e150:	f1c3 0301 	rsbmi	r3, r3, #1
 800e154:	9300      	strmi	r3, [sp, #0]
 800e156:	2300      	movpl	r3, #0
 800e158:	2300      	movmi	r3, #0
 800e15a:	9206      	str	r2, [sp, #24]
 800e15c:	bf54      	ite	pl
 800e15e:	9300      	strpl	r3, [sp, #0]
 800e160:	9306      	strmi	r3, [sp, #24]
 800e162:	2f00      	cmp	r7, #0
 800e164:	db39      	blt.n	800e1da <_dtoa_r+0x21a>
 800e166:	9b06      	ldr	r3, [sp, #24]
 800e168:	970d      	str	r7, [sp, #52]	@ 0x34
 800e16a:	443b      	add	r3, r7
 800e16c:	9306      	str	r3, [sp, #24]
 800e16e:	2300      	movs	r3, #0
 800e170:	9308      	str	r3, [sp, #32]
 800e172:	9b07      	ldr	r3, [sp, #28]
 800e174:	2b09      	cmp	r3, #9
 800e176:	d863      	bhi.n	800e240 <_dtoa_r+0x280>
 800e178:	2b05      	cmp	r3, #5
 800e17a:	bfc4      	itt	gt
 800e17c:	3b04      	subgt	r3, #4
 800e17e:	9307      	strgt	r3, [sp, #28]
 800e180:	9b07      	ldr	r3, [sp, #28]
 800e182:	f1a3 0302 	sub.w	r3, r3, #2
 800e186:	bfcc      	ite	gt
 800e188:	2400      	movgt	r4, #0
 800e18a:	2401      	movle	r4, #1
 800e18c:	2b03      	cmp	r3, #3
 800e18e:	d863      	bhi.n	800e258 <_dtoa_r+0x298>
 800e190:	e8df f003 	tbb	[pc, r3]
 800e194:	2b375452 	.word	0x2b375452
 800e198:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e19c:	441e      	add	r6, r3
 800e19e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e1a2:	2b20      	cmp	r3, #32
 800e1a4:	bfc1      	itttt	gt
 800e1a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e1aa:	409f      	lslgt	r7, r3
 800e1ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e1b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e1b4:	bfd6      	itet	le
 800e1b6:	f1c3 0320 	rsble	r3, r3, #32
 800e1ba:	ea47 0003 	orrgt.w	r0, r7, r3
 800e1be:	fa04 f003 	lslle.w	r0, r4, r3
 800e1c2:	f7f2 f9b7 	bl	8000534 <__aeabi_ui2d>
 800e1c6:	2201      	movs	r2, #1
 800e1c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e1cc:	3e01      	subs	r6, #1
 800e1ce:	9212      	str	r2, [sp, #72]	@ 0x48
 800e1d0:	e776      	b.n	800e0c0 <_dtoa_r+0x100>
 800e1d2:	2301      	movs	r3, #1
 800e1d4:	e7b7      	b.n	800e146 <_dtoa_r+0x186>
 800e1d6:	9010      	str	r0, [sp, #64]	@ 0x40
 800e1d8:	e7b6      	b.n	800e148 <_dtoa_r+0x188>
 800e1da:	9b00      	ldr	r3, [sp, #0]
 800e1dc:	1bdb      	subs	r3, r3, r7
 800e1de:	9300      	str	r3, [sp, #0]
 800e1e0:	427b      	negs	r3, r7
 800e1e2:	9308      	str	r3, [sp, #32]
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	930d      	str	r3, [sp, #52]	@ 0x34
 800e1e8:	e7c3      	b.n	800e172 <_dtoa_r+0x1b2>
 800e1ea:	2301      	movs	r3, #1
 800e1ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1f0:	eb07 0b03 	add.w	fp, r7, r3
 800e1f4:	f10b 0301 	add.w	r3, fp, #1
 800e1f8:	2b01      	cmp	r3, #1
 800e1fa:	9303      	str	r3, [sp, #12]
 800e1fc:	bfb8      	it	lt
 800e1fe:	2301      	movlt	r3, #1
 800e200:	e006      	b.n	800e210 <_dtoa_r+0x250>
 800e202:	2301      	movs	r3, #1
 800e204:	9309      	str	r3, [sp, #36]	@ 0x24
 800e206:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e208:	2b00      	cmp	r3, #0
 800e20a:	dd28      	ble.n	800e25e <_dtoa_r+0x29e>
 800e20c:	469b      	mov	fp, r3
 800e20e:	9303      	str	r3, [sp, #12]
 800e210:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e214:	2100      	movs	r1, #0
 800e216:	2204      	movs	r2, #4
 800e218:	f102 0514 	add.w	r5, r2, #20
 800e21c:	429d      	cmp	r5, r3
 800e21e:	d926      	bls.n	800e26e <_dtoa_r+0x2ae>
 800e220:	6041      	str	r1, [r0, #4]
 800e222:	4648      	mov	r0, r9
 800e224:	f000 fd9c 	bl	800ed60 <_Balloc>
 800e228:	4682      	mov	sl, r0
 800e22a:	2800      	cmp	r0, #0
 800e22c:	d142      	bne.n	800e2b4 <_dtoa_r+0x2f4>
 800e22e:	4b1e      	ldr	r3, [pc, #120]	@ (800e2a8 <_dtoa_r+0x2e8>)
 800e230:	4602      	mov	r2, r0
 800e232:	f240 11af 	movw	r1, #431	@ 0x1af
 800e236:	e6da      	b.n	800dfee <_dtoa_r+0x2e>
 800e238:	2300      	movs	r3, #0
 800e23a:	e7e3      	b.n	800e204 <_dtoa_r+0x244>
 800e23c:	2300      	movs	r3, #0
 800e23e:	e7d5      	b.n	800e1ec <_dtoa_r+0x22c>
 800e240:	2401      	movs	r4, #1
 800e242:	2300      	movs	r3, #0
 800e244:	9307      	str	r3, [sp, #28]
 800e246:	9409      	str	r4, [sp, #36]	@ 0x24
 800e248:	f04f 3bff 	mov.w	fp, #4294967295
 800e24c:	2200      	movs	r2, #0
 800e24e:	f8cd b00c 	str.w	fp, [sp, #12]
 800e252:	2312      	movs	r3, #18
 800e254:	920c      	str	r2, [sp, #48]	@ 0x30
 800e256:	e7db      	b.n	800e210 <_dtoa_r+0x250>
 800e258:	2301      	movs	r3, #1
 800e25a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e25c:	e7f4      	b.n	800e248 <_dtoa_r+0x288>
 800e25e:	f04f 0b01 	mov.w	fp, #1
 800e262:	f8cd b00c 	str.w	fp, [sp, #12]
 800e266:	465b      	mov	r3, fp
 800e268:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e26c:	e7d0      	b.n	800e210 <_dtoa_r+0x250>
 800e26e:	3101      	adds	r1, #1
 800e270:	0052      	lsls	r2, r2, #1
 800e272:	e7d1      	b.n	800e218 <_dtoa_r+0x258>
 800e274:	f3af 8000 	nop.w
 800e278:	636f4361 	.word	0x636f4361
 800e27c:	3fd287a7 	.word	0x3fd287a7
 800e280:	8b60c8b3 	.word	0x8b60c8b3
 800e284:	3fc68a28 	.word	0x3fc68a28
 800e288:	509f79fb 	.word	0x509f79fb
 800e28c:	3fd34413 	.word	0x3fd34413
 800e290:	0803c714 	.word	0x0803c714
 800e294:	0803c7ce 	.word	0x0803c7ce
 800e298:	7ff00000 	.word	0x7ff00000
 800e29c:	0803c6f1 	.word	0x0803c6f1
 800e2a0:	3ff80000 	.word	0x3ff80000
 800e2a4:	0803c8e0 	.word	0x0803c8e0
 800e2a8:	0803c826 	.word	0x0803c826
 800e2ac:	0803c7ca 	.word	0x0803c7ca
 800e2b0:	0803c6f0 	.word	0x0803c6f0
 800e2b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e2b8:	6018      	str	r0, [r3, #0]
 800e2ba:	9b03      	ldr	r3, [sp, #12]
 800e2bc:	2b0e      	cmp	r3, #14
 800e2be:	f200 80a1 	bhi.w	800e404 <_dtoa_r+0x444>
 800e2c2:	2c00      	cmp	r4, #0
 800e2c4:	f000 809e 	beq.w	800e404 <_dtoa_r+0x444>
 800e2c8:	2f00      	cmp	r7, #0
 800e2ca:	dd33      	ble.n	800e334 <_dtoa_r+0x374>
 800e2cc:	4b9c      	ldr	r3, [pc, #624]	@ (800e540 <_dtoa_r+0x580>)
 800e2ce:	f007 020f 	and.w	r2, r7, #15
 800e2d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e2d6:	ed93 7b00 	vldr	d7, [r3]
 800e2da:	05f8      	lsls	r0, r7, #23
 800e2dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e2e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e2e4:	d516      	bpl.n	800e314 <_dtoa_r+0x354>
 800e2e6:	4b97      	ldr	r3, [pc, #604]	@ (800e544 <_dtoa_r+0x584>)
 800e2e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e2ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e2f0:	f7f2 fac4 	bl	800087c <__aeabi_ddiv>
 800e2f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2f8:	f004 040f 	and.w	r4, r4, #15
 800e2fc:	2603      	movs	r6, #3
 800e2fe:	4d91      	ldr	r5, [pc, #580]	@ (800e544 <_dtoa_r+0x584>)
 800e300:	b954      	cbnz	r4, 800e318 <_dtoa_r+0x358>
 800e302:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e306:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e30a:	f7f2 fab7 	bl	800087c <__aeabi_ddiv>
 800e30e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e312:	e028      	b.n	800e366 <_dtoa_r+0x3a6>
 800e314:	2602      	movs	r6, #2
 800e316:	e7f2      	b.n	800e2fe <_dtoa_r+0x33e>
 800e318:	07e1      	lsls	r1, r4, #31
 800e31a:	d508      	bpl.n	800e32e <_dtoa_r+0x36e>
 800e31c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e320:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e324:	f7f2 f980 	bl	8000628 <__aeabi_dmul>
 800e328:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e32c:	3601      	adds	r6, #1
 800e32e:	1064      	asrs	r4, r4, #1
 800e330:	3508      	adds	r5, #8
 800e332:	e7e5      	b.n	800e300 <_dtoa_r+0x340>
 800e334:	f000 80af 	beq.w	800e496 <_dtoa_r+0x4d6>
 800e338:	427c      	negs	r4, r7
 800e33a:	4b81      	ldr	r3, [pc, #516]	@ (800e540 <_dtoa_r+0x580>)
 800e33c:	4d81      	ldr	r5, [pc, #516]	@ (800e544 <_dtoa_r+0x584>)
 800e33e:	f004 020f 	and.w	r2, r4, #15
 800e342:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e34a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e34e:	f7f2 f96b 	bl	8000628 <__aeabi_dmul>
 800e352:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e356:	1124      	asrs	r4, r4, #4
 800e358:	2300      	movs	r3, #0
 800e35a:	2602      	movs	r6, #2
 800e35c:	2c00      	cmp	r4, #0
 800e35e:	f040 808f 	bne.w	800e480 <_dtoa_r+0x4c0>
 800e362:	2b00      	cmp	r3, #0
 800e364:	d1d3      	bne.n	800e30e <_dtoa_r+0x34e>
 800e366:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e368:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	f000 8094 	beq.w	800e49a <_dtoa_r+0x4da>
 800e372:	4b75      	ldr	r3, [pc, #468]	@ (800e548 <_dtoa_r+0x588>)
 800e374:	2200      	movs	r2, #0
 800e376:	4620      	mov	r0, r4
 800e378:	4629      	mov	r1, r5
 800e37a:	f7f2 fbc7 	bl	8000b0c <__aeabi_dcmplt>
 800e37e:	2800      	cmp	r0, #0
 800e380:	f000 808b 	beq.w	800e49a <_dtoa_r+0x4da>
 800e384:	9b03      	ldr	r3, [sp, #12]
 800e386:	2b00      	cmp	r3, #0
 800e388:	f000 8087 	beq.w	800e49a <_dtoa_r+0x4da>
 800e38c:	f1bb 0f00 	cmp.w	fp, #0
 800e390:	dd34      	ble.n	800e3fc <_dtoa_r+0x43c>
 800e392:	4620      	mov	r0, r4
 800e394:	4b6d      	ldr	r3, [pc, #436]	@ (800e54c <_dtoa_r+0x58c>)
 800e396:	2200      	movs	r2, #0
 800e398:	4629      	mov	r1, r5
 800e39a:	f7f2 f945 	bl	8000628 <__aeabi_dmul>
 800e39e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e3a2:	f107 38ff 	add.w	r8, r7, #4294967295
 800e3a6:	3601      	adds	r6, #1
 800e3a8:	465c      	mov	r4, fp
 800e3aa:	4630      	mov	r0, r6
 800e3ac:	f7f2 f8d2 	bl	8000554 <__aeabi_i2d>
 800e3b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3b4:	f7f2 f938 	bl	8000628 <__aeabi_dmul>
 800e3b8:	4b65      	ldr	r3, [pc, #404]	@ (800e550 <_dtoa_r+0x590>)
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	f7f1 ff7e 	bl	80002bc <__adddf3>
 800e3c0:	4605      	mov	r5, r0
 800e3c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e3c6:	2c00      	cmp	r4, #0
 800e3c8:	d16a      	bne.n	800e4a0 <_dtoa_r+0x4e0>
 800e3ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3ce:	4b61      	ldr	r3, [pc, #388]	@ (800e554 <_dtoa_r+0x594>)
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	f7f1 ff71 	bl	80002b8 <__aeabi_dsub>
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	460b      	mov	r3, r1
 800e3da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e3de:	462a      	mov	r2, r5
 800e3e0:	4633      	mov	r3, r6
 800e3e2:	f7f2 fbb1 	bl	8000b48 <__aeabi_dcmpgt>
 800e3e6:	2800      	cmp	r0, #0
 800e3e8:	f040 8298 	bne.w	800e91c <_dtoa_r+0x95c>
 800e3ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3f0:	462a      	mov	r2, r5
 800e3f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e3f6:	f7f2 fb89 	bl	8000b0c <__aeabi_dcmplt>
 800e3fa:	bb38      	cbnz	r0, 800e44c <_dtoa_r+0x48c>
 800e3fc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e400:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e404:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e406:	2b00      	cmp	r3, #0
 800e408:	f2c0 8157 	blt.w	800e6ba <_dtoa_r+0x6fa>
 800e40c:	2f0e      	cmp	r7, #14
 800e40e:	f300 8154 	bgt.w	800e6ba <_dtoa_r+0x6fa>
 800e412:	4b4b      	ldr	r3, [pc, #300]	@ (800e540 <_dtoa_r+0x580>)
 800e414:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e418:	ed93 7b00 	vldr	d7, [r3]
 800e41c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e41e:	2b00      	cmp	r3, #0
 800e420:	ed8d 7b00 	vstr	d7, [sp]
 800e424:	f280 80e5 	bge.w	800e5f2 <_dtoa_r+0x632>
 800e428:	9b03      	ldr	r3, [sp, #12]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	f300 80e1 	bgt.w	800e5f2 <_dtoa_r+0x632>
 800e430:	d10c      	bne.n	800e44c <_dtoa_r+0x48c>
 800e432:	4b48      	ldr	r3, [pc, #288]	@ (800e554 <_dtoa_r+0x594>)
 800e434:	2200      	movs	r2, #0
 800e436:	ec51 0b17 	vmov	r0, r1, d7
 800e43a:	f7f2 f8f5 	bl	8000628 <__aeabi_dmul>
 800e43e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e442:	f7f2 fb77 	bl	8000b34 <__aeabi_dcmpge>
 800e446:	2800      	cmp	r0, #0
 800e448:	f000 8266 	beq.w	800e918 <_dtoa_r+0x958>
 800e44c:	2400      	movs	r4, #0
 800e44e:	4625      	mov	r5, r4
 800e450:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e452:	4656      	mov	r6, sl
 800e454:	ea6f 0803 	mvn.w	r8, r3
 800e458:	2700      	movs	r7, #0
 800e45a:	4621      	mov	r1, r4
 800e45c:	4648      	mov	r0, r9
 800e45e:	f000 fcbf 	bl	800ede0 <_Bfree>
 800e462:	2d00      	cmp	r5, #0
 800e464:	f000 80bd 	beq.w	800e5e2 <_dtoa_r+0x622>
 800e468:	b12f      	cbz	r7, 800e476 <_dtoa_r+0x4b6>
 800e46a:	42af      	cmp	r7, r5
 800e46c:	d003      	beq.n	800e476 <_dtoa_r+0x4b6>
 800e46e:	4639      	mov	r1, r7
 800e470:	4648      	mov	r0, r9
 800e472:	f000 fcb5 	bl	800ede0 <_Bfree>
 800e476:	4629      	mov	r1, r5
 800e478:	4648      	mov	r0, r9
 800e47a:	f000 fcb1 	bl	800ede0 <_Bfree>
 800e47e:	e0b0      	b.n	800e5e2 <_dtoa_r+0x622>
 800e480:	07e2      	lsls	r2, r4, #31
 800e482:	d505      	bpl.n	800e490 <_dtoa_r+0x4d0>
 800e484:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e488:	f7f2 f8ce 	bl	8000628 <__aeabi_dmul>
 800e48c:	3601      	adds	r6, #1
 800e48e:	2301      	movs	r3, #1
 800e490:	1064      	asrs	r4, r4, #1
 800e492:	3508      	adds	r5, #8
 800e494:	e762      	b.n	800e35c <_dtoa_r+0x39c>
 800e496:	2602      	movs	r6, #2
 800e498:	e765      	b.n	800e366 <_dtoa_r+0x3a6>
 800e49a:	9c03      	ldr	r4, [sp, #12]
 800e49c:	46b8      	mov	r8, r7
 800e49e:	e784      	b.n	800e3aa <_dtoa_r+0x3ea>
 800e4a0:	4b27      	ldr	r3, [pc, #156]	@ (800e540 <_dtoa_r+0x580>)
 800e4a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e4a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e4a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e4ac:	4454      	add	r4, sl
 800e4ae:	2900      	cmp	r1, #0
 800e4b0:	d054      	beq.n	800e55c <_dtoa_r+0x59c>
 800e4b2:	4929      	ldr	r1, [pc, #164]	@ (800e558 <_dtoa_r+0x598>)
 800e4b4:	2000      	movs	r0, #0
 800e4b6:	f7f2 f9e1 	bl	800087c <__aeabi_ddiv>
 800e4ba:	4633      	mov	r3, r6
 800e4bc:	462a      	mov	r2, r5
 800e4be:	f7f1 fefb 	bl	80002b8 <__aeabi_dsub>
 800e4c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e4c6:	4656      	mov	r6, sl
 800e4c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4cc:	f7f2 fb5c 	bl	8000b88 <__aeabi_d2iz>
 800e4d0:	4605      	mov	r5, r0
 800e4d2:	f7f2 f83f 	bl	8000554 <__aeabi_i2d>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	460b      	mov	r3, r1
 800e4da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4de:	f7f1 feeb 	bl	80002b8 <__aeabi_dsub>
 800e4e2:	3530      	adds	r5, #48	@ 0x30
 800e4e4:	4602      	mov	r2, r0
 800e4e6:	460b      	mov	r3, r1
 800e4e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4ec:	f806 5b01 	strb.w	r5, [r6], #1
 800e4f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4f4:	f7f2 fb0a 	bl	8000b0c <__aeabi_dcmplt>
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	d172      	bne.n	800e5e2 <_dtoa_r+0x622>
 800e4fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e500:	4911      	ldr	r1, [pc, #68]	@ (800e548 <_dtoa_r+0x588>)
 800e502:	2000      	movs	r0, #0
 800e504:	f7f1 fed8 	bl	80002b8 <__aeabi_dsub>
 800e508:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e50c:	f7f2 fafe 	bl	8000b0c <__aeabi_dcmplt>
 800e510:	2800      	cmp	r0, #0
 800e512:	f040 80b4 	bne.w	800e67e <_dtoa_r+0x6be>
 800e516:	42a6      	cmp	r6, r4
 800e518:	f43f af70 	beq.w	800e3fc <_dtoa_r+0x43c>
 800e51c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e520:	4b0a      	ldr	r3, [pc, #40]	@ (800e54c <_dtoa_r+0x58c>)
 800e522:	2200      	movs	r2, #0
 800e524:	f7f2 f880 	bl	8000628 <__aeabi_dmul>
 800e528:	4b08      	ldr	r3, [pc, #32]	@ (800e54c <_dtoa_r+0x58c>)
 800e52a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e52e:	2200      	movs	r2, #0
 800e530:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e534:	f7f2 f878 	bl	8000628 <__aeabi_dmul>
 800e538:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e53c:	e7c4      	b.n	800e4c8 <_dtoa_r+0x508>
 800e53e:	bf00      	nop
 800e540:	0803c8e0 	.word	0x0803c8e0
 800e544:	0803c8b8 	.word	0x0803c8b8
 800e548:	3ff00000 	.word	0x3ff00000
 800e54c:	40240000 	.word	0x40240000
 800e550:	401c0000 	.word	0x401c0000
 800e554:	40140000 	.word	0x40140000
 800e558:	3fe00000 	.word	0x3fe00000
 800e55c:	4631      	mov	r1, r6
 800e55e:	4628      	mov	r0, r5
 800e560:	f7f2 f862 	bl	8000628 <__aeabi_dmul>
 800e564:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e568:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e56a:	4656      	mov	r6, sl
 800e56c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e570:	f7f2 fb0a 	bl	8000b88 <__aeabi_d2iz>
 800e574:	4605      	mov	r5, r0
 800e576:	f7f1 ffed 	bl	8000554 <__aeabi_i2d>
 800e57a:	4602      	mov	r2, r0
 800e57c:	460b      	mov	r3, r1
 800e57e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e582:	f7f1 fe99 	bl	80002b8 <__aeabi_dsub>
 800e586:	3530      	adds	r5, #48	@ 0x30
 800e588:	f806 5b01 	strb.w	r5, [r6], #1
 800e58c:	4602      	mov	r2, r0
 800e58e:	460b      	mov	r3, r1
 800e590:	42a6      	cmp	r6, r4
 800e592:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e596:	f04f 0200 	mov.w	r2, #0
 800e59a:	d124      	bne.n	800e5e6 <_dtoa_r+0x626>
 800e59c:	4baf      	ldr	r3, [pc, #700]	@ (800e85c <_dtoa_r+0x89c>)
 800e59e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e5a2:	f7f1 fe8b 	bl	80002bc <__adddf3>
 800e5a6:	4602      	mov	r2, r0
 800e5a8:	460b      	mov	r3, r1
 800e5aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e5ae:	f7f2 facb 	bl	8000b48 <__aeabi_dcmpgt>
 800e5b2:	2800      	cmp	r0, #0
 800e5b4:	d163      	bne.n	800e67e <_dtoa_r+0x6be>
 800e5b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e5ba:	49a8      	ldr	r1, [pc, #672]	@ (800e85c <_dtoa_r+0x89c>)
 800e5bc:	2000      	movs	r0, #0
 800e5be:	f7f1 fe7b 	bl	80002b8 <__aeabi_dsub>
 800e5c2:	4602      	mov	r2, r0
 800e5c4:	460b      	mov	r3, r1
 800e5c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e5ca:	f7f2 fa9f 	bl	8000b0c <__aeabi_dcmplt>
 800e5ce:	2800      	cmp	r0, #0
 800e5d0:	f43f af14 	beq.w	800e3fc <_dtoa_r+0x43c>
 800e5d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e5d6:	1e73      	subs	r3, r6, #1
 800e5d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e5de:	2b30      	cmp	r3, #48	@ 0x30
 800e5e0:	d0f8      	beq.n	800e5d4 <_dtoa_r+0x614>
 800e5e2:	4647      	mov	r7, r8
 800e5e4:	e03b      	b.n	800e65e <_dtoa_r+0x69e>
 800e5e6:	4b9e      	ldr	r3, [pc, #632]	@ (800e860 <_dtoa_r+0x8a0>)
 800e5e8:	f7f2 f81e 	bl	8000628 <__aeabi_dmul>
 800e5ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e5f0:	e7bc      	b.n	800e56c <_dtoa_r+0x5ac>
 800e5f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e5f6:	4656      	mov	r6, sl
 800e5f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5fc:	4620      	mov	r0, r4
 800e5fe:	4629      	mov	r1, r5
 800e600:	f7f2 f93c 	bl	800087c <__aeabi_ddiv>
 800e604:	f7f2 fac0 	bl	8000b88 <__aeabi_d2iz>
 800e608:	4680      	mov	r8, r0
 800e60a:	f7f1 ffa3 	bl	8000554 <__aeabi_i2d>
 800e60e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e612:	f7f2 f809 	bl	8000628 <__aeabi_dmul>
 800e616:	4602      	mov	r2, r0
 800e618:	460b      	mov	r3, r1
 800e61a:	4620      	mov	r0, r4
 800e61c:	4629      	mov	r1, r5
 800e61e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e622:	f7f1 fe49 	bl	80002b8 <__aeabi_dsub>
 800e626:	f806 4b01 	strb.w	r4, [r6], #1
 800e62a:	9d03      	ldr	r5, [sp, #12]
 800e62c:	eba6 040a 	sub.w	r4, r6, sl
 800e630:	42a5      	cmp	r5, r4
 800e632:	4602      	mov	r2, r0
 800e634:	460b      	mov	r3, r1
 800e636:	d133      	bne.n	800e6a0 <_dtoa_r+0x6e0>
 800e638:	f7f1 fe40 	bl	80002bc <__adddf3>
 800e63c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e640:	4604      	mov	r4, r0
 800e642:	460d      	mov	r5, r1
 800e644:	f7f2 fa80 	bl	8000b48 <__aeabi_dcmpgt>
 800e648:	b9c0      	cbnz	r0, 800e67c <_dtoa_r+0x6bc>
 800e64a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e64e:	4620      	mov	r0, r4
 800e650:	4629      	mov	r1, r5
 800e652:	f7f2 fa51 	bl	8000af8 <__aeabi_dcmpeq>
 800e656:	b110      	cbz	r0, 800e65e <_dtoa_r+0x69e>
 800e658:	f018 0f01 	tst.w	r8, #1
 800e65c:	d10e      	bne.n	800e67c <_dtoa_r+0x6bc>
 800e65e:	9902      	ldr	r1, [sp, #8]
 800e660:	4648      	mov	r0, r9
 800e662:	f000 fbbd 	bl	800ede0 <_Bfree>
 800e666:	2300      	movs	r3, #0
 800e668:	7033      	strb	r3, [r6, #0]
 800e66a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e66c:	3701      	adds	r7, #1
 800e66e:	601f      	str	r7, [r3, #0]
 800e670:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e672:	2b00      	cmp	r3, #0
 800e674:	f000 824b 	beq.w	800eb0e <_dtoa_r+0xb4e>
 800e678:	601e      	str	r6, [r3, #0]
 800e67a:	e248      	b.n	800eb0e <_dtoa_r+0xb4e>
 800e67c:	46b8      	mov	r8, r7
 800e67e:	4633      	mov	r3, r6
 800e680:	461e      	mov	r6, r3
 800e682:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e686:	2a39      	cmp	r2, #57	@ 0x39
 800e688:	d106      	bne.n	800e698 <_dtoa_r+0x6d8>
 800e68a:	459a      	cmp	sl, r3
 800e68c:	d1f8      	bne.n	800e680 <_dtoa_r+0x6c0>
 800e68e:	2230      	movs	r2, #48	@ 0x30
 800e690:	f108 0801 	add.w	r8, r8, #1
 800e694:	f88a 2000 	strb.w	r2, [sl]
 800e698:	781a      	ldrb	r2, [r3, #0]
 800e69a:	3201      	adds	r2, #1
 800e69c:	701a      	strb	r2, [r3, #0]
 800e69e:	e7a0      	b.n	800e5e2 <_dtoa_r+0x622>
 800e6a0:	4b6f      	ldr	r3, [pc, #444]	@ (800e860 <_dtoa_r+0x8a0>)
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	f7f1 ffc0 	bl	8000628 <__aeabi_dmul>
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	4604      	mov	r4, r0
 800e6ae:	460d      	mov	r5, r1
 800e6b0:	f7f2 fa22 	bl	8000af8 <__aeabi_dcmpeq>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	d09f      	beq.n	800e5f8 <_dtoa_r+0x638>
 800e6b8:	e7d1      	b.n	800e65e <_dtoa_r+0x69e>
 800e6ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6bc:	2a00      	cmp	r2, #0
 800e6be:	f000 80ea 	beq.w	800e896 <_dtoa_r+0x8d6>
 800e6c2:	9a07      	ldr	r2, [sp, #28]
 800e6c4:	2a01      	cmp	r2, #1
 800e6c6:	f300 80cd 	bgt.w	800e864 <_dtoa_r+0x8a4>
 800e6ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e6cc:	2a00      	cmp	r2, #0
 800e6ce:	f000 80c1 	beq.w	800e854 <_dtoa_r+0x894>
 800e6d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e6d6:	9c08      	ldr	r4, [sp, #32]
 800e6d8:	9e00      	ldr	r6, [sp, #0]
 800e6da:	9a00      	ldr	r2, [sp, #0]
 800e6dc:	441a      	add	r2, r3
 800e6de:	9200      	str	r2, [sp, #0]
 800e6e0:	9a06      	ldr	r2, [sp, #24]
 800e6e2:	2101      	movs	r1, #1
 800e6e4:	441a      	add	r2, r3
 800e6e6:	4648      	mov	r0, r9
 800e6e8:	9206      	str	r2, [sp, #24]
 800e6ea:	f000 fc2d 	bl	800ef48 <__i2b>
 800e6ee:	4605      	mov	r5, r0
 800e6f0:	b166      	cbz	r6, 800e70c <_dtoa_r+0x74c>
 800e6f2:	9b06      	ldr	r3, [sp, #24]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	dd09      	ble.n	800e70c <_dtoa_r+0x74c>
 800e6f8:	42b3      	cmp	r3, r6
 800e6fa:	9a00      	ldr	r2, [sp, #0]
 800e6fc:	bfa8      	it	ge
 800e6fe:	4633      	movge	r3, r6
 800e700:	1ad2      	subs	r2, r2, r3
 800e702:	9200      	str	r2, [sp, #0]
 800e704:	9a06      	ldr	r2, [sp, #24]
 800e706:	1af6      	subs	r6, r6, r3
 800e708:	1ad3      	subs	r3, r2, r3
 800e70a:	9306      	str	r3, [sp, #24]
 800e70c:	9b08      	ldr	r3, [sp, #32]
 800e70e:	b30b      	cbz	r3, 800e754 <_dtoa_r+0x794>
 800e710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e712:	2b00      	cmp	r3, #0
 800e714:	f000 80c6 	beq.w	800e8a4 <_dtoa_r+0x8e4>
 800e718:	2c00      	cmp	r4, #0
 800e71a:	f000 80c0 	beq.w	800e89e <_dtoa_r+0x8de>
 800e71e:	4629      	mov	r1, r5
 800e720:	4622      	mov	r2, r4
 800e722:	4648      	mov	r0, r9
 800e724:	f000 fcc8 	bl	800f0b8 <__pow5mult>
 800e728:	9a02      	ldr	r2, [sp, #8]
 800e72a:	4601      	mov	r1, r0
 800e72c:	4605      	mov	r5, r0
 800e72e:	4648      	mov	r0, r9
 800e730:	f000 fc20 	bl	800ef74 <__multiply>
 800e734:	9902      	ldr	r1, [sp, #8]
 800e736:	4680      	mov	r8, r0
 800e738:	4648      	mov	r0, r9
 800e73a:	f000 fb51 	bl	800ede0 <_Bfree>
 800e73e:	9b08      	ldr	r3, [sp, #32]
 800e740:	1b1b      	subs	r3, r3, r4
 800e742:	9308      	str	r3, [sp, #32]
 800e744:	f000 80b1 	beq.w	800e8aa <_dtoa_r+0x8ea>
 800e748:	9a08      	ldr	r2, [sp, #32]
 800e74a:	4641      	mov	r1, r8
 800e74c:	4648      	mov	r0, r9
 800e74e:	f000 fcb3 	bl	800f0b8 <__pow5mult>
 800e752:	9002      	str	r0, [sp, #8]
 800e754:	2101      	movs	r1, #1
 800e756:	4648      	mov	r0, r9
 800e758:	f000 fbf6 	bl	800ef48 <__i2b>
 800e75c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e75e:	4604      	mov	r4, r0
 800e760:	2b00      	cmp	r3, #0
 800e762:	f000 81d8 	beq.w	800eb16 <_dtoa_r+0xb56>
 800e766:	461a      	mov	r2, r3
 800e768:	4601      	mov	r1, r0
 800e76a:	4648      	mov	r0, r9
 800e76c:	f000 fca4 	bl	800f0b8 <__pow5mult>
 800e770:	9b07      	ldr	r3, [sp, #28]
 800e772:	2b01      	cmp	r3, #1
 800e774:	4604      	mov	r4, r0
 800e776:	f300 809f 	bgt.w	800e8b8 <_dtoa_r+0x8f8>
 800e77a:	9b04      	ldr	r3, [sp, #16]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	f040 8097 	bne.w	800e8b0 <_dtoa_r+0x8f0>
 800e782:	9b05      	ldr	r3, [sp, #20]
 800e784:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e788:	2b00      	cmp	r3, #0
 800e78a:	f040 8093 	bne.w	800e8b4 <_dtoa_r+0x8f4>
 800e78e:	9b05      	ldr	r3, [sp, #20]
 800e790:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e794:	0d1b      	lsrs	r3, r3, #20
 800e796:	051b      	lsls	r3, r3, #20
 800e798:	b133      	cbz	r3, 800e7a8 <_dtoa_r+0x7e8>
 800e79a:	9b00      	ldr	r3, [sp, #0]
 800e79c:	3301      	adds	r3, #1
 800e79e:	9300      	str	r3, [sp, #0]
 800e7a0:	9b06      	ldr	r3, [sp, #24]
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	9306      	str	r3, [sp, #24]
 800e7a6:	2301      	movs	r3, #1
 800e7a8:	9308      	str	r3, [sp, #32]
 800e7aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	f000 81b8 	beq.w	800eb22 <_dtoa_r+0xb62>
 800e7b2:	6923      	ldr	r3, [r4, #16]
 800e7b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e7b8:	6918      	ldr	r0, [r3, #16]
 800e7ba:	f000 fb79 	bl	800eeb0 <__hi0bits>
 800e7be:	f1c0 0020 	rsb	r0, r0, #32
 800e7c2:	9b06      	ldr	r3, [sp, #24]
 800e7c4:	4418      	add	r0, r3
 800e7c6:	f010 001f 	ands.w	r0, r0, #31
 800e7ca:	f000 8082 	beq.w	800e8d2 <_dtoa_r+0x912>
 800e7ce:	f1c0 0320 	rsb	r3, r0, #32
 800e7d2:	2b04      	cmp	r3, #4
 800e7d4:	dd73      	ble.n	800e8be <_dtoa_r+0x8fe>
 800e7d6:	9b00      	ldr	r3, [sp, #0]
 800e7d8:	f1c0 001c 	rsb	r0, r0, #28
 800e7dc:	4403      	add	r3, r0
 800e7de:	9300      	str	r3, [sp, #0]
 800e7e0:	9b06      	ldr	r3, [sp, #24]
 800e7e2:	4403      	add	r3, r0
 800e7e4:	4406      	add	r6, r0
 800e7e6:	9306      	str	r3, [sp, #24]
 800e7e8:	9b00      	ldr	r3, [sp, #0]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	dd05      	ble.n	800e7fa <_dtoa_r+0x83a>
 800e7ee:	9902      	ldr	r1, [sp, #8]
 800e7f0:	461a      	mov	r2, r3
 800e7f2:	4648      	mov	r0, r9
 800e7f4:	f000 fcba 	bl	800f16c <__lshift>
 800e7f8:	9002      	str	r0, [sp, #8]
 800e7fa:	9b06      	ldr	r3, [sp, #24]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	dd05      	ble.n	800e80c <_dtoa_r+0x84c>
 800e800:	4621      	mov	r1, r4
 800e802:	461a      	mov	r2, r3
 800e804:	4648      	mov	r0, r9
 800e806:	f000 fcb1 	bl	800f16c <__lshift>
 800e80a:	4604      	mov	r4, r0
 800e80c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d061      	beq.n	800e8d6 <_dtoa_r+0x916>
 800e812:	9802      	ldr	r0, [sp, #8]
 800e814:	4621      	mov	r1, r4
 800e816:	f000 fd15 	bl	800f244 <__mcmp>
 800e81a:	2800      	cmp	r0, #0
 800e81c:	da5b      	bge.n	800e8d6 <_dtoa_r+0x916>
 800e81e:	2300      	movs	r3, #0
 800e820:	9902      	ldr	r1, [sp, #8]
 800e822:	220a      	movs	r2, #10
 800e824:	4648      	mov	r0, r9
 800e826:	f000 fafd 	bl	800ee24 <__multadd>
 800e82a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e82c:	9002      	str	r0, [sp, #8]
 800e82e:	f107 38ff 	add.w	r8, r7, #4294967295
 800e832:	2b00      	cmp	r3, #0
 800e834:	f000 8177 	beq.w	800eb26 <_dtoa_r+0xb66>
 800e838:	4629      	mov	r1, r5
 800e83a:	2300      	movs	r3, #0
 800e83c:	220a      	movs	r2, #10
 800e83e:	4648      	mov	r0, r9
 800e840:	f000 faf0 	bl	800ee24 <__multadd>
 800e844:	f1bb 0f00 	cmp.w	fp, #0
 800e848:	4605      	mov	r5, r0
 800e84a:	dc6f      	bgt.n	800e92c <_dtoa_r+0x96c>
 800e84c:	9b07      	ldr	r3, [sp, #28]
 800e84e:	2b02      	cmp	r3, #2
 800e850:	dc49      	bgt.n	800e8e6 <_dtoa_r+0x926>
 800e852:	e06b      	b.n	800e92c <_dtoa_r+0x96c>
 800e854:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e856:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e85a:	e73c      	b.n	800e6d6 <_dtoa_r+0x716>
 800e85c:	3fe00000 	.word	0x3fe00000
 800e860:	40240000 	.word	0x40240000
 800e864:	9b03      	ldr	r3, [sp, #12]
 800e866:	1e5c      	subs	r4, r3, #1
 800e868:	9b08      	ldr	r3, [sp, #32]
 800e86a:	42a3      	cmp	r3, r4
 800e86c:	db09      	blt.n	800e882 <_dtoa_r+0x8c2>
 800e86e:	1b1c      	subs	r4, r3, r4
 800e870:	9b03      	ldr	r3, [sp, #12]
 800e872:	2b00      	cmp	r3, #0
 800e874:	f6bf af30 	bge.w	800e6d8 <_dtoa_r+0x718>
 800e878:	9b00      	ldr	r3, [sp, #0]
 800e87a:	9a03      	ldr	r2, [sp, #12]
 800e87c:	1a9e      	subs	r6, r3, r2
 800e87e:	2300      	movs	r3, #0
 800e880:	e72b      	b.n	800e6da <_dtoa_r+0x71a>
 800e882:	9b08      	ldr	r3, [sp, #32]
 800e884:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e886:	9408      	str	r4, [sp, #32]
 800e888:	1ae3      	subs	r3, r4, r3
 800e88a:	441a      	add	r2, r3
 800e88c:	9e00      	ldr	r6, [sp, #0]
 800e88e:	9b03      	ldr	r3, [sp, #12]
 800e890:	920d      	str	r2, [sp, #52]	@ 0x34
 800e892:	2400      	movs	r4, #0
 800e894:	e721      	b.n	800e6da <_dtoa_r+0x71a>
 800e896:	9c08      	ldr	r4, [sp, #32]
 800e898:	9e00      	ldr	r6, [sp, #0]
 800e89a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e89c:	e728      	b.n	800e6f0 <_dtoa_r+0x730>
 800e89e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e8a2:	e751      	b.n	800e748 <_dtoa_r+0x788>
 800e8a4:	9a08      	ldr	r2, [sp, #32]
 800e8a6:	9902      	ldr	r1, [sp, #8]
 800e8a8:	e750      	b.n	800e74c <_dtoa_r+0x78c>
 800e8aa:	f8cd 8008 	str.w	r8, [sp, #8]
 800e8ae:	e751      	b.n	800e754 <_dtoa_r+0x794>
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	e779      	b.n	800e7a8 <_dtoa_r+0x7e8>
 800e8b4:	9b04      	ldr	r3, [sp, #16]
 800e8b6:	e777      	b.n	800e7a8 <_dtoa_r+0x7e8>
 800e8b8:	2300      	movs	r3, #0
 800e8ba:	9308      	str	r3, [sp, #32]
 800e8bc:	e779      	b.n	800e7b2 <_dtoa_r+0x7f2>
 800e8be:	d093      	beq.n	800e7e8 <_dtoa_r+0x828>
 800e8c0:	9a00      	ldr	r2, [sp, #0]
 800e8c2:	331c      	adds	r3, #28
 800e8c4:	441a      	add	r2, r3
 800e8c6:	9200      	str	r2, [sp, #0]
 800e8c8:	9a06      	ldr	r2, [sp, #24]
 800e8ca:	441a      	add	r2, r3
 800e8cc:	441e      	add	r6, r3
 800e8ce:	9206      	str	r2, [sp, #24]
 800e8d0:	e78a      	b.n	800e7e8 <_dtoa_r+0x828>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	e7f4      	b.n	800e8c0 <_dtoa_r+0x900>
 800e8d6:	9b03      	ldr	r3, [sp, #12]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	46b8      	mov	r8, r7
 800e8dc:	dc20      	bgt.n	800e920 <_dtoa_r+0x960>
 800e8de:	469b      	mov	fp, r3
 800e8e0:	9b07      	ldr	r3, [sp, #28]
 800e8e2:	2b02      	cmp	r3, #2
 800e8e4:	dd1e      	ble.n	800e924 <_dtoa_r+0x964>
 800e8e6:	f1bb 0f00 	cmp.w	fp, #0
 800e8ea:	f47f adb1 	bne.w	800e450 <_dtoa_r+0x490>
 800e8ee:	4621      	mov	r1, r4
 800e8f0:	465b      	mov	r3, fp
 800e8f2:	2205      	movs	r2, #5
 800e8f4:	4648      	mov	r0, r9
 800e8f6:	f000 fa95 	bl	800ee24 <__multadd>
 800e8fa:	4601      	mov	r1, r0
 800e8fc:	4604      	mov	r4, r0
 800e8fe:	9802      	ldr	r0, [sp, #8]
 800e900:	f000 fca0 	bl	800f244 <__mcmp>
 800e904:	2800      	cmp	r0, #0
 800e906:	f77f ada3 	ble.w	800e450 <_dtoa_r+0x490>
 800e90a:	4656      	mov	r6, sl
 800e90c:	2331      	movs	r3, #49	@ 0x31
 800e90e:	f806 3b01 	strb.w	r3, [r6], #1
 800e912:	f108 0801 	add.w	r8, r8, #1
 800e916:	e59f      	b.n	800e458 <_dtoa_r+0x498>
 800e918:	9c03      	ldr	r4, [sp, #12]
 800e91a:	46b8      	mov	r8, r7
 800e91c:	4625      	mov	r5, r4
 800e91e:	e7f4      	b.n	800e90a <_dtoa_r+0x94a>
 800e920:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e926:	2b00      	cmp	r3, #0
 800e928:	f000 8101 	beq.w	800eb2e <_dtoa_r+0xb6e>
 800e92c:	2e00      	cmp	r6, #0
 800e92e:	dd05      	ble.n	800e93c <_dtoa_r+0x97c>
 800e930:	4629      	mov	r1, r5
 800e932:	4632      	mov	r2, r6
 800e934:	4648      	mov	r0, r9
 800e936:	f000 fc19 	bl	800f16c <__lshift>
 800e93a:	4605      	mov	r5, r0
 800e93c:	9b08      	ldr	r3, [sp, #32]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d05c      	beq.n	800e9fc <_dtoa_r+0xa3c>
 800e942:	6869      	ldr	r1, [r5, #4]
 800e944:	4648      	mov	r0, r9
 800e946:	f000 fa0b 	bl	800ed60 <_Balloc>
 800e94a:	4606      	mov	r6, r0
 800e94c:	b928      	cbnz	r0, 800e95a <_dtoa_r+0x99a>
 800e94e:	4b82      	ldr	r3, [pc, #520]	@ (800eb58 <_dtoa_r+0xb98>)
 800e950:	4602      	mov	r2, r0
 800e952:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e956:	f7ff bb4a 	b.w	800dfee <_dtoa_r+0x2e>
 800e95a:	692a      	ldr	r2, [r5, #16]
 800e95c:	3202      	adds	r2, #2
 800e95e:	0092      	lsls	r2, r2, #2
 800e960:	f105 010c 	add.w	r1, r5, #12
 800e964:	300c      	adds	r0, #12
 800e966:	f7ff fa76 	bl	800de56 <memcpy>
 800e96a:	2201      	movs	r2, #1
 800e96c:	4631      	mov	r1, r6
 800e96e:	4648      	mov	r0, r9
 800e970:	f000 fbfc 	bl	800f16c <__lshift>
 800e974:	f10a 0301 	add.w	r3, sl, #1
 800e978:	9300      	str	r3, [sp, #0]
 800e97a:	eb0a 030b 	add.w	r3, sl, fp
 800e97e:	9308      	str	r3, [sp, #32]
 800e980:	9b04      	ldr	r3, [sp, #16]
 800e982:	f003 0301 	and.w	r3, r3, #1
 800e986:	462f      	mov	r7, r5
 800e988:	9306      	str	r3, [sp, #24]
 800e98a:	4605      	mov	r5, r0
 800e98c:	9b00      	ldr	r3, [sp, #0]
 800e98e:	9802      	ldr	r0, [sp, #8]
 800e990:	4621      	mov	r1, r4
 800e992:	f103 3bff 	add.w	fp, r3, #4294967295
 800e996:	f7ff fa8b 	bl	800deb0 <quorem>
 800e99a:	4603      	mov	r3, r0
 800e99c:	3330      	adds	r3, #48	@ 0x30
 800e99e:	9003      	str	r0, [sp, #12]
 800e9a0:	4639      	mov	r1, r7
 800e9a2:	9802      	ldr	r0, [sp, #8]
 800e9a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9a6:	f000 fc4d 	bl	800f244 <__mcmp>
 800e9aa:	462a      	mov	r2, r5
 800e9ac:	9004      	str	r0, [sp, #16]
 800e9ae:	4621      	mov	r1, r4
 800e9b0:	4648      	mov	r0, r9
 800e9b2:	f000 fc63 	bl	800f27c <__mdiff>
 800e9b6:	68c2      	ldr	r2, [r0, #12]
 800e9b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9ba:	4606      	mov	r6, r0
 800e9bc:	bb02      	cbnz	r2, 800ea00 <_dtoa_r+0xa40>
 800e9be:	4601      	mov	r1, r0
 800e9c0:	9802      	ldr	r0, [sp, #8]
 800e9c2:	f000 fc3f 	bl	800f244 <__mcmp>
 800e9c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9c8:	4602      	mov	r2, r0
 800e9ca:	4631      	mov	r1, r6
 800e9cc:	4648      	mov	r0, r9
 800e9ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800e9d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9d2:	f000 fa05 	bl	800ede0 <_Bfree>
 800e9d6:	9b07      	ldr	r3, [sp, #28]
 800e9d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e9da:	9e00      	ldr	r6, [sp, #0]
 800e9dc:	ea42 0103 	orr.w	r1, r2, r3
 800e9e0:	9b06      	ldr	r3, [sp, #24]
 800e9e2:	4319      	orrs	r1, r3
 800e9e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9e6:	d10d      	bne.n	800ea04 <_dtoa_r+0xa44>
 800e9e8:	2b39      	cmp	r3, #57	@ 0x39
 800e9ea:	d027      	beq.n	800ea3c <_dtoa_r+0xa7c>
 800e9ec:	9a04      	ldr	r2, [sp, #16]
 800e9ee:	2a00      	cmp	r2, #0
 800e9f0:	dd01      	ble.n	800e9f6 <_dtoa_r+0xa36>
 800e9f2:	9b03      	ldr	r3, [sp, #12]
 800e9f4:	3331      	adds	r3, #49	@ 0x31
 800e9f6:	f88b 3000 	strb.w	r3, [fp]
 800e9fa:	e52e      	b.n	800e45a <_dtoa_r+0x49a>
 800e9fc:	4628      	mov	r0, r5
 800e9fe:	e7b9      	b.n	800e974 <_dtoa_r+0x9b4>
 800ea00:	2201      	movs	r2, #1
 800ea02:	e7e2      	b.n	800e9ca <_dtoa_r+0xa0a>
 800ea04:	9904      	ldr	r1, [sp, #16]
 800ea06:	2900      	cmp	r1, #0
 800ea08:	db04      	blt.n	800ea14 <_dtoa_r+0xa54>
 800ea0a:	9807      	ldr	r0, [sp, #28]
 800ea0c:	4301      	orrs	r1, r0
 800ea0e:	9806      	ldr	r0, [sp, #24]
 800ea10:	4301      	orrs	r1, r0
 800ea12:	d120      	bne.n	800ea56 <_dtoa_r+0xa96>
 800ea14:	2a00      	cmp	r2, #0
 800ea16:	ddee      	ble.n	800e9f6 <_dtoa_r+0xa36>
 800ea18:	9902      	ldr	r1, [sp, #8]
 800ea1a:	9300      	str	r3, [sp, #0]
 800ea1c:	2201      	movs	r2, #1
 800ea1e:	4648      	mov	r0, r9
 800ea20:	f000 fba4 	bl	800f16c <__lshift>
 800ea24:	4621      	mov	r1, r4
 800ea26:	9002      	str	r0, [sp, #8]
 800ea28:	f000 fc0c 	bl	800f244 <__mcmp>
 800ea2c:	2800      	cmp	r0, #0
 800ea2e:	9b00      	ldr	r3, [sp, #0]
 800ea30:	dc02      	bgt.n	800ea38 <_dtoa_r+0xa78>
 800ea32:	d1e0      	bne.n	800e9f6 <_dtoa_r+0xa36>
 800ea34:	07da      	lsls	r2, r3, #31
 800ea36:	d5de      	bpl.n	800e9f6 <_dtoa_r+0xa36>
 800ea38:	2b39      	cmp	r3, #57	@ 0x39
 800ea3a:	d1da      	bne.n	800e9f2 <_dtoa_r+0xa32>
 800ea3c:	2339      	movs	r3, #57	@ 0x39
 800ea3e:	f88b 3000 	strb.w	r3, [fp]
 800ea42:	4633      	mov	r3, r6
 800ea44:	461e      	mov	r6, r3
 800ea46:	3b01      	subs	r3, #1
 800ea48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ea4c:	2a39      	cmp	r2, #57	@ 0x39
 800ea4e:	d04e      	beq.n	800eaee <_dtoa_r+0xb2e>
 800ea50:	3201      	adds	r2, #1
 800ea52:	701a      	strb	r2, [r3, #0]
 800ea54:	e501      	b.n	800e45a <_dtoa_r+0x49a>
 800ea56:	2a00      	cmp	r2, #0
 800ea58:	dd03      	ble.n	800ea62 <_dtoa_r+0xaa2>
 800ea5a:	2b39      	cmp	r3, #57	@ 0x39
 800ea5c:	d0ee      	beq.n	800ea3c <_dtoa_r+0xa7c>
 800ea5e:	3301      	adds	r3, #1
 800ea60:	e7c9      	b.n	800e9f6 <_dtoa_r+0xa36>
 800ea62:	9a00      	ldr	r2, [sp, #0]
 800ea64:	9908      	ldr	r1, [sp, #32]
 800ea66:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ea6a:	428a      	cmp	r2, r1
 800ea6c:	d028      	beq.n	800eac0 <_dtoa_r+0xb00>
 800ea6e:	9902      	ldr	r1, [sp, #8]
 800ea70:	2300      	movs	r3, #0
 800ea72:	220a      	movs	r2, #10
 800ea74:	4648      	mov	r0, r9
 800ea76:	f000 f9d5 	bl	800ee24 <__multadd>
 800ea7a:	42af      	cmp	r7, r5
 800ea7c:	9002      	str	r0, [sp, #8]
 800ea7e:	f04f 0300 	mov.w	r3, #0
 800ea82:	f04f 020a 	mov.w	r2, #10
 800ea86:	4639      	mov	r1, r7
 800ea88:	4648      	mov	r0, r9
 800ea8a:	d107      	bne.n	800ea9c <_dtoa_r+0xadc>
 800ea8c:	f000 f9ca 	bl	800ee24 <__multadd>
 800ea90:	4607      	mov	r7, r0
 800ea92:	4605      	mov	r5, r0
 800ea94:	9b00      	ldr	r3, [sp, #0]
 800ea96:	3301      	adds	r3, #1
 800ea98:	9300      	str	r3, [sp, #0]
 800ea9a:	e777      	b.n	800e98c <_dtoa_r+0x9cc>
 800ea9c:	f000 f9c2 	bl	800ee24 <__multadd>
 800eaa0:	4629      	mov	r1, r5
 800eaa2:	4607      	mov	r7, r0
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	220a      	movs	r2, #10
 800eaa8:	4648      	mov	r0, r9
 800eaaa:	f000 f9bb 	bl	800ee24 <__multadd>
 800eaae:	4605      	mov	r5, r0
 800eab0:	e7f0      	b.n	800ea94 <_dtoa_r+0xad4>
 800eab2:	f1bb 0f00 	cmp.w	fp, #0
 800eab6:	bfcc      	ite	gt
 800eab8:	465e      	movgt	r6, fp
 800eaba:	2601      	movle	r6, #1
 800eabc:	4456      	add	r6, sl
 800eabe:	2700      	movs	r7, #0
 800eac0:	9902      	ldr	r1, [sp, #8]
 800eac2:	9300      	str	r3, [sp, #0]
 800eac4:	2201      	movs	r2, #1
 800eac6:	4648      	mov	r0, r9
 800eac8:	f000 fb50 	bl	800f16c <__lshift>
 800eacc:	4621      	mov	r1, r4
 800eace:	9002      	str	r0, [sp, #8]
 800ead0:	f000 fbb8 	bl	800f244 <__mcmp>
 800ead4:	2800      	cmp	r0, #0
 800ead6:	dcb4      	bgt.n	800ea42 <_dtoa_r+0xa82>
 800ead8:	d102      	bne.n	800eae0 <_dtoa_r+0xb20>
 800eada:	9b00      	ldr	r3, [sp, #0]
 800eadc:	07db      	lsls	r3, r3, #31
 800eade:	d4b0      	bmi.n	800ea42 <_dtoa_r+0xa82>
 800eae0:	4633      	mov	r3, r6
 800eae2:	461e      	mov	r6, r3
 800eae4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eae8:	2a30      	cmp	r2, #48	@ 0x30
 800eaea:	d0fa      	beq.n	800eae2 <_dtoa_r+0xb22>
 800eaec:	e4b5      	b.n	800e45a <_dtoa_r+0x49a>
 800eaee:	459a      	cmp	sl, r3
 800eaf0:	d1a8      	bne.n	800ea44 <_dtoa_r+0xa84>
 800eaf2:	2331      	movs	r3, #49	@ 0x31
 800eaf4:	f108 0801 	add.w	r8, r8, #1
 800eaf8:	f88a 3000 	strb.w	r3, [sl]
 800eafc:	e4ad      	b.n	800e45a <_dtoa_r+0x49a>
 800eafe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eb00:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800eb5c <_dtoa_r+0xb9c>
 800eb04:	b11b      	cbz	r3, 800eb0e <_dtoa_r+0xb4e>
 800eb06:	f10a 0308 	add.w	r3, sl, #8
 800eb0a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800eb0c:	6013      	str	r3, [r2, #0]
 800eb0e:	4650      	mov	r0, sl
 800eb10:	b017      	add	sp, #92	@ 0x5c
 800eb12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb16:	9b07      	ldr	r3, [sp, #28]
 800eb18:	2b01      	cmp	r3, #1
 800eb1a:	f77f ae2e 	ble.w	800e77a <_dtoa_r+0x7ba>
 800eb1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb20:	9308      	str	r3, [sp, #32]
 800eb22:	2001      	movs	r0, #1
 800eb24:	e64d      	b.n	800e7c2 <_dtoa_r+0x802>
 800eb26:	f1bb 0f00 	cmp.w	fp, #0
 800eb2a:	f77f aed9 	ble.w	800e8e0 <_dtoa_r+0x920>
 800eb2e:	4656      	mov	r6, sl
 800eb30:	9802      	ldr	r0, [sp, #8]
 800eb32:	4621      	mov	r1, r4
 800eb34:	f7ff f9bc 	bl	800deb0 <quorem>
 800eb38:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800eb3c:	f806 3b01 	strb.w	r3, [r6], #1
 800eb40:	eba6 020a 	sub.w	r2, r6, sl
 800eb44:	4593      	cmp	fp, r2
 800eb46:	ddb4      	ble.n	800eab2 <_dtoa_r+0xaf2>
 800eb48:	9902      	ldr	r1, [sp, #8]
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	220a      	movs	r2, #10
 800eb4e:	4648      	mov	r0, r9
 800eb50:	f000 f968 	bl	800ee24 <__multadd>
 800eb54:	9002      	str	r0, [sp, #8]
 800eb56:	e7eb      	b.n	800eb30 <_dtoa_r+0xb70>
 800eb58:	0803c826 	.word	0x0803c826
 800eb5c:	0803c7c1 	.word	0x0803c7c1

0800eb60 <_free_r>:
 800eb60:	b538      	push	{r3, r4, r5, lr}
 800eb62:	4605      	mov	r5, r0
 800eb64:	2900      	cmp	r1, #0
 800eb66:	d041      	beq.n	800ebec <_free_r+0x8c>
 800eb68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb6c:	1f0c      	subs	r4, r1, #4
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	bfb8      	it	lt
 800eb72:	18e4      	addlt	r4, r4, r3
 800eb74:	f000 f8e8 	bl	800ed48 <__malloc_lock>
 800eb78:	4a1d      	ldr	r2, [pc, #116]	@ (800ebf0 <_free_r+0x90>)
 800eb7a:	6813      	ldr	r3, [r2, #0]
 800eb7c:	b933      	cbnz	r3, 800eb8c <_free_r+0x2c>
 800eb7e:	6063      	str	r3, [r4, #4]
 800eb80:	6014      	str	r4, [r2, #0]
 800eb82:	4628      	mov	r0, r5
 800eb84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb88:	f000 b8e4 	b.w	800ed54 <__malloc_unlock>
 800eb8c:	42a3      	cmp	r3, r4
 800eb8e:	d908      	bls.n	800eba2 <_free_r+0x42>
 800eb90:	6820      	ldr	r0, [r4, #0]
 800eb92:	1821      	adds	r1, r4, r0
 800eb94:	428b      	cmp	r3, r1
 800eb96:	bf01      	itttt	eq
 800eb98:	6819      	ldreq	r1, [r3, #0]
 800eb9a:	685b      	ldreq	r3, [r3, #4]
 800eb9c:	1809      	addeq	r1, r1, r0
 800eb9e:	6021      	streq	r1, [r4, #0]
 800eba0:	e7ed      	b.n	800eb7e <_free_r+0x1e>
 800eba2:	461a      	mov	r2, r3
 800eba4:	685b      	ldr	r3, [r3, #4]
 800eba6:	b10b      	cbz	r3, 800ebac <_free_r+0x4c>
 800eba8:	42a3      	cmp	r3, r4
 800ebaa:	d9fa      	bls.n	800eba2 <_free_r+0x42>
 800ebac:	6811      	ldr	r1, [r2, #0]
 800ebae:	1850      	adds	r0, r2, r1
 800ebb0:	42a0      	cmp	r0, r4
 800ebb2:	d10b      	bne.n	800ebcc <_free_r+0x6c>
 800ebb4:	6820      	ldr	r0, [r4, #0]
 800ebb6:	4401      	add	r1, r0
 800ebb8:	1850      	adds	r0, r2, r1
 800ebba:	4283      	cmp	r3, r0
 800ebbc:	6011      	str	r1, [r2, #0]
 800ebbe:	d1e0      	bne.n	800eb82 <_free_r+0x22>
 800ebc0:	6818      	ldr	r0, [r3, #0]
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	6053      	str	r3, [r2, #4]
 800ebc6:	4408      	add	r0, r1
 800ebc8:	6010      	str	r0, [r2, #0]
 800ebca:	e7da      	b.n	800eb82 <_free_r+0x22>
 800ebcc:	d902      	bls.n	800ebd4 <_free_r+0x74>
 800ebce:	230c      	movs	r3, #12
 800ebd0:	602b      	str	r3, [r5, #0]
 800ebd2:	e7d6      	b.n	800eb82 <_free_r+0x22>
 800ebd4:	6820      	ldr	r0, [r4, #0]
 800ebd6:	1821      	adds	r1, r4, r0
 800ebd8:	428b      	cmp	r3, r1
 800ebda:	bf04      	itt	eq
 800ebdc:	6819      	ldreq	r1, [r3, #0]
 800ebde:	685b      	ldreq	r3, [r3, #4]
 800ebe0:	6063      	str	r3, [r4, #4]
 800ebe2:	bf04      	itt	eq
 800ebe4:	1809      	addeq	r1, r1, r0
 800ebe6:	6021      	streq	r1, [r4, #0]
 800ebe8:	6054      	str	r4, [r2, #4]
 800ebea:	e7ca      	b.n	800eb82 <_free_r+0x22>
 800ebec:	bd38      	pop	{r3, r4, r5, pc}
 800ebee:	bf00      	nop
 800ebf0:	20003358 	.word	0x20003358

0800ebf4 <malloc>:
 800ebf4:	4b02      	ldr	r3, [pc, #8]	@ (800ec00 <malloc+0xc>)
 800ebf6:	4601      	mov	r1, r0
 800ebf8:	6818      	ldr	r0, [r3, #0]
 800ebfa:	f000 b825 	b.w	800ec48 <_malloc_r>
 800ebfe:	bf00      	nop
 800ec00:	20000770 	.word	0x20000770

0800ec04 <sbrk_aligned>:
 800ec04:	b570      	push	{r4, r5, r6, lr}
 800ec06:	4e0f      	ldr	r6, [pc, #60]	@ (800ec44 <sbrk_aligned+0x40>)
 800ec08:	460c      	mov	r4, r1
 800ec0a:	6831      	ldr	r1, [r6, #0]
 800ec0c:	4605      	mov	r5, r0
 800ec0e:	b911      	cbnz	r1, 800ec16 <sbrk_aligned+0x12>
 800ec10:	f001 f816 	bl	800fc40 <_sbrk_r>
 800ec14:	6030      	str	r0, [r6, #0]
 800ec16:	4621      	mov	r1, r4
 800ec18:	4628      	mov	r0, r5
 800ec1a:	f001 f811 	bl	800fc40 <_sbrk_r>
 800ec1e:	1c43      	adds	r3, r0, #1
 800ec20:	d103      	bne.n	800ec2a <sbrk_aligned+0x26>
 800ec22:	f04f 34ff 	mov.w	r4, #4294967295
 800ec26:	4620      	mov	r0, r4
 800ec28:	bd70      	pop	{r4, r5, r6, pc}
 800ec2a:	1cc4      	adds	r4, r0, #3
 800ec2c:	f024 0403 	bic.w	r4, r4, #3
 800ec30:	42a0      	cmp	r0, r4
 800ec32:	d0f8      	beq.n	800ec26 <sbrk_aligned+0x22>
 800ec34:	1a21      	subs	r1, r4, r0
 800ec36:	4628      	mov	r0, r5
 800ec38:	f001 f802 	bl	800fc40 <_sbrk_r>
 800ec3c:	3001      	adds	r0, #1
 800ec3e:	d1f2      	bne.n	800ec26 <sbrk_aligned+0x22>
 800ec40:	e7ef      	b.n	800ec22 <sbrk_aligned+0x1e>
 800ec42:	bf00      	nop
 800ec44:	20003354 	.word	0x20003354

0800ec48 <_malloc_r>:
 800ec48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec4c:	1ccd      	adds	r5, r1, #3
 800ec4e:	f025 0503 	bic.w	r5, r5, #3
 800ec52:	3508      	adds	r5, #8
 800ec54:	2d0c      	cmp	r5, #12
 800ec56:	bf38      	it	cc
 800ec58:	250c      	movcc	r5, #12
 800ec5a:	2d00      	cmp	r5, #0
 800ec5c:	4606      	mov	r6, r0
 800ec5e:	db01      	blt.n	800ec64 <_malloc_r+0x1c>
 800ec60:	42a9      	cmp	r1, r5
 800ec62:	d904      	bls.n	800ec6e <_malloc_r+0x26>
 800ec64:	230c      	movs	r3, #12
 800ec66:	6033      	str	r3, [r6, #0]
 800ec68:	2000      	movs	r0, #0
 800ec6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ed44 <_malloc_r+0xfc>
 800ec72:	f000 f869 	bl	800ed48 <__malloc_lock>
 800ec76:	f8d8 3000 	ldr.w	r3, [r8]
 800ec7a:	461c      	mov	r4, r3
 800ec7c:	bb44      	cbnz	r4, 800ecd0 <_malloc_r+0x88>
 800ec7e:	4629      	mov	r1, r5
 800ec80:	4630      	mov	r0, r6
 800ec82:	f7ff ffbf 	bl	800ec04 <sbrk_aligned>
 800ec86:	1c43      	adds	r3, r0, #1
 800ec88:	4604      	mov	r4, r0
 800ec8a:	d158      	bne.n	800ed3e <_malloc_r+0xf6>
 800ec8c:	f8d8 4000 	ldr.w	r4, [r8]
 800ec90:	4627      	mov	r7, r4
 800ec92:	2f00      	cmp	r7, #0
 800ec94:	d143      	bne.n	800ed1e <_malloc_r+0xd6>
 800ec96:	2c00      	cmp	r4, #0
 800ec98:	d04b      	beq.n	800ed32 <_malloc_r+0xea>
 800ec9a:	6823      	ldr	r3, [r4, #0]
 800ec9c:	4639      	mov	r1, r7
 800ec9e:	4630      	mov	r0, r6
 800eca0:	eb04 0903 	add.w	r9, r4, r3
 800eca4:	f000 ffcc 	bl	800fc40 <_sbrk_r>
 800eca8:	4581      	cmp	r9, r0
 800ecaa:	d142      	bne.n	800ed32 <_malloc_r+0xea>
 800ecac:	6821      	ldr	r1, [r4, #0]
 800ecae:	1a6d      	subs	r5, r5, r1
 800ecb0:	4629      	mov	r1, r5
 800ecb2:	4630      	mov	r0, r6
 800ecb4:	f7ff ffa6 	bl	800ec04 <sbrk_aligned>
 800ecb8:	3001      	adds	r0, #1
 800ecba:	d03a      	beq.n	800ed32 <_malloc_r+0xea>
 800ecbc:	6823      	ldr	r3, [r4, #0]
 800ecbe:	442b      	add	r3, r5
 800ecc0:	6023      	str	r3, [r4, #0]
 800ecc2:	f8d8 3000 	ldr.w	r3, [r8]
 800ecc6:	685a      	ldr	r2, [r3, #4]
 800ecc8:	bb62      	cbnz	r2, 800ed24 <_malloc_r+0xdc>
 800ecca:	f8c8 7000 	str.w	r7, [r8]
 800ecce:	e00f      	b.n	800ecf0 <_malloc_r+0xa8>
 800ecd0:	6822      	ldr	r2, [r4, #0]
 800ecd2:	1b52      	subs	r2, r2, r5
 800ecd4:	d420      	bmi.n	800ed18 <_malloc_r+0xd0>
 800ecd6:	2a0b      	cmp	r2, #11
 800ecd8:	d917      	bls.n	800ed0a <_malloc_r+0xc2>
 800ecda:	1961      	adds	r1, r4, r5
 800ecdc:	42a3      	cmp	r3, r4
 800ecde:	6025      	str	r5, [r4, #0]
 800ece0:	bf18      	it	ne
 800ece2:	6059      	strne	r1, [r3, #4]
 800ece4:	6863      	ldr	r3, [r4, #4]
 800ece6:	bf08      	it	eq
 800ece8:	f8c8 1000 	streq.w	r1, [r8]
 800ecec:	5162      	str	r2, [r4, r5]
 800ecee:	604b      	str	r3, [r1, #4]
 800ecf0:	4630      	mov	r0, r6
 800ecf2:	f000 f82f 	bl	800ed54 <__malloc_unlock>
 800ecf6:	f104 000b 	add.w	r0, r4, #11
 800ecfa:	1d23      	adds	r3, r4, #4
 800ecfc:	f020 0007 	bic.w	r0, r0, #7
 800ed00:	1ac2      	subs	r2, r0, r3
 800ed02:	bf1c      	itt	ne
 800ed04:	1a1b      	subne	r3, r3, r0
 800ed06:	50a3      	strne	r3, [r4, r2]
 800ed08:	e7af      	b.n	800ec6a <_malloc_r+0x22>
 800ed0a:	6862      	ldr	r2, [r4, #4]
 800ed0c:	42a3      	cmp	r3, r4
 800ed0e:	bf0c      	ite	eq
 800ed10:	f8c8 2000 	streq.w	r2, [r8]
 800ed14:	605a      	strne	r2, [r3, #4]
 800ed16:	e7eb      	b.n	800ecf0 <_malloc_r+0xa8>
 800ed18:	4623      	mov	r3, r4
 800ed1a:	6864      	ldr	r4, [r4, #4]
 800ed1c:	e7ae      	b.n	800ec7c <_malloc_r+0x34>
 800ed1e:	463c      	mov	r4, r7
 800ed20:	687f      	ldr	r7, [r7, #4]
 800ed22:	e7b6      	b.n	800ec92 <_malloc_r+0x4a>
 800ed24:	461a      	mov	r2, r3
 800ed26:	685b      	ldr	r3, [r3, #4]
 800ed28:	42a3      	cmp	r3, r4
 800ed2a:	d1fb      	bne.n	800ed24 <_malloc_r+0xdc>
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	6053      	str	r3, [r2, #4]
 800ed30:	e7de      	b.n	800ecf0 <_malloc_r+0xa8>
 800ed32:	230c      	movs	r3, #12
 800ed34:	6033      	str	r3, [r6, #0]
 800ed36:	4630      	mov	r0, r6
 800ed38:	f000 f80c 	bl	800ed54 <__malloc_unlock>
 800ed3c:	e794      	b.n	800ec68 <_malloc_r+0x20>
 800ed3e:	6005      	str	r5, [r0, #0]
 800ed40:	e7d6      	b.n	800ecf0 <_malloc_r+0xa8>
 800ed42:	bf00      	nop
 800ed44:	20003358 	.word	0x20003358

0800ed48 <__malloc_lock>:
 800ed48:	4801      	ldr	r0, [pc, #4]	@ (800ed50 <__malloc_lock+0x8>)
 800ed4a:	f7ff b882 	b.w	800de52 <__retarget_lock_acquire_recursive>
 800ed4e:	bf00      	nop
 800ed50:	20003350 	.word	0x20003350

0800ed54 <__malloc_unlock>:
 800ed54:	4801      	ldr	r0, [pc, #4]	@ (800ed5c <__malloc_unlock+0x8>)
 800ed56:	f7ff b87d 	b.w	800de54 <__retarget_lock_release_recursive>
 800ed5a:	bf00      	nop
 800ed5c:	20003350 	.word	0x20003350

0800ed60 <_Balloc>:
 800ed60:	b570      	push	{r4, r5, r6, lr}
 800ed62:	69c6      	ldr	r6, [r0, #28]
 800ed64:	4604      	mov	r4, r0
 800ed66:	460d      	mov	r5, r1
 800ed68:	b976      	cbnz	r6, 800ed88 <_Balloc+0x28>
 800ed6a:	2010      	movs	r0, #16
 800ed6c:	f7ff ff42 	bl	800ebf4 <malloc>
 800ed70:	4602      	mov	r2, r0
 800ed72:	61e0      	str	r0, [r4, #28]
 800ed74:	b920      	cbnz	r0, 800ed80 <_Balloc+0x20>
 800ed76:	4b18      	ldr	r3, [pc, #96]	@ (800edd8 <_Balloc+0x78>)
 800ed78:	4818      	ldr	r0, [pc, #96]	@ (800eddc <_Balloc+0x7c>)
 800ed7a:	216b      	movs	r1, #107	@ 0x6b
 800ed7c:	f7ff f87a 	bl	800de74 <__assert_func>
 800ed80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed84:	6006      	str	r6, [r0, #0]
 800ed86:	60c6      	str	r6, [r0, #12]
 800ed88:	69e6      	ldr	r6, [r4, #28]
 800ed8a:	68f3      	ldr	r3, [r6, #12]
 800ed8c:	b183      	cbz	r3, 800edb0 <_Balloc+0x50>
 800ed8e:	69e3      	ldr	r3, [r4, #28]
 800ed90:	68db      	ldr	r3, [r3, #12]
 800ed92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ed96:	b9b8      	cbnz	r0, 800edc8 <_Balloc+0x68>
 800ed98:	2101      	movs	r1, #1
 800ed9a:	fa01 f605 	lsl.w	r6, r1, r5
 800ed9e:	1d72      	adds	r2, r6, #5
 800eda0:	0092      	lsls	r2, r2, #2
 800eda2:	4620      	mov	r0, r4
 800eda4:	f000 ff63 	bl	800fc6e <_calloc_r>
 800eda8:	b160      	cbz	r0, 800edc4 <_Balloc+0x64>
 800edaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800edae:	e00e      	b.n	800edce <_Balloc+0x6e>
 800edb0:	2221      	movs	r2, #33	@ 0x21
 800edb2:	2104      	movs	r1, #4
 800edb4:	4620      	mov	r0, r4
 800edb6:	f000 ff5a 	bl	800fc6e <_calloc_r>
 800edba:	69e3      	ldr	r3, [r4, #28]
 800edbc:	60f0      	str	r0, [r6, #12]
 800edbe:	68db      	ldr	r3, [r3, #12]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d1e4      	bne.n	800ed8e <_Balloc+0x2e>
 800edc4:	2000      	movs	r0, #0
 800edc6:	bd70      	pop	{r4, r5, r6, pc}
 800edc8:	6802      	ldr	r2, [r0, #0]
 800edca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800edce:	2300      	movs	r3, #0
 800edd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800edd4:	e7f7      	b.n	800edc6 <_Balloc+0x66>
 800edd6:	bf00      	nop
 800edd8:	0803c714 	.word	0x0803c714
 800eddc:	0803c837 	.word	0x0803c837

0800ede0 <_Bfree>:
 800ede0:	b570      	push	{r4, r5, r6, lr}
 800ede2:	69c6      	ldr	r6, [r0, #28]
 800ede4:	4605      	mov	r5, r0
 800ede6:	460c      	mov	r4, r1
 800ede8:	b976      	cbnz	r6, 800ee08 <_Bfree+0x28>
 800edea:	2010      	movs	r0, #16
 800edec:	f7ff ff02 	bl	800ebf4 <malloc>
 800edf0:	4602      	mov	r2, r0
 800edf2:	61e8      	str	r0, [r5, #28]
 800edf4:	b920      	cbnz	r0, 800ee00 <_Bfree+0x20>
 800edf6:	4b09      	ldr	r3, [pc, #36]	@ (800ee1c <_Bfree+0x3c>)
 800edf8:	4809      	ldr	r0, [pc, #36]	@ (800ee20 <_Bfree+0x40>)
 800edfa:	218f      	movs	r1, #143	@ 0x8f
 800edfc:	f7ff f83a 	bl	800de74 <__assert_func>
 800ee00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ee04:	6006      	str	r6, [r0, #0]
 800ee06:	60c6      	str	r6, [r0, #12]
 800ee08:	b13c      	cbz	r4, 800ee1a <_Bfree+0x3a>
 800ee0a:	69eb      	ldr	r3, [r5, #28]
 800ee0c:	6862      	ldr	r2, [r4, #4]
 800ee0e:	68db      	ldr	r3, [r3, #12]
 800ee10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ee14:	6021      	str	r1, [r4, #0]
 800ee16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ee1a:	bd70      	pop	{r4, r5, r6, pc}
 800ee1c:	0803c714 	.word	0x0803c714
 800ee20:	0803c837 	.word	0x0803c837

0800ee24 <__multadd>:
 800ee24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee28:	690d      	ldr	r5, [r1, #16]
 800ee2a:	4607      	mov	r7, r0
 800ee2c:	460c      	mov	r4, r1
 800ee2e:	461e      	mov	r6, r3
 800ee30:	f101 0c14 	add.w	ip, r1, #20
 800ee34:	2000      	movs	r0, #0
 800ee36:	f8dc 3000 	ldr.w	r3, [ip]
 800ee3a:	b299      	uxth	r1, r3
 800ee3c:	fb02 6101 	mla	r1, r2, r1, r6
 800ee40:	0c1e      	lsrs	r6, r3, #16
 800ee42:	0c0b      	lsrs	r3, r1, #16
 800ee44:	fb02 3306 	mla	r3, r2, r6, r3
 800ee48:	b289      	uxth	r1, r1
 800ee4a:	3001      	adds	r0, #1
 800ee4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ee50:	4285      	cmp	r5, r0
 800ee52:	f84c 1b04 	str.w	r1, [ip], #4
 800ee56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ee5a:	dcec      	bgt.n	800ee36 <__multadd+0x12>
 800ee5c:	b30e      	cbz	r6, 800eea2 <__multadd+0x7e>
 800ee5e:	68a3      	ldr	r3, [r4, #8]
 800ee60:	42ab      	cmp	r3, r5
 800ee62:	dc19      	bgt.n	800ee98 <__multadd+0x74>
 800ee64:	6861      	ldr	r1, [r4, #4]
 800ee66:	4638      	mov	r0, r7
 800ee68:	3101      	adds	r1, #1
 800ee6a:	f7ff ff79 	bl	800ed60 <_Balloc>
 800ee6e:	4680      	mov	r8, r0
 800ee70:	b928      	cbnz	r0, 800ee7e <__multadd+0x5a>
 800ee72:	4602      	mov	r2, r0
 800ee74:	4b0c      	ldr	r3, [pc, #48]	@ (800eea8 <__multadd+0x84>)
 800ee76:	480d      	ldr	r0, [pc, #52]	@ (800eeac <__multadd+0x88>)
 800ee78:	21ba      	movs	r1, #186	@ 0xba
 800ee7a:	f7fe fffb 	bl	800de74 <__assert_func>
 800ee7e:	6922      	ldr	r2, [r4, #16]
 800ee80:	3202      	adds	r2, #2
 800ee82:	f104 010c 	add.w	r1, r4, #12
 800ee86:	0092      	lsls	r2, r2, #2
 800ee88:	300c      	adds	r0, #12
 800ee8a:	f7fe ffe4 	bl	800de56 <memcpy>
 800ee8e:	4621      	mov	r1, r4
 800ee90:	4638      	mov	r0, r7
 800ee92:	f7ff ffa5 	bl	800ede0 <_Bfree>
 800ee96:	4644      	mov	r4, r8
 800ee98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ee9c:	3501      	adds	r5, #1
 800ee9e:	615e      	str	r6, [r3, #20]
 800eea0:	6125      	str	r5, [r4, #16]
 800eea2:	4620      	mov	r0, r4
 800eea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eea8:	0803c826 	.word	0x0803c826
 800eeac:	0803c837 	.word	0x0803c837

0800eeb0 <__hi0bits>:
 800eeb0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800eeb4:	4603      	mov	r3, r0
 800eeb6:	bf36      	itet	cc
 800eeb8:	0403      	lslcc	r3, r0, #16
 800eeba:	2000      	movcs	r0, #0
 800eebc:	2010      	movcc	r0, #16
 800eebe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eec2:	bf3c      	itt	cc
 800eec4:	021b      	lslcc	r3, r3, #8
 800eec6:	3008      	addcc	r0, #8
 800eec8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eecc:	bf3c      	itt	cc
 800eece:	011b      	lslcc	r3, r3, #4
 800eed0:	3004      	addcc	r0, #4
 800eed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eed6:	bf3c      	itt	cc
 800eed8:	009b      	lslcc	r3, r3, #2
 800eeda:	3002      	addcc	r0, #2
 800eedc:	2b00      	cmp	r3, #0
 800eede:	db05      	blt.n	800eeec <__hi0bits+0x3c>
 800eee0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eee4:	f100 0001 	add.w	r0, r0, #1
 800eee8:	bf08      	it	eq
 800eeea:	2020      	moveq	r0, #32
 800eeec:	4770      	bx	lr

0800eeee <__lo0bits>:
 800eeee:	6803      	ldr	r3, [r0, #0]
 800eef0:	4602      	mov	r2, r0
 800eef2:	f013 0007 	ands.w	r0, r3, #7
 800eef6:	d00b      	beq.n	800ef10 <__lo0bits+0x22>
 800eef8:	07d9      	lsls	r1, r3, #31
 800eefa:	d421      	bmi.n	800ef40 <__lo0bits+0x52>
 800eefc:	0798      	lsls	r0, r3, #30
 800eefe:	bf49      	itett	mi
 800ef00:	085b      	lsrmi	r3, r3, #1
 800ef02:	089b      	lsrpl	r3, r3, #2
 800ef04:	2001      	movmi	r0, #1
 800ef06:	6013      	strmi	r3, [r2, #0]
 800ef08:	bf5c      	itt	pl
 800ef0a:	6013      	strpl	r3, [r2, #0]
 800ef0c:	2002      	movpl	r0, #2
 800ef0e:	4770      	bx	lr
 800ef10:	b299      	uxth	r1, r3
 800ef12:	b909      	cbnz	r1, 800ef18 <__lo0bits+0x2a>
 800ef14:	0c1b      	lsrs	r3, r3, #16
 800ef16:	2010      	movs	r0, #16
 800ef18:	b2d9      	uxtb	r1, r3
 800ef1a:	b909      	cbnz	r1, 800ef20 <__lo0bits+0x32>
 800ef1c:	3008      	adds	r0, #8
 800ef1e:	0a1b      	lsrs	r3, r3, #8
 800ef20:	0719      	lsls	r1, r3, #28
 800ef22:	bf04      	itt	eq
 800ef24:	091b      	lsreq	r3, r3, #4
 800ef26:	3004      	addeq	r0, #4
 800ef28:	0799      	lsls	r1, r3, #30
 800ef2a:	bf04      	itt	eq
 800ef2c:	089b      	lsreq	r3, r3, #2
 800ef2e:	3002      	addeq	r0, #2
 800ef30:	07d9      	lsls	r1, r3, #31
 800ef32:	d403      	bmi.n	800ef3c <__lo0bits+0x4e>
 800ef34:	085b      	lsrs	r3, r3, #1
 800ef36:	f100 0001 	add.w	r0, r0, #1
 800ef3a:	d003      	beq.n	800ef44 <__lo0bits+0x56>
 800ef3c:	6013      	str	r3, [r2, #0]
 800ef3e:	4770      	bx	lr
 800ef40:	2000      	movs	r0, #0
 800ef42:	4770      	bx	lr
 800ef44:	2020      	movs	r0, #32
 800ef46:	4770      	bx	lr

0800ef48 <__i2b>:
 800ef48:	b510      	push	{r4, lr}
 800ef4a:	460c      	mov	r4, r1
 800ef4c:	2101      	movs	r1, #1
 800ef4e:	f7ff ff07 	bl	800ed60 <_Balloc>
 800ef52:	4602      	mov	r2, r0
 800ef54:	b928      	cbnz	r0, 800ef62 <__i2b+0x1a>
 800ef56:	4b05      	ldr	r3, [pc, #20]	@ (800ef6c <__i2b+0x24>)
 800ef58:	4805      	ldr	r0, [pc, #20]	@ (800ef70 <__i2b+0x28>)
 800ef5a:	f240 1145 	movw	r1, #325	@ 0x145
 800ef5e:	f7fe ff89 	bl	800de74 <__assert_func>
 800ef62:	2301      	movs	r3, #1
 800ef64:	6144      	str	r4, [r0, #20]
 800ef66:	6103      	str	r3, [r0, #16]
 800ef68:	bd10      	pop	{r4, pc}
 800ef6a:	bf00      	nop
 800ef6c:	0803c826 	.word	0x0803c826
 800ef70:	0803c837 	.word	0x0803c837

0800ef74 <__multiply>:
 800ef74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef78:	4617      	mov	r7, r2
 800ef7a:	690a      	ldr	r2, [r1, #16]
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	bfa8      	it	ge
 800ef82:	463b      	movge	r3, r7
 800ef84:	4689      	mov	r9, r1
 800ef86:	bfa4      	itt	ge
 800ef88:	460f      	movge	r7, r1
 800ef8a:	4699      	movge	r9, r3
 800ef8c:	693d      	ldr	r5, [r7, #16]
 800ef8e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	6879      	ldr	r1, [r7, #4]
 800ef96:	eb05 060a 	add.w	r6, r5, sl
 800ef9a:	42b3      	cmp	r3, r6
 800ef9c:	b085      	sub	sp, #20
 800ef9e:	bfb8      	it	lt
 800efa0:	3101      	addlt	r1, #1
 800efa2:	f7ff fedd 	bl	800ed60 <_Balloc>
 800efa6:	b930      	cbnz	r0, 800efb6 <__multiply+0x42>
 800efa8:	4602      	mov	r2, r0
 800efaa:	4b41      	ldr	r3, [pc, #260]	@ (800f0b0 <__multiply+0x13c>)
 800efac:	4841      	ldr	r0, [pc, #260]	@ (800f0b4 <__multiply+0x140>)
 800efae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800efb2:	f7fe ff5f 	bl	800de74 <__assert_func>
 800efb6:	f100 0414 	add.w	r4, r0, #20
 800efba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800efbe:	4623      	mov	r3, r4
 800efc0:	2200      	movs	r2, #0
 800efc2:	4573      	cmp	r3, lr
 800efc4:	d320      	bcc.n	800f008 <__multiply+0x94>
 800efc6:	f107 0814 	add.w	r8, r7, #20
 800efca:	f109 0114 	add.w	r1, r9, #20
 800efce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800efd2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800efd6:	9302      	str	r3, [sp, #8]
 800efd8:	1beb      	subs	r3, r5, r7
 800efda:	3b15      	subs	r3, #21
 800efdc:	f023 0303 	bic.w	r3, r3, #3
 800efe0:	3304      	adds	r3, #4
 800efe2:	3715      	adds	r7, #21
 800efe4:	42bd      	cmp	r5, r7
 800efe6:	bf38      	it	cc
 800efe8:	2304      	movcc	r3, #4
 800efea:	9301      	str	r3, [sp, #4]
 800efec:	9b02      	ldr	r3, [sp, #8]
 800efee:	9103      	str	r1, [sp, #12]
 800eff0:	428b      	cmp	r3, r1
 800eff2:	d80c      	bhi.n	800f00e <__multiply+0x9a>
 800eff4:	2e00      	cmp	r6, #0
 800eff6:	dd03      	ble.n	800f000 <__multiply+0x8c>
 800eff8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800effc:	2b00      	cmp	r3, #0
 800effe:	d055      	beq.n	800f0ac <__multiply+0x138>
 800f000:	6106      	str	r6, [r0, #16]
 800f002:	b005      	add	sp, #20
 800f004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f008:	f843 2b04 	str.w	r2, [r3], #4
 800f00c:	e7d9      	b.n	800efc2 <__multiply+0x4e>
 800f00e:	f8b1 a000 	ldrh.w	sl, [r1]
 800f012:	f1ba 0f00 	cmp.w	sl, #0
 800f016:	d01f      	beq.n	800f058 <__multiply+0xe4>
 800f018:	46c4      	mov	ip, r8
 800f01a:	46a1      	mov	r9, r4
 800f01c:	2700      	movs	r7, #0
 800f01e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f022:	f8d9 3000 	ldr.w	r3, [r9]
 800f026:	fa1f fb82 	uxth.w	fp, r2
 800f02a:	b29b      	uxth	r3, r3
 800f02c:	fb0a 330b 	mla	r3, sl, fp, r3
 800f030:	443b      	add	r3, r7
 800f032:	f8d9 7000 	ldr.w	r7, [r9]
 800f036:	0c12      	lsrs	r2, r2, #16
 800f038:	0c3f      	lsrs	r7, r7, #16
 800f03a:	fb0a 7202 	mla	r2, sl, r2, r7
 800f03e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f042:	b29b      	uxth	r3, r3
 800f044:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f048:	4565      	cmp	r5, ip
 800f04a:	f849 3b04 	str.w	r3, [r9], #4
 800f04e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f052:	d8e4      	bhi.n	800f01e <__multiply+0xaa>
 800f054:	9b01      	ldr	r3, [sp, #4]
 800f056:	50e7      	str	r7, [r4, r3]
 800f058:	9b03      	ldr	r3, [sp, #12]
 800f05a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f05e:	3104      	adds	r1, #4
 800f060:	f1b9 0f00 	cmp.w	r9, #0
 800f064:	d020      	beq.n	800f0a8 <__multiply+0x134>
 800f066:	6823      	ldr	r3, [r4, #0]
 800f068:	4647      	mov	r7, r8
 800f06a:	46a4      	mov	ip, r4
 800f06c:	f04f 0a00 	mov.w	sl, #0
 800f070:	f8b7 b000 	ldrh.w	fp, [r7]
 800f074:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f078:	fb09 220b 	mla	r2, r9, fp, r2
 800f07c:	4452      	add	r2, sl
 800f07e:	b29b      	uxth	r3, r3
 800f080:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f084:	f84c 3b04 	str.w	r3, [ip], #4
 800f088:	f857 3b04 	ldr.w	r3, [r7], #4
 800f08c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f090:	f8bc 3000 	ldrh.w	r3, [ip]
 800f094:	fb09 330a 	mla	r3, r9, sl, r3
 800f098:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f09c:	42bd      	cmp	r5, r7
 800f09e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f0a2:	d8e5      	bhi.n	800f070 <__multiply+0xfc>
 800f0a4:	9a01      	ldr	r2, [sp, #4]
 800f0a6:	50a3      	str	r3, [r4, r2]
 800f0a8:	3404      	adds	r4, #4
 800f0aa:	e79f      	b.n	800efec <__multiply+0x78>
 800f0ac:	3e01      	subs	r6, #1
 800f0ae:	e7a1      	b.n	800eff4 <__multiply+0x80>
 800f0b0:	0803c826 	.word	0x0803c826
 800f0b4:	0803c837 	.word	0x0803c837

0800f0b8 <__pow5mult>:
 800f0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0bc:	4615      	mov	r5, r2
 800f0be:	f012 0203 	ands.w	r2, r2, #3
 800f0c2:	4607      	mov	r7, r0
 800f0c4:	460e      	mov	r6, r1
 800f0c6:	d007      	beq.n	800f0d8 <__pow5mult+0x20>
 800f0c8:	4c25      	ldr	r4, [pc, #148]	@ (800f160 <__pow5mult+0xa8>)
 800f0ca:	3a01      	subs	r2, #1
 800f0cc:	2300      	movs	r3, #0
 800f0ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f0d2:	f7ff fea7 	bl	800ee24 <__multadd>
 800f0d6:	4606      	mov	r6, r0
 800f0d8:	10ad      	asrs	r5, r5, #2
 800f0da:	d03d      	beq.n	800f158 <__pow5mult+0xa0>
 800f0dc:	69fc      	ldr	r4, [r7, #28]
 800f0de:	b97c      	cbnz	r4, 800f100 <__pow5mult+0x48>
 800f0e0:	2010      	movs	r0, #16
 800f0e2:	f7ff fd87 	bl	800ebf4 <malloc>
 800f0e6:	4602      	mov	r2, r0
 800f0e8:	61f8      	str	r0, [r7, #28]
 800f0ea:	b928      	cbnz	r0, 800f0f8 <__pow5mult+0x40>
 800f0ec:	4b1d      	ldr	r3, [pc, #116]	@ (800f164 <__pow5mult+0xac>)
 800f0ee:	481e      	ldr	r0, [pc, #120]	@ (800f168 <__pow5mult+0xb0>)
 800f0f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f0f4:	f7fe febe 	bl	800de74 <__assert_func>
 800f0f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f0fc:	6004      	str	r4, [r0, #0]
 800f0fe:	60c4      	str	r4, [r0, #12]
 800f100:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f104:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f108:	b94c      	cbnz	r4, 800f11e <__pow5mult+0x66>
 800f10a:	f240 2171 	movw	r1, #625	@ 0x271
 800f10e:	4638      	mov	r0, r7
 800f110:	f7ff ff1a 	bl	800ef48 <__i2b>
 800f114:	2300      	movs	r3, #0
 800f116:	f8c8 0008 	str.w	r0, [r8, #8]
 800f11a:	4604      	mov	r4, r0
 800f11c:	6003      	str	r3, [r0, #0]
 800f11e:	f04f 0900 	mov.w	r9, #0
 800f122:	07eb      	lsls	r3, r5, #31
 800f124:	d50a      	bpl.n	800f13c <__pow5mult+0x84>
 800f126:	4631      	mov	r1, r6
 800f128:	4622      	mov	r2, r4
 800f12a:	4638      	mov	r0, r7
 800f12c:	f7ff ff22 	bl	800ef74 <__multiply>
 800f130:	4631      	mov	r1, r6
 800f132:	4680      	mov	r8, r0
 800f134:	4638      	mov	r0, r7
 800f136:	f7ff fe53 	bl	800ede0 <_Bfree>
 800f13a:	4646      	mov	r6, r8
 800f13c:	106d      	asrs	r5, r5, #1
 800f13e:	d00b      	beq.n	800f158 <__pow5mult+0xa0>
 800f140:	6820      	ldr	r0, [r4, #0]
 800f142:	b938      	cbnz	r0, 800f154 <__pow5mult+0x9c>
 800f144:	4622      	mov	r2, r4
 800f146:	4621      	mov	r1, r4
 800f148:	4638      	mov	r0, r7
 800f14a:	f7ff ff13 	bl	800ef74 <__multiply>
 800f14e:	6020      	str	r0, [r4, #0]
 800f150:	f8c0 9000 	str.w	r9, [r0]
 800f154:	4604      	mov	r4, r0
 800f156:	e7e4      	b.n	800f122 <__pow5mult+0x6a>
 800f158:	4630      	mov	r0, r6
 800f15a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f15e:	bf00      	nop
 800f160:	0803c8ac 	.word	0x0803c8ac
 800f164:	0803c714 	.word	0x0803c714
 800f168:	0803c837 	.word	0x0803c837

0800f16c <__lshift>:
 800f16c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f170:	460c      	mov	r4, r1
 800f172:	6849      	ldr	r1, [r1, #4]
 800f174:	6923      	ldr	r3, [r4, #16]
 800f176:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f17a:	68a3      	ldr	r3, [r4, #8]
 800f17c:	4607      	mov	r7, r0
 800f17e:	4691      	mov	r9, r2
 800f180:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f184:	f108 0601 	add.w	r6, r8, #1
 800f188:	42b3      	cmp	r3, r6
 800f18a:	db0b      	blt.n	800f1a4 <__lshift+0x38>
 800f18c:	4638      	mov	r0, r7
 800f18e:	f7ff fde7 	bl	800ed60 <_Balloc>
 800f192:	4605      	mov	r5, r0
 800f194:	b948      	cbnz	r0, 800f1aa <__lshift+0x3e>
 800f196:	4602      	mov	r2, r0
 800f198:	4b28      	ldr	r3, [pc, #160]	@ (800f23c <__lshift+0xd0>)
 800f19a:	4829      	ldr	r0, [pc, #164]	@ (800f240 <__lshift+0xd4>)
 800f19c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f1a0:	f7fe fe68 	bl	800de74 <__assert_func>
 800f1a4:	3101      	adds	r1, #1
 800f1a6:	005b      	lsls	r3, r3, #1
 800f1a8:	e7ee      	b.n	800f188 <__lshift+0x1c>
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	f100 0114 	add.w	r1, r0, #20
 800f1b0:	f100 0210 	add.w	r2, r0, #16
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	4553      	cmp	r3, sl
 800f1b8:	db33      	blt.n	800f222 <__lshift+0xb6>
 800f1ba:	6920      	ldr	r0, [r4, #16]
 800f1bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f1c0:	f104 0314 	add.w	r3, r4, #20
 800f1c4:	f019 091f 	ands.w	r9, r9, #31
 800f1c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f1cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f1d0:	d02b      	beq.n	800f22a <__lshift+0xbe>
 800f1d2:	f1c9 0e20 	rsb	lr, r9, #32
 800f1d6:	468a      	mov	sl, r1
 800f1d8:	2200      	movs	r2, #0
 800f1da:	6818      	ldr	r0, [r3, #0]
 800f1dc:	fa00 f009 	lsl.w	r0, r0, r9
 800f1e0:	4310      	orrs	r0, r2
 800f1e2:	f84a 0b04 	str.w	r0, [sl], #4
 800f1e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1ea:	459c      	cmp	ip, r3
 800f1ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800f1f0:	d8f3      	bhi.n	800f1da <__lshift+0x6e>
 800f1f2:	ebac 0304 	sub.w	r3, ip, r4
 800f1f6:	3b15      	subs	r3, #21
 800f1f8:	f023 0303 	bic.w	r3, r3, #3
 800f1fc:	3304      	adds	r3, #4
 800f1fe:	f104 0015 	add.w	r0, r4, #21
 800f202:	4560      	cmp	r0, ip
 800f204:	bf88      	it	hi
 800f206:	2304      	movhi	r3, #4
 800f208:	50ca      	str	r2, [r1, r3]
 800f20a:	b10a      	cbz	r2, 800f210 <__lshift+0xa4>
 800f20c:	f108 0602 	add.w	r6, r8, #2
 800f210:	3e01      	subs	r6, #1
 800f212:	4638      	mov	r0, r7
 800f214:	612e      	str	r6, [r5, #16]
 800f216:	4621      	mov	r1, r4
 800f218:	f7ff fde2 	bl	800ede0 <_Bfree>
 800f21c:	4628      	mov	r0, r5
 800f21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f222:	f842 0f04 	str.w	r0, [r2, #4]!
 800f226:	3301      	adds	r3, #1
 800f228:	e7c5      	b.n	800f1b6 <__lshift+0x4a>
 800f22a:	3904      	subs	r1, #4
 800f22c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f230:	f841 2f04 	str.w	r2, [r1, #4]!
 800f234:	459c      	cmp	ip, r3
 800f236:	d8f9      	bhi.n	800f22c <__lshift+0xc0>
 800f238:	e7ea      	b.n	800f210 <__lshift+0xa4>
 800f23a:	bf00      	nop
 800f23c:	0803c826 	.word	0x0803c826
 800f240:	0803c837 	.word	0x0803c837

0800f244 <__mcmp>:
 800f244:	690a      	ldr	r2, [r1, #16]
 800f246:	4603      	mov	r3, r0
 800f248:	6900      	ldr	r0, [r0, #16]
 800f24a:	1a80      	subs	r0, r0, r2
 800f24c:	b530      	push	{r4, r5, lr}
 800f24e:	d10e      	bne.n	800f26e <__mcmp+0x2a>
 800f250:	3314      	adds	r3, #20
 800f252:	3114      	adds	r1, #20
 800f254:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f258:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f25c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f260:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f264:	4295      	cmp	r5, r2
 800f266:	d003      	beq.n	800f270 <__mcmp+0x2c>
 800f268:	d205      	bcs.n	800f276 <__mcmp+0x32>
 800f26a:	f04f 30ff 	mov.w	r0, #4294967295
 800f26e:	bd30      	pop	{r4, r5, pc}
 800f270:	42a3      	cmp	r3, r4
 800f272:	d3f3      	bcc.n	800f25c <__mcmp+0x18>
 800f274:	e7fb      	b.n	800f26e <__mcmp+0x2a>
 800f276:	2001      	movs	r0, #1
 800f278:	e7f9      	b.n	800f26e <__mcmp+0x2a>
	...

0800f27c <__mdiff>:
 800f27c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f280:	4689      	mov	r9, r1
 800f282:	4606      	mov	r6, r0
 800f284:	4611      	mov	r1, r2
 800f286:	4648      	mov	r0, r9
 800f288:	4614      	mov	r4, r2
 800f28a:	f7ff ffdb 	bl	800f244 <__mcmp>
 800f28e:	1e05      	subs	r5, r0, #0
 800f290:	d112      	bne.n	800f2b8 <__mdiff+0x3c>
 800f292:	4629      	mov	r1, r5
 800f294:	4630      	mov	r0, r6
 800f296:	f7ff fd63 	bl	800ed60 <_Balloc>
 800f29a:	4602      	mov	r2, r0
 800f29c:	b928      	cbnz	r0, 800f2aa <__mdiff+0x2e>
 800f29e:	4b3f      	ldr	r3, [pc, #252]	@ (800f39c <__mdiff+0x120>)
 800f2a0:	f240 2137 	movw	r1, #567	@ 0x237
 800f2a4:	483e      	ldr	r0, [pc, #248]	@ (800f3a0 <__mdiff+0x124>)
 800f2a6:	f7fe fde5 	bl	800de74 <__assert_func>
 800f2aa:	2301      	movs	r3, #1
 800f2ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f2b0:	4610      	mov	r0, r2
 800f2b2:	b003      	add	sp, #12
 800f2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2b8:	bfbc      	itt	lt
 800f2ba:	464b      	movlt	r3, r9
 800f2bc:	46a1      	movlt	r9, r4
 800f2be:	4630      	mov	r0, r6
 800f2c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f2c4:	bfba      	itte	lt
 800f2c6:	461c      	movlt	r4, r3
 800f2c8:	2501      	movlt	r5, #1
 800f2ca:	2500      	movge	r5, #0
 800f2cc:	f7ff fd48 	bl	800ed60 <_Balloc>
 800f2d0:	4602      	mov	r2, r0
 800f2d2:	b918      	cbnz	r0, 800f2dc <__mdiff+0x60>
 800f2d4:	4b31      	ldr	r3, [pc, #196]	@ (800f39c <__mdiff+0x120>)
 800f2d6:	f240 2145 	movw	r1, #581	@ 0x245
 800f2da:	e7e3      	b.n	800f2a4 <__mdiff+0x28>
 800f2dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f2e0:	6926      	ldr	r6, [r4, #16]
 800f2e2:	60c5      	str	r5, [r0, #12]
 800f2e4:	f109 0310 	add.w	r3, r9, #16
 800f2e8:	f109 0514 	add.w	r5, r9, #20
 800f2ec:	f104 0e14 	add.w	lr, r4, #20
 800f2f0:	f100 0b14 	add.w	fp, r0, #20
 800f2f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f2f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f2fc:	9301      	str	r3, [sp, #4]
 800f2fe:	46d9      	mov	r9, fp
 800f300:	f04f 0c00 	mov.w	ip, #0
 800f304:	9b01      	ldr	r3, [sp, #4]
 800f306:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f30a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f30e:	9301      	str	r3, [sp, #4]
 800f310:	fa1f f38a 	uxth.w	r3, sl
 800f314:	4619      	mov	r1, r3
 800f316:	b283      	uxth	r3, r0
 800f318:	1acb      	subs	r3, r1, r3
 800f31a:	0c00      	lsrs	r0, r0, #16
 800f31c:	4463      	add	r3, ip
 800f31e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f322:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f326:	b29b      	uxth	r3, r3
 800f328:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f32c:	4576      	cmp	r6, lr
 800f32e:	f849 3b04 	str.w	r3, [r9], #4
 800f332:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f336:	d8e5      	bhi.n	800f304 <__mdiff+0x88>
 800f338:	1b33      	subs	r3, r6, r4
 800f33a:	3b15      	subs	r3, #21
 800f33c:	f023 0303 	bic.w	r3, r3, #3
 800f340:	3415      	adds	r4, #21
 800f342:	3304      	adds	r3, #4
 800f344:	42a6      	cmp	r6, r4
 800f346:	bf38      	it	cc
 800f348:	2304      	movcc	r3, #4
 800f34a:	441d      	add	r5, r3
 800f34c:	445b      	add	r3, fp
 800f34e:	461e      	mov	r6, r3
 800f350:	462c      	mov	r4, r5
 800f352:	4544      	cmp	r4, r8
 800f354:	d30e      	bcc.n	800f374 <__mdiff+0xf8>
 800f356:	f108 0103 	add.w	r1, r8, #3
 800f35a:	1b49      	subs	r1, r1, r5
 800f35c:	f021 0103 	bic.w	r1, r1, #3
 800f360:	3d03      	subs	r5, #3
 800f362:	45a8      	cmp	r8, r5
 800f364:	bf38      	it	cc
 800f366:	2100      	movcc	r1, #0
 800f368:	440b      	add	r3, r1
 800f36a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f36e:	b191      	cbz	r1, 800f396 <__mdiff+0x11a>
 800f370:	6117      	str	r7, [r2, #16]
 800f372:	e79d      	b.n	800f2b0 <__mdiff+0x34>
 800f374:	f854 1b04 	ldr.w	r1, [r4], #4
 800f378:	46e6      	mov	lr, ip
 800f37a:	0c08      	lsrs	r0, r1, #16
 800f37c:	fa1c fc81 	uxtah	ip, ip, r1
 800f380:	4471      	add	r1, lr
 800f382:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f386:	b289      	uxth	r1, r1
 800f388:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f38c:	f846 1b04 	str.w	r1, [r6], #4
 800f390:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f394:	e7dd      	b.n	800f352 <__mdiff+0xd6>
 800f396:	3f01      	subs	r7, #1
 800f398:	e7e7      	b.n	800f36a <__mdiff+0xee>
 800f39a:	bf00      	nop
 800f39c:	0803c826 	.word	0x0803c826
 800f3a0:	0803c837 	.word	0x0803c837

0800f3a4 <__d2b>:
 800f3a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f3a8:	460f      	mov	r7, r1
 800f3aa:	2101      	movs	r1, #1
 800f3ac:	ec59 8b10 	vmov	r8, r9, d0
 800f3b0:	4616      	mov	r6, r2
 800f3b2:	f7ff fcd5 	bl	800ed60 <_Balloc>
 800f3b6:	4604      	mov	r4, r0
 800f3b8:	b930      	cbnz	r0, 800f3c8 <__d2b+0x24>
 800f3ba:	4602      	mov	r2, r0
 800f3bc:	4b23      	ldr	r3, [pc, #140]	@ (800f44c <__d2b+0xa8>)
 800f3be:	4824      	ldr	r0, [pc, #144]	@ (800f450 <__d2b+0xac>)
 800f3c0:	f240 310f 	movw	r1, #783	@ 0x30f
 800f3c4:	f7fe fd56 	bl	800de74 <__assert_func>
 800f3c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f3cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f3d0:	b10d      	cbz	r5, 800f3d6 <__d2b+0x32>
 800f3d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f3d6:	9301      	str	r3, [sp, #4]
 800f3d8:	f1b8 0300 	subs.w	r3, r8, #0
 800f3dc:	d023      	beq.n	800f426 <__d2b+0x82>
 800f3de:	4668      	mov	r0, sp
 800f3e0:	9300      	str	r3, [sp, #0]
 800f3e2:	f7ff fd84 	bl	800eeee <__lo0bits>
 800f3e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f3ea:	b1d0      	cbz	r0, 800f422 <__d2b+0x7e>
 800f3ec:	f1c0 0320 	rsb	r3, r0, #32
 800f3f0:	fa02 f303 	lsl.w	r3, r2, r3
 800f3f4:	430b      	orrs	r3, r1
 800f3f6:	40c2      	lsrs	r2, r0
 800f3f8:	6163      	str	r3, [r4, #20]
 800f3fa:	9201      	str	r2, [sp, #4]
 800f3fc:	9b01      	ldr	r3, [sp, #4]
 800f3fe:	61a3      	str	r3, [r4, #24]
 800f400:	2b00      	cmp	r3, #0
 800f402:	bf0c      	ite	eq
 800f404:	2201      	moveq	r2, #1
 800f406:	2202      	movne	r2, #2
 800f408:	6122      	str	r2, [r4, #16]
 800f40a:	b1a5      	cbz	r5, 800f436 <__d2b+0x92>
 800f40c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f410:	4405      	add	r5, r0
 800f412:	603d      	str	r5, [r7, #0]
 800f414:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f418:	6030      	str	r0, [r6, #0]
 800f41a:	4620      	mov	r0, r4
 800f41c:	b003      	add	sp, #12
 800f41e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f422:	6161      	str	r1, [r4, #20]
 800f424:	e7ea      	b.n	800f3fc <__d2b+0x58>
 800f426:	a801      	add	r0, sp, #4
 800f428:	f7ff fd61 	bl	800eeee <__lo0bits>
 800f42c:	9b01      	ldr	r3, [sp, #4]
 800f42e:	6163      	str	r3, [r4, #20]
 800f430:	3020      	adds	r0, #32
 800f432:	2201      	movs	r2, #1
 800f434:	e7e8      	b.n	800f408 <__d2b+0x64>
 800f436:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f43a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f43e:	6038      	str	r0, [r7, #0]
 800f440:	6918      	ldr	r0, [r3, #16]
 800f442:	f7ff fd35 	bl	800eeb0 <__hi0bits>
 800f446:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f44a:	e7e5      	b.n	800f418 <__d2b+0x74>
 800f44c:	0803c826 	.word	0x0803c826
 800f450:	0803c837 	.word	0x0803c837

0800f454 <__ssputs_r>:
 800f454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f458:	688e      	ldr	r6, [r1, #8]
 800f45a:	461f      	mov	r7, r3
 800f45c:	42be      	cmp	r6, r7
 800f45e:	680b      	ldr	r3, [r1, #0]
 800f460:	4682      	mov	sl, r0
 800f462:	460c      	mov	r4, r1
 800f464:	4690      	mov	r8, r2
 800f466:	d82d      	bhi.n	800f4c4 <__ssputs_r+0x70>
 800f468:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f46c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f470:	d026      	beq.n	800f4c0 <__ssputs_r+0x6c>
 800f472:	6965      	ldr	r5, [r4, #20]
 800f474:	6909      	ldr	r1, [r1, #16]
 800f476:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f47a:	eba3 0901 	sub.w	r9, r3, r1
 800f47e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f482:	1c7b      	adds	r3, r7, #1
 800f484:	444b      	add	r3, r9
 800f486:	106d      	asrs	r5, r5, #1
 800f488:	429d      	cmp	r5, r3
 800f48a:	bf38      	it	cc
 800f48c:	461d      	movcc	r5, r3
 800f48e:	0553      	lsls	r3, r2, #21
 800f490:	d527      	bpl.n	800f4e2 <__ssputs_r+0x8e>
 800f492:	4629      	mov	r1, r5
 800f494:	f7ff fbd8 	bl	800ec48 <_malloc_r>
 800f498:	4606      	mov	r6, r0
 800f49a:	b360      	cbz	r0, 800f4f6 <__ssputs_r+0xa2>
 800f49c:	6921      	ldr	r1, [r4, #16]
 800f49e:	464a      	mov	r2, r9
 800f4a0:	f7fe fcd9 	bl	800de56 <memcpy>
 800f4a4:	89a3      	ldrh	r3, [r4, #12]
 800f4a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f4aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4ae:	81a3      	strh	r3, [r4, #12]
 800f4b0:	6126      	str	r6, [r4, #16]
 800f4b2:	6165      	str	r5, [r4, #20]
 800f4b4:	444e      	add	r6, r9
 800f4b6:	eba5 0509 	sub.w	r5, r5, r9
 800f4ba:	6026      	str	r6, [r4, #0]
 800f4bc:	60a5      	str	r5, [r4, #8]
 800f4be:	463e      	mov	r6, r7
 800f4c0:	42be      	cmp	r6, r7
 800f4c2:	d900      	bls.n	800f4c6 <__ssputs_r+0x72>
 800f4c4:	463e      	mov	r6, r7
 800f4c6:	6820      	ldr	r0, [r4, #0]
 800f4c8:	4632      	mov	r2, r6
 800f4ca:	4641      	mov	r1, r8
 800f4cc:	f000 fb7c 	bl	800fbc8 <memmove>
 800f4d0:	68a3      	ldr	r3, [r4, #8]
 800f4d2:	1b9b      	subs	r3, r3, r6
 800f4d4:	60a3      	str	r3, [r4, #8]
 800f4d6:	6823      	ldr	r3, [r4, #0]
 800f4d8:	4433      	add	r3, r6
 800f4da:	6023      	str	r3, [r4, #0]
 800f4dc:	2000      	movs	r0, #0
 800f4de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4e2:	462a      	mov	r2, r5
 800f4e4:	f000 fbe9 	bl	800fcba <_realloc_r>
 800f4e8:	4606      	mov	r6, r0
 800f4ea:	2800      	cmp	r0, #0
 800f4ec:	d1e0      	bne.n	800f4b0 <__ssputs_r+0x5c>
 800f4ee:	6921      	ldr	r1, [r4, #16]
 800f4f0:	4650      	mov	r0, sl
 800f4f2:	f7ff fb35 	bl	800eb60 <_free_r>
 800f4f6:	230c      	movs	r3, #12
 800f4f8:	f8ca 3000 	str.w	r3, [sl]
 800f4fc:	89a3      	ldrh	r3, [r4, #12]
 800f4fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f502:	81a3      	strh	r3, [r4, #12]
 800f504:	f04f 30ff 	mov.w	r0, #4294967295
 800f508:	e7e9      	b.n	800f4de <__ssputs_r+0x8a>
	...

0800f50c <_svfiprintf_r>:
 800f50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f510:	4698      	mov	r8, r3
 800f512:	898b      	ldrh	r3, [r1, #12]
 800f514:	061b      	lsls	r3, r3, #24
 800f516:	b09d      	sub	sp, #116	@ 0x74
 800f518:	4607      	mov	r7, r0
 800f51a:	460d      	mov	r5, r1
 800f51c:	4614      	mov	r4, r2
 800f51e:	d510      	bpl.n	800f542 <_svfiprintf_r+0x36>
 800f520:	690b      	ldr	r3, [r1, #16]
 800f522:	b973      	cbnz	r3, 800f542 <_svfiprintf_r+0x36>
 800f524:	2140      	movs	r1, #64	@ 0x40
 800f526:	f7ff fb8f 	bl	800ec48 <_malloc_r>
 800f52a:	6028      	str	r0, [r5, #0]
 800f52c:	6128      	str	r0, [r5, #16]
 800f52e:	b930      	cbnz	r0, 800f53e <_svfiprintf_r+0x32>
 800f530:	230c      	movs	r3, #12
 800f532:	603b      	str	r3, [r7, #0]
 800f534:	f04f 30ff 	mov.w	r0, #4294967295
 800f538:	b01d      	add	sp, #116	@ 0x74
 800f53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f53e:	2340      	movs	r3, #64	@ 0x40
 800f540:	616b      	str	r3, [r5, #20]
 800f542:	2300      	movs	r3, #0
 800f544:	9309      	str	r3, [sp, #36]	@ 0x24
 800f546:	2320      	movs	r3, #32
 800f548:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f54c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f550:	2330      	movs	r3, #48	@ 0x30
 800f552:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f6f0 <_svfiprintf_r+0x1e4>
 800f556:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f55a:	f04f 0901 	mov.w	r9, #1
 800f55e:	4623      	mov	r3, r4
 800f560:	469a      	mov	sl, r3
 800f562:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f566:	b10a      	cbz	r2, 800f56c <_svfiprintf_r+0x60>
 800f568:	2a25      	cmp	r2, #37	@ 0x25
 800f56a:	d1f9      	bne.n	800f560 <_svfiprintf_r+0x54>
 800f56c:	ebba 0b04 	subs.w	fp, sl, r4
 800f570:	d00b      	beq.n	800f58a <_svfiprintf_r+0x7e>
 800f572:	465b      	mov	r3, fp
 800f574:	4622      	mov	r2, r4
 800f576:	4629      	mov	r1, r5
 800f578:	4638      	mov	r0, r7
 800f57a:	f7ff ff6b 	bl	800f454 <__ssputs_r>
 800f57e:	3001      	adds	r0, #1
 800f580:	f000 80a7 	beq.w	800f6d2 <_svfiprintf_r+0x1c6>
 800f584:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f586:	445a      	add	r2, fp
 800f588:	9209      	str	r2, [sp, #36]	@ 0x24
 800f58a:	f89a 3000 	ldrb.w	r3, [sl]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	f000 809f 	beq.w	800f6d2 <_svfiprintf_r+0x1c6>
 800f594:	2300      	movs	r3, #0
 800f596:	f04f 32ff 	mov.w	r2, #4294967295
 800f59a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f59e:	f10a 0a01 	add.w	sl, sl, #1
 800f5a2:	9304      	str	r3, [sp, #16]
 800f5a4:	9307      	str	r3, [sp, #28]
 800f5a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f5aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800f5ac:	4654      	mov	r4, sl
 800f5ae:	2205      	movs	r2, #5
 800f5b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5b4:	484e      	ldr	r0, [pc, #312]	@ (800f6f0 <_svfiprintf_r+0x1e4>)
 800f5b6:	f7f0 fe23 	bl	8000200 <memchr>
 800f5ba:	9a04      	ldr	r2, [sp, #16]
 800f5bc:	b9d8      	cbnz	r0, 800f5f6 <_svfiprintf_r+0xea>
 800f5be:	06d0      	lsls	r0, r2, #27
 800f5c0:	bf44      	itt	mi
 800f5c2:	2320      	movmi	r3, #32
 800f5c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f5c8:	0711      	lsls	r1, r2, #28
 800f5ca:	bf44      	itt	mi
 800f5cc:	232b      	movmi	r3, #43	@ 0x2b
 800f5ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f5d2:	f89a 3000 	ldrb.w	r3, [sl]
 800f5d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f5d8:	d015      	beq.n	800f606 <_svfiprintf_r+0xfa>
 800f5da:	9a07      	ldr	r2, [sp, #28]
 800f5dc:	4654      	mov	r4, sl
 800f5de:	2000      	movs	r0, #0
 800f5e0:	f04f 0c0a 	mov.w	ip, #10
 800f5e4:	4621      	mov	r1, r4
 800f5e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f5ea:	3b30      	subs	r3, #48	@ 0x30
 800f5ec:	2b09      	cmp	r3, #9
 800f5ee:	d94b      	bls.n	800f688 <_svfiprintf_r+0x17c>
 800f5f0:	b1b0      	cbz	r0, 800f620 <_svfiprintf_r+0x114>
 800f5f2:	9207      	str	r2, [sp, #28]
 800f5f4:	e014      	b.n	800f620 <_svfiprintf_r+0x114>
 800f5f6:	eba0 0308 	sub.w	r3, r0, r8
 800f5fa:	fa09 f303 	lsl.w	r3, r9, r3
 800f5fe:	4313      	orrs	r3, r2
 800f600:	9304      	str	r3, [sp, #16]
 800f602:	46a2      	mov	sl, r4
 800f604:	e7d2      	b.n	800f5ac <_svfiprintf_r+0xa0>
 800f606:	9b03      	ldr	r3, [sp, #12]
 800f608:	1d19      	adds	r1, r3, #4
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	9103      	str	r1, [sp, #12]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	bfbb      	ittet	lt
 800f612:	425b      	neglt	r3, r3
 800f614:	f042 0202 	orrlt.w	r2, r2, #2
 800f618:	9307      	strge	r3, [sp, #28]
 800f61a:	9307      	strlt	r3, [sp, #28]
 800f61c:	bfb8      	it	lt
 800f61e:	9204      	strlt	r2, [sp, #16]
 800f620:	7823      	ldrb	r3, [r4, #0]
 800f622:	2b2e      	cmp	r3, #46	@ 0x2e
 800f624:	d10a      	bne.n	800f63c <_svfiprintf_r+0x130>
 800f626:	7863      	ldrb	r3, [r4, #1]
 800f628:	2b2a      	cmp	r3, #42	@ 0x2a
 800f62a:	d132      	bne.n	800f692 <_svfiprintf_r+0x186>
 800f62c:	9b03      	ldr	r3, [sp, #12]
 800f62e:	1d1a      	adds	r2, r3, #4
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	9203      	str	r2, [sp, #12]
 800f634:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f638:	3402      	adds	r4, #2
 800f63a:	9305      	str	r3, [sp, #20]
 800f63c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f700 <_svfiprintf_r+0x1f4>
 800f640:	7821      	ldrb	r1, [r4, #0]
 800f642:	2203      	movs	r2, #3
 800f644:	4650      	mov	r0, sl
 800f646:	f7f0 fddb 	bl	8000200 <memchr>
 800f64a:	b138      	cbz	r0, 800f65c <_svfiprintf_r+0x150>
 800f64c:	9b04      	ldr	r3, [sp, #16]
 800f64e:	eba0 000a 	sub.w	r0, r0, sl
 800f652:	2240      	movs	r2, #64	@ 0x40
 800f654:	4082      	lsls	r2, r0
 800f656:	4313      	orrs	r3, r2
 800f658:	3401      	adds	r4, #1
 800f65a:	9304      	str	r3, [sp, #16]
 800f65c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f660:	4824      	ldr	r0, [pc, #144]	@ (800f6f4 <_svfiprintf_r+0x1e8>)
 800f662:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f666:	2206      	movs	r2, #6
 800f668:	f7f0 fdca 	bl	8000200 <memchr>
 800f66c:	2800      	cmp	r0, #0
 800f66e:	d036      	beq.n	800f6de <_svfiprintf_r+0x1d2>
 800f670:	4b21      	ldr	r3, [pc, #132]	@ (800f6f8 <_svfiprintf_r+0x1ec>)
 800f672:	bb1b      	cbnz	r3, 800f6bc <_svfiprintf_r+0x1b0>
 800f674:	9b03      	ldr	r3, [sp, #12]
 800f676:	3307      	adds	r3, #7
 800f678:	f023 0307 	bic.w	r3, r3, #7
 800f67c:	3308      	adds	r3, #8
 800f67e:	9303      	str	r3, [sp, #12]
 800f680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f682:	4433      	add	r3, r6
 800f684:	9309      	str	r3, [sp, #36]	@ 0x24
 800f686:	e76a      	b.n	800f55e <_svfiprintf_r+0x52>
 800f688:	fb0c 3202 	mla	r2, ip, r2, r3
 800f68c:	460c      	mov	r4, r1
 800f68e:	2001      	movs	r0, #1
 800f690:	e7a8      	b.n	800f5e4 <_svfiprintf_r+0xd8>
 800f692:	2300      	movs	r3, #0
 800f694:	3401      	adds	r4, #1
 800f696:	9305      	str	r3, [sp, #20]
 800f698:	4619      	mov	r1, r3
 800f69a:	f04f 0c0a 	mov.w	ip, #10
 800f69e:	4620      	mov	r0, r4
 800f6a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f6a4:	3a30      	subs	r2, #48	@ 0x30
 800f6a6:	2a09      	cmp	r2, #9
 800f6a8:	d903      	bls.n	800f6b2 <_svfiprintf_r+0x1a6>
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d0c6      	beq.n	800f63c <_svfiprintf_r+0x130>
 800f6ae:	9105      	str	r1, [sp, #20]
 800f6b0:	e7c4      	b.n	800f63c <_svfiprintf_r+0x130>
 800f6b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800f6b6:	4604      	mov	r4, r0
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	e7f0      	b.n	800f69e <_svfiprintf_r+0x192>
 800f6bc:	ab03      	add	r3, sp, #12
 800f6be:	9300      	str	r3, [sp, #0]
 800f6c0:	462a      	mov	r2, r5
 800f6c2:	4b0e      	ldr	r3, [pc, #56]	@ (800f6fc <_svfiprintf_r+0x1f0>)
 800f6c4:	a904      	add	r1, sp, #16
 800f6c6:	4638      	mov	r0, r7
 800f6c8:	f7fd fca2 	bl	800d010 <_printf_float>
 800f6cc:	1c42      	adds	r2, r0, #1
 800f6ce:	4606      	mov	r6, r0
 800f6d0:	d1d6      	bne.n	800f680 <_svfiprintf_r+0x174>
 800f6d2:	89ab      	ldrh	r3, [r5, #12]
 800f6d4:	065b      	lsls	r3, r3, #25
 800f6d6:	f53f af2d 	bmi.w	800f534 <_svfiprintf_r+0x28>
 800f6da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f6dc:	e72c      	b.n	800f538 <_svfiprintf_r+0x2c>
 800f6de:	ab03      	add	r3, sp, #12
 800f6e0:	9300      	str	r3, [sp, #0]
 800f6e2:	462a      	mov	r2, r5
 800f6e4:	4b05      	ldr	r3, [pc, #20]	@ (800f6fc <_svfiprintf_r+0x1f0>)
 800f6e6:	a904      	add	r1, sp, #16
 800f6e8:	4638      	mov	r0, r7
 800f6ea:	f7fd ff29 	bl	800d540 <_printf_i>
 800f6ee:	e7ed      	b.n	800f6cc <_svfiprintf_r+0x1c0>
 800f6f0:	0803c890 	.word	0x0803c890
 800f6f4:	0803c89a 	.word	0x0803c89a
 800f6f8:	0800d011 	.word	0x0800d011
 800f6fc:	0800f455 	.word	0x0800f455
 800f700:	0803c896 	.word	0x0803c896

0800f704 <__sfputc_r>:
 800f704:	6893      	ldr	r3, [r2, #8]
 800f706:	3b01      	subs	r3, #1
 800f708:	2b00      	cmp	r3, #0
 800f70a:	b410      	push	{r4}
 800f70c:	6093      	str	r3, [r2, #8]
 800f70e:	da08      	bge.n	800f722 <__sfputc_r+0x1e>
 800f710:	6994      	ldr	r4, [r2, #24]
 800f712:	42a3      	cmp	r3, r4
 800f714:	db01      	blt.n	800f71a <__sfputc_r+0x16>
 800f716:	290a      	cmp	r1, #10
 800f718:	d103      	bne.n	800f722 <__sfputc_r+0x1e>
 800f71a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f71e:	f7fe ba01 	b.w	800db24 <__swbuf_r>
 800f722:	6813      	ldr	r3, [r2, #0]
 800f724:	1c58      	adds	r0, r3, #1
 800f726:	6010      	str	r0, [r2, #0]
 800f728:	7019      	strb	r1, [r3, #0]
 800f72a:	4608      	mov	r0, r1
 800f72c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f730:	4770      	bx	lr

0800f732 <__sfputs_r>:
 800f732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f734:	4606      	mov	r6, r0
 800f736:	460f      	mov	r7, r1
 800f738:	4614      	mov	r4, r2
 800f73a:	18d5      	adds	r5, r2, r3
 800f73c:	42ac      	cmp	r4, r5
 800f73e:	d101      	bne.n	800f744 <__sfputs_r+0x12>
 800f740:	2000      	movs	r0, #0
 800f742:	e007      	b.n	800f754 <__sfputs_r+0x22>
 800f744:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f748:	463a      	mov	r2, r7
 800f74a:	4630      	mov	r0, r6
 800f74c:	f7ff ffda 	bl	800f704 <__sfputc_r>
 800f750:	1c43      	adds	r3, r0, #1
 800f752:	d1f3      	bne.n	800f73c <__sfputs_r+0xa>
 800f754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f758 <_vfiprintf_r>:
 800f758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f75c:	460d      	mov	r5, r1
 800f75e:	b09d      	sub	sp, #116	@ 0x74
 800f760:	4614      	mov	r4, r2
 800f762:	4698      	mov	r8, r3
 800f764:	4606      	mov	r6, r0
 800f766:	b118      	cbz	r0, 800f770 <_vfiprintf_r+0x18>
 800f768:	6a03      	ldr	r3, [r0, #32]
 800f76a:	b90b      	cbnz	r3, 800f770 <_vfiprintf_r+0x18>
 800f76c:	f7fe f892 	bl	800d894 <__sinit>
 800f770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f772:	07d9      	lsls	r1, r3, #31
 800f774:	d405      	bmi.n	800f782 <_vfiprintf_r+0x2a>
 800f776:	89ab      	ldrh	r3, [r5, #12]
 800f778:	059a      	lsls	r2, r3, #22
 800f77a:	d402      	bmi.n	800f782 <_vfiprintf_r+0x2a>
 800f77c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f77e:	f7fe fb68 	bl	800de52 <__retarget_lock_acquire_recursive>
 800f782:	89ab      	ldrh	r3, [r5, #12]
 800f784:	071b      	lsls	r3, r3, #28
 800f786:	d501      	bpl.n	800f78c <_vfiprintf_r+0x34>
 800f788:	692b      	ldr	r3, [r5, #16]
 800f78a:	b99b      	cbnz	r3, 800f7b4 <_vfiprintf_r+0x5c>
 800f78c:	4629      	mov	r1, r5
 800f78e:	4630      	mov	r0, r6
 800f790:	f7fe fa06 	bl	800dba0 <__swsetup_r>
 800f794:	b170      	cbz	r0, 800f7b4 <_vfiprintf_r+0x5c>
 800f796:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f798:	07dc      	lsls	r4, r3, #31
 800f79a:	d504      	bpl.n	800f7a6 <_vfiprintf_r+0x4e>
 800f79c:	f04f 30ff 	mov.w	r0, #4294967295
 800f7a0:	b01d      	add	sp, #116	@ 0x74
 800f7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7a6:	89ab      	ldrh	r3, [r5, #12]
 800f7a8:	0598      	lsls	r0, r3, #22
 800f7aa:	d4f7      	bmi.n	800f79c <_vfiprintf_r+0x44>
 800f7ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7ae:	f7fe fb51 	bl	800de54 <__retarget_lock_release_recursive>
 800f7b2:	e7f3      	b.n	800f79c <_vfiprintf_r+0x44>
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7b8:	2320      	movs	r3, #32
 800f7ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f7be:	f8cd 800c 	str.w	r8, [sp, #12]
 800f7c2:	2330      	movs	r3, #48	@ 0x30
 800f7c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f974 <_vfiprintf_r+0x21c>
 800f7c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f7cc:	f04f 0901 	mov.w	r9, #1
 800f7d0:	4623      	mov	r3, r4
 800f7d2:	469a      	mov	sl, r3
 800f7d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7d8:	b10a      	cbz	r2, 800f7de <_vfiprintf_r+0x86>
 800f7da:	2a25      	cmp	r2, #37	@ 0x25
 800f7dc:	d1f9      	bne.n	800f7d2 <_vfiprintf_r+0x7a>
 800f7de:	ebba 0b04 	subs.w	fp, sl, r4
 800f7e2:	d00b      	beq.n	800f7fc <_vfiprintf_r+0xa4>
 800f7e4:	465b      	mov	r3, fp
 800f7e6:	4622      	mov	r2, r4
 800f7e8:	4629      	mov	r1, r5
 800f7ea:	4630      	mov	r0, r6
 800f7ec:	f7ff ffa1 	bl	800f732 <__sfputs_r>
 800f7f0:	3001      	adds	r0, #1
 800f7f2:	f000 80a7 	beq.w	800f944 <_vfiprintf_r+0x1ec>
 800f7f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f7f8:	445a      	add	r2, fp
 800f7fa:	9209      	str	r2, [sp, #36]	@ 0x24
 800f7fc:	f89a 3000 	ldrb.w	r3, [sl]
 800f800:	2b00      	cmp	r3, #0
 800f802:	f000 809f 	beq.w	800f944 <_vfiprintf_r+0x1ec>
 800f806:	2300      	movs	r3, #0
 800f808:	f04f 32ff 	mov.w	r2, #4294967295
 800f80c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f810:	f10a 0a01 	add.w	sl, sl, #1
 800f814:	9304      	str	r3, [sp, #16]
 800f816:	9307      	str	r3, [sp, #28]
 800f818:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f81c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f81e:	4654      	mov	r4, sl
 800f820:	2205      	movs	r2, #5
 800f822:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f826:	4853      	ldr	r0, [pc, #332]	@ (800f974 <_vfiprintf_r+0x21c>)
 800f828:	f7f0 fcea 	bl	8000200 <memchr>
 800f82c:	9a04      	ldr	r2, [sp, #16]
 800f82e:	b9d8      	cbnz	r0, 800f868 <_vfiprintf_r+0x110>
 800f830:	06d1      	lsls	r1, r2, #27
 800f832:	bf44      	itt	mi
 800f834:	2320      	movmi	r3, #32
 800f836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f83a:	0713      	lsls	r3, r2, #28
 800f83c:	bf44      	itt	mi
 800f83e:	232b      	movmi	r3, #43	@ 0x2b
 800f840:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f844:	f89a 3000 	ldrb.w	r3, [sl]
 800f848:	2b2a      	cmp	r3, #42	@ 0x2a
 800f84a:	d015      	beq.n	800f878 <_vfiprintf_r+0x120>
 800f84c:	9a07      	ldr	r2, [sp, #28]
 800f84e:	4654      	mov	r4, sl
 800f850:	2000      	movs	r0, #0
 800f852:	f04f 0c0a 	mov.w	ip, #10
 800f856:	4621      	mov	r1, r4
 800f858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f85c:	3b30      	subs	r3, #48	@ 0x30
 800f85e:	2b09      	cmp	r3, #9
 800f860:	d94b      	bls.n	800f8fa <_vfiprintf_r+0x1a2>
 800f862:	b1b0      	cbz	r0, 800f892 <_vfiprintf_r+0x13a>
 800f864:	9207      	str	r2, [sp, #28]
 800f866:	e014      	b.n	800f892 <_vfiprintf_r+0x13a>
 800f868:	eba0 0308 	sub.w	r3, r0, r8
 800f86c:	fa09 f303 	lsl.w	r3, r9, r3
 800f870:	4313      	orrs	r3, r2
 800f872:	9304      	str	r3, [sp, #16]
 800f874:	46a2      	mov	sl, r4
 800f876:	e7d2      	b.n	800f81e <_vfiprintf_r+0xc6>
 800f878:	9b03      	ldr	r3, [sp, #12]
 800f87a:	1d19      	adds	r1, r3, #4
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	9103      	str	r1, [sp, #12]
 800f880:	2b00      	cmp	r3, #0
 800f882:	bfbb      	ittet	lt
 800f884:	425b      	neglt	r3, r3
 800f886:	f042 0202 	orrlt.w	r2, r2, #2
 800f88a:	9307      	strge	r3, [sp, #28]
 800f88c:	9307      	strlt	r3, [sp, #28]
 800f88e:	bfb8      	it	lt
 800f890:	9204      	strlt	r2, [sp, #16]
 800f892:	7823      	ldrb	r3, [r4, #0]
 800f894:	2b2e      	cmp	r3, #46	@ 0x2e
 800f896:	d10a      	bne.n	800f8ae <_vfiprintf_r+0x156>
 800f898:	7863      	ldrb	r3, [r4, #1]
 800f89a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f89c:	d132      	bne.n	800f904 <_vfiprintf_r+0x1ac>
 800f89e:	9b03      	ldr	r3, [sp, #12]
 800f8a0:	1d1a      	adds	r2, r3, #4
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	9203      	str	r2, [sp, #12]
 800f8a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f8aa:	3402      	adds	r4, #2
 800f8ac:	9305      	str	r3, [sp, #20]
 800f8ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f984 <_vfiprintf_r+0x22c>
 800f8b2:	7821      	ldrb	r1, [r4, #0]
 800f8b4:	2203      	movs	r2, #3
 800f8b6:	4650      	mov	r0, sl
 800f8b8:	f7f0 fca2 	bl	8000200 <memchr>
 800f8bc:	b138      	cbz	r0, 800f8ce <_vfiprintf_r+0x176>
 800f8be:	9b04      	ldr	r3, [sp, #16]
 800f8c0:	eba0 000a 	sub.w	r0, r0, sl
 800f8c4:	2240      	movs	r2, #64	@ 0x40
 800f8c6:	4082      	lsls	r2, r0
 800f8c8:	4313      	orrs	r3, r2
 800f8ca:	3401      	adds	r4, #1
 800f8cc:	9304      	str	r3, [sp, #16]
 800f8ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8d2:	4829      	ldr	r0, [pc, #164]	@ (800f978 <_vfiprintf_r+0x220>)
 800f8d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f8d8:	2206      	movs	r2, #6
 800f8da:	f7f0 fc91 	bl	8000200 <memchr>
 800f8de:	2800      	cmp	r0, #0
 800f8e0:	d03f      	beq.n	800f962 <_vfiprintf_r+0x20a>
 800f8e2:	4b26      	ldr	r3, [pc, #152]	@ (800f97c <_vfiprintf_r+0x224>)
 800f8e4:	bb1b      	cbnz	r3, 800f92e <_vfiprintf_r+0x1d6>
 800f8e6:	9b03      	ldr	r3, [sp, #12]
 800f8e8:	3307      	adds	r3, #7
 800f8ea:	f023 0307 	bic.w	r3, r3, #7
 800f8ee:	3308      	adds	r3, #8
 800f8f0:	9303      	str	r3, [sp, #12]
 800f8f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8f4:	443b      	add	r3, r7
 800f8f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8f8:	e76a      	b.n	800f7d0 <_vfiprintf_r+0x78>
 800f8fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800f8fe:	460c      	mov	r4, r1
 800f900:	2001      	movs	r0, #1
 800f902:	e7a8      	b.n	800f856 <_vfiprintf_r+0xfe>
 800f904:	2300      	movs	r3, #0
 800f906:	3401      	adds	r4, #1
 800f908:	9305      	str	r3, [sp, #20]
 800f90a:	4619      	mov	r1, r3
 800f90c:	f04f 0c0a 	mov.w	ip, #10
 800f910:	4620      	mov	r0, r4
 800f912:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f916:	3a30      	subs	r2, #48	@ 0x30
 800f918:	2a09      	cmp	r2, #9
 800f91a:	d903      	bls.n	800f924 <_vfiprintf_r+0x1cc>
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d0c6      	beq.n	800f8ae <_vfiprintf_r+0x156>
 800f920:	9105      	str	r1, [sp, #20]
 800f922:	e7c4      	b.n	800f8ae <_vfiprintf_r+0x156>
 800f924:	fb0c 2101 	mla	r1, ip, r1, r2
 800f928:	4604      	mov	r4, r0
 800f92a:	2301      	movs	r3, #1
 800f92c:	e7f0      	b.n	800f910 <_vfiprintf_r+0x1b8>
 800f92e:	ab03      	add	r3, sp, #12
 800f930:	9300      	str	r3, [sp, #0]
 800f932:	462a      	mov	r2, r5
 800f934:	4b12      	ldr	r3, [pc, #72]	@ (800f980 <_vfiprintf_r+0x228>)
 800f936:	a904      	add	r1, sp, #16
 800f938:	4630      	mov	r0, r6
 800f93a:	f7fd fb69 	bl	800d010 <_printf_float>
 800f93e:	4607      	mov	r7, r0
 800f940:	1c78      	adds	r0, r7, #1
 800f942:	d1d6      	bne.n	800f8f2 <_vfiprintf_r+0x19a>
 800f944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f946:	07d9      	lsls	r1, r3, #31
 800f948:	d405      	bmi.n	800f956 <_vfiprintf_r+0x1fe>
 800f94a:	89ab      	ldrh	r3, [r5, #12]
 800f94c:	059a      	lsls	r2, r3, #22
 800f94e:	d402      	bmi.n	800f956 <_vfiprintf_r+0x1fe>
 800f950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f952:	f7fe fa7f 	bl	800de54 <__retarget_lock_release_recursive>
 800f956:	89ab      	ldrh	r3, [r5, #12]
 800f958:	065b      	lsls	r3, r3, #25
 800f95a:	f53f af1f 	bmi.w	800f79c <_vfiprintf_r+0x44>
 800f95e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f960:	e71e      	b.n	800f7a0 <_vfiprintf_r+0x48>
 800f962:	ab03      	add	r3, sp, #12
 800f964:	9300      	str	r3, [sp, #0]
 800f966:	462a      	mov	r2, r5
 800f968:	4b05      	ldr	r3, [pc, #20]	@ (800f980 <_vfiprintf_r+0x228>)
 800f96a:	a904      	add	r1, sp, #16
 800f96c:	4630      	mov	r0, r6
 800f96e:	f7fd fde7 	bl	800d540 <_printf_i>
 800f972:	e7e4      	b.n	800f93e <_vfiprintf_r+0x1e6>
 800f974:	0803c890 	.word	0x0803c890
 800f978:	0803c89a 	.word	0x0803c89a
 800f97c:	0800d011 	.word	0x0800d011
 800f980:	0800f733 	.word	0x0800f733
 800f984:	0803c896 	.word	0x0803c896

0800f988 <__sflush_r>:
 800f988:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f98c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f990:	0716      	lsls	r6, r2, #28
 800f992:	4605      	mov	r5, r0
 800f994:	460c      	mov	r4, r1
 800f996:	d454      	bmi.n	800fa42 <__sflush_r+0xba>
 800f998:	684b      	ldr	r3, [r1, #4]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	dc02      	bgt.n	800f9a4 <__sflush_r+0x1c>
 800f99e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	dd48      	ble.n	800fa36 <__sflush_r+0xae>
 800f9a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f9a6:	2e00      	cmp	r6, #0
 800f9a8:	d045      	beq.n	800fa36 <__sflush_r+0xae>
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f9b0:	682f      	ldr	r7, [r5, #0]
 800f9b2:	6a21      	ldr	r1, [r4, #32]
 800f9b4:	602b      	str	r3, [r5, #0]
 800f9b6:	d030      	beq.n	800fa1a <__sflush_r+0x92>
 800f9b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f9ba:	89a3      	ldrh	r3, [r4, #12]
 800f9bc:	0759      	lsls	r1, r3, #29
 800f9be:	d505      	bpl.n	800f9cc <__sflush_r+0x44>
 800f9c0:	6863      	ldr	r3, [r4, #4]
 800f9c2:	1ad2      	subs	r2, r2, r3
 800f9c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f9c6:	b10b      	cbz	r3, 800f9cc <__sflush_r+0x44>
 800f9c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f9ca:	1ad2      	subs	r2, r2, r3
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f9d0:	6a21      	ldr	r1, [r4, #32]
 800f9d2:	4628      	mov	r0, r5
 800f9d4:	47b0      	blx	r6
 800f9d6:	1c43      	adds	r3, r0, #1
 800f9d8:	89a3      	ldrh	r3, [r4, #12]
 800f9da:	d106      	bne.n	800f9ea <__sflush_r+0x62>
 800f9dc:	6829      	ldr	r1, [r5, #0]
 800f9de:	291d      	cmp	r1, #29
 800f9e0:	d82b      	bhi.n	800fa3a <__sflush_r+0xb2>
 800f9e2:	4a2a      	ldr	r2, [pc, #168]	@ (800fa8c <__sflush_r+0x104>)
 800f9e4:	40ca      	lsrs	r2, r1
 800f9e6:	07d6      	lsls	r6, r2, #31
 800f9e8:	d527      	bpl.n	800fa3a <__sflush_r+0xb2>
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	6062      	str	r2, [r4, #4]
 800f9ee:	04d9      	lsls	r1, r3, #19
 800f9f0:	6922      	ldr	r2, [r4, #16]
 800f9f2:	6022      	str	r2, [r4, #0]
 800f9f4:	d504      	bpl.n	800fa00 <__sflush_r+0x78>
 800f9f6:	1c42      	adds	r2, r0, #1
 800f9f8:	d101      	bne.n	800f9fe <__sflush_r+0x76>
 800f9fa:	682b      	ldr	r3, [r5, #0]
 800f9fc:	b903      	cbnz	r3, 800fa00 <__sflush_r+0x78>
 800f9fe:	6560      	str	r0, [r4, #84]	@ 0x54
 800fa00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fa02:	602f      	str	r7, [r5, #0]
 800fa04:	b1b9      	cbz	r1, 800fa36 <__sflush_r+0xae>
 800fa06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fa0a:	4299      	cmp	r1, r3
 800fa0c:	d002      	beq.n	800fa14 <__sflush_r+0x8c>
 800fa0e:	4628      	mov	r0, r5
 800fa10:	f7ff f8a6 	bl	800eb60 <_free_r>
 800fa14:	2300      	movs	r3, #0
 800fa16:	6363      	str	r3, [r4, #52]	@ 0x34
 800fa18:	e00d      	b.n	800fa36 <__sflush_r+0xae>
 800fa1a:	2301      	movs	r3, #1
 800fa1c:	4628      	mov	r0, r5
 800fa1e:	47b0      	blx	r6
 800fa20:	4602      	mov	r2, r0
 800fa22:	1c50      	adds	r0, r2, #1
 800fa24:	d1c9      	bne.n	800f9ba <__sflush_r+0x32>
 800fa26:	682b      	ldr	r3, [r5, #0]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d0c6      	beq.n	800f9ba <__sflush_r+0x32>
 800fa2c:	2b1d      	cmp	r3, #29
 800fa2e:	d001      	beq.n	800fa34 <__sflush_r+0xac>
 800fa30:	2b16      	cmp	r3, #22
 800fa32:	d11e      	bne.n	800fa72 <__sflush_r+0xea>
 800fa34:	602f      	str	r7, [r5, #0]
 800fa36:	2000      	movs	r0, #0
 800fa38:	e022      	b.n	800fa80 <__sflush_r+0xf8>
 800fa3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa3e:	b21b      	sxth	r3, r3
 800fa40:	e01b      	b.n	800fa7a <__sflush_r+0xf2>
 800fa42:	690f      	ldr	r7, [r1, #16]
 800fa44:	2f00      	cmp	r7, #0
 800fa46:	d0f6      	beq.n	800fa36 <__sflush_r+0xae>
 800fa48:	0793      	lsls	r3, r2, #30
 800fa4a:	680e      	ldr	r6, [r1, #0]
 800fa4c:	bf08      	it	eq
 800fa4e:	694b      	ldreq	r3, [r1, #20]
 800fa50:	600f      	str	r7, [r1, #0]
 800fa52:	bf18      	it	ne
 800fa54:	2300      	movne	r3, #0
 800fa56:	eba6 0807 	sub.w	r8, r6, r7
 800fa5a:	608b      	str	r3, [r1, #8]
 800fa5c:	f1b8 0f00 	cmp.w	r8, #0
 800fa60:	dde9      	ble.n	800fa36 <__sflush_r+0xae>
 800fa62:	6a21      	ldr	r1, [r4, #32]
 800fa64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fa66:	4643      	mov	r3, r8
 800fa68:	463a      	mov	r2, r7
 800fa6a:	4628      	mov	r0, r5
 800fa6c:	47b0      	blx	r6
 800fa6e:	2800      	cmp	r0, #0
 800fa70:	dc08      	bgt.n	800fa84 <__sflush_r+0xfc>
 800fa72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa7a:	81a3      	strh	r3, [r4, #12]
 800fa7c:	f04f 30ff 	mov.w	r0, #4294967295
 800fa80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa84:	4407      	add	r7, r0
 800fa86:	eba8 0800 	sub.w	r8, r8, r0
 800fa8a:	e7e7      	b.n	800fa5c <__sflush_r+0xd4>
 800fa8c:	20400001 	.word	0x20400001

0800fa90 <_fflush_r>:
 800fa90:	b538      	push	{r3, r4, r5, lr}
 800fa92:	690b      	ldr	r3, [r1, #16]
 800fa94:	4605      	mov	r5, r0
 800fa96:	460c      	mov	r4, r1
 800fa98:	b913      	cbnz	r3, 800faa0 <_fflush_r+0x10>
 800fa9a:	2500      	movs	r5, #0
 800fa9c:	4628      	mov	r0, r5
 800fa9e:	bd38      	pop	{r3, r4, r5, pc}
 800faa0:	b118      	cbz	r0, 800faaa <_fflush_r+0x1a>
 800faa2:	6a03      	ldr	r3, [r0, #32]
 800faa4:	b90b      	cbnz	r3, 800faaa <_fflush_r+0x1a>
 800faa6:	f7fd fef5 	bl	800d894 <__sinit>
 800faaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d0f3      	beq.n	800fa9a <_fflush_r+0xa>
 800fab2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fab4:	07d0      	lsls	r0, r2, #31
 800fab6:	d404      	bmi.n	800fac2 <_fflush_r+0x32>
 800fab8:	0599      	lsls	r1, r3, #22
 800faba:	d402      	bmi.n	800fac2 <_fflush_r+0x32>
 800fabc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fabe:	f7fe f9c8 	bl	800de52 <__retarget_lock_acquire_recursive>
 800fac2:	4628      	mov	r0, r5
 800fac4:	4621      	mov	r1, r4
 800fac6:	f7ff ff5f 	bl	800f988 <__sflush_r>
 800faca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800facc:	07da      	lsls	r2, r3, #31
 800face:	4605      	mov	r5, r0
 800fad0:	d4e4      	bmi.n	800fa9c <_fflush_r+0xc>
 800fad2:	89a3      	ldrh	r3, [r4, #12]
 800fad4:	059b      	lsls	r3, r3, #22
 800fad6:	d4e1      	bmi.n	800fa9c <_fflush_r+0xc>
 800fad8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fada:	f7fe f9bb 	bl	800de54 <__retarget_lock_release_recursive>
 800fade:	e7dd      	b.n	800fa9c <_fflush_r+0xc>

0800fae0 <fiprintf>:
 800fae0:	b40e      	push	{r1, r2, r3}
 800fae2:	b503      	push	{r0, r1, lr}
 800fae4:	4601      	mov	r1, r0
 800fae6:	ab03      	add	r3, sp, #12
 800fae8:	4805      	ldr	r0, [pc, #20]	@ (800fb00 <fiprintf+0x20>)
 800faea:	f853 2b04 	ldr.w	r2, [r3], #4
 800faee:	6800      	ldr	r0, [r0, #0]
 800faf0:	9301      	str	r3, [sp, #4]
 800faf2:	f7ff fe31 	bl	800f758 <_vfiprintf_r>
 800faf6:	b002      	add	sp, #8
 800faf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800fafc:	b003      	add	sp, #12
 800fafe:	4770      	bx	lr
 800fb00:	20000770 	.word	0x20000770

0800fb04 <__swhatbuf_r>:
 800fb04:	b570      	push	{r4, r5, r6, lr}
 800fb06:	460c      	mov	r4, r1
 800fb08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb0c:	2900      	cmp	r1, #0
 800fb0e:	b096      	sub	sp, #88	@ 0x58
 800fb10:	4615      	mov	r5, r2
 800fb12:	461e      	mov	r6, r3
 800fb14:	da0d      	bge.n	800fb32 <__swhatbuf_r+0x2e>
 800fb16:	89a3      	ldrh	r3, [r4, #12]
 800fb18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fb1c:	f04f 0100 	mov.w	r1, #0
 800fb20:	bf14      	ite	ne
 800fb22:	2340      	movne	r3, #64	@ 0x40
 800fb24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fb28:	2000      	movs	r0, #0
 800fb2a:	6031      	str	r1, [r6, #0]
 800fb2c:	602b      	str	r3, [r5, #0]
 800fb2e:	b016      	add	sp, #88	@ 0x58
 800fb30:	bd70      	pop	{r4, r5, r6, pc}
 800fb32:	466a      	mov	r2, sp
 800fb34:	f000 f862 	bl	800fbfc <_fstat_r>
 800fb38:	2800      	cmp	r0, #0
 800fb3a:	dbec      	blt.n	800fb16 <__swhatbuf_r+0x12>
 800fb3c:	9901      	ldr	r1, [sp, #4]
 800fb3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fb42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fb46:	4259      	negs	r1, r3
 800fb48:	4159      	adcs	r1, r3
 800fb4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fb4e:	e7eb      	b.n	800fb28 <__swhatbuf_r+0x24>

0800fb50 <__smakebuf_r>:
 800fb50:	898b      	ldrh	r3, [r1, #12]
 800fb52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb54:	079d      	lsls	r5, r3, #30
 800fb56:	4606      	mov	r6, r0
 800fb58:	460c      	mov	r4, r1
 800fb5a:	d507      	bpl.n	800fb6c <__smakebuf_r+0x1c>
 800fb5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fb60:	6023      	str	r3, [r4, #0]
 800fb62:	6123      	str	r3, [r4, #16]
 800fb64:	2301      	movs	r3, #1
 800fb66:	6163      	str	r3, [r4, #20]
 800fb68:	b003      	add	sp, #12
 800fb6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb6c:	ab01      	add	r3, sp, #4
 800fb6e:	466a      	mov	r2, sp
 800fb70:	f7ff ffc8 	bl	800fb04 <__swhatbuf_r>
 800fb74:	9f00      	ldr	r7, [sp, #0]
 800fb76:	4605      	mov	r5, r0
 800fb78:	4639      	mov	r1, r7
 800fb7a:	4630      	mov	r0, r6
 800fb7c:	f7ff f864 	bl	800ec48 <_malloc_r>
 800fb80:	b948      	cbnz	r0, 800fb96 <__smakebuf_r+0x46>
 800fb82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb86:	059a      	lsls	r2, r3, #22
 800fb88:	d4ee      	bmi.n	800fb68 <__smakebuf_r+0x18>
 800fb8a:	f023 0303 	bic.w	r3, r3, #3
 800fb8e:	f043 0302 	orr.w	r3, r3, #2
 800fb92:	81a3      	strh	r3, [r4, #12]
 800fb94:	e7e2      	b.n	800fb5c <__smakebuf_r+0xc>
 800fb96:	89a3      	ldrh	r3, [r4, #12]
 800fb98:	6020      	str	r0, [r4, #0]
 800fb9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb9e:	81a3      	strh	r3, [r4, #12]
 800fba0:	9b01      	ldr	r3, [sp, #4]
 800fba2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fba6:	b15b      	cbz	r3, 800fbc0 <__smakebuf_r+0x70>
 800fba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbac:	4630      	mov	r0, r6
 800fbae:	f000 f837 	bl	800fc20 <_isatty_r>
 800fbb2:	b128      	cbz	r0, 800fbc0 <__smakebuf_r+0x70>
 800fbb4:	89a3      	ldrh	r3, [r4, #12]
 800fbb6:	f023 0303 	bic.w	r3, r3, #3
 800fbba:	f043 0301 	orr.w	r3, r3, #1
 800fbbe:	81a3      	strh	r3, [r4, #12]
 800fbc0:	89a3      	ldrh	r3, [r4, #12]
 800fbc2:	431d      	orrs	r5, r3
 800fbc4:	81a5      	strh	r5, [r4, #12]
 800fbc6:	e7cf      	b.n	800fb68 <__smakebuf_r+0x18>

0800fbc8 <memmove>:
 800fbc8:	4288      	cmp	r0, r1
 800fbca:	b510      	push	{r4, lr}
 800fbcc:	eb01 0402 	add.w	r4, r1, r2
 800fbd0:	d902      	bls.n	800fbd8 <memmove+0x10>
 800fbd2:	4284      	cmp	r4, r0
 800fbd4:	4623      	mov	r3, r4
 800fbd6:	d807      	bhi.n	800fbe8 <memmove+0x20>
 800fbd8:	1e43      	subs	r3, r0, #1
 800fbda:	42a1      	cmp	r1, r4
 800fbdc:	d008      	beq.n	800fbf0 <memmove+0x28>
 800fbde:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fbe2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fbe6:	e7f8      	b.n	800fbda <memmove+0x12>
 800fbe8:	4402      	add	r2, r0
 800fbea:	4601      	mov	r1, r0
 800fbec:	428a      	cmp	r2, r1
 800fbee:	d100      	bne.n	800fbf2 <memmove+0x2a>
 800fbf0:	bd10      	pop	{r4, pc}
 800fbf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fbf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fbfa:	e7f7      	b.n	800fbec <memmove+0x24>

0800fbfc <_fstat_r>:
 800fbfc:	b538      	push	{r3, r4, r5, lr}
 800fbfe:	4d07      	ldr	r5, [pc, #28]	@ (800fc1c <_fstat_r+0x20>)
 800fc00:	2300      	movs	r3, #0
 800fc02:	4604      	mov	r4, r0
 800fc04:	4608      	mov	r0, r1
 800fc06:	4611      	mov	r1, r2
 800fc08:	602b      	str	r3, [r5, #0]
 800fc0a:	f7fd f936 	bl	800ce7a <_fstat>
 800fc0e:	1c43      	adds	r3, r0, #1
 800fc10:	d102      	bne.n	800fc18 <_fstat_r+0x1c>
 800fc12:	682b      	ldr	r3, [r5, #0]
 800fc14:	b103      	cbz	r3, 800fc18 <_fstat_r+0x1c>
 800fc16:	6023      	str	r3, [r4, #0]
 800fc18:	bd38      	pop	{r3, r4, r5, pc}
 800fc1a:	bf00      	nop
 800fc1c:	2000334c 	.word	0x2000334c

0800fc20 <_isatty_r>:
 800fc20:	b538      	push	{r3, r4, r5, lr}
 800fc22:	4d06      	ldr	r5, [pc, #24]	@ (800fc3c <_isatty_r+0x1c>)
 800fc24:	2300      	movs	r3, #0
 800fc26:	4604      	mov	r4, r0
 800fc28:	4608      	mov	r0, r1
 800fc2a:	602b      	str	r3, [r5, #0]
 800fc2c:	f7fd f933 	bl	800ce96 <_isatty>
 800fc30:	1c43      	adds	r3, r0, #1
 800fc32:	d102      	bne.n	800fc3a <_isatty_r+0x1a>
 800fc34:	682b      	ldr	r3, [r5, #0]
 800fc36:	b103      	cbz	r3, 800fc3a <_isatty_r+0x1a>
 800fc38:	6023      	str	r3, [r4, #0]
 800fc3a:	bd38      	pop	{r3, r4, r5, pc}
 800fc3c:	2000334c 	.word	0x2000334c

0800fc40 <_sbrk_r>:
 800fc40:	b538      	push	{r3, r4, r5, lr}
 800fc42:	4d06      	ldr	r5, [pc, #24]	@ (800fc5c <_sbrk_r+0x1c>)
 800fc44:	2300      	movs	r3, #0
 800fc46:	4604      	mov	r4, r0
 800fc48:	4608      	mov	r0, r1
 800fc4a:	602b      	str	r3, [r5, #0]
 800fc4c:	f7f3 fb52 	bl	80032f4 <_sbrk>
 800fc50:	1c43      	adds	r3, r0, #1
 800fc52:	d102      	bne.n	800fc5a <_sbrk_r+0x1a>
 800fc54:	682b      	ldr	r3, [r5, #0]
 800fc56:	b103      	cbz	r3, 800fc5a <_sbrk_r+0x1a>
 800fc58:	6023      	str	r3, [r4, #0]
 800fc5a:	bd38      	pop	{r3, r4, r5, pc}
 800fc5c:	2000334c 	.word	0x2000334c

0800fc60 <abort>:
 800fc60:	b508      	push	{r3, lr}
 800fc62:	2006      	movs	r0, #6
 800fc64:	f000 f88c 	bl	800fd80 <raise>
 800fc68:	2001      	movs	r0, #1
 800fc6a:	f001 f833 	bl	8010cd4 <_exit>

0800fc6e <_calloc_r>:
 800fc6e:	b570      	push	{r4, r5, r6, lr}
 800fc70:	fba1 5402 	umull	r5, r4, r1, r2
 800fc74:	b934      	cbnz	r4, 800fc84 <_calloc_r+0x16>
 800fc76:	4629      	mov	r1, r5
 800fc78:	f7fe ffe6 	bl	800ec48 <_malloc_r>
 800fc7c:	4606      	mov	r6, r0
 800fc7e:	b928      	cbnz	r0, 800fc8c <_calloc_r+0x1e>
 800fc80:	4630      	mov	r0, r6
 800fc82:	bd70      	pop	{r4, r5, r6, pc}
 800fc84:	220c      	movs	r2, #12
 800fc86:	6002      	str	r2, [r0, #0]
 800fc88:	2600      	movs	r6, #0
 800fc8a:	e7f9      	b.n	800fc80 <_calloc_r+0x12>
 800fc8c:	462a      	mov	r2, r5
 800fc8e:	4621      	mov	r1, r4
 800fc90:	f7fd ffdc 	bl	800dc4c <memset>
 800fc94:	e7f4      	b.n	800fc80 <_calloc_r+0x12>

0800fc96 <__ascii_mbtowc>:
 800fc96:	b082      	sub	sp, #8
 800fc98:	b901      	cbnz	r1, 800fc9c <__ascii_mbtowc+0x6>
 800fc9a:	a901      	add	r1, sp, #4
 800fc9c:	b142      	cbz	r2, 800fcb0 <__ascii_mbtowc+0x1a>
 800fc9e:	b14b      	cbz	r3, 800fcb4 <__ascii_mbtowc+0x1e>
 800fca0:	7813      	ldrb	r3, [r2, #0]
 800fca2:	600b      	str	r3, [r1, #0]
 800fca4:	7812      	ldrb	r2, [r2, #0]
 800fca6:	1e10      	subs	r0, r2, #0
 800fca8:	bf18      	it	ne
 800fcaa:	2001      	movne	r0, #1
 800fcac:	b002      	add	sp, #8
 800fcae:	4770      	bx	lr
 800fcb0:	4610      	mov	r0, r2
 800fcb2:	e7fb      	b.n	800fcac <__ascii_mbtowc+0x16>
 800fcb4:	f06f 0001 	mvn.w	r0, #1
 800fcb8:	e7f8      	b.n	800fcac <__ascii_mbtowc+0x16>

0800fcba <_realloc_r>:
 800fcba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcbe:	4607      	mov	r7, r0
 800fcc0:	4614      	mov	r4, r2
 800fcc2:	460d      	mov	r5, r1
 800fcc4:	b921      	cbnz	r1, 800fcd0 <_realloc_r+0x16>
 800fcc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcca:	4611      	mov	r1, r2
 800fccc:	f7fe bfbc 	b.w	800ec48 <_malloc_r>
 800fcd0:	b92a      	cbnz	r2, 800fcde <_realloc_r+0x24>
 800fcd2:	f7fe ff45 	bl	800eb60 <_free_r>
 800fcd6:	4625      	mov	r5, r4
 800fcd8:	4628      	mov	r0, r5
 800fcda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcde:	f000 f86b 	bl	800fdb8 <_malloc_usable_size_r>
 800fce2:	4284      	cmp	r4, r0
 800fce4:	4606      	mov	r6, r0
 800fce6:	d802      	bhi.n	800fcee <_realloc_r+0x34>
 800fce8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fcec:	d8f4      	bhi.n	800fcd8 <_realloc_r+0x1e>
 800fcee:	4621      	mov	r1, r4
 800fcf0:	4638      	mov	r0, r7
 800fcf2:	f7fe ffa9 	bl	800ec48 <_malloc_r>
 800fcf6:	4680      	mov	r8, r0
 800fcf8:	b908      	cbnz	r0, 800fcfe <_realloc_r+0x44>
 800fcfa:	4645      	mov	r5, r8
 800fcfc:	e7ec      	b.n	800fcd8 <_realloc_r+0x1e>
 800fcfe:	42b4      	cmp	r4, r6
 800fd00:	4622      	mov	r2, r4
 800fd02:	4629      	mov	r1, r5
 800fd04:	bf28      	it	cs
 800fd06:	4632      	movcs	r2, r6
 800fd08:	f7fe f8a5 	bl	800de56 <memcpy>
 800fd0c:	4629      	mov	r1, r5
 800fd0e:	4638      	mov	r0, r7
 800fd10:	f7fe ff26 	bl	800eb60 <_free_r>
 800fd14:	e7f1      	b.n	800fcfa <_realloc_r+0x40>

0800fd16 <__ascii_wctomb>:
 800fd16:	4603      	mov	r3, r0
 800fd18:	4608      	mov	r0, r1
 800fd1a:	b141      	cbz	r1, 800fd2e <__ascii_wctomb+0x18>
 800fd1c:	2aff      	cmp	r2, #255	@ 0xff
 800fd1e:	d904      	bls.n	800fd2a <__ascii_wctomb+0x14>
 800fd20:	228a      	movs	r2, #138	@ 0x8a
 800fd22:	601a      	str	r2, [r3, #0]
 800fd24:	f04f 30ff 	mov.w	r0, #4294967295
 800fd28:	4770      	bx	lr
 800fd2a:	700a      	strb	r2, [r1, #0]
 800fd2c:	2001      	movs	r0, #1
 800fd2e:	4770      	bx	lr

0800fd30 <_raise_r>:
 800fd30:	291f      	cmp	r1, #31
 800fd32:	b538      	push	{r3, r4, r5, lr}
 800fd34:	4605      	mov	r5, r0
 800fd36:	460c      	mov	r4, r1
 800fd38:	d904      	bls.n	800fd44 <_raise_r+0x14>
 800fd3a:	2316      	movs	r3, #22
 800fd3c:	6003      	str	r3, [r0, #0]
 800fd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800fd42:	bd38      	pop	{r3, r4, r5, pc}
 800fd44:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fd46:	b112      	cbz	r2, 800fd4e <_raise_r+0x1e>
 800fd48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fd4c:	b94b      	cbnz	r3, 800fd62 <_raise_r+0x32>
 800fd4e:	4628      	mov	r0, r5
 800fd50:	f000 f830 	bl	800fdb4 <_getpid_r>
 800fd54:	4622      	mov	r2, r4
 800fd56:	4601      	mov	r1, r0
 800fd58:	4628      	mov	r0, r5
 800fd5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd5e:	f000 b817 	b.w	800fd90 <_kill_r>
 800fd62:	2b01      	cmp	r3, #1
 800fd64:	d00a      	beq.n	800fd7c <_raise_r+0x4c>
 800fd66:	1c59      	adds	r1, r3, #1
 800fd68:	d103      	bne.n	800fd72 <_raise_r+0x42>
 800fd6a:	2316      	movs	r3, #22
 800fd6c:	6003      	str	r3, [r0, #0]
 800fd6e:	2001      	movs	r0, #1
 800fd70:	e7e7      	b.n	800fd42 <_raise_r+0x12>
 800fd72:	2100      	movs	r1, #0
 800fd74:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fd78:	4620      	mov	r0, r4
 800fd7a:	4798      	blx	r3
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	e7e0      	b.n	800fd42 <_raise_r+0x12>

0800fd80 <raise>:
 800fd80:	4b02      	ldr	r3, [pc, #8]	@ (800fd8c <raise+0xc>)
 800fd82:	4601      	mov	r1, r0
 800fd84:	6818      	ldr	r0, [r3, #0]
 800fd86:	f7ff bfd3 	b.w	800fd30 <_raise_r>
 800fd8a:	bf00      	nop
 800fd8c:	20000770 	.word	0x20000770

0800fd90 <_kill_r>:
 800fd90:	b538      	push	{r3, r4, r5, lr}
 800fd92:	4d07      	ldr	r5, [pc, #28]	@ (800fdb0 <_kill_r+0x20>)
 800fd94:	2300      	movs	r3, #0
 800fd96:	4604      	mov	r4, r0
 800fd98:	4608      	mov	r0, r1
 800fd9a:	4611      	mov	r1, r2
 800fd9c:	602b      	str	r3, [r5, #0]
 800fd9e:	f000 ff91 	bl	8010cc4 <_kill>
 800fda2:	1c43      	adds	r3, r0, #1
 800fda4:	d102      	bne.n	800fdac <_kill_r+0x1c>
 800fda6:	682b      	ldr	r3, [r5, #0]
 800fda8:	b103      	cbz	r3, 800fdac <_kill_r+0x1c>
 800fdaa:	6023      	str	r3, [r4, #0]
 800fdac:	bd38      	pop	{r3, r4, r5, pc}
 800fdae:	bf00      	nop
 800fdb0:	2000334c 	.word	0x2000334c

0800fdb4 <_getpid_r>:
 800fdb4:	f7fd b83e 	b.w	800ce34 <_getpid>

0800fdb8 <_malloc_usable_size_r>:
 800fdb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fdbc:	1f18      	subs	r0, r3, #4
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	bfbc      	itt	lt
 800fdc2:	580b      	ldrlt	r3, [r1, r0]
 800fdc4:	18c0      	addlt	r0, r0, r3
 800fdc6:	4770      	bx	lr

0800fdc8 <pow>:
 800fdc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdca:	ed2d 8b02 	vpush	{d8}
 800fdce:	eeb0 8a40 	vmov.f32	s16, s0
 800fdd2:	eef0 8a60 	vmov.f32	s17, s1
 800fdd6:	ec55 4b11 	vmov	r4, r5, d1
 800fdda:	f000 f891 	bl	800ff00 <__ieee754_pow>
 800fdde:	4622      	mov	r2, r4
 800fde0:	462b      	mov	r3, r5
 800fde2:	4620      	mov	r0, r4
 800fde4:	4629      	mov	r1, r5
 800fde6:	ec57 6b10 	vmov	r6, r7, d0
 800fdea:	f7f0 feb7 	bl	8000b5c <__aeabi_dcmpun>
 800fdee:	2800      	cmp	r0, #0
 800fdf0:	d13b      	bne.n	800fe6a <pow+0xa2>
 800fdf2:	ec51 0b18 	vmov	r0, r1, d8
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	f7f0 fe7d 	bl	8000af8 <__aeabi_dcmpeq>
 800fdfe:	b1b8      	cbz	r0, 800fe30 <pow+0x68>
 800fe00:	2200      	movs	r2, #0
 800fe02:	2300      	movs	r3, #0
 800fe04:	4620      	mov	r0, r4
 800fe06:	4629      	mov	r1, r5
 800fe08:	f7f0 fe76 	bl	8000af8 <__aeabi_dcmpeq>
 800fe0c:	2800      	cmp	r0, #0
 800fe0e:	d146      	bne.n	800fe9e <pow+0xd6>
 800fe10:	ec45 4b10 	vmov	d0, r4, r5
 800fe14:	f000 f866 	bl	800fee4 <finite>
 800fe18:	b338      	cbz	r0, 800fe6a <pow+0xa2>
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	4620      	mov	r0, r4
 800fe20:	4629      	mov	r1, r5
 800fe22:	f7f0 fe73 	bl	8000b0c <__aeabi_dcmplt>
 800fe26:	b300      	cbz	r0, 800fe6a <pow+0xa2>
 800fe28:	f7fd ffe8 	bl	800ddfc <__errno>
 800fe2c:	2322      	movs	r3, #34	@ 0x22
 800fe2e:	e01b      	b.n	800fe68 <pow+0xa0>
 800fe30:	ec47 6b10 	vmov	d0, r6, r7
 800fe34:	f000 f856 	bl	800fee4 <finite>
 800fe38:	b9e0      	cbnz	r0, 800fe74 <pow+0xac>
 800fe3a:	eeb0 0a48 	vmov.f32	s0, s16
 800fe3e:	eef0 0a68 	vmov.f32	s1, s17
 800fe42:	f000 f84f 	bl	800fee4 <finite>
 800fe46:	b1a8      	cbz	r0, 800fe74 <pow+0xac>
 800fe48:	ec45 4b10 	vmov	d0, r4, r5
 800fe4c:	f000 f84a 	bl	800fee4 <finite>
 800fe50:	b180      	cbz	r0, 800fe74 <pow+0xac>
 800fe52:	4632      	mov	r2, r6
 800fe54:	463b      	mov	r3, r7
 800fe56:	4630      	mov	r0, r6
 800fe58:	4639      	mov	r1, r7
 800fe5a:	f7f0 fe7f 	bl	8000b5c <__aeabi_dcmpun>
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	d0e2      	beq.n	800fe28 <pow+0x60>
 800fe62:	f7fd ffcb 	bl	800ddfc <__errno>
 800fe66:	2321      	movs	r3, #33	@ 0x21
 800fe68:	6003      	str	r3, [r0, #0]
 800fe6a:	ecbd 8b02 	vpop	{d8}
 800fe6e:	ec47 6b10 	vmov	d0, r6, r7
 800fe72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe74:	2200      	movs	r2, #0
 800fe76:	2300      	movs	r3, #0
 800fe78:	4630      	mov	r0, r6
 800fe7a:	4639      	mov	r1, r7
 800fe7c:	f7f0 fe3c 	bl	8000af8 <__aeabi_dcmpeq>
 800fe80:	2800      	cmp	r0, #0
 800fe82:	d0f2      	beq.n	800fe6a <pow+0xa2>
 800fe84:	eeb0 0a48 	vmov.f32	s0, s16
 800fe88:	eef0 0a68 	vmov.f32	s1, s17
 800fe8c:	f000 f82a 	bl	800fee4 <finite>
 800fe90:	2800      	cmp	r0, #0
 800fe92:	d0ea      	beq.n	800fe6a <pow+0xa2>
 800fe94:	ec45 4b10 	vmov	d0, r4, r5
 800fe98:	f000 f824 	bl	800fee4 <finite>
 800fe9c:	e7c3      	b.n	800fe26 <pow+0x5e>
 800fe9e:	4f01      	ldr	r7, [pc, #4]	@ (800fea4 <pow+0xdc>)
 800fea0:	2600      	movs	r6, #0
 800fea2:	e7e2      	b.n	800fe6a <pow+0xa2>
 800fea4:	3ff00000 	.word	0x3ff00000

0800fea8 <sqrtf>:
 800fea8:	b508      	push	{r3, lr}
 800feaa:	ed2d 8b02 	vpush	{d8}
 800feae:	eeb0 8a40 	vmov.f32	s16, s0
 800feb2:	f000 f822 	bl	800fefa <__ieee754_sqrtf>
 800feb6:	eeb4 8a48 	vcmp.f32	s16, s16
 800feba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800febe:	d60c      	bvs.n	800feda <sqrtf+0x32>
 800fec0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800fee0 <sqrtf+0x38>
 800fec4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800fec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fecc:	d505      	bpl.n	800feda <sqrtf+0x32>
 800fece:	f7fd ff95 	bl	800ddfc <__errno>
 800fed2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800fed6:	2321      	movs	r3, #33	@ 0x21
 800fed8:	6003      	str	r3, [r0, #0]
 800feda:	ecbd 8b02 	vpop	{d8}
 800fede:	bd08      	pop	{r3, pc}
 800fee0:	00000000 	.word	0x00000000

0800fee4 <finite>:
 800fee4:	b082      	sub	sp, #8
 800fee6:	ed8d 0b00 	vstr	d0, [sp]
 800feea:	9801      	ldr	r0, [sp, #4]
 800feec:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800fef0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800fef4:	0fc0      	lsrs	r0, r0, #31
 800fef6:	b002      	add	sp, #8
 800fef8:	4770      	bx	lr

0800fefa <__ieee754_sqrtf>:
 800fefa:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800fefe:	4770      	bx	lr

0800ff00 <__ieee754_pow>:
 800ff00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff04:	b091      	sub	sp, #68	@ 0x44
 800ff06:	ed8d 1b00 	vstr	d1, [sp]
 800ff0a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800ff0e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800ff12:	ea5a 0001 	orrs.w	r0, sl, r1
 800ff16:	ec57 6b10 	vmov	r6, r7, d0
 800ff1a:	d113      	bne.n	800ff44 <__ieee754_pow+0x44>
 800ff1c:	19b3      	adds	r3, r6, r6
 800ff1e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800ff22:	4152      	adcs	r2, r2
 800ff24:	4298      	cmp	r0, r3
 800ff26:	4b9a      	ldr	r3, [pc, #616]	@ (8010190 <__ieee754_pow+0x290>)
 800ff28:	4193      	sbcs	r3, r2
 800ff2a:	f080 84ee 	bcs.w	801090a <__ieee754_pow+0xa0a>
 800ff2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff32:	4630      	mov	r0, r6
 800ff34:	4639      	mov	r1, r7
 800ff36:	f7f0 f9c1 	bl	80002bc <__adddf3>
 800ff3a:	ec41 0b10 	vmov	d0, r0, r1
 800ff3e:	b011      	add	sp, #68	@ 0x44
 800ff40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff44:	4a93      	ldr	r2, [pc, #588]	@ (8010194 <__ieee754_pow+0x294>)
 800ff46:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800ff4a:	4295      	cmp	r5, r2
 800ff4c:	46b8      	mov	r8, r7
 800ff4e:	4633      	mov	r3, r6
 800ff50:	d80a      	bhi.n	800ff68 <__ieee754_pow+0x68>
 800ff52:	d104      	bne.n	800ff5e <__ieee754_pow+0x5e>
 800ff54:	2e00      	cmp	r6, #0
 800ff56:	d1ea      	bne.n	800ff2e <__ieee754_pow+0x2e>
 800ff58:	45aa      	cmp	sl, r5
 800ff5a:	d8e8      	bhi.n	800ff2e <__ieee754_pow+0x2e>
 800ff5c:	e001      	b.n	800ff62 <__ieee754_pow+0x62>
 800ff5e:	4592      	cmp	sl, r2
 800ff60:	d802      	bhi.n	800ff68 <__ieee754_pow+0x68>
 800ff62:	4592      	cmp	sl, r2
 800ff64:	d10f      	bne.n	800ff86 <__ieee754_pow+0x86>
 800ff66:	b171      	cbz	r1, 800ff86 <__ieee754_pow+0x86>
 800ff68:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800ff6c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800ff70:	ea58 0803 	orrs.w	r8, r8, r3
 800ff74:	d1db      	bne.n	800ff2e <__ieee754_pow+0x2e>
 800ff76:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ff7a:	18db      	adds	r3, r3, r3
 800ff7c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800ff80:	4152      	adcs	r2, r2
 800ff82:	4598      	cmp	r8, r3
 800ff84:	e7cf      	b.n	800ff26 <__ieee754_pow+0x26>
 800ff86:	f1b8 0f00 	cmp.w	r8, #0
 800ff8a:	46ab      	mov	fp, r5
 800ff8c:	da43      	bge.n	8010016 <__ieee754_pow+0x116>
 800ff8e:	4a82      	ldr	r2, [pc, #520]	@ (8010198 <__ieee754_pow+0x298>)
 800ff90:	4592      	cmp	sl, r2
 800ff92:	d856      	bhi.n	8010042 <__ieee754_pow+0x142>
 800ff94:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800ff98:	4592      	cmp	sl, r2
 800ff9a:	f240 84c5 	bls.w	8010928 <__ieee754_pow+0xa28>
 800ff9e:	ea4f 522a 	mov.w	r2, sl, asr #20
 800ffa2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800ffa6:	2a14      	cmp	r2, #20
 800ffa8:	dd18      	ble.n	800ffdc <__ieee754_pow+0xdc>
 800ffaa:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800ffae:	fa21 f402 	lsr.w	r4, r1, r2
 800ffb2:	fa04 f202 	lsl.w	r2, r4, r2
 800ffb6:	428a      	cmp	r2, r1
 800ffb8:	f040 84b6 	bne.w	8010928 <__ieee754_pow+0xa28>
 800ffbc:	f004 0401 	and.w	r4, r4, #1
 800ffc0:	f1c4 0402 	rsb	r4, r4, #2
 800ffc4:	2900      	cmp	r1, #0
 800ffc6:	d159      	bne.n	801007c <__ieee754_pow+0x17c>
 800ffc8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800ffcc:	d148      	bne.n	8010060 <__ieee754_pow+0x160>
 800ffce:	4632      	mov	r2, r6
 800ffd0:	463b      	mov	r3, r7
 800ffd2:	4630      	mov	r0, r6
 800ffd4:	4639      	mov	r1, r7
 800ffd6:	f7f0 fb27 	bl	8000628 <__aeabi_dmul>
 800ffda:	e7ae      	b.n	800ff3a <__ieee754_pow+0x3a>
 800ffdc:	2900      	cmp	r1, #0
 800ffde:	d14c      	bne.n	801007a <__ieee754_pow+0x17a>
 800ffe0:	f1c2 0214 	rsb	r2, r2, #20
 800ffe4:	fa4a f402 	asr.w	r4, sl, r2
 800ffe8:	fa04 f202 	lsl.w	r2, r4, r2
 800ffec:	4552      	cmp	r2, sl
 800ffee:	f040 8498 	bne.w	8010922 <__ieee754_pow+0xa22>
 800fff2:	f004 0401 	and.w	r4, r4, #1
 800fff6:	f1c4 0402 	rsb	r4, r4, #2
 800fffa:	4a68      	ldr	r2, [pc, #416]	@ (801019c <__ieee754_pow+0x29c>)
 800fffc:	4592      	cmp	sl, r2
 800fffe:	d1e3      	bne.n	800ffc8 <__ieee754_pow+0xc8>
 8010000:	f1b9 0f00 	cmp.w	r9, #0
 8010004:	f280 8489 	bge.w	801091a <__ieee754_pow+0xa1a>
 8010008:	4964      	ldr	r1, [pc, #400]	@ (801019c <__ieee754_pow+0x29c>)
 801000a:	4632      	mov	r2, r6
 801000c:	463b      	mov	r3, r7
 801000e:	2000      	movs	r0, #0
 8010010:	f7f0 fc34 	bl	800087c <__aeabi_ddiv>
 8010014:	e791      	b.n	800ff3a <__ieee754_pow+0x3a>
 8010016:	2400      	movs	r4, #0
 8010018:	bb81      	cbnz	r1, 801007c <__ieee754_pow+0x17c>
 801001a:	4a5e      	ldr	r2, [pc, #376]	@ (8010194 <__ieee754_pow+0x294>)
 801001c:	4592      	cmp	sl, r2
 801001e:	d1ec      	bne.n	800fffa <__ieee754_pow+0xfa>
 8010020:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8010024:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8010028:	431a      	orrs	r2, r3
 801002a:	f000 846e 	beq.w	801090a <__ieee754_pow+0xa0a>
 801002e:	4b5c      	ldr	r3, [pc, #368]	@ (80101a0 <__ieee754_pow+0x2a0>)
 8010030:	429d      	cmp	r5, r3
 8010032:	d908      	bls.n	8010046 <__ieee754_pow+0x146>
 8010034:	f1b9 0f00 	cmp.w	r9, #0
 8010038:	f280 846b 	bge.w	8010912 <__ieee754_pow+0xa12>
 801003c:	2000      	movs	r0, #0
 801003e:	2100      	movs	r1, #0
 8010040:	e77b      	b.n	800ff3a <__ieee754_pow+0x3a>
 8010042:	2402      	movs	r4, #2
 8010044:	e7e8      	b.n	8010018 <__ieee754_pow+0x118>
 8010046:	f1b9 0f00 	cmp.w	r9, #0
 801004a:	f04f 0000 	mov.w	r0, #0
 801004e:	f04f 0100 	mov.w	r1, #0
 8010052:	f6bf af72 	bge.w	800ff3a <__ieee754_pow+0x3a>
 8010056:	e9dd 0300 	ldrd	r0, r3, [sp]
 801005a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801005e:	e76c      	b.n	800ff3a <__ieee754_pow+0x3a>
 8010060:	4a50      	ldr	r2, [pc, #320]	@ (80101a4 <__ieee754_pow+0x2a4>)
 8010062:	4591      	cmp	r9, r2
 8010064:	d10a      	bne.n	801007c <__ieee754_pow+0x17c>
 8010066:	f1b8 0f00 	cmp.w	r8, #0
 801006a:	db07      	blt.n	801007c <__ieee754_pow+0x17c>
 801006c:	ec47 6b10 	vmov	d0, r6, r7
 8010070:	b011      	add	sp, #68	@ 0x44
 8010072:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010076:	f000 bd4f 	b.w	8010b18 <__ieee754_sqrt>
 801007a:	2400      	movs	r4, #0
 801007c:	ec47 6b10 	vmov	d0, r6, r7
 8010080:	9302      	str	r3, [sp, #8]
 8010082:	f000 fc87 	bl	8010994 <fabs>
 8010086:	9b02      	ldr	r3, [sp, #8]
 8010088:	ec51 0b10 	vmov	r0, r1, d0
 801008c:	bb43      	cbnz	r3, 80100e0 <__ieee754_pow+0x1e0>
 801008e:	4b43      	ldr	r3, [pc, #268]	@ (801019c <__ieee754_pow+0x29c>)
 8010090:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8010094:	429a      	cmp	r2, r3
 8010096:	d000      	beq.n	801009a <__ieee754_pow+0x19a>
 8010098:	bb15      	cbnz	r5, 80100e0 <__ieee754_pow+0x1e0>
 801009a:	f1b9 0f00 	cmp.w	r9, #0
 801009e:	da05      	bge.n	80100ac <__ieee754_pow+0x1ac>
 80100a0:	4602      	mov	r2, r0
 80100a2:	460b      	mov	r3, r1
 80100a4:	2000      	movs	r0, #0
 80100a6:	493d      	ldr	r1, [pc, #244]	@ (801019c <__ieee754_pow+0x29c>)
 80100a8:	f7f0 fbe8 	bl	800087c <__aeabi_ddiv>
 80100ac:	f1b8 0f00 	cmp.w	r8, #0
 80100b0:	f6bf af43 	bge.w	800ff3a <__ieee754_pow+0x3a>
 80100b4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80100b8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80100bc:	4325      	orrs	r5, r4
 80100be:	d108      	bne.n	80100d2 <__ieee754_pow+0x1d2>
 80100c0:	4602      	mov	r2, r0
 80100c2:	460b      	mov	r3, r1
 80100c4:	4610      	mov	r0, r2
 80100c6:	4619      	mov	r1, r3
 80100c8:	f7f0 f8f6 	bl	80002b8 <__aeabi_dsub>
 80100cc:	4602      	mov	r2, r0
 80100ce:	460b      	mov	r3, r1
 80100d0:	e79e      	b.n	8010010 <__ieee754_pow+0x110>
 80100d2:	2c01      	cmp	r4, #1
 80100d4:	f47f af31 	bne.w	800ff3a <__ieee754_pow+0x3a>
 80100d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80100dc:	4619      	mov	r1, r3
 80100de:	e72c      	b.n	800ff3a <__ieee754_pow+0x3a>
 80100e0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 80100e4:	3b01      	subs	r3, #1
 80100e6:	ea53 0204 	orrs.w	r2, r3, r4
 80100ea:	d102      	bne.n	80100f2 <__ieee754_pow+0x1f2>
 80100ec:	4632      	mov	r2, r6
 80100ee:	463b      	mov	r3, r7
 80100f0:	e7e8      	b.n	80100c4 <__ieee754_pow+0x1c4>
 80100f2:	3c01      	subs	r4, #1
 80100f4:	431c      	orrs	r4, r3
 80100f6:	d016      	beq.n	8010126 <__ieee754_pow+0x226>
 80100f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010180 <__ieee754_pow+0x280>
 80100fc:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8010100:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010104:	f240 8110 	bls.w	8010328 <__ieee754_pow+0x428>
 8010108:	4b27      	ldr	r3, [pc, #156]	@ (80101a8 <__ieee754_pow+0x2a8>)
 801010a:	459a      	cmp	sl, r3
 801010c:	4b24      	ldr	r3, [pc, #144]	@ (80101a0 <__ieee754_pow+0x2a0>)
 801010e:	d916      	bls.n	801013e <__ieee754_pow+0x23e>
 8010110:	429d      	cmp	r5, r3
 8010112:	d80b      	bhi.n	801012c <__ieee754_pow+0x22c>
 8010114:	f1b9 0f00 	cmp.w	r9, #0
 8010118:	da0b      	bge.n	8010132 <__ieee754_pow+0x232>
 801011a:	2000      	movs	r0, #0
 801011c:	b011      	add	sp, #68	@ 0x44
 801011e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010122:	f000 bcf1 	b.w	8010b08 <__math_oflow>
 8010126:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8010188 <__ieee754_pow+0x288>
 801012a:	e7e7      	b.n	80100fc <__ieee754_pow+0x1fc>
 801012c:	f1b9 0f00 	cmp.w	r9, #0
 8010130:	dcf3      	bgt.n	801011a <__ieee754_pow+0x21a>
 8010132:	2000      	movs	r0, #0
 8010134:	b011      	add	sp, #68	@ 0x44
 8010136:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801013a:	f000 bcdd 	b.w	8010af8 <__math_uflow>
 801013e:	429d      	cmp	r5, r3
 8010140:	d20c      	bcs.n	801015c <__ieee754_pow+0x25c>
 8010142:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010146:	2200      	movs	r2, #0
 8010148:	2300      	movs	r3, #0
 801014a:	f7f0 fcdf 	bl	8000b0c <__aeabi_dcmplt>
 801014e:	3800      	subs	r0, #0
 8010150:	bf18      	it	ne
 8010152:	2001      	movne	r0, #1
 8010154:	f1b9 0f00 	cmp.w	r9, #0
 8010158:	daec      	bge.n	8010134 <__ieee754_pow+0x234>
 801015a:	e7df      	b.n	801011c <__ieee754_pow+0x21c>
 801015c:	4b0f      	ldr	r3, [pc, #60]	@ (801019c <__ieee754_pow+0x29c>)
 801015e:	429d      	cmp	r5, r3
 8010160:	f04f 0200 	mov.w	r2, #0
 8010164:	d922      	bls.n	80101ac <__ieee754_pow+0x2ac>
 8010166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801016a:	2300      	movs	r3, #0
 801016c:	f7f0 fcce 	bl	8000b0c <__aeabi_dcmplt>
 8010170:	3800      	subs	r0, #0
 8010172:	bf18      	it	ne
 8010174:	2001      	movne	r0, #1
 8010176:	f1b9 0f00 	cmp.w	r9, #0
 801017a:	dccf      	bgt.n	801011c <__ieee754_pow+0x21c>
 801017c:	e7da      	b.n	8010134 <__ieee754_pow+0x234>
 801017e:	bf00      	nop
 8010180:	00000000 	.word	0x00000000
 8010184:	3ff00000 	.word	0x3ff00000
 8010188:	00000000 	.word	0x00000000
 801018c:	bff00000 	.word	0xbff00000
 8010190:	fff00000 	.word	0xfff00000
 8010194:	7ff00000 	.word	0x7ff00000
 8010198:	433fffff 	.word	0x433fffff
 801019c:	3ff00000 	.word	0x3ff00000
 80101a0:	3fefffff 	.word	0x3fefffff
 80101a4:	3fe00000 	.word	0x3fe00000
 80101a8:	43f00000 	.word	0x43f00000
 80101ac:	4b5a      	ldr	r3, [pc, #360]	@ (8010318 <__ieee754_pow+0x418>)
 80101ae:	f7f0 f883 	bl	80002b8 <__aeabi_dsub>
 80101b2:	a351      	add	r3, pc, #324	@ (adr r3, 80102f8 <__ieee754_pow+0x3f8>)
 80101b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101b8:	4604      	mov	r4, r0
 80101ba:	460d      	mov	r5, r1
 80101bc:	f7f0 fa34 	bl	8000628 <__aeabi_dmul>
 80101c0:	a34f      	add	r3, pc, #316	@ (adr r3, 8010300 <__ieee754_pow+0x400>)
 80101c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101c6:	4606      	mov	r6, r0
 80101c8:	460f      	mov	r7, r1
 80101ca:	4620      	mov	r0, r4
 80101cc:	4629      	mov	r1, r5
 80101ce:	f7f0 fa2b 	bl	8000628 <__aeabi_dmul>
 80101d2:	4b52      	ldr	r3, [pc, #328]	@ (801031c <__ieee754_pow+0x41c>)
 80101d4:	4682      	mov	sl, r0
 80101d6:	468b      	mov	fp, r1
 80101d8:	2200      	movs	r2, #0
 80101da:	4620      	mov	r0, r4
 80101dc:	4629      	mov	r1, r5
 80101de:	f7f0 fa23 	bl	8000628 <__aeabi_dmul>
 80101e2:	4602      	mov	r2, r0
 80101e4:	460b      	mov	r3, r1
 80101e6:	a148      	add	r1, pc, #288	@ (adr r1, 8010308 <__ieee754_pow+0x408>)
 80101e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80101ec:	f7f0 f864 	bl	80002b8 <__aeabi_dsub>
 80101f0:	4622      	mov	r2, r4
 80101f2:	462b      	mov	r3, r5
 80101f4:	f7f0 fa18 	bl	8000628 <__aeabi_dmul>
 80101f8:	4602      	mov	r2, r0
 80101fa:	460b      	mov	r3, r1
 80101fc:	2000      	movs	r0, #0
 80101fe:	4948      	ldr	r1, [pc, #288]	@ (8010320 <__ieee754_pow+0x420>)
 8010200:	f7f0 f85a 	bl	80002b8 <__aeabi_dsub>
 8010204:	4622      	mov	r2, r4
 8010206:	4680      	mov	r8, r0
 8010208:	4689      	mov	r9, r1
 801020a:	462b      	mov	r3, r5
 801020c:	4620      	mov	r0, r4
 801020e:	4629      	mov	r1, r5
 8010210:	f7f0 fa0a 	bl	8000628 <__aeabi_dmul>
 8010214:	4602      	mov	r2, r0
 8010216:	460b      	mov	r3, r1
 8010218:	4640      	mov	r0, r8
 801021a:	4649      	mov	r1, r9
 801021c:	f7f0 fa04 	bl	8000628 <__aeabi_dmul>
 8010220:	a33b      	add	r3, pc, #236	@ (adr r3, 8010310 <__ieee754_pow+0x410>)
 8010222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010226:	f7f0 f9ff 	bl	8000628 <__aeabi_dmul>
 801022a:	4602      	mov	r2, r0
 801022c:	460b      	mov	r3, r1
 801022e:	4650      	mov	r0, sl
 8010230:	4659      	mov	r1, fp
 8010232:	f7f0 f841 	bl	80002b8 <__aeabi_dsub>
 8010236:	4602      	mov	r2, r0
 8010238:	460b      	mov	r3, r1
 801023a:	4680      	mov	r8, r0
 801023c:	4689      	mov	r9, r1
 801023e:	4630      	mov	r0, r6
 8010240:	4639      	mov	r1, r7
 8010242:	f7f0 f83b 	bl	80002bc <__adddf3>
 8010246:	2400      	movs	r4, #0
 8010248:	4632      	mov	r2, r6
 801024a:	463b      	mov	r3, r7
 801024c:	4620      	mov	r0, r4
 801024e:	460d      	mov	r5, r1
 8010250:	f7f0 f832 	bl	80002b8 <__aeabi_dsub>
 8010254:	4602      	mov	r2, r0
 8010256:	460b      	mov	r3, r1
 8010258:	4640      	mov	r0, r8
 801025a:	4649      	mov	r1, r9
 801025c:	f7f0 f82c 	bl	80002b8 <__aeabi_dsub>
 8010260:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010264:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010268:	2300      	movs	r3, #0
 801026a:	9304      	str	r3, [sp, #16]
 801026c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8010270:	4606      	mov	r6, r0
 8010272:	460f      	mov	r7, r1
 8010274:	465b      	mov	r3, fp
 8010276:	4652      	mov	r2, sl
 8010278:	e9dd 0100 	ldrd	r0, r1, [sp]
 801027c:	f7f0 f81c 	bl	80002b8 <__aeabi_dsub>
 8010280:	4622      	mov	r2, r4
 8010282:	462b      	mov	r3, r5
 8010284:	f7f0 f9d0 	bl	8000628 <__aeabi_dmul>
 8010288:	e9dd 2300 	ldrd	r2, r3, [sp]
 801028c:	4680      	mov	r8, r0
 801028e:	4689      	mov	r9, r1
 8010290:	4630      	mov	r0, r6
 8010292:	4639      	mov	r1, r7
 8010294:	f7f0 f9c8 	bl	8000628 <__aeabi_dmul>
 8010298:	4602      	mov	r2, r0
 801029a:	460b      	mov	r3, r1
 801029c:	4640      	mov	r0, r8
 801029e:	4649      	mov	r1, r9
 80102a0:	f7f0 f80c 	bl	80002bc <__adddf3>
 80102a4:	465b      	mov	r3, fp
 80102a6:	4606      	mov	r6, r0
 80102a8:	460f      	mov	r7, r1
 80102aa:	4652      	mov	r2, sl
 80102ac:	4620      	mov	r0, r4
 80102ae:	4629      	mov	r1, r5
 80102b0:	f7f0 f9ba 	bl	8000628 <__aeabi_dmul>
 80102b4:	460b      	mov	r3, r1
 80102b6:	4602      	mov	r2, r0
 80102b8:	4680      	mov	r8, r0
 80102ba:	4689      	mov	r9, r1
 80102bc:	4630      	mov	r0, r6
 80102be:	4639      	mov	r1, r7
 80102c0:	f7ef fffc 	bl	80002bc <__adddf3>
 80102c4:	4b17      	ldr	r3, [pc, #92]	@ (8010324 <__ieee754_pow+0x424>)
 80102c6:	4299      	cmp	r1, r3
 80102c8:	4604      	mov	r4, r0
 80102ca:	460d      	mov	r5, r1
 80102cc:	468b      	mov	fp, r1
 80102ce:	f340 820b 	ble.w	80106e8 <__ieee754_pow+0x7e8>
 80102d2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80102d6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80102da:	4303      	orrs	r3, r0
 80102dc:	f000 81ea 	beq.w	80106b4 <__ieee754_pow+0x7b4>
 80102e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102e4:	2200      	movs	r2, #0
 80102e6:	2300      	movs	r3, #0
 80102e8:	f7f0 fc10 	bl	8000b0c <__aeabi_dcmplt>
 80102ec:	3800      	subs	r0, #0
 80102ee:	bf18      	it	ne
 80102f0:	2001      	movne	r0, #1
 80102f2:	e713      	b.n	801011c <__ieee754_pow+0x21c>
 80102f4:	f3af 8000 	nop.w
 80102f8:	60000000 	.word	0x60000000
 80102fc:	3ff71547 	.word	0x3ff71547
 8010300:	f85ddf44 	.word	0xf85ddf44
 8010304:	3e54ae0b 	.word	0x3e54ae0b
 8010308:	55555555 	.word	0x55555555
 801030c:	3fd55555 	.word	0x3fd55555
 8010310:	652b82fe 	.word	0x652b82fe
 8010314:	3ff71547 	.word	0x3ff71547
 8010318:	3ff00000 	.word	0x3ff00000
 801031c:	3fd00000 	.word	0x3fd00000
 8010320:	3fe00000 	.word	0x3fe00000
 8010324:	408fffff 	.word	0x408fffff
 8010328:	4bd5      	ldr	r3, [pc, #852]	@ (8010680 <__ieee754_pow+0x780>)
 801032a:	ea08 0303 	and.w	r3, r8, r3
 801032e:	2200      	movs	r2, #0
 8010330:	b92b      	cbnz	r3, 801033e <__ieee754_pow+0x43e>
 8010332:	4bd4      	ldr	r3, [pc, #848]	@ (8010684 <__ieee754_pow+0x784>)
 8010334:	f7f0 f978 	bl	8000628 <__aeabi_dmul>
 8010338:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801033c:	468b      	mov	fp, r1
 801033e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8010342:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8010346:	4413      	add	r3, r2
 8010348:	930a      	str	r3, [sp, #40]	@ 0x28
 801034a:	4bcf      	ldr	r3, [pc, #828]	@ (8010688 <__ieee754_pow+0x788>)
 801034c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8010350:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8010354:	459b      	cmp	fp, r3
 8010356:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801035a:	dd08      	ble.n	801036e <__ieee754_pow+0x46e>
 801035c:	4bcb      	ldr	r3, [pc, #812]	@ (801068c <__ieee754_pow+0x78c>)
 801035e:	459b      	cmp	fp, r3
 8010360:	f340 81a5 	ble.w	80106ae <__ieee754_pow+0x7ae>
 8010364:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010366:	3301      	adds	r3, #1
 8010368:	930a      	str	r3, [sp, #40]	@ 0x28
 801036a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 801036e:	f04f 0a00 	mov.w	sl, #0
 8010372:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8010376:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010378:	4bc5      	ldr	r3, [pc, #788]	@ (8010690 <__ieee754_pow+0x790>)
 801037a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801037e:	ed93 7b00 	vldr	d7, [r3]
 8010382:	4629      	mov	r1, r5
 8010384:	ec53 2b17 	vmov	r2, r3, d7
 8010388:	ed8d 7b06 	vstr	d7, [sp, #24]
 801038c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010390:	f7ef ff92 	bl	80002b8 <__aeabi_dsub>
 8010394:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010398:	4606      	mov	r6, r0
 801039a:	460f      	mov	r7, r1
 801039c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103a0:	f7ef ff8c 	bl	80002bc <__adddf3>
 80103a4:	4602      	mov	r2, r0
 80103a6:	460b      	mov	r3, r1
 80103a8:	2000      	movs	r0, #0
 80103aa:	49ba      	ldr	r1, [pc, #744]	@ (8010694 <__ieee754_pow+0x794>)
 80103ac:	f7f0 fa66 	bl	800087c <__aeabi_ddiv>
 80103b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80103b4:	4602      	mov	r2, r0
 80103b6:	460b      	mov	r3, r1
 80103b8:	4630      	mov	r0, r6
 80103ba:	4639      	mov	r1, r7
 80103bc:	f7f0 f934 	bl	8000628 <__aeabi_dmul>
 80103c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80103c4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80103c8:	106d      	asrs	r5, r5, #1
 80103ca:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80103ce:	f04f 0b00 	mov.w	fp, #0
 80103d2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80103d6:	4661      	mov	r1, ip
 80103d8:	2200      	movs	r2, #0
 80103da:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80103de:	4658      	mov	r0, fp
 80103e0:	46e1      	mov	r9, ip
 80103e2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80103e6:	4614      	mov	r4, r2
 80103e8:	461d      	mov	r5, r3
 80103ea:	f7f0 f91d 	bl	8000628 <__aeabi_dmul>
 80103ee:	4602      	mov	r2, r0
 80103f0:	460b      	mov	r3, r1
 80103f2:	4630      	mov	r0, r6
 80103f4:	4639      	mov	r1, r7
 80103f6:	f7ef ff5f 	bl	80002b8 <__aeabi_dsub>
 80103fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103fe:	4606      	mov	r6, r0
 8010400:	460f      	mov	r7, r1
 8010402:	4620      	mov	r0, r4
 8010404:	4629      	mov	r1, r5
 8010406:	f7ef ff57 	bl	80002b8 <__aeabi_dsub>
 801040a:	4602      	mov	r2, r0
 801040c:	460b      	mov	r3, r1
 801040e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010412:	f7ef ff51 	bl	80002b8 <__aeabi_dsub>
 8010416:	465a      	mov	r2, fp
 8010418:	464b      	mov	r3, r9
 801041a:	f7f0 f905 	bl	8000628 <__aeabi_dmul>
 801041e:	4602      	mov	r2, r0
 8010420:	460b      	mov	r3, r1
 8010422:	4630      	mov	r0, r6
 8010424:	4639      	mov	r1, r7
 8010426:	f7ef ff47 	bl	80002b8 <__aeabi_dsub>
 801042a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801042e:	f7f0 f8fb 	bl	8000628 <__aeabi_dmul>
 8010432:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010436:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801043a:	4610      	mov	r0, r2
 801043c:	4619      	mov	r1, r3
 801043e:	f7f0 f8f3 	bl	8000628 <__aeabi_dmul>
 8010442:	a37d      	add	r3, pc, #500	@ (adr r3, 8010638 <__ieee754_pow+0x738>)
 8010444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010448:	4604      	mov	r4, r0
 801044a:	460d      	mov	r5, r1
 801044c:	f7f0 f8ec 	bl	8000628 <__aeabi_dmul>
 8010450:	a37b      	add	r3, pc, #492	@ (adr r3, 8010640 <__ieee754_pow+0x740>)
 8010452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010456:	f7ef ff31 	bl	80002bc <__adddf3>
 801045a:	4622      	mov	r2, r4
 801045c:	462b      	mov	r3, r5
 801045e:	f7f0 f8e3 	bl	8000628 <__aeabi_dmul>
 8010462:	a379      	add	r3, pc, #484	@ (adr r3, 8010648 <__ieee754_pow+0x748>)
 8010464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010468:	f7ef ff28 	bl	80002bc <__adddf3>
 801046c:	4622      	mov	r2, r4
 801046e:	462b      	mov	r3, r5
 8010470:	f7f0 f8da 	bl	8000628 <__aeabi_dmul>
 8010474:	a376      	add	r3, pc, #472	@ (adr r3, 8010650 <__ieee754_pow+0x750>)
 8010476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801047a:	f7ef ff1f 	bl	80002bc <__adddf3>
 801047e:	4622      	mov	r2, r4
 8010480:	462b      	mov	r3, r5
 8010482:	f7f0 f8d1 	bl	8000628 <__aeabi_dmul>
 8010486:	a374      	add	r3, pc, #464	@ (adr r3, 8010658 <__ieee754_pow+0x758>)
 8010488:	e9d3 2300 	ldrd	r2, r3, [r3]
 801048c:	f7ef ff16 	bl	80002bc <__adddf3>
 8010490:	4622      	mov	r2, r4
 8010492:	462b      	mov	r3, r5
 8010494:	f7f0 f8c8 	bl	8000628 <__aeabi_dmul>
 8010498:	a371      	add	r3, pc, #452	@ (adr r3, 8010660 <__ieee754_pow+0x760>)
 801049a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801049e:	f7ef ff0d 	bl	80002bc <__adddf3>
 80104a2:	4622      	mov	r2, r4
 80104a4:	4606      	mov	r6, r0
 80104a6:	460f      	mov	r7, r1
 80104a8:	462b      	mov	r3, r5
 80104aa:	4620      	mov	r0, r4
 80104ac:	4629      	mov	r1, r5
 80104ae:	f7f0 f8bb 	bl	8000628 <__aeabi_dmul>
 80104b2:	4602      	mov	r2, r0
 80104b4:	460b      	mov	r3, r1
 80104b6:	4630      	mov	r0, r6
 80104b8:	4639      	mov	r1, r7
 80104ba:	f7f0 f8b5 	bl	8000628 <__aeabi_dmul>
 80104be:	465a      	mov	r2, fp
 80104c0:	4604      	mov	r4, r0
 80104c2:	460d      	mov	r5, r1
 80104c4:	464b      	mov	r3, r9
 80104c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80104ca:	f7ef fef7 	bl	80002bc <__adddf3>
 80104ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80104d2:	f7f0 f8a9 	bl	8000628 <__aeabi_dmul>
 80104d6:	4622      	mov	r2, r4
 80104d8:	462b      	mov	r3, r5
 80104da:	f7ef feef 	bl	80002bc <__adddf3>
 80104de:	465a      	mov	r2, fp
 80104e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80104e4:	464b      	mov	r3, r9
 80104e6:	4658      	mov	r0, fp
 80104e8:	4649      	mov	r1, r9
 80104ea:	f7f0 f89d 	bl	8000628 <__aeabi_dmul>
 80104ee:	4b6a      	ldr	r3, [pc, #424]	@ (8010698 <__ieee754_pow+0x798>)
 80104f0:	2200      	movs	r2, #0
 80104f2:	4606      	mov	r6, r0
 80104f4:	460f      	mov	r7, r1
 80104f6:	f7ef fee1 	bl	80002bc <__adddf3>
 80104fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80104fe:	f7ef fedd 	bl	80002bc <__adddf3>
 8010502:	46d8      	mov	r8, fp
 8010504:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8010508:	460d      	mov	r5, r1
 801050a:	465a      	mov	r2, fp
 801050c:	460b      	mov	r3, r1
 801050e:	4640      	mov	r0, r8
 8010510:	4649      	mov	r1, r9
 8010512:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8010516:	f7f0 f887 	bl	8000628 <__aeabi_dmul>
 801051a:	465c      	mov	r4, fp
 801051c:	4680      	mov	r8, r0
 801051e:	4689      	mov	r9, r1
 8010520:	4b5d      	ldr	r3, [pc, #372]	@ (8010698 <__ieee754_pow+0x798>)
 8010522:	2200      	movs	r2, #0
 8010524:	4620      	mov	r0, r4
 8010526:	4629      	mov	r1, r5
 8010528:	f7ef fec6 	bl	80002b8 <__aeabi_dsub>
 801052c:	4632      	mov	r2, r6
 801052e:	463b      	mov	r3, r7
 8010530:	f7ef fec2 	bl	80002b8 <__aeabi_dsub>
 8010534:	4602      	mov	r2, r0
 8010536:	460b      	mov	r3, r1
 8010538:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801053c:	f7ef febc 	bl	80002b8 <__aeabi_dsub>
 8010540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010544:	f7f0 f870 	bl	8000628 <__aeabi_dmul>
 8010548:	4622      	mov	r2, r4
 801054a:	4606      	mov	r6, r0
 801054c:	460f      	mov	r7, r1
 801054e:	462b      	mov	r3, r5
 8010550:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010554:	f7f0 f868 	bl	8000628 <__aeabi_dmul>
 8010558:	4602      	mov	r2, r0
 801055a:	460b      	mov	r3, r1
 801055c:	4630      	mov	r0, r6
 801055e:	4639      	mov	r1, r7
 8010560:	f7ef feac 	bl	80002bc <__adddf3>
 8010564:	4606      	mov	r6, r0
 8010566:	460f      	mov	r7, r1
 8010568:	4602      	mov	r2, r0
 801056a:	460b      	mov	r3, r1
 801056c:	4640      	mov	r0, r8
 801056e:	4649      	mov	r1, r9
 8010570:	f7ef fea4 	bl	80002bc <__adddf3>
 8010574:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8010578:	a33b      	add	r3, pc, #236	@ (adr r3, 8010668 <__ieee754_pow+0x768>)
 801057a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801057e:	4658      	mov	r0, fp
 8010580:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8010584:	460d      	mov	r5, r1
 8010586:	f7f0 f84f 	bl	8000628 <__aeabi_dmul>
 801058a:	465c      	mov	r4, fp
 801058c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010590:	4642      	mov	r2, r8
 8010592:	464b      	mov	r3, r9
 8010594:	4620      	mov	r0, r4
 8010596:	4629      	mov	r1, r5
 8010598:	f7ef fe8e 	bl	80002b8 <__aeabi_dsub>
 801059c:	4602      	mov	r2, r0
 801059e:	460b      	mov	r3, r1
 80105a0:	4630      	mov	r0, r6
 80105a2:	4639      	mov	r1, r7
 80105a4:	f7ef fe88 	bl	80002b8 <__aeabi_dsub>
 80105a8:	a331      	add	r3, pc, #196	@ (adr r3, 8010670 <__ieee754_pow+0x770>)
 80105aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ae:	f7f0 f83b 	bl	8000628 <__aeabi_dmul>
 80105b2:	a331      	add	r3, pc, #196	@ (adr r3, 8010678 <__ieee754_pow+0x778>)
 80105b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b8:	4606      	mov	r6, r0
 80105ba:	460f      	mov	r7, r1
 80105bc:	4620      	mov	r0, r4
 80105be:	4629      	mov	r1, r5
 80105c0:	f7f0 f832 	bl	8000628 <__aeabi_dmul>
 80105c4:	4602      	mov	r2, r0
 80105c6:	460b      	mov	r3, r1
 80105c8:	4630      	mov	r0, r6
 80105ca:	4639      	mov	r1, r7
 80105cc:	f7ef fe76 	bl	80002bc <__adddf3>
 80105d0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80105d2:	4b32      	ldr	r3, [pc, #200]	@ (801069c <__ieee754_pow+0x79c>)
 80105d4:	4413      	add	r3, r2
 80105d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105da:	f7ef fe6f 	bl	80002bc <__adddf3>
 80105de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80105e2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80105e4:	f7ef ffb6 	bl	8000554 <__aeabi_i2d>
 80105e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80105ea:	4b2d      	ldr	r3, [pc, #180]	@ (80106a0 <__ieee754_pow+0x7a0>)
 80105ec:	4413      	add	r3, r2
 80105ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80105f2:	4606      	mov	r6, r0
 80105f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80105f8:	460f      	mov	r7, r1
 80105fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80105fe:	f7ef fe5d 	bl	80002bc <__adddf3>
 8010602:	4642      	mov	r2, r8
 8010604:	464b      	mov	r3, r9
 8010606:	f7ef fe59 	bl	80002bc <__adddf3>
 801060a:	4632      	mov	r2, r6
 801060c:	463b      	mov	r3, r7
 801060e:	f7ef fe55 	bl	80002bc <__adddf3>
 8010612:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8010616:	4632      	mov	r2, r6
 8010618:	463b      	mov	r3, r7
 801061a:	4658      	mov	r0, fp
 801061c:	460d      	mov	r5, r1
 801061e:	f7ef fe4b 	bl	80002b8 <__aeabi_dsub>
 8010622:	4642      	mov	r2, r8
 8010624:	464b      	mov	r3, r9
 8010626:	f7ef fe47 	bl	80002b8 <__aeabi_dsub>
 801062a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801062e:	f7ef fe43 	bl	80002b8 <__aeabi_dsub>
 8010632:	465c      	mov	r4, fp
 8010634:	e036      	b.n	80106a4 <__ieee754_pow+0x7a4>
 8010636:	bf00      	nop
 8010638:	4a454eef 	.word	0x4a454eef
 801063c:	3fca7e28 	.word	0x3fca7e28
 8010640:	93c9db65 	.word	0x93c9db65
 8010644:	3fcd864a 	.word	0x3fcd864a
 8010648:	a91d4101 	.word	0xa91d4101
 801064c:	3fd17460 	.word	0x3fd17460
 8010650:	518f264d 	.word	0x518f264d
 8010654:	3fd55555 	.word	0x3fd55555
 8010658:	db6fabff 	.word	0xdb6fabff
 801065c:	3fdb6db6 	.word	0x3fdb6db6
 8010660:	33333303 	.word	0x33333303
 8010664:	3fe33333 	.word	0x3fe33333
 8010668:	e0000000 	.word	0xe0000000
 801066c:	3feec709 	.word	0x3feec709
 8010670:	dc3a03fd 	.word	0xdc3a03fd
 8010674:	3feec709 	.word	0x3feec709
 8010678:	145b01f5 	.word	0x145b01f5
 801067c:	be3e2fe0 	.word	0xbe3e2fe0
 8010680:	7ff00000 	.word	0x7ff00000
 8010684:	43400000 	.word	0x43400000
 8010688:	0003988e 	.word	0x0003988e
 801068c:	000bb679 	.word	0x000bb679
 8010690:	0803cad0 	.word	0x0803cad0
 8010694:	3ff00000 	.word	0x3ff00000
 8010698:	40080000 	.word	0x40080000
 801069c:	0803cab0 	.word	0x0803cab0
 80106a0:	0803cac0 	.word	0x0803cac0
 80106a4:	4602      	mov	r2, r0
 80106a6:	460b      	mov	r3, r1
 80106a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80106ac:	e5d6      	b.n	801025c <__ieee754_pow+0x35c>
 80106ae:	f04f 0a01 	mov.w	sl, #1
 80106b2:	e65e      	b.n	8010372 <__ieee754_pow+0x472>
 80106b4:	a3b5      	add	r3, pc, #724	@ (adr r3, 801098c <__ieee754_pow+0xa8c>)
 80106b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ba:	4630      	mov	r0, r6
 80106bc:	4639      	mov	r1, r7
 80106be:	f7ef fdfd 	bl	80002bc <__adddf3>
 80106c2:	4642      	mov	r2, r8
 80106c4:	e9cd 0100 	strd	r0, r1, [sp]
 80106c8:	464b      	mov	r3, r9
 80106ca:	4620      	mov	r0, r4
 80106cc:	4629      	mov	r1, r5
 80106ce:	f7ef fdf3 	bl	80002b8 <__aeabi_dsub>
 80106d2:	4602      	mov	r2, r0
 80106d4:	460b      	mov	r3, r1
 80106d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80106da:	f7f0 fa35 	bl	8000b48 <__aeabi_dcmpgt>
 80106de:	2800      	cmp	r0, #0
 80106e0:	f47f adfe 	bne.w	80102e0 <__ieee754_pow+0x3e0>
 80106e4:	4ba2      	ldr	r3, [pc, #648]	@ (8010970 <__ieee754_pow+0xa70>)
 80106e6:	e022      	b.n	801072e <__ieee754_pow+0x82e>
 80106e8:	4ca2      	ldr	r4, [pc, #648]	@ (8010974 <__ieee754_pow+0xa74>)
 80106ea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80106ee:	42a3      	cmp	r3, r4
 80106f0:	d919      	bls.n	8010726 <__ieee754_pow+0x826>
 80106f2:	4ba1      	ldr	r3, [pc, #644]	@ (8010978 <__ieee754_pow+0xa78>)
 80106f4:	440b      	add	r3, r1
 80106f6:	4303      	orrs	r3, r0
 80106f8:	d009      	beq.n	801070e <__ieee754_pow+0x80e>
 80106fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106fe:	2200      	movs	r2, #0
 8010700:	2300      	movs	r3, #0
 8010702:	f7f0 fa03 	bl	8000b0c <__aeabi_dcmplt>
 8010706:	3800      	subs	r0, #0
 8010708:	bf18      	it	ne
 801070a:	2001      	movne	r0, #1
 801070c:	e512      	b.n	8010134 <__ieee754_pow+0x234>
 801070e:	4642      	mov	r2, r8
 8010710:	464b      	mov	r3, r9
 8010712:	f7ef fdd1 	bl	80002b8 <__aeabi_dsub>
 8010716:	4632      	mov	r2, r6
 8010718:	463b      	mov	r3, r7
 801071a:	f7f0 fa0b 	bl	8000b34 <__aeabi_dcmpge>
 801071e:	2800      	cmp	r0, #0
 8010720:	d1eb      	bne.n	80106fa <__ieee754_pow+0x7fa>
 8010722:	4b96      	ldr	r3, [pc, #600]	@ (801097c <__ieee754_pow+0xa7c>)
 8010724:	e003      	b.n	801072e <__ieee754_pow+0x82e>
 8010726:	4a96      	ldr	r2, [pc, #600]	@ (8010980 <__ieee754_pow+0xa80>)
 8010728:	4293      	cmp	r3, r2
 801072a:	f240 80e7 	bls.w	80108fc <__ieee754_pow+0x9fc>
 801072e:	151b      	asrs	r3, r3, #20
 8010730:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8010734:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8010738:	fa4a fa03 	asr.w	sl, sl, r3
 801073c:	44da      	add	sl, fp
 801073e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8010742:	4890      	ldr	r0, [pc, #576]	@ (8010984 <__ieee754_pow+0xa84>)
 8010744:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8010748:	4108      	asrs	r0, r1
 801074a:	ea00 030a 	and.w	r3, r0, sl
 801074e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8010752:	f1c1 0114 	rsb	r1, r1, #20
 8010756:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 801075a:	fa4a fa01 	asr.w	sl, sl, r1
 801075e:	f1bb 0f00 	cmp.w	fp, #0
 8010762:	4640      	mov	r0, r8
 8010764:	4649      	mov	r1, r9
 8010766:	f04f 0200 	mov.w	r2, #0
 801076a:	bfb8      	it	lt
 801076c:	f1ca 0a00 	rsblt	sl, sl, #0
 8010770:	f7ef fda2 	bl	80002b8 <__aeabi_dsub>
 8010774:	4680      	mov	r8, r0
 8010776:	4689      	mov	r9, r1
 8010778:	4632      	mov	r2, r6
 801077a:	463b      	mov	r3, r7
 801077c:	4640      	mov	r0, r8
 801077e:	4649      	mov	r1, r9
 8010780:	f7ef fd9c 	bl	80002bc <__adddf3>
 8010784:	2400      	movs	r4, #0
 8010786:	a36a      	add	r3, pc, #424	@ (adr r3, 8010930 <__ieee754_pow+0xa30>)
 8010788:	e9d3 2300 	ldrd	r2, r3, [r3]
 801078c:	4620      	mov	r0, r4
 801078e:	460d      	mov	r5, r1
 8010790:	f7ef ff4a 	bl	8000628 <__aeabi_dmul>
 8010794:	4642      	mov	r2, r8
 8010796:	e9cd 0100 	strd	r0, r1, [sp]
 801079a:	464b      	mov	r3, r9
 801079c:	4620      	mov	r0, r4
 801079e:	4629      	mov	r1, r5
 80107a0:	f7ef fd8a 	bl	80002b8 <__aeabi_dsub>
 80107a4:	4602      	mov	r2, r0
 80107a6:	460b      	mov	r3, r1
 80107a8:	4630      	mov	r0, r6
 80107aa:	4639      	mov	r1, r7
 80107ac:	f7ef fd84 	bl	80002b8 <__aeabi_dsub>
 80107b0:	a361      	add	r3, pc, #388	@ (adr r3, 8010938 <__ieee754_pow+0xa38>)
 80107b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107b6:	f7ef ff37 	bl	8000628 <__aeabi_dmul>
 80107ba:	a361      	add	r3, pc, #388	@ (adr r3, 8010940 <__ieee754_pow+0xa40>)
 80107bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c0:	4680      	mov	r8, r0
 80107c2:	4689      	mov	r9, r1
 80107c4:	4620      	mov	r0, r4
 80107c6:	4629      	mov	r1, r5
 80107c8:	f7ef ff2e 	bl	8000628 <__aeabi_dmul>
 80107cc:	4602      	mov	r2, r0
 80107ce:	460b      	mov	r3, r1
 80107d0:	4640      	mov	r0, r8
 80107d2:	4649      	mov	r1, r9
 80107d4:	f7ef fd72 	bl	80002bc <__adddf3>
 80107d8:	4604      	mov	r4, r0
 80107da:	460d      	mov	r5, r1
 80107dc:	4602      	mov	r2, r0
 80107de:	460b      	mov	r3, r1
 80107e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80107e4:	f7ef fd6a 	bl	80002bc <__adddf3>
 80107e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80107ec:	4680      	mov	r8, r0
 80107ee:	4689      	mov	r9, r1
 80107f0:	f7ef fd62 	bl	80002b8 <__aeabi_dsub>
 80107f4:	4602      	mov	r2, r0
 80107f6:	460b      	mov	r3, r1
 80107f8:	4620      	mov	r0, r4
 80107fa:	4629      	mov	r1, r5
 80107fc:	f7ef fd5c 	bl	80002b8 <__aeabi_dsub>
 8010800:	4642      	mov	r2, r8
 8010802:	4606      	mov	r6, r0
 8010804:	460f      	mov	r7, r1
 8010806:	464b      	mov	r3, r9
 8010808:	4640      	mov	r0, r8
 801080a:	4649      	mov	r1, r9
 801080c:	f7ef ff0c 	bl	8000628 <__aeabi_dmul>
 8010810:	a34d      	add	r3, pc, #308	@ (adr r3, 8010948 <__ieee754_pow+0xa48>)
 8010812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010816:	4604      	mov	r4, r0
 8010818:	460d      	mov	r5, r1
 801081a:	f7ef ff05 	bl	8000628 <__aeabi_dmul>
 801081e:	a34c      	add	r3, pc, #304	@ (adr r3, 8010950 <__ieee754_pow+0xa50>)
 8010820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010824:	f7ef fd48 	bl	80002b8 <__aeabi_dsub>
 8010828:	4622      	mov	r2, r4
 801082a:	462b      	mov	r3, r5
 801082c:	f7ef fefc 	bl	8000628 <__aeabi_dmul>
 8010830:	a349      	add	r3, pc, #292	@ (adr r3, 8010958 <__ieee754_pow+0xa58>)
 8010832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010836:	f7ef fd41 	bl	80002bc <__adddf3>
 801083a:	4622      	mov	r2, r4
 801083c:	462b      	mov	r3, r5
 801083e:	f7ef fef3 	bl	8000628 <__aeabi_dmul>
 8010842:	a347      	add	r3, pc, #284	@ (adr r3, 8010960 <__ieee754_pow+0xa60>)
 8010844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010848:	f7ef fd36 	bl	80002b8 <__aeabi_dsub>
 801084c:	4622      	mov	r2, r4
 801084e:	462b      	mov	r3, r5
 8010850:	f7ef feea 	bl	8000628 <__aeabi_dmul>
 8010854:	a344      	add	r3, pc, #272	@ (adr r3, 8010968 <__ieee754_pow+0xa68>)
 8010856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801085a:	f7ef fd2f 	bl	80002bc <__adddf3>
 801085e:	4622      	mov	r2, r4
 8010860:	462b      	mov	r3, r5
 8010862:	f7ef fee1 	bl	8000628 <__aeabi_dmul>
 8010866:	4602      	mov	r2, r0
 8010868:	460b      	mov	r3, r1
 801086a:	4640      	mov	r0, r8
 801086c:	4649      	mov	r1, r9
 801086e:	f7ef fd23 	bl	80002b8 <__aeabi_dsub>
 8010872:	4604      	mov	r4, r0
 8010874:	460d      	mov	r5, r1
 8010876:	4602      	mov	r2, r0
 8010878:	460b      	mov	r3, r1
 801087a:	4640      	mov	r0, r8
 801087c:	4649      	mov	r1, r9
 801087e:	f7ef fed3 	bl	8000628 <__aeabi_dmul>
 8010882:	2200      	movs	r2, #0
 8010884:	e9cd 0100 	strd	r0, r1, [sp]
 8010888:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801088c:	4620      	mov	r0, r4
 801088e:	4629      	mov	r1, r5
 8010890:	f7ef fd12 	bl	80002b8 <__aeabi_dsub>
 8010894:	4602      	mov	r2, r0
 8010896:	460b      	mov	r3, r1
 8010898:	e9dd 0100 	ldrd	r0, r1, [sp]
 801089c:	f7ef ffee 	bl	800087c <__aeabi_ddiv>
 80108a0:	4632      	mov	r2, r6
 80108a2:	4604      	mov	r4, r0
 80108a4:	460d      	mov	r5, r1
 80108a6:	463b      	mov	r3, r7
 80108a8:	4640      	mov	r0, r8
 80108aa:	4649      	mov	r1, r9
 80108ac:	f7ef febc 	bl	8000628 <__aeabi_dmul>
 80108b0:	4632      	mov	r2, r6
 80108b2:	463b      	mov	r3, r7
 80108b4:	f7ef fd02 	bl	80002bc <__adddf3>
 80108b8:	4602      	mov	r2, r0
 80108ba:	460b      	mov	r3, r1
 80108bc:	4620      	mov	r0, r4
 80108be:	4629      	mov	r1, r5
 80108c0:	f7ef fcfa 	bl	80002b8 <__aeabi_dsub>
 80108c4:	4642      	mov	r2, r8
 80108c6:	464b      	mov	r3, r9
 80108c8:	f7ef fcf6 	bl	80002b8 <__aeabi_dsub>
 80108cc:	460b      	mov	r3, r1
 80108ce:	4602      	mov	r2, r0
 80108d0:	492d      	ldr	r1, [pc, #180]	@ (8010988 <__ieee754_pow+0xa88>)
 80108d2:	2000      	movs	r0, #0
 80108d4:	f7ef fcf0 	bl	80002b8 <__aeabi_dsub>
 80108d8:	ec41 0b10 	vmov	d0, r0, r1
 80108dc:	ee10 3a90 	vmov	r3, s1
 80108e0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80108e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80108e8:	da0b      	bge.n	8010902 <__ieee754_pow+0xa02>
 80108ea:	4650      	mov	r0, sl
 80108ec:	f000 f85c 	bl	80109a8 <scalbn>
 80108f0:	ec51 0b10 	vmov	r0, r1, d0
 80108f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80108f8:	f7ff bb6d 	b.w	800ffd6 <__ieee754_pow+0xd6>
 80108fc:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010900:	e73a      	b.n	8010778 <__ieee754_pow+0x878>
 8010902:	ec51 0b10 	vmov	r0, r1, d0
 8010906:	4619      	mov	r1, r3
 8010908:	e7f4      	b.n	80108f4 <__ieee754_pow+0x9f4>
 801090a:	491f      	ldr	r1, [pc, #124]	@ (8010988 <__ieee754_pow+0xa88>)
 801090c:	2000      	movs	r0, #0
 801090e:	f7ff bb14 	b.w	800ff3a <__ieee754_pow+0x3a>
 8010912:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010916:	f7ff bb10 	b.w	800ff3a <__ieee754_pow+0x3a>
 801091a:	4630      	mov	r0, r6
 801091c:	4639      	mov	r1, r7
 801091e:	f7ff bb0c 	b.w	800ff3a <__ieee754_pow+0x3a>
 8010922:	460c      	mov	r4, r1
 8010924:	f7ff bb69 	b.w	800fffa <__ieee754_pow+0xfa>
 8010928:	2400      	movs	r4, #0
 801092a:	f7ff bb4b 	b.w	800ffc4 <__ieee754_pow+0xc4>
 801092e:	bf00      	nop
 8010930:	00000000 	.word	0x00000000
 8010934:	3fe62e43 	.word	0x3fe62e43
 8010938:	fefa39ef 	.word	0xfefa39ef
 801093c:	3fe62e42 	.word	0x3fe62e42
 8010940:	0ca86c39 	.word	0x0ca86c39
 8010944:	be205c61 	.word	0xbe205c61
 8010948:	72bea4d0 	.word	0x72bea4d0
 801094c:	3e663769 	.word	0x3e663769
 8010950:	c5d26bf1 	.word	0xc5d26bf1
 8010954:	3ebbbd41 	.word	0x3ebbbd41
 8010958:	af25de2c 	.word	0xaf25de2c
 801095c:	3f11566a 	.word	0x3f11566a
 8010960:	16bebd93 	.word	0x16bebd93
 8010964:	3f66c16c 	.word	0x3f66c16c
 8010968:	5555553e 	.word	0x5555553e
 801096c:	3fc55555 	.word	0x3fc55555
 8010970:	40900000 	.word	0x40900000
 8010974:	4090cbff 	.word	0x4090cbff
 8010978:	3f6f3400 	.word	0x3f6f3400
 801097c:	4090cc00 	.word	0x4090cc00
 8010980:	3fe00000 	.word	0x3fe00000
 8010984:	fff00000 	.word	0xfff00000
 8010988:	3ff00000 	.word	0x3ff00000
 801098c:	652b82fe 	.word	0x652b82fe
 8010990:	3c971547 	.word	0x3c971547

08010994 <fabs>:
 8010994:	ec51 0b10 	vmov	r0, r1, d0
 8010998:	4602      	mov	r2, r0
 801099a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801099e:	ec43 2b10 	vmov	d0, r2, r3
 80109a2:	4770      	bx	lr
 80109a4:	0000      	movs	r0, r0
	...

080109a8 <scalbn>:
 80109a8:	b570      	push	{r4, r5, r6, lr}
 80109aa:	ec55 4b10 	vmov	r4, r5, d0
 80109ae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80109b2:	4606      	mov	r6, r0
 80109b4:	462b      	mov	r3, r5
 80109b6:	b991      	cbnz	r1, 80109de <scalbn+0x36>
 80109b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80109bc:	4323      	orrs	r3, r4
 80109be:	d03b      	beq.n	8010a38 <scalbn+0x90>
 80109c0:	4b33      	ldr	r3, [pc, #204]	@ (8010a90 <scalbn+0xe8>)
 80109c2:	4620      	mov	r0, r4
 80109c4:	4629      	mov	r1, r5
 80109c6:	2200      	movs	r2, #0
 80109c8:	f7ef fe2e 	bl	8000628 <__aeabi_dmul>
 80109cc:	4b31      	ldr	r3, [pc, #196]	@ (8010a94 <scalbn+0xec>)
 80109ce:	429e      	cmp	r6, r3
 80109d0:	4604      	mov	r4, r0
 80109d2:	460d      	mov	r5, r1
 80109d4:	da0f      	bge.n	80109f6 <scalbn+0x4e>
 80109d6:	a326      	add	r3, pc, #152	@ (adr r3, 8010a70 <scalbn+0xc8>)
 80109d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109dc:	e01e      	b.n	8010a1c <scalbn+0x74>
 80109de:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80109e2:	4291      	cmp	r1, r2
 80109e4:	d10b      	bne.n	80109fe <scalbn+0x56>
 80109e6:	4622      	mov	r2, r4
 80109e8:	4620      	mov	r0, r4
 80109ea:	4629      	mov	r1, r5
 80109ec:	f7ef fc66 	bl	80002bc <__adddf3>
 80109f0:	4604      	mov	r4, r0
 80109f2:	460d      	mov	r5, r1
 80109f4:	e020      	b.n	8010a38 <scalbn+0x90>
 80109f6:	460b      	mov	r3, r1
 80109f8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80109fc:	3936      	subs	r1, #54	@ 0x36
 80109fe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8010a02:	4296      	cmp	r6, r2
 8010a04:	dd0d      	ble.n	8010a22 <scalbn+0x7a>
 8010a06:	2d00      	cmp	r5, #0
 8010a08:	a11b      	add	r1, pc, #108	@ (adr r1, 8010a78 <scalbn+0xd0>)
 8010a0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a0e:	da02      	bge.n	8010a16 <scalbn+0x6e>
 8010a10:	a11b      	add	r1, pc, #108	@ (adr r1, 8010a80 <scalbn+0xd8>)
 8010a12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a16:	a318      	add	r3, pc, #96	@ (adr r3, 8010a78 <scalbn+0xd0>)
 8010a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a1c:	f7ef fe04 	bl	8000628 <__aeabi_dmul>
 8010a20:	e7e6      	b.n	80109f0 <scalbn+0x48>
 8010a22:	1872      	adds	r2, r6, r1
 8010a24:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010a28:	428a      	cmp	r2, r1
 8010a2a:	dcec      	bgt.n	8010a06 <scalbn+0x5e>
 8010a2c:	2a00      	cmp	r2, #0
 8010a2e:	dd06      	ble.n	8010a3e <scalbn+0x96>
 8010a30:	f36f 531e 	bfc	r3, #20, #11
 8010a34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010a38:	ec45 4b10 	vmov	d0, r4, r5
 8010a3c:	bd70      	pop	{r4, r5, r6, pc}
 8010a3e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8010a42:	da08      	bge.n	8010a56 <scalbn+0xae>
 8010a44:	2d00      	cmp	r5, #0
 8010a46:	a10a      	add	r1, pc, #40	@ (adr r1, 8010a70 <scalbn+0xc8>)
 8010a48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a4c:	dac3      	bge.n	80109d6 <scalbn+0x2e>
 8010a4e:	a10e      	add	r1, pc, #56	@ (adr r1, 8010a88 <scalbn+0xe0>)
 8010a50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a54:	e7bf      	b.n	80109d6 <scalbn+0x2e>
 8010a56:	3236      	adds	r2, #54	@ 0x36
 8010a58:	f36f 531e 	bfc	r3, #20, #11
 8010a5c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010a60:	4620      	mov	r0, r4
 8010a62:	4b0d      	ldr	r3, [pc, #52]	@ (8010a98 <scalbn+0xf0>)
 8010a64:	4629      	mov	r1, r5
 8010a66:	2200      	movs	r2, #0
 8010a68:	e7d8      	b.n	8010a1c <scalbn+0x74>
 8010a6a:	bf00      	nop
 8010a6c:	f3af 8000 	nop.w
 8010a70:	c2f8f359 	.word	0xc2f8f359
 8010a74:	01a56e1f 	.word	0x01a56e1f
 8010a78:	8800759c 	.word	0x8800759c
 8010a7c:	7e37e43c 	.word	0x7e37e43c
 8010a80:	8800759c 	.word	0x8800759c
 8010a84:	fe37e43c 	.word	0xfe37e43c
 8010a88:	c2f8f359 	.word	0xc2f8f359
 8010a8c:	81a56e1f 	.word	0x81a56e1f
 8010a90:	43500000 	.word	0x43500000
 8010a94:	ffff3cb0 	.word	0xffff3cb0
 8010a98:	3c900000 	.word	0x3c900000

08010a9c <with_errno>:
 8010a9c:	b510      	push	{r4, lr}
 8010a9e:	ed2d 8b02 	vpush	{d8}
 8010aa2:	eeb0 8a40 	vmov.f32	s16, s0
 8010aa6:	eef0 8a60 	vmov.f32	s17, s1
 8010aaa:	4604      	mov	r4, r0
 8010aac:	f7fd f9a6 	bl	800ddfc <__errno>
 8010ab0:	eeb0 0a48 	vmov.f32	s0, s16
 8010ab4:	eef0 0a68 	vmov.f32	s1, s17
 8010ab8:	ecbd 8b02 	vpop	{d8}
 8010abc:	6004      	str	r4, [r0, #0]
 8010abe:	bd10      	pop	{r4, pc}

08010ac0 <xflow>:
 8010ac0:	4603      	mov	r3, r0
 8010ac2:	b507      	push	{r0, r1, r2, lr}
 8010ac4:	ec51 0b10 	vmov	r0, r1, d0
 8010ac8:	b183      	cbz	r3, 8010aec <xflow+0x2c>
 8010aca:	4602      	mov	r2, r0
 8010acc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010ad0:	e9cd 2300 	strd	r2, r3, [sp]
 8010ad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ad8:	f7ef fda6 	bl	8000628 <__aeabi_dmul>
 8010adc:	ec41 0b10 	vmov	d0, r0, r1
 8010ae0:	2022      	movs	r0, #34	@ 0x22
 8010ae2:	b003      	add	sp, #12
 8010ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ae8:	f7ff bfd8 	b.w	8010a9c <with_errno>
 8010aec:	4602      	mov	r2, r0
 8010aee:	460b      	mov	r3, r1
 8010af0:	e7ee      	b.n	8010ad0 <xflow+0x10>
 8010af2:	0000      	movs	r0, r0
 8010af4:	0000      	movs	r0, r0
	...

08010af8 <__math_uflow>:
 8010af8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010b00 <__math_uflow+0x8>
 8010afc:	f7ff bfe0 	b.w	8010ac0 <xflow>
 8010b00:	00000000 	.word	0x00000000
 8010b04:	10000000 	.word	0x10000000

08010b08 <__math_oflow>:
 8010b08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010b10 <__math_oflow+0x8>
 8010b0c:	f7ff bfd8 	b.w	8010ac0 <xflow>
 8010b10:	00000000 	.word	0x00000000
 8010b14:	70000000 	.word	0x70000000

08010b18 <__ieee754_sqrt>:
 8010b18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b1c:	4a66      	ldr	r2, [pc, #408]	@ (8010cb8 <__ieee754_sqrt+0x1a0>)
 8010b1e:	ec55 4b10 	vmov	r4, r5, d0
 8010b22:	43aa      	bics	r2, r5
 8010b24:	462b      	mov	r3, r5
 8010b26:	4621      	mov	r1, r4
 8010b28:	d110      	bne.n	8010b4c <__ieee754_sqrt+0x34>
 8010b2a:	4622      	mov	r2, r4
 8010b2c:	4620      	mov	r0, r4
 8010b2e:	4629      	mov	r1, r5
 8010b30:	f7ef fd7a 	bl	8000628 <__aeabi_dmul>
 8010b34:	4602      	mov	r2, r0
 8010b36:	460b      	mov	r3, r1
 8010b38:	4620      	mov	r0, r4
 8010b3a:	4629      	mov	r1, r5
 8010b3c:	f7ef fbbe 	bl	80002bc <__adddf3>
 8010b40:	4604      	mov	r4, r0
 8010b42:	460d      	mov	r5, r1
 8010b44:	ec45 4b10 	vmov	d0, r4, r5
 8010b48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b4c:	2d00      	cmp	r5, #0
 8010b4e:	dc0e      	bgt.n	8010b6e <__ieee754_sqrt+0x56>
 8010b50:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8010b54:	4322      	orrs	r2, r4
 8010b56:	d0f5      	beq.n	8010b44 <__ieee754_sqrt+0x2c>
 8010b58:	b19d      	cbz	r5, 8010b82 <__ieee754_sqrt+0x6a>
 8010b5a:	4622      	mov	r2, r4
 8010b5c:	4620      	mov	r0, r4
 8010b5e:	4629      	mov	r1, r5
 8010b60:	f7ef fbaa 	bl	80002b8 <__aeabi_dsub>
 8010b64:	4602      	mov	r2, r0
 8010b66:	460b      	mov	r3, r1
 8010b68:	f7ef fe88 	bl	800087c <__aeabi_ddiv>
 8010b6c:	e7e8      	b.n	8010b40 <__ieee754_sqrt+0x28>
 8010b6e:	152a      	asrs	r2, r5, #20
 8010b70:	d115      	bne.n	8010b9e <__ieee754_sqrt+0x86>
 8010b72:	2000      	movs	r0, #0
 8010b74:	e009      	b.n	8010b8a <__ieee754_sqrt+0x72>
 8010b76:	0acb      	lsrs	r3, r1, #11
 8010b78:	3a15      	subs	r2, #21
 8010b7a:	0549      	lsls	r1, r1, #21
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d0fa      	beq.n	8010b76 <__ieee754_sqrt+0x5e>
 8010b80:	e7f7      	b.n	8010b72 <__ieee754_sqrt+0x5a>
 8010b82:	462a      	mov	r2, r5
 8010b84:	e7fa      	b.n	8010b7c <__ieee754_sqrt+0x64>
 8010b86:	005b      	lsls	r3, r3, #1
 8010b88:	3001      	adds	r0, #1
 8010b8a:	02dc      	lsls	r4, r3, #11
 8010b8c:	d5fb      	bpl.n	8010b86 <__ieee754_sqrt+0x6e>
 8010b8e:	1e44      	subs	r4, r0, #1
 8010b90:	1b12      	subs	r2, r2, r4
 8010b92:	f1c0 0420 	rsb	r4, r0, #32
 8010b96:	fa21 f404 	lsr.w	r4, r1, r4
 8010b9a:	4323      	orrs	r3, r4
 8010b9c:	4081      	lsls	r1, r0
 8010b9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010ba2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8010ba6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010baa:	07d2      	lsls	r2, r2, #31
 8010bac:	bf5c      	itt	pl
 8010bae:	005b      	lslpl	r3, r3, #1
 8010bb0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8010bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010bb8:	bf58      	it	pl
 8010bba:	0049      	lslpl	r1, r1, #1
 8010bbc:	2600      	movs	r6, #0
 8010bbe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8010bc2:	107f      	asrs	r7, r7, #1
 8010bc4:	0049      	lsls	r1, r1, #1
 8010bc6:	2016      	movs	r0, #22
 8010bc8:	4632      	mov	r2, r6
 8010bca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8010bce:	1915      	adds	r5, r2, r4
 8010bd0:	429d      	cmp	r5, r3
 8010bd2:	bfde      	ittt	le
 8010bd4:	192a      	addle	r2, r5, r4
 8010bd6:	1b5b      	suble	r3, r3, r5
 8010bd8:	1936      	addle	r6, r6, r4
 8010bda:	0fcd      	lsrs	r5, r1, #31
 8010bdc:	3801      	subs	r0, #1
 8010bde:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8010be2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010be6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8010bea:	d1f0      	bne.n	8010bce <__ieee754_sqrt+0xb6>
 8010bec:	4605      	mov	r5, r0
 8010bee:	2420      	movs	r4, #32
 8010bf0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8010bf4:	4293      	cmp	r3, r2
 8010bf6:	eb0c 0e00 	add.w	lr, ip, r0
 8010bfa:	dc02      	bgt.n	8010c02 <__ieee754_sqrt+0xea>
 8010bfc:	d113      	bne.n	8010c26 <__ieee754_sqrt+0x10e>
 8010bfe:	458e      	cmp	lr, r1
 8010c00:	d811      	bhi.n	8010c26 <__ieee754_sqrt+0x10e>
 8010c02:	f1be 0f00 	cmp.w	lr, #0
 8010c06:	eb0e 000c 	add.w	r0, lr, ip
 8010c0a:	da3f      	bge.n	8010c8c <__ieee754_sqrt+0x174>
 8010c0c:	2800      	cmp	r0, #0
 8010c0e:	db3d      	blt.n	8010c8c <__ieee754_sqrt+0x174>
 8010c10:	f102 0801 	add.w	r8, r2, #1
 8010c14:	1a9b      	subs	r3, r3, r2
 8010c16:	458e      	cmp	lr, r1
 8010c18:	bf88      	it	hi
 8010c1a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8010c1e:	eba1 010e 	sub.w	r1, r1, lr
 8010c22:	4465      	add	r5, ip
 8010c24:	4642      	mov	r2, r8
 8010c26:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8010c2a:	3c01      	subs	r4, #1
 8010c2c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8010c30:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010c34:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8010c38:	d1dc      	bne.n	8010bf4 <__ieee754_sqrt+0xdc>
 8010c3a:	4319      	orrs	r1, r3
 8010c3c:	d01b      	beq.n	8010c76 <__ieee754_sqrt+0x15e>
 8010c3e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8010cbc <__ieee754_sqrt+0x1a4>
 8010c42:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8010cc0 <__ieee754_sqrt+0x1a8>
 8010c46:	e9da 0100 	ldrd	r0, r1, [sl]
 8010c4a:	e9db 2300 	ldrd	r2, r3, [fp]
 8010c4e:	f7ef fb33 	bl	80002b8 <__aeabi_dsub>
 8010c52:	e9da 8900 	ldrd	r8, r9, [sl]
 8010c56:	4602      	mov	r2, r0
 8010c58:	460b      	mov	r3, r1
 8010c5a:	4640      	mov	r0, r8
 8010c5c:	4649      	mov	r1, r9
 8010c5e:	f7ef ff5f 	bl	8000b20 <__aeabi_dcmple>
 8010c62:	b140      	cbz	r0, 8010c76 <__ieee754_sqrt+0x15e>
 8010c64:	f1b5 3fff 	cmp.w	r5, #4294967295
 8010c68:	e9da 0100 	ldrd	r0, r1, [sl]
 8010c6c:	e9db 2300 	ldrd	r2, r3, [fp]
 8010c70:	d10e      	bne.n	8010c90 <__ieee754_sqrt+0x178>
 8010c72:	3601      	adds	r6, #1
 8010c74:	4625      	mov	r5, r4
 8010c76:	1073      	asrs	r3, r6, #1
 8010c78:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8010c7c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8010c80:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8010c84:	086b      	lsrs	r3, r5, #1
 8010c86:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8010c8a:	e759      	b.n	8010b40 <__ieee754_sqrt+0x28>
 8010c8c:	4690      	mov	r8, r2
 8010c8e:	e7c1      	b.n	8010c14 <__ieee754_sqrt+0xfc>
 8010c90:	f7ef fb14 	bl	80002bc <__adddf3>
 8010c94:	e9da 8900 	ldrd	r8, r9, [sl]
 8010c98:	4602      	mov	r2, r0
 8010c9a:	460b      	mov	r3, r1
 8010c9c:	4640      	mov	r0, r8
 8010c9e:	4649      	mov	r1, r9
 8010ca0:	f7ef ff34 	bl	8000b0c <__aeabi_dcmplt>
 8010ca4:	b120      	cbz	r0, 8010cb0 <__ieee754_sqrt+0x198>
 8010ca6:	1cab      	adds	r3, r5, #2
 8010ca8:	bf08      	it	eq
 8010caa:	3601      	addeq	r6, #1
 8010cac:	3502      	adds	r5, #2
 8010cae:	e7e2      	b.n	8010c76 <__ieee754_sqrt+0x15e>
 8010cb0:	1c6b      	adds	r3, r5, #1
 8010cb2:	f023 0501 	bic.w	r5, r3, #1
 8010cb6:	e7de      	b.n	8010c76 <__ieee754_sqrt+0x15e>
 8010cb8:	7ff00000 	.word	0x7ff00000
 8010cbc:	0803cae8 	.word	0x0803cae8
 8010cc0:	0803cae0 	.word	0x0803cae0

08010cc4 <_kill>:
 8010cc4:	4b02      	ldr	r3, [pc, #8]	@ (8010cd0 <_kill+0xc>)
 8010cc6:	2258      	movs	r2, #88	@ 0x58
 8010cc8:	601a      	str	r2, [r3, #0]
 8010cca:	f04f 30ff 	mov.w	r0, #4294967295
 8010cce:	4770      	bx	lr
 8010cd0:	2000334c 	.word	0x2000334c

08010cd4 <_exit>:
 8010cd4:	e7fe      	b.n	8010cd4 <_exit>
	...

08010cd8 <_init>:
 8010cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cda:	bf00      	nop
 8010cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cde:	bc08      	pop	{r3}
 8010ce0:	469e      	mov	lr, r3
 8010ce2:	4770      	bx	lr

08010ce4 <_fini>:
 8010ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ce6:	bf00      	nop
 8010ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cea:	bc08      	pop	{r3}
 8010cec:	469e      	mov	lr, r3
 8010cee:	4770      	bx	lr
