AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-11-26T19:50:56.5280000+00:00","Oh interesting. Do you have the address changing every cycle, on a posedge?","",""
"384390069412429834","polyfractal","2025-11-26T20:00:14.5790000+00:00","yep. I'm using it for both instruction memory and generic SRAM. so most (all?) of the tests are probably incrementing the address each cycle to fetch a new instruction. the few tests that check branching also jump around but don't hold the same address over multiple clocks. and the general sram tests are just random accesses as well","",""
"803213471402688522","_luke_w_","2025-11-26T20:01:10.4840000+00:00","Huhhhh","",""
"384390069412429834","polyfractal","2025-11-26T20:01:23.5070000+00:00","I do have a somewhat mystery clock delay at the beginning of the core bootup, which I attributed to my own jank code. will have to check when I get home but iirc it's two cycles before things start looking correct","",""
"803213471402688522","_luke_w_","2025-11-26T20:01:38.5880000+00:00","and you're using the RAM model in both gate sim and behavioural RTL sim?","",""
"384390069412429834","polyfractal","2025-11-26T20:02:56.7390000+00:00","emmm, maybe? I'm using Spade HDL (transpiles to verilog), so copied/pasted the macro verilog into the spade setup so it can reference for tests. 

Not sure if that's gate sim or behavioural? probably behavioural (cocotb tests)","",""
"803213471402688522","_luke_w_","2025-11-26T20:03:35.5380000+00:00","yeah, behavioural. Ok thanks, that's useful information, I need to look at my sims a bit more üôÇ definitely some weird stuff going on in that model","","üëç (1)"
"384390069412429834","polyfractal","2025-11-26T20:04:12.2640000+00:00","i'm praying it's not toooooo terribly off, otherwise my chip is totally not gonna work üòÖ","",""
"803213471402688522","_luke_w_","2025-11-26T20:04:18.0270000+00:00","gate sim would be a simulation of the synthesised (or post-place etc) netlist instead of your (transpiled) source code","",""
"384390069412429834","polyfractal","2025-11-26T20:04:23.8110000+00:00","aha","",""
"384390069412429834","polyfractal","2025-11-26T20:04:35.8100000+00:00","i should probably figure out how to add some basic tests for that...","",""
"803213471402688522","_luke_w_","2025-11-26T20:05:45.9020000+00:00","There is already some setup for it in the template's cocotb harness, if you look through where this variable is used in `chip_top_tb.py`:
```
gl = os.getenv(""GL"", False)
```","",""
"803213471402688522","_luke_w_","2025-11-26T20:06:11.0900000+00:00","in theory just set that flag. in practice, dragons abound","","üòÅ (1)"
"384390069412429834","polyfractal","2025-11-26T20:07:22.4090000+00:00","ooh interesting. so theoretically the same cocotb tests would run and should match the behavioural testing pre-synth? will try it out when i get home","",""
"803213471402688522","_luke_w_","2025-11-26T20:08:09.2180000+00:00","that is the theory. you can have new issues in gate sim like Xs propagating in places they didn't before, but the netlist should be equivalent to your RTL","",""
"384390069412429834","polyfractal","2025-11-26T20:09:02.2550000+00:00","rad! that would make me a lot more confident, especially if I can get it run before the payment deadline üòÖ","",""
"384390069412429834","polyfractal","2025-11-26T20:09:22.6200000+00:00","cheers for the info!","",""
