{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 01:50:08 2018 " "Info: Processing started: Sat Jan 06 01:50:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "s\[0\] " "Warning: Node \"s\[0\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[0\]_10365 " "Warning: Node \"s\[0\]_10365\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[1\] " "Warning: Node \"s\[1\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[2\] " "Warning: Node \"s\[2\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[3\] " "Warning: Node \"s\[3\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[4\] " "Warning: Node \"s\[4\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[5\] " "Warning: Node \"s\[5\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[6\] " "Warning: Node \"s\[6\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "s\[7\] " "Warning: Node \"s\[7\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DL " "Info: Assuming node \"DL\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "XL " "Info: Assuming node \"XL\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "s\[0\]~0 " "Info: Detected gated clock \"s\[0\]~0\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "s\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "s\[3\] addr\[5\] DL 21.378 ns register " "Info: tsu for register \"s\[3\]\" (data pin = \"addr\[5\]\", clock pin = \"DL\") is 21.378 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.286 ns + Longest pin register " "Info: + Longest pin to register delay is 25.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns addr\[5\] 1 PIN PIN_149 280 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_149; Fanout = 280; PIN Node = 'addr\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.617 ns) + CELL(0.651 ns) 9.273 ns Mux4~54 2 COMB LCCOMB_X19_Y11_N20 1 " "Info: 2: + IC(7.617 ns) + CELL(0.651 ns) = 9.273 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 1; COMB Node = 'Mux4~54'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { addr[5] Mux4~54 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.651 ns) 11.829 ns Mux4~55 3 COMB LCCOMB_X17_Y16_N20 1 " "Info: 3: + IC(1.905 ns) + CELL(0.651 ns) = 11.829 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 1; COMB Node = 'Mux4~55'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { Mux4~54 Mux4~55 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.616 ns) 13.597 ns Mux4~58 4 COMB LCCOMB_X17_Y12_N8 1 " "Info: 4: + IC(1.152 ns) + CELL(0.616 ns) = 13.597 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 1; COMB Node = 'Mux4~58'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { Mux4~55 Mux4~58 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.650 ns) 15.295 ns Mux4~61 5 COMB LCCOMB_X18_Y12_N6 1 " "Info: 5: + IC(1.048 ns) + CELL(0.650 ns) = 15.295 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 1; COMB Node = 'Mux4~61'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { Mux4~58 Mux4~61 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.623 ns) 17.842 ns Mux4~72 6 COMB LCCOMB_X22_Y6_N0 1 " "Info: 6: + IC(1.924 ns) + CELL(0.623 ns) = 17.842 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'Mux4~72'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { Mux4~61 Mux4~72 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.814 ns) + CELL(0.370 ns) 21.026 ns Mux4~83 7 COMB LCCOMB_X15_Y15_N28 1 " "Info: 7: + IC(2.814 ns) + CELL(0.370 ns) = 21.026 ns; Loc. = LCCOMB_X15_Y15_N28; Fanout = 1; COMB Node = 'Mux4~83'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Mux4~72 Mux4~83 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.651 ns) 23.184 ns Mux4~126 8 COMB LCCOMB_X19_Y14_N10 1 " "Info: 8: + IC(1.507 ns) + CELL(0.651 ns) = 23.184 ns; Loc. = LCCOMB_X19_Y14_N10; Fanout = 1; COMB Node = 'Mux4~126'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { Mux4~83 Mux4~126 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.651 ns) 24.231 ns Mux4~169 9 COMB LCCOMB_X19_Y14_N6 3 " "Info: 9: + IC(0.396 ns) + CELL(0.651 ns) = 24.231 ns; Loc. = LCCOMB_X19_Y14_N6; Fanout = 3; COMB Node = 'Mux4~169'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { Mux4~126 Mux4~169 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.651 ns) 25.286 ns s\[3\] 10 REG LCCOMB_X19_Y14_N14 1 " "Info: 10: + IC(0.404 ns) + CELL(0.651 ns) = 25.286 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 1; REG Node = 's\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { Mux4~169 s[3] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.519 ns ( 25.78 % ) " "Info: Total cell delay = 6.519 ns ( 25.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.767 ns ( 74.22 % ) " "Info: Total interconnect delay = 18.767 ns ( 74.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "25.286 ns" { addr[5] Mux4~54 Mux4~55 Mux4~58 Mux4~61 Mux4~72 Mux4~83 Mux4~126 Mux4~169 s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "25.286 ns" { addr[5] {} addr[5]~combout {} Mux4~54 {} Mux4~55 {} Mux4~58 {} Mux4~61 {} Mux4~72 {} Mux4~83 {} Mux4~126 {} Mux4~169 {} s[3] {} } { 0.000ns 0.000ns 7.617ns 1.905ns 1.152ns 1.048ns 1.924ns 2.814ns 1.507ns 0.396ns 0.404ns } { 0.000ns 1.005ns 0.651ns 0.651ns 0.616ns 0.650ns 0.623ns 0.370ns 0.651ns 0.651ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.958 ns + " "Info: + Micro setup delay of destination is 0.958 ns" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DL destination 4.866 ns - Shortest register " "Info: - Shortest clock path from clock \"DL\" to destination register is 4.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns DL 1 CLK PIN_135 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'DL'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.206 ns) 2.587 ns s\[0\]~0 2 COMB LCCOMB_X33_Y10_N14 2 " "Info: 2: + IC(1.396 ns) + CELL(0.206 ns) = 2.587 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 2; COMB Node = 's\[0\]~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { DL s[0]~0 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.000 ns) 3.282 ns s\[0\]~0clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.695 ns) + CELL(0.000 ns) = 3.282 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 's\[0\]~0clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { s[0]~0 s[0]~0clkctrl } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 4.866 ns s\[3\] 4 REG LCCOMB_X19_Y14_N14 1 " "Info: 4: + IC(1.378 ns) + CELL(0.206 ns) = 4.866 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 1; REG Node = 's\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { s[0]~0clkctrl s[3] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 28.71 % ) " "Info: Total cell delay = 1.397 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.469 ns ( 71.29 % ) " "Info: Total interconnect delay = 3.469 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { DL s[0]~0 s[0]~0clkctrl s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { DL {} DL~combout {} s[0]~0 {} s[0]~0clkctrl {} s[3] {} } { 0.000ns 0.000ns 1.396ns 0.695ns 1.378ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "25.286 ns" { addr[5] Mux4~54 Mux4~55 Mux4~58 Mux4~61 Mux4~72 Mux4~83 Mux4~126 Mux4~169 s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "25.286 ns" { addr[5] {} addr[5]~combout {} Mux4~54 {} Mux4~55 {} Mux4~58 {} Mux4~61 {} Mux4~72 {} Mux4~83 {} Mux4~126 {} Mux4~169 {} s[3] {} } { 0.000ns 0.000ns 7.617ns 1.905ns 1.152ns 1.048ns 1.924ns 2.814ns 1.507ns 0.396ns 0.404ns } { 0.000ns 1.005ns 0.651ns 0.651ns 0.616ns 0.650ns 0.623ns 0.370ns 0.651ns 0.651ns 0.651ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { DL s[0]~0 s[0]~0clkctrl s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { DL {} DL~combout {} s[0]~0 {} s[0]~0clkctrl {} s[3] {} } { 0.000ns 0.000ns 1.396ns 0.695ns 1.378ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk to_bus\[6\] mem\[26\]\[6\] 25.184 ns register " "Info: tco from clock \"clk\" to destination pin \"to_bus\[6\]\" through register \"mem\[26\]\[6\]\" is 25.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2048 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2048; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns mem\[26\]\[6\] 3 REG LCFF_X24_Y6_N23 1 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X24_Y6_N23; Fanout = 1; REG Node = 'mem\[26\]\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl mem[26][6] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl mem[26][6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} mem[26][6] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.028 ns + Longest register pin " "Info: + Longest register to pin delay is 22.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem\[26\]\[6\] 1 REG LCFF_X24_Y6_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N23; Fanout = 1; REG Node = 'mem\[26\]\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem[26][6] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.651 ns) 2.185 ns Mux1~44 2 COMB LCCOMB_X22_Y4_N28 1 " "Info: 2: + IC(1.534 ns) + CELL(0.651 ns) = 2.185 ns; Loc. = LCCOMB_X22_Y4_N28; Fanout = 1; COMB Node = 'Mux1~44'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { mem[26][6] Mux1~44 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.090 ns) + CELL(0.624 ns) 5.899 ns Mux1~45 3 COMB LCCOMB_X17_Y16_N22 1 " "Info: 3: + IC(3.090 ns) + CELL(0.624 ns) = 5.899 ns; Loc. = LCCOMB_X17_Y16_N22; Fanout = 1; COMB Node = 'Mux1~45'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.714 ns" { Mux1~44 Mux1~45 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.653 ns) + CELL(0.366 ns) 8.918 ns Mux1~48 4 COMB LCCOMB_X25_Y9_N14 1 " "Info: 4: + IC(2.653 ns) + CELL(0.366 ns) = 8.918 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 1; COMB Node = 'Mux1~48'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { Mux1~45 Mux1~48 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.647 ns) 11.056 ns Mux1~51 5 COMB LCCOMB_X22_Y8_N16 1 " "Info: 5: + IC(1.491 ns) + CELL(0.647 ns) = 11.056 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'Mux1~51'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { Mux1~48 Mux1~51 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.651 ns) 12.094 ns Mux1~83 6 COMB LCCOMB_X22_Y8_N26 1 " "Info: 6: + IC(0.387 ns) + CELL(0.651 ns) = 12.094 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 1; COMB Node = 'Mux1~83'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { Mux1~51 Mux1~83 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(0.651 ns) 15.239 ns Mux1~126 7 COMB LCCOMB_X12_Y11_N2 1 " "Info: 7: + IC(2.494 ns) + CELL(0.651 ns) = 15.239 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 1; COMB Node = 'Mux1~126'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { Mux1~83 Mux1~126 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 15.809 ns Mux1~169 8 COMB LCCOMB_X12_Y11_N6 3 " "Info: 8: + IC(0.364 ns) + CELL(0.206 ns) = 15.809 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 3; COMB Node = 'Mux1~169'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux1~126 Mux1~169 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(3.286 ns) 22.028 ns to_bus\[6\] 9 PIN PIN_69 0 " "Info: 9: + IC(2.933 ns) + CELL(3.286 ns) = 22.028 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'to_bus\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { Mux1~169 to_bus[6] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.082 ns ( 32.15 % ) " "Info: Total cell delay = 7.082 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.946 ns ( 67.85 % ) " "Info: Total interconnect delay = 14.946 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.028 ns" { mem[26][6] Mux1~44 Mux1~45 Mux1~48 Mux1~51 Mux1~83 Mux1~126 Mux1~169 to_bus[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.028 ns" { mem[26][6] {} Mux1~44 {} Mux1~45 {} Mux1~48 {} Mux1~51 {} Mux1~83 {} Mux1~126 {} Mux1~169 {} to_bus[6] {} } { 0.000ns 1.534ns 3.090ns 2.653ns 1.491ns 0.387ns 2.494ns 0.364ns 2.933ns } { 0.000ns 0.651ns 0.624ns 0.366ns 0.647ns 0.651ns 0.651ns 0.206ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl mem[26][6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} mem[26][6] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.028 ns" { mem[26][6] Mux1~44 Mux1~45 Mux1~48 Mux1~51 Mux1~83 Mux1~126 Mux1~169 to_bus[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.028 ns" { mem[26][6] {} Mux1~44 {} Mux1~45 {} Mux1~48 {} Mux1~51 {} Mux1~83 {} Mux1~126 {} Mux1~169 {} to_bus[6] {} } { 0.000ns 1.534ns 3.090ns 2.653ns 1.491ns 0.387ns 2.494ns 0.364ns 2.933ns } { 0.000ns 0.651ns 0.624ns 0.366ns 0.647ns 0.651ns 0.651ns 0.206ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[1\] to_bus\[6\] 29.939 ns Longest " "Info: Longest tpd from source pin \"addr\[1\]\" to destination pin \"to_bus\[6\]\" is 29.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns addr\[1\] 1 PIN PIN_150 271 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_150; Fanout = 271; PIN Node = 'addr\[1\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.743 ns) + CELL(0.624 ns) 10.362 ns Mux1~66 2 COMB LCCOMB_X17_Y3_N16 1 " "Info: 2: + IC(8.743 ns) + CELL(0.624 ns) = 10.362 ns; Loc. = LCCOMB_X17_Y3_N16; Fanout = 1; COMB Node = 'Mux1~66'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.367 ns" { addr[1] Mux1~66 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 11.108 ns Mux1~67 3 COMB LCCOMB_X17_Y3_N28 1 " "Info: 3: + IC(0.376 ns) + CELL(0.370 ns) = 11.108 ns; Loc. = LCCOMB_X17_Y3_N28; Fanout = 1; COMB Node = 'Mux1~67'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Mux1~66 Mux1~67 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.624 ns) 14.320 ns Mux1~68 4 COMB LCCOMB_X18_Y12_N16 1 " "Info: 4: + IC(2.588 ns) + CELL(0.624 ns) = 14.320 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 1; COMB Node = 'Mux1~68'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Mux1~67 Mux1~68 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.274 ns) + CELL(0.651 ns) 17.245 ns Mux1~71 5 COMB LCCOMB_X23_Y7_N30 1 " "Info: 5: + IC(2.274 ns) + CELL(0.651 ns) = 17.245 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 1; COMB Node = 'Mux1~71'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { Mux1~68 Mux1~71 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.623 ns) 19.019 ns Mux1~72 6 COMB LCCOMB_X22_Y8_N2 1 " "Info: 6: + IC(1.151 ns) + CELL(0.623 ns) = 19.019 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'Mux1~72'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Mux1~71 Mux1~72 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.623 ns) 20.005 ns Mux1~83 7 COMB LCCOMB_X22_Y8_N26 1 " "Info: 7: + IC(0.363 ns) + CELL(0.623 ns) = 20.005 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 1; COMB Node = 'Mux1~83'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { Mux1~72 Mux1~83 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(0.651 ns) 23.150 ns Mux1~126 8 COMB LCCOMB_X12_Y11_N2 1 " "Info: 8: + IC(2.494 ns) + CELL(0.651 ns) = 23.150 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 1; COMB Node = 'Mux1~126'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { Mux1~83 Mux1~126 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 23.720 ns Mux1~169 9 COMB LCCOMB_X12_Y11_N6 3 " "Info: 9: + IC(0.364 ns) + CELL(0.206 ns) = 23.720 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 3; COMB Node = 'Mux1~169'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux1~126 Mux1~169 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(3.286 ns) 29.939 ns to_bus\[6\] 10 PIN PIN_69 0 " "Info: 10: + IC(2.933 ns) + CELL(3.286 ns) = 29.939 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'to_bus\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { Mux1~169 to_bus[6] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.653 ns ( 28.90 % ) " "Info: Total cell delay = 8.653 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.286 ns ( 71.10 % ) " "Info: Total interconnect delay = 21.286 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "29.939 ns" { addr[1] Mux1~66 Mux1~67 Mux1~68 Mux1~71 Mux1~72 Mux1~83 Mux1~126 Mux1~169 to_bus[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "29.939 ns" { addr[1] {} addr[1]~combout {} Mux1~66 {} Mux1~67 {} Mux1~68 {} Mux1~71 {} Mux1~72 {} Mux1~83 {} Mux1~126 {} Mux1~169 {} to_bus[6] {} } { 0.000ns 0.000ns 8.743ns 0.376ns 2.588ns 2.274ns 1.151ns 0.363ns 2.494ns 0.364ns 2.933ns } { 0.000ns 0.995ns 0.624ns 0.370ns 0.624ns 0.651ns 0.623ns 0.623ns 0.651ns 0.206ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem\[49\]\[2\] din\[2\] clk 0.253 ns register " "Info: th for register \"mem\[49\]\[2\]\" (data pin = \"din\[2\]\", clock pin = \"clk\") is 0.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.822 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2048 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2048; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 2.822 ns mem\[49\]\[2\] 3 REG LCFF_X28_Y9_N3 1 " "Info: 3: + IC(0.877 ns) + CELL(0.666 ns) = 2.822 ns; Loc. = LCFF_X28_Y9_N3; Fanout = 1; REG Node = 'mem\[49\]\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk~clkctrl mem[49][2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.00 % ) " "Info: Total cell delay = 1.806 ns ( 64.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 36.00 % ) " "Info: Total interconnect delay = 1.016 ns ( 36.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl mem[49][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} mem[49][2] {} } { 0.000ns 0.000ns 0.139ns 0.877ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.875 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns din\[2\] 1 PIN PIN_129 256 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 256; PIN Node = 'din\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.206 ns) 2.767 ns mem~4657 2 COMB LCCOMB_X28_Y9_N2 1 " "Info: 2: + IC(1.411 ns) + CELL(0.206 ns) = 2.767 ns; Loc. = LCCOMB_X28_Y9_N2; Fanout = 1; COMB Node = 'mem~4657'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { din[2] mem~4657 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.875 ns mem\[49\]\[2\] 3 REG LCFF_X28_Y9_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.875 ns; Loc. = LCFF_X28_Y9_N3; Fanout = 1; REG Node = 'mem\[49\]\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mem~4657 mem[49][2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.464 ns ( 50.92 % ) " "Info: Total cell delay = 1.464 ns ( 50.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.411 ns ( 49.08 % ) " "Info: Total interconnect delay = 1.411 ns ( 49.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { din[2] mem~4657 mem[49][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { din[2] {} din[2]~combout {} mem~4657 {} mem[49][2] {} } { 0.000ns 0.000ns 1.411ns 0.000ns } { 0.000ns 1.150ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl mem[49][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} mem[49][2] {} } { 0.000ns 0.000ns 0.139ns 0.877ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { din[2] mem~4657 mem[49][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { din[2] {} din[2]~combout {} mem~4657 {} mem[49][2] {} } { 0.000ns 0.000ns 1.411ns 0.000ns } { 0.000ns 1.150ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 01:50:10 2018 " "Info: Processing ended: Sat Jan 06 01:50:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
