<stg><name>backsub</name>


<trans_list>

<trans id="4950" from="1" to="690">
<condition id="1610">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4951" from="1" to="2">
<condition id="1612">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4952" from="2" to="3">
<condition id="1614">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4953" from="2" to="691">
<condition id="1613">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4955" from="3" to="4">
<condition id="1616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4956" from="4" to="5">
<condition id="1617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4957" from="5" to="6">
<condition id="1618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4958" from="6" to="7">
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4959" from="7" to="8">
<condition id="1620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4960" from="8" to="9">
<condition id="1621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4961" from="9" to="10">
<condition id="1622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4962" from="10" to="11">
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4963" from="11" to="2">
<condition id="1626">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4964" from="11" to="12">
<condition id="1628">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4965" from="12" to="12">
<condition id="1631">
<or_exp><and_exp><literal name="invdar_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4966" from="12" to="13">
<condition id="1629">
<or_exp><and_exp><literal name="invdar_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4968" from="13" to="14">
<condition id="1633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4969" from="14" to="15">
<condition id="1634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4970" from="15" to="16">
<condition id="1635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4971" from="16" to="17">
<condition id="1636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4972" from="17" to="18">
<condition id="1637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4973" from="18" to="19">
<condition id="1638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4974" from="19" to="20">
<condition id="1640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4975" from="20" to="21">
<condition id="1643">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4976" from="20" to="77">
<condition id="1642">
<or_exp><and_exp><literal name="exitcond6_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4978" from="21" to="22">
<condition id="1645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4979" from="22" to="23">
<condition id="1646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4980" from="23" to="24">
<condition id="1647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4981" from="24" to="25">
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4982" from="25" to="26">
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4983" from="26" to="27">
<condition id="1650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4984" from="27" to="28">
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4985" from="28" to="29">
<condition id="1652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4986" from="29" to="30">
<condition id="1653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4987" from="30" to="31">
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4988" from="31" to="32">
<condition id="1655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4989" from="32" to="33">
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4990" from="33" to="34">
<condition id="1657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4991" from="34" to="35">
<condition id="1658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4992" from="35" to="36">
<condition id="1659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4993" from="36" to="37">
<condition id="1660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4994" from="37" to="38">
<condition id="1661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4995" from="38" to="39">
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4996" from="39" to="40">
<condition id="1663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4997" from="40" to="41">
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4998" from="41" to="42">
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4999" from="42" to="43">
<condition id="1666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5000" from="43" to="44">
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5001" from="44" to="45">
<condition id="1668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5002" from="45" to="46">
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5003" from="46" to="47">
<condition id="1670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5004" from="47" to="48">
<condition id="1671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5005" from="48" to="49">
<condition id="1672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5006" from="49" to="50">
<condition id="1673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5007" from="50" to="51">
<condition id="1674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5008" from="51" to="52">
<condition id="1675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5009" from="52" to="53">
<condition id="1676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5010" from="53" to="54">
<condition id="1677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5011" from="54" to="55">
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5012" from="55" to="56">
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5013" from="56" to="57">
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5014" from="57" to="58">
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5015" from="58" to="59">
<condition id="1682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5016" from="59" to="60">
<condition id="1683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5017" from="60" to="61">
<condition id="1684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5018" from="61" to="62">
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5019" from="62" to="63">
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5020" from="63" to="64">
<condition id="1687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5021" from="64" to="65">
<condition id="1688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5022" from="65" to="66">
<condition id="1689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5023" from="66" to="67">
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5024" from="67" to="68">
<condition id="1691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5025" from="68" to="69">
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5026" from="69" to="70">
<condition id="1693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5027" from="70" to="71">
<condition id="1694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5028" from="71" to="72">
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5029" from="72" to="73">
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5030" from="73" to="74">
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5031" from="74" to="75">
<condition id="1698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5032" from="75" to="76">
<condition id="1699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5033" from="76" to="20">
<condition id="1701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5034" from="77" to="78">
<condition id="1702">
<or_exp><and_exp><literal name="exitcond5_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5042" from="77" to="84">
<condition id="1712">
<or_exp><and_exp><literal name="exitcond5_i1" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5043" from="77" to="174">
<condition id="1711">
<or_exp><and_exp><literal name="exitcond5_i1" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5036" from="78" to="79">
<condition id="1704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5037" from="79" to="80">
<condition id="1705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5038" from="80" to="81">
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5039" from="81" to="82">
<condition id="1707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5040" from="82" to="83">
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5041" from="83" to="77">
<condition id="1710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5045" from="84" to="85">
<condition id="1714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5046" from="85" to="86">
<condition id="1715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5047" from="86" to="87">
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5048" from="87" to="88">
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5049" from="88" to="89">
<condition id="1718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5050" from="89" to="90">
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5051" from="90" to="91">
<condition id="1720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5052" from="91" to="92">
<condition id="1721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5053" from="92" to="93">
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5054" from="93" to="94">
<condition id="1723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5055" from="94" to="95">
<condition id="1724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5056" from="95" to="96">
<condition id="1725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5057" from="96" to="97">
<condition id="1727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5058" from="97" to="121">
<condition id="1728">
<or_exp><and_exp><literal name="exitcond3_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5059" from="97" to="97">
<condition id="1730">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5060" from="97" to="98">
<condition id="1731">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5062" from="98" to="99">
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5063" from="99" to="100">
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5064" from="100" to="101">
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5065" from="101" to="102">
<condition id="1736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5066" from="102" to="103">
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5067" from="103" to="104">
<condition id="1738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5068" from="104" to="105">
<condition id="1739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5069" from="105" to="106">
<condition id="1740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5070" from="106" to="107">
<condition id="1741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5071" from="107" to="108">
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5072" from="108" to="109">
<condition id="1743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5073" from="109" to="110">
<condition id="1744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5074" from="110" to="111">
<condition id="1745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5075" from="111" to="112">
<condition id="1746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5076" from="112" to="113">
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5077" from="113" to="114">
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5078" from="114" to="115">
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5079" from="115" to="116">
<condition id="1750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5080" from="116" to="117">
<condition id="1751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5081" from="117" to="118">
<condition id="1752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5082" from="118" to="119">
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5083" from="119" to="120">
<condition id="1754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5084" from="120" to="97">
<condition id="1756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5086" from="121" to="122">
<condition id="1758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5087" from="122" to="123">
<condition id="1759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5088" from="123" to="124">
<condition id="1761">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5089" from="123" to="159">
<condition id="1760">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5091" from="124" to="125">
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5092" from="125" to="126">
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5093" from="126" to="127">
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5094" from="127" to="128">
<condition id="1766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5095" from="128" to="129">
<condition id="1767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5096" from="129" to="130">
<condition id="1768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5097" from="130" to="131">
<condition id="1769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5098" from="131" to="132">
<condition id="1770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5099" from="132" to="133">
<condition id="1771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5100" from="133" to="134">
<condition id="1772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5101" from="134" to="135">
<condition id="1773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5102" from="135" to="136">
<condition id="1774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5103" from="136" to="137">
<condition id="1775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5104" from="137" to="138">
<condition id="1776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5105" from="138" to="139">
<condition id="1777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5106" from="139" to="140">
<condition id="1778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5107" from="140" to="141">
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5108" from="141" to="142">
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5109" from="142" to="143">
<condition id="1781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5110" from="143" to="144">
<condition id="1782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5111" from="144" to="145">
<condition id="1783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5112" from="145" to="146">
<condition id="1784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5113" from="146" to="147">
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5114" from="147" to="148">
<condition id="1786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5115" from="148" to="149">
<condition id="1787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5116" from="149" to="150">
<condition id="1788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5117" from="150" to="151">
<condition id="1789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5118" from="151" to="152">
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5119" from="152" to="153">
<condition id="1791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5120" from="153" to="154">
<condition id="1792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5121" from="154" to="155">
<condition id="1793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5122" from="155" to="156">
<condition id="1794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5123" from="156" to="157">
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5124" from="157" to="158">
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5125" from="158" to="167">
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5127" from="159" to="160">
<condition id="1799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5128" from="160" to="161">
<condition id="1800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5129" from="161" to="162">
<condition id="1801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5130" from="162" to="163">
<condition id="1802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5131" from="163" to="164">
<condition id="1803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5132" from="164" to="165">
<condition id="1804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5133" from="165" to="166">
<condition id="1805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5134" from="166" to="158">
<condition id="1806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5136" from="167" to="168">
<condition id="1808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5137" from="168" to="169">
<condition id="1809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5138" from="169" to="170">
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5139" from="170" to="171">
<condition id="1811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5140" from="171" to="172">
<condition id="1812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5141" from="172" to="173">
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5142" from="173" to="349">
<condition id="1814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5144" from="174" to="175">
<condition id="1816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5145" from="175" to="176">
<condition id="1817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5146" from="176" to="177">
<condition id="1818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5147" from="177" to="178">
<condition id="1819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5148" from="178" to="179">
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5149" from="179" to="180">
<condition id="1821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5150" from="180" to="181">
<condition id="1822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5151" from="181" to="182">
<condition id="1823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5152" from="182" to="183">
<condition id="1824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5153" from="183" to="184">
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5154" from="184" to="185">
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5155" from="185" to="186">
<condition id="1827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5156" from="186" to="187">
<condition id="1828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5157" from="187" to="188">
<condition id="1829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5158" from="188" to="189">
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5159" from="189" to="190">
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5160" from="190" to="191">
<condition id="1832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5161" from="191" to="192">
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5162" from="192" to="193">
<condition id="1834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5163" from="193" to="194">
<condition id="1835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5164" from="194" to="195">
<condition id="1836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5165" from="195" to="196">
<condition id="1837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5166" from="196" to="197">
<condition id="1838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5167" from="197" to="198">
<condition id="1839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5168" from="198" to="199">
<condition id="1840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5169" from="199" to="200">
<condition id="1841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5170" from="200" to="201">
<condition id="1842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5171" from="201" to="202">
<condition id="1843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5172" from="202" to="203">
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5173" from="203" to="204">
<condition id="1845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5174" from="204" to="205">
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5175" from="205" to="206">
<condition id="1847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5176" from="206" to="207">
<condition id="1848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5177" from="207" to="208">
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5178" from="208" to="209">
<condition id="1850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5179" from="209" to="210">
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5180" from="210" to="211">
<condition id="1852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5181" from="211" to="212">
<condition id="1853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5182" from="212" to="213">
<condition id="1854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5183" from="213" to="214">
<condition id="1855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5184" from="214" to="215">
<condition id="1856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5185" from="215" to="216">
<condition id="1857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5186" from="216" to="217">
<condition id="1858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5187" from="217" to="218">
<condition id="1859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5188" from="218" to="219">
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5189" from="219" to="220">
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5190" from="220" to="221">
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5191" from="221" to="222">
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5192" from="222" to="223">
<condition id="1864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="223" to="224">
<condition id="1865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="224" to="225">
<condition id="1866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="225" to="226">
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="226" to="227">
<condition id="1868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="227" to="228">
<condition id="1869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="228" to="229">
<condition id="1870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="229" to="230">
<condition id="1871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="230" to="231">
<condition id="1872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5201" from="231" to="232">
<condition id="1873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5202" from="232" to="233">
<condition id="1874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="233" to="234">
<condition id="1875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5204" from="234" to="235">
<condition id="1876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5205" from="235" to="236">
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5206" from="236" to="237">
<condition id="1878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5207" from="237" to="238">
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5208" from="238" to="239">
<condition id="1880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5209" from="239" to="240">
<condition id="1881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5210" from="240" to="241">
<condition id="1882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5211" from="241" to="242">
<condition id="1883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5212" from="242" to="243">
<condition id="1884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5213" from="243" to="244">
<condition id="1885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5214" from="244" to="245">
<condition id="1886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5215" from="245" to="246">
<condition id="1887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="246" to="247">
<condition id="1888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="247" to="248">
<condition id="1889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="248" to="249">
<condition id="1890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5219" from="249" to="250">
<condition id="1891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5220" from="250" to="251">
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5221" from="251" to="252">
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5222" from="252" to="253">
<condition id="1894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5223" from="253" to="254">
<condition id="1895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5224" from="254" to="255">
<condition id="1896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5225" from="255" to="256">
<condition id="1897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5226" from="256" to="257">
<condition id="1898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5227" from="257" to="258">
<condition id="1899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5228" from="258" to="259">
<condition id="1900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5229" from="259" to="260">
<condition id="1901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5230" from="260" to="261">
<condition id="1902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5231" from="261" to="262">
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5232" from="262" to="263">
<condition id="1904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5233" from="263" to="264">
<condition id="1905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5234" from="264" to="265">
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5235" from="265" to="266">
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5236" from="266" to="267">
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5237" from="267" to="268">
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5238" from="268" to="269">
<condition id="1910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5239" from="269" to="270">
<condition id="1911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5240" from="270" to="271">
<condition id="1912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5241" from="271" to="272">
<condition id="1913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5242" from="272" to="273">
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5243" from="273" to="274">
<condition id="1915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5244" from="274" to="275">
<condition id="1916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5245" from="275" to="276">
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5246" from="276" to="277">
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5247" from="277" to="278">
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5248" from="278" to="279">
<condition id="1920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5249" from="279" to="280">
<condition id="1921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5250" from="280" to="281">
<condition id="1922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5251" from="281" to="282">
<condition id="1923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5252" from="282" to="283">
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5253" from="283" to="284">
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5254" from="284" to="285">
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5255" from="285" to="286">
<condition id="1928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5256" from="286" to="310">
<condition id="1930">
<or_exp><and_exp><literal name="exitcond4_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5257" from="286" to="287">
<condition id="1932">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5258" from="286" to="309">
<condition id="1931">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5260" from="287" to="288">
<condition id="1934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5261" from="288" to="289">
<condition id="1935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5262" from="289" to="290">
<condition id="1936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5263" from="290" to="291">
<condition id="1937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5264" from="291" to="292">
<condition id="1938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5265" from="292" to="293">
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5266" from="293" to="294">
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5267" from="294" to="295">
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5268" from="295" to="296">
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5269" from="296" to="297">
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5270" from="297" to="298">
<condition id="1944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5271" from="298" to="299">
<condition id="1945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5272" from="299" to="300">
<condition id="1946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5273" from="300" to="301">
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5274" from="301" to="302">
<condition id="1948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5275" from="302" to="303">
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5276" from="303" to="304">
<condition id="1950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5277" from="304" to="305">
<condition id="1951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5278" from="305" to="306">
<condition id="1952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5279" from="306" to="307">
<condition id="1953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5280" from="307" to="308">
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5281" from="308" to="309">
<condition id="1955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5282" from="309" to="286">
<condition id="1957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5283" from="310" to="311">
<condition id="1960">
<or_exp><and_exp><literal name="exitcond2_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5284" from="310" to="312">
<condition id="1959">
<or_exp><and_exp><literal name="exitcond2_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5286" from="311" to="310">
<condition id="1963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5287" from="312" to="313">
<condition id="1966">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5288" from="312" to="322">
<condition id="1965">
<or_exp><and_exp><literal name="exitcond1_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5290" from="313" to="314">
<condition id="1968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5291" from="314" to="315">
<condition id="1969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5292" from="315" to="316">
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5293" from="316" to="317">
<condition id="1971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5294" from="317" to="318">
<condition id="1972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5295" from="318" to="319">
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5296" from="319" to="320">
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5297" from="320" to="321">
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5298" from="321" to="312">
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5299" from="322" to="323">
<condition id="1979">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5307" from="322" to="329">
<condition id="1990">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5300" from="323" to="324">
<condition id="1980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5301" from="324" to="325">
<condition id="1981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5302" from="325" to="326">
<condition id="1982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5303" from="326" to="327">
<condition id="1983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5304" from="327" to="328">
<condition id="1984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5305" from="328" to="323">
<condition id="1986">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5306" from="328" to="322">
<condition id="1988">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5308" from="329" to="330">
<condition id="1992">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5309" from="329" to="342">
<condition id="1991">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5311" from="330" to="331">
<condition id="1994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5312" from="331" to="332">
<condition id="1995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5313" from="332" to="333">
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5314" from="333" to="334">
<condition id="1997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5315" from="334" to="335">
<condition id="1998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5316" from="335" to="336">
<condition id="1999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5317" from="336" to="337">
<condition id="2000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5318" from="337" to="338">
<condition id="2001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5319" from="338" to="339">
<condition id="2002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5320" from="339" to="340">
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5321" from="340" to="341">
<condition id="2004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5322" from="341" to="342">
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5323" from="342" to="329">
<condition id="2008">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
<literal name="tmp_356" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5324" from="342" to="343">
<condition id="2006">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5326" from="343" to="344">
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5327" from="344" to="345">
<condition id="2011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5328" from="345" to="346">
<condition id="2012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5329" from="346" to="347">
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5330" from="347" to="348">
<condition id="2014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5331" from="348" to="349">
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5332" from="349" to="350">
<condition id="2017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5333" from="350" to="350">
<condition id="2020">
<or_exp><and_exp><literal name="invdar_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5334" from="350" to="351">
<condition id="2018">
<or_exp><and_exp><literal name="invdar_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5336" from="351" to="352">
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5337" from="352" to="353">
<condition id="2023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5338" from="353" to="354">
<condition id="2024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5339" from="354" to="355">
<condition id="2025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5340" from="355" to="356">
<condition id="2026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5341" from="356" to="357">
<condition id="2027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5342" from="357" to="358">
<condition id="2029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5343" from="358" to="359">
<condition id="2032">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5344" from="358" to="416">
<condition id="2031">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5346" from="359" to="360">
<condition id="2034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5347" from="360" to="361">
<condition id="2035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5348" from="361" to="362">
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5349" from="362" to="363">
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5350" from="363" to="364">
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5351" from="364" to="365">
<condition id="2039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5352" from="365" to="366">
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5353" from="366" to="367">
<condition id="2041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5354" from="367" to="368">
<condition id="2042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5355" from="368" to="369">
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5356" from="369" to="370">
<condition id="2044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5357" from="370" to="371">
<condition id="2045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5358" from="371" to="372">
<condition id="2046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5359" from="372" to="373">
<condition id="2047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5360" from="373" to="374">
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5361" from="374" to="375">
<condition id="2049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5362" from="375" to="376">
<condition id="2050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5363" from="376" to="377">
<condition id="2051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5364" from="377" to="378">
<condition id="2052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5365" from="378" to="379">
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5366" from="379" to="380">
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5367" from="380" to="381">
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5368" from="381" to="382">
<condition id="2056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5369" from="382" to="383">
<condition id="2057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5370" from="383" to="384">
<condition id="2058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5371" from="384" to="385">
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5372" from="385" to="386">
<condition id="2060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5373" from="386" to="387">
<condition id="2061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5374" from="387" to="388">
<condition id="2062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5375" from="388" to="389">
<condition id="2063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5376" from="389" to="390">
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5377" from="390" to="391">
<condition id="2065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5378" from="391" to="392">
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5379" from="392" to="393">
<condition id="2067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5380" from="393" to="394">
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5381" from="394" to="395">
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5382" from="395" to="396">
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5383" from="396" to="397">
<condition id="2071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5384" from="397" to="398">
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5385" from="398" to="399">
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5386" from="399" to="400">
<condition id="2074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5387" from="400" to="401">
<condition id="2075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5388" from="401" to="402">
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5389" from="402" to="403">
<condition id="2077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5390" from="403" to="404">
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5391" from="404" to="405">
<condition id="2079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5392" from="405" to="406">
<condition id="2080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5393" from="406" to="407">
<condition id="2081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5394" from="407" to="408">
<condition id="2082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5395" from="408" to="409">
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5396" from="409" to="410">
<condition id="2084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5397" from="410" to="411">
<condition id="2085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5398" from="411" to="412">
<condition id="2086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5399" from="412" to="413">
<condition id="2087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5400" from="413" to="414">
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5401" from="414" to="415">
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5402" from="415" to="358">
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5403" from="416" to="417">
<condition id="2092">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5411" from="416" to="423">
<condition id="2102">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5412" from="416" to="514">
<condition id="2101">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5405" from="417" to="418">
<condition id="2094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5406" from="418" to="419">
<condition id="2095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5407" from="419" to="420">
<condition id="2096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5408" from="420" to="421">
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5409" from="421" to="422">
<condition id="2098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5410" from="422" to="416">
<condition id="2100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5414" from="423" to="424">
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5415" from="424" to="425">
<condition id="2105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5416" from="425" to="426">
<condition id="2106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5417" from="426" to="427">
<condition id="2107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5418" from="427" to="428">
<condition id="2108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5419" from="428" to="429">
<condition id="2109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5420" from="429" to="430">
<condition id="2110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5421" from="430" to="431">
<condition id="2111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5422" from="431" to="432">
<condition id="2112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5423" from="432" to="433">
<condition id="2113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5424" from="433" to="434">
<condition id="2114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5425" from="434" to="435">
<condition id="2115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5426" from="435" to="436">
<condition id="2117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5427" from="436" to="461">
<condition id="2118">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5428" from="436" to="436">
<condition id="2120">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
<literal name="tmp_273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5429" from="436" to="437">
<condition id="2121">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
<literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5431" from="437" to="438">
<condition id="2123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5432" from="438" to="439">
<condition id="2124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5433" from="439" to="440">
<condition id="2125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5434" from="440" to="441">
<condition id="2126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5435" from="441" to="442">
<condition id="2127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5436" from="442" to="443">
<condition id="2128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5437" from="443" to="444">
<condition id="2129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5438" from="444" to="445">
<condition id="2130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5439" from="445" to="446">
<condition id="2131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5440" from="446" to="447">
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5441" from="447" to="448">
<condition id="2133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5442" from="448" to="449">
<condition id="2134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5443" from="449" to="450">
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5444" from="450" to="451">
<condition id="2136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5445" from="451" to="452">
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5446" from="452" to="453">
<condition id="2138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5447" from="453" to="454">
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5448" from="454" to="455">
<condition id="2140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5449" from="455" to="456">
<condition id="2141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5450" from="456" to="457">
<condition id="2142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5451" from="457" to="458">
<condition id="2143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5452" from="458" to="459">
<condition id="2144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5453" from="459" to="460">
<condition id="2145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5454" from="460" to="436">
<condition id="2147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5456" from="461" to="462">
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5457" from="462" to="463">
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5458" from="463" to="464">
<condition id="2152">
<or_exp><and_exp><literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5459" from="463" to="499">
<condition id="2151">
<or_exp><and_exp><literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5461" from="464" to="465">
<condition id="2154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5462" from="465" to="466">
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5463" from="466" to="467">
<condition id="2156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5464" from="467" to="468">
<condition id="2157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5465" from="468" to="469">
<condition id="2158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5466" from="469" to="470">
<condition id="2159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5467" from="470" to="471">
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5468" from="471" to="472">
<condition id="2161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5469" from="472" to="473">
<condition id="2162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5470" from="473" to="474">
<condition id="2163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5471" from="474" to="475">
<condition id="2164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5472" from="475" to="476">
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5473" from="476" to="477">
<condition id="2166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5474" from="477" to="478">
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5475" from="478" to="479">
<condition id="2168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5476" from="479" to="480">
<condition id="2169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5477" from="480" to="481">
<condition id="2170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5478" from="481" to="482">
<condition id="2171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5479" from="482" to="483">
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5480" from="483" to="484">
<condition id="2173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5481" from="484" to="485">
<condition id="2174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5482" from="485" to="486">
<condition id="2175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5483" from="486" to="487">
<condition id="2176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5484" from="487" to="488">
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5485" from="488" to="489">
<condition id="2178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5486" from="489" to="490">
<condition id="2179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5487" from="490" to="491">
<condition id="2180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5488" from="491" to="492">
<condition id="2181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5489" from="492" to="493">
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5490" from="493" to="494">
<condition id="2183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5491" from="494" to="495">
<condition id="2184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5492" from="495" to="496">
<condition id="2185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5493" from="496" to="497">
<condition id="2186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5494" from="497" to="498">
<condition id="2187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5495" from="498" to="507">
<condition id="2188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5497" from="499" to="500">
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5498" from="500" to="501">
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5499" from="501" to="502">
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5500" from="502" to="503">
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5501" from="503" to="504">
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5502" from="504" to="505">
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5503" from="505" to="506">
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5504" from="506" to="498">
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5506" from="507" to="508">
<condition id="2199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5507" from="508" to="509">
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5508" from="509" to="510">
<condition id="2201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5509" from="510" to="511">
<condition id="2202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5510" from="511" to="512">
<condition id="2203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5511" from="512" to="513">
<condition id="2204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5512" from="513" to="689">
<condition id="2205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5514" from="514" to="515">
<condition id="2207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5515" from="515" to="516">
<condition id="2208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5516" from="516" to="517">
<condition id="2209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5517" from="517" to="518">
<condition id="2210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5518" from="518" to="519">
<condition id="2211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5519" from="519" to="520">
<condition id="2212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5520" from="520" to="521">
<condition id="2213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5521" from="521" to="522">
<condition id="2214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5522" from="522" to="523">
<condition id="2215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5523" from="523" to="524">
<condition id="2216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5524" from="524" to="525">
<condition id="2217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5525" from="525" to="526">
<condition id="2218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5526" from="526" to="527">
<condition id="2219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5527" from="527" to="528">
<condition id="2220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5528" from="528" to="529">
<condition id="2221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5529" from="529" to="530">
<condition id="2222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5530" from="530" to="531">
<condition id="2223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5531" from="531" to="532">
<condition id="2224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5532" from="532" to="533">
<condition id="2225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5533" from="533" to="534">
<condition id="2226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5534" from="534" to="535">
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5535" from="535" to="536">
<condition id="2228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5536" from="536" to="537">
<condition id="2229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5537" from="537" to="538">
<condition id="2230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5538" from="538" to="539">
<condition id="2231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5539" from="539" to="540">
<condition id="2232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5540" from="540" to="541">
<condition id="2233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5541" from="541" to="542">
<condition id="2234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5542" from="542" to="543">
<condition id="2235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5543" from="543" to="544">
<condition id="2236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5544" from="544" to="545">
<condition id="2237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5545" from="545" to="546">
<condition id="2238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5546" from="546" to="547">
<condition id="2239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5547" from="547" to="548">
<condition id="2240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5548" from="548" to="549">
<condition id="2241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5549" from="549" to="550">
<condition id="2242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5550" from="550" to="551">
<condition id="2243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5551" from="551" to="552">
<condition id="2244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5552" from="552" to="553">
<condition id="2245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5553" from="553" to="554">
<condition id="2246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5554" from="554" to="555">
<condition id="2247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5555" from="555" to="556">
<condition id="2248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5556" from="556" to="557">
<condition id="2249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5557" from="557" to="558">
<condition id="2250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5558" from="558" to="559">
<condition id="2251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5559" from="559" to="560">
<condition id="2252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5560" from="560" to="561">
<condition id="2253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5561" from="561" to="562">
<condition id="2254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5562" from="562" to="563">
<condition id="2255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5563" from="563" to="564">
<condition id="2256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5564" from="564" to="565">
<condition id="2257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5565" from="565" to="566">
<condition id="2258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5566" from="566" to="567">
<condition id="2259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5567" from="567" to="568">
<condition id="2260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5568" from="568" to="569">
<condition id="2261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5569" from="569" to="570">
<condition id="2262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5570" from="570" to="571">
<condition id="2263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5571" from="571" to="572">
<condition id="2264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5572" from="572" to="573">
<condition id="2265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5573" from="573" to="574">
<condition id="2266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5574" from="574" to="575">
<condition id="2267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5575" from="575" to="576">
<condition id="2268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5576" from="576" to="577">
<condition id="2269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5577" from="577" to="578">
<condition id="2270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5578" from="578" to="579">
<condition id="2271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5579" from="579" to="580">
<condition id="2272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5580" from="580" to="581">
<condition id="2273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5581" from="581" to="582">
<condition id="2274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5582" from="582" to="583">
<condition id="2275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5583" from="583" to="584">
<condition id="2276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5584" from="584" to="585">
<condition id="2277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5585" from="585" to="586">
<condition id="2278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5586" from="586" to="587">
<condition id="2279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5587" from="587" to="588">
<condition id="2280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5588" from="588" to="589">
<condition id="2281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5589" from="589" to="590">
<condition id="2282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5590" from="590" to="591">
<condition id="2283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5591" from="591" to="592">
<condition id="2284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5592" from="592" to="593">
<condition id="2285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5593" from="593" to="594">
<condition id="2286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5594" from="594" to="595">
<condition id="2287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5595" from="595" to="596">
<condition id="2288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5596" from="596" to="597">
<condition id="2289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5597" from="597" to="598">
<condition id="2290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5598" from="598" to="599">
<condition id="2291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5599" from="599" to="600">
<condition id="2292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5600" from="600" to="601">
<condition id="2293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5601" from="601" to="602">
<condition id="2294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5602" from="602" to="603">
<condition id="2295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5603" from="603" to="604">
<condition id="2296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5604" from="604" to="605">
<condition id="2297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5605" from="605" to="606">
<condition id="2298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5606" from="606" to="607">
<condition id="2299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5607" from="607" to="608">
<condition id="2300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5608" from="608" to="609">
<condition id="2301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5609" from="609" to="610">
<condition id="2302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5610" from="610" to="611">
<condition id="2303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5611" from="611" to="612">
<condition id="2304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5612" from="612" to="613">
<condition id="2305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5613" from="613" to="614">
<condition id="2306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5614" from="614" to="615">
<condition id="2307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5615" from="615" to="616">
<condition id="2308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5616" from="616" to="617">
<condition id="2309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5617" from="617" to="618">
<condition id="2310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5618" from="618" to="619">
<condition id="2311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5619" from="619" to="620">
<condition id="2312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5620" from="620" to="621">
<condition id="2313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5621" from="621" to="622">
<condition id="2314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5622" from="622" to="623">
<condition id="2315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5623" from="623" to="624">
<condition id="2316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5624" from="624" to="625">
<condition id="2317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5625" from="625" to="626">
<condition id="2319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5626" from="626" to="651">
<condition id="2321">
<or_exp><and_exp><literal name="exitcond4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5627" from="626" to="627">
<condition id="2323">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_271" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5628" from="626" to="650">
<condition id="2322">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5630" from="627" to="628">
<condition id="2325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5631" from="628" to="629">
<condition id="2326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5632" from="629" to="630">
<condition id="2327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5633" from="630" to="631">
<condition id="2328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5634" from="631" to="632">
<condition id="2329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5635" from="632" to="633">
<condition id="2330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5636" from="633" to="634">
<condition id="2331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5637" from="634" to="635">
<condition id="2332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5638" from="635" to="636">
<condition id="2333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5639" from="636" to="637">
<condition id="2334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5640" from="637" to="638">
<condition id="2335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5641" from="638" to="639">
<condition id="2336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5642" from="639" to="640">
<condition id="2337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5643" from="640" to="641">
<condition id="2338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5644" from="641" to="642">
<condition id="2339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5645" from="642" to="643">
<condition id="2340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5646" from="643" to="644">
<condition id="2341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5647" from="644" to="645">
<condition id="2342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5648" from="645" to="646">
<condition id="2343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5649" from="646" to="647">
<condition id="2344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5650" from="647" to="648">
<condition id="2345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5651" from="648" to="649">
<condition id="2346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5652" from="649" to="650">
<condition id="2347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5653" from="650" to="626">
<condition id="2349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5654" from="651" to="652">
<condition id="2351">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5655" from="651" to="653">
<condition id="2350">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5657" from="652" to="651">
<condition id="2354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5659" from="653" to="654">
<condition id="2356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5660" from="654" to="655">
<condition id="2357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5661" from="655" to="656">
<condition id="2358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5662" from="656" to="657">
<condition id="2359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5663" from="657" to="658">
<condition id="2360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5664" from="658" to="659">
<condition id="2361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5665" from="659" to="660">
<condition id="2363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5666" from="660" to="661">
<condition id="2366">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5667" from="660" to="662">
<condition id="2365">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5669" from="661" to="660">
<condition id="2369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5670" from="662" to="663">
<condition id="2371">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5678" from="662" to="669">
<condition id="2382">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5671" from="663" to="664">
<condition id="2372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5672" from="664" to="665">
<condition id="2373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5673" from="665" to="666">
<condition id="2374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5674" from="666" to="667">
<condition id="2375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5675" from="667" to="668">
<condition id="2376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5676" from="668" to="663">
<condition id="2378">
<or_exp><and_exp><literal name="tmp_315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5677" from="668" to="662">
<condition id="2380">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5679" from="669" to="670">
<condition id="2384">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5680" from="669" to="682">
<condition id="2383">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5682" from="670" to="671">
<condition id="2386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5683" from="671" to="672">
<condition id="2387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5684" from="672" to="673">
<condition id="2388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5685" from="673" to="674">
<condition id="2389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5686" from="674" to="675">
<condition id="2390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5687" from="675" to="676">
<condition id="2391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5688" from="676" to="677">
<condition id="2392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5689" from="677" to="678">
<condition id="2393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5690" from="678" to="679">
<condition id="2394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5691" from="679" to="680">
<condition id="2395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5692" from="680" to="681">
<condition id="2396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5693" from="681" to="682">
<condition id="2397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5694" from="682" to="669">
<condition id="2400">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
<literal name="tmp_474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5695" from="682" to="683">
<condition id="2398">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="683" to="684">
<condition id="2402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5698" from="684" to="685">
<condition id="2403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5699" from="685" to="686">
<condition id="2404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5700" from="686" to="687">
<condition id="2405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5701" from="687" to="688">
<condition id="2406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5702" from="688" to="689">
<condition id="2407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5703" from="689" to="11">
<condition id="2409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="690" to="690">
<condition id="2411">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="690" to="691">
<condition id="2413">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5706" from="691" to="692">
<condition id="2414">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="692" to="693">
<condition id="2416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="693" to="694">
<condition id="2417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="694" to="695">
<condition id="2418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5711" from="695" to="696">
<condition id="2419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5712" from="696" to="697">
<condition id="2420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="697" to="698">
<condition id="2421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="698" to="699">
<condition id="2422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="699" to="700">
<condition id="2424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="700" to="691">
<condition id="2426">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="700" to="701">
<condition id="2428">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5718" from="701" to="701">
<condition id="2431">
<or_exp><and_exp><literal name="invdar_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5719" from="701" to="702">
<condition id="2429">
<or_exp><and_exp><literal name="invdar_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5721" from="702" to="703">
<condition id="2433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5722" from="703" to="704">
<condition id="2434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5723" from="704" to="705">
<condition id="2435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5724" from="705" to="706">
<condition id="2436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5725" from="706" to="707">
<condition id="2437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5726" from="707" to="708">
<condition id="2438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5727" from="708" to="709">
<condition id="2440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5728" from="709" to="710">
<condition id="2443">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5729" from="709" to="766">
<condition id="2442">
<or_exp><and_exp><literal name="exitcond6_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5731" from="710" to="711">
<condition id="2445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5732" from="711" to="712">
<condition id="2446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5733" from="712" to="713">
<condition id="2447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5734" from="713" to="714">
<condition id="2448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5735" from="714" to="715">
<condition id="2449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="715" to="716">
<condition id="2450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="716" to="717">
<condition id="2451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="717" to="718">
<condition id="2452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5739" from="718" to="719">
<condition id="2453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5740" from="719" to="720">
<condition id="2454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5741" from="720" to="721">
<condition id="2455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5742" from="721" to="722">
<condition id="2456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5743" from="722" to="723">
<condition id="2457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5744" from="723" to="724">
<condition id="2458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5745" from="724" to="725">
<condition id="2459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5746" from="725" to="726">
<condition id="2460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5747" from="726" to="727">
<condition id="2461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5748" from="727" to="728">
<condition id="2462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5749" from="728" to="729">
<condition id="2463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5750" from="729" to="730">
<condition id="2464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5751" from="730" to="731">
<condition id="2465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5752" from="731" to="732">
<condition id="2466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5753" from="732" to="733">
<condition id="2467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="733" to="734">
<condition id="2468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="734" to="735">
<condition id="2469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="735" to="736">
<condition id="2470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="736" to="737">
<condition id="2471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5758" from="737" to="738">
<condition id="2472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="738" to="739">
<condition id="2473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5760" from="739" to="740">
<condition id="2474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="740" to="741">
<condition id="2475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="741" to="742">
<condition id="2476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5763" from="742" to="743">
<condition id="2477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5764" from="743" to="744">
<condition id="2478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5765" from="744" to="745">
<condition id="2479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5766" from="745" to="746">
<condition id="2480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5767" from="746" to="747">
<condition id="2481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5768" from="747" to="748">
<condition id="2482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5769" from="748" to="749">
<condition id="2483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5770" from="749" to="750">
<condition id="2484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5771" from="750" to="751">
<condition id="2485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5772" from="751" to="752">
<condition id="2486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5773" from="752" to="753">
<condition id="2487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5774" from="753" to="754">
<condition id="2488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="754" to="755">
<condition id="2489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="755" to="756">
<condition id="2490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5777" from="756" to="757">
<condition id="2491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="757" to="758">
<condition id="2492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="758" to="759">
<condition id="2493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="759" to="760">
<condition id="2494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="760" to="761">
<condition id="2495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="761" to="762">
<condition id="2496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="762" to="763">
<condition id="2497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="763" to="764">
<condition id="2498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="764" to="765">
<condition id="2499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="765" to="709">
<condition id="2501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="766" to="767">
<condition id="2502">
<or_exp><and_exp><literal name="exitcond5_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="766" to="773">
<condition id="2512">
<or_exp><and_exp><literal name="exitcond5_i2" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="766" to="863">
<condition id="2511">
<or_exp><and_exp><literal name="exitcond5_i2" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="767" to="768">
<condition id="2504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="768" to="769">
<condition id="2505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="769" to="770">
<condition id="2506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="770" to="771">
<condition id="2507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="771" to="772">
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="772" to="766">
<condition id="2510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="773" to="774">
<condition id="2514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="774" to="775">
<condition id="2515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="775" to="776">
<condition id="2516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="776" to="777">
<condition id="2517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="777" to="778">
<condition id="2518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="778" to="779">
<condition id="2519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="779" to="780">
<condition id="2520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="780" to="781">
<condition id="2521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="781" to="782">
<condition id="2522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="782" to="783">
<condition id="2523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="783" to="784">
<condition id="2524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="784" to="785">
<condition id="2525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="785" to="786">
<condition id="2527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="786" to="810">
<condition id="2528">
<or_exp><and_exp><literal name="exitcond3_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="786" to="786">
<condition id="2530">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="786" to="787">
<condition id="2531">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="787" to="788">
<condition id="2533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="788" to="789">
<condition id="2534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="789" to="790">
<condition id="2535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="790" to="791">
<condition id="2536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="791" to="792">
<condition id="2537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="792" to="793">
<condition id="2538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="793" to="794">
<condition id="2539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="794" to="795">
<condition id="2540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="795" to="796">
<condition id="2541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="796" to="797">
<condition id="2542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="797" to="798">
<condition id="2543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="798" to="799">
<condition id="2544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="799" to="800">
<condition id="2545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="800" to="801">
<condition id="2546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="801" to="802">
<condition id="2547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="802" to="803">
<condition id="2548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="803" to="804">
<condition id="2549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="804" to="805">
<condition id="2550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="805" to="806">
<condition id="2551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="806" to="807">
<condition id="2552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="807" to="808">
<condition id="2553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="808" to="809">
<condition id="2554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="809" to="786">
<condition id="2556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="810" to="811">
<condition id="2558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="811" to="812">
<condition id="2559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="812" to="813">
<condition id="2561">
<or_exp><and_exp><literal name="tmp_267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="812" to="848">
<condition id="2560">
<or_exp><and_exp><literal name="tmp_267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="813" to="814">
<condition id="2563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="814" to="815">
<condition id="2564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="815" to="816">
<condition id="2565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="816" to="817">
<condition id="2566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="817" to="818">
<condition id="2567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="818" to="819">
<condition id="2568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="819" to="820">
<condition id="2569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="820" to="821">
<condition id="2570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="821" to="822">
<condition id="2571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="822" to="823">
<condition id="2572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="823" to="824">
<condition id="2573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="824" to="825">
<condition id="2574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="825" to="826">
<condition id="2575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="826" to="827">
<condition id="2576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="827" to="828">
<condition id="2577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="828" to="829">
<condition id="2578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="829" to="830">
<condition id="2579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="830" to="831">
<condition id="2580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="831" to="832">
<condition id="2581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="832" to="833">
<condition id="2582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="833" to="834">
<condition id="2583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="834" to="835">
<condition id="2584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="835" to="836">
<condition id="2585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="836" to="837">
<condition id="2586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="837" to="838">
<condition id="2587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="838" to="839">
<condition id="2588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="839" to="840">
<condition id="2589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="840" to="841">
<condition id="2590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="841" to="842">
<condition id="2591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="842" to="843">
<condition id="2592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="843" to="844">
<condition id="2593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="844" to="845">
<condition id="2594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="845" to="846">
<condition id="2595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="846" to="847">
<condition id="2596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="847" to="856">
<condition id="2597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="848" to="849">
<condition id="2599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="849" to="850">
<condition id="2600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="850" to="851">
<condition id="2601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="851" to="852">
<condition id="2602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="852" to="853">
<condition id="2603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="853" to="854">
<condition id="2604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="854" to="855">
<condition id="2605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="855" to="847">
<condition id="2606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="856" to="857">
<condition id="2608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="857" to="858">
<condition id="2609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="858" to="859">
<condition id="2610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="859" to="860">
<condition id="2611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="860" to="861">
<condition id="2612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="861" to="862">
<condition id="2613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="862" to="1038">
<condition id="2614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="863" to="864">
<condition id="2616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="864" to="865">
<condition id="2617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="865" to="866">
<condition id="2618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="866" to="867">
<condition id="2619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="867" to="868">
<condition id="2620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="868" to="869">
<condition id="2621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="869" to="870">
<condition id="2622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="870" to="871">
<condition id="2623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="871" to="872">
<condition id="2624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="872" to="873">
<condition id="2625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="873" to="874">
<condition id="2626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="874" to="875">
<condition id="2627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="875" to="876">
<condition id="2628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="876" to="877">
<condition id="2629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="877" to="878">
<condition id="2630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="878" to="879">
<condition id="2631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="879" to="880">
<condition id="2632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="880" to="881">
<condition id="2633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="881" to="882">
<condition id="2634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="882" to="883">
<condition id="2635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="883" to="884">
<condition id="2636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="884" to="885">
<condition id="2637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="885" to="886">
<condition id="2638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5920" from="886" to="887">
<condition id="2639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="887" to="888">
<condition id="2640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="888" to="889">
<condition id="2641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="889" to="890">
<condition id="2642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="890" to="891">
<condition id="2643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="891" to="892">
<condition id="2644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="892" to="893">
<condition id="2645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="893" to="894">
<condition id="2646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="894" to="895">
<condition id="2647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="895" to="896">
<condition id="2648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="896" to="897">
<condition id="2649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="897" to="898">
<condition id="2650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="898" to="899">
<condition id="2651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="899" to="900">
<condition id="2652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="900" to="901">
<condition id="2653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5935" from="901" to="902">
<condition id="2654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="902" to="903">
<condition id="2655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="903" to="904">
<condition id="2656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="904" to="905">
<condition id="2657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="905" to="906">
<condition id="2658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5940" from="906" to="907">
<condition id="2659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="907" to="908">
<condition id="2660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5942" from="908" to="909">
<condition id="2661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="909" to="910">
<condition id="2662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5944" from="910" to="911">
<condition id="2663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="911" to="912">
<condition id="2664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="912" to="913">
<condition id="2665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="913" to="914">
<condition id="2666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="914" to="915">
<condition id="2667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="915" to="916">
<condition id="2668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="916" to="917">
<condition id="2669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5951" from="917" to="918">
<condition id="2670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5952" from="918" to="919">
<condition id="2671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5953" from="919" to="920">
<condition id="2672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5954" from="920" to="921">
<condition id="2673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5955" from="921" to="922">
<condition id="2674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5956" from="922" to="923">
<condition id="2675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5957" from="923" to="924">
<condition id="2676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5958" from="924" to="925">
<condition id="2677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5959" from="925" to="926">
<condition id="2678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5960" from="926" to="927">
<condition id="2679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5961" from="927" to="928">
<condition id="2680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5962" from="928" to="929">
<condition id="2681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5963" from="929" to="930">
<condition id="2682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5964" from="930" to="931">
<condition id="2683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5965" from="931" to="932">
<condition id="2684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5966" from="932" to="933">
<condition id="2685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5967" from="933" to="934">
<condition id="2686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5968" from="934" to="935">
<condition id="2687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5969" from="935" to="936">
<condition id="2688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5970" from="936" to="937">
<condition id="2689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5971" from="937" to="938">
<condition id="2690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5972" from="938" to="939">
<condition id="2691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5973" from="939" to="940">
<condition id="2692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5974" from="940" to="941">
<condition id="2693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5975" from="941" to="942">
<condition id="2694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5976" from="942" to="943">
<condition id="2695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5977" from="943" to="944">
<condition id="2696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5978" from="944" to="945">
<condition id="2697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5979" from="945" to="946">
<condition id="2698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5980" from="946" to="947">
<condition id="2699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5981" from="947" to="948">
<condition id="2700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5982" from="948" to="949">
<condition id="2701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5983" from="949" to="950">
<condition id="2702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5984" from="950" to="951">
<condition id="2703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5985" from="951" to="952">
<condition id="2704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5986" from="952" to="953">
<condition id="2705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5987" from="953" to="954">
<condition id="2706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5988" from="954" to="955">
<condition id="2707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5989" from="955" to="956">
<condition id="2708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5990" from="956" to="957">
<condition id="2709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5991" from="957" to="958">
<condition id="2710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5992" from="958" to="959">
<condition id="2711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5993" from="959" to="960">
<condition id="2712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5994" from="960" to="961">
<condition id="2713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5995" from="961" to="962">
<condition id="2714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5996" from="962" to="963">
<condition id="2715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5997" from="963" to="964">
<condition id="2716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5998" from="964" to="965">
<condition id="2717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5999" from="965" to="966">
<condition id="2718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6000" from="966" to="967">
<condition id="2719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6001" from="967" to="968">
<condition id="2720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6002" from="968" to="969">
<condition id="2721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6003" from="969" to="970">
<condition id="2722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6004" from="970" to="971">
<condition id="2723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6005" from="971" to="972">
<condition id="2724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6006" from="972" to="973">
<condition id="2725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6007" from="973" to="974">
<condition id="2726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6008" from="974" to="975">
<condition id="2728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6009" from="975" to="999">
<condition id="2730">
<or_exp><and_exp><literal name="exitcond4_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6010" from="975" to="976">
<condition id="2732">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6011" from="975" to="998">
<condition id="2731">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6013" from="976" to="977">
<condition id="2734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6014" from="977" to="978">
<condition id="2735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6015" from="978" to="979">
<condition id="2736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6016" from="979" to="980">
<condition id="2737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6017" from="980" to="981">
<condition id="2738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6018" from="981" to="982">
<condition id="2739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6019" from="982" to="983">
<condition id="2740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6020" from="983" to="984">
<condition id="2741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6021" from="984" to="985">
<condition id="2742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6022" from="985" to="986">
<condition id="2743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6023" from="986" to="987">
<condition id="2744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6024" from="987" to="988">
<condition id="2745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6025" from="988" to="989">
<condition id="2746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6026" from="989" to="990">
<condition id="2747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6027" from="990" to="991">
<condition id="2748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6028" from="991" to="992">
<condition id="2749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6029" from="992" to="993">
<condition id="2750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6030" from="993" to="994">
<condition id="2751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6031" from="994" to="995">
<condition id="2752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6032" from="995" to="996">
<condition id="2753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6033" from="996" to="997">
<condition id="2754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6034" from="997" to="998">
<condition id="2755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6035" from="998" to="975">
<condition id="2757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6036" from="999" to="1000">
<condition id="2760">
<or_exp><and_exp><literal name="exitcond2_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6037" from="999" to="1001">
<condition id="2759">
<or_exp><and_exp><literal name="exitcond2_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6039" from="1000" to="999">
<condition id="2763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6040" from="1001" to="1002">
<condition id="2766">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6041" from="1001" to="1011">
<condition id="2765">
<or_exp><and_exp><literal name="exitcond1_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6043" from="1002" to="1003">
<condition id="2768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6044" from="1003" to="1004">
<condition id="2769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6045" from="1004" to="1005">
<condition id="2770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6046" from="1005" to="1006">
<condition id="2771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6047" from="1006" to="1007">
<condition id="2772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6048" from="1007" to="1008">
<condition id="2773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6049" from="1008" to="1009">
<condition id="2774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6050" from="1009" to="1010">
<condition id="2775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6051" from="1010" to="1001">
<condition id="2777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6052" from="1011" to="1012">
<condition id="2779">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6060" from="1011" to="1018">
<condition id="2790">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6053" from="1012" to="1013">
<condition id="2780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6054" from="1013" to="1014">
<condition id="2781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6055" from="1014" to="1015">
<condition id="2782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6056" from="1015" to="1016">
<condition id="2783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6057" from="1016" to="1017">
<condition id="2784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6058" from="1017" to="1012">
<condition id="2786">
<or_exp><and_exp><literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6059" from="1017" to="1011">
<condition id="2788">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6061" from="1018" to="1019">
<condition id="2792">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6062" from="1018" to="1031">
<condition id="2791">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6064" from="1019" to="1020">
<condition id="2794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6065" from="1020" to="1021">
<condition id="2795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6066" from="1021" to="1022">
<condition id="2796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6067" from="1022" to="1023">
<condition id="2797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6068" from="1023" to="1024">
<condition id="2798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6069" from="1024" to="1025">
<condition id="2799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6070" from="1025" to="1026">
<condition id="2800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6071" from="1026" to="1027">
<condition id="2801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6072" from="1027" to="1028">
<condition id="2802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6073" from="1028" to="1029">
<condition id="2803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6074" from="1029" to="1030">
<condition id="2804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6075" from="1030" to="1031">
<condition id="2805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6076" from="1031" to="1018">
<condition id="2808">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6077" from="1031" to="1032">
<condition id="2806">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6079" from="1032" to="1033">
<condition id="2810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6080" from="1033" to="1034">
<condition id="2811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6081" from="1034" to="1035">
<condition id="2812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6082" from="1035" to="1036">
<condition id="2813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6083" from="1036" to="1037">
<condition id="2814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6084" from="1037" to="1038">
<condition id="2815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6085" from="1038" to="1039">
<condition id="2817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6086" from="1039" to="1039">
<condition id="2820">
<or_exp><and_exp><literal name="invdar_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6087" from="1039" to="1040">
<condition id="2818">
<or_exp><and_exp><literal name="invdar_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6089" from="1040" to="1041">
<condition id="2822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6090" from="1041" to="1042">
<condition id="2823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6091" from="1042" to="1043">
<condition id="2824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6092" from="1043" to="1044">
<condition id="2825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6093" from="1044" to="1045">
<condition id="2826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6094" from="1045" to="1046">
<condition id="2827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6095" from="1046" to="1047">
<condition id="2829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6096" from="1047" to="1048">
<condition id="2832">
<or_exp><and_exp><literal name="exitcond6_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6097" from="1047" to="1105">
<condition id="2831">
<or_exp><and_exp><literal name="exitcond6_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6099" from="1048" to="1049">
<condition id="2834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6100" from="1049" to="1050">
<condition id="2835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6101" from="1050" to="1051">
<condition id="2836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6102" from="1051" to="1052">
<condition id="2837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6103" from="1052" to="1053">
<condition id="2838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6104" from="1053" to="1054">
<condition id="2839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6105" from="1054" to="1055">
<condition id="2840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6106" from="1055" to="1056">
<condition id="2841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6107" from="1056" to="1057">
<condition id="2842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6108" from="1057" to="1058">
<condition id="2843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6109" from="1058" to="1059">
<condition id="2844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6110" from="1059" to="1060">
<condition id="2845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6111" from="1060" to="1061">
<condition id="2846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6112" from="1061" to="1062">
<condition id="2847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6113" from="1062" to="1063">
<condition id="2848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6114" from="1063" to="1064">
<condition id="2849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6115" from="1064" to="1065">
<condition id="2850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6116" from="1065" to="1066">
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6117" from="1066" to="1067">
<condition id="2852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6118" from="1067" to="1068">
<condition id="2853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6119" from="1068" to="1069">
<condition id="2854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6120" from="1069" to="1070">
<condition id="2855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6121" from="1070" to="1071">
<condition id="2856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6122" from="1071" to="1072">
<condition id="2857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6123" from="1072" to="1073">
<condition id="2858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6124" from="1073" to="1074">
<condition id="2859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6125" from="1074" to="1075">
<condition id="2860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6126" from="1075" to="1076">
<condition id="2861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6127" from="1076" to="1077">
<condition id="2862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6128" from="1077" to="1078">
<condition id="2863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6129" from="1078" to="1079">
<condition id="2864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6130" from="1079" to="1080">
<condition id="2865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6131" from="1080" to="1081">
<condition id="2866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6132" from="1081" to="1082">
<condition id="2867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6133" from="1082" to="1083">
<condition id="2868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6134" from="1083" to="1084">
<condition id="2869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6135" from="1084" to="1085">
<condition id="2870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6136" from="1085" to="1086">
<condition id="2871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6137" from="1086" to="1087">
<condition id="2872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6138" from="1087" to="1088">
<condition id="2873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6139" from="1088" to="1089">
<condition id="2874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6140" from="1089" to="1090">
<condition id="2875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6141" from="1090" to="1091">
<condition id="2876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6142" from="1091" to="1092">
<condition id="2877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6143" from="1092" to="1093">
<condition id="2878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6144" from="1093" to="1094">
<condition id="2879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6145" from="1094" to="1095">
<condition id="2880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6146" from="1095" to="1096">
<condition id="2881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6147" from="1096" to="1097">
<condition id="2882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6148" from="1097" to="1098">
<condition id="2883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6149" from="1098" to="1099">
<condition id="2884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6150" from="1099" to="1100">
<condition id="2885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6151" from="1100" to="1101">
<condition id="2886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6152" from="1101" to="1102">
<condition id="2887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6153" from="1102" to="1103">
<condition id="2888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6154" from="1103" to="1104">
<condition id="2889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6155" from="1104" to="1047">
<condition id="2891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6156" from="1105" to="1106">
<condition id="2892">
<or_exp><and_exp><literal name="exitcond5_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6164" from="1105" to="1112">
<condition id="2902">
<or_exp><and_exp><literal name="exitcond5_i3" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6165" from="1105" to="1203">
<condition id="2901">
<or_exp><and_exp><literal name="exitcond5_i3" val="1"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6158" from="1106" to="1107">
<condition id="2894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6159" from="1107" to="1108">
<condition id="2895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6160" from="1108" to="1109">
<condition id="2896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6161" from="1109" to="1110">
<condition id="2897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6162" from="1110" to="1111">
<condition id="2898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6163" from="1111" to="1105">
<condition id="2900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6167" from="1112" to="1113">
<condition id="2904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6168" from="1113" to="1114">
<condition id="2905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6169" from="1114" to="1115">
<condition id="2906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6170" from="1115" to="1116">
<condition id="2907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6171" from="1116" to="1117">
<condition id="2908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6172" from="1117" to="1118">
<condition id="2909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6173" from="1118" to="1119">
<condition id="2910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6174" from="1119" to="1120">
<condition id="2911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6175" from="1120" to="1121">
<condition id="2912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6176" from="1121" to="1122">
<condition id="2913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6177" from="1122" to="1123">
<condition id="2914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6178" from="1123" to="1124">
<condition id="2915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6179" from="1124" to="1125">
<condition id="2917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6180" from="1125" to="1150">
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6181" from="1125" to="1125">
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3_i3" val="0"/>
<literal name="tmp_281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6182" from="1125" to="1126">
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3_i3" val="0"/>
<literal name="tmp_281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6184" from="1126" to="1127">
<condition id="2923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6185" from="1127" to="1128">
<condition id="2924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6186" from="1128" to="1129">
<condition id="2925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6187" from="1129" to="1130">
<condition id="2926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6188" from="1130" to="1131">
<condition id="2927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6189" from="1131" to="1132">
<condition id="2928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6190" from="1132" to="1133">
<condition id="2929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6191" from="1133" to="1134">
<condition id="2930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6192" from="1134" to="1135">
<condition id="2931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6193" from="1135" to="1136">
<condition id="2932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6194" from="1136" to="1137">
<condition id="2933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6195" from="1137" to="1138">
<condition id="2934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6196" from="1138" to="1139">
<condition id="2935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6197" from="1139" to="1140">
<condition id="2936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6198" from="1140" to="1141">
<condition id="2937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6199" from="1141" to="1142">
<condition id="2938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6200" from="1142" to="1143">
<condition id="2939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6201" from="1143" to="1144">
<condition id="2940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6202" from="1144" to="1145">
<condition id="2941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6203" from="1145" to="1146">
<condition id="2942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6204" from="1146" to="1147">
<condition id="2943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6205" from="1147" to="1148">
<condition id="2944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6206" from="1148" to="1149">
<condition id="2945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6207" from="1149" to="1125">
<condition id="2947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6209" from="1150" to="1151">
<condition id="2949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6210" from="1151" to="1152">
<condition id="2950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6211" from="1152" to="1153">
<condition id="2952">
<or_exp><and_exp><literal name="tmp_451" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6212" from="1152" to="1188">
<condition id="2951">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6214" from="1153" to="1154">
<condition id="2954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6215" from="1154" to="1155">
<condition id="2955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6216" from="1155" to="1156">
<condition id="2956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6217" from="1156" to="1157">
<condition id="2957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6218" from="1157" to="1158">
<condition id="2958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6219" from="1158" to="1159">
<condition id="2959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6220" from="1159" to="1160">
<condition id="2960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6221" from="1160" to="1161">
<condition id="2961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6222" from="1161" to="1162">
<condition id="2962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6223" from="1162" to="1163">
<condition id="2963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6224" from="1163" to="1164">
<condition id="2964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6225" from="1164" to="1165">
<condition id="2965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6226" from="1165" to="1166">
<condition id="2966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6227" from="1166" to="1167">
<condition id="2967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6228" from="1167" to="1168">
<condition id="2968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6229" from="1168" to="1169">
<condition id="2969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6230" from="1169" to="1170">
<condition id="2970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6231" from="1170" to="1171">
<condition id="2971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6232" from="1171" to="1172">
<condition id="2972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6233" from="1172" to="1173">
<condition id="2973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6234" from="1173" to="1174">
<condition id="2974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6235" from="1174" to="1175">
<condition id="2975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6236" from="1175" to="1176">
<condition id="2976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6237" from="1176" to="1177">
<condition id="2977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6238" from="1177" to="1178">
<condition id="2978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6239" from="1178" to="1179">
<condition id="2979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6240" from="1179" to="1180">
<condition id="2980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6241" from="1180" to="1181">
<condition id="2981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6242" from="1181" to="1182">
<condition id="2982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6243" from="1182" to="1183">
<condition id="2983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6244" from="1183" to="1184">
<condition id="2984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6245" from="1184" to="1185">
<condition id="2985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6246" from="1185" to="1186">
<condition id="2986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6247" from="1186" to="1187">
<condition id="2987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6248" from="1187" to="1196">
<condition id="2988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6250" from="1188" to="1189">
<condition id="2990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6251" from="1189" to="1190">
<condition id="2991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6252" from="1190" to="1191">
<condition id="2992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6253" from="1191" to="1192">
<condition id="2993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6254" from="1192" to="1193">
<condition id="2994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6255" from="1193" to="1194">
<condition id="2995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6256" from="1194" to="1195">
<condition id="2996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6257" from="1195" to="1187">
<condition id="2997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6259" from="1196" to="1197">
<condition id="2999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6260" from="1197" to="1198">
<condition id="3000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6261" from="1198" to="1199">
<condition id="3001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6262" from="1199" to="1200">
<condition id="3002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6263" from="1200" to="1201">
<condition id="3003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6264" from="1201" to="1202">
<condition id="3004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6265" from="1202" to="1378">
<condition id="3005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6267" from="1203" to="1204">
<condition id="3007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6268" from="1204" to="1205">
<condition id="3008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6269" from="1205" to="1206">
<condition id="3009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6270" from="1206" to="1207">
<condition id="3010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6271" from="1207" to="1208">
<condition id="3011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6272" from="1208" to="1209">
<condition id="3012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6273" from="1209" to="1210">
<condition id="3013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6274" from="1210" to="1211">
<condition id="3014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6275" from="1211" to="1212">
<condition id="3015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6276" from="1212" to="1213">
<condition id="3016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6277" from="1213" to="1214">
<condition id="3017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6278" from="1214" to="1215">
<condition id="3018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6279" from="1215" to="1216">
<condition id="3019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6280" from="1216" to="1217">
<condition id="3020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6281" from="1217" to="1218">
<condition id="3021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6282" from="1218" to="1219">
<condition id="3022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6283" from="1219" to="1220">
<condition id="3023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6284" from="1220" to="1221">
<condition id="3024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6285" from="1221" to="1222">
<condition id="3025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6286" from="1222" to="1223">
<condition id="3026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6287" from="1223" to="1224">
<condition id="3027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6288" from="1224" to="1225">
<condition id="3028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6289" from="1225" to="1226">
<condition id="3029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6290" from="1226" to="1227">
<condition id="3030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6291" from="1227" to="1228">
<condition id="3031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6292" from="1228" to="1229">
<condition id="3032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6293" from="1229" to="1230">
<condition id="3033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6294" from="1230" to="1231">
<condition id="3034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6295" from="1231" to="1232">
<condition id="3035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6296" from="1232" to="1233">
<condition id="3036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6297" from="1233" to="1234">
<condition id="3037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6298" from="1234" to="1235">
<condition id="3038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6299" from="1235" to="1236">
<condition id="3039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6300" from="1236" to="1237">
<condition id="3040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6301" from="1237" to="1238">
<condition id="3041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6302" from="1238" to="1239">
<condition id="3042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6303" from="1239" to="1240">
<condition id="3043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6304" from="1240" to="1241">
<condition id="3044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6305" from="1241" to="1242">
<condition id="3045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6306" from="1242" to="1243">
<condition id="3046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6307" from="1243" to="1244">
<condition id="3047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6308" from="1244" to="1245">
<condition id="3048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6309" from="1245" to="1246">
<condition id="3049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6310" from="1246" to="1247">
<condition id="3050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6311" from="1247" to="1248">
<condition id="3051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6312" from="1248" to="1249">
<condition id="3052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6313" from="1249" to="1250">
<condition id="3053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6314" from="1250" to="1251">
<condition id="3054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6315" from="1251" to="1252">
<condition id="3055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6316" from="1252" to="1253">
<condition id="3056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6317" from="1253" to="1254">
<condition id="3057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6318" from="1254" to="1255">
<condition id="3058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6319" from="1255" to="1256">
<condition id="3059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6320" from="1256" to="1257">
<condition id="3060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6321" from="1257" to="1258">
<condition id="3061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6322" from="1258" to="1259">
<condition id="3062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6323" from="1259" to="1260">
<condition id="3063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6324" from="1260" to="1261">
<condition id="3064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6325" from="1261" to="1262">
<condition id="3065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6326" from="1262" to="1263">
<condition id="3066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6327" from="1263" to="1264">
<condition id="3067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6328" from="1264" to="1265">
<condition id="3068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6329" from="1265" to="1266">
<condition id="3069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6330" from="1266" to="1267">
<condition id="3070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6331" from="1267" to="1268">
<condition id="3071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6332" from="1268" to="1269">
<condition id="3072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6333" from="1269" to="1270">
<condition id="3073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6334" from="1270" to="1271">
<condition id="3074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6335" from="1271" to="1272">
<condition id="3075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6336" from="1272" to="1273">
<condition id="3076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6337" from="1273" to="1274">
<condition id="3077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6338" from="1274" to="1275">
<condition id="3078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6339" from="1275" to="1276">
<condition id="3079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6340" from="1276" to="1277">
<condition id="3080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6341" from="1277" to="1278">
<condition id="3081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6342" from="1278" to="1279">
<condition id="3082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6343" from="1279" to="1280">
<condition id="3083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6344" from="1280" to="1281">
<condition id="3084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6345" from="1281" to="1282">
<condition id="3085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6346" from="1282" to="1283">
<condition id="3086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6347" from="1283" to="1284">
<condition id="3087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6348" from="1284" to="1285">
<condition id="3088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6349" from="1285" to="1286">
<condition id="3089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6350" from="1286" to="1287">
<condition id="3090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6351" from="1287" to="1288">
<condition id="3091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6352" from="1288" to="1289">
<condition id="3092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6353" from="1289" to="1290">
<condition id="3093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6354" from="1290" to="1291">
<condition id="3094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6355" from="1291" to="1292">
<condition id="3095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6356" from="1292" to="1293">
<condition id="3096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6357" from="1293" to="1294">
<condition id="3097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6358" from="1294" to="1295">
<condition id="3098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6359" from="1295" to="1296">
<condition id="3099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6360" from="1296" to="1297">
<condition id="3100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6361" from="1297" to="1298">
<condition id="3101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6362" from="1298" to="1299">
<condition id="3102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6363" from="1299" to="1300">
<condition id="3103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6364" from="1300" to="1301">
<condition id="3104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6365" from="1301" to="1302">
<condition id="3105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6366" from="1302" to="1303">
<condition id="3106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6367" from="1303" to="1304">
<condition id="3107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6368" from="1304" to="1305">
<condition id="3108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6369" from="1305" to="1306">
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6370" from="1306" to="1307">
<condition id="3110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6371" from="1307" to="1308">
<condition id="3111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6372" from="1308" to="1309">
<condition id="3112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6373" from="1309" to="1310">
<condition id="3113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6374" from="1310" to="1311">
<condition id="3114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6375" from="1311" to="1312">
<condition id="3115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6376" from="1312" to="1313">
<condition id="3116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6377" from="1313" to="1314">
<condition id="3117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6378" from="1314" to="1315">
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6379" from="1315" to="1340">
<condition id="3121">
<or_exp><and_exp><literal name="exitcond4_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6380" from="1315" to="1316">
<condition id="3123">
<or_exp><and_exp><literal name="exitcond4_i3" val="0"/>
<literal name="tmp_279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6381" from="1315" to="1339">
<condition id="3122">
<or_exp><and_exp><literal name="exitcond4_i3" val="0"/>
<literal name="tmp_279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6383" from="1316" to="1317">
<condition id="3125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6384" from="1317" to="1318">
<condition id="3126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6385" from="1318" to="1319">
<condition id="3127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6386" from="1319" to="1320">
<condition id="3128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6387" from="1320" to="1321">
<condition id="3129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6388" from="1321" to="1322">
<condition id="3130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6389" from="1322" to="1323">
<condition id="3131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6390" from="1323" to="1324">
<condition id="3132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6391" from="1324" to="1325">
<condition id="3133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6392" from="1325" to="1326">
<condition id="3134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6393" from="1326" to="1327">
<condition id="3135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6394" from="1327" to="1328">
<condition id="3136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6395" from="1328" to="1329">
<condition id="3137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6396" from="1329" to="1330">
<condition id="3138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6397" from="1330" to="1331">
<condition id="3139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6398" from="1331" to="1332">
<condition id="3140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6399" from="1332" to="1333">
<condition id="3141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6400" from="1333" to="1334">
<condition id="3142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6401" from="1334" to="1335">
<condition id="3143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6402" from="1335" to="1336">
<condition id="3144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6403" from="1336" to="1337">
<condition id="3145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6404" from="1337" to="1338">
<condition id="3146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6405" from="1338" to="1339">
<condition id="3147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6406" from="1339" to="1315">
<condition id="3149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6407" from="1340" to="1341">
<condition id="3151">
<or_exp><and_exp><literal name="exitcond2_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6408" from="1340" to="1342">
<condition id="3150">
<or_exp><and_exp><literal name="exitcond2_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6410" from="1341" to="1340">
<condition id="3154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6412" from="1342" to="1343">
<condition id="3156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6413" from="1343" to="1344">
<condition id="3157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6414" from="1344" to="1345">
<condition id="3158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6415" from="1345" to="1346">
<condition id="3159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6416" from="1346" to="1347">
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6417" from="1347" to="1348">
<condition id="3161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6418" from="1348" to="1349">
<condition id="3163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6419" from="1349" to="1350">
<condition id="3166">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6420" from="1349" to="1351">
<condition id="3165">
<or_exp><and_exp><literal name="exitcond1_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6422" from="1350" to="1349">
<condition id="3169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6423" from="1351" to="1352">
<condition id="3171">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6431" from="1351" to="1358">
<condition id="3182">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6424" from="1352" to="1353">
<condition id="3172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6425" from="1353" to="1354">
<condition id="3173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6426" from="1354" to="1355">
<condition id="3174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6427" from="1355" to="1356">
<condition id="3175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6428" from="1356" to="1357">
<condition id="3176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6429" from="1357" to="1352">
<condition id="3178">
<or_exp><and_exp><literal name="tmp_321" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6430" from="1357" to="1351">
<condition id="3180">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6432" from="1358" to="1359">
<condition id="3184">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6433" from="1358" to="1371">
<condition id="3183">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6435" from="1359" to="1360">
<condition id="3186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6436" from="1360" to="1361">
<condition id="3187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6437" from="1361" to="1362">
<condition id="3188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6438" from="1362" to="1363">
<condition id="3189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6439" from="1363" to="1364">
<condition id="3190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6440" from="1364" to="1365">
<condition id="3191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6441" from="1365" to="1366">
<condition id="3192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6442" from="1366" to="1367">
<condition id="3193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6443" from="1367" to="1368">
<condition id="3194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6444" from="1368" to="1369">
<condition id="3195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6445" from="1369" to="1370">
<condition id="3196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6446" from="1370" to="1371">
<condition id="3197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6447" from="1371" to="1358">
<condition id="3200">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
<literal name="tmp_479" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6448" from="1371" to="1372">
<condition id="3198">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6450" from="1372" to="1373">
<condition id="3202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6451" from="1373" to="1374">
<condition id="3203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6452" from="1374" to="1375">
<condition id="3204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6453" from="1375" to="1376">
<condition id="3205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6454" from="1376" to="1377">
<condition id="3206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6455" from="1377" to="1378">
<condition id="3207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6456" from="1378" to="700">
<condition id="3209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="1379" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %parameters_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %parameters)

]]></node>
<StgValue><ssdm name="parameters_read"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

]]></node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %out_frame_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_frame)

]]></node>
<StgValue><ssdm name="out_frame_read"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %data_array_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_array)

]]></node>
<StgValue><ssdm name="data_array_read"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %parameters_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="33" op_0_bw="30">
<![CDATA[
:5  %tmp_5_cast = zext i30 %tmp_1 to i33

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="33" op_0_bw="32">
<![CDATA[
:6  %tmp_9_cast = sext i32 %out_frame_read to i33

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_array_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="31" op_0_bw="30">
<![CDATA[
:8  %tmp_39_cast = zext i30 %tmp_5 to i31

]]></node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem_offset1), !map !49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem_offset), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem_offset, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %out_frame, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %data_array, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(float* %gmem_offset1, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %parameters, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %init_read, label %.preheader9, label %.preheader5.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="32">
<![CDATA[
.preheader5.preheader:0  %M = alloca i1

]]></node>
<StgValue><ssdm name="M"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="32">
<![CDATA[
.preheader5.preheader:1  %M_s = alloca i1

]]></node>
<StgValue><ssdm name="M_s"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:2  %sorted_F_1 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:3  %sorted_F_1_3 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1_3"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:4  %sorted_weight_1 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:5  %sorted_weight_1_3 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1_3"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="32">
<![CDATA[
.preheader5.preheader:6  %M_2 = alloca i1

]]></node>
<StgValue><ssdm name="M_2"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="32">
<![CDATA[
.preheader5.preheader:7  %M_2_1 = alloca i1

]]></node>
<StgValue><ssdm name="M_2_1"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:8  %sorted_F_1_7 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1_7"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:9  %sorted_F_1_11 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1_11"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:10  %sorted_weight_1_7 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1_7"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:11  %sorted_weight_1_11 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1_11"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:12  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader5:0  %idxRow2 = phi i8 [ 0, %.preheader5.preheader ], [ %idxRow_1, %.preheader ]

]]></node>
<StgValue><ssdm name="idxRow2"/></StgValue>
</operation>

<operation id="1417" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5:1  %exitcond1 = icmp eq i8 %idxRow2, -16

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="1418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1419" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5:3  %idxRow_1 = add i8 %idxRow2, 1

]]></node>
<StgValue><ssdm name="idxRow_1"/></StgValue>
</operation>

<operation id="1420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond1, label %.loopexit, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:0  %p_shl1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %idxRow2, i8 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="1422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader:1  %p_shl1_cast = zext i16 %p_shl1 to i17

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="1423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader.preheader:2  %p_shl2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %idxRow2, i6 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="1424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="17" op_0_bw="14">
<![CDATA[
.preheader.preheader:3  %p_shl2_cast = zext i14 %p_shl2 to i17

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="1425" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:4  %tmp_4 = add i17 %p_shl1_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:5  %p_lshr_f1_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %tmp_4, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f1_cast"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="31" op_0_bw="16">
<![CDATA[
.preheader.preheader:6  %tmp_21 = zext i16 %p_lshr_f1_cast to i31

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1428" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.preheader:7  %tmp_25 = add i31 %tmp_21, %tmp_39_cast

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="31">
<![CDATA[
.preheader.preheader:8  %tmp_28 = zext i31 %tmp_25 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:9  %gmem_addr = getelementptr i32* %gmem, i64 %tmp_28

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  %p_rd_req72 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req72"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1432" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  %p_rd_req72 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req72"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1433" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  %p_rd_req72 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req72"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1434" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  %p_rd_req72 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req72"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1435" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  %p_rd_req72 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req72"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1436" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  %p_rd_req72 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req72"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1437" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:10  %p_rd_req72 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req72"/></StgValue>
</operation>

<operation id="1438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %idxCols3 = phi i8 [ 0, %.preheader.preheader ], [ %idxCols_1, %.preheader.backedge ]

]]></node>
<StgValue><ssdm name="idxCols3"/></StgValue>
</operation>

<operation id="1440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1">
<![CDATA[
.preheader:1  %M_load = load i1* %M

]]></node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="1441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1">
<![CDATA[
.preheader:2  %M_load_16 = load i1* %M_s

]]></node>
<StgValue><ssdm name="M_load_16"/></StgValue>
</operation>

<operation id="1442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader:3  %sorted_F_1_load = load float* %sorted_F_1

]]></node>
<StgValue><ssdm name="sorted_F_1_load"/></StgValue>
</operation>

<operation id="1443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader:4  %sorted_F_1_3_load = load float* %sorted_F_1_3

]]></node>
<StgValue><ssdm name="sorted_F_1_3_load"/></StgValue>
</operation>

<operation id="1444" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader:5  %sorted_weight_1_load = load float* %sorted_weight_1

]]></node>
<StgValue><ssdm name="sorted_weight_1_load"/></StgValue>
</operation>

<operation id="1445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
.preheader:6  %sorted_weight_1_3_load = load float* %sorted_weight_1_3

]]></node>
<StgValue><ssdm name="sorted_weight_1_3_load"/></StgValue>
</operation>

<operation id="1446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1">
<![CDATA[
.preheader:7  %M_2_load = load i1* %M_2

]]></node>
<StgValue><ssdm name="M_2_load"/></StgValue>
</operation>

<operation id="1447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1">
<![CDATA[
.preheader:8  %M_2_1_load = load i1* %M_2_1

]]></node>
<StgValue><ssdm name="M_2_1_load"/></StgValue>
</operation>

<operation id="1448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32">
<![CDATA[
.preheader:9  %sorted_F_1_7_load = load float* %sorted_F_1_7

]]></node>
<StgValue><ssdm name="sorted_F_1_7_load"/></StgValue>
</operation>

<operation id="1449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader:10  %sorted_F_1_11_load = load float* %sorted_F_1_11

]]></node>
<StgValue><ssdm name="sorted_F_1_11_load"/></StgValue>
</operation>

<operation id="1450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader:11  %sorted_weight_1_7_load = load float* %sorted_weight_1_7

]]></node>
<StgValue><ssdm name="sorted_weight_1_7_load"/></StgValue>
</operation>

<operation id="1451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32">
<![CDATA[
.preheader:12  %sorted_weight_1_11_load = load float* %sorted_weight_1_11

]]></node>
<StgValue><ssdm name="sorted_weight_1_11_load"/></StgValue>
</operation>

<operation id="1452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="16" op_0_bw="8">
<![CDATA[
.preheader:13  %idxCols3_cast = zext i8 %idxCols3 to i16

]]></node>
<StgValue><ssdm name="idxCols3_cast"/></StgValue>
</operation>

<operation id="1453" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:14  %exitcond = icmp eq i8 %idxCols3, -96

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:15  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:16  %idxCols_1 = add i8 %idxCols3, 1

]]></node>
<StgValue><ssdm name="idxCols_1"/></StgValue>
</operation>

<operation id="1456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:17  br i1 %exitcond, label %.preheader5, label %42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %i_2 = add i16 %idxCols3_cast, %p_lshr_f1_cast

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1458" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="1459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="32">
<![CDATA[
:2  %tmp_43 = trunc i32 %val_1 to i8

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %pixel_assign_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val_1, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="pixel_assign_2"/></StgValue>
</operation>

<operation id="1461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:4  %pos_assign = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %i_2, i1 false)

]]></node>
<StgValue><ssdm name="pos_assign"/></StgValue>
</operation>

<operation id="1462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %meminst.i21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i21:0  %M_1299_2 = phi i1 [ %M_load_16, %42 ], [ %M_1299_3, %meminst.i21 ]

]]></node>
<StgValue><ssdm name="M_1299_2"/></StgValue>
</operation>

<operation id="1464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i21:1  %M_0_2 = phi i1 [ %M_load, %42 ], [ %M_0_3, %meminst.i21 ]

]]></node>
<StgValue><ssdm name="M_0_2"/></StgValue>
</operation>

<operation id="1465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i21:2  %invdar_i1 = phi i1 [ false, %42 ], [ %not_invdar_i1, %meminst.i21 ]

]]></node>
<StgValue><ssdm name="invdar_i1"/></StgValue>
</operation>

<operation id="1466" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i21:3  %not_invdar_i1 = xor i1 %invdar_i1, true

]]></node>
<StgValue><ssdm name="not_invdar_i1"/></StgValue>
</operation>

<operation id="1467" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i21:4  %M_1299_3 = and i1 %M_1299_2, %not_invdar_i1

]]></node>
<StgValue><ssdm name="M_1299_3"/></StgValue>
</operation>

<operation id="1468" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i21:5  %M_0_3 = and i1 %invdar_i1, %M_0_2

]]></node>
<StgValue><ssdm name="M_0_3"/></StgValue>
</operation>

<operation id="1469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
meminst.i21:6  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_M_str) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i21:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i21:8  br i1 %invdar_i1, label %43, label %meminst.i21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="invdar_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="8">
<![CDATA[
:0  %tmp_7 = zext i8 %tmp_43 to i32

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1473" st_id="12" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="invdar_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1474" st_id="13" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1475" st_id="14" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1476" st_id="15" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1477" st_id="16" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1478" st_id="17" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1479" st_id="18" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1480" st_id="19" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sitofp i32 %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
:2  %p_shl4 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %i_2, i4 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="1482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="21" op_0_bw="20">
<![CDATA[
:3  %p_shl4_cast = zext i20 %p_shl4 to i21

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="1483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:4  %p_shl5 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %i_2, i2 0)

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="1484" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="21" op_0_bw="18">
<![CDATA[
:5  %p_shl5_cast = zext i18 %p_shl5 to i21

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1485" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %tmp_10 = sub i21 %p_shl4_cast, %p_shl5_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="21">
<![CDATA[
:7  %tmp_16_cast = sext i21 %tmp_10 to i32

]]></node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="1487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp_11 = or i21 %tmp_10, 2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="21">
<![CDATA[
:9  %tmp_17_cast = sext i21 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="1489" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="22" op_0_bw="21">
<![CDATA[
:10  %tmp_17_cast_cast_cast = sext i21 %tmp_11 to i22

]]></node>
<StgValue><ssdm name="tmp_17_cast_cast_cast"/></StgValue>
</operation>

<operation id="1490" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="33" op_0_bw="17">
<![CDATA[
:11  %tmp_12_cast = zext i17 %pos_assign to i33

]]></node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="1491" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="18">
<![CDATA[
:12  %tmp_49 = zext i18 %p_shl5 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="19" op_0_bw="18">
<![CDATA[
:13  %tmp_195_cast = zext i18 %p_shl5 to i19

]]></node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="1493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %back_gauss_addr_4 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="back_gauss_addr_4"/></StgValue>
</operation>

<operation id="1494" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_51 = or i18 %p_shl5, 1

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1495" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:16  %tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_51)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1496" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %back_gauss_addr_5 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_55

]]></node>
<StgValue><ssdm name="back_gauss_addr_5"/></StgValue>
</operation>

<operation id="1497" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:18  %tmp_13 = add i21 %tmp_10, 4

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="21">
<![CDATA[
:19  %tmp_19_cast = sext i21 %tmp_13 to i32

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="1499" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %M_1299_4 = phi i1 [ %M_1299_3, %43 ], [ %M_1299_6, %_ifconv35 ]

]]></node>
<StgValue><ssdm name="M_1299_4"/></StgValue>
</operation>

<operation id="1501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %M_0_4 = phi i1 [ %M_0_3, %43 ], [ %M_0_6, %_ifconv35 ]

]]></node>
<StgValue><ssdm name="M_0_4"/></StgValue>
</operation>

<operation id="1502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %j_0_i1 = phi i2 [ 0, %43 ], [ %j, %_ifconv35 ]

]]></node>
<StgValue><ssdm name="j_0_i1"/></StgValue>
</operation>

<operation id="1503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="22" op_0_bw="2">
<![CDATA[
:3  %j_0_i1_cast157_cast_cast = zext i2 %j_0_i1 to i22

]]></node>
<StgValue><ssdm name="j_0_i1_cast157_cast_cast"/></StgValue>
</operation>

<operation id="1504" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %exitcond6_i1 = icmp eq i2 %j_0_i1, -2

]]></node>
<StgValue><ssdm name="exitcond6_i1"/></StgValue>
</operation>

<operation id="1505" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %j = add i2 %j_0_i1, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond6_i1, label %.preheader8.i34, label %_ifconv35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:0  %tmp = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_10, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
_ifconv35:1  %tmp_20 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp, i2 %j_0_i1)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="21">
<![CDATA[
_ifconv35:2  %tmp_26_cast = sext i21 %tmp_20 to i32

]]></node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="1511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="33" op_0_bw="32">
<![CDATA[
_ifconv35:3  %tmp_21_cast = zext i32 %tmp_26_cast to i33

]]></node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="1512" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv35:4  %parameters7_sum = add i33 %tmp_5_cast, %tmp_21_cast

]]></node>
<StgValue><ssdm name="parameters7_sum"/></StgValue>
</operation>

<operation id="1513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="33">
<![CDATA[
_ifconv35:5  %parameters7_sum_cast = zext i33 %parameters7_sum to i64

]]></node>
<StgValue><ssdm name="parameters7_sum_cast"/></StgValue>
</operation>

<operation id="1514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv35:6  %gmem_offset1_addr = getelementptr float* %gmem_offset1, i64 %parameters7_sum_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr"/></StgValue>
</operation>

<operation id="1515" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv35:37  %tmp_24 = add i22 %tmp_17_cast_cast_cast, %j_0_i1_cast157_cast_cast

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1516" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:7  %gmem_offset1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_req"/></StgValue>
</operation>

<operation id="1517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="22">
<![CDATA[
_ifconv35:38  %tmp_31_cast = sext i22 %tmp_24 to i32

]]></node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="1518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="33" op_0_bw="32">
<![CDATA[
_ifconv35:39  %tmp_25_cast1 = zext i32 %tmp_31_cast to i33

]]></node>
<StgValue><ssdm name="tmp_25_cast1"/></StgValue>
</operation>

<operation id="1519" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv35:40  %parameters7_sum8 = add i33 %tmp_5_cast, %tmp_25_cast1

]]></node>
<StgValue><ssdm name="parameters7_sum8"/></StgValue>
</operation>

<operation id="1520" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="33">
<![CDATA[
_ifconv35:41  %parameters7_sum8_cast = zext i33 %parameters7_sum8 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum8_cast"/></StgValue>
</operation>

<operation id="1521" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv35:42  %gmem_offset1_addr_1 = getelementptr float* %gmem_offset1, i64 %parameters7_sum8_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1522" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:7  %gmem_offset1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_req"/></StgValue>
</operation>

<operation id="1523" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:43  %gmem_offset1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_1_req"/></StgValue>
</operation>

<operation id="1524" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:76  %tmp_40 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_13, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
_ifconv35:77  %tmp_46 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_40, i2 %j_0_i1)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1526" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="21">
<![CDATA[
_ifconv35:78  %tmp_49_cast = sext i21 %tmp_46 to i32

]]></node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="1527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="33" op_0_bw="32">
<![CDATA[
_ifconv35:79  %tmp_49_cast1 = zext i32 %tmp_49_cast to i33

]]></node>
<StgValue><ssdm name="tmp_49_cast1"/></StgValue>
</operation>

<operation id="1528" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv35:80  %parameters7_sum9 = add i33 %tmp_5_cast, %tmp_49_cast1

]]></node>
<StgValue><ssdm name="parameters7_sum9"/></StgValue>
</operation>

<operation id="1529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="33">
<![CDATA[
_ifconv35:81  %parameters7_sum9_cast = zext i33 %parameters7_sum9 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum9_cast"/></StgValue>
</operation>

<operation id="1530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv35:82  %gmem_offset1_addr_2 = getelementptr float* %gmem_offset1, i64 %parameters7_sum9_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1531" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:7  %gmem_offset1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_req"/></StgValue>
</operation>

<operation id="1532" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:43  %gmem_offset1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_1_req"/></StgValue>
</operation>

<operation id="1533" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:83  %gmem_offset1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_2_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1534" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:7  %gmem_offset1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_req"/></StgValue>
</operation>

<operation id="1535" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:43  %gmem_offset1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_1_req"/></StgValue>
</operation>

<operation id="1536" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:83  %gmem_offset1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_2_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1537" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:7  %gmem_offset1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_req"/></StgValue>
</operation>

<operation id="1538" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:43  %gmem_offset1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_1_req"/></StgValue>
</operation>

<operation id="1539" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:83  %gmem_offset1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_2_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1540" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:7  %gmem_offset1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_req"/></StgValue>
</operation>

<operation id="1541" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:43  %gmem_offset1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_1_req"/></StgValue>
</operation>

<operation id="1542" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:83  %gmem_offset1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1543" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:7  %gmem_offset1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_req"/></StgValue>
</operation>

<operation id="1544" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:43  %gmem_offset1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_1_req"/></StgValue>
</operation>

<operation id="1545" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:83  %gmem_offset1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_2_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1546" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:8  %gmem_offset1_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_read"/></StgValue>
</operation>

<operation id="1547" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:43  %gmem_offset1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_1_req"/></StgValue>
</operation>

<operation id="1548" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:83  %gmem_offset1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_2_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1549" st_id="29" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1550" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:44  %gmem_offset1_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_1_read"/></StgValue>
</operation>

<operation id="1551" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:83  %gmem_offset1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_2_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1552" st_id="30" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1553" st_id="30" stage="28" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1554" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:84  %gmem_offset1_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_2)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_2_read"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1555" st_id="31" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1556" st_id="31" stage="27" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:75  %alpha_w_load = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load"/></StgValue>
</operation>

<operation id="1558" st_id="31" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1559" st_id="31" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1560" st_id="32" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1561" st_id="32" stage="26" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1562" st_id="32" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1563" st_id="32" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1564" st_id="33" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1565" st_id="33" stage="25" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1566" st_id="33" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1567" st_id="33" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1568" st_id="34" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1569" st_id="34" stage="24" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1570" st_id="34" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1571" st_id="34" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1572" st_id="35" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1573" st_id="35" stage="23" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1574" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ifconv35:64  %tmp_81 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %i_2, i2 %j_0_i1)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1575" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="18">
<![CDATA[
_ifconv35:65  %tmp_92 = zext i18 %tmp_81 to i64

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1576" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:66  %back_gauss_addr_2 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_92

]]></node>
<StgValue><ssdm name="back_gauss_addr_2"/></StgValue>
</operation>

<operation id="1577" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="18">
<![CDATA[
_ifconv35:67  %back_gauss_load = load i1* %back_gauss_addr_2, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="1578" st_id="35" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1579" st_id="35" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1580" st_id="36" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1581" st_id="36" stage="22" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1582" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="18">
<![CDATA[
_ifconv35:67  %back_gauss_load = load i1* %back_gauss_addr_2, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="1583" st_id="36" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1584" st_id="36" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1585" st_id="37" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:9  %x_assign_s = fsub float %tmp_s, %gmem_offset1_addr_read

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="1586" st_id="37" stage="21" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1587" st_id="37" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1588" st_id="37" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1589" st_id="38" stage="20" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1590" st_id="38" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1591" st_id="38" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1592" st_id="39" stage="19" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1593" st_id="39" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1594" st_id="39" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1595" st_id="40" stage="18" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1596" st_id="40" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1597" st_id="40" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1598" st_id="41" stage="17" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1599" st_id="41" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1600" st_id="41" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1601" st_id="42" stage="16" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1602" st_id="42" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1603" st_id="42" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1604" st_id="43" stage="15" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1605" st_id="43" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1606" st_id="43" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1607" st_id="44" stage="14" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1608" st_id="44" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1609" st_id="44" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1610" st_id="45" stage="13" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1611" st_id="45" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1612" st_id="45" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1613" st_id="46" stage="12" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1614" st_id="46" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1615" st_id="46" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1616" st_id="47" stage="11" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1617" st_id="47" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1618" st_id="47" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1619" st_id="48" stage="10" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1620" st_id="48" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1621" st_id="48" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1622" st_id="49" stage="9" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1623" st_id="49" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1624" st_id="49" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1625" st_id="50" stage="8" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1626" st_id="50" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1627" st_id="50" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1628" st_id="51" stage="7" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1629" st_id="51" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1630" st_id="51" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1631" st_id="52" stage="6" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1632" st_id="52" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1633" st_id="52" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1634" st_id="53" stage="5" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1635" st_id="53" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1636" st_id="53" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1637" st_id="54" stage="4" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1638" st_id="54" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1639" st_id="54" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1640" st_id="55" stage="3" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1641" st_id="55" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1642" st_id="55" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1643" st_id="56" stage="2" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1644" st_id="56" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1645" st_id="56" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1646" st_id="57" stage="1" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:45  %tmp_i1 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1647" st_id="57" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1648" st_id="57" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1649" st_id="58" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:46  %tmp_26 = fpext float %tmp_i1 to double

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1650" st_id="58" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1651" st_id="58" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1652" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:10  %p_Val2_s = bitcast float %x_assign_s to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1653" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:11  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1654" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:12  %loc_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="1655" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="23" op_0_bw="32">
<![CDATA[
_ifconv35:13  %loc_V_7 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="1656" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:16  %tmp_i_i_i96_cast = zext i8 %loc_V_6 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i96_cast"/></StgValue>
</operation>

<operation id="1657" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv35:17  %sh_assign = add i9 -127, %tmp_i_i_i96_cast

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="1658" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv35:18  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="1659" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:19  %tmp_4_i_i1 = sub i8 127, %loc_V_6

]]></node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="1660" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:20  %tmp_4_i_i99_cast = sext i8 %tmp_4_i_i1 to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i99_cast"/></StgValue>
</operation>

<operation id="1661" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv35:21  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i99_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="1662" st_id="59" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:46  %tmp_26 = fpext float %tmp_i1 to double

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1663" st_id="59" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1664" st_id="59" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1665" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv35:14  %p_Result_5 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_7) nounwind

]]></node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1666" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3218">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="78" op_0_bw="24">
<![CDATA[
_ifconv35:15  %tmp_2_i_i1 = zext i24 %p_Result_5 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="1667" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3220">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="9">
<![CDATA[
_ifconv35:22  %sh_assign_1_i100_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i100_cast"/></StgValue>
</operation>

<operation id="1668" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3215">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="24" op_0_bw="9">
<![CDATA[
_ifconv35:23  %sh_assign_1_i100_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i100_cast_cast"/></StgValue>
</operation>

<operation id="1669" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3219">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="78" op_0_bw="32">
<![CDATA[
_ifconv35:24  %tmp_6_i_i1 = zext i32 %sh_assign_1_i100_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>

<operation id="1670" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv35:25  %tmp_7_i_i1 = lshr i24 %p_Result_5, %sh_assign_1_i100_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>

<operation id="1671" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3217">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv35:26  %tmp_9_i_i1 = shl i78 %tmp_2_i_i1, %tmp_6_i_i1

]]></node>
<StgValue><ssdm name="tmp_9_i_i1"/></StgValue>
</operation>

<operation id="1672" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3213">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv35:27  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i1, i32 23)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1673" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3212">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="1">
<![CDATA[
_ifconv35:28  %tmp_78 = zext i1 %tmp_82 to i32

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1674" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3216">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:29  %tmp_80 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i1, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1675" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:30  %p_Val2_3 = select i1 %isNeg, i32 %tmp_78, i32 %tmp_80

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="1676" st_id="60" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:46  %tmp_26 = fpext float %tmp_i1 to double

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1677" st_id="60" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:85  %tmp_50 = fdiv float %alpha_w_load, %gmem_offset1_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1678" st_id="60" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:88  %tmp_65 = fdiv float %gmem_offset1_addr_2_read, %gmem_offset1_addr_1_read

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1679" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3222">
<or_exp><and_exp><literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:31  %p_Val2_7_i_i1 = sub i32 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i1"/></StgValue>
</operation>

<operation id="1680" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:32  %p_Val2_5 = select i1 %p_Result_4, i32 %p_Val2_7_i_i1, i32 %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1681" st_id="61" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1682" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="2">
<![CDATA[
_ifconv35:63  %tmp_36 = zext i2 %j_0_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1683" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="2">
<![CDATA[
_ifconv35:68  %tmp_102 = trunc i2 %j_0_i1 to i1

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1684" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:86  %akt_addr = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="akt_addr"/></StgValue>
</operation>

<operation id="1685" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv35:87  store float %tmp_50, float* %akt_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:89  %F_addr = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="F_addr"/></StgValue>
</operation>

<operation id="1687" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv35:90  store float %tmp_65, float* %F_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1688" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:33  %neg_i1 = sub i32 0, %p_Val2_5

]]></node>
<StgValue><ssdm name="neg_i1"/></StgValue>
</operation>

<operation id="1689" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:34  %abscond_i1 = icmp sgt i32 %p_Val2_5, 0

]]></node>
<StgValue><ssdm name="abscond_i1"/></StgValue>
</operation>

<operation id="1690" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:35  %abs_i1 = select i1 %abscond_i1, i32 %p_Val2_5, i32 %neg_i1

]]></node>
<StgValue><ssdm name="abs_i1"/></StgValue>
</operation>

<operation id="1691" st_id="62" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1692" st_id="63" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1693" st_id="63" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1694" st_id="64" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1695" st_id="64" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1696" st_id="65" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1697" st_id="65" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1698" st_id="66" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1699" st_id="66" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1700" st_id="67" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1701" st_id="67" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1702" st_id="68" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1703" st_id="68" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1704" st_id="69" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1705" st_id="69" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1706" st_id="70" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:36  %tmp_22 = sitofp i32 %abs_i1 to double

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1707" st_id="70" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:47  %tmp_27 = fmul double %tmp_26, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1708" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="64" op_0_bw="64">
<![CDATA[
_ifconv35:48  %tmp_30_to_int = bitcast double %tmp_22 to i64

]]></node>
<StgValue><ssdm name="tmp_30_to_int"/></StgValue>
</operation>

<operation id="1709" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:49  %tmp_23 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_30_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1710" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="52" op_0_bw="64">
<![CDATA[
_ifconv35:50  %tmp_84 = trunc i64 %tmp_30_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1711" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="64">
<![CDATA[
_ifconv35:51  %tmp_34_to_int = bitcast double %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_34_to_int"/></StgValue>
</operation>

<operation id="1712" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:52  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_34_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1713" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="52" op_0_bw="64">
<![CDATA[
_ifconv35:53  %tmp_86 = trunc i64 %tmp_34_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1714" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv35:54  %notlhs = icmp ne i11 %tmp_23, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="1715" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv35:55  %notrhs = icmp eq i52 %tmp_84, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="1716" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:56  %tmp_31 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1717" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv35:57  %notlhs1 = icmp ne i11 %tmp_29, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="1718" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv35:58  %notrhs1 = icmp eq i52 %tmp_86, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="1719" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:59  %tmp_32 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1720" st_id="71" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:61  %tmp_34 = fcmp olt double %tmp_22, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1721" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:60  %tmp_33 = and i1 %tmp_31, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1722" st_id="72" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:61  %tmp_34 = fcmp olt double %tmp_22, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1723" st_id="73" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:61  %tmp_34 = fcmp olt double %tmp_22, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1724" st_id="74" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:61  %tmp_34 = fcmp olt double %tmp_22, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1725" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:62  %tmp_35 = and i1 %tmp_33, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1726" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:70  %sel_tmp2 = and i1 %back_gauss_load, %tmp_35

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1727" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:69  %not_j_0_i1_t = xor i1 %tmp_102, true

]]></node>
<StgValue><ssdm name="not_j_0_i1_t"/></StgValue>
</operation>

<operation id="1728" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:71  %sel_tmp3 = and i1 %sel_tmp2, %tmp_102

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="1729" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:72  %M_1299_6 = or i1 %sel_tmp3, %M_1299_4

]]></node>
<StgValue><ssdm name="M_1299_6"/></StgValue>
</operation>

<operation id="1730" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:73  %sel_tmp4 = and i1 %sel_tmp2, %not_j_0_i1_t

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="1731" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:74  %M_0_6 = or i1 %sel_tmp4, %M_0_4

]]></node>
<StgValue><ssdm name="M_0_6"/></StgValue>
</operation>

<operation id="1732" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0">
<![CDATA[
_ifconv35:91  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1733" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i34:0  %max_val_3 = phi i2 [ %j_2, %_ifconv44 ], [ 0, %44 ]

]]></node>
<StgValue><ssdm name="max_val_3"/></StgValue>
</operation>

<operation id="1734" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i34:1  %min_val_0_i1 = phi i32 [ %min_val_1, %_ifconv44 ], [ 10, %44 ]

]]></node>
<StgValue><ssdm name="min_val_0_i1"/></StgValue>
</operation>

<operation id="1735" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i34:2  %max_val_0_i1 = phi i32 [ %min_val_2, %_ifconv44 ], [ 10, %44 ]

]]></node>
<StgValue><ssdm name="max_val_0_i1"/></StgValue>
</operation>

<operation id="1736" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i34:3  %min_F_0_i1 = phi float [ %min_F_1, %_ifconv44 ], [ 1.000000e+03, %44 ]

]]></node>
<StgValue><ssdm name="min_F_0_i1"/></StgValue>
</operation>

<operation id="1737" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i34:4  %max_F_0_i1 = phi float [ %max_F_3, %_ifconv44 ], [ 0.000000e+00, %44 ]

]]></node>
<StgValue><ssdm name="max_F_0_i1"/></StgValue>
</operation>

<operation id="1738" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="2">
<![CDATA[
.preheader8.i34:5  %max_val_3_cast = zext i2 %max_val_3 to i32

]]></node>
<StgValue><ssdm name="max_val_3_cast"/></StgValue>
</operation>

<operation id="1739" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i34:6  %exitcond5_i1 = icmp eq i2 %max_val_3, -2

]]></node>
<StgValue><ssdm name="exitcond5_i1"/></StgValue>
</operation>

<operation id="1740" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8.i34:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1741" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i34:8  %j_2 = add i2 %max_val_3, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1742" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i34:9  br i1 %exitcond5_i1, label %45, label %_ifconv44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond5_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="64" op_0_bw="2">
<![CDATA[
_ifconv44:0  %tmp_48 = zext i2 %max_val_3 to i64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1744" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond5_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="2">
<![CDATA[
_ifconv44:1  %tmp_143 = trunc i2 %max_val_3 to i1

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1745" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond5_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv44:3  %F_addr_1 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="F_addr_1"/></StgValue>
</operation>

<operation id="1746" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond5_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="1">
<![CDATA[
_ifconv44:4  %max_F_11 = load float* %F_addr_1, align 4

]]></node>
<StgValue><ssdm name="max_F_11"/></StgValue>
</operation>

<operation id="1747" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_138 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %max_val_0_i1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1748" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp1 = icmp slt i31 %tmp_138, 1

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="1749" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp1, label %46, label %50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1750" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond5_i1" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_77 = add nsw i32 %min_val_0_i1, %tmp_16_cast

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1751" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond5_i1" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_54 = add nsw i32 %max_val_0_i1, %tmp_16_cast

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1752" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="1">
<![CDATA[
_ifconv44:4  %max_F_11 = load float* %F_addr_1, align 4

]]></node>
<StgValue><ssdm name="max_F_11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1753" st_id="79" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:18  %tmp_156 = fcmp ogt float %max_F_11, %max_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1754" st_id="79" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:32  %tmp_166 = fcmp olt float %max_F_11, %min_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1755" st_id="80" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:18  %tmp_156 = fcmp ogt float %max_F_11, %max_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1756" st_id="80" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:32  %tmp_166 = fcmp olt float %max_F_11, %min_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1757" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32">
<![CDATA[
_ifconv44:5  %max_F_to_int = bitcast float %max_F_11 to i32

]]></node>
<StgValue><ssdm name="max_F_to_int"/></StgValue>
</operation>

<operation id="1758" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv44:6  %tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1759" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="23" op_0_bw="32">
<![CDATA[
_ifconv44:7  %tmp_147 = trunc i32 %max_F_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1760" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32">
<![CDATA[
_ifconv44:8  %max_F_0_i1_to_int = bitcast float %max_F_0_i1 to i32

]]></node>
<StgValue><ssdm name="max_F_0_i1_to_int"/></StgValue>
</operation>

<operation id="1761" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv44:9  %tmp_149 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_0_i1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1762" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="23" op_0_bw="32">
<![CDATA[
_ifconv44:10  %tmp_152 = trunc i32 %max_F_0_i1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1763" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv44:11  %notlhs4 = icmp ne i8 %tmp_145, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="1764" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv44:12  %notrhs4 = icmp eq i23 %tmp_147, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="1765" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:13  %tmp_153 = or i1 %notrhs4, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1766" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv44:14  %notlhs5 = icmp ne i8 %tmp_149, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="1767" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv44:15  %notrhs5 = icmp eq i23 %tmp_152, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="1768" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:16  %tmp_154 = or i1 %notrhs5, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1769" st_id="81" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:18  %tmp_156 = fcmp ogt float %max_F_11, %max_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1770" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
_ifconv44:25  %min_F_0_i1_to_int = bitcast float %min_F_0_i1 to i32

]]></node>
<StgValue><ssdm name="min_F_0_i1_to_int"/></StgValue>
</operation>

<operation id="1771" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv44:26  %tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %min_F_0_i1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1772" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="23" op_0_bw="32">
<![CDATA[
_ifconv44:27  %tmp_161 = trunc i32 %min_F_0_i1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1773" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv44:28  %notlhs7 = icmp ne i8 %tmp_160, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="1774" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv44:29  %notrhs7 = icmp eq i23 %tmp_161, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="1775" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:30  %tmp_164 = or i1 %notrhs7, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1776" st_id="81" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:32  %tmp_166 = fcmp olt float %max_F_11, %min_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1777" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv44:2  %M_load_phi = select i1 %tmp_143, i1 %M_1299_4, i1 %M_0_4

]]></node>
<StgValue><ssdm name="M_load_phi"/></StgValue>
</operation>

<operation id="1778" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:17  %tmp_155 = and i1 %tmp_153, %tmp_154

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1779" st_id="82" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:18  %tmp_156 = fcmp ogt float %max_F_11, %max_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1780" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:19  %tmp_157 = and i1 %tmp_155, %tmp_156

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1781" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:31  %tmp_165 = and i1 %tmp_153, %tmp_164

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1782" st_id="82" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:32  %tmp_166 = fcmp olt float %max_F_11, %min_F_0_i1

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1783" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:33  %tmp_167 = and i1 %tmp_165, %tmp_166

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1784" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:20  %sel_tmp6 = and i1 %M_load_phi, %tmp_157

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="1785" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3224">
<or_exp><and_exp><literal name="M_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:21  %min_val = select i1 %sel_tmp6, i32 %max_val_3_cast, i32 %max_val_0_i1

]]></node>
<StgValue><ssdm name="min_val"/></StgValue>
</operation>

<operation id="1786" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:22  %min_val_2 = select i1 %M_load_phi, i32 %min_val, i32 %max_val_0_i1

]]></node>
<StgValue><ssdm name="min_val_2"/></StgValue>
</operation>

<operation id="1787" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="M_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:23  %max_F_2 = select i1 %sel_tmp6, float %max_F_11, float %max_F_0_i1

]]></node>
<StgValue><ssdm name="max_F_2"/></StgValue>
</operation>

<operation id="1788" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:24  %max_F_3 = select i1 %M_load_phi, float %max_F_2, float %max_F_0_i1

]]></node>
<StgValue><ssdm name="max_F_3"/></StgValue>
</operation>

<operation id="1789" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:34  %min_val_1 = select i1 %tmp_167, i32 %max_val_3_cast, i32 %min_val_0_i1

]]></node>
<StgValue><ssdm name="min_val_1"/></StgValue>
</operation>

<operation id="1790" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:35  %min_F_1 = select i1 %tmp_167, float %max_F_11, float %min_F_0_i1

]]></node>
<StgValue><ssdm name="min_F_1"/></StgValue>
</operation>

<operation id="1791" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="0">
<![CDATA[
_ifconv44:36  br label %.preheader8.i34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1792" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_78_cast = sext i32 %tmp_77 to i33

]]></node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="1793" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum7 = add i33 %tmp_5_cast, %tmp_78_cast

]]></node>
<StgValue><ssdm name="parameters7_sum7"/></StgValue>
</operation>

<operation id="1794" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum7_cast = sext i33 %parameters7_sum7 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum7_cast"/></StgValue>
</operation>

<operation id="1795" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_9 = getelementptr float* %gmem_offset1, i64 %parameters7_sum7_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_9"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1796" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_9, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_9_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1797" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_9, float %tmp_s, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1798" st_id="87" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_9)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1799" st_id="88" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_9)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_9_resp"/></StgValue>
</operation>

<operation id="1800" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_79 = add i32 %min_val_0_i1, %tmp_17_cast

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1801" st_id="89" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_9)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_9_resp"/></StgValue>
</operation>

<operation id="1802" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="33" op_0_bw="32">
<![CDATA[
:10  %tmp_80_cast = sext i32 %tmp_79 to i33

]]></node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="1803" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11  %parameters7_sum10 = add i33 %tmp_5_cast, %tmp_80_cast

]]></node>
<StgValue><ssdm name="parameters7_sum10"/></StgValue>
</operation>

<operation id="1804" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="64" op_0_bw="33">
<![CDATA[
:12  %parameters7_sum10_cast = sext i33 %parameters7_sum10 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum10_cast"/></StgValue>
</operation>

<operation id="1805" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %gmem_offset1_addr_10 = getelementptr float* %gmem_offset1, i64 %parameters7_sum10_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_10"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1806" st_id="90" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_9)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_9_resp"/></StgValue>
</operation>

<operation id="1807" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %gmem_offset1_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_10, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_10_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1808" st_id="91" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_9)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_9_resp"/></StgValue>
</operation>

<operation id="1809" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32">
<![CDATA[
:8  %vinit_load = load float* @vinit, align 4

]]></node>
<StgValue><ssdm name="vinit_load"/></StgValue>
</operation>

<operation id="1810" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_10, float %vinit_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1811" st_id="92" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_10)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1812" st_id="93" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_10)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1813" st_id="94" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_10)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1814" st_id="95" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_10)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_10_resp"/></StgValue>
</operation>

<operation id="1815" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="19" op_0_bw="32">
<![CDATA[
:17  %tmp_219 = trunc i32 %min_val_0_i1 to i19

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1816" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %tmp_226 = add i19 %tmp_219, %tmp_195_cast

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1817" st_id="96" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_10)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_10_resp"/></StgValue>
</operation>

<operation id="1818" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="19">
<![CDATA[
:19  %tmp_484_cast = sext i19 %tmp_226 to i64

]]></node>
<StgValue><ssdm name="tmp_484_cast"/></StgValue>
</operation>

<operation id="1819" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %matchsum_addr_3 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_484_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_3"/></StgValue>
</operation>

<operation id="1820" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:21  store i8 1, i8* %matchsum_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1821" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge14.i48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1822" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2">
<![CDATA[
._crit_edge14.i48:0  %j3_0_i1 = phi i2 [ 0, %50 ], [ %j_5, %52 ], [ %j_5, %51 ]

]]></node>
<StgValue><ssdm name="j3_0_i1"/></StgValue>
</operation>

<operation id="1823" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge14.i48:1  %matchsumtot_0_i1 = phi float [ 0.000000e+00, %50 ], [ %matchsumtot, %52 ], [ %matchsumtot_0_i1, %51 ]

]]></node>
<StgValue><ssdm name="matchsumtot_0_i1"/></StgValue>
</operation>

<operation id="1824" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge14.i48:2  %j3_0_i1_cast = zext i2 %j3_0_i1 to i32

]]></node>
<StgValue><ssdm name="j3_0_i1_cast"/></StgValue>
</operation>

<operation id="1825" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i48:3  %exitcond3_i1 = icmp eq i2 %j3_0_i1, -2

]]></node>
<StgValue><ssdm name="exitcond3_i1"/></StgValue>
</operation>

<operation id="1826" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge14.i48:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1827" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i48:5  %j_5 = add i2 %j3_0_i1, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="1828" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.i48:6  br i1 %exitcond3_i1, label %53, label %51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_118 = icmp eq i32 %j3_0_i1_cast, %min_val_0_i1

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1830" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_118, label %._crit_edge14.i48, label %52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1831" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_274 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_13, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1832" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
:1  %tmp_131 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_274, i2 %j3_0_i1)

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1833" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="21">
<![CDATA[
:2  %tmp_131_cast = sext i21 %tmp_131 to i32

]]></node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="1834" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_132_cast = zext i32 %tmp_131_cast to i33

]]></node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="1835" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %parameters7_sum12 = add i33 %tmp_132_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum12"/></StgValue>
</operation>

<operation id="1836" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="33">
<![CDATA[
:5  %parameters7_sum12_cast = zext i33 %parameters7_sum12 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum12_cast"/></StgValue>
</operation>

<operation id="1837" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem_offset1_addr_19 = getelementptr float* %gmem_offset1, i64 %parameters7_sum12_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19"/></StgValue>
</operation>

<operation id="1838" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:14  %tmp_276 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %i_2, i2 %j3_0_i1)

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1839" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="64" op_0_bw="18">
<![CDATA[
:15  %tmp_280 = zext i18 %tmp_276 to i64

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1840" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %matchsum_addr_6 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_280

]]></node>
<StgValue><ssdm name="matchsum_addr_6"/></StgValue>
</operation>

<operation id="1841" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond3_i1" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_2 = load i8* %matchsum_addr_6, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_2"/></StgValue>
</operation>

<operation id="1842" st_id="97" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond3_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_244 = fcmp oeq float %matchsumtot_0_i1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1843" st_id="98" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_13_req"/></StgValue>
</operation>

<operation id="1844" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_2 = load i8* %matchsum_addr_6, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1845" st_id="99" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_13_req"/></StgValue>
</operation>

<operation id="1846" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="8">
<![CDATA[
:18  %tmp_135 = zext i8 %matchsum_load_2 to i32

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1847" st_id="99" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1848" st_id="100" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_13_req"/></StgValue>
</operation>

<operation id="1849" st_id="100" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1850" st_id="101" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_13_req"/></StgValue>
</operation>

<operation id="1851" st_id="101" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1852" st_id="102" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_13_req"/></StgValue>
</operation>

<operation id="1853" st_id="102" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1854" st_id="103" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_13_req"/></StgValue>
</operation>

<operation id="1855" st_id="103" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1856" st_id="104" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_13_req"/></StgValue>
</operation>

<operation id="1857" st_id="104" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1858" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_19_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_19)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19_read"/></StgValue>
</operation>

<operation id="1859" st_id="105" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1860" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32">
<![CDATA[
:9  %alpha_w_load_4 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_4"/></StgValue>
</operation>

<operation id="1861" st_id="106" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1862" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_19_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_19, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19_req"/></StgValue>
</operation>

<operation id="1863" st_id="106" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_136 = sitofp i32 %tmp_135 to float

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1864" st_id="107" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1865" st_id="107" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1866" st_id="108" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1867" st_id="108" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1868" st_id="109" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1869" st_id="109" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1870" st_id="110" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1871" st_id="110" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1872" st_id="111" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1873" st_id="111" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1874" st_id="112" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1875" st_id="112" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1876" st_id="113" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1877" st_id="113" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1878" st_id="114" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_133 = fsub float %gmem_offset1_addr_19_read, %alpha_w_load_4

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1879" st_id="114" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1880" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:12  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_19, float %tmp_133, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="115" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot = fadd float %matchsumtot_0_i1, %tmp_136

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1882" st_id="116" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_19)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1883" st_id="117" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_19)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1884" st_id="118" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_19)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1885" st_id="119" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_19)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1886" st_id="120" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_19)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_19_resp"/></StgValue>
</operation>

<operation id="1887" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %._crit_edge14.i48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1888" st_id="121" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_244 = fcmp oeq float %matchsumtot_0_i1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1889" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32">
<![CDATA[
:0  %matchsumtot_0_i1_to_int = bitcast float %matchsumtot_0_i1 to i32

]]></node>
<StgValue><ssdm name="matchsumtot_0_i1_to_int"/></StgValue>
</operation>

<operation id="1890" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_238 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_0_i1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1891" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="23" op_0_bw="32">
<![CDATA[
:2  %tmp_240 = trunc i32 %matchsumtot_0_i1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1892" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %notlhs10 = icmp ne i8 %tmp_238, -1

]]></node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="1893" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %notrhs10 = icmp eq i23 %tmp_240, 0

]]></node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="1894" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_242 = or i1 %notrhs10, %notlhs10

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1895" st_id="122" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_244 = fcmp oeq float %matchsumtot_0_i1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1896" st_id="123" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_244 = fcmp oeq float %matchsumtot_0_i1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1897" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_250 = and i1 %tmp_242, %tmp_244

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1898" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_250, label %55, label %54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1899" st_id="123" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1900" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_129 = add i32 %tmp_19_cast, %min_val_0_i1

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1901" st_id="124" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1902" st_id="125" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1903" st_id="126" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1904" st_id="127" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1905" st_id="128" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1906" st_id="129" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1907" st_id="130" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1908" st_id="131" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1909" st_id="132" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1910" st_id="133" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1911" st_id="134" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1912" st_id="135" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1913" st_id="136" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1914" st_id="137" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1915" st_id="138" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1916" st_id="139" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1917" st_id="140" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1918" st_id="141" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1919" st_id="142" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1920" st_id="143" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1921" st_id="144" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1922" st_id="145" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1923" st_id="146" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1924" st_id="147" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1925" st_id="148" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1926" st_id="149" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1927" st_id="150" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1928" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_127 = add i32 %tmp_19_cast, %min_val_0_i1

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1929" st_id="151" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1930" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_128_cast = sext i32 %tmp_127 to i33

]]></node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="1931" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum13 = add i33 %tmp_128_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum13"/></StgValue>
</operation>

<operation id="1932" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum13_cast = sext i33 %parameters7_sum13 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum13_cast"/></StgValue>
</operation>

<operation id="1933" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_18 = getelementptr float* %gmem_offset1, i64 %parameters7_sum13_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_18"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1934" st_id="152" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_126 = fdiv float 1.000000e+00, %matchsumtot_0_i1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1935" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_18_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_18, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_18_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1936" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_18, float %tmp_126, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1937" st_id="154" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_18)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_18_resp"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1938" st_id="155" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_18)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_18_resp"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1939" st_id="156" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_18)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_18_resp"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1940" st_id="157" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_18)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_18_resp"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1941" st_id="158" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_18)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_18_resp"/></StgValue>
</operation>

<operation id="1942" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %EM_ALGO.exit70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1943" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
EM_ALGO.exit70:0  %out_frame5_sum = add i33 %tmp_9_cast, %tmp_12_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum"/></StgValue>
</operation>

<operation id="1944" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="64" op_0_bw="33">
<![CDATA[
EM_ALGO.exit70:1  %out_frame5_sum_cast = sext i33 %out_frame5_sum to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum_cast"/></StgValue>
</operation>

<operation id="1945" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
EM_ALGO.exit70:2  %gmem_offset_addr = getelementptr i8* %gmem_offset, i64 %out_frame5_sum_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1946" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_130_cast = sext i32 %tmp_129 to i33

]]></node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="1947" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum29 = add i33 %tmp_130_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum29"/></StgValue>
</operation>

<operation id="1948" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum29_cast = sext i33 %parameters7_sum29 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum29_cast"/></StgValue>
</operation>

<operation id="1949" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_17 = getelementptr float* %gmem_offset1, i64 %parameters7_sum29_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_17"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1950" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_17_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_17, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_17_req"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1951" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_17, float 0x3FC99999A0000000, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1952" st_id="162" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_17)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_17_resp"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1953" st_id="163" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_17)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_17_resp"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1954" st_id="164" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_17)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_17_resp"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1955" st_id="165" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_17)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_17_resp"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1956" st_id="166" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_17)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_17_resp"/></StgValue>
</operation>

<operation id="1957" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %EM_ALGO.exit70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1958" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
EM_ALGO.exit70:3  %gmem_offset_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_req"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1959" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
EM_ALGO.exit70:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr, i8 -1, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1960" st_id="169" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit70:5  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_resp"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1961" st_id="170" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit70:5  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_resp"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1962" st_id="171" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit70:5  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_resp"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1963" st_id="172" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit70:5  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_resp"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1964" st_id="173" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit70:5  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_resp"/></StgValue>
</operation>

<operation id="1965" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="0">
<![CDATA[
EM_ALGO.exit70:6  br label %62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1966" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_55_cast = sext i32 %tmp_54 to i33

]]></node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="1967" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum4 = add i33 %tmp_5_cast, %tmp_55_cast

]]></node>
<StgValue><ssdm name="parameters7_sum4"/></StgValue>
</operation>

<operation id="1968" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum4_cast = sext i33 %parameters7_sum4 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum4_cast"/></StgValue>
</operation>

<operation id="1969" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_6 = getelementptr float* %gmem_offset1, i64 %parameters7_sum4_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1970" st_id="175" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_6_req"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1971" st_id="176" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_6_req"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1972" st_id="177" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_6_req"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1973" st_id="178" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_6_req"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1974" st_id="179" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_6_req"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1975" st_id="180" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_6_req"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1976" st_id="181" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_6_req"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1977" st_id="182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6_read"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1978" st_id="183" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1979" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %gmem_offset1_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6_req"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1980" st_id="184" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1981" st_id="185" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1982" st_id="186" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1983" st_id="187" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1984" st_id="188" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1985" st_id="189" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1986" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_56 = sext i32 %max_val_0_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1987" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %akt_addr_1 = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="akt_addr_1"/></StgValue>
</operation>

<operation id="1988" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load = load float* %akt_addr_1, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="1989" st_id="190" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1990" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load = load float* %akt_addr_1, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="1991" st_id="191" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_57 = fsub float %tmp_s, %gmem_offset1_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1992" st_id="192" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_58 = fmul float %akt_load, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1993" st_id="193" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_58 = fmul float %akt_load, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1994" st_id="194" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_58 = fmul float %akt_load, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1995" st_id="195" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_58 = fmul float %akt_load, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1996" st_id="196" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_58 = fmul float %akt_load, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1997" st_id="197" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1998" st_id="198" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1999" st_id="199" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2000" st_id="200" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2001" st_id="201" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2002" st_id="202" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2003" st_id="203" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2004" st_id="204" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2005" st_id="205" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_59 = fadd float %gmem_offset1_addr_6_read, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2006" st_id="206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:18  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_6, float %tmp_59, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2007" st_id="206" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2008" st_id="207" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6_resp"/></StgValue>
</operation>

<operation id="2009" st_id="207" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2010" st_id="208" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6_resp"/></StgValue>
</operation>

<operation id="2011" st_id="208" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2012" st_id="209" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6_resp"/></StgValue>
</operation>

<operation id="2013" st_id="209" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2014" st_id="210" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6_resp"/></StgValue>
</operation>

<operation id="2015" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_60 = add i32 %max_val_0_i1, %tmp_17_cast

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2016" st_id="210" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2017" st_id="211" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_6_resp"/></StgValue>
</operation>

<operation id="2018" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="33" op_0_bw="32">
<![CDATA[
:21  %tmp_61_cast = sext i32 %tmp_60 to i33

]]></node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="2019" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:22  %parameters7_sum5 = add i33 %tmp_5_cast, %tmp_61_cast

]]></node>
<StgValue><ssdm name="parameters7_sum5"/></StgValue>
</operation>

<operation id="2020" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="64" op_0_bw="33">
<![CDATA[
:23  %parameters7_sum5_cast = sext i33 %parameters7_sum5 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum5_cast"/></StgValue>
</operation>

<operation id="2021" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:24  %gmem_offset1_addr_7 = getelementptr float* %gmem_offset1, i64 %parameters7_sum5_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7"/></StgValue>
</operation>

<operation id="2022" st_id="211" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2023" st_id="212" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_7_req"/></StgValue>
</operation>

<operation id="2024" st_id="212" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2025" st_id="213" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_7_req"/></StgValue>
</operation>

<operation id="2026" st_id="213" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2027" st_id="214" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_7_req"/></StgValue>
</operation>

<operation id="2028" st_id="214" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_62 = fsub float %tmp_s, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2029" st_id="215" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_7_req"/></StgValue>
</operation>

<operation id="2030" st_id="215" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_63 = fmul float %tmp_62, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2031" st_id="216" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_7_req"/></StgValue>
</operation>

<operation id="2032" st_id="216" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_63 = fmul float %tmp_62, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2033" st_id="217" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_7_req"/></StgValue>
</operation>

<operation id="2034" st_id="217" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_63 = fmul float %tmp_62, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2035" st_id="218" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_7_req"/></StgValue>
</operation>

<operation id="2036" st_id="218" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_63 = fmul float %tmp_62, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2037" st_id="219" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %gmem_offset1_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7_read"/></StgValue>
</operation>

<operation id="2038" st_id="219" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_63 = fmul float %tmp_62, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2039" st_id="220" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2040" st_id="220" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %gmem_offset1_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7_req"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2041" st_id="221" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2042" st_id="222" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2043" st_id="223" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2044" st_id="224" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2045" st_id="225" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2046" st_id="226" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2047" st_id="227" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2048" st_id="228" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_64 = fsub float %tmp_63, %gmem_offset1_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2049" st_id="229" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_68 = fmul float %akt_load, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2050" st_id="230" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_68 = fmul float %akt_load, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2051" st_id="231" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_68 = fmul float %akt_load, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2052" st_id="232" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_68 = fmul float %akt_load, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2053" st_id="233" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_68 = fmul float %akt_load, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2054" st_id="234" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2055" st_id="235" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2056" st_id="236" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2057" st_id="237" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2058" st_id="238" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2059" st_id="239" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2060" st_id="240" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2061" st_id="241" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2062" st_id="242" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_69 = fadd float %gmem_offset1_addr_7_read, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2063" st_id="243" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:33  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_7, float %tmp_69, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2064" st_id="244" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2065" st_id="245" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2066" st_id="246" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2067" st_id="247" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7_resp"/></StgValue>
</operation>

<operation id="2068" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_70 = add i32 %max_val_0_i1, %tmp_19_cast

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2069" st_id="248" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_7_resp"/></StgValue>
</operation>

<operation id="2070" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="33" op_0_bw="32">
<![CDATA[
:36  %tmp_71_cast = sext i32 %tmp_70 to i33

]]></node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="2071" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:37  %parameters7_sum6 = add i33 %tmp_5_cast, %tmp_71_cast

]]></node>
<StgValue><ssdm name="parameters7_sum6"/></StgValue>
</operation>

<operation id="2072" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="64" op_0_bw="33">
<![CDATA[
:38  %parameters7_sum6_cast = sext i33 %parameters7_sum6 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum6_cast"/></StgValue>
</operation>

<operation id="2073" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:39  %gmem_offset1_addr_8 = getelementptr float* %gmem_offset1, i64 %parameters7_sum6_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2074" st_id="249" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_8_req"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2075" st_id="250" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_8_req"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2076" st_id="251" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_8_req"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2077" st_id="252" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_8_req"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2078" st_id="253" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_8_req"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2079" st_id="254" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_8_req"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2080" st_id="255" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_8_req"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2081" st_id="256" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %gmem_offset1_addr_8_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_8)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8_read"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2082" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32">
<![CDATA[
:42  %alpha_w_load_1 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_1"/></StgValue>
</operation>

<operation id="2083" st_id="257" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_72 = fmul float %alpha_w_load_1, %gmem_offset1_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2084" st_id="257" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %gmem_offset1_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8_req"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2085" st_id="258" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_72 = fmul float %alpha_w_load_1, %gmem_offset1_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2086" st_id="259" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_72 = fmul float %alpha_w_load_1, %gmem_offset1_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2087" st_id="260" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_72 = fmul float %alpha_w_load_1, %gmem_offset1_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2088" st_id="261" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_72 = fmul float %alpha_w_load_1, %gmem_offset1_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2089" st_id="262" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2090" st_id="263" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2091" st_id="264" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2092" st_id="265" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2093" st_id="266" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2094" st_id="267" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2095" st_id="268" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2096" st_id="269" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2097" st_id="270" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_73 = fsub float %gmem_offset1_addr_8_read, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2098" st_id="271" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2099" st_id="272" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2100" st_id="273" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2101" st_id="274" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2102" st_id="275" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2103" st_id="276" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2104" st_id="277" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2105" st_id="278" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2106" st_id="279" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_74 = fadd float %tmp_73, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2107" st_id="280" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:47  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_8, float %tmp_74, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2108" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="19" op_0_bw="32">
<![CDATA[
:8  %tmp_209 = trunc i32 %max_val_0_i1 to i19

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2109" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9  %tmp_213 = add i19 %tmp_209, %tmp_195_cast

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2110" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="64" op_0_bw="19">
<![CDATA[
:10  %tmp_483_cast = sext i19 %tmp_213 to i64

]]></node>
<StgValue><ssdm name="tmp_483_cast"/></StgValue>
</operation>

<operation id="2111" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %matchsum_addr_2 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_483_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_2"/></StgValue>
</operation>

<operation id="2112" st_id="281" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_8)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2113" st_id="282" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_8)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8_resp"/></StgValue>
</operation>

<operation id="2114" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load = load i8* %matchsum_addr_2, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2115" st_id="283" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_8)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8_resp"/></StgValue>
</operation>

<operation id="2116" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load = load i8* %matchsum_addr_2, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2117" st_id="284" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_8)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8_resp"/></StgValue>
</operation>

<operation id="2118" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %tmp_75 = add i8 1, %matchsum_load

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2119" st_id="285" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_8)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_8_resp"/></StgValue>
</operation>

<operation id="2120" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:51  store i8 %tmp_75, i8* %matchsum_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2121" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2122" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j2_0_i1 = phi i2 [ 0, %46 ], [ %j_4, %._crit_edge13.i43 ]

]]></node>
<StgValue><ssdm name="j2_0_i1"/></StgValue>
</operation>

<operation id="2123" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="2">
<![CDATA[
:1  %j2_0_i1_cast = zext i2 %j2_0_i1 to i32

]]></node>
<StgValue><ssdm name="j2_0_i1_cast"/></StgValue>
</operation>

<operation id="2124" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond4_i1 = icmp eq i2 %j2_0_i1, -2

]]></node>
<StgValue><ssdm name="exitcond4_i1"/></StgValue>
</operation>

<operation id="2125" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_4 = add i2 %j2_0_i1, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="2127" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond4_i1, label %.preheader7.i51, label %48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_115 = icmp eq i32 %j2_0_i1_cast, %max_val_0_i1

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2129" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_115, label %._crit_edge13.i43, label %49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_272 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_13, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2131" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
:1  %tmp_119 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_272, i2 %j2_0_i1)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2132" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="21">
<![CDATA[
:2  %tmp_119_cast = sext i21 %tmp_119 to i32

]]></node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="2133" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_120_cast = zext i32 %tmp_119_cast to i33

]]></node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="2134" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %parameters7_sum31 = add i33 %tmp_120_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum31"/></StgValue>
</operation>

<operation id="2135" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="64" op_0_bw="33">
<![CDATA[
:5  %parameters7_sum32_cast = zext i33 %parameters7_sum31 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum32_cast"/></StgValue>
</operation>

<operation id="2136" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4_i1" val="0"/>
<literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem_offset1_addr_16 = getelementptr float* %gmem_offset1, i64 %parameters7_sum32_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2137" st_id="287" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_12_req"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2138" st_id="288" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_12_req"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2139" st_id="289" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_12_req"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2140" st_id="290" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_12_req"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2141" st_id="291" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_12_req"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2142" st_id="292" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_12_req"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2143" st_id="293" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_12_req"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2144" st_id="294" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_16_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_16)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16_read"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2145" st_id="295" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2146" st_id="295" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %gmem_offset1_addr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_16, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16_req"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2147" st_id="296" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2148" st_id="297" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2149" st_id="298" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2150" st_id="299" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2151" st_id="300" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2152" st_id="301" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2153" st_id="302" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2154" st_id="303" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_125 = fsub float %gmem_offset1_addr_16_read, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2155" st_id="304" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:11  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_16, float %tmp_125, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2156" st_id="305" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_16)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16_resp"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2157" st_id="306" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_16)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16_resp"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2158" st_id="307" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_16)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16_resp"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2159" st_id="308" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_16)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16_resp"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2160" st_id="309" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_16)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_16_resp"/></StgValue>
</operation>

<operation id="2161" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge13.i43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2162" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.i43:0  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2163" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i51:0  %sorted_F_1309_2 = phi float [ %sorted_F_1_1, %56 ], [ %sorted_F_1_3_load, %47 ]

]]></node>
<StgValue><ssdm name="sorted_F_1309_2"/></StgValue>
</operation>

<operation id="2164" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i51:1  %sorted_F_0_2_18 = phi float [ %sorted_F_1_2, %56 ], [ %sorted_F_1_load, %47 ]

]]></node>
<StgValue><ssdm name="sorted_F_0_2_18"/></StgValue>
</operation>

<operation id="2165" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7.i51:2  %i_0_i1 = phi i2 [ %i_4, %56 ], [ 0, %47 ]

]]></node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="2166" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i51:3  %exitcond2_i1 = icmp eq i2 %i_0_i1, -2

]]></node>
<StgValue><ssdm name="exitcond2_i1"/></StgValue>
</operation>

<operation id="2167" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i51:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2168" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i51:5  %i_4 = add i2 %i_0_i1, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="2169" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i51:6  br i1 %exitcond2_i1, label %.preheader.i54, label %56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2170" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond2_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_124 = zext i2 %i_0_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2171" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond2_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %F_addr_4 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_124

]]></node>
<StgValue><ssdm name="F_addr_4"/></StgValue>
</operation>

<operation id="2172" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond2_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0_3 = load float* %F_addr_4, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_3"/></StgValue>
</operation>

<operation id="2173" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond2_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="1" op_0_bw="2">
<![CDATA[
:3  %tmp_270 = trunc i2 %i_0_i1 to i1

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2174" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0_3 = load float* %F_addr_4, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_3"/></StgValue>
</operation>

<operation id="2175" st_id="311" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_F_1_1 = select i1 %tmp_270, float %sorted_F_0_3, float %sorted_F_1309_2

]]></node>
<StgValue><ssdm name="sorted_F_1_1"/></StgValue>
</operation>

<operation id="2176" st_id="311" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %sorted_F_1_2 = select i1 %tmp_270, float %sorted_F_0_2_18, float %sorted_F_0_3

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>

<operation id="2177" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader7.i51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2178" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i54:0  %sorted_weight_1325_2 = phi float [ %sorted_weight_1_1, %57 ], [ %sorted_weight_1_3_load, %.preheader7.i51 ]

]]></node>
<StgValue><ssdm name="sorted_weight_1325_2"/></StgValue>
</operation>

<operation id="2179" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i54:1  %sorted_weight_0_2_19 = phi float [ %sorted_weight_1_2, %57 ], [ %sorted_weight_1_load, %.preheader7.i51 ]

]]></node>
<StgValue><ssdm name="sorted_weight_0_2_19"/></StgValue>
</operation>

<operation id="2180" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i54:2  %tmp_268 = phi i2 [ %i_6, %57 ], [ 0, %.preheader7.i51 ]

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2181" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i54:3  %exitcond1_i1 = icmp eq i2 %tmp_268, -2

]]></node>
<StgValue><ssdm name="exitcond1_i1"/></StgValue>
</operation>

<operation id="2182" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i54:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i54:5  %i_6 = add i2 %tmp_268, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="2184" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i54:6  br i1 %exitcond1_i1, label %.preheader504, label %57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_301 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_13, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2186" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
:1  %tmp_303 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_301, i2 %tmp_268)

]]></node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2187" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="21">
<![CDATA[
:2  %tmp_305 = sext i21 %tmp_303 to i32

]]></node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2188" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_308 = zext i32 %tmp_305 to i33

]]></node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2189" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %tmp_309 = add i33 %tmp_5_cast, %tmp_308

]]></node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2190" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="64" op_0_bw="33">
<![CDATA[
:5  %tmp_310 = zext i33 %tmp_309 to i64

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2191" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem_offset1_addr_24 = getelementptr float* %gmem_offset1, i64 %tmp_310

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_24"/></StgValue>
</operation>

<operation id="2192" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="2">
<![CDATA[
:9  %tmp_311 = trunc i2 %tmp_268 to i1

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2193" st_id="313" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_24, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3_req"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2194" st_id="314" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_24, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3_req"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2195" st_id="315" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_24, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3_req"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2196" st_id="316" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_24, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3_req"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2197" st_id="317" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_24, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3_req"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2198" st_id="318" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_24, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3_req"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2199" st_id="319" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_24, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3_req"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2200" st_id="320" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sorted_weight_0_3 = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_24)

]]></node>
<StgValue><ssdm name="sorted_weight_0_3"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2201" st_id="321" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %sorted_weight_1_1 = select i1 %tmp_311, float %sorted_weight_0_3, float %sorted_weight_1325_2

]]></node>
<StgValue><ssdm name="sorted_weight_1_1"/></StgValue>
</operation>

<operation id="2202" st_id="321" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %sorted_weight_1_2 = select i1 %tmp_311, float %sorted_weight_0_2_19, float %sorted_weight_0_3

]]></node>
<StgValue><ssdm name="sorted_weight_1_2"/></StgValue>
</operation>

<operation id="2203" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2204" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader504:0  %temp_index_4 = phi i32 [ %index_1_2, %58 ], [ 1, %.preheader.i54 ]

]]></node>
<StgValue><ssdm name="temp_index_4"/></StgValue>
</operation>

<operation id="2205" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader504:1  %index = phi i32 [ %index_1_3, %58 ], [ 0, %.preheader.i54 ]

]]></node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="2206" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader504:2  %temp_W_4 = phi float [ %sorted_weight_1_8, %58 ], [ %sorted_weight_1325_2, %.preheader.i54 ]

]]></node>
<StgValue><ssdm name="temp_W_4"/></StgValue>
</operation>

<operation id="2207" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader504:3  %sorted_weight_0_4 = phi float [ %sorted_weight_1_9, %58 ], [ %sorted_weight_0_2_19, %.preheader.i54 ]

]]></node>
<StgValue><ssdm name="sorted_weight_0_4"/></StgValue>
</operation>

<operation id="2208" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader504:4  %temp_F_4 = phi float [ %sorted_F_1_8, %58 ], [ %sorted_F_1309_2, %.preheader.i54 ]

]]></node>
<StgValue><ssdm name="temp_F_4"/></StgValue>
</operation>

<operation id="2209" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader504:5  %sorted_F_0_4 = phi float [ %sorted_F_1_9, %58 ], [ %sorted_F_0_2_18, %.preheader.i54 ]

]]></node>
<StgValue><ssdm name="sorted_F_0_4"/></StgValue>
</operation>

<operation id="2210" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader504:6  %i6_0_i1 = phi i2 [ %i_8, %58 ], [ 1, %.preheader.i54 ]

]]></node>
<StgValue><ssdm name="i6_0_i1"/></StgValue>
</operation>

<operation id="2211" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="2">
<![CDATA[
.preheader504:7  %i6_0_i1_cast = zext i2 %i6_0_i1 to i32

]]></node>
<StgValue><ssdm name="i6_0_i1_cast"/></StgValue>
</operation>

<operation id="2212" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader504:8  %exitcond_i1 = icmp eq i2 %i6_0_i1, -2

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="2213" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader504:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2214" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader504:10  br i1 %exitcond_i1, label %59, label %branch89.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2215" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32">
<![CDATA[
branch89.preheader:0  %temp_F_4_to_int = bitcast float %temp_F_4 to i32

]]></node>
<StgValue><ssdm name="temp_F_4_to_int"/></StgValue>
</operation>

<operation id="2216" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch89.preheader:1  %tmp_324 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_F_4_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2217" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="23" op_0_bw="32">
<![CDATA[
branch89.preheader:2  %tmp_326 = trunc i32 %temp_F_4_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2218" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch89.preheader:3  %notlhs12 = icmp ne i8 %tmp_324, -1

]]></node>
<StgValue><ssdm name="notlhs12"/></StgValue>
</operation>

<operation id="2219" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch89.preheader:4  %notrhs12 = icmp eq i23 %tmp_326, 0

]]></node>
<StgValue><ssdm name="notrhs12"/></StgValue>
</operation>

<operation id="2220" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch89.preheader:5  %tmp_327 = or i1 %notrhs12, %notlhs12

]]></node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2221" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch89.preheader:6  br label %branch89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2222" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:0  store i1 false, i1* %back_gauss_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2223" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:1  store i1 false, i1* %back_gauss_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2225" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch89:3  %j5_0_in_i1 = phi i32 [ %j_8, %branch85 ], [ %i6_0_i1_cast, %branch89.preheader ]

]]></node>
<StgValue><ssdm name="j5_0_in_i1"/></StgValue>
</operation>

<operation id="2226" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch89:4  %j_8 = add nsw i32 -1, %j5_0_in_i1

]]></node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="2227" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="32">
<![CDATA[
branch89:5  %tmp_332 = trunc i32 %j_8 to i1

]]></node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2228" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch89:2  %sorted_F_1309_5 = phi float [ %sorted_F_1_6, %branch85 ], [ %temp_F_4, %branch89.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_1309_5"/></StgValue>
</operation>

<operation id="2229" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch89:6  %sorted_F_1_6 = select i1 %tmp_332, float %sorted_F_1309_5, float %sorted_F_0_4

]]></node>
<StgValue><ssdm name="sorted_F_1_6"/></StgValue>
</operation>

<operation id="2230" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32">
<![CDATA[
branch89:7  %sorted_F_1_6_to_int = bitcast float %sorted_F_1_6 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_6_to_int"/></StgValue>
</operation>

<operation id="2231" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch89:8  %tmp_333 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_6_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2232" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="23" op_0_bw="32">
<![CDATA[
branch89:9  %tmp_334 = trunc i32 %sorted_F_1_6_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2233" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch89:10  %notlhs13 = icmp ne i8 %tmp_333, -1

]]></node>
<StgValue><ssdm name="notlhs13"/></StgValue>
</operation>

<operation id="2234" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch89:11  %notrhs13 = icmp eq i23 %tmp_334, 0

]]></node>
<StgValue><ssdm name="notrhs13"/></StgValue>
</operation>

<operation id="2235" st_id="324" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch89:14  %tmp_337 = fcmp ogt float %temp_F_4, %sorted_F_1_6

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2236" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch89:12  %tmp_335 = or i1 %notrhs13, %notlhs13

]]></node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2237" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch89:13  %tmp_336 = and i1 %tmp_327, %tmp_335

]]></node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2238" st_id="325" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch89:14  %tmp_337 = fcmp ogt float %temp_F_4, %sorted_F_1_6

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2239" st_id="326" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch89:14  %tmp_337 = fcmp ogt float %temp_F_4, %sorted_F_1_6

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2240" st_id="327" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch89:14  %tmp_337 = fcmp ogt float %temp_F_4, %sorted_F_1_6

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2241" st_id="327" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch89:15  %tmp_338 = and i1 %tmp_336, %tmp_337

]]></node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2242" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch89:0  %index_1348_1 = phi i32 [ %index_1_20, %branch85 ], [ %temp_index_4, %branch89.preheader ]

]]></node>
<StgValue><ssdm name="index_1348_1"/></StgValue>
</operation>

<operation id="2243" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch89:1  %sorted_weight_1325_5 = phi float [ %sorted_weight_1_6, %branch85 ], [ %temp_W_4, %branch89.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_1325_5"/></StgValue>
</operation>

<operation id="2244" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch89:16  %tmp_158 = icmp sgt i32 %j5_0_in_i1, 0

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2245" st_id="328" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch89:17  %tmp_159 = and i1 %tmp_338, %tmp_158

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2246" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch89:18  br i1 %tmp_159, label %branch85, label %58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2247" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch85:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2248" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch85:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2249" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch85:2  %sorted_weight_1_6 = select i1 %tmp_332, float %sorted_weight_1325_5, float %sorted_weight_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_1_6"/></StgValue>
</operation>

<operation id="2250" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch85:3  %index_1_20 = select i1 %tmp_332, i32 %index_1348_1, i32 %index

]]></node>
<StgValue><ssdm name="index_1_20"/></StgValue>
</operation>

<operation id="2251" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch85:4  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="2252" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch85:5  br label %branch89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_357 = trunc i32 %j5_0_in_i1 to i1

]]></node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2254" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_F_1_8 = select i1 %tmp_357, float %temp_F_4, float %sorted_F_1309_5

]]></node>
<StgValue><ssdm name="sorted_F_1_8"/></StgValue>
</operation>

<operation id="2255" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %sorted_F_1_9 = select i1 %tmp_357, float %sorted_F_0_4, float %temp_F_4

]]></node>
<StgValue><ssdm name="sorted_F_1_9"/></StgValue>
</operation>

<operation id="2256" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %sorted_weight_1_8 = select i1 %tmp_357, float %temp_W_4, float %sorted_weight_1325_5

]]></node>
<StgValue><ssdm name="sorted_weight_1_8"/></StgValue>
</operation>

<operation id="2257" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_weight_1_9 = select i1 %tmp_357, float %sorted_weight_0_4, float %temp_W_4

]]></node>
<StgValue><ssdm name="sorted_weight_1_9"/></StgValue>
</operation>

<operation id="2258" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %index_1_2 = select i1 %tmp_357, i32 %temp_index_4, i32 %index_1348_1

]]></node>
<StgValue><ssdm name="index_1_2"/></StgValue>
</operation>

<operation id="2259" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %index_1_3 = select i1 %tmp_357, i32 %index, i32 %temp_index_4

]]></node>
<StgValue><ssdm name="index_1_3"/></StgValue>
</operation>

<operation id="2260" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %i_8 = add i2 1, %i6_0_i1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="2261" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_159" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader504

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2262" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %B_0_i1 = phi float [ 0.000000e+00, %59 ], [ %B, %61 ]

]]></node>
<StgValue><ssdm name="B_0_i1"/></StgValue>
</operation>

<operation id="2263" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %ind_0_i1 = phi i2 [ 0, %59 ], [ %ind, %61 ]

]]></node>
<StgValue><ssdm name="ind_0_i1"/></StgValue>
</operation>

<operation id="2264" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:2  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %ind_0_i1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2265" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2266" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %ind = add i2 %ind_0_i1, 1

]]></node>
<StgValue><ssdm name="ind"/></StgValue>
</operation>

<operation id="2267" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_331, label %.critedge186, label %61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_347 = trunc i2 %ind_0_i1 to i1

]]></node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2269" st_id="329" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_weight_load_phi = select i1 %tmp_347, float %temp_W_4, float %sorted_weight_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_load_phi"/></StgValue>
</operation>

<operation id="2270" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="19" op_0_bw="32">
<![CDATA[
:3  %tmp_348 = trunc i32 %temp_index_4 to i19

]]></node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2271" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="19" op_0_bw="32">
<![CDATA[
:4  %tmp_349 = trunc i32 %index to i19

]]></node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2272" st_id="329" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:5  %tmp_350 = select i1 %tmp_347, i19 %tmp_348, i19 %tmp_349

]]></node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2273" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %tmp_351 = add i19 %tmp_350, %tmp_195_cast

]]></node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2274" st_id="330" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="2275" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="64" op_0_bw="19">
<![CDATA[
:7  %tmp_491_cast = sext i19 %tmp_351 to i64

]]></node>
<StgValue><ssdm name="tmp_491_cast"/></StgValue>
</operation>

<operation id="2276" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %back_gauss_addr_8 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_491_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_8"/></StgValue>
</operation>

<operation id="2277" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:9  store i1 true, i1* %back_gauss_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2278" st_id="331" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2279" st_id="332" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2280" st_id="333" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2281" st_id="334" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2282" st_id="335" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2283" st_id="336" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2284" st_id="337" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2285" st_id="338" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B = fadd float %B_0_i1, %sorted_weight_load_phi

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2286" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32">
<![CDATA[
:10  %B_to_int = bitcast float %B to i32

]]></node>
<StgValue><ssdm name="B_to_int"/></StgValue>
</operation>

<operation id="2287" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_352 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2288" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_353 = trunc i32 %B_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2289" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %notlhs15 = icmp ne i8 %tmp_352, -1

]]></node>
<StgValue><ssdm name="notlhs15"/></StgValue>
</operation>

<operation id="2290" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %notrhs15 = icmp eq i23 %tmp_353, 0

]]></node>
<StgValue><ssdm name="notrhs15"/></StgValue>
</operation>

<operation id="2291" st_id="339" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_354 = or i1 %notrhs15, %notlhs15

]]></node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2292" st_id="339" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_355 = fcmp oge float %B, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2293" st_id="340" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_355 = fcmp oge float %B, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2294" st_id="341" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_355 = fcmp oge float %B, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2295" st_id="342" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_355 = fcmp oge float %B, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2296" st_id="342" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_356 = and i1 %tmp_354, %tmp_355

]]></node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2297" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_356, label %.critedge186, label %60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2298" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.critedge186:0  %out_frame5_sum2 = add i33 %tmp_9_cast, %tmp_12_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum2"/></StgValue>
</operation>

<operation id="2299" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="64" op_0_bw="33">
<![CDATA[
.critedge186:1  %out_frame5_sum2_cast = sext i33 %out_frame5_sum2 to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum2_cast"/></StgValue>
</operation>

<operation id="2300" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.critedge186:2  %gmem_offset_addr_2 = getelementptr i8* %gmem_offset, i64 %out_frame5_sum2_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2"/></StgValue>
</operation>

<operation id="2301" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge186:6  store float %temp_W_4, float* %sorted_weight_1_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2302" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge186:7  store float %sorted_weight_0_4, float* %sorted_weight_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2303" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge186:8  store float %temp_F_4, float* %sorted_F_1_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2304" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp><and_exp><literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge186:9  store float %sorted_F_0_4, float* %sorted_F_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2305" st_id="343" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge186:3  %gmem_offset_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2_req"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2306" st_id="344" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.critedge186:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr_2, i8 0, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2307" st_id="345" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge186:5  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_2)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2308" st_id="346" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge186:5  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_2)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2309" st_id="347" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge186:5  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_2)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2310" st_id="348" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge186:5  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_2)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2311" st_id="349" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge186:5  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_2)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_2_resp"/></StgValue>
</operation>

<operation id="2312" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="0">
<![CDATA[
.critedge186:10  br label %62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2313" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %pos_assign_2 = or i17 %pos_assign, 1

]]></node>
<StgValue><ssdm name="pos_assign_2"/></StgValue>
</operation>

<operation id="2314" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2315" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i:0  %M_2_1_2 = phi i1 [ %M_2_1_load, %62 ], [ %M_2_1_3, %meminst.i ]

]]></node>
<StgValue><ssdm name="M_2_1_2"/></StgValue>
</operation>

<operation id="2316" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i:1  %M_2_0_2 = phi i1 [ %M_2_load, %62 ], [ %M_2_0_3, %meminst.i ]

]]></node>
<StgValue><ssdm name="M_2_0_2"/></StgValue>
</operation>

<operation id="2317" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i:2  %invdar_i = phi i1 [ false, %62 ], [ %not_invdar_i, %meminst.i ]

]]></node>
<StgValue><ssdm name="invdar_i"/></StgValue>
</operation>

<operation id="2318" st_id="350" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i:3  %not_invdar_i = xor i1 %invdar_i, true

]]></node>
<StgValue><ssdm name="not_invdar_i"/></StgValue>
</operation>

<operation id="2319" st_id="350" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i:4  %M_2_1_3 = and i1 %M_2_1_2, %not_invdar_i

]]></node>
<StgValue><ssdm name="M_2_1_3"/></StgValue>
</operation>

<operation id="2320" st_id="350" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i:5  %M_2_0_3 = and i1 %invdar_i, %M_2_0_2

]]></node>
<StgValue><ssdm name="M_2_0_3"/></StgValue>
</operation>

<operation id="2321" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
meminst.i:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_M_str) nounwind

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="2322" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2323" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %invdar_i, label %63, label %meminst.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="invdar_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="8">
<![CDATA[
:0  %tmp_169 = zext i8 %pixel_assign_2 to i32

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2325" st_id="350" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="invdar_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2326" st_id="351" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2327" st_id="352" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2328" st_id="353" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2329" st_id="354" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2330" st_id="355" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2331" st_id="356" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2332" st_id="357" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_170 = sitofp i32 %tmp_169 to float

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2333" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
:2  %p_shl8 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %pos_assign_2, i3 0)

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="2334" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="21" op_0_bw="20">
<![CDATA[
:3  %p_shl8_cast = zext i20 %p_shl8 to i21

]]></node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="2335" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
:4  %p_shl9 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %pos_assign_2, i1 false)

]]></node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="2336" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="21" op_0_bw="18">
<![CDATA[
:5  %p_shl9_cast = zext i18 %p_shl9 to i21

]]></node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="2337" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %tmp_172 = sub i21 %p_shl8_cast, %p_shl9_cast

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2338" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="21">
<![CDATA[
:7  %tmp_172_cast = sext i21 %tmp_172 to i32

]]></node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="2339" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp_173 = add i21 %tmp_172, 2

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2340" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="21">
<![CDATA[
:9  %tmp_173_cast = sext i21 %tmp_173 to i32

]]></node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="2341" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="33" op_0_bw="17">
<![CDATA[
:10  %tmp_174_cast = zext i17 %pos_assign_2 to i33

]]></node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="2342" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="64" op_0_bw="18">
<![CDATA[
:11  %tmp_369 = zext i18 %p_shl9 to i64

]]></node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2343" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="19" op_0_bw="18">
<![CDATA[
:12  %tmp_494_cast = zext i18 %p_shl9 to i19

]]></node>
<StgValue><ssdm name="tmp_494_cast"/></StgValue>
</operation>

<operation id="2344" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %back_gauss_addr_12 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_369

]]></node>
<StgValue><ssdm name="back_gauss_addr_12"/></StgValue>
</operation>

<operation id="2345" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_370 = or i18 %p_shl9, 1

]]></node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2346" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:15  %tmp_371 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_370)

]]></node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2347" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %back_gauss_addr_13 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_371

]]></node>
<StgValue><ssdm name="back_gauss_addr_13"/></StgValue>
</operation>

<operation id="2348" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:17  %tmp_175 = add i21 %tmp_172, 4

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2349" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="21">
<![CDATA[
:18  %tmp_175_cast = sext i21 %tmp_175 to i32

]]></node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="2350" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2351" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %M_2_1_4 = phi i1 [ %M_2_1_3, %63 ], [ %M_2_1_6, %_ifconv53 ]

]]></node>
<StgValue><ssdm name="M_2_1_4"/></StgValue>
</operation>

<operation id="2352" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %M_2_0_4 = phi i1 [ %M_2_0_3, %63 ], [ %M_2_0_6, %_ifconv53 ]

]]></node>
<StgValue><ssdm name="M_2_0_4"/></StgValue>
</operation>

<operation id="2353" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %j_0_i = phi i2 [ 0, %63 ], [ %j_12, %_ifconv53 ]

]]></node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="2354" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="21" op_0_bw="2">
<![CDATA[
:3  %j_0_i_cast = zext i2 %j_0_i to i21

]]></node>
<StgValue><ssdm name="j_0_i_cast"/></StgValue>
</operation>

<operation id="2355" st_id="358" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %exitcond6_i = icmp eq i2 %j_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond6_i"/></StgValue>
</operation>

<operation id="2356" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2357" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %j_12 = add i2 %j_0_i, 1

]]></node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="2358" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond6_i, label %.preheader8.i, label %_ifconv53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2359" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv53:0  %tmp_182 = add i21 %j_0_i_cast, %tmp_172

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2360" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="21">
<![CDATA[
_ifconv53:1  %tmp_182_cast = sext i21 %tmp_182 to i32

]]></node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="2361" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="33" op_0_bw="32">
<![CDATA[
_ifconv53:2  %tmp_183_cast = zext i32 %tmp_182_cast to i33

]]></node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="2362" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv53:3  %parameters7_sum14 = add i33 %tmp_5_cast, %tmp_183_cast

]]></node>
<StgValue><ssdm name="parameters7_sum14"/></StgValue>
</operation>

<operation id="2363" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="64" op_0_bw="33">
<![CDATA[
_ifconv53:4  %parameters7_sum14_cast = zext i33 %parameters7_sum14 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum14_cast"/></StgValue>
</operation>

<operation id="2364" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv53:5  %gmem_offset1_addr_26 = getelementptr float* %gmem_offset1, i64 %parameters7_sum14_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_26"/></StgValue>
</operation>

<operation id="2365" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv53:36  %tmp_187 = add i21 %j_0_i_cast, %tmp_173

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2366" st_id="360" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %gmem_offset1_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_26, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_18_req"/></StgValue>
</operation>

<operation id="2367" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="21">
<![CDATA[
_ifconv53:37  %tmp_187_cast = sext i21 %tmp_187 to i32

]]></node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="2368" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="33" op_0_bw="32">
<![CDATA[
_ifconv53:38  %tmp_188_cast = zext i32 %tmp_187_cast to i33

]]></node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="2369" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv53:39  %parameters7_sum15 = add i33 %tmp_5_cast, %tmp_188_cast

]]></node>
<StgValue><ssdm name="parameters7_sum15"/></StgValue>
</operation>

<operation id="2370" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="64" op_0_bw="33">
<![CDATA[
_ifconv53:40  %parameters7_sum15_cast = zext i33 %parameters7_sum15 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum15_cast"/></StgValue>
</operation>

<operation id="2371" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv53:41  %gmem_offset1_addr_27 = getelementptr float* %gmem_offset1, i64 %parameters7_sum15_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_27"/></StgValue>
</operation>

<operation id="2372" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv53:76  %tmp_205 = add i21 %j_0_i_cast, %tmp_175

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2373" st_id="361" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %gmem_offset1_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_26, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_18_req"/></StgValue>
</operation>

<operation id="2374" st_id="361" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:42  %gmem_offset1_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_27, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_19_req"/></StgValue>
</operation>

<operation id="2375" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="21">
<![CDATA[
_ifconv53:77  %tmp_205_cast = sext i21 %tmp_205 to i32

]]></node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="2376" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="33" op_0_bw="32">
<![CDATA[
_ifconv53:78  %tmp_206_cast = zext i32 %tmp_205_cast to i33

]]></node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="2377" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv53:79  %parameters7_sum16 = add i33 %tmp_5_cast, %tmp_206_cast

]]></node>
<StgValue><ssdm name="parameters7_sum16"/></StgValue>
</operation>

<operation id="2378" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="64" op_0_bw="33">
<![CDATA[
_ifconv53:80  %parameters7_sum16_cast = zext i33 %parameters7_sum16 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum16_cast"/></StgValue>
</operation>

<operation id="2379" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv53:81  %gmem_offset1_addr_28 = getelementptr float* %gmem_offset1, i64 %parameters7_sum16_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_28"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2380" st_id="362" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %gmem_offset1_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_26, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_18_req"/></StgValue>
</operation>

<operation id="2381" st_id="362" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:42  %gmem_offset1_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_27, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_19_req"/></StgValue>
</operation>

<operation id="2382" st_id="362" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:82  %gmem_offset1_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_28, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_20_req"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2383" st_id="363" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %gmem_offset1_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_26, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_18_req"/></StgValue>
</operation>

<operation id="2384" st_id="363" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:42  %gmem_offset1_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_27, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_19_req"/></StgValue>
</operation>

<operation id="2385" st_id="363" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:82  %gmem_offset1_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_28, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_20_req"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2386" st_id="364" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %gmem_offset1_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_26, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_18_req"/></StgValue>
</operation>

<operation id="2387" st_id="364" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:42  %gmem_offset1_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_27, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_19_req"/></StgValue>
</operation>

<operation id="2388" st_id="364" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:82  %gmem_offset1_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_28, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_20_req"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2389" st_id="365" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %gmem_offset1_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_26, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_18_req"/></StgValue>
</operation>

<operation id="2390" st_id="365" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:42  %gmem_offset1_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_27, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_19_req"/></StgValue>
</operation>

<operation id="2391" st_id="365" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:82  %gmem_offset1_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_28, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_20_req"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2392" st_id="366" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %gmem_offset1_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_26, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_18_req"/></StgValue>
</operation>

<operation id="2393" st_id="366" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:42  %gmem_offset1_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_27, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_19_req"/></StgValue>
</operation>

<operation id="2394" st_id="366" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:82  %gmem_offset1_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_28, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_20_req"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2395" st_id="367" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:7  %gmem_offset1_addr_26_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_26)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_26_read"/></StgValue>
</operation>

<operation id="2396" st_id="367" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:42  %gmem_offset1_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_27, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_19_req"/></StgValue>
</operation>

<operation id="2397" st_id="367" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:82  %gmem_offset1_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_28, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_20_req"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2398" st_id="368" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:43  %gmem_offset1_addr_27_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_27)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_27_read"/></StgValue>
</operation>

<operation id="2399" st_id="368" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:82  %gmem_offset1_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_28, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_20_req"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2400" st_id="369" stage="28" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2401" st_id="369" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:83  %gmem_offset1_addr_28_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_28)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_28_read"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2402" st_id="370" stage="27" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2403" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="32">
<![CDATA[
_ifconv53:75  %alpha_w_load_7 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_7"/></StgValue>
</operation>

<operation id="2404" st_id="370" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2405" st_id="370" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2406" st_id="371" stage="26" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2407" st_id="371" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2408" st_id="371" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2409" st_id="372" stage="25" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2410" st_id="372" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2411" st_id="372" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2412" st_id="373" stage="24" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2413" st_id="373" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2414" st_id="373" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2415" st_id="374" stage="23" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2416" st_id="374" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2417" st_id="374" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2418" st_id="375" stage="22" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2419" st_id="375" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2420" st_id="375" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2421" st_id="376" stage="21" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2422" st_id="376" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2423" st_id="376" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2424" st_id="377" stage="20" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2425" st_id="377" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2426" st_id="377" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2427" st_id="378" stage="19" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2428" st_id="378" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2429" st_id="378" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2430" st_id="379" stage="18" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2431" st_id="379" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2432" st_id="379" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2433" st_id="380" stage="17" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2434" st_id="380" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2435" st_id="380" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2436" st_id="381" stage="16" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2437" st_id="381" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2438" st_id="381" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2439" st_id="382" stage="15" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2440" st_id="382" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2441" st_id="382" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2442" st_id="383" stage="14" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2443" st_id="383" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2444" st_id="383" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2445" st_id="384" stage="13" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2446" st_id="384" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2447" st_id="384" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2448" st_id="385" stage="12" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2449" st_id="385" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2450" st_id="385" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2451" st_id="386" stage="11" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2452" st_id="386" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2453" st_id="386" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2454" st_id="387" stage="10" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2455" st_id="387" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2456" st_id="387" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2457" st_id="388" stage="9" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2458" st_id="388" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2459" st_id="388" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2460" st_id="389" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2461" st_id="389" stage="8" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2462" st_id="389" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2463" st_id="389" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2464" st_id="390" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2465" st_id="390" stage="7" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2466" st_id="390" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2467" st_id="390" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2468" st_id="391" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2469" st_id="391" stage="6" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2470" st_id="391" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2471" st_id="391" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2472" st_id="392" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2473" st_id="392" stage="5" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2474" st_id="392" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2475" st_id="392" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2476" st_id="393" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2477" st_id="393" stage="4" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2478" st_id="393" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2479" st_id="393" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2480" st_id="394" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2481" st_id="394" stage="3" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2482" st_id="394" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2483" st_id="394" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2484" st_id="395" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2485" st_id="395" stage="2" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2486" st_id="395" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2487" st_id="395" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2488" st_id="396" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2489" st_id="396" stage="1" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:44  %tmp_i2 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_27_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2490" st_id="396" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2491" st_id="396" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2492" st_id="397" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:8  %x_assign_2 = fsub float %tmp_170, %gmem_offset1_addr_26_read

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="2493" st_id="397" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:45  %tmp_189 = fpext float %tmp_i2 to double

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2494" st_id="397" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2495" st_id="397" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2496" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32">
<![CDATA[
_ifconv53:9  %p_Val2_12 = bitcast float %x_assign_2 to i32

]]></node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="2497" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:10  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_12, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="2498" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv53:11  %loc_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_12, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_8"/></StgValue>
</operation>

<operation id="2499" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="23" op_0_bw="32">
<![CDATA[
_ifconv53:12  %loc_V_9 = trunc i32 %p_Val2_12 to i23

]]></node>
<StgValue><ssdm name="loc_V_9"/></StgValue>
</operation>

<operation id="2500" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="9" op_0_bw="8">
<![CDATA[
_ifconv53:15  %tmp_i_i_i115_cast = zext i8 %loc_V_8 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i115_cast"/></StgValue>
</operation>

<operation id="2501" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv53:16  %sh_assign_4 = add i9 -127, %tmp_i_i_i115_cast

]]></node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="2502" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv53:17  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="2503" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv53:18  %tmp_4_i_i2 = sub i8 127, %loc_V_8

]]></node>
<StgValue><ssdm name="tmp_4_i_i2"/></StgValue>
</operation>

<operation id="2504" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="9" op_0_bw="8">
<![CDATA[
_ifconv53:19  %tmp_4_i_i118_cast = sext i8 %tmp_4_i_i2 to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i118_cast"/></StgValue>
</operation>

<operation id="2505" st_id="398" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv53:20  %sh_assign_5 = select i1 %isNeg_2, i9 %tmp_4_i_i118_cast, i9 %sh_assign_4

]]></node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="2506" st_id="398" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:45  %tmp_189 = fpext float %tmp_i2 to double

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2507" st_id="398" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2508" st_id="398" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2509" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv53:13  %p_Result_7 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_9) nounwind

]]></node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="2510" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3234">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="78" op_0_bw="24">
<![CDATA[
_ifconv53:14  %tmp_2_i_i2 = zext i24 %p_Result_7 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="2511" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3236">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="9">
<![CDATA[
_ifconv53:21  %sh_assign_1_i119_cast = sext i9 %sh_assign_5 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i119_cast"/></StgValue>
</operation>

<operation id="2512" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3231">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="24" op_0_bw="9">
<![CDATA[
_ifconv53:22  %sh_assign_1_i119_cast_cast = sext i9 %sh_assign_5 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i119_cast_cast"/></StgValue>
</operation>

<operation id="2513" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3235">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="78" op_0_bw="32">
<![CDATA[
_ifconv53:23  %tmp_6_i_i2 = zext i32 %sh_assign_1_i119_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="2514" st_id="399" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3230">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv53:24  %tmp_7_i_i2 = lshr i24 %p_Result_7, %sh_assign_1_i119_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>

<operation id="2515" st_id="399" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3233">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv53:25  %tmp_9_i_i2 = shl i78 %tmp_2_i_i2, %tmp_6_i_i2

]]></node>
<StgValue><ssdm name="tmp_9_i_i2"/></StgValue>
</operation>

<operation id="2516" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3229">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv53:26  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i2, i32 23)

]]></node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2517" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3228">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="1">
<![CDATA[
_ifconv53:27  %tmp_375 = zext i1 %tmp_378 to i32

]]></node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2518" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3232">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv53:28  %tmp_376 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i2, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2519" st_id="399" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:29  %p_Val2_15 = select i1 %isNeg_2, i32 %tmp_375, i32 %tmp_376

]]></node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="2520" st_id="399" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:45  %tmp_189 = fpext float %tmp_i2 to double

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2521" st_id="399" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:84  %tmp_207 = fdiv float %alpha_w_load_7, %gmem_offset1_addr_28_read

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2522" st_id="399" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:87  %tmp_237 = fdiv float %gmem_offset1_addr_28_read, %gmem_offset1_addr_27_read

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2523" st_id="400" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3238">
<or_exp><and_exp><literal name="p_Result_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:30  %p_Val2_7_i_i2 = sub i32 0, %p_Val2_15

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i2"/></StgValue>
</operation>

<operation id="2524" st_id="400" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:31  %p_Val2_17 = select i1 %p_Result_6, i32 %p_Val2_7_i_i2, i32 %p_Val2_15

]]></node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="2525" st_id="400" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2526" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="64" op_0_bw="2">
<![CDATA[
_ifconv53:62  %tmp_192 = zext i2 %j_0_i to i64

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2527" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv53:85  %akt_addr_4 = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_192

]]></node>
<StgValue><ssdm name="akt_addr_4"/></StgValue>
</operation>

<operation id="2528" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv53:86  store float %tmp_207, float* %akt_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2529" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv53:88  %F_addr_6 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_192

]]></node>
<StgValue><ssdm name="F_addr_6"/></StgValue>
</operation>

<operation id="2530" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv53:89  store float %tmp_237, float* %F_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2531" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:32  %neg_i = sub i32 0, %p_Val2_17

]]></node>
<StgValue><ssdm name="neg_i"/></StgValue>
</operation>

<operation id="2532" st_id="401" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:33  %abscond_i = icmp sgt i32 %p_Val2_17, 0

]]></node>
<StgValue><ssdm name="abscond_i"/></StgValue>
</operation>

<operation id="2533" st_id="401" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:34  %abs_i = select i1 %abscond_i, i32 %p_Val2_17, i32 %neg_i

]]></node>
<StgValue><ssdm name="abs_i"/></StgValue>
</operation>

<operation id="2534" st_id="401" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2535" st_id="402" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2536" st_id="402" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2537" st_id="403" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2538" st_id="403" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2539" st_id="404" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2540" st_id="404" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2541" st_id="405" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2542" st_id="405" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2543" st_id="406" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2544" st_id="406" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2545" st_id="407" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2546" st_id="407" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2547" st_id="408" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2548" st_id="408" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2549" st_id="409" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:35  %tmp_186 = sitofp i32 %abs_i to double

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2550" st_id="409" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:46  %tmp_190 = fmul double %tmp_189, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2551" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="64" op_0_bw="64">
<![CDATA[
_ifconv53:47  %tmp_186_to_int = bitcast double %tmp_186 to i64

]]></node>
<StgValue><ssdm name="tmp_186_to_int"/></StgValue>
</operation>

<operation id="2552" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv53:48  %tmp_377 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_186_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2553" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="52" op_0_bw="64">
<![CDATA[
_ifconv53:49  %tmp_379 = trunc i64 %tmp_186_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2554" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="64" op_0_bw="64">
<![CDATA[
_ifconv53:50  %tmp_190_to_int = bitcast double %tmp_190 to i64

]]></node>
<StgValue><ssdm name="tmp_190_to_int"/></StgValue>
</operation>

<operation id="2555" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv53:51  %tmp_380 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_190_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2556" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="52" op_0_bw="64">
<![CDATA[
_ifconv53:52  %tmp_381 = trunc i64 %tmp_190_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2557" st_id="410" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv53:53  %notlhs18 = icmp ne i11 %tmp_377, -1

]]></node>
<StgValue><ssdm name="notlhs18"/></StgValue>
</operation>

<operation id="2558" st_id="410" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv53:54  %notrhs18 = icmp eq i52 %tmp_379, 0

]]></node>
<StgValue><ssdm name="notrhs18"/></StgValue>
</operation>

<operation id="2559" st_id="410" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:55  %tmp_382 = or i1 %notrhs18, %notlhs18

]]></node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="2560" st_id="410" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv53:56  %notlhs19 = icmp ne i11 %tmp_380, -1

]]></node>
<StgValue><ssdm name="notlhs19"/></StgValue>
</operation>

<operation id="2561" st_id="410" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv53:57  %notrhs19 = icmp eq i52 %tmp_381, 0

]]></node>
<StgValue><ssdm name="notrhs19"/></StgValue>
</operation>

<operation id="2562" st_id="410" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:58  %tmp_383 = or i1 %notrhs19, %notlhs19

]]></node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2563" st_id="410" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:60  %tmp_385 = fcmp olt double %tmp_186, %tmp_190

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2564" st_id="411" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:59  %tmp_384 = and i1 %tmp_382, %tmp_383

]]></node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2565" st_id="411" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:60  %tmp_385 = fcmp olt double %tmp_186, %tmp_190

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2566" st_id="412" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:60  %tmp_385 = fcmp olt double %tmp_186, %tmp_190

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2567" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="19" op_0_bw="2">
<![CDATA[
_ifconv53:63  %tmp_192_cast = zext i2 %j_0_i to i19

]]></node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="2568" st_id="412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv53:64  %tmp_387 = add i19 %tmp_494_cast, %tmp_192_cast

]]></node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2569" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="1" op_0_bw="2">
<![CDATA[
_ifconv53:68  %tmp_388 = trunc i2 %j_0_i to i1

]]></node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2570" st_id="413" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:60  %tmp_385 = fcmp olt double %tmp_186, %tmp_190

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2571" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="64" op_0_bw="19">
<![CDATA[
_ifconv53:65  %tmp_505_cast = zext i19 %tmp_387 to i64

]]></node>
<StgValue><ssdm name="tmp_505_cast"/></StgValue>
</operation>

<operation id="2572" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv53:66  %back_gauss_addr_10 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_505_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_10"/></StgValue>
</operation>

<operation id="2573" st_id="413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="1" op_0_bw="18">
<![CDATA[
_ifconv53:67  %back_gauss_load_2 = load i1* %back_gauss_addr_10, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_2"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2574" st_id="414" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:61  %tmp_386 = and i1 %tmp_384, %tmp_385

]]></node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2575" st_id="414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="1" op_0_bw="18">
<![CDATA[
_ifconv53:67  %back_gauss_load_2 = load i1* %back_gauss_addr_10, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_2"/></StgValue>
</operation>

<operation id="2576" st_id="414" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:70  %sel_tmp7 = and i1 %back_gauss_load_2, %tmp_386

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2577" st_id="415" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:69  %not_j_0_i_t = xor i1 %tmp_388, true

]]></node>
<StgValue><ssdm name="not_j_0_i_t"/></StgValue>
</operation>

<operation id="2578" st_id="415" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:71  %sel_tmp8 = and i1 %sel_tmp7, %tmp_388

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="2579" st_id="415" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:72  %M_2_1_6 = or i1 %sel_tmp8, %M_2_1_4

]]></node>
<StgValue><ssdm name="M_2_1_6"/></StgValue>
</operation>

<operation id="2580" st_id="415" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:73  %sel_tmp10 = and i1 %sel_tmp7, %not_j_0_i_t

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="2581" st_id="415" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:74  %M_2_0_6 = or i1 %sel_tmp10, %M_2_0_4

]]></node>
<StgValue><ssdm name="M_2_0_6"/></StgValue>
</operation>

<operation id="2582" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="0" op_0_bw="0">
<![CDATA[
_ifconv53:90  br label %64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2583" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i:0  %max_val_4 = phi i2 [ %j_11, %_ifconv62 ], [ 0, %64 ]

]]></node>
<StgValue><ssdm name="max_val_4"/></StgValue>
</operation>

<operation id="2584" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i:1  %min_val_0_i = phi i32 [ %min_val_5, %_ifconv62 ], [ 10, %64 ]

]]></node>
<StgValue><ssdm name="min_val_0_i"/></StgValue>
</operation>

<operation id="2585" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i:2  %max_val_0_i = phi i32 [ %min_val_11, %_ifconv62 ], [ 10, %64 ]

]]></node>
<StgValue><ssdm name="max_val_0_i"/></StgValue>
</operation>

<operation id="2586" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i:3  %min_F_0_i = phi float [ %min_F_5, %_ifconv62 ], [ 1.000000e+03, %64 ]

]]></node>
<StgValue><ssdm name="min_F_0_i"/></StgValue>
</operation>

<operation id="2587" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i:4  %max_F_0_i = phi float [ %max_F_7, %_ifconv62 ], [ 0.000000e+00, %64 ]

]]></node>
<StgValue><ssdm name="max_F_0_i"/></StgValue>
</operation>

<operation id="2588" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="2">
<![CDATA[
.preheader8.i:5  %max_val_4_cast = zext i2 %max_val_4 to i32

]]></node>
<StgValue><ssdm name="max_val_4_cast"/></StgValue>
</operation>

<operation id="2589" st_id="416" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i:6  %exitcond5_i = icmp eq i2 %max_val_4, -2

]]></node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="2590" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8.i:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2591" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i:8  %j_11 = add i2 %max_val_4, 1

]]></node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="2592" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i:9  br i1 %exitcond5_i, label %65, label %_ifconv62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2593" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="2">
<![CDATA[
_ifconv62:0  %tmp_204 = zext i2 %max_val_4 to i64

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2594" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="1" op_0_bw="2">
<![CDATA[
_ifconv62:1  %tmp_404 = trunc i2 %max_val_4 to i1

]]></node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2595" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv62:3  %F_addr_8 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_204

]]></node>
<StgValue><ssdm name="F_addr_8"/></StgValue>
</operation>

<operation id="2596" st_id="416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="1">
<![CDATA[
_ifconv62:4  %max_F_12 = load float* %F_addr_8, align 4

]]></node>
<StgValue><ssdm name="max_F_12"/></StgValue>
</operation>

<operation id="2597" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_403 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %max_val_0_i, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="2598" st_id="416" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp2 = icmp slt i31 %tmp_403, 1

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="2599" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp2, label %66, label %70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2600" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_232 = add nsw i32 %min_val_0_i, %tmp_172_cast

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2601" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_212 = add nsw i32 %max_val_0_i, %tmp_172_cast

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2602" st_id="417" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="1">
<![CDATA[
_ifconv62:4  %max_F_12 = load float* %F_addr_8, align 4

]]></node>
<StgValue><ssdm name="max_F_12"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2603" st_id="418" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:18  %tmp_412 = fcmp ogt float %max_F_12, %max_F_0_i

]]></node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2604" st_id="418" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:32  %tmp_418 = fcmp olt float %max_F_12, %min_F_0_i

]]></node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2605" st_id="419" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:18  %tmp_412 = fcmp ogt float %max_F_12, %max_F_0_i

]]></node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2606" st_id="419" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:32  %tmp_418 = fcmp olt float %max_F_12, %min_F_0_i

]]></node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2607" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32">
<![CDATA[
_ifconv62:5  %max_F_2_to_int = bitcast float %max_F_12 to i32

]]></node>
<StgValue><ssdm name="max_F_2_to_int"/></StgValue>
</operation>

<operation id="2608" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv62:6  %tmp_405 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="2609" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="23" op_0_bw="32">
<![CDATA[
_ifconv62:7  %tmp_406 = trunc i32 %max_F_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2610" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32">
<![CDATA[
_ifconv62:8  %max_F_0_i_to_int = bitcast float %max_F_0_i to i32

]]></node>
<StgValue><ssdm name="max_F_0_i_to_int"/></StgValue>
</operation>

<operation id="2611" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv62:9  %tmp_407 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_0_i_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2612" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="23" op_0_bw="32">
<![CDATA[
_ifconv62:10  %tmp_408 = trunc i32 %max_F_0_i_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2613" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv62:11  %notlhs22 = icmp ne i8 %tmp_405, -1

]]></node>
<StgValue><ssdm name="notlhs22"/></StgValue>
</operation>

<operation id="2614" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv62:12  %notrhs22 = icmp eq i23 %tmp_406, 0

]]></node>
<StgValue><ssdm name="notrhs22"/></StgValue>
</operation>

<operation id="2615" st_id="420" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:13  %tmp_409 = or i1 %notrhs22, %notlhs22

]]></node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="2616" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv62:14  %notlhs23 = icmp ne i8 %tmp_407, -1

]]></node>
<StgValue><ssdm name="notlhs23"/></StgValue>
</operation>

<operation id="2617" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv62:15  %notrhs23 = icmp eq i23 %tmp_408, 0

]]></node>
<StgValue><ssdm name="notrhs23"/></StgValue>
</operation>

<operation id="2618" st_id="420" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:16  %tmp_410 = or i1 %notrhs23, %notlhs23

]]></node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="2619" st_id="420" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:18  %tmp_412 = fcmp ogt float %max_F_12, %max_F_0_i

]]></node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2620" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="32">
<![CDATA[
_ifconv62:25  %min_F_0_i_to_int = bitcast float %min_F_0_i to i32

]]></node>
<StgValue><ssdm name="min_F_0_i_to_int"/></StgValue>
</operation>

<operation id="2621" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv62:26  %tmp_414 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %min_F_0_i_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="2622" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="23" op_0_bw="32">
<![CDATA[
_ifconv62:27  %tmp_415 = trunc i32 %min_F_0_i_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2623" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv62:28  %notlhs24 = icmp ne i8 %tmp_414, -1

]]></node>
<StgValue><ssdm name="notlhs24"/></StgValue>
</operation>

<operation id="2624" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv62:29  %notrhs24 = icmp eq i23 %tmp_415, 0

]]></node>
<StgValue><ssdm name="notrhs24"/></StgValue>
</operation>

<operation id="2625" st_id="420" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:30  %tmp_416 = or i1 %notrhs24, %notlhs24

]]></node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="2626" st_id="420" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:32  %tmp_418 = fcmp olt float %max_F_12, %min_F_0_i

]]></node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2627" st_id="421" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv62:2  %M_2_load_phi = select i1 %tmp_404, i1 %M_2_1_4, i1 %M_2_0_4

]]></node>
<StgValue><ssdm name="M_2_load_phi"/></StgValue>
</operation>

<operation id="2628" st_id="421" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:17  %tmp_411 = and i1 %tmp_409, %tmp_410

]]></node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2629" st_id="421" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:18  %tmp_412 = fcmp ogt float %max_F_12, %max_F_0_i

]]></node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2630" st_id="421" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:19  %tmp_413 = and i1 %tmp_411, %tmp_412

]]></node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2631" st_id="421" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:31  %tmp_417 = and i1 %tmp_409, %tmp_416

]]></node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="2632" st_id="421" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:32  %tmp_418 = fcmp olt float %max_F_12, %min_F_0_i

]]></node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2633" st_id="421" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:33  %tmp_419 = and i1 %tmp_417, %tmp_418

]]></node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2634" st_id="422" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:20  %sel_tmp14 = and i1 %M_2_load_phi, %tmp_413

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="2635" st_id="422" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3240">
<or_exp><and_exp><literal name="M_2_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:21  %min_val_10 = select i1 %sel_tmp14, i32 %max_val_4_cast, i32 %max_val_0_i

]]></node>
<StgValue><ssdm name="min_val_10"/></StgValue>
</operation>

<operation id="2636" st_id="422" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:22  %min_val_11 = select i1 %M_2_load_phi, i32 %min_val_10, i32 %max_val_0_i

]]></node>
<StgValue><ssdm name="min_val_11"/></StgValue>
</operation>

<operation id="2637" st_id="422" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3241">
<or_exp><and_exp><literal name="M_2_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:23  %max_F_6 = select i1 %sel_tmp14, float %max_F_12, float %max_F_0_i

]]></node>
<StgValue><ssdm name="max_F_6"/></StgValue>
</operation>

<operation id="2638" st_id="422" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:24  %max_F_7 = select i1 %M_2_load_phi, float %max_F_6, float %max_F_0_i

]]></node>
<StgValue><ssdm name="max_F_7"/></StgValue>
</operation>

<operation id="2639" st_id="422" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:34  %min_val_5 = select i1 %tmp_419, i32 %max_val_4_cast, i32 %min_val_0_i

]]></node>
<StgValue><ssdm name="min_val_5"/></StgValue>
</operation>

<operation id="2640" st_id="422" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:35  %min_F_5 = select i1 %tmp_419, float %max_F_12, float %min_F_0_i

]]></node>
<StgValue><ssdm name="min_F_5"/></StgValue>
</operation>

<operation id="2641" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="0" op_0_bw="0">
<![CDATA[
_ifconv62:36  br label %.preheader8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2642" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_233_cast = sext i32 %tmp_232 to i33

]]></node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="2643" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum17 = add i33 %tmp_5_cast, %tmp_233_cast

]]></node>
<StgValue><ssdm name="parameters7_sum17"/></StgValue>
</operation>

<operation id="2644" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum17_cast = sext i33 %parameters7_sum17 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum17_cast"/></StgValue>
</operation>

<operation id="2645" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_35 = getelementptr float* %gmem_offset1, i64 %parameters7_sum17_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_35"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2646" st_id="424" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_35_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_35, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_35_req"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2647" st_id="425" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_35, float %tmp_170, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2648" st_id="426" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_35)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_35_resp"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2649" st_id="427" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_35)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_35_resp"/></StgValue>
</operation>

<operation id="2650" st_id="427" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_234 = add i32 %min_val_0_i, %tmp_173_cast

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2651" st_id="428" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_35)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_35_resp"/></StgValue>
</operation>

<operation id="2652" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="33" op_0_bw="32">
<![CDATA[
:10  %tmp_235_cast = sext i32 %tmp_234 to i33

]]></node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="2653" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11  %parameters7_sum18 = add i33 %tmp_5_cast, %tmp_235_cast

]]></node>
<StgValue><ssdm name="parameters7_sum18"/></StgValue>
</operation>

<operation id="2654" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="64" op_0_bw="33">
<![CDATA[
:12  %parameters7_sum18_cast = sext i33 %parameters7_sum18 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum18_cast"/></StgValue>
</operation>

<operation id="2655" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %gmem_offset1_addr_36 = getelementptr float* %gmem_offset1, i64 %parameters7_sum18_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_36"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2656" st_id="429" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_35)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_35_resp"/></StgValue>
</operation>

<operation id="2657" st_id="429" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %gmem_offset1_addr_36_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_36, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_36_req"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2658" st_id="430" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_35)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_35_resp"/></StgValue>
</operation>

<operation id="2659" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32">
<![CDATA[
:8  %vinit_load_2 = load float* @vinit, align 4

]]></node>
<StgValue><ssdm name="vinit_load_2"/></StgValue>
</operation>

<operation id="2660" st_id="430" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_36, float %vinit_load_2, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2661" st_id="431" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_36)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_36_resp"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2662" st_id="432" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_36)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_36_resp"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2663" st_id="433" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_36)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_36_resp"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2664" st_id="434" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_36)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_36_resp"/></StgValue>
</operation>

<operation id="2665" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="19" op_0_bw="32">
<![CDATA[
:17  %tmp_439 = trunc i32 %min_val_0_i to i19

]]></node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2666" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %tmp_441 = add i19 %tmp_439, %tmp_494_cast

]]></node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2667" st_id="435" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_36)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_36_resp"/></StgValue>
</operation>

<operation id="2668" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="64" op_0_bw="19">
<![CDATA[
:19  %tmp_512_cast = sext i19 %tmp_441 to i64

]]></node>
<StgValue><ssdm name="tmp_512_cast"/></StgValue>
</operation>

<operation id="2669" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %matchsum_addr_9 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_512_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_9"/></StgValue>
</operation>

<operation id="2670" st_id="435" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:21  store i8 1, i8* %matchsum_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2671" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge14.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2672" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2">
<![CDATA[
._crit_edge14.i:0  %j3_0_i = phi i2 [ 0, %70 ], [ %j_14, %72 ], [ %j_14, %71 ]

]]></node>
<StgValue><ssdm name="j3_0_i"/></StgValue>
</operation>

<operation id="2673" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge14.i:1  %matchsumtot_0_i = phi float [ 0.000000e+00, %70 ], [ %matchsumtot_2, %72 ], [ %matchsumtot_0_i, %71 ]

]]></node>
<StgValue><ssdm name="matchsumtot_0_i"/></StgValue>
</operation>

<operation id="2674" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="21" op_0_bw="2">
<![CDATA[
._crit_edge14.i:2  %j3_0_i_cast = zext i2 %j3_0_i to i21

]]></node>
<StgValue><ssdm name="j3_0_i_cast"/></StgValue>
</operation>

<operation id="2675" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge14.i:3  %j3_0_i_cast1 = zext i2 %j3_0_i to i32

]]></node>
<StgValue><ssdm name="j3_0_i_cast1"/></StgValue>
</operation>

<operation id="2676" st_id="436" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i:4  %exitcond3_i = icmp eq i2 %j3_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond3_i"/></StgValue>
</operation>

<operation id="2677" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge14.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2678" st_id="436" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i:6  %j_14 = add i2 %j3_0_i, 1

]]></node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="2679" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.i:7  br i1 %exitcond3_i, label %73, label %71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2680" st_id="436" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_273 = icmp eq i32 %j3_0_i_cast1, %min_val_0_i

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2681" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_273, label %._crit_edge14.i, label %72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2682" st_id="436" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
<literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_287 = add i21 %j3_0_i_cast, %tmp_175

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2683" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
<literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="19" op_0_bw="2">
<![CDATA[
:13  %tmp_290_cast = zext i2 %j3_0_i to i19

]]></node>
<StgValue><ssdm name="tmp_290_cast"/></StgValue>
</operation>

<operation id="2684" st_id="436" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
<literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_481 = add i19 %tmp_494_cast, %tmp_290_cast

]]></node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="2685" st_id="436" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_445 = fcmp oeq float %matchsumtot_0_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2686" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="21">
<![CDATA[
:1  %tmp_287_cast = sext i21 %tmp_287 to i32

]]></node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="2687" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_288_cast = zext i32 %tmp_287_cast to i33

]]></node>
<StgValue><ssdm name="tmp_288_cast"/></StgValue>
</operation>

<operation id="2688" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum19 = add i33 %tmp_288_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum19"/></StgValue>
</operation>

<operation id="2689" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum19_cast = zext i33 %parameters7_sum19 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum19_cast"/></StgValue>
</operation>

<operation id="2690" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_45 = getelementptr float* %gmem_offset1, i64 %parameters7_sum19_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45"/></StgValue>
</operation>

<operation id="2691" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="64" op_0_bw="19">
<![CDATA[
:15  %tmp_515_cast = zext i19 %tmp_481 to i64

]]></node>
<StgValue><ssdm name="tmp_515_cast"/></StgValue>
</operation>

<operation id="2692" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %matchsum_addr_12 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_515_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_12"/></StgValue>
</operation>

<operation id="2693" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_6 = load i8* %matchsum_addr_12, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_6"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2694" st_id="438" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_31_req"/></StgValue>
</operation>

<operation id="2695" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_6 = load i8* %matchsum_addr_12, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_6"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2696" st_id="439" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_31_req"/></StgValue>
</operation>

<operation id="2697" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="8">
<![CDATA[
:18  %tmp_291 = zext i8 %matchsum_load_6 to i32

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2698" st_id="439" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2699" st_id="440" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_31_req"/></StgValue>
</operation>

<operation id="2700" st_id="440" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2701" st_id="441" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_31_req"/></StgValue>
</operation>

<operation id="2702" st_id="441" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2703" st_id="442" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_31_req"/></StgValue>
</operation>

<operation id="2704" st_id="442" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2705" st_id="443" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_31_req"/></StgValue>
</operation>

<operation id="2706" st_id="443" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2707" st_id="444" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_31_req"/></StgValue>
</operation>

<operation id="2708" st_id="444" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2709" st_id="445" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_45_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_45)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45_read"/></StgValue>
</operation>

<operation id="2710" st_id="445" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2711" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32">
<![CDATA[
:8  %alpha_w_load_10 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_10"/></StgValue>
</operation>

<operation id="2712" st_id="446" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2713" st_id="446" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %gmem_offset1_addr_45_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_45, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45_req"/></StgValue>
</operation>

<operation id="2714" st_id="446" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_292 = sitofp i32 %tmp_291 to float

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2715" st_id="447" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2716" st_id="447" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2717" st_id="448" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2718" st_id="448" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2719" st_id="449" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2720" st_id="449" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2721" st_id="450" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2722" st_id="450" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2723" st_id="451" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2724" st_id="451" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2725" st_id="452" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2726" st_id="452" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2727" st_id="453" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2728" st_id="453" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2729" st_id="454" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_289 = fsub float %gmem_offset1_addr_45_read, %alpha_w_load_10

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2730" st_id="454" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2731" st_id="455" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:11  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_45, float %tmp_289, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2732" st_id="455" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_2 = fadd float %matchsumtot_0_i, %tmp_292

]]></node>
<StgValue><ssdm name="matchsumtot_2"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2733" st_id="456" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_45_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_45)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2734" st_id="457" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_45_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_45)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2735" st_id="458" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_45_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_45)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2736" st_id="459" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_45_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_45)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45_resp"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2737" st_id="460" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_45_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_45)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_45_resp"/></StgValue>
</operation>

<operation id="2738" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %._crit_edge14.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2739" st_id="461" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_445 = fcmp oeq float %matchsumtot_0_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2740" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="32">
<![CDATA[
:0  %matchsumtot_0_i_to_int = bitcast float %matchsumtot_0_i to i32

]]></node>
<StgValue><ssdm name="matchsumtot_0_i_to_int"/></StgValue>
</operation>

<operation id="2741" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_440 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_0_i_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2742" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="23" op_0_bw="32">
<![CDATA[
:2  %tmp_456 = trunc i32 %matchsumtot_0_i_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2743" st_id="462" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %notlhs28 = icmp ne i8 %tmp_440, -1

]]></node>
<StgValue><ssdm name="notlhs28"/></StgValue>
</operation>

<operation id="2744" st_id="462" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %notrhs28 = icmp eq i23 %tmp_456, 0

]]></node>
<StgValue><ssdm name="notrhs28"/></StgValue>
</operation>

<operation id="2745" st_id="462" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_442 = or i1 %notrhs28, %notlhs28

]]></node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2746" st_id="462" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_445 = fcmp oeq float %matchsumtot_0_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2747" st_id="463" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_445 = fcmp oeq float %matchsumtot_0_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2748" st_id="463" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_446 = and i1 %tmp_442, %tmp_445

]]></node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2749" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_446, label %75, label %74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2750" st_id="463" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2751" st_id="463" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_285 = add i32 %tmp_175_cast, %min_val_0_i

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2752" st_id="464" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2753" st_id="465" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2754" st_id="466" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2755" st_id="467" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2756" st_id="468" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2757" st_id="469" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2758" st_id="470" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2759" st_id="471" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2760" st_id="472" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2761" st_id="473" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2762" st_id="474" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2763" st_id="475" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2764" st_id="476" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2765" st_id="477" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2766" st_id="478" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2767" st_id="479" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2768" st_id="480" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2769" st_id="481" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2770" st_id="482" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2771" st_id="483" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2772" st_id="484" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2773" st_id="485" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2774" st_id="486" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2775" st_id="487" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2776" st_id="488" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2777" st_id="489" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2778" st_id="490" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2779" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_283 = add i32 %tmp_175_cast, %min_val_0_i

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2780" st_id="491" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2781" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_284_cast = sext i32 %tmp_283 to i33

]]></node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="2782" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum20 = add i33 %tmp_284_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum20"/></StgValue>
</operation>

<operation id="2783" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum20_cast = sext i33 %parameters7_sum20 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum20_cast"/></StgValue>
</operation>

<operation id="2784" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_44 = getelementptr float* %gmem_offset1, i64 %parameters7_sum20_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_44"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2785" st_id="492" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_278 = fdiv float 1.000000e+00, %matchsumtot_0_i

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2786" st_id="492" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_44_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_44, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_44_req"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2787" st_id="493" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_44, float %tmp_278, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="2788" st_id="494" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_44)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="2789" st_id="495" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_44)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="2790" st_id="496" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_44)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2791" st_id="497" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_44)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2792" st_id="498" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_44)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_44_resp"/></StgValue>
</operation>

<operation id="2793" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %EM_ALGO.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2794" st_id="498" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
EM_ALGO.exit:0  %out_frame5_sum4 = add i33 %tmp_9_cast, %tmp_174_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum4"/></StgValue>
</operation>

<operation id="2795" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="64" op_0_bw="33">
<![CDATA[
EM_ALGO.exit:1  %out_frame5_sum4_cast = sext i33 %out_frame5_sum4 to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum4_cast"/></StgValue>
</operation>

<operation id="2796" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
EM_ALGO.exit:2  %gmem_offset_addr_4 = getelementptr i8* %gmem_offset, i64 %out_frame5_sum4_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2797" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_286_cast = sext i32 %tmp_285 to i33

]]></node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="2798" st_id="499" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum22 = add i33 %tmp_286_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum22"/></StgValue>
</operation>

<operation id="2799" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum22_cast = sext i33 %parameters7_sum22 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum22_cast"/></StgValue>
</operation>

<operation id="2800" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_43 = getelementptr float* %gmem_offset1, i64 %parameters7_sum22_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_43"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2801" st_id="500" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_43_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_43, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_43_req"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2802" st_id="501" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_43, float 0x3FC99999A0000000, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2803" st_id="502" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_43_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_43)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2804" st_id="503" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_43_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_43)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="2805" st_id="504" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_43_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_43)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="2806" st_id="505" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_43_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_43)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_43_resp"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="2807" st_id="506" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_43_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_43)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_43_resp"/></StgValue>
</operation>

<operation id="2808" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %EM_ALGO.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="2809" st_id="507" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
EM_ALGO.exit:3  %gmem_offset_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4_req"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="2810" st_id="508" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
EM_ALGO.exit:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr_4, i8 -1, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="2811" st_id="509" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit:5  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_4)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="2812" st_id="510" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit:5  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_4)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="2813" st_id="511" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit:5  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_4)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="2814" st_id="512" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit:5  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_4)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="2815" st_id="513" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit:5  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_4)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_4_resp"/></StgValue>
</operation>

<operation id="2816" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="0">
<![CDATA[
EM_ALGO.exit:6  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="2817" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_213_cast = sext i32 %tmp_212 to i33

]]></node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="2818" st_id="514" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum23 = add i33 %tmp_5_cast, %tmp_213_cast

]]></node>
<StgValue><ssdm name="parameters7_sum23"/></StgValue>
</operation>

<operation id="2819" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum23_cast = sext i33 %parameters7_sum23 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum23_cast"/></StgValue>
</operation>

<operation id="2820" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_32 = getelementptr float* %gmem_offset1, i64 %parameters7_sum23_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="2821" st_id="515" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_24_req"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="2822" st_id="516" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_24_req"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="2823" st_id="517" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_24_req"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="2824" st_id="518" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_24_req"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="2825" st_id="519" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_24_req"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="2826" st_id="520" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_24_req"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="2827" st_id="521" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_24_req"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="2828" st_id="522" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_32_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_32)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32_read"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="2829" st_id="523" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2830" st_id="523" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %gmem_offset1_addr_32_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_32, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32_req"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="2831" st_id="524" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="2832" st_id="525" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="2833" st_id="526" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="2834" st_id="527" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="2835" st_id="528" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="2836" st_id="529" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="2837" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_214 = sext i32 %max_val_0_i to i64

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2838" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %akt_addr_5 = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_214

]]></node>
<StgValue><ssdm name="akt_addr_5"/></StgValue>
</operation>

<operation id="2839" st_id="530" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load_2 = load float* %akt_addr_5, align 4

]]></node>
<StgValue><ssdm name="akt_load_2"/></StgValue>
</operation>

<operation id="2840" st_id="530" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="2841" st_id="531" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load_2 = load float* %akt_addr_5, align 4

]]></node>
<StgValue><ssdm name="akt_load_2"/></StgValue>
</operation>

<operation id="2842" st_id="531" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_215 = fsub float %tmp_170, %gmem_offset1_addr_32_read

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="2843" st_id="532" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_216 = fmul float %akt_load_2, %tmp_215

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="2844" st_id="533" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_216 = fmul float %akt_load_2, %tmp_215

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="2845" st_id="534" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_216 = fmul float %akt_load_2, %tmp_215

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="2846" st_id="535" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_216 = fmul float %akt_load_2, %tmp_215

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="2847" st_id="536" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_216 = fmul float %akt_load_2, %tmp_215

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="2848" st_id="537" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="2849" st_id="538" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="2850" st_id="539" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="2851" st_id="540" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="2852" st_id="541" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="2853" st_id="542" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="2854" st_id="543" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="2855" st_id="544" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="2856" st_id="545" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_217 = fadd float %gmem_offset1_addr_32_read, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="2857" st_id="546" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:18  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_32, float %tmp_217, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2858" st_id="546" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="2859" st_id="547" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_32)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32_resp"/></StgValue>
</operation>

<operation id="2860" st_id="547" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="2861" st_id="548" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_32)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32_resp"/></StgValue>
</operation>

<operation id="2862" st_id="548" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="2863" st_id="549" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_32)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32_resp"/></StgValue>
</operation>

<operation id="2864" st_id="549" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="2865" st_id="550" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_32)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32_resp"/></StgValue>
</operation>

<operation id="2866" st_id="550" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_218 = add i32 %max_val_0_i, %tmp_173_cast

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2867" st_id="550" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="2868" st_id="551" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_32)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_32_resp"/></StgValue>
</operation>

<operation id="2869" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="33" op_0_bw="32">
<![CDATA[
:21  %tmp_219_cast = sext i32 %tmp_218 to i33

]]></node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="2870" st_id="551" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:22  %parameters7_sum24 = add i33 %tmp_5_cast, %tmp_219_cast

]]></node>
<StgValue><ssdm name="parameters7_sum24"/></StgValue>
</operation>

<operation id="2871" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="64" op_0_bw="33">
<![CDATA[
:23  %parameters7_sum24_cast = sext i33 %parameters7_sum24 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum24_cast"/></StgValue>
</operation>

<operation id="2872" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:24  %gmem_offset1_addr_33 = getelementptr float* %gmem_offset1, i64 %parameters7_sum24_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33"/></StgValue>
</operation>

<operation id="2873" st_id="551" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="2874" st_id="552" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_25_req"/></StgValue>
</operation>

<operation id="2875" st_id="552" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="2876" st_id="553" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_25_req"/></StgValue>
</operation>

<operation id="2877" st_id="553" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="2878" st_id="554" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_25_req"/></StgValue>
</operation>

<operation id="2879" st_id="554" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_220 = fsub float %tmp_170, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="2880" st_id="555" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_25_req"/></StgValue>
</operation>

<operation id="2881" st_id="555" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_221 = fmul float %tmp_220, %tmp_220

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="2882" st_id="556" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_25_req"/></StgValue>
</operation>

<operation id="2883" st_id="556" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_221 = fmul float %tmp_220, %tmp_220

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="2884" st_id="557" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_25_req"/></StgValue>
</operation>

<operation id="2885" st_id="557" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_221 = fmul float %tmp_220, %tmp_220

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="2886" st_id="558" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_25_req"/></StgValue>
</operation>

<operation id="2887" st_id="558" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_221 = fmul float %tmp_220, %tmp_220

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="2888" st_id="559" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %gmem_offset1_addr_33_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_33)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33_read"/></StgValue>
</operation>

<operation id="2889" st_id="559" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_221 = fmul float %tmp_220, %tmp_220

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="2890" st_id="560" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2891" st_id="560" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %gmem_offset1_addr_33_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_33, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33_req"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="2892" st_id="561" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="2893" st_id="562" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="2894" st_id="563" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="2895" st_id="564" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="2896" st_id="565" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="2897" st_id="566" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="2898" st_id="567" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="2899" st_id="568" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_222 = fsub float %tmp_221, %gmem_offset1_addr_33_read

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="2900" st_id="569" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_223 = fmul float %akt_load_2, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="2901" st_id="570" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_223 = fmul float %akt_load_2, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="2902" st_id="571" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_223 = fmul float %akt_load_2, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="2903" st_id="572" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_223 = fmul float %akt_load_2, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="2904" st_id="573" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_223 = fmul float %akt_load_2, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="2905" st_id="574" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="2906" st_id="575" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="2907" st_id="576" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="2908" st_id="577" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="2909" st_id="578" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="2910" st_id="579" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="2911" st_id="580" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="2912" st_id="581" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="2913" st_id="582" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_224 = fadd float %gmem_offset1_addr_33_read, %tmp_223

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="2914" st_id="583" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:33  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_33, float %tmp_224, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="2915" st_id="584" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_33)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="2916" st_id="585" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_33)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="2917" st_id="586" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_33)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="2918" st_id="587" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_33)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33_resp"/></StgValue>
</operation>

<operation id="2919" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_225 = add i32 %max_val_0_i, %tmp_175_cast

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="2920" st_id="588" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_33)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_33_resp"/></StgValue>
</operation>

<operation id="2921" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="33" op_0_bw="32">
<![CDATA[
:36  %tmp_226_cast = sext i32 %tmp_225 to i33

]]></node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="2922" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:37  %parameters7_sum25 = add i33 %tmp_5_cast, %tmp_226_cast

]]></node>
<StgValue><ssdm name="parameters7_sum25"/></StgValue>
</operation>

<operation id="2923" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="64" op_0_bw="33">
<![CDATA[
:38  %parameters7_sum25_cast = sext i33 %parameters7_sum25 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum25_cast"/></StgValue>
</operation>

<operation id="2924" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:39  %gmem_offset1_addr_34 = getelementptr float* %gmem_offset1, i64 %parameters7_sum25_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="2925" st_id="589" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_26_req"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="2926" st_id="590" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_26_req"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="2927" st_id="591" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_26_req"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="2928" st_id="592" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_26_req"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="2929" st_id="593" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_26_req"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="2930" st_id="594" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_26_req"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="2931" st_id="595" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_26_req"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="2932" st_id="596" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %gmem_offset1_addr_34_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_34)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34_read"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="2933" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32">
<![CDATA[
:42  %alpha_w_load_6 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_6"/></StgValue>
</operation>

<operation id="2934" st_id="597" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_227 = fmul float %alpha_w_load_6, %gmem_offset1_addr_34_read

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2935" st_id="597" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %gmem_offset1_addr_34_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_34, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34_req"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="2936" st_id="598" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_227 = fmul float %alpha_w_load_6, %gmem_offset1_addr_34_read

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="2937" st_id="599" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_227 = fmul float %alpha_w_load_6, %gmem_offset1_addr_34_read

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="2938" st_id="600" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_227 = fmul float %alpha_w_load_6, %gmem_offset1_addr_34_read

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="2939" st_id="601" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_227 = fmul float %alpha_w_load_6, %gmem_offset1_addr_34_read

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="2940" st_id="602" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="2941" st_id="603" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="2942" st_id="604" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="2943" st_id="605" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="2944" st_id="606" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="2945" st_id="607" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="2946" st_id="608" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="2947" st_id="609" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="2948" st_id="610" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_228 = fsub float %gmem_offset1_addr_34_read, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="2949" st_id="611" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="2950" st_id="612" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="2951" st_id="613" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="2952" st_id="614" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="2953" st_id="615" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="2954" st_id="616" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="2955" st_id="617" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="2956" st_id="618" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="2957" st_id="619" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_229 = fadd float %tmp_228, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="2958" st_id="620" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:47  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_34, float %tmp_229, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="2959" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="19" op_0_bw="32">
<![CDATA[
:8  %tmp_437 = trunc i32 %max_val_0_i to i19

]]></node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2960" st_id="621" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9  %tmp_438 = add i19 %tmp_437, %tmp_494_cast

]]></node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2961" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="64" op_0_bw="19">
<![CDATA[
:10  %tmp_511_cast = sext i19 %tmp_438 to i64

]]></node>
<StgValue><ssdm name="tmp_511_cast"/></StgValue>
</operation>

<operation id="2962" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %matchsum_addr_8 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_511_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_8"/></StgValue>
</operation>

<operation id="2963" st_id="621" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_34)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34_resp"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="2964" st_id="622" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_34)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34_resp"/></StgValue>
</operation>

<operation id="2965" st_id="622" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load_4 = load i8* %matchsum_addr_8, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_4"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="2966" st_id="623" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_34)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34_resp"/></StgValue>
</operation>

<operation id="2967" st_id="623" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load_4 = load i8* %matchsum_addr_8, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_4"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="2968" st_id="624" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_34)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34_resp"/></StgValue>
</operation>

<operation id="2969" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %tmp_230 = add i8 1, %matchsum_load_4

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="2970" st_id="625" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_34)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_34_resp"/></StgValue>
</operation>

<operation id="2971" st_id="625" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:51  store i8 %tmp_230, i8* %matchsum_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2972" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="2973" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j2_0_i = phi i2 [ 0, %66 ], [ %j_17, %._crit_edge13.i ]

]]></node>
<StgValue><ssdm name="j2_0_i"/></StgValue>
</operation>

<operation id="2974" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="21" op_0_bw="2">
<![CDATA[
:1  %j2_0_i_cast = zext i2 %j2_0_i to i21

]]></node>
<StgValue><ssdm name="j2_0_i_cast"/></StgValue>
</operation>

<operation id="2975" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="2">
<![CDATA[
:2  %j2_0_i_cast1 = zext i2 %j2_0_i to i32

]]></node>
<StgValue><ssdm name="j2_0_i_cast1"/></StgValue>
</operation>

<operation id="2976" st_id="626" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond4_i = icmp eq i2 %j2_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="2977" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2978" st_id="626" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %j_17 = add i2 %j2_0_i, 1

]]></node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="2979" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond4_i, label %.preheader7.i, label %68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2980" st_id="626" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_271 = icmp eq i32 %j2_0_i_cast1, %max_val_0_i

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="2981" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_271, label %._crit_edge13.i, label %69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2982" st_id="626" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_271" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_275 = add i21 %j2_0_i_cast, %tmp_175

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="2983" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="21">
<![CDATA[
:1  %tmp_275_cast = sext i21 %tmp_275 to i32

]]></node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="2984" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_276_cast = zext i32 %tmp_275_cast to i33

]]></node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="2985" st_id="627" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum26 = add i33 %tmp_276_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum26"/></StgValue>
</operation>

<operation id="2986" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum26_cast = zext i33 %parameters7_sum26 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum26_cast"/></StgValue>
</operation>

<operation id="2987" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_42 = getelementptr float* %gmem_offset1, i64 %parameters7_sum26_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="2988" st_id="628" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_30_req"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="2989" st_id="629" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_30_req"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="2990" st_id="630" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_30_req"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="2991" st_id="631" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_30_req"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="2992" st_id="632" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_30_req"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="2993" st_id="633" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_30_req"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="2994" st_id="634" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_30_req"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="2995" st_id="635" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_42_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_42)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42_read"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="2996" st_id="636" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2997" st_id="636" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %gmem_offset1_addr_42_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_42, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42_req"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="2998" st_id="637" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="2999" st_id="638" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="3000" st_id="639" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="3001" st_id="640" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="3002" st_id="641" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="3003" st_id="642" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="3004" st_id="643" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="3005" st_id="644" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_277 = fsub float %gmem_offset1_addr_42_read, %alpha_w_load_6

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="3006" st_id="645" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_42, float %tmp_277, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="3007" st_id="646" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_42_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_42)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="3008" st_id="647" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_42_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_42)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="3009" st_id="648" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_42_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_42)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="3010" st_id="649" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_42_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_42)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42_resp"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="3011" st_id="650" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_271" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_42_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_42)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_42_resp"/></StgValue>
</operation>

<operation id="3012" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_271" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge13.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3013" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.i:0  br label %67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="3014" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i:0  %sorted_F_2_1_2 = phi float [ %sorted_F_1_36, %76 ], [ %sorted_F_1_11_load, %67 ]

]]></node>
<StgValue><ssdm name="sorted_F_2_1_2"/></StgValue>
</operation>

<operation id="3015" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i:1  %sorted_F_2_0_2 = phi float [ %sorted_F_1_37, %76 ], [ %sorted_F_1_7_load, %67 ]

]]></node>
<StgValue><ssdm name="sorted_F_2_0_2"/></StgValue>
</operation>

<operation id="3016" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7.i:2  %i_0_i = phi i2 [ %i_11, %76 ], [ 0, %67 ]

]]></node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="3017" st_id="651" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:3  %exitcond2_i = icmp eq i2 %i_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="3018" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3019" st_id="651" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:5  %i_11 = add i2 %i_0_i, 1

]]></node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="3020" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i:6  br i1 %exitcond2_i, label %.preheader.i.preheader, label %76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3021" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_282 = zext i2 %i_0_i to i64

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="3022" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %F_addr_10 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_282

]]></node>
<StgValue><ssdm name="F_addr_10"/></StgValue>
</operation>

<operation id="3023" st_id="651" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0_4_23 = load float* %F_addr_10, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_4_23"/></StgValue>
</operation>

<operation id="3024" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="1" op_0_bw="2">
<![CDATA[
:3  %tmp_480 = trunc i2 %i_0_i to i1

]]></node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="3025" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="33" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:0  %tmp_465 = zext i32 %tmp_175_cast to i33

]]></node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="3026" st_id="651" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.i.preheader:1  %tmp_467 = add i33 %tmp_465, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3027" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="64" op_0_bw="33">
<![CDATA[
.preheader.i.preheader:2  %tmp_476 = zext i33 %tmp_467 to i64

]]></node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="3028" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.i.preheader:3  %gmem_offset1_addr_50 = getelementptr float* %gmem_offset1, i64 %tmp_476

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_50"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="3029" st_id="652" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0_4_23 = load float* %F_addr_10, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_4_23"/></StgValue>
</operation>

<operation id="3030" st_id="652" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_F_1_36 = select i1 %tmp_480, float %sorted_F_0_4_23, float %sorted_F_2_1_2

]]></node>
<StgValue><ssdm name="sorted_F_1_36"/></StgValue>
</operation>

<operation id="3031" st_id="652" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %sorted_F_1_37 = select i1 %tmp_480, float %sorted_F_2_0_2, float %sorted_F_0_4_23

]]></node>
<StgValue><ssdm name="sorted_F_1_37"/></StgValue>
</operation>

<operation id="3032" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader7.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="3033" st_id="653" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.preheader:4  %p_rd_req73 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_50, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req73"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="3034" st_id="654" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.preheader:4  %p_rd_req73 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_50, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req73"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="3035" st_id="655" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.preheader:4  %p_rd_req73 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_50, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req73"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="3036" st_id="656" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.preheader:4  %p_rd_req73 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_50, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req73"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="3037" st_id="657" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.preheader:4  %p_rd_req73 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_50, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req73"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="3038" st_id="658" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.preheader:4  %p_rd_req73 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_50, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req73"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="3039" st_id="659" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.preheader:4  %p_rd_req73 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_50, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req73"/></StgValue>
</operation>

<operation id="3040" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:5  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="3041" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %sorted_weight_2_1_2 = phi float [ %sorted_weight_1_36, %77 ], [ %sorted_weight_1_11_load, %.preheader.i.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_2_1_2"/></StgValue>
</operation>

<operation id="3042" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:1  %sorted_weight_2_0_2 = phi float [ %sorted_weight_1_37, %77 ], [ %sorted_weight_1_7_load, %.preheader.i.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_2_0_2"/></StgValue>
</operation>

<operation id="3043" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:2  %i4_0_i = phi i2 [ %i_13, %77 ], [ 0, %.preheader.i.preheader ]

]]></node>
<StgValue><ssdm name="i4_0_i"/></StgValue>
</operation>

<operation id="3044" st_id="660" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:3  %exitcond1_i = icmp eq i2 %i4_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="3045" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3046" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:5  %i_13 = add i2 %i4_0_i, 1

]]></node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="3047" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %exitcond1_i, label %.preheader503, label %77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3048" st_id="660" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sorted_weight_0_4_24 = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_50)

]]></node>
<StgValue><ssdm name="sorted_weight_0_4_24"/></StgValue>
</operation>

<operation id="3049" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_487 = trunc i2 %i4_0_i to i1

]]></node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="3050" st_id="661" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %sorted_weight_1_36 = select i1 %tmp_487, float %sorted_weight_0_4_24, float %sorted_weight_2_1_2

]]></node>
<StgValue><ssdm name="sorted_weight_1_36"/></StgValue>
</operation>

<operation id="3051" st_id="661" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %sorted_weight_1_37 = select i1 %tmp_487, float %sorted_weight_2_0_2, float %sorted_weight_0_4_24

]]></node>
<StgValue><ssdm name="sorted_weight_1_37"/></StgValue>
</operation>

<operation id="3052" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="3053" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader503:0  %temp_index_5 = phi i32 [ %index_1_10, %78 ], [ 1, %.preheader.i ]

]]></node>
<StgValue><ssdm name="temp_index_5"/></StgValue>
</operation>

<operation id="3054" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader503:1  %index_2 = phi i32 [ %index_1_11, %78 ], [ 0, %.preheader.i ]

]]></node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="3055" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader503:2  %temp_W_5 = phi float [ %sorted_weight_1_43, %78 ], [ %sorted_weight_2_1_2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="temp_W_5"/></StgValue>
</operation>

<operation id="3056" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader503:3  %sorted_weight_2_0_4 = phi float [ %sorted_weight_1_44, %78 ], [ %sorted_weight_2_0_2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="sorted_weight_2_0_4"/></StgValue>
</operation>

<operation id="3057" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader503:4  %temp_F_5 = phi float [ %sorted_F_1_43, %78 ], [ %sorted_F_2_1_2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="temp_F_5"/></StgValue>
</operation>

<operation id="3058" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader503:5  %sorted_F_2_0_4 = phi float [ %sorted_F_1_44, %78 ], [ %sorted_F_2_0_2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="sorted_F_2_0_4"/></StgValue>
</operation>

<operation id="3059" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader503:6  %i6_0_i = phi i2 [ %i_14, %78 ], [ 1, %.preheader.i ]

]]></node>
<StgValue><ssdm name="i6_0_i"/></StgValue>
</operation>

<operation id="3060" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="2">
<![CDATA[
.preheader503:7  %i6_0_i_cast = zext i2 %i6_0_i to i32

]]></node>
<StgValue><ssdm name="i6_0_i_cast"/></StgValue>
</operation>

<operation id="3061" st_id="662" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader503:8  %exitcond_i = icmp eq i2 %i6_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="3062" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader503:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3063" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader503:10  br i1 %exitcond_i, label %79, label %branch127.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3064" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32">
<![CDATA[
branch127.preheader:0  %temp_F_5_to_int = bitcast float %temp_F_5 to i32

]]></node>
<StgValue><ssdm name="temp_F_5_to_int"/></StgValue>
</operation>

<operation id="3065" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch127.preheader:1  %tmp_452 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_F_5_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="3066" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="23" op_0_bw="32">
<![CDATA[
branch127.preheader:2  %tmp_489 = trunc i32 %temp_F_5_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="3067" st_id="662" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch127.preheader:3  %notlhs30 = icmp ne i8 %tmp_452, -1

]]></node>
<StgValue><ssdm name="notlhs30"/></StgValue>
</operation>

<operation id="3068" st_id="662" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch127.preheader:4  %notrhs30 = icmp eq i23 %tmp_489, 0

]]></node>
<StgValue><ssdm name="notrhs30"/></StgValue>
</operation>

<operation id="3069" st_id="662" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch127.preheader:5  %tmp_454 = or i1 %notrhs30, %notlhs30

]]></node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="3070" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="0" op_0_bw="0">
<![CDATA[
branch127.preheader:6  br label %branch127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3071" st_id="662" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:0  store i1 false, i1* %back_gauss_addr_12, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3072" st_id="662" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:1  store i1 false, i1* %back_gauss_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3073" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="3074" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch127:3  %j5_0_in_i = phi i32 [ %j_18, %branch123 ], [ %i6_0_i_cast, %branch127.preheader ]

]]></node>
<StgValue><ssdm name="j5_0_in_i"/></StgValue>
</operation>

<operation id="3075" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch127:4  %j_18 = add nsw i32 -1, %j5_0_in_i

]]></node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="3076" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="1" op_0_bw="32">
<![CDATA[
branch127:5  %tmp_492 = trunc i32 %j_18 to i1

]]></node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="3077" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch127:2  %sorted_F_2_1_5 = phi float [ %sorted_F_1_41, %branch123 ], [ %temp_F_5, %branch127.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_2_1_5"/></StgValue>
</operation>

<operation id="3078" st_id="664" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch127:6  %sorted_F_1_41 = select i1 %tmp_492, float %sorted_F_2_1_5, float %sorted_F_2_0_4

]]></node>
<StgValue><ssdm name="sorted_F_1_41"/></StgValue>
</operation>

<operation id="3079" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32">
<![CDATA[
branch127:7  %sorted_F_1_20_to_int = bitcast float %sorted_F_1_41 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_20_to_int"/></StgValue>
</operation>

<operation id="3080" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch127:8  %tmp_455 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_20_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3081" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="23" op_0_bw="32">
<![CDATA[
branch127:9  %tmp_493 = trunc i32 %sorted_F_1_20_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="3082" st_id="664" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch127:10  %notlhs31 = icmp ne i8 %tmp_455, -1

]]></node>
<StgValue><ssdm name="notlhs31"/></StgValue>
</operation>

<operation id="3083" st_id="664" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch127:11  %notrhs31 = icmp eq i23 %tmp_493, 0

]]></node>
<StgValue><ssdm name="notrhs31"/></StgValue>
</operation>

<operation id="3084" st_id="664" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch127:14  %tmp_459 = fcmp ogt float %temp_F_5, %sorted_F_1_41

]]></node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="3085" st_id="665" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch127:12  %tmp_457 = or i1 %notrhs31, %notlhs31

]]></node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3086" st_id="665" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch127:13  %tmp_458 = and i1 %tmp_454, %tmp_457

]]></node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="3087" st_id="665" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch127:14  %tmp_459 = fcmp ogt float %temp_F_5, %sorted_F_1_41

]]></node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="3088" st_id="666" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch127:14  %tmp_459 = fcmp ogt float %temp_F_5, %sorted_F_1_41

]]></node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="3089" st_id="667" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch127:14  %tmp_459 = fcmp ogt float %temp_F_5, %sorted_F_1_41

]]></node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="3090" st_id="667" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch127:15  %tmp_460 = and i1 %tmp_458, %tmp_459

]]></node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="3091" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch127:0  %index_2_1_1 = phi i32 [ %index_1_8, %branch123 ], [ %temp_index_5, %branch127.preheader ]

]]></node>
<StgValue><ssdm name="index_2_1_1"/></StgValue>
</operation>

<operation id="3092" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch127:1  %sorted_weight_2_1_5 = phi float [ %sorted_weight_1_41, %branch123 ], [ %temp_W_5, %branch127.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_2_1_5"/></StgValue>
</operation>

<operation id="3093" st_id="668" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch127:16  %tmp_314 = icmp sgt i32 %j5_0_in_i, 0

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="3094" st_id="668" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch127:17  %tmp_315 = and i1 %tmp_460, %tmp_314

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="3095" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch127:18  br i1 %tmp_315, label %branch123, label %78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3096" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch123:0  %tmp_318 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="3097" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch123:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3098" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch123:2  %sorted_weight_1_41 = select i1 %tmp_492, float %sorted_weight_2_1_5, float %sorted_weight_2_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_1_41"/></StgValue>
</operation>

<operation id="3099" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch123:3  %index_1_8 = select i1 %tmp_492, i32 %index_2_1_1, i32 %index_2

]]></node>
<StgValue><ssdm name="index_1_8"/></StgValue>
</operation>

<operation id="3100" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch123:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp_318) nounwind

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="3101" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch123:5  br label %branch127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3102" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_503 = trunc i32 %j5_0_in_i to i1

]]></node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="3103" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_F_1_43 = select i1 %tmp_503, float %temp_F_5, float %sorted_F_2_1_5

]]></node>
<StgValue><ssdm name="sorted_F_1_43"/></StgValue>
</operation>

<operation id="3104" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %sorted_F_1_44 = select i1 %tmp_503, float %sorted_F_2_0_4, float %temp_F_5

]]></node>
<StgValue><ssdm name="sorted_F_1_44"/></StgValue>
</operation>

<operation id="3105" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %sorted_weight_1_43 = select i1 %tmp_503, float %temp_W_5, float %sorted_weight_2_1_5

]]></node>
<StgValue><ssdm name="sorted_weight_1_43"/></StgValue>
</operation>

<operation id="3106" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_weight_1_44 = select i1 %tmp_503, float %sorted_weight_2_0_4, float %temp_W_5

]]></node>
<StgValue><ssdm name="sorted_weight_1_44"/></StgValue>
</operation>

<operation id="3107" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %index_1_10 = select i1 %tmp_503, i32 %temp_index_5, i32 %index_2_1_1

]]></node>
<StgValue><ssdm name="index_1_10"/></StgValue>
</operation>

<operation id="3108" st_id="668" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %index_1_11 = select i1 %tmp_503, i32 %index_2, i32 %temp_index_5

]]></node>
<StgValue><ssdm name="index_1_11"/></StgValue>
</operation>

<operation id="3109" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %i_14 = add i2 1, %i6_0_i

]]></node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="3110" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="3111" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %B_0_i = phi float [ 0.000000e+00, %79 ], [ %B_2, %81 ]

]]></node>
<StgValue><ssdm name="B_0_i"/></StgValue>
</operation>

<operation id="3112" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %ind_0_i = phi i2 [ 0, %79 ], [ %ind_2, %81 ]

]]></node>
<StgValue><ssdm name="ind_0_i"/></StgValue>
</operation>

<operation id="3113" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:2  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %ind_0_i, i32 1)

]]></node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="3114" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3115" st_id="669" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %ind_2 = add i2 %ind_0_i, 1

]]></node>
<StgValue><ssdm name="ind_2"/></StgValue>
</operation>

<operation id="3116" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_491, label %.critedge187, label %81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3117" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_497 = trunc i2 %ind_0_i to i1

]]></node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="3118" st_id="669" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_weight_2_load_phi = select i1 %tmp_497, float %temp_W_5, float %sorted_weight_2_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_2_load_phi"/></StgValue>
</operation>

<operation id="3119" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="19" op_0_bw="32">
<![CDATA[
:3  %tmp_498 = trunc i32 %temp_index_5 to i19

]]></node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="3120" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="19" op_0_bw="32">
<![CDATA[
:4  %tmp_499 = trunc i32 %index_2 to i19

]]></node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="3121" st_id="669" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:5  %tmp_500 = select i1 %tmp_497, i19 %tmp_498, i19 %tmp_499

]]></node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="3122" st_id="669" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %tmp_501 = add i19 %tmp_500, %tmp_494_cast

]]></node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="3123" st_id="670" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="3124" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="64" op_0_bw="19">
<![CDATA[
:7  %tmp_517_cast = sext i19 %tmp_501 to i64

]]></node>
<StgValue><ssdm name="tmp_517_cast"/></StgValue>
</operation>

<operation id="3125" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %back_gauss_addr_16 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_517_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_16"/></StgValue>
</operation>

<operation id="3126" st_id="670" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:9  store i1 true, i1* %back_gauss_addr_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="3127" st_id="671" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="3128" st_id="672" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="3129" st_id="673" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="3130" st_id="674" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="3131" st_id="675" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="3132" st_id="676" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="3133" st_id="677" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="3134" st_id="678" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_2 = fadd float %B_0_i, %sorted_weight_2_load_phi

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="3135" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32">
<![CDATA[
:10  %B_2_to_int = bitcast float %B_2 to i32

]]></node>
<StgValue><ssdm name="B_2_to_int"/></StgValue>
</operation>

<operation id="3136" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_464 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="3137" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_502 = trunc i32 %B_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="3138" st_id="679" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %notlhs33 = icmp ne i8 %tmp_464, -1

]]></node>
<StgValue><ssdm name="notlhs33"/></StgValue>
</operation>

<operation id="3139" st_id="679" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %notrhs33 = icmp eq i23 %tmp_502, 0

]]></node>
<StgValue><ssdm name="notrhs33"/></StgValue>
</operation>

<operation id="3140" st_id="679" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_468 = or i1 %notrhs33, %notlhs33

]]></node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3141" st_id="679" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_473 = fcmp oge float %B_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="3142" st_id="680" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_473 = fcmp oge float %B_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="3143" st_id="681" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_473 = fcmp oge float %B_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="3144" st_id="682" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_473 = fcmp oge float %B_2, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="3145" st_id="682" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_474 = and i1 %tmp_468, %tmp_473

]]></node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3146" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="tmp_491" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_474, label %.critedge187, label %80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3147" st_id="682" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.critedge187:0  %out_frame5_sum6 = add i33 %tmp_9_cast, %tmp_174_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum6"/></StgValue>
</operation>

<operation id="3148" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="64" op_0_bw="33">
<![CDATA[
.critedge187:1  %out_frame5_sum6_cast = sext i33 %out_frame5_sum6 to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum6_cast"/></StgValue>
</operation>

<operation id="3149" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.critedge187:2  %gmem_offset_addr_6 = getelementptr i8* %gmem_offset, i64 %out_frame5_sum6_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr_6"/></StgValue>
</operation>

<operation id="3150" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge187:6  store float %temp_W_5, float* %sorted_weight_1_11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3151" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge187:7  store float %sorted_weight_2_0_4, float* %sorted_weight_1_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3152" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge187:8  store float %temp_F_5, float* %sorted_F_1_11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3153" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_491" val="1"/>
</and_exp><and_exp><literal name="tmp_474" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge187:9  store float %sorted_F_2_0_4, float* %sorted_F_1_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="3154" st_id="683" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge187:3  %gmem_offset_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_6_req"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="3155" st_id="684" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.critedge187:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr_6, i8 0, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="3156" st_id="685" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge187:5  %gmem_offset_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="3157" st_id="686" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge187:5  %gmem_offset_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="3158" st_id="687" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge187:5  %gmem_offset_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="3159" st_id="688" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge187:5  %gmem_offset_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="3160" st_id="689" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge187:5  %gmem_offset_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_6)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_6_resp"/></StgValue>
</operation>

<operation id="3161" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="0" op_0_bw="0">
<![CDATA[
.critedge187:10  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3162" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.backedge:0  store i1 %M_2_1_4, i1* %M_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3163" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.backedge:1  store i1 %M_2_0_4, i1* %M_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3164" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.backedge:2  store i1 %M_1299_4, i1* %M_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3165" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.backedge:3  store i1 %M_0_4, i1* %M

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3166" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="3167" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader9:0  %i = phi i17 [ %i_1, %1 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="3168" st_id="690" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader9:1  %exitcond4 = icmp eq i17 %i, -54272

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="3169" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3170" st_id="690" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader9:3  %i_1 = add i17 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="3171" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %exitcond4, label %.preheader7.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3172" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
:0  %tmp_8 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %i, i1 false)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="3173" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1118" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_9 = zext i18 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="3174" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %matchsum_addr = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="matchsum_addr"/></StgValue>
</operation>

<operation id="3175" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_12 = or i18 %tmp_8, 1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3176" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:4  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3177" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %matchsum_addr_1 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="matchsum_addr_1"/></StgValue>
</operation>

<operation id="3178" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %back_gauss_addr = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="back_gauss_addr"/></StgValue>
</operation>

<operation id="3179" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %back_gauss_addr_1 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="back_gauss_addr_1"/></StgValue>
</operation>

<operation id="3180" st_id="690" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:8  store i8 0, i8* %matchsum_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3181" st_id="690" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:9  store i8 0, i8* %matchsum_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3182" st_id="690" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:10  store i1 true, i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3183" st_id="690" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:11  store i1 true, i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3184" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3185" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="1" op_0_bw="32">
<![CDATA[
.preheader7.preheader:0  %M_1 = alloca i1

]]></node>
<StgValue><ssdm name="M_1"/></StgValue>
</operation>

<operation id="3186" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="1" op_0_bw="32">
<![CDATA[
.preheader7.preheader:1  %M_1_1 = alloca i1

]]></node>
<StgValue><ssdm name="M_1_1"/></StgValue>
</operation>

<operation id="3187" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:2  %sorted_F_1_14 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1_14"/></StgValue>
</operation>

<operation id="3188" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:3  %sorted_F_1_17 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1_17"/></StgValue>
</operation>

<operation id="3189" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:4  %sorted_weight_1_14 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1_14"/></StgValue>
</operation>

<operation id="3190" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:5  %sorted_weight_1_17 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1_17"/></StgValue>
</operation>

<operation id="3191" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="1" op_0_bw="32">
<![CDATA[
.preheader7.preheader:6  %M_3 = alloca i1

]]></node>
<StgValue><ssdm name="M_3"/></StgValue>
</operation>

<operation id="3192" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="1" op_0_bw="32">
<![CDATA[
.preheader7.preheader:7  %M_3_1 = alloca i1

]]></node>
<StgValue><ssdm name="M_3_1"/></StgValue>
</operation>

<operation id="3193" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:8  %sorted_F_1_20 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1_20"/></StgValue>
</operation>

<operation id="3194" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:9  %sorted_F_1_22 = alloca float

]]></node>
<StgValue><ssdm name="sorted_F_1_22"/></StgValue>
</operation>

<operation id="3195" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:10  %sorted_weight_1_21 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1_21"/></StgValue>
</operation>

<operation id="3196" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:11  %sorted_weight_1_25 = alloca float

]]></node>
<StgValue><ssdm name="sorted_weight_1_25"/></StgValue>
</operation>

<operation id="3197" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:12  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="3198" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader7:0  %idxRow = phi i8 [ 0, %.preheader7.preheader ], [ %idxRow_2, %.preheader6 ]

]]></node>
<StgValue><ssdm name="idxRow"/></StgValue>
</operation>

<operation id="3199" st_id="691" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:1  %exitcond3 = icmp eq i8 %idxRow, -16

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="3200" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3201" st_id="691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:3  %idxRow_2 = add i8 %idxRow, 1

]]></node>
<StgValue><ssdm name="idxRow_2"/></StgValue>
</operation>

<operation id="3202" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %exitcond3, label %.loopexit, label %.preheader6.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3203" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader:0  %p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %idxRow, i8 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="3204" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="17" op_0_bw="16">
<![CDATA[
.preheader6.preheader:1  %p_shl_cast = zext i16 %p_shl to i17

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="3205" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader6.preheader:2  %p_shl3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %idxRow, i6 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="3206" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="17" op_0_bw="14">
<![CDATA[
.preheader6.preheader:3  %p_shl3_cast = zext i14 %p_shl3 to i17

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="3207" st_id="691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader6.preheader:4  %tmp_6 = add i17 %p_shl_cast, %p_shl3_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="3208" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader:5  %p_lshr_f_cast = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %tmp_6, i32 1, i32 16)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="3209" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="init_read" val="1"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:0  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="3210" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="31" op_0_bw="16">
<![CDATA[
.preheader6.preheader:6  %tmp_30 = zext i16 %p_lshr_f_cast to i31

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="3211" st_id="692" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader6.preheader:7  %tmp_38 = add i31 %tmp_30, %tmp_39_cast

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="3212" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="64" op_0_bw="31">
<![CDATA[
.preheader6.preheader:8  %tmp_39 = zext i31 %tmp_38 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="3213" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader6.preheader:9  %gmem_addr_1 = getelementptr i32* %gmem, i64 %tmp_39

]]></node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="3214" st_id="693" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="3215" st_id="694" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="3216" st_id="695" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="3217" st_id="696" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="3218" st_id="697" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="3219" st_id="698" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="3220" st_id="699" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 160)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="3221" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:11  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="3222" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader6:0  %idxCols = phi i8 [ 0, %.preheader6.preheader ], [ %idxCols_2, %.preheader6.backedge ]

]]></node>
<StgValue><ssdm name="idxCols"/></StgValue>
</operation>

<operation id="3223" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="1" op_0_bw="1">
<![CDATA[
.preheader6:1  %M_1_load = load i1* %M_1

]]></node>
<StgValue><ssdm name="M_1_load"/></StgValue>
</operation>

<operation id="3224" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="1" op_0_bw="1">
<![CDATA[
.preheader6:2  %M_1_1_load = load i1* %M_1_1

]]></node>
<StgValue><ssdm name="M_1_1_load"/></StgValue>
</operation>

<operation id="3225" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:3  %sorted_F_1_14_load = load float* %sorted_F_1_14

]]></node>
<StgValue><ssdm name="sorted_F_1_14_load"/></StgValue>
</operation>

<operation id="3226" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:4  %sorted_F_1_17_load = load float* %sorted_F_1_17

]]></node>
<StgValue><ssdm name="sorted_F_1_17_load"/></StgValue>
</operation>

<operation id="3227" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:5  %sorted_weight_1_14_load = load float* %sorted_weight_1_14

]]></node>
<StgValue><ssdm name="sorted_weight_1_14_load"/></StgValue>
</operation>

<operation id="3228" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:6  %sorted_weight_1_17_load = load float* %sorted_weight_1_17

]]></node>
<StgValue><ssdm name="sorted_weight_1_17_load"/></StgValue>
</operation>

<operation id="3229" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="1" op_0_bw="1">
<![CDATA[
.preheader6:7  %M_3_load = load i1* %M_3

]]></node>
<StgValue><ssdm name="M_3_load"/></StgValue>
</operation>

<operation id="3230" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="1" op_0_bw="1">
<![CDATA[
.preheader6:8  %M_3_1_load = load i1* %M_3_1

]]></node>
<StgValue><ssdm name="M_3_1_load"/></StgValue>
</operation>

<operation id="3231" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:9  %sorted_F_1_20_load = load float* %sorted_F_1_20

]]></node>
<StgValue><ssdm name="sorted_F_1_20_load"/></StgValue>
</operation>

<operation id="3232" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:10  %sorted_F_1_22_load = load float* %sorted_F_1_22

]]></node>
<StgValue><ssdm name="sorted_F_1_22_load"/></StgValue>
</operation>

<operation id="3233" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:11  %sorted_weight_1_21_load = load float* %sorted_weight_1_21

]]></node>
<StgValue><ssdm name="sorted_weight_1_21_load"/></StgValue>
</operation>

<operation id="3234" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:12  %sorted_weight_1_25_load = load float* %sorted_weight_1_25

]]></node>
<StgValue><ssdm name="sorted_weight_1_25_load"/></StgValue>
</operation>

<operation id="3235" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="16" op_0_bw="8">
<![CDATA[
.preheader6:13  %idxCols_cast = zext i8 %idxCols to i16

]]></node>
<StgValue><ssdm name="idxCols_cast"/></StgValue>
</operation>

<operation id="3236" st_id="700" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:14  %exitcond2 = icmp eq i8 %idxCols, -96

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="3237" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:15  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3238" st_id="700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:16  %idxCols_2 = add i8 %idxCols, 1

]]></node>
<StgValue><ssdm name="idxCols_2"/></StgValue>
</operation>

<operation id="3239" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:17  br i1 %exitcond2, label %.preheader7, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3240" st_id="700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %i_3 = add i16 %idxCols_cast, %p_lshr_f_cast

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="3241" st_id="700" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="3242" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="8" op_0_bw="32">
<![CDATA[
:2  %tmp_47 = trunc i32 %val to i8

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="3243" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %pixel_assign_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="pixel_assign_3"/></StgValue>
</operation>

<operation id="3244" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:4  %pos_assign_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %i_3, i1 false)

]]></node>
<StgValue><ssdm name="pos_assign_1"/></StgValue>
</operation>

<operation id="3245" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %meminst.i135

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="3246" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i135:0  %M_1_1_2 = phi i1 [ %M_1_1_load, %2 ], [ %M_1_1_3, %meminst.i135 ]

]]></node>
<StgValue><ssdm name="M_1_1_2"/></StgValue>
</operation>

<operation id="3247" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i135:1  %M_1_0_2 = phi i1 [ %M_1_load, %2 ], [ %M_1_0_3, %meminst.i135 ]

]]></node>
<StgValue><ssdm name="M_1_0_2"/></StgValue>
</operation>

<operation id="3248" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i135:2  %invdar_i2 = phi i1 [ false, %2 ], [ %not_invdar_i2, %meminst.i135 ]

]]></node>
<StgValue><ssdm name="invdar_i2"/></StgValue>
</operation>

<operation id="3249" st_id="701" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i135:3  %not_invdar_i2 = xor i1 %invdar_i2, true

]]></node>
<StgValue><ssdm name="not_invdar_i2"/></StgValue>
</operation>

<operation id="3250" st_id="701" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i135:4  %M_1_1_3 = and i1 %M_1_1_2, %not_invdar_i2

]]></node>
<StgValue><ssdm name="M_1_1_3"/></StgValue>
</operation>

<operation id="3251" st_id="701" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i135:5  %M_1_0_3 = and i1 %invdar_i2, %M_1_0_2

]]></node>
<StgValue><ssdm name="M_1_0_3"/></StgValue>
</operation>

<operation id="3252" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
meminst.i135:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_M_str) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3253" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i135:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3254" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i135:8  br i1 %invdar_i2, label %3, label %meminst.i135

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3255" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="invdar_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="8">
<![CDATA[
:0  %tmp_14 = zext i8 %tmp_47 to i32

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3256" st_id="701" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="invdar_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="3257" st_id="702" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="3258" st_id="703" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="3259" st_id="704" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="3260" st_id="705" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="3261" st_id="706" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="3262" st_id="707" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="3263" st_id="708" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_15 = sitofp i32 %tmp_14 to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3264" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
:2  %p_shl6 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %i_3, i4 0)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="3265" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="21" op_0_bw="20">
<![CDATA[
:3  %p_shl6_cast = zext i20 %p_shl6 to i21

]]></node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="3266" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:4  %p_shl7 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %i_3, i2 0)

]]></node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="3267" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="21" op_0_bw="18">
<![CDATA[
:5  %p_shl7_cast = zext i18 %p_shl7 to i21

]]></node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="3268" st_id="708" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %tmp_16 = sub i21 %p_shl6_cast, %p_shl7_cast

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3269" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="21">
<![CDATA[
:7  %tmp_22_cast = sext i21 %tmp_16 to i32

]]></node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="3270" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp_17 = or i21 %tmp_16, 2

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3271" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="32" op_0_bw="21">
<![CDATA[
:9  %tmp_23_cast = sext i21 %tmp_17 to i32

]]></node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="3272" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="22" op_0_bw="21">
<![CDATA[
:10  %tmp_23_cast_cast_cast = sext i21 %tmp_17 to i22

]]></node>
<StgValue><ssdm name="tmp_23_cast_cast_cast"/></StgValue>
</operation>

<operation id="3273" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="33" op_0_bw="17">
<![CDATA[
:11  %tmp_18_cast = zext i17 %pos_assign_1 to i33

]]></node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="3274" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="64" op_0_bw="18">
<![CDATA[
:12  %tmp_61 = zext i18 %p_shl7 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="3275" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="19" op_0_bw="18">
<![CDATA[
:13  %tmp_268_cast = zext i18 %p_shl7 to i19

]]></node>
<StgValue><ssdm name="tmp_268_cast"/></StgValue>
</operation>

<operation id="3276" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %back_gauss_addr_6 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="back_gauss_addr_6"/></StgValue>
</operation>

<operation id="3277" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_71 = or i18 %p_shl7, 1

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3278" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:16  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_71)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3279" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %back_gauss_addr_7 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="back_gauss_addr_7"/></StgValue>
</operation>

<operation id="3280" st_id="708" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:18  %tmp_19 = add i21 %tmp_16, 4

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3281" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="21">
<![CDATA[
:19  %tmp_25_cast = sext i21 %tmp_19 to i32

]]></node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="3282" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="3283" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %M_1_1_4 = phi i1 [ %M_1_1_3, %3 ], [ %M_1_1_6, %_ifconv ]

]]></node>
<StgValue><ssdm name="M_1_1_4"/></StgValue>
</operation>

<operation id="3284" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %M_1_0_4 = phi i1 [ %M_1_0_3, %3 ], [ %M_1_0_6, %_ifconv ]

]]></node>
<StgValue><ssdm name="M_1_0_4"/></StgValue>
</operation>

<operation id="3285" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %j_0_i2 = phi i2 [ 0, %3 ], [ %j_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="j_0_i2"/></StgValue>
</operation>

<operation id="3286" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="22" op_0_bw="2">
<![CDATA[
:3  %j_0_i2_cast196_cast_cast = zext i2 %j_0_i2 to i22

]]></node>
<StgValue><ssdm name="j_0_i2_cast196_cast_cast"/></StgValue>
</operation>

<operation id="3287" st_id="709" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %exitcond6_i2 = icmp eq i2 %j_0_i2, -2

]]></node>
<StgValue><ssdm name="exitcond6_i2"/></StgValue>
</operation>

<operation id="3288" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3289" st_id="709" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %j_1 = add i2 %j_0_i2, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="3290" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond6_i2, label %.preheader8.i148, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3291" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %tmp_66 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_16, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="3292" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
_ifconv:1  %tmp_37 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_66, i2 %j_0_i2)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="3293" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="21">
<![CDATA[
_ifconv:2  %tmp_37_cast = sext i21 %tmp_37 to i32

]]></node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="3294" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_38_cast = zext i32 %tmp_37_cast to i33

]]></node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="3295" st_id="709" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:4  %parameters7_sum1 = add i33 %tmp_5_cast, %tmp_38_cast

]]></node>
<StgValue><ssdm name="parameters7_sum1"/></StgValue>
</operation>

<operation id="3296" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:5  %parameters7_sum1_cast = zext i33 %parameters7_sum1 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum1_cast"/></StgValue>
</operation>

<operation id="3297" st_id="709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:6  %gmem_offset1_addr_3 = getelementptr float* %gmem_offset1, i64 %parameters7_sum1_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_3"/></StgValue>
</operation>

<operation id="3298" st_id="709" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond6_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:37  %tmp_42 = add i22 %tmp_23_cast_cast_cast, %j_0_i2_cast196_cast_cast

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="3299" st_id="710" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %gmem_offset1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_3_req"/></StgValue>
</operation>

<operation id="3300" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="22">
<![CDATA[
_ifconv:38  %tmp_42_cast = sext i22 %tmp_42 to i32

]]></node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="3301" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:39  %tmp_43_cast = zext i32 %tmp_42_cast to i33

]]></node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="3302" st_id="710" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:40  %parameters7_sum2 = add i33 %tmp_5_cast, %tmp_43_cast

]]></node>
<StgValue><ssdm name="parameters7_sum2"/></StgValue>
</operation>

<operation id="3303" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:41  %parameters7_sum2_cast = zext i33 %parameters7_sum2 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum2_cast"/></StgValue>
</operation>

<operation id="3304" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:42  %gmem_offset1_addr_4 = getelementptr float* %gmem_offset1, i64 %parameters7_sum2_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_4"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="3305" st_id="711" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %gmem_offset1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_3_req"/></StgValue>
</operation>

<operation id="3306" st_id="711" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %gmem_offset1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_4_req"/></StgValue>
</operation>

<operation id="3307" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:76  %tmp_134 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_19, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="3308" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
_ifconv:77  %tmp_83 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_134, i2 %j_0_i2)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="3309" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="21">
<![CDATA[
_ifconv:78  %tmp_83_cast = sext i21 %tmp_83 to i32

]]></node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="3310" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:79  %tmp_84_cast = zext i32 %tmp_83_cast to i33

]]></node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="3311" st_id="711" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:80  %parameters7_sum3 = add i33 %tmp_5_cast, %tmp_84_cast

]]></node>
<StgValue><ssdm name="parameters7_sum3"/></StgValue>
</operation>

<operation id="3312" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:81  %parameters7_sum3_cast = zext i33 %parameters7_sum3 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum3_cast"/></StgValue>
</operation>

<operation id="3313" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:82  %gmem_offset1_addr_5 = getelementptr float* %gmem_offset1, i64 %parameters7_sum3_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_5"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="3314" st_id="712" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %gmem_offset1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_3_req"/></StgValue>
</operation>

<operation id="3315" st_id="712" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %gmem_offset1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_4_req"/></StgValue>
</operation>

<operation id="3316" st_id="712" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %gmem_offset1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_5_req"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="3317" st_id="713" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %gmem_offset1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_3_req"/></StgValue>
</operation>

<operation id="3318" st_id="713" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %gmem_offset1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_4_req"/></StgValue>
</operation>

<operation id="3319" st_id="713" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %gmem_offset1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_5_req"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="3320" st_id="714" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %gmem_offset1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_3_req"/></StgValue>
</operation>

<operation id="3321" st_id="714" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %gmem_offset1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_4_req"/></StgValue>
</operation>

<operation id="3322" st_id="714" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %gmem_offset1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_5_req"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="3323" st_id="715" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %gmem_offset1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_3_req"/></StgValue>
</operation>

<operation id="3324" st_id="715" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %gmem_offset1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_4_req"/></StgValue>
</operation>

<operation id="3325" st_id="715" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %gmem_offset1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_5_req"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="3326" st_id="716" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %gmem_offset1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_3_req"/></StgValue>
</operation>

<operation id="3327" st_id="716" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %gmem_offset1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_4_req"/></StgValue>
</operation>

<operation id="3328" st_id="716" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %gmem_offset1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_5_req"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="3329" st_id="717" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %gmem_offset1_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_3)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_3_read"/></StgValue>
</operation>

<operation id="3330" st_id="717" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %gmem_offset1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_4_req"/></StgValue>
</operation>

<operation id="3331" st_id="717" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %gmem_offset1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_5_req"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="3332" st_id="718" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %gmem_offset1_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_4)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_4_read"/></StgValue>
</operation>

<operation id="3333" st_id="718" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %gmem_offset1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_5_req"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="3334" st_id="719" stage="28" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3335" st_id="719" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %gmem_offset1_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_5)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_5_read"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="3336" st_id="720" stage="27" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3337" st_id="720" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:75  %alpha_w_load_2 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_2"/></StgValue>
</operation>

<operation id="3338" st_id="720" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3339" st_id="720" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="3340" st_id="721" stage="26" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3341" st_id="721" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3342" st_id="721" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="3343" st_id="722" stage="25" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3344" st_id="722" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3345" st_id="722" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="3346" st_id="723" stage="24" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3347" st_id="723" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3348" st_id="723" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="3349" st_id="724" stage="23" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3350" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ifconv:64  %tmp_128 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %i_3, i2 %j_0_i2)

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3351" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:65  %tmp_130 = zext i18 %tmp_128 to i64

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3352" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:66  %back_gauss_addr_3 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_130

]]></node>
<StgValue><ssdm name="back_gauss_addr_3"/></StgValue>
</operation>

<operation id="3353" st_id="724" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="1" op_0_bw="18">
<![CDATA[
_ifconv:67  %back_gauss_load_1 = load i1* %back_gauss_addr_3, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_1"/></StgValue>
</operation>

<operation id="3354" st_id="724" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3355" st_id="724" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="3356" st_id="725" stage="22" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3357" st_id="725" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="1" op_0_bw="18">
<![CDATA[
_ifconv:67  %back_gauss_load_1 = load i1* %back_gauss_addr_3, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_1"/></StgValue>
</operation>

<operation id="3358" st_id="725" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3359" st_id="725" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="3360" st_id="726" stage="21" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3361" st_id="726" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3362" st_id="726" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="3363" st_id="727" stage="20" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3364" st_id="727" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3365" st_id="727" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="3366" st_id="728" stage="19" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3367" st_id="728" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3368" st_id="728" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="3369" st_id="729" stage="18" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3370" st_id="729" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3371" st_id="729" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="3372" st_id="730" stage="17" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3373" st_id="730" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3374" st_id="730" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="3375" st_id="731" stage="16" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3376" st_id="731" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3377" st_id="731" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="3378" st_id="732" stage="15" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3379" st_id="732" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3380" st_id="732" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="3381" st_id="733" stage="14" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3382" st_id="733" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3383" st_id="733" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="3384" st_id="734" stage="13" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3385" st_id="734" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3386" st_id="734" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="3387" st_id="735" stage="12" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3388" st_id="735" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3389" st_id="735" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="3390" st_id="736" stage="11" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3391" st_id="736" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3392" st_id="736" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="3393" st_id="737" stage="10" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3394" st_id="737" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3395" st_id="737" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="3396" st_id="738" stage="9" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3397" st_id="738" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3398" st_id="738" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="3399" st_id="739" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3400" st_id="739" stage="8" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3401" st_id="739" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3402" st_id="739" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="3403" st_id="740" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3404" st_id="740" stage="7" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3405" st_id="740" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3406" st_id="740" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="3407" st_id="741" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3408" st_id="741" stage="6" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3409" st_id="741" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3410" st_id="741" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="3411" st_id="742" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3412" st_id="742" stage="5" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3413" st_id="742" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3414" st_id="742" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="3415" st_id="743" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3416" st_id="743" stage="4" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3417" st_id="743" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3418" st_id="743" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="3419" st_id="744" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3420" st_id="744" stage="3" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3421" st_id="744" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3422" st_id="744" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="3423" st_id="745" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3424" st_id="745" stage="2" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3425" st_id="745" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3426" st_id="745" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="3427" st_id="746" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3428" st_id="746" stage="1" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_i = call float @llvm.sqrt.f32(float %gmem_offset1_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="3429" st_id="746" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3430" st_id="746" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="3431" st_id="747" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %x_assign_1 = fsub float %tmp_15, %gmem_offset1_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="3432" st_id="747" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:46  %tmp_44 = fpext float %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3433" st_id="747" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3434" st_id="747" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="3435" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_6 = bitcast float %x_assign_1 to i32

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="3436" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="3437" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="3438" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:13  %loc_V_3 = trunc i32 %p_Val2_6 to i23

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="3439" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:16  %tmp_i_i_i_cast = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="3440" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:17  %sh_assign_2 = add i9 -127, %tmp_i_i_i_cast

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="3441" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:18  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="3442" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:19  %tmp_4_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="3443" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:20  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i_cast"/></StgValue>
</operation>

<operation id="3444" st_id="748" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:21  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_4_i_i_cast, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="3445" st_id="748" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:46  %tmp_44 = fpext float %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3446" st_id="748" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3447" st_id="748" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="3448" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:14  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="3449" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3250">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="78" op_0_bw="24">
<![CDATA[
_ifconv:15  %tmp_2_i_i = zext i24 %p_Result_1 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="3450" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3252">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:22  %sh_assign_1_i_cast = sext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast"/></StgValue>
</operation>

<operation id="3451" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3247">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:23  %sh_assign_1_i_cast_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast_cast"/></StgValue>
</operation>

<operation id="3452" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3251">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="78" op_0_bw="32">
<![CDATA[
_ifconv:24  %tmp_6_i_i = zext i32 %sh_assign_1_i_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="3453" st_id="749" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3246">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:25  %tmp_7_i_i = lshr i24 %p_Result_1, %sh_assign_1_i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="3454" st_id="749" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3249">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv:26  %tmp_9_i_i = shl i78 %tmp_2_i_i, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="3455" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3245">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv:27  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3456" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3244">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:28  %tmp_103 = zext i1 %tmp_112 to i32

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="3457" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3248">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_108 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="3458" st_id="749" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %p_Val2_9 = select i1 %isNeg_1, i32 %tmp_103, i32 %tmp_108

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="3459" st_id="749" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:46  %tmp_44 = fpext float %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3460" st_id="749" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_99 = fdiv float %alpha_w_load_2, %gmem_offset1_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3461" st_id="749" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_101 = fdiv float %gmem_offset1_addr_5_read, %gmem_offset1_addr_4_read

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="3462" st_id="750" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3254">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %p_Val2_7_i_i = sub i32 0, %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="3463" st_id="750" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %p_Val2_11 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="3464" st_id="750" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="3465" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:63  %tmp_53 = zext i2 %j_0_i2 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="3466" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="1" op_0_bw="2">
<![CDATA[
_ifconv:68  %tmp_132 = trunc i2 %j_0_i2 to i1

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="3467" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %akt_addr_2 = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="akt_addr_2"/></StgValue>
</operation>

<operation id="3468" st_id="750" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv:87  store float %tmp_99, float* %akt_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3469" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %F_addr_2 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="F_addr_2"/></StgValue>
</operation>

<operation id="3470" st_id="750" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv:90  store float %tmp_101, float* %F_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="3471" st_id="751" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %neg_i2 = sub i32 0, %p_Val2_11

]]></node>
<StgValue><ssdm name="neg_i2"/></StgValue>
</operation>

<operation id="3472" st_id="751" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %abscond_i2 = icmp sgt i32 %p_Val2_11, 0

]]></node>
<StgValue><ssdm name="abscond_i2"/></StgValue>
</operation>

<operation id="3473" st_id="751" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %abs_i2 = select i1 %abscond_i2, i32 %p_Val2_11, i32 %neg_i2

]]></node>
<StgValue><ssdm name="abs_i2"/></StgValue>
</operation>

<operation id="3474" st_id="751" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="3475" st_id="752" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3476" st_id="752" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="3477" st_id="753" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3478" st_id="753" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="3479" st_id="754" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3480" st_id="754" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="3481" st_id="755" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3482" st_id="755" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="3483" st_id="756" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3484" st_id="756" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="3485" st_id="757" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3486" st_id="757" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="3487" st_id="758" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3488" st_id="758" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="3489" st_id="759" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_41 = sitofp i32 %abs_i2 to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3490" st_id="759" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:47  %tmp_45 = fmul double %tmp_44, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="3491" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:48  %tmp_41_to_int = bitcast double %tmp_41 to i64

]]></node>
<StgValue><ssdm name="tmp_41_to_int"/></StgValue>
</operation>

<operation id="3492" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49  %tmp_67 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_41_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="3493" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:50  %tmp_113 = trunc i64 %tmp_41_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="3494" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:51  %tmp_45_to_int = bitcast double %tmp_45 to i64

]]></node>
<StgValue><ssdm name="tmp_45_to_int"/></StgValue>
</operation>

<operation id="3495" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52  %tmp_100 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_45_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="3496" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:53  %tmp_120 = trunc i64 %tmp_45_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="3497" st_id="760" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:54  %notlhs2 = icmp ne i11 %tmp_67, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="3498" st_id="760" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:55  %notrhs2 = icmp eq i52 %tmp_113, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="3499" st_id="760" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %tmp_110 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="3500" st_id="760" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:57  %notlhs3 = icmp ne i11 %tmp_100, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="3501" st_id="760" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:58  %notrhs3 = icmp eq i52 %tmp_120, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="3502" st_id="760" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %tmp_114 = or i1 %notrhs3, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3503" st_id="760" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_117 = fcmp olt double %tmp_41, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="3504" st_id="761" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %tmp_116 = and i1 %tmp_110, %tmp_114

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="3505" st_id="761" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_117 = fcmp olt double %tmp_41, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="3506" st_id="762" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_117 = fcmp olt double %tmp_41, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="3507" st_id="763" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:61  %tmp_117 = fcmp olt double %tmp_41, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="3508" st_id="764" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %tmp_122 = and i1 %tmp_116, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3509" st_id="764" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %sel_tmp = and i1 %back_gauss_load_1, %tmp_122

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="3510" st_id="765" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %not_j_0_i2_t = xor i1 %tmp_132, true

]]></node>
<StgValue><ssdm name="not_j_0_i2_t"/></StgValue>
</operation>

<operation id="3511" st_id="765" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %sel_tmp1 = and i1 %sel_tmp, %tmp_132

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="3512" st_id="765" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %M_1_1_6 = or i1 %sel_tmp1, %M_1_1_4

]]></node>
<StgValue><ssdm name="M_1_1_6"/></StgValue>
</operation>

<operation id="3513" st_id="765" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %sel_tmp5 = and i1 %sel_tmp, %not_j_0_i2_t

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="3514" st_id="765" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %M_1_0_6 = or i1 %sel_tmp5, %M_1_0_4

]]></node>
<StgValue><ssdm name="M_1_0_6"/></StgValue>
</operation>

<operation id="3515" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:91  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="3516" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i148:0  %max_val = phi i2 [ %j_3, %_ifconv8 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="3517" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i148:1  %min_val_0_i2 = phi i32 [ %min_val_3, %_ifconv8 ], [ 10, %4 ]

]]></node>
<StgValue><ssdm name="min_val_0_i2"/></StgValue>
</operation>

<operation id="3518" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i148:2  %max_val_0_i2 = phi i32 [ %min_val_8, %_ifconv8 ], [ 10, %4 ]

]]></node>
<StgValue><ssdm name="max_val_0_i2"/></StgValue>
</operation>

<operation id="3519" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i148:3  %min_F_0_i2 = phi float [ %min_F_3, %_ifconv8 ], [ 1.000000e+03, %4 ]

]]></node>
<StgValue><ssdm name="min_F_0_i2"/></StgValue>
</operation>

<operation id="3520" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i148:4  %max_F_0_i2 = phi float [ %max_F_5, %_ifconv8 ], [ 0.000000e+00, %4 ]

]]></node>
<StgValue><ssdm name="max_F_0_i2"/></StgValue>
</operation>

<operation id="3521" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="32" op_0_bw="2">
<![CDATA[
.preheader8.i148:5  %max_val_cast = zext i2 %max_val to i32

]]></node>
<StgValue><ssdm name="max_val_cast"/></StgValue>
</operation>

<operation id="3522" st_id="766" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i148:6  %exitcond5_i2 = icmp eq i2 %max_val, -2

]]></node>
<StgValue><ssdm name="exitcond5_i2"/></StgValue>
</operation>

<operation id="3523" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8.i148:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3524" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i148:8  %j_3 = add i2 %max_val, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="3525" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i148:9  br i1 %exitcond5_i2, label %5, label %_ifconv8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3526" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond5_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="64" op_0_bw="2">
<![CDATA[
_ifconv8:0  %tmp_52 = zext i2 %max_val to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3527" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond5_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="1" op_0_bw="2">
<![CDATA[
_ifconv8:1  %tmp_171 = trunc i2 %max_val to i1

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3528" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond5_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:3  %F_addr_3 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="F_addr_3"/></StgValue>
</operation>

<operation id="3529" st_id="766" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond5_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="1">
<![CDATA[
_ifconv8:4  %max_F = load float* %F_addr_3, align 4

]]></node>
<StgValue><ssdm name="max_F"/></StgValue>
</operation>

<operation id="3530" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond5_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_168 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %max_val_0_i2, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="3531" st_id="766" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond5_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp = icmp slt i31 %tmp_168, 1

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="3532" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond5_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp, label %6, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3533" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond5_i2" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_109 = add nsw i32 %min_val_0_i2, %tmp_22_cast

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="3534" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond5_i2" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_85 = add nsw i32 %max_val_0_i2, %tmp_22_cast

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="3535" st_id="767" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="1">
<![CDATA[
_ifconv8:4  %max_F = load float* %F_addr_3, align 4

]]></node>
<StgValue><ssdm name="max_F"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="3536" st_id="768" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:18  %tmp_194 = fcmp ogt float %max_F, %max_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3537" st_id="768" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:32  %tmp_206 = fcmp olt float %max_F, %min_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="3538" st_id="769" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:18  %tmp_194 = fcmp ogt float %max_F, %max_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3539" st_id="769" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:32  %tmp_206 = fcmp olt float %max_F, %min_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="3540" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:5  %max_F_1_to_int = bitcast float %max_F to i32

]]></node>
<StgValue><ssdm name="max_F_1_to_int"/></StgValue>
</operation>

<operation id="3541" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:6  %tmp_174 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="3542" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:7  %tmp_180 = trunc i32 %max_F_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="3543" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:8  %max_F_0_i2_to_int = bitcast float %max_F_0_i2 to i32

]]></node>
<StgValue><ssdm name="max_F_0_i2_to_int"/></StgValue>
</operation>

<operation id="3544" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:9  %tmp_183 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_0_i2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="3545" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:10  %tmp_184 = trunc i32 %max_F_0_i2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="3546" st_id="770" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:11  %notlhs8 = icmp ne i8 %tmp_174, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="3547" st_id="770" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:12  %notrhs8 = icmp eq i23 %tmp_180, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="3548" st_id="770" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:13  %tmp_185 = or i1 %notrhs8, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="3549" st_id="770" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:14  %notlhs9 = icmp ne i8 %tmp_183, -1

]]></node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="3550" st_id="770" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:15  %notrhs9 = icmp eq i23 %tmp_184, 0

]]></node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="3551" st_id="770" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:16  %tmp_188 = or i1 %notrhs9, %notlhs9

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="3552" st_id="770" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:18  %tmp_194 = fcmp ogt float %max_F, %max_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3553" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32">
<![CDATA[
_ifconv8:25  %min_F_0_i2_to_int = bitcast float %min_F_0_i2 to i32

]]></node>
<StgValue><ssdm name="min_F_0_i2_to_int"/></StgValue>
</operation>

<operation id="3554" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:26  %tmp_196 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %min_F_0_i2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3555" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="23" op_0_bw="32">
<![CDATA[
_ifconv8:27  %tmp_199 = trunc i32 %min_F_0_i2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3556" st_id="770" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv8:28  %notlhs6 = icmp ne i8 %tmp_196, -1

]]></node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="3557" st_id="770" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv8:29  %notrhs6 = icmp eq i23 %tmp_199, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="3558" st_id="770" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:30  %tmp_202 = or i1 %notrhs6, %notlhs6

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3559" st_id="770" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:32  %tmp_206 = fcmp olt float %max_F, %min_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="3560" st_id="771" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv8:2  %M_1_load_phi = select i1 %tmp_171, i1 %M_1_1_4, i1 %M_1_0_4

]]></node>
<StgValue><ssdm name="M_1_load_phi"/></StgValue>
</operation>

<operation id="3561" st_id="771" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:17  %tmp_191 = and i1 %tmp_185, %tmp_188

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3562" st_id="771" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:18  %tmp_194 = fcmp ogt float %max_F, %max_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3563" st_id="771" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:19  %tmp_195 = and i1 %tmp_191, %tmp_194

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3564" st_id="771" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:31  %tmp_203 = and i1 %tmp_185, %tmp_202

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3565" st_id="771" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:32  %tmp_206 = fcmp olt float %max_F, %min_F_0_i2

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="3566" st_id="771" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:33  %tmp_208 = and i1 %tmp_203, %tmp_206

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="3567" st_id="772" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:20  %sel_tmp9 = and i1 %M_1_load_phi, %tmp_195

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="3568" st_id="772" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3256">
<or_exp><and_exp><literal name="M_1_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:21  %min_val_6 = select i1 %sel_tmp9, i32 %max_val_cast, i32 %max_val_0_i2

]]></node>
<StgValue><ssdm name="min_val_6"/></StgValue>
</operation>

<operation id="3569" st_id="772" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:22  %min_val_8 = select i1 %M_1_load_phi, i32 %min_val_6, i32 %max_val_0_i2

]]></node>
<StgValue><ssdm name="min_val_8"/></StgValue>
</operation>

<operation id="3570" st_id="772" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3257">
<or_exp><and_exp><literal name="M_1_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:23  %max_F_4 = select i1 %sel_tmp9, float %max_F, float %max_F_0_i2

]]></node>
<StgValue><ssdm name="max_F_4"/></StgValue>
</operation>

<operation id="3571" st_id="772" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:24  %max_F_5 = select i1 %M_1_load_phi, float %max_F_4, float %max_F_0_i2

]]></node>
<StgValue><ssdm name="max_F_5"/></StgValue>
</operation>

<operation id="3572" st_id="772" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:34  %min_val_3 = select i1 %tmp_208, i32 %max_val_cast, i32 %min_val_0_i2

]]></node>
<StgValue><ssdm name="min_val_3"/></StgValue>
</operation>

<operation id="3573" st_id="772" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:35  %min_F_3 = select i1 %tmp_208, float %max_F, float %min_F_0_i2

]]></node>
<StgValue><ssdm name="min_F_3"/></StgValue>
</operation>

<operation id="3574" st_id="772" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="0" op_0_bw="0">
<![CDATA[
_ifconv8:36  br label %.preheader8.i148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="3575" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_110_cast = sext i32 %tmp_109 to i33

]]></node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="3576" st_id="773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum28 = add i33 %tmp_5_cast, %tmp_110_cast

]]></node>
<StgValue><ssdm name="parameters7_sum28"/></StgValue>
</operation>

<operation id="3577" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum30_cast = sext i33 %parameters7_sum28 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum30_cast"/></StgValue>
</operation>

<operation id="3578" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_14 = getelementptr float* %gmem_offset1, i64 %parameters7_sum30_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_14"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="3579" st_id="774" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_14, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_14_req"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="3580" st_id="775" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_14, float %tmp_15, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="3581" st_id="776" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_14)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="3582" st_id="777" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_14)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_14_resp"/></StgValue>
</operation>

<operation id="3583" st_id="777" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_111 = add i32 %min_val_0_i2, %tmp_23_cast

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="3584" st_id="778" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_14)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_14_resp"/></StgValue>
</operation>

<operation id="3585" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="33" op_0_bw="32">
<![CDATA[
:10  %tmp_112_cast = sext i32 %tmp_111 to i33

]]></node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="3586" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11  %parameters7_sum30 = add i33 %tmp_5_cast, %tmp_112_cast

]]></node>
<StgValue><ssdm name="parameters7_sum30"/></StgValue>
</operation>

<operation id="3587" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="64" op_0_bw="33">
<![CDATA[
:12  %parameters7_sum31_cast = sext i33 %parameters7_sum30 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum31_cast"/></StgValue>
</operation>

<operation id="3588" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %gmem_offset1_addr_15 = getelementptr float* %gmem_offset1, i64 %parameters7_sum31_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_15"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="3589" st_id="779" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_14)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_14_resp"/></StgValue>
</operation>

<operation id="3590" st_id="779" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %gmem_offset1_addr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_15, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_15_req"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="3591" st_id="780" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_14)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_14_resp"/></StgValue>
</operation>

<operation id="3592" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="32">
<![CDATA[
:8  %vinit_load_1 = load float* @vinit, align 4

]]></node>
<StgValue><ssdm name="vinit_load_1"/></StgValue>
</operation>

<operation id="3593" st_id="780" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_15, float %vinit_load_1, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="3594" st_id="781" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_15)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="3595" st_id="782" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_15)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="3596" st_id="783" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_15)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="3597" st_id="784" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_15)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_15_resp"/></StgValue>
</operation>

<operation id="3598" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1394" bw="19" op_0_bw="32">
<![CDATA[
:17  %tmp_235 = trunc i32 %min_val_0_i2 to i19

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3599" st_id="784" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %tmp_236 = add i19 %tmp_235, %tmp_268_cast

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="3600" st_id="785" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_15)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_15_resp"/></StgValue>
</operation>

<operation id="3601" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="64" op_0_bw="19">
<![CDATA[
:19  %tmp_486_cast = sext i19 %tmp_236 to i64

]]></node>
<StgValue><ssdm name="tmp_486_cast"/></StgValue>
</operation>

<operation id="3602" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %matchsum_addr_5 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_486_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_5"/></StgValue>
</operation>

<operation id="3603" st_id="785" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:21  store i8 1, i8* %matchsum_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3604" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge14.i162

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="3605" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2">
<![CDATA[
._crit_edge14.i162:0  %j3_0_i2 = phi i2 [ 0, %10 ], [ %j_7, %12 ], [ %j_7, %11 ]

]]></node>
<StgValue><ssdm name="j3_0_i2"/></StgValue>
</operation>

<operation id="3606" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge14.i162:1  %matchsumtot_0_i2 = phi float [ 0.000000e+00, %10 ], [ %matchsumtot_1, %12 ], [ %matchsumtot_0_i2, %11 ]

]]></node>
<StgValue><ssdm name="matchsumtot_0_i2"/></StgValue>
</operation>

<operation id="3607" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge14.i162:2  %j3_0_i2_cast = zext i2 %j3_0_i2 to i32

]]></node>
<StgValue><ssdm name="j3_0_i2_cast"/></StgValue>
</operation>

<operation id="3608" st_id="786" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i162:3  %exitcond3_i2 = icmp eq i2 %j3_0_i2, -2

]]></node>
<StgValue><ssdm name="exitcond3_i2"/></StgValue>
</operation>

<operation id="3609" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge14.i162:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3610" st_id="786" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i162:5  %j_7 = add i2 %j3_0_i2, 1

]]></node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="3611" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.i162:6  br i1 %exitcond3_i2, label %13, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3612" st_id="786" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_123 = icmp eq i32 %j3_0_i2_cast, %min_val_0_i2

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="3613" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_123, label %._crit_edge14.i162, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3614" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_290 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_19, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="3615" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
:1  %tmp_146 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_290, i2 %j3_0_i2)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3616" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="32" op_0_bw="21">
<![CDATA[
:2  %tmp_146_cast = sext i21 %tmp_146 to i32

]]></node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="3617" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_147_cast = zext i32 %tmp_146_cast to i33

]]></node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="3618" st_id="786" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %parameters7_sum35 = add i33 %tmp_147_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum35"/></StgValue>
</operation>

<operation id="3619" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="64" op_0_bw="33">
<![CDATA[
:5  %parameters7_sum37_cast = zext i33 %parameters7_sum35 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum37_cast"/></StgValue>
</operation>

<operation id="3620" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem_offset1_addr_23 = getelementptr float* %gmem_offset1, i64 %parameters7_sum37_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23"/></StgValue>
</operation>

<operation id="3621" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:14  %tmp_294 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %i_3, i2 %j3_0_i2)

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="3622" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="64" op_0_bw="18">
<![CDATA[
:15  %tmp_299 = zext i18 %tmp_294 to i64

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="3623" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %matchsum_addr_7 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_299

]]></node>
<StgValue><ssdm name="matchsum_addr_7"/></StgValue>
</operation>

<operation id="3624" st_id="786" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond3_i2" val="0"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_3 = load i8* %matchsum_addr_7, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_3"/></StgValue>
</operation>

<operation id="3625" st_id="786" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="exitcond3_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_266 = fcmp oeq float %matchsumtot_0_i2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="3626" st_id="787" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_15_req"/></StgValue>
</operation>

<operation id="3627" st_id="787" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_3 = load i8* %matchsum_addr_7, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_3"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="3628" st_id="788" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_15_req"/></StgValue>
</operation>

<operation id="3629" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="8">
<![CDATA[
:18  %tmp_150 = zext i8 %matchsum_load_3 to i32

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="3630" st_id="788" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="3631" st_id="789" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_15_req"/></StgValue>
</operation>

<operation id="3632" st_id="789" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="3633" st_id="790" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_15_req"/></StgValue>
</operation>

<operation id="3634" st_id="790" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="3635" st_id="791" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_15_req"/></StgValue>
</operation>

<operation id="3636" st_id="791" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="3637" st_id="792" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_15_req"/></StgValue>
</operation>

<operation id="3638" st_id="792" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="3639" st_id="793" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_15_req"/></StgValue>
</operation>

<operation id="3640" st_id="793" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="3641" st_id="794" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_23_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_23)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23_read"/></StgValue>
</operation>

<operation id="3642" st_id="794" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="3643" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32">
<![CDATA[
:9  %alpha_w_load_5 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_5"/></StgValue>
</operation>

<operation id="3644" st_id="795" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3645" st_id="795" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_23_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_23, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23_req"/></StgValue>
</operation>

<operation id="3646" st_id="795" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_151 = sitofp i32 %tmp_150 to float

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="3647" st_id="796" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3648" st_id="796" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="3649" st_id="797" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3650" st_id="797" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="3651" st_id="798" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3652" st_id="798" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="3653" st_id="799" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3654" st_id="799" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="3655" st_id="800" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3656" st_id="800" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="3657" st_id="801" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3658" st_id="801" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="3659" st_id="802" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3660" st_id="802" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="3661" st_id="803" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_148 = fsub float %gmem_offset1_addr_23_read, %alpha_w_load_5

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3662" st_id="803" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="3663" st_id="804" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:12  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_23, float %tmp_148, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3664" st_id="804" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_1 = fadd float %matchsumtot_0_i2, %tmp_151

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="3665" st_id="805" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_23)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23_resp"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="3666" st_id="806" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_23)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23_resp"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="3667" st_id="807" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_23)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23_resp"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="3668" st_id="808" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_23)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23_resp"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="3669" st_id="809" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %gmem_offset1_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_23)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_23_resp"/></StgValue>
</operation>

<operation id="3670" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %._crit_edge14.i162

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="3671" st_id="810" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_266 = fcmp oeq float %matchsumtot_0_i2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="3672" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="32" op_0_bw="32">
<![CDATA[
:0  %matchsumtot_0_i2_to_int = bitcast float %matchsumtot_0_i2 to i32

]]></node>
<StgValue><ssdm name="matchsumtot_0_i2_to_int"/></StgValue>
</operation>

<operation id="3673" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_257 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_0_i2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3674" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="23" op_0_bw="32">
<![CDATA[
:2  %tmp_262 = trunc i32 %matchsumtot_0_i2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3675" st_id="811" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %notlhs11 = icmp ne i8 %tmp_257, -1

]]></node>
<StgValue><ssdm name="notlhs11"/></StgValue>
</operation>

<operation id="3676" st_id="811" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %notrhs11 = icmp eq i23 %tmp_262, 0

]]></node>
<StgValue><ssdm name="notrhs11"/></StgValue>
</operation>

<operation id="3677" st_id="811" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_264 = or i1 %notrhs11, %notlhs11

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3678" st_id="811" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_266 = fcmp oeq float %matchsumtot_0_i2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="3679" st_id="812" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_266 = fcmp oeq float %matchsumtot_0_i2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="3680" st_id="812" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_267 = and i1 %tmp_264, %tmp_266

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3681" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_267, label %15, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3682" st_id="812" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp><literal name="tmp_267" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3683" st_id="812" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="tmp_267" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_144 = add i32 %tmp_25_cast, %min_val_0_i2

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="3684" st_id="813" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="3685" st_id="814" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="3686" st_id="815" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="3687" st_id="816" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="3688" st_id="817" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="3689" st_id="818" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="3690" st_id="819" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="3691" st_id="820" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="3692" st_id="821" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="3693" st_id="822" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="3694" st_id="823" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="3695" st_id="824" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="3696" st_id="825" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="3697" st_id="826" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="3698" st_id="827" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="3699" st_id="828" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="3700" st_id="829" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="3701" st_id="830" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="3702" st_id="831" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="3703" st_id="832" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="3704" st_id="833" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="3705" st_id="834" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="3706" st_id="835" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="3707" st_id="836" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="3708" st_id="837" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="3709" st_id="838" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="3710" st_id="839" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3711" st_id="839" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_142 = add i32 %tmp_25_cast, %min_val_0_i2

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="3712" st_id="840" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3713" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_143_cast = sext i32 %tmp_142 to i33

]]></node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="3714" st_id="840" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1448" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum34 = add i33 %tmp_143_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum34"/></StgValue>
</operation>

<operation id="3715" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum36_cast = sext i33 %parameters7_sum34 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum36_cast"/></StgValue>
</operation>

<operation id="3716" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_22 = getelementptr float* %gmem_offset1, i64 %parameters7_sum36_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_22"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="3717" st_id="841" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_141 = fdiv float 1.000000e+00, %matchsumtot_0_i2

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3718" st_id="841" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_22_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_22, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_22_req"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="3719" st_id="842" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_22, float %tmp_141, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="3720" st_id="843" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_22)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_22_resp"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="3721" st_id="844" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_22)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_22_resp"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="3722" st_id="845" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_22)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_22_resp"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="3723" st_id="846" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_22)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_22_resp"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="3724" st_id="847" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="tmp_267" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_22)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_22_resp"/></StgValue>
</operation>

<operation id="3725" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="tmp_267" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %EM_ALGO.exit184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3726" st_id="847" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
EM_ALGO.exit184:0  %out_frame5_sum1 = add i33 %tmp_9_cast, %tmp_18_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum1"/></StgValue>
</operation>

<operation id="3727" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="64" op_0_bw="33">
<![CDATA[
EM_ALGO.exit184:1  %out_frame5_sum1_cast = sext i33 %out_frame5_sum1 to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum1_cast"/></StgValue>
</operation>

<operation id="3728" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
EM_ALGO.exit184:2  %gmem_offset_addr_1 = getelementptr i8* %gmem_offset, i64 %out_frame5_sum1_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="3729" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_145_cast = sext i32 %tmp_144 to i33

]]></node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="3730" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum33 = add i33 %tmp_145_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum33"/></StgValue>
</operation>

<operation id="3731" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum35_cast = sext i33 %parameters7_sum33 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum35_cast"/></StgValue>
</operation>

<operation id="3732" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_21 = getelementptr float* %gmem_offset1, i64 %parameters7_sum35_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_21"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="3733" st_id="849" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_21_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_21, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_21_req"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="3734" st_id="850" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_21, float 0x3FC99999A0000000, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="3735" st_id="851" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_21)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_21_resp"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="3736" st_id="852" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_21)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_21_resp"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="3737" st_id="853" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_21)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_21_resp"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="3738" st_id="854" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_21)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_21_resp"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="3739" st_id="855" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_21)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_21_resp"/></StgValue>
</operation>

<operation id="3740" st_id="855" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %EM_ALGO.exit184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="3741" st_id="856" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
EM_ALGO.exit184:3  %gmem_offset_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1_req"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="3742" st_id="857" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
EM_ALGO.exit184:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr_1, i8 -1, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="3743" st_id="858" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit184:5  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="3744" st_id="859" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit184:5  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="3745" st_id="860" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit184:5  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="3746" st_id="861" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit184:5  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="3747" st_id="862" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit184:5  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_1_resp"/></StgValue>
</operation>

<operation id="3748" st_id="862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="0" op_0_bw="0">
<![CDATA[
EM_ALGO.exit184:6  br label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="3749" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_86_cast = sext i32 %tmp_85 to i33

]]></node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="3750" st_id="863" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum11 = add i33 %tmp_5_cast, %tmp_86_cast

]]></node>
<StgValue><ssdm name="parameters7_sum11"/></StgValue>
</operation>

<operation id="3751" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum11_cast = sext i33 %parameters7_sum11 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum11_cast"/></StgValue>
</operation>

<operation id="3752" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_11 = getelementptr float* %gmem_offset1, i64 %parameters7_sum11_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="3753" st_id="864" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_9_req"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="3754" st_id="865" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_9_req"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="3755" st_id="866" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_9_req"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="3756" st_id="867" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_9_req"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="3757" st_id="868" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_9_req"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="3758" st_id="869" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_9_req"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="3759" st_id="870" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_9_req"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="3760" st_id="871" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_11_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_11)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11_read"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="3761" st_id="872" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3762" st_id="872" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %gmem_offset1_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11_req"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="3763" st_id="873" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="3764" st_id="874" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="3765" st_id="875" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="3766" st_id="876" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="3767" st_id="877" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="3768" st_id="878" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1028">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="3769" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_87 = sext i32 %max_val_0_i2 to i64

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="3770" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %akt_addr_3 = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_87

]]></node>
<StgValue><ssdm name="akt_addr_3"/></StgValue>
</operation>

<operation id="3771" st_id="879" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load_1 = load float* %akt_addr_3, align 4

]]></node>
<StgValue><ssdm name="akt_load_1"/></StgValue>
</operation>

<operation id="3772" st_id="879" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="3773" st_id="880" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load_1 = load float* %akt_addr_3, align 4

]]></node>
<StgValue><ssdm name="akt_load_1"/></StgValue>
</operation>

<operation id="3774" st_id="880" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_88 = fsub float %tmp_15, %gmem_offset1_addr_11_read

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="3775" st_id="881" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_89 = fmul float %akt_load_1, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="3776" st_id="882" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_89 = fmul float %akt_load_1, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="3777" st_id="883" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_89 = fmul float %akt_load_1, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="3778" st_id="884" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_89 = fmul float %akt_load_1, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="3779" st_id="885" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_89 = fmul float %akt_load_1, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="3780" st_id="886" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="3781" st_id="887" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="3782" st_id="888" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="3783" st_id="889" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="3784" st_id="890" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="3785" st_id="891" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="3786" st_id="892" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="3787" st_id="893" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="3788" st_id="894" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_90 = fadd float %gmem_offset1_addr_11_read, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="3789" st_id="895" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:18  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_11, float %tmp_90, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3790" st_id="895" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="3791" st_id="896" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_11)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11_resp"/></StgValue>
</operation>

<operation id="3792" st_id="896" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="3793" st_id="897" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_11)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11_resp"/></StgValue>
</operation>

<operation id="3794" st_id="897" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="3795" st_id="898" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_11)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11_resp"/></StgValue>
</operation>

<operation id="3796" st_id="898" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="3797" st_id="899" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_11)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11_resp"/></StgValue>
</operation>

<operation id="3798" st_id="899" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_91 = add i32 %max_val_0_i2, %tmp_23_cast

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="3799" st_id="899" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="3800" st_id="900" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_11)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_11_resp"/></StgValue>
</operation>

<operation id="3801" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="33" op_0_bw="32">
<![CDATA[
:21  %tmp_92_cast = sext i32 %tmp_91 to i33

]]></node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="3802" st_id="900" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:22  %parameters7_sum21 = add i33 %tmp_5_cast, %tmp_92_cast

]]></node>
<StgValue><ssdm name="parameters7_sum21"/></StgValue>
</operation>

<operation id="3803" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="64" op_0_bw="33">
<![CDATA[
:23  %parameters7_sum21_cast = sext i33 %parameters7_sum21 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum21_cast"/></StgValue>
</operation>

<operation id="3804" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:24  %gmem_offset1_addr_12 = getelementptr float* %gmem_offset1, i64 %parameters7_sum21_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12"/></StgValue>
</operation>

<operation id="3805" st_id="900" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="3806" st_id="901" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_10_req"/></StgValue>
</operation>

<operation id="3807" st_id="901" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="3808" st_id="902" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_10_req"/></StgValue>
</operation>

<operation id="3809" st_id="902" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="3810" st_id="903" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_10_req"/></StgValue>
</operation>

<operation id="3811" st_id="903" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_93 = fsub float %tmp_15, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="3812" st_id="904" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_10_req"/></StgValue>
</operation>

<operation id="3813" st_id="904" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_94 = fmul float %tmp_93, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="3814" st_id="905" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_10_req"/></StgValue>
</operation>

<operation id="3815" st_id="905" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_94 = fmul float %tmp_93, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="3816" st_id="906" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_10_req"/></StgValue>
</operation>

<operation id="3817" st_id="906" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_94 = fmul float %tmp_93, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="3818" st_id="907" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_10_req"/></StgValue>
</operation>

<operation id="3819" st_id="907" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_94 = fmul float %tmp_93, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="3820" st_id="908" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %gmem_offset1_addr_12_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_12)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12_read"/></StgValue>
</operation>

<operation id="3821" st_id="908" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_94 = fmul float %tmp_93, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="3822" st_id="909" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="3823" st_id="909" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %gmem_offset1_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12_req"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="3824" st_id="910" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="3825" st_id="911" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="3826" st_id="912" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="3827" st_id="913" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="3828" st_id="914" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="3829" st_id="915" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="3830" st_id="916" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="3831" st_id="917" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_95 = fsub float %tmp_94, %gmem_offset1_addr_12_read

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="3832" st_id="918" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_96 = fmul float %akt_load_1, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="3833" st_id="919" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_96 = fmul float %akt_load_1, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="3834" st_id="920" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_96 = fmul float %akt_load_1, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="3835" st_id="921" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_96 = fmul float %akt_load_1, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="3836" st_id="922" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_96 = fmul float %akt_load_1, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="3837" st_id="923" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="3838" st_id="924" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="3839" st_id="925" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="3840" st_id="926" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="3841" st_id="927" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="3842" st_id="928" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">

<operation id="3843" st_id="929" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="930" st_id="930">

<operation id="3844" st_id="930" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="931" st_id="931">

<operation id="3845" st_id="931" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_97 = fadd float %gmem_offset1_addr_12_read, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="3846" st_id="932" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:33  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_12, float %tmp_97, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="3847" st_id="933" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_12)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12_resp"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="3848" st_id="934" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_12)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12_resp"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="3849" st_id="935" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_12)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12_resp"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="3850" st_id="936" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_12)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12_resp"/></StgValue>
</operation>

<operation id="3851" st_id="936" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_98 = add i32 %max_val_0_i2, %tmp_25_cast

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="3852" st_id="937" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_12)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_12_resp"/></StgValue>
</operation>

<operation id="3853" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="33" op_0_bw="32">
<![CDATA[
:36  %tmp_103_cast = sext i32 %tmp_98 to i33

]]></node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="3854" st_id="937" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:37  %parameters7_sum27 = add i33 %tmp_5_cast, %tmp_103_cast

]]></node>
<StgValue><ssdm name="parameters7_sum27"/></StgValue>
</operation>

<operation id="3855" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="64" op_0_bw="33">
<![CDATA[
:38  %parameters7_sum28_cast = sext i33 %parameters7_sum27 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum28_cast"/></StgValue>
</operation>

<operation id="3856" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:39  %gmem_offset1_addr_13 = getelementptr float* %gmem_offset1, i64 %parameters7_sum28_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="3857" st_id="938" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_11_req"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="3858" st_id="939" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_11_req"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="3859" st_id="940" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_11_req"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="3860" st_id="941" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_11_req"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="3861" st_id="942" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_11_req"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="3862" st_id="943" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_11_req"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="3863" st_id="944" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_11_req"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="3864" st_id="945" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %gmem_offset1_addr_13_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_13)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13_read"/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="3865" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="32" op_0_bw="32">
<![CDATA[
:42  %alpha_w_load_3 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_3"/></StgValue>
</operation>

<operation id="3866" st_id="946" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_104 = fmul float %alpha_w_load_3, %gmem_offset1_addr_13_read

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3867" st_id="946" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %gmem_offset1_addr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_13, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13_req"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="3868" st_id="947" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_104 = fmul float %alpha_w_load_3, %gmem_offset1_addr_13_read

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="3869" st_id="948" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_104 = fmul float %alpha_w_load_3, %gmem_offset1_addr_13_read

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="3870" st_id="949" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_104 = fmul float %alpha_w_load_3, %gmem_offset1_addr_13_read

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="3871" st_id="950" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_104 = fmul float %alpha_w_load_3, %gmem_offset1_addr_13_read

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="3872" st_id="951" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="3873" st_id="952" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="3874" st_id="953" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="3875" st_id="954" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="3876" st_id="955" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="3877" st_id="956" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="3878" st_id="957" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="3879" st_id="958" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">

<operation id="3880" st_id="959" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_105 = fsub float %gmem_offset1_addr_13_read, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="960" st_id="960">

<operation id="3881" st_id="960" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="961" st_id="961">

<operation id="3882" st_id="961" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="3883" st_id="962" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="3884" st_id="963" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="3885" st_id="964" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="3886" st_id="965" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="3887" st_id="966" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="3888" st_id="967" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="3889" st_id="968" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_106 = fadd float %tmp_105, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="3890" st_id="969" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:47  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_13, float %tmp_106, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="3891" st_id="970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="19" op_0_bw="32">
<![CDATA[
:8  %tmp_231 = trunc i32 %max_val_0_i2 to i19

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="3892" st_id="970" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9  %tmp_233 = add i19 %tmp_231, %tmp_268_cast

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3893" st_id="970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="64" op_0_bw="19">
<![CDATA[
:10  %tmp_485_cast = sext i19 %tmp_233 to i64

]]></node>
<StgValue><ssdm name="tmp_485_cast"/></StgValue>
</operation>

<operation id="3894" st_id="970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %matchsum_addr_4 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_485_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_4"/></StgValue>
</operation>

<operation id="3895" st_id="970" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_13)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13_resp"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="3896" st_id="971" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_13)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13_resp"/></StgValue>
</operation>

<operation id="3897" st_id="971" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load_1 = load i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="3898" st_id="972" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_13)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13_resp"/></StgValue>
</operation>

<operation id="3899" st_id="972" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load_1 = load i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="3900" st_id="973" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_13)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13_resp"/></StgValue>
</operation>

<operation id="3901" st_id="973" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %tmp_107 = add i8 1, %matchsum_load_1

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="3902" st_id="974" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_13)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_13_resp"/></StgValue>
</operation>

<operation id="3903" st_id="974" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:51  store i8 %tmp_107, i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3904" st_id="974" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="3905" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j2_0_i2 = phi i2 [ 0, %6 ], [ %j_6, %._crit_edge13.i157 ]

]]></node>
<StgValue><ssdm name="j2_0_i2"/></StgValue>
</operation>

<operation id="3906" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="2">
<![CDATA[
:1  %j2_0_i2_cast = zext i2 %j2_0_i2 to i32

]]></node>
<StgValue><ssdm name="j2_0_i2_cast"/></StgValue>
</operation>

<operation id="3907" st_id="975" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond4_i2 = icmp eq i2 %j2_0_i2, -2

]]></node>
<StgValue><ssdm name="exitcond4_i2"/></StgValue>
</operation>

<operation id="3908" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3909" st_id="975" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_6 = add i2 %j2_0_i2, 1

]]></node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="3910" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond4_i2, label %.preheader7.i165, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3911" st_id="975" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_121 = icmp eq i32 %j2_0_i2_cast, %max_val_0_i2

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="3912" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_121, label %._crit_edge13.i157, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3913" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_288 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_19, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3914" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
:1  %tmp_137 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_288, i2 %j2_0_i2)

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3915" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="32" op_0_bw="21">
<![CDATA[
:2  %tmp_137_cast = sext i21 %tmp_137 to i32

]]></node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="3916" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_138_cast = zext i32 %tmp_137_cast to i33

]]></node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="3917" st_id="975" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %parameters7_sum32 = add i33 %tmp_138_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum32"/></StgValue>
</operation>

<operation id="3918" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1543" bw="64" op_0_bw="33">
<![CDATA[
:5  %parameters7_sum33_cast = zext i33 %parameters7_sum32 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum33_cast"/></StgValue>
</operation>

<operation id="3919" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="exitcond4_i2" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem_offset1_addr_20 = getelementptr float* %gmem_offset1, i64 %parameters7_sum33_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="3920" st_id="976" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_14_req"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="3921" st_id="977" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_14_req"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="3922" st_id="978" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_14_req"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="3923" st_id="979" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_14_req"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="3924" st_id="980" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_14_req"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="3925" st_id="981" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_14_req"/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="3926" st_id="982" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem_offset1_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_14_req"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="3927" st_id="983" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_20_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_20)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20_read"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="3928" st_id="984" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="3929" st_id="984" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %gmem_offset1_addr_20_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_20, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20_req"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="3930" st_id="985" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="3931" st_id="986" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="3932" st_id="987" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="3933" st_id="988" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">

<operation id="3934" st_id="989" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="990" st_id="990">

<operation id="3935" st_id="990" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="991" st_id="991">

<operation id="3936" st_id="991" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="3937" st_id="992" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_140 = fsub float %gmem_offset1_addr_20_read, %alpha_w_load_3

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="3938" st_id="993" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:11  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_20, float %tmp_140, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="3939" st_id="994" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_20)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="3940" st_id="995" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_20)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="3941" st_id="996" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_20)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="3942" st_id="997" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_20)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="3943" st_id="998" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_20)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_20_resp"/></StgValue>
</operation>

<operation id="3944" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge13.i157

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3945" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.i157:0  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="3946" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i165:0  %sorted_F_1_1_2 = phi float [ %sorted_F_1_4, %16 ], [ %sorted_F_1_17_load, %7 ]

]]></node>
<StgValue><ssdm name="sorted_F_1_1_2"/></StgValue>
</operation>

<operation id="3947" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i165:1  %sorted_F_1_0_2 = phi float [ %sorted_F_1_5, %16 ], [ %sorted_F_1_14_load, %7 ]

]]></node>
<StgValue><ssdm name="sorted_F_1_0_2"/></StgValue>
</operation>

<operation id="3948" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7.i165:2  %i_0_i2 = phi i2 [ %i_5, %16 ], [ 0, %7 ]

]]></node>
<StgValue><ssdm name="i_0_i2"/></StgValue>
</operation>

<operation id="3949" st_id="999" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1558" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i165:3  %exitcond2_i2 = icmp eq i2 %i_0_i2, -2

]]></node>
<StgValue><ssdm name="exitcond2_i2"/></StgValue>
</operation>

<operation id="3950" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i165:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3951" st_id="999" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i165:5  %i_5 = add i2 %i_0_i2, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="3952" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i165:6  br i1 %exitcond2_i2, label %.preheader.i168, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3953" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond2_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_139 = zext i2 %i_0_i2 to i64

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3954" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond2_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %F_addr_5 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_139

]]></node>
<StgValue><ssdm name="F_addr_5"/></StgValue>
</operation>

<operation id="3955" st_id="999" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond2_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0 = load float* %F_addr_5, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="3956" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond2_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="1" op_0_bw="2">
<![CDATA[
:3  %tmp_286 = trunc i2 %i_0_i2 to i1

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="3957" st_id="1000" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0 = load float* %F_addr_5, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="3958" st_id="1000" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_F_1_4 = select i1 %tmp_286, float %sorted_F_0, float %sorted_F_1_1_2

]]></node>
<StgValue><ssdm name="sorted_F_1_4"/></StgValue>
</operation>

<operation id="3959" st_id="1000" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %sorted_F_1_5 = select i1 %tmp_286, float %sorted_F_1_0_2, float %sorted_F_0

]]></node>
<StgValue><ssdm name="sorted_F_1_5"/></StgValue>
</operation>

<operation id="3960" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader7.i165

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="3961" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i168:0  %sorted_weight_1_1_2 = phi float [ %sorted_weight_1_4, %17 ], [ %sorted_weight_1_17_load, %.preheader7.i165 ]

]]></node>
<StgValue><ssdm name="sorted_weight_1_1_2"/></StgValue>
</operation>

<operation id="3962" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i168:1  %sorted_weight_1_0_2 = phi float [ %sorted_weight_1_5, %17 ], [ %sorted_weight_1_14_load, %.preheader7.i165 ]

]]></node>
<StgValue><ssdm name="sorted_weight_1_0_2"/></StgValue>
</operation>

<operation id="3963" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i168:2  %tmp_284 = phi i2 [ %i_7, %17 ], [ 0, %.preheader7.i165 ]

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3964" st_id="1001" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i168:3  %exitcond1_i2 = icmp eq i2 %tmp_284, -2

]]></node>
<StgValue><ssdm name="exitcond1_i2"/></StgValue>
</operation>

<operation id="3965" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i168:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3966" st_id="1001" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i168:5  %i_7 = add i2 %tmp_284, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="3967" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i168:6  br i1 %exitcond1_i2, label %.preheader506, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3968" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="19" op_0_bw="19" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_312 = call i19 @_ssdm_op_PartSelect.i19.i21.i32.i32(i21 %tmp_19, i32 2, i32 20)

]]></node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="3969" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1580" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
:1  %tmp_313 = call i21 @_ssdm_op_BitConcatenate.i21.i19.i2(i19 %tmp_312, i2 %tmp_284)

]]></node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="3970" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="32" op_0_bw="21">
<![CDATA[
:2  %tmp_316 = sext i21 %tmp_313 to i32

]]></node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="3971" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1582" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_317 = zext i32 %tmp_316 to i33

]]></node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="3972" st_id="1001" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %tmp_319 = add i33 %tmp_5_cast, %tmp_317

]]></node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3973" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="64" op_0_bw="33">
<![CDATA[
:5  %tmp_322 = zext i33 %tmp_319 to i64

]]></node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="3974" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem_offset1_addr_25 = getelementptr float* %gmem_offset1, i64 %tmp_322

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_25"/></StgValue>
</operation>

<operation id="3975" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond1_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="1" op_0_bw="2">
<![CDATA[
:9  %tmp_323 = trunc i2 %tmp_284 to i1

]]></node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="3976" st_id="1002" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_25, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="3977" st_id="1003" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_25, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="3978" st_id="1004" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_25, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="3979" st_id="1005" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_25, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="3980" st_id="1006" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_25, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="3981" st_id="1007" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_25, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="3982" st_id="1008" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_25, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="3983" st_id="1009" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sorted_weight_0 = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_25)

]]></node>
<StgValue><ssdm name="sorted_weight_0"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="3984" st_id="1010" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %sorted_weight_1_4 = select i1 %tmp_323, float %sorted_weight_0, float %sorted_weight_1_1_2

]]></node>
<StgValue><ssdm name="sorted_weight_1_4"/></StgValue>
</operation>

<operation id="3985" st_id="1010" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %sorted_weight_1_5 = select i1 %tmp_323, float %sorted_weight_1_0_2, float %sorted_weight_0

]]></node>
<StgValue><ssdm name="sorted_weight_1_5"/></StgValue>
</operation>

<operation id="3986" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i168

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="3987" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader506:0  %temp_index = phi i32 [ %index_1_6, %18 ], [ 1, %.preheader.i168 ]

]]></node>
<StgValue><ssdm name="temp_index"/></StgValue>
</operation>

<operation id="3988" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader506:1  %index_1 = phi i32 [ %index_1_7, %18 ], [ 0, %.preheader.i168 ]

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="3989" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader506:2  %temp_W = phi float [ %sorted_weight_1_33, %18 ], [ %sorted_weight_1_1_2, %.preheader.i168 ]

]]></node>
<StgValue><ssdm name="temp_W"/></StgValue>
</operation>

<operation id="3990" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader506:3  %sorted_weight_1_0_4 = phi float [ %sorted_weight_1_34, %18 ], [ %sorted_weight_1_0_2, %.preheader.i168 ]

]]></node>
<StgValue><ssdm name="sorted_weight_1_0_4"/></StgValue>
</operation>

<operation id="3991" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader506:4  %temp_F = phi float [ %sorted_F_1_33, %18 ], [ %sorted_F_1_1_2, %.preheader.i168 ]

]]></node>
<StgValue><ssdm name="temp_F"/></StgValue>
</operation>

<operation id="3992" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader506:5  %sorted_F_1_0_4 = phi float [ %sorted_F_1_34, %18 ], [ %sorted_F_1_0_2, %.preheader.i168 ]

]]></node>
<StgValue><ssdm name="sorted_F_1_0_4"/></StgValue>
</operation>

<operation id="3993" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader506:6  %i6_0_i2 = phi i2 [ %i_9, %18 ], [ 1, %.preheader.i168 ]

]]></node>
<StgValue><ssdm name="i6_0_i2"/></StgValue>
</operation>

<operation id="3994" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="32" op_0_bw="2">
<![CDATA[
.preheader506:7  %i6_0_i2_cast = zext i2 %i6_0_i2 to i32

]]></node>
<StgValue><ssdm name="i6_0_i2_cast"/></StgValue>
</operation>

<operation id="3995" st_id="1011" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader506:8  %exitcond_i2 = icmp eq i2 %i6_0_i2, -2

]]></node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="3996" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader506:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3997" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader506:10  br i1 %exitcond_i2, label %19, label %branch13.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3998" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="32">
<![CDATA[
branch13.preheader:0  %temp_F_to_int = bitcast float %temp_F to i32

]]></node>
<StgValue><ssdm name="temp_F_to_int"/></StgValue>
</operation>

<operation id="3999" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch13.preheader:1  %tmp_328 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_F_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="4000" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="23" op_0_bw="32">
<![CDATA[
branch13.preheader:2  %tmp_329 = trunc i32 %temp_F_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="4001" st_id="1011" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13.preheader:3  %notlhs14 = icmp ne i8 %tmp_328, -1

]]></node>
<StgValue><ssdm name="notlhs14"/></StgValue>
</operation>

<operation id="4002" st_id="1011" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch13.preheader:4  %notrhs14 = icmp eq i23 %tmp_329, 0

]]></node>
<StgValue><ssdm name="notrhs14"/></StgValue>
</operation>

<operation id="4003" st_id="1011" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13.preheader:5  %tmp_330 = or i1 %notrhs14, %notlhs14

]]></node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="4004" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch13.preheader:6  br label %branch13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4005" st_id="1011" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:0  store i1 false, i1* %back_gauss_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4006" st_id="1011" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1651" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:1  store i1 false, i1* %back_gauss_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4007" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="4008" st_id="1012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch13:3  %j5_0_in_i2 = phi i32 [ %j_9, %branch9 ], [ %i6_0_i2_cast, %branch13.preheader ]

]]></node>
<StgValue><ssdm name="j5_0_in_i2"/></StgValue>
</operation>

<operation id="4009" st_id="1012" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:4  %j_9 = add nsw i32 -1, %j5_0_in_i2

]]></node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="4010" st_id="1012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="1" op_0_bw="32">
<![CDATA[
branch13:5  %tmp_340 = trunc i32 %j_9 to i1

]]></node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="4011" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch13:2  %sorted_F_1_1_5 = phi float [ %sorted_F_1_31, %branch9 ], [ %temp_F, %branch13.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_1_1_5"/></StgValue>
</operation>

<operation id="4012" st_id="1013" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch13:6  %sorted_F_1_31 = select i1 %tmp_340, float %sorted_F_1_1_5, float %sorted_F_1_0_4

]]></node>
<StgValue><ssdm name="sorted_F_1_31"/></StgValue>
</operation>

<operation id="4013" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="32">
<![CDATA[
branch13:7  %sorted_F_1_10_to_int = bitcast float %sorted_F_1_31 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_10_to_int"/></StgValue>
</operation>

<operation id="4014" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1621" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch13:8  %tmp_341 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_10_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="4015" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="23" op_0_bw="32">
<![CDATA[
branch13:9  %tmp_342 = trunc i32 %sorted_F_1_10_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="4016" st_id="1013" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:10  %notlhs16 = icmp ne i8 %tmp_341, -1

]]></node>
<StgValue><ssdm name="notlhs16"/></StgValue>
</operation>

<operation id="4017" st_id="1013" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch13:11  %notrhs16 = icmp eq i23 %tmp_342, 0

]]></node>
<StgValue><ssdm name="notrhs16"/></StgValue>
</operation>

<operation id="4018" st_id="1013" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:14  %tmp_345 = fcmp ogt float %temp_F, %sorted_F_1_31

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="4019" st_id="1014" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:12  %tmp_343 = or i1 %notrhs16, %notlhs16

]]></node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="4020" st_id="1014" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:13  %tmp_344 = and i1 %tmp_330, %tmp_343

]]></node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="4021" st_id="1014" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:14  %tmp_345 = fcmp ogt float %temp_F, %sorted_F_1_31

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="4022" st_id="1015" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:14  %tmp_345 = fcmp ogt float %temp_F, %sorted_F_1_31

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="4023" st_id="1016" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:14  %tmp_345 = fcmp ogt float %temp_F, %sorted_F_1_31

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="4024" st_id="1016" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:15  %tmp_346 = and i1 %tmp_344, %tmp_345

]]></node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="4025" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch13:0  %index_1_1_1 = phi i32 [ %index_1_4, %branch9 ], [ %temp_index, %branch13.preheader ]

]]></node>
<StgValue><ssdm name="index_1_1_1"/></StgValue>
</operation>

<operation id="4026" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch13:1  %sorted_weight_1_1_5 = phi float [ %sorted_weight_1_31, %branch9 ], [ %temp_W, %branch13.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_1_1_5"/></StgValue>
</operation>

<operation id="4027" st_id="1017" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1629" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:16  %tmp_162 = icmp sgt i32 %j5_0_in_i2, 0

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="4028" st_id="1017" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:17  %tmp_163 = and i1 %tmp_346, %tmp_162

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="4029" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch13:18  br i1 %tmp_163, label %branch9, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4030" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch9:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="4031" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch9:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4032" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:2  %sorted_weight_1_31 = select i1 %tmp_340, float %sorted_weight_1_1_5, float %sorted_weight_1_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_1_31"/></StgValue>
</operation>

<operation id="4033" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9:3  %index_1_4 = select i1 %tmp_340, i32 %index_1_1_1, i32 %index_1

]]></node>
<StgValue><ssdm name="index_1_4"/></StgValue>
</operation>

<operation id="4034" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch9:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="4035" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="0" op_0_bw="0">
<![CDATA[
branch9:5  br label %branch13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4036" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_368 = trunc i32 %j5_0_in_i2 to i1

]]></node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="4037" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_F_1_33 = select i1 %tmp_368, float %temp_F, float %sorted_F_1_1_5

]]></node>
<StgValue><ssdm name="sorted_F_1_33"/></StgValue>
</operation>

<operation id="4038" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %sorted_F_1_34 = select i1 %tmp_368, float %sorted_F_1_0_4, float %temp_F

]]></node>
<StgValue><ssdm name="sorted_F_1_34"/></StgValue>
</operation>

<operation id="4039" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %sorted_weight_1_33 = select i1 %tmp_368, float %temp_W, float %sorted_weight_1_1_5

]]></node>
<StgValue><ssdm name="sorted_weight_1_33"/></StgValue>
</operation>

<operation id="4040" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_weight_1_34 = select i1 %tmp_368, float %sorted_weight_1_0_4, float %temp_W

]]></node>
<StgValue><ssdm name="sorted_weight_1_34"/></StgValue>
</operation>

<operation id="4041" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %index_1_6 = select i1 %tmp_368, i32 %temp_index, i32 %index_1_1_1

]]></node>
<StgValue><ssdm name="index_1_6"/></StgValue>
</operation>

<operation id="4042" st_id="1017" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %index_1_7 = select i1 %tmp_368, i32 %index_1, i32 %temp_index

]]></node>
<StgValue><ssdm name="index_1_7"/></StgValue>
</operation>

<operation id="4043" st_id="1017" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %i_9 = add i2 1, %i6_0_i2

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="4044" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader506

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="4045" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %B_0_i2 = phi float [ 0.000000e+00, %19 ], [ %B_1, %21 ]

]]></node>
<StgValue><ssdm name="B_0_i2"/></StgValue>
</operation>

<operation id="4046" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %ind_0_i2 = phi i2 [ 0, %19 ], [ %ind_1, %21 ]

]]></node>
<StgValue><ssdm name="ind_0_i2"/></StgValue>
</operation>

<operation id="4047" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:2  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %ind_0_i2, i32 1)

]]></node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="4048" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4049" st_id="1018" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %ind_1 = add i2 %ind_0_i2, 1

]]></node>
<StgValue><ssdm name="ind_1"/></StgValue>
</operation>

<operation id="4050" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_339, label %.critedge, label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4051" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_358 = trunc i2 %ind_0_i2 to i1

]]></node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="4052" st_id="1018" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_weight_1_load_phi = select i1 %tmp_358, float %temp_W, float %sorted_weight_1_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_1_load_phi"/></StgValue>
</operation>

<operation id="4053" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="19" op_0_bw="32">
<![CDATA[
:3  %tmp_359 = trunc i32 %temp_index to i19

]]></node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="4054" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1665" bw="19" op_0_bw="32">
<![CDATA[
:4  %tmp_360 = trunc i32 %index_1 to i19

]]></node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="4055" st_id="1018" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:5  %tmp_361 = select i1 %tmp_358, i19 %tmp_359, i19 %tmp_360

]]></node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="4056" st_id="1018" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1667" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %tmp_362 = add i19 %tmp_361, %tmp_268_cast

]]></node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="4057" st_id="1019" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="4058" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="64" op_0_bw="19">
<![CDATA[
:7  %tmp_492_cast = sext i19 %tmp_362 to i64

]]></node>
<StgValue><ssdm name="tmp_492_cast"/></StgValue>
</operation>

<operation id="4059" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %back_gauss_addr_9 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_492_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_9"/></StgValue>
</operation>

<operation id="4060" st_id="1019" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:9  store i1 true, i1* %back_gauss_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="4061" st_id="1020" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="4062" st_id="1021" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="4063" st_id="1022" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="4064" st_id="1023" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="4065" st_id="1024" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="4066" st_id="1025" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="4067" st_id="1026" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="4068" st_id="1027" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_1 = fadd float %B_0_i2, %sorted_weight_1_load_phi

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="4069" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="32" op_0_bw="32">
<![CDATA[
:10  %B_1_to_int = bitcast float %B_1 to i32

]]></node>
<StgValue><ssdm name="B_1_to_int"/></StgValue>
</operation>

<operation id="4070" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_363 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="4071" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_364 = trunc i32 %B_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="4072" st_id="1028" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %notlhs17 = icmp ne i8 %tmp_363, -1

]]></node>
<StgValue><ssdm name="notlhs17"/></StgValue>
</operation>

<operation id="4073" st_id="1028" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %notrhs17 = icmp eq i23 %tmp_364, 0

]]></node>
<StgValue><ssdm name="notrhs17"/></StgValue>
</operation>

<operation id="4074" st_id="1028" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_365 = or i1 %notrhs17, %notlhs17

]]></node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="4075" st_id="1028" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_366 = fcmp oge float %B_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="4076" st_id="1029" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_366 = fcmp oge float %B_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="4077" st_id="1030" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_366 = fcmp oge float %B_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="4078" st_id="1031" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_366 = fcmp oge float %B_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="4079" st_id="1031" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_367 = and i1 %tmp_365, %tmp_366

]]></node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="4080" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_339" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_367, label %.critedge, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4081" st_id="1031" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.critedge:0  %out_frame5_sum3 = add i33 %tmp_9_cast, %tmp_18_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum3"/></StgValue>
</operation>

<operation id="4082" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="64" op_0_bw="33">
<![CDATA[
.critedge:1  %out_frame5_sum3_cast = sext i33 %out_frame5_sum3 to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum3_cast"/></StgValue>
</operation>

<operation id="4083" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1683" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.critedge:2  %gmem_offset_addr_3 = getelementptr i8* %gmem_offset, i64 %out_frame5_sum3_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3"/></StgValue>
</operation>

<operation id="4084" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:6  store float %temp_W, float* %sorted_weight_1_17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4085" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:7  store float %sorted_weight_1_0_4, float* %sorted_weight_1_14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4086" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:8  store float %temp_F, float* %sorted_F_1_17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4087" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_339" val="1"/>
</and_exp><and_exp><literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1690" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:9  store float %sorted_F_1_0_4, float* %sorted_F_1_14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="4088" st_id="1032" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge:3  %gmem_offset_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3_req"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="4089" st_id="1033" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.critedge:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr_3, i8 0, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="4090" st_id="1034" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge:5  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="4091" st_id="1035" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge:5  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="4092" st_id="1036" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge:5  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="4093" st_id="1037" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge:5  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="4094" st_id="1038" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge:5  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_3)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_3_resp"/></StgValue>
</operation>

<operation id="4095" st_id="1038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="0" op_0_bw="0">
<![CDATA[
.critedge:10  br label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4096" st_id="1038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %pos_assign_3 = or i17 %pos_assign_1, 1

]]></node>
<StgValue><ssdm name="pos_assign_3"/></StgValue>
</operation>

<operation id="4097" st_id="1038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst.i78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="4098" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i78:0  %M_3_1_2 = phi i1 [ %M_3_1_load, %22 ], [ %M_3_1_3, %meminst.i78 ]

]]></node>
<StgValue><ssdm name="M_3_1_2"/></StgValue>
</operation>

<operation id="4099" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i78:1  %M_3_0_2 = phi i1 [ %M_3_load, %22 ], [ %M_3_0_3, %meminst.i78 ]

]]></node>
<StgValue><ssdm name="M_3_0_2"/></StgValue>
</operation>

<operation id="4100" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1698" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
meminst.i78:2  %invdar_i3 = phi i1 [ false, %22 ], [ %not_invdar_i3, %meminst.i78 ]

]]></node>
<StgValue><ssdm name="invdar_i3"/></StgValue>
</operation>

<operation id="4101" st_id="1039" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i78:3  %not_invdar_i3 = xor i1 %invdar_i3, true

]]></node>
<StgValue><ssdm name="not_invdar_i3"/></StgValue>
</operation>

<operation id="4102" st_id="1039" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i78:4  %M_3_1_3 = and i1 %M_3_1_2, %not_invdar_i3

]]></node>
<StgValue><ssdm name="M_3_1_3"/></StgValue>
</operation>

<operation id="4103" st_id="1039" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i78:5  %M_3_0_3 = and i1 %invdar_i3, %M_3_0_2

]]></node>
<StgValue><ssdm name="M_3_0_3"/></StgValue>
</operation>

<operation id="4104" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
meminst.i78:6  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_M_str) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="4105" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i78:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4106" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i78:8  br i1 %invdar_i3, label %23, label %meminst.i78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4107" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="invdar_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="32" op_0_bw="8">
<![CDATA[
:0  %tmp_176 = zext i8 %pixel_assign_3 to i32

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="4108" st_id="1039" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="invdar_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="4109" st_id="1040" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="4110" st_id="1041" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="4111" st_id="1042" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="4112" st_id="1043" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="4113" st_id="1044" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="4114" st_id="1045" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="4115" st_id="1046" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_177 = sitofp i32 %tmp_176 to float

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="4116" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
:2  %p_shl10 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %pos_assign_3, i3 0)

]]></node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="4117" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="21" op_0_bw="20">
<![CDATA[
:3  %p_shl10_cast = zext i20 %p_shl10 to i21

]]></node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="4118" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
:4  %p_shl11 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %pos_assign_3, i1 false)

]]></node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="4119" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1711" bw="21" op_0_bw="18">
<![CDATA[
:5  %p_shl11_cast = zext i18 %p_shl11 to i21

]]></node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="4120" st_id="1046" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1712" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %tmp_178 = sub i21 %p_shl10_cast, %p_shl11_cast

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="4121" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1713" bw="32" op_0_bw="21">
<![CDATA[
:7  %tmp_178_cast = sext i21 %tmp_178 to i32

]]></node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="4122" st_id="1046" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1714" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp_179 = add i21 %tmp_178, 2

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="4123" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="32" op_0_bw="21">
<![CDATA[
:9  %tmp_179_cast = sext i21 %tmp_179 to i32

]]></node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="4124" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1716" bw="33" op_0_bw="17">
<![CDATA[
:10  %tmp_180_cast = zext i17 %pos_assign_3 to i33

]]></node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="4125" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="64" op_0_bw="18">
<![CDATA[
:11  %tmp_372 = zext i18 %p_shl11 to i64

]]></node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="4126" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="19" op_0_bw="18">
<![CDATA[
:12  %tmp_498_cast = zext i18 %p_shl11 to i19

]]></node>
<StgValue><ssdm name="tmp_498_cast"/></StgValue>
</operation>

<operation id="4127" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1719" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %back_gauss_addr_14 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_372

]]></node>
<StgValue><ssdm name="back_gauss_addr_14"/></StgValue>
</operation>

<operation id="4128" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1720" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_373 = or i18 %p_shl11, 1

]]></node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="4129" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1721" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:15  %tmp_374 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_373)

]]></node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="4130" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1722" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %back_gauss_addr_15 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_374

]]></node>
<StgValue><ssdm name="back_gauss_addr_15"/></StgValue>
</operation>

<operation id="4131" st_id="1046" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:17  %tmp_181 = add i21 %tmp_178, 4

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="4132" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="21">
<![CDATA[
:18  %tmp_181_cast = sext i21 %tmp_181 to i32

]]></node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="4133" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1725" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="4134" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1727" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %M_3_1_4 = phi i1 [ %M_3_1_3, %23 ], [ %M_3_1_6, %_ifconv17 ]

]]></node>
<StgValue><ssdm name="M_3_1_4"/></StgValue>
</operation>

<operation id="4135" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1728" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %M_3_0_4 = phi i1 [ %M_3_0_3, %23 ], [ %M_3_0_6, %_ifconv17 ]

]]></node>
<StgValue><ssdm name="M_3_0_4"/></StgValue>
</operation>

<operation id="4136" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %j_0_i3 = phi i2 [ 0, %23 ], [ %j_10, %_ifconv17 ]

]]></node>
<StgValue><ssdm name="j_0_i3"/></StgValue>
</operation>

<operation id="4137" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="21" op_0_bw="2">
<![CDATA[
:3  %j_0_i3_cast = zext i2 %j_0_i3 to i21

]]></node>
<StgValue><ssdm name="j_0_i3_cast"/></StgValue>
</operation>

<operation id="4138" st_id="1047" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %exitcond6_i3 = icmp eq i2 %j_0_i3, -2

]]></node>
<StgValue><ssdm name="exitcond6_i3"/></StgValue>
</operation>

<operation id="4139" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1732" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4140" st_id="1047" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1733" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %j_10 = add i2 %j_0_i3, 1

]]></node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="4141" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond6_i3, label %.preheader8.i91, label %_ifconv17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4142" st_id="1047" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="exitcond6_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1736" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv17:0  %tmp_193 = add i21 %j_0_i3_cast, %tmp_178

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="4143" st_id="1048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="21">
<![CDATA[
_ifconv17:1  %tmp_193_cast = sext i21 %tmp_193 to i32

]]></node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="4144" st_id="1048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="33" op_0_bw="32">
<![CDATA[
_ifconv17:2  %tmp_194_cast = zext i32 %tmp_193_cast to i33

]]></node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="4145" st_id="1048" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1739" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv17:3  %parameters7_sum36 = add i33 %tmp_5_cast, %tmp_194_cast

]]></node>
<StgValue><ssdm name="parameters7_sum36"/></StgValue>
</operation>

<operation id="4146" st_id="1048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1740" bw="64" op_0_bw="33">
<![CDATA[
_ifconv17:4  %parameters7_sum39_cast = zext i33 %parameters7_sum36 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum39_cast"/></StgValue>
</operation>

<operation id="4147" st_id="1048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1741" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv17:5  %gmem_offset1_addr_29 = getelementptr float* %gmem_offset1, i64 %parameters7_sum39_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_29"/></StgValue>
</operation>

<operation id="4148" st_id="1048" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv17:36  %tmp_198 = add i21 %j_0_i3_cast, %tmp_179

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">

<operation id="4149" st_id="1049" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:6  %gmem_offset1_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_29, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_21_req"/></StgValue>
</operation>

<operation id="4150" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="21">
<![CDATA[
_ifconv17:37  %tmp_198_cast = sext i21 %tmp_198 to i32

]]></node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="4151" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1774" bw="33" op_0_bw="32">
<![CDATA[
_ifconv17:38  %tmp_199_cast = zext i32 %tmp_198_cast to i33

]]></node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="4152" st_id="1049" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1775" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv17:39  %parameters7_sum37 = add i33 %tmp_5_cast, %tmp_199_cast

]]></node>
<StgValue><ssdm name="parameters7_sum37"/></StgValue>
</operation>

<operation id="4153" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1776" bw="64" op_0_bw="33">
<![CDATA[
_ifconv17:40  %parameters7_sum40_cast = zext i33 %parameters7_sum37 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum40_cast"/></StgValue>
</operation>

<operation id="4154" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1777" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv17:41  %gmem_offset1_addr_30 = getelementptr float* %gmem_offset1, i64 %parameters7_sum40_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_30"/></StgValue>
</operation>

<operation id="4155" st_id="1049" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1812" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv17:76  %tmp_239 = add i21 %j_0_i3_cast, %tmp_181

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1050">

<operation id="4156" st_id="1050" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:6  %gmem_offset1_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_29, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_21_req"/></StgValue>
</operation>

<operation id="4157" st_id="1050" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:42  %gmem_offset1_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_30, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_22_req"/></StgValue>
</operation>

<operation id="4158" st_id="1050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1813" bw="32" op_0_bw="21">
<![CDATA[
_ifconv17:77  %tmp_239_cast = sext i21 %tmp_239 to i32

]]></node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="4159" st_id="1050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1814" bw="33" op_0_bw="32">
<![CDATA[
_ifconv17:78  %tmp_240_cast = zext i32 %tmp_239_cast to i33

]]></node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="4160" st_id="1050" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv17:79  %parameters7_sum38 = add i33 %tmp_5_cast, %tmp_240_cast

]]></node>
<StgValue><ssdm name="parameters7_sum38"/></StgValue>
</operation>

<operation id="4161" st_id="1050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="64" op_0_bw="33">
<![CDATA[
_ifconv17:80  %parameters7_sum41_cast = zext i33 %parameters7_sum38 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum41_cast"/></StgValue>
</operation>

<operation id="4162" st_id="1050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv17:81  %gmem_offset1_addr_31 = getelementptr float* %gmem_offset1, i64 %parameters7_sum41_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_31"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1051">

<operation id="4163" st_id="1051" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:6  %gmem_offset1_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_29, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_21_req"/></StgValue>
</operation>

<operation id="4164" st_id="1051" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:42  %gmem_offset1_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_30, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_22_req"/></StgValue>
</operation>

<operation id="4165" st_id="1051" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:82  %gmem_offset1_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_31, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_23_req"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="4166" st_id="1052" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:6  %gmem_offset1_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_29, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_21_req"/></StgValue>
</operation>

<operation id="4167" st_id="1052" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:42  %gmem_offset1_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_30, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_22_req"/></StgValue>
</operation>

<operation id="4168" st_id="1052" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:82  %gmem_offset1_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_31, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_23_req"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="4169" st_id="1053" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:6  %gmem_offset1_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_29, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_21_req"/></StgValue>
</operation>

<operation id="4170" st_id="1053" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:42  %gmem_offset1_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_30, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_22_req"/></StgValue>
</operation>

<operation id="4171" st_id="1053" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:82  %gmem_offset1_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_31, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_23_req"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="4172" st_id="1054" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:6  %gmem_offset1_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_29, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_21_req"/></StgValue>
</operation>

<operation id="4173" st_id="1054" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:42  %gmem_offset1_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_30, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_22_req"/></StgValue>
</operation>

<operation id="4174" st_id="1054" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:82  %gmem_offset1_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_31, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_23_req"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="4175" st_id="1055" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:6  %gmem_offset1_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_29, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_21_req"/></StgValue>
</operation>

<operation id="4176" st_id="1055" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:42  %gmem_offset1_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_30, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_22_req"/></StgValue>
</operation>

<operation id="4177" st_id="1055" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:82  %gmem_offset1_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_31, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_23_req"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="4178" st_id="1056" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:7  %gmem_offset1_addr_29_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_29)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_29_read"/></StgValue>
</operation>

<operation id="4179" st_id="1056" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:42  %gmem_offset1_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_30, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_22_req"/></StgValue>
</operation>

<operation id="4180" st_id="1056" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:82  %gmem_offset1_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_31, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_23_req"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="4181" st_id="1057" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:43  %gmem_offset1_addr_30_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_30)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_30_read"/></StgValue>
</operation>

<operation id="4182" st_id="1057" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:82  %gmem_offset1_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_31, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_23_req"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="4183" st_id="1058" stage="28" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4184" st_id="1058" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:83  %gmem_offset1_addr_31_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_31)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_31_read"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="4185" st_id="1059" stage="27" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4186" st_id="1059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1811" bw="32" op_0_bw="32">
<![CDATA[
_ifconv17:75  %alpha_w_load_9 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_9"/></StgValue>
</operation>

<operation id="4187" st_id="1059" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4188" st_id="1059" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="4189" st_id="1060" stage="26" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4190" st_id="1060" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4191" st_id="1060" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="4192" st_id="1061" stage="25" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4193" st_id="1061" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4194" st_id="1061" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="4195" st_id="1062" stage="24" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4196" st_id="1062" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4197" st_id="1062" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="4198" st_id="1063" stage="23" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4199" st_id="1063" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4200" st_id="1063" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="4201" st_id="1064" stage="22" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4202" st_id="1064" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4203" st_id="1064" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="4204" st_id="1065" stage="21" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4205" st_id="1065" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4206" st_id="1065" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="4207" st_id="1066" stage="20" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4208" st_id="1066" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4209" st_id="1066" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="4210" st_id="1067" stage="19" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4211" st_id="1067" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4212" st_id="1067" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="4213" st_id="1068" stage="18" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4214" st_id="1068" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4215" st_id="1068" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="4216" st_id="1069" stage="17" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4217" st_id="1069" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4218" st_id="1069" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="4219" st_id="1070" stage="16" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4220" st_id="1070" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4221" st_id="1070" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="4222" st_id="1071" stage="15" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4223" st_id="1071" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4224" st_id="1071" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="4225" st_id="1072" stage="14" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4226" st_id="1072" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4227" st_id="1072" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="4228" st_id="1073" stage="13" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4229" st_id="1073" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4230" st_id="1073" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="4231" st_id="1074" stage="12" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4232" st_id="1074" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4233" st_id="1074" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="4234" st_id="1075" stage="11" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4235" st_id="1075" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4236" st_id="1075" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="4237" st_id="1076" stage="10" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4238" st_id="1076" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4239" st_id="1076" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="4240" st_id="1077" stage="9" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4241" st_id="1077" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4242" st_id="1077" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="4243" st_id="1078" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4244" st_id="1078" stage="8" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4245" st_id="1078" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4246" st_id="1078" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">

<operation id="4247" st_id="1079" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4248" st_id="1079" stage="7" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4249" st_id="1079" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4250" st_id="1079" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1080">

<operation id="4251" st_id="1080" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4252" st_id="1080" stage="6" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4253" st_id="1080" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4254" st_id="1080" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1081">

<operation id="4255" st_id="1081" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4256" st_id="1081" stage="5" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4257" st_id="1081" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4258" st_id="1081" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="4259" st_id="1082" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4260" st_id="1082" stage="4" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4261" st_id="1082" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4262" st_id="1082" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="4263" st_id="1083" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4264" st_id="1083" stage="3" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4265" st_id="1083" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4266" st_id="1083" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="4267" st_id="1084" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4268" st_id="1084" stage="2" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4269" st_id="1084" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4270" st_id="1084" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="4271" st_id="1085" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4272" st_id="1085" stage="1" lat="28">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:44  %tmp_i3 = call float @llvm.sqrt.f32(float %gmem_offset1_addr_30_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4273" st_id="1085" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4274" st_id="1085" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="4275" st_id="1086" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:8  %x_assign_3 = fsub float %tmp_177, %gmem_offset1_addr_29_read

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="4276" st_id="1086" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:45  %tmp_200 = fpext float %tmp_i3 to double

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="4277" st_id="1086" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4278" st_id="1086" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="4279" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="32">
<![CDATA[
_ifconv17:9  %p_Val2_18 = bitcast float %x_assign_3 to i32

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="4280" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:10  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="4281" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1747" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv17:11  %loc_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_18, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="4282" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="23" op_0_bw="32">
<![CDATA[
_ifconv17:12  %loc_V_5 = trunc i32 %p_Val2_18 to i23

]]></node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="4283" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="9" op_0_bw="8">
<![CDATA[
_ifconv17:15  %tmp_i_i_i77_cast = zext i8 %loc_V_4 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i77_cast"/></StgValue>
</operation>

<operation id="4284" st_id="1087" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1752" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv17:16  %sh_assign_6 = add i9 -127, %tmp_i_i_i77_cast

]]></node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="4285" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1753" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv17:17  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="4286" st_id="1087" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1754" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv17:18  %tmp_4_i_i3 = sub i8 127, %loc_V_4

]]></node>
<StgValue><ssdm name="tmp_4_i_i3"/></StgValue>
</operation>

<operation id="4287" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="9" op_0_bw="8">
<![CDATA[
_ifconv17:19  %tmp_4_i_i80_cast = sext i8 %tmp_4_i_i3 to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i80_cast"/></StgValue>
</operation>

<operation id="4288" st_id="1087" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1756" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv17:20  %sh_assign_7 = select i1 %isNeg_3, i9 %tmp_4_i_i80_cast, i9 %sh_assign_6

]]></node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="4289" st_id="1087" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:45  %tmp_200 = fpext float %tmp_i3 to double

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="4290" st_id="1087" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4291" st_id="1087" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="4292" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv17:13  %p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_5) nounwind

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="4293" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3266">
<or_exp><and_exp><literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1750" bw="78" op_0_bw="24">
<![CDATA[
_ifconv17:14  %tmp_2_i_i3 = zext i24 %p_Result_3 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="4294" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3268">
<or_exp><and_exp><literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="32" op_0_bw="9">
<![CDATA[
_ifconv17:21  %sh_assign_1_i81_cast = sext i9 %sh_assign_7 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i81_cast"/></StgValue>
</operation>

<operation id="4295" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3263">
<or_exp><and_exp><literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="24" op_0_bw="9">
<![CDATA[
_ifconv17:22  %sh_assign_1_i81_cast_cast = sext i9 %sh_assign_7 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i81_cast_cast"/></StgValue>
</operation>

<operation id="4296" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3267">
<or_exp><and_exp><literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1759" bw="78" op_0_bw="32">
<![CDATA[
_ifconv17:23  %tmp_6_i_i3 = zext i32 %sh_assign_1_i81_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i3"/></StgValue>
</operation>

<operation id="4297" st_id="1088" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3262">
<or_exp><and_exp><literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv17:24  %tmp_7_i_i3 = lshr i24 %p_Result_3, %sh_assign_1_i81_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i3"/></StgValue>
</operation>

<operation id="4298" st_id="1088" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3265">
<or_exp><and_exp><literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv17:25  %tmp_9_i_i3 = shl i78 %tmp_2_i_i3, %tmp_6_i_i3

]]></node>
<StgValue><ssdm name="tmp_9_i_i3"/></StgValue>
</operation>

<operation id="4299" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3261">
<or_exp><and_exp><literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv17:26  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i3, i32 23)

]]></node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="4300" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3260">
<or_exp><and_exp><literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="32" op_0_bw="1">
<![CDATA[
_ifconv17:27  %tmp_389 = zext i1 %tmp_392 to i32

]]></node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="4301" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3264">
<or_exp><and_exp><literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv17:28  %tmp_390 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i3, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="4302" st_id="1088" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1765" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:29  %p_Val2_21 = select i1 %isNeg_3, i32 %tmp_389, i32 %tmp_390

]]></node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="4303" st_id="1088" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:45  %tmp_200 = fpext float %tmp_i3 to double

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="4304" st_id="1088" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:84  %tmp_241 = fdiv float %alpha_w_load_9, %gmem_offset1_addr_31_read

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4305" st_id="1088" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:87  %tmp_269 = fdiv float %gmem_offset1_addr_31_read, %gmem_offset1_addr_30_read

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="4306" st_id="1089" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3270">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:30  %p_Val2_7_i_i3 = sub i32 0, %p_Val2_21

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i3"/></StgValue>
</operation>

<operation id="4307" st_id="1089" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:31  %p_Val2_23 = select i1 %p_Result_2, i32 %p_Val2_7_i_i3, i32 %p_Val2_21

]]></node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="4308" st_id="1089" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="4309" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1798" bw="64" op_0_bw="2">
<![CDATA[
_ifconv17:62  %tmp_211 = zext i2 %j_0_i3 to i64

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="4310" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:85  %akt_addr_6 = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_211

]]></node>
<StgValue><ssdm name="akt_addr_6"/></StgValue>
</operation>

<operation id="4311" st_id="1089" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1822" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv17:86  store float %tmp_241, float* %akt_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4312" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1824" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:88  %F_addr_7 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_211

]]></node>
<StgValue><ssdm name="F_addr_7"/></StgValue>
</operation>

<operation id="4313" st_id="1089" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1825" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv17:89  store float %tmp_269, float* %F_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="4314" st_id="1090" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:32  %neg_i3 = sub i32 0, %p_Val2_23

]]></node>
<StgValue><ssdm name="neg_i3"/></StgValue>
</operation>

<operation id="4315" st_id="1090" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:33  %abscond_i3 = icmp sgt i32 %p_Val2_23, 0

]]></node>
<StgValue><ssdm name="abscond_i3"/></StgValue>
</operation>

<operation id="4316" st_id="1090" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1770" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:34  %abs_i3 = select i1 %abscond_i3, i32 %p_Val2_23, i32 %neg_i3

]]></node>
<StgValue><ssdm name="abs_i3"/></StgValue>
</operation>

<operation id="4317" st_id="1090" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="4318" st_id="1091" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4319" st_id="1091" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="4320" st_id="1092" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4321" st_id="1092" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="4322" st_id="1093" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4323" st_id="1093" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="4324" st_id="1094" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4325" st_id="1094" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="4326" st_id="1095" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4327" st_id="1095" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="4328" st_id="1096" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4329" st_id="1096" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="4330" st_id="1097" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4331" st_id="1097" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="4332" st_id="1098" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:35  %tmp_197 = sitofp i32 %abs_i3 to double

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4333" st_id="1098" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:46  %tmp_201 = fmul double %tmp_200, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="4334" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1783" bw="64" op_0_bw="64">
<![CDATA[
_ifconv17:47  %tmp_197_to_int = bitcast double %tmp_197 to i64

]]></node>
<StgValue><ssdm name="tmp_197_to_int"/></StgValue>
</operation>

<operation id="4335" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv17:48  %tmp_391 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_197_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="4336" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="52" op_0_bw="64">
<![CDATA[
_ifconv17:49  %tmp_393 = trunc i64 %tmp_197_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="4337" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1786" bw="64" op_0_bw="64">
<![CDATA[
_ifconv17:50  %tmp_201_to_int = bitcast double %tmp_201 to i64

]]></node>
<StgValue><ssdm name="tmp_201_to_int"/></StgValue>
</operation>

<operation id="4338" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1787" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv17:51  %tmp_394 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_201_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="4339" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1788" bw="52" op_0_bw="64">
<![CDATA[
_ifconv17:52  %tmp_395 = trunc i64 %tmp_201_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="4340" st_id="1099" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1789" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv17:53  %notlhs20 = icmp ne i11 %tmp_391, -1

]]></node>
<StgValue><ssdm name="notlhs20"/></StgValue>
</operation>

<operation id="4341" st_id="1099" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv17:54  %notrhs20 = icmp eq i52 %tmp_393, 0

]]></node>
<StgValue><ssdm name="notrhs20"/></StgValue>
</operation>

<operation id="4342" st_id="1099" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:55  %tmp_396 = or i1 %notrhs20, %notlhs20

]]></node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="4343" st_id="1099" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv17:56  %notlhs21 = icmp ne i11 %tmp_394, -1

]]></node>
<StgValue><ssdm name="notlhs21"/></StgValue>
</operation>

<operation id="4344" st_id="1099" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv17:57  %notrhs21 = icmp eq i52 %tmp_395, 0

]]></node>
<StgValue><ssdm name="notrhs21"/></StgValue>
</operation>

<operation id="4345" st_id="1099" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:58  %tmp_397 = or i1 %notrhs21, %notlhs21

]]></node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="4346" st_id="1099" stage="4" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:60  %tmp_399 = fcmp olt double %tmp_197, %tmp_201

]]></node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="4347" st_id="1100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:59  %tmp_398 = and i1 %tmp_396, %tmp_397

]]></node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="4348" st_id="1100" stage="3" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:60  %tmp_399 = fcmp olt double %tmp_197, %tmp_201

]]></node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="4349" st_id="1101" stage="2" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:60  %tmp_399 = fcmp olt double %tmp_197, %tmp_201

]]></node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="4350" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1799" bw="19" op_0_bw="2">
<![CDATA[
_ifconv17:63  %tmp_211_cast = zext i2 %j_0_i3 to i19

]]></node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="4351" st_id="1101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1800" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv17:64  %tmp_401 = add i19 %tmp_498_cast, %tmp_211_cast

]]></node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="4352" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="1" op_0_bw="2">
<![CDATA[
_ifconv17:68  %tmp_402 = trunc i2 %j_0_i3 to i1

]]></node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="4353" st_id="1102" stage="1" lat="4">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:60  %tmp_399 = fcmp olt double %tmp_197, %tmp_201

]]></node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="4354" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1801" bw="64" op_0_bw="19">
<![CDATA[
_ifconv17:65  %tmp_510_cast = zext i19 %tmp_401 to i64

]]></node>
<StgValue><ssdm name="tmp_510_cast"/></StgValue>
</operation>

<operation id="4355" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1802" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:66  %back_gauss_addr_11 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_510_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_11"/></StgValue>
</operation>

<operation id="4356" st_id="1102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="1" op_0_bw="18">
<![CDATA[
_ifconv17:67  %back_gauss_load_3 = load i1* %back_gauss_addr_11, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_3"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="4357" st_id="1103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:61  %tmp_400 = and i1 %tmp_398, %tmp_399

]]></node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="4358" st_id="1103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="1" op_0_bw="18">
<![CDATA[
_ifconv17:67  %back_gauss_load_3 = load i1* %back_gauss_addr_11, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_3"/></StgValue>
</operation>

<operation id="4359" st_id="1103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:70  %sel_tmp11 = and i1 %back_gauss_load_3, %tmp_400

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="4360" st_id="1104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:69  %not_j_0_i3_t = xor i1 %tmp_402, true

]]></node>
<StgValue><ssdm name="not_j_0_i3_t"/></StgValue>
</operation>

<operation id="4361" st_id="1104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:71  %sel_tmp12 = and i1 %sel_tmp11, %tmp_402

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="4362" st_id="1104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:72  %M_3_1_6 = or i1 %sel_tmp12, %M_3_1_4

]]></node>
<StgValue><ssdm name="M_3_1_6"/></StgValue>
</operation>

<operation id="4363" st_id="1104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:73  %sel_tmp13 = and i1 %sel_tmp11, %not_j_0_i3_t

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="4364" st_id="1104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:74  %M_3_0_6 = or i1 %sel_tmp13, %M_3_0_4

]]></node>
<StgValue><ssdm name="M_3_0_6"/></StgValue>
</operation>

<operation id="4365" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1826" bw="0" op_0_bw="0">
<![CDATA[
_ifconv17:90  br label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="4366" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1828" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i91:0  %max_val_2 = phi i2 [ %j_13, %_ifconv26 ], [ 0, %24 ]

]]></node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="4367" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i91:1  %min_val_0_i3 = phi i32 [ %min_val_7, %_ifconv26 ], [ 10, %24 ]

]]></node>
<StgValue><ssdm name="min_val_0_i3"/></StgValue>
</operation>

<operation id="4368" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i91:2  %max_val_0_i3 = phi i32 [ %min_val_14, %_ifconv26 ], [ 10, %24 ]

]]></node>
<StgValue><ssdm name="max_val_0_i3"/></StgValue>
</operation>

<operation id="4369" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i91:3  %min_F_0_i3 = phi float [ %min_F_7, %_ifconv26 ], [ 1.000000e+03, %24 ]

]]></node>
<StgValue><ssdm name="min_F_0_i3"/></StgValue>
</operation>

<operation id="4370" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i91:4  %max_F_0_i3 = phi float [ %max_F_9, %_ifconv26 ], [ 0.000000e+00, %24 ]

]]></node>
<StgValue><ssdm name="max_F_0_i3"/></StgValue>
</operation>

<operation id="4371" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="2">
<![CDATA[
.preheader8.i91:5  %max_val_2_cast = zext i2 %max_val_2 to i32

]]></node>
<StgValue><ssdm name="max_val_2_cast"/></StgValue>
</operation>

<operation id="4372" st_id="1105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i91:6  %exitcond5_i3 = icmp eq i2 %max_val_2, -2

]]></node>
<StgValue><ssdm name="exitcond5_i3"/></StgValue>
</operation>

<operation id="4373" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8.i91:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4374" st_id="1105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i91:8  %j_13 = add i2 %max_val_2, 1

]]></node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="4375" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i91:9  br i1 %exitcond5_i3, label %25, label %_ifconv26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4376" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="exitcond5_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="64" op_0_bw="2">
<![CDATA[
_ifconv26:0  %tmp_210 = zext i2 %max_val_2 to i64

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="4377" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="exitcond5_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="1" op_0_bw="2">
<![CDATA[
_ifconv26:1  %tmp_421 = trunc i2 %max_val_2 to i1

]]></node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="4378" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="exitcond5_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv26:3  %F_addr_9 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_210

]]></node>
<StgValue><ssdm name="F_addr_9"/></StgValue>
</operation>

<operation id="4379" st_id="1105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="exitcond5_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="32" op_0_bw="1">
<![CDATA[
_ifconv26:4  %max_F_10 = load float* %F_addr_9, align 4

]]></node>
<StgValue><ssdm name="max_F_10"/></StgValue>
</operation>

<operation id="4380" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond5_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_420 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %max_val_0_i3, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="4381" st_id="1105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond5_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp3 = icmp slt i31 %tmp_420, 1

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="4382" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="exitcond5_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp3, label %26, label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4383" st_id="1105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp><literal name="exitcond5_i3" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_263 = add nsw i32 %min_val_0_i3, %tmp_178_cast

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="4384" st_id="1105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="exitcond5_i3" val="1"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_243 = add nsw i32 %max_val_0_i3, %tmp_178_cast

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="4385" st_id="1106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1843" bw="32" op_0_bw="1">
<![CDATA[
_ifconv26:4  %max_F_10 = load float* %F_addr_9, align 4

]]></node>
<StgValue><ssdm name="max_F_10"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="4386" st_id="1107" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:18  %tmp_429 = fcmp ogt float %max_F_10, %max_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="4387" st_id="1107" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:32  %tmp_435 = fcmp olt float %max_F_10, %min_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="4388" st_id="1108" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:18  %tmp_429 = fcmp ogt float %max_F_10, %max_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="4389" st_id="1108" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:32  %tmp_435 = fcmp olt float %max_F_10, %min_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="4390" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1844" bw="32" op_0_bw="32">
<![CDATA[
_ifconv26:5  %max_F_3_to_int = bitcast float %max_F_10 to i32

]]></node>
<StgValue><ssdm name="max_F_3_to_int"/></StgValue>
</operation>

<operation id="4391" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv26:6  %tmp_422 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="4392" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="23" op_0_bw="32">
<![CDATA[
_ifconv26:7  %tmp_423 = trunc i32 %max_F_3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="4393" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1847" bw="32" op_0_bw="32">
<![CDATA[
_ifconv26:8  %max_F_0_i3_to_int = bitcast float %max_F_0_i3 to i32

]]></node>
<StgValue><ssdm name="max_F_0_i3_to_int"/></StgValue>
</operation>

<operation id="4394" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1848" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv26:9  %tmp_424 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_0_i3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="4395" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="23" op_0_bw="32">
<![CDATA[
_ifconv26:10  %tmp_425 = trunc i32 %max_F_0_i3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="4396" st_id="1109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1850" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv26:11  %notlhs25 = icmp ne i8 %tmp_422, -1

]]></node>
<StgValue><ssdm name="notlhs25"/></StgValue>
</operation>

<operation id="4397" st_id="1109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv26:12  %notrhs25 = icmp eq i23 %tmp_423, 0

]]></node>
<StgValue><ssdm name="notrhs25"/></StgValue>
</operation>

<operation id="4398" st_id="1109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:13  %tmp_426 = or i1 %notrhs25, %notlhs25

]]></node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="4399" st_id="1109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1853" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv26:14  %notlhs26 = icmp ne i8 %tmp_424, -1

]]></node>
<StgValue><ssdm name="notlhs26"/></StgValue>
</operation>

<operation id="4400" st_id="1109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1854" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv26:15  %notrhs26 = icmp eq i23 %tmp_425, 0

]]></node>
<StgValue><ssdm name="notrhs26"/></StgValue>
</operation>

<operation id="4401" st_id="1109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:16  %tmp_427 = or i1 %notrhs26, %notlhs26

]]></node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="4402" st_id="1109" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:18  %tmp_429 = fcmp ogt float %max_F_10, %max_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="4403" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1864" bw="32" op_0_bw="32">
<![CDATA[
_ifconv26:25  %min_F_0_i3_to_int = bitcast float %min_F_0_i3 to i32

]]></node>
<StgValue><ssdm name="min_F_0_i3_to_int"/></StgValue>
</operation>

<operation id="4404" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1865" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv26:26  %tmp_431 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %min_F_0_i3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="4405" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1866" bw="23" op_0_bw="32">
<![CDATA[
_ifconv26:27  %tmp_432 = trunc i32 %min_F_0_i3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="4406" st_id="1109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1867" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv26:28  %notlhs27 = icmp ne i8 %tmp_431, -1

]]></node>
<StgValue><ssdm name="notlhs27"/></StgValue>
</operation>

<operation id="4407" st_id="1109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1868" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv26:29  %notrhs27 = icmp eq i23 %tmp_432, 0

]]></node>
<StgValue><ssdm name="notrhs27"/></StgValue>
</operation>

<operation id="4408" st_id="1109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:30  %tmp_433 = or i1 %notrhs27, %notlhs27

]]></node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="4409" st_id="1109" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:32  %tmp_435 = fcmp olt float %max_F_10, %min_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="4410" st_id="1110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1841" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv26:2  %M_3_load_phi = select i1 %tmp_421, i1 %M_3_1_4, i1 %M_3_0_4

]]></node>
<StgValue><ssdm name="M_3_load_phi"/></StgValue>
</operation>

<operation id="4411" st_id="1110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:17  %tmp_428 = and i1 %tmp_426, %tmp_427

]]></node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="4412" st_id="1110" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:18  %tmp_429 = fcmp ogt float %max_F_10, %max_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="4413" st_id="1110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:19  %tmp_430 = and i1 %tmp_428, %tmp_429

]]></node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="4414" st_id="1110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:31  %tmp_434 = and i1 %tmp_426, %tmp_433

]]></node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4415" st_id="1110" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:32  %tmp_435 = fcmp olt float %max_F_10, %min_F_0_i3

]]></node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="4416" st_id="1110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:33  %tmp_436 = and i1 %tmp_434, %tmp_435

]]></node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="4417" st_id="1111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:20  %sel_tmp15 = and i1 %M_3_load_phi, %tmp_430

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="4418" st_id="1111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3272">
<or_exp><and_exp><literal name="M_3_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:21  %min_val_13 = select i1 %sel_tmp15, i32 %max_val_2_cast, i32 %max_val_0_i3

]]></node>
<StgValue><ssdm name="min_val_13"/></StgValue>
</operation>

<operation id="4419" st_id="1111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1861" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:22  %min_val_14 = select i1 %M_3_load_phi, i32 %min_val_13, i32 %max_val_0_i3

]]></node>
<StgValue><ssdm name="min_val_14"/></StgValue>
</operation>

<operation id="4420" st_id="1111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3273">
<or_exp><and_exp><literal name="M_3_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:23  %max_F_8 = select i1 %sel_tmp15, float %max_F_10, float %max_F_0_i3

]]></node>
<StgValue><ssdm name="max_F_8"/></StgValue>
</operation>

<operation id="4421" st_id="1111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:24  %max_F_9 = select i1 %M_3_load_phi, float %max_F_8, float %max_F_0_i3

]]></node>
<StgValue><ssdm name="max_F_9"/></StgValue>
</operation>

<operation id="4422" st_id="1111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1873" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:34  %min_val_7 = select i1 %tmp_436, i32 %max_val_2_cast, i32 %min_val_0_i3

]]></node>
<StgValue><ssdm name="min_val_7"/></StgValue>
</operation>

<operation id="4423" st_id="1111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:35  %min_F_7 = select i1 %tmp_436, float %max_F_10, float %min_F_0_i3

]]></node>
<StgValue><ssdm name="min_F_7"/></StgValue>
</operation>

<operation id="4424" st_id="1111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="0" op_0_bw="0">
<![CDATA[
_ifconv26:36  br label %.preheader8.i91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="4425" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1882" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_264_cast = sext i32 %tmp_263 to i33

]]></node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="4426" st_id="1112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1883" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum42 = add i33 %tmp_5_cast, %tmp_264_cast

]]></node>
<StgValue><ssdm name="parameters7_sum42"/></StgValue>
</operation>

<operation id="4427" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1884" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum45_cast = sext i33 %parameters7_sum42 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum45_cast"/></StgValue>
</operation>

<operation id="4428" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1885" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_40 = getelementptr float* %gmem_offset1, i64 %parameters7_sum45_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_40"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="4429" st_id="1113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_40_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_40, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_40_req"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="4430" st_id="1114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_40, float %tmp_177, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">

<operation id="4431" st_id="1115" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_40)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_40_resp"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1116">

<operation id="4432" st_id="1116" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_40)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_40_resp"/></StgValue>
</operation>

<operation id="4433" st_id="1116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_265 = add i32 %min_val_0_i3, %tmp_179_cast

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="4434" st_id="1117" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_40)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_40_resp"/></StgValue>
</operation>

<operation id="4435" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1891" bw="33" op_0_bw="32">
<![CDATA[
:10  %tmp_266_cast = sext i32 %tmp_265 to i33

]]></node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="4436" st_id="1117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11  %parameters7_sum43 = add i33 %tmp_5_cast, %tmp_266_cast

]]></node>
<StgValue><ssdm name="parameters7_sum43"/></StgValue>
</operation>

<operation id="4437" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="64" op_0_bw="33">
<![CDATA[
:12  %parameters7_sum46_cast = sext i33 %parameters7_sum43 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum46_cast"/></StgValue>
</operation>

<operation id="4438" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1894" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %gmem_offset1_addr_41 = getelementptr float* %gmem_offset1, i64 %parameters7_sum46_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_41"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="4439" st_id="1118" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_40)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_40_resp"/></StgValue>
</operation>

<operation id="4440" st_id="1118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %gmem_offset1_addr_41_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_41, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_41_req"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="4441" st_id="1119" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_40)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_40_resp"/></StgValue>
</operation>

<operation id="4442" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1889" bw="32" op_0_bw="32">
<![CDATA[
:8  %vinit_load_3 = load float* @vinit, align 4

]]></node>
<StgValue><ssdm name="vinit_load_3"/></StgValue>
</operation>

<operation id="4443" st_id="1119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1896" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_41, float %vinit_load_3, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="4444" st_id="1120" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_41)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="4445" st_id="1121" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_41)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="4446" st_id="1122" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_41)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="4447" st_id="1123" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_41)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_41_resp"/></StgValue>
</operation>

<operation id="4448" st_id="1123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1898" bw="19" op_0_bw="32">
<![CDATA[
:17  %tmp_448 = trunc i32 %min_val_0_i3 to i19

]]></node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="4449" st_id="1123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %tmp_453 = add i19 %tmp_448, %tmp_498_cast

]]></node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="4450" st_id="1124" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:16  %gmem_offset1_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_41)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_41_resp"/></StgValue>
</operation>

<operation id="4451" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="64" op_0_bw="19">
<![CDATA[
:19  %tmp_514_cast = sext i19 %tmp_453 to i64

]]></node>
<StgValue><ssdm name="tmp_514_cast"/></StgValue>
</operation>

<operation id="4452" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %matchsum_addr_11 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_514_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_11"/></StgValue>
</operation>

<operation id="4453" st_id="1124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1902" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:21  store i8 1, i8* %matchsum_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4454" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1903" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge14.i105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="4455" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2">
<![CDATA[
._crit_edge14.i105:0  %j3_0_i3 = phi i2 [ 0, %30 ], [ %j_16, %32 ], [ %j_16, %31 ]

]]></node>
<StgValue><ssdm name="j3_0_i3"/></StgValue>
</operation>

<operation id="4456" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge14.i105:1  %matchsumtot_0_i3 = phi float [ 0.000000e+00, %30 ], [ %matchsumtot_3, %32 ], [ %matchsumtot_0_i3, %31 ]

]]></node>
<StgValue><ssdm name="matchsumtot_0_i3"/></StgValue>
</operation>

<operation id="4457" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1907" bw="21" op_0_bw="2">
<![CDATA[
._crit_edge14.i105:2  %j3_0_i3_cast = zext i2 %j3_0_i3 to i21

]]></node>
<StgValue><ssdm name="j3_0_i3_cast"/></StgValue>
</operation>

<operation id="4458" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1908" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge14.i105:3  %j3_0_i3_cast1 = zext i2 %j3_0_i3 to i32

]]></node>
<StgValue><ssdm name="j3_0_i3_cast1"/></StgValue>
</operation>

<operation id="4459" st_id="1125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1909" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i105:4  %exitcond3_i3 = icmp eq i2 %j3_0_i3, -2

]]></node>
<StgValue><ssdm name="exitcond3_i3"/></StgValue>
</operation>

<operation id="4460" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1910" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge14.i105:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4461" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge14.i105:6  %j_16 = add i2 %j3_0_i3, 1

]]></node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="4462" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.i105:7  br i1 %exitcond3_i3, label %33, label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4463" st_id="1125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp><literal name="exitcond3_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_281 = icmp eq i32 %j3_0_i3_cast1, %min_val_0_i3

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4464" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp><literal name="exitcond3_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_281, label %._crit_edge14.i105, label %32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4465" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp><literal name="exitcond3_i3" val="0"/>
<literal name="tmp_281" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_302 = add i21 %j3_0_i3_cast, %tmp_181

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="4466" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp><literal name="exitcond3_i3" val="0"/>
<literal name="tmp_281" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="19" op_0_bw="2">
<![CDATA[
:13  %tmp_305_cast = zext i2 %j3_0_i3 to i19

]]></node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="4467" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp><literal name="exitcond3_i3" val="0"/>
<literal name="tmp_281" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_486 = add i19 %tmp_498_cast, %tmp_305_cast

]]></node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="4468" st_id="1125" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond3_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1946" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_450 = fcmp oeq float %matchsumtot_0_i3, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="4469" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="32" op_0_bw="21">
<![CDATA[
:1  %tmp_302_cast = sext i21 %tmp_302 to i32

]]></node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="4470" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1919" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_303_cast = zext i32 %tmp_302_cast to i33

]]></node>
<StgValue><ssdm name="tmp_303_cast"/></StgValue>
</operation>

<operation id="4471" st_id="1126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1920" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum47 = add i33 %tmp_303_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum47"/></StgValue>
</operation>

<operation id="4472" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1921" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum50_cast = zext i33 %parameters7_sum47 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum50_cast"/></StgValue>
</operation>

<operation id="4473" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_49 = getelementptr float* %gmem_offset1, i64 %parameters7_sum50_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49"/></StgValue>
</operation>

<operation id="4474" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1932" bw="64" op_0_bw="19">
<![CDATA[
:15  %tmp_516_cast = zext i19 %tmp_486 to i64

]]></node>
<StgValue><ssdm name="tmp_516_cast"/></StgValue>
</operation>

<operation id="4475" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1933" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %matchsum_addr_13 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_516_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_13"/></StgValue>
</operation>

<operation id="4476" st_id="1126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_7 = load i8* %matchsum_addr_13, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_7"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="4477" st_id="1127" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_33_req"/></StgValue>
</operation>

<operation id="4478" st_id="1127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="8" op_0_bw="18">
<![CDATA[
:17  %matchsum_load_7 = load i8* %matchsum_addr_13, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_7"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="4479" st_id="1128" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_33_req"/></StgValue>
</operation>

<operation id="4480" st_id="1128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="8">
<![CDATA[
:18  %tmp_306 = zext i8 %matchsum_load_7 to i32

]]></node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="4481" st_id="1128" stage="8" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="4482" st_id="1129" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_33_req"/></StgValue>
</operation>

<operation id="4483" st_id="1129" stage="7" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="4484" st_id="1130" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_33_req"/></StgValue>
</operation>

<operation id="4485" st_id="1130" stage="6" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="4486" st_id="1131" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_33_req"/></StgValue>
</operation>

<operation id="4487" st_id="1131" stage="5" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="4488" st_id="1132" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_33_req"/></StgValue>
</operation>

<operation id="4489" st_id="1132" stage="4" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="4490" st_id="1133" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_33_req"/></StgValue>
</operation>

<operation id="4491" st_id="1133" stage="3" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="4492" st_id="1134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_49_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_49)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49_read"/></StgValue>
</operation>

<operation id="4493" st_id="1134" stage="2" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="4494" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1925" bw="32" op_0_bw="32">
<![CDATA[
:8  %alpha_w_load_11 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_11"/></StgValue>
</operation>

<operation id="4495" st_id="1135" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4496" st_id="1135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %gmem_offset1_addr_49_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_49, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49_req"/></StgValue>
</operation>

<operation id="4497" st_id="1135" stage="1" lat="8">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_307 = sitofp i32 %tmp_306 to float

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="4498" st_id="1136" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4499" st_id="1136" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="4500" st_id="1137" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4501" st_id="1137" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="4502" st_id="1138" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4503" st_id="1138" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="4504" st_id="1139" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4505" st_id="1139" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="4506" st_id="1140" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4507" st_id="1140" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="4508" st_id="1141" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4509" st_id="1141" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="4510" st_id="1142" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4511" st_id="1142" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="4512" st_id="1143" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_304 = fsub float %gmem_offset1_addr_49_read, %alpha_w_load_11

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4513" st_id="1143" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">

<operation id="4514" st_id="1144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1928" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:11  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_49, float %tmp_304, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4515" st_id="1144" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %matchsumtot_3 = fadd float %matchsumtot_0_i3, %tmp_307

]]></node>
<StgValue><ssdm name="matchsumtot_3"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1145">

<operation id="4516" st_id="1145" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_49_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_49)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1146">

<operation id="4517" st_id="1146" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_49_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_49)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="4518" st_id="1147" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_49_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_49)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="4519" st_id="1148" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_49_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_49)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49_resp"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="4520" st_id="1149" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %gmem_offset1_addr_49_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_49)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_49_resp"/></StgValue>
</operation>

<operation id="4521" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1938" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %._crit_edge14.i105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="4522" st_id="1150" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_450 = fcmp oeq float %matchsumtot_0_i3, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="4523" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="32">
<![CDATA[
:0  %matchsumtot_0_i3_to_int = bitcast float %matchsumtot_0_i3 to i32

]]></node>
<StgValue><ssdm name="matchsumtot_0_i3_to_int"/></StgValue>
</operation>

<operation id="4524" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_447 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_0_i3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="4525" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1942" bw="23" op_0_bw="32">
<![CDATA[
:2  %tmp_462 = trunc i32 %matchsumtot_0_i3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="4526" st_id="1151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %notlhs29 = icmp ne i8 %tmp_447, -1

]]></node>
<StgValue><ssdm name="notlhs29"/></StgValue>
</operation>

<operation id="4527" st_id="1151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1944" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %notrhs29 = icmp eq i23 %tmp_462, 0

]]></node>
<StgValue><ssdm name="notrhs29"/></StgValue>
</operation>

<operation id="4528" st_id="1151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_449 = or i1 %notrhs29, %notlhs29

]]></node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="4529" st_id="1151" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_450 = fcmp oeq float %matchsumtot_0_i3, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="4530" st_id="1152" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_450 = fcmp oeq float %matchsumtot_0_i3, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="4531" st_id="1152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_451 = and i1 %tmp_449, %tmp_450

]]></node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="4532" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_451, label %35, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4533" st_id="1152" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp><literal name="tmp_451" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4534" st_id="1152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_300 = add i32 %tmp_181_cast, %min_val_0_i3

]]></node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="4535" st_id="1153" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="4536" st_id="1154" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1155">

<operation id="4537" st_id="1155" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1156">

<operation id="4538" st_id="1156" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1157">

<operation id="4539" st_id="1157" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1158">

<operation id="4540" st_id="1158" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1159">

<operation id="4541" st_id="1159" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1160">

<operation id="4542" st_id="1160" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1161">

<operation id="4543" st_id="1161" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1162">

<operation id="4544" st_id="1162" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1163">

<operation id="4545" st_id="1163" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1164">

<operation id="4546" st_id="1164" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1165">

<operation id="4547" st_id="1165" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1166">

<operation id="4548" st_id="1166" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1167">

<operation id="4549" st_id="1167" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1168">

<operation id="4550" st_id="1168" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1169">

<operation id="4551" st_id="1169" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1170">

<operation id="4552" st_id="1170" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1171">

<operation id="4553" st_id="1171" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1172">

<operation id="4554" st_id="1172" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1173">

<operation id="4555" st_id="1173" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1174">

<operation id="4556" st_id="1174" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1175">

<operation id="4557" st_id="1175" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1176">

<operation id="4558" st_id="1176" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1177">

<operation id="4559" st_id="1177" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1178">

<operation id="4560" st_id="1178" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1179">

<operation id="4561" st_id="1179" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4562" st_id="1179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_298 = add i32 %tmp_181_cast, %min_val_0_i3

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1180">

<operation id="4563" st_id="1180" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4564" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1952" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_299_cast = sext i32 %tmp_298 to i33

]]></node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="4565" st_id="1180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum46 = add i33 %tmp_299_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum46"/></StgValue>
</operation>

<operation id="4566" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1954" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum49_cast = sext i33 %parameters7_sum46 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum49_cast"/></StgValue>
</operation>

<operation id="4567" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1955" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_48 = getelementptr float* %gmem_offset1, i64 %parameters7_sum49_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_48"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1181">

<operation id="4568" st_id="1181" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_296 = fdiv float 1.000000e+00, %matchsumtot_0_i3

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4569" st_id="1181" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1956" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_48_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_48, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_48_req"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1182">

<operation id="4570" st_id="1182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1957" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_48, float %tmp_296, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1183" st_id="1183">

<operation id="4571" st_id="1183" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_48_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_48)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1184">

<operation id="4572" st_id="1184" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_48_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_48)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1185">

<operation id="4573" st_id="1185" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_48_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_48)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1186">

<operation id="4574" st_id="1186" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_48_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_48)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_48_resp"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1187">

<operation id="4575" st_id="1187" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_451" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:8  %gmem_offset1_addr_48_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_48)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_48_resp"/></StgValue>
</operation>

<operation id="4576" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_451" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1959" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %EM_ALGO.exit127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4577" st_id="1187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
EM_ALGO.exit127:0  %out_frame5_sum5 = add i33 %tmp_9_cast, %tmp_180_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum5"/></StgValue>
</operation>

<operation id="4578" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="64" op_0_bw="33">
<![CDATA[
EM_ALGO.exit127:1  %out_frame5_sum5_cast = sext i33 %out_frame5_sum5 to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum5_cast"/></StgValue>
</operation>

<operation id="4579" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1973" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
EM_ALGO.exit127:2  %gmem_offset_addr_5 = getelementptr i8* %gmem_offset, i64 %out_frame5_sum5_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr_5"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1188">

<operation id="4580" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1962" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_301_cast = sext i32 %tmp_300 to i33

]]></node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="4581" st_id="1188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1963" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum45 = add i33 %tmp_301_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum45"/></StgValue>
</operation>

<operation id="4582" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum48_cast = sext i33 %parameters7_sum45 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum48_cast"/></StgValue>
</operation>

<operation id="4583" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_47 = getelementptr float* %gmem_offset1, i64 %parameters7_sum48_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_47"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1189">

<operation id="4584" st_id="1189" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_addr_47_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_47, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_47_req"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1190">

<operation id="4585" st_id="1190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1967" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_47, float 0x3FC99999A0000000, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1191" st_id="1191">

<operation id="4586" st_id="1191" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_47_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_47)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1192">

<operation id="4587" st_id="1192" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_47_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_47)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1193">

<operation id="4588" st_id="1193" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_47_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_47)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1194">

<operation id="4589" st_id="1194" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_47_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_47)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_47_resp"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1195">

<operation id="4590" st_id="1195" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_47_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_47)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_47_resp"/></StgValue>
</operation>

<operation id="4591" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1969" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %EM_ALGO.exit127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1196" st_id="1196">

<operation id="4592" st_id="1196" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
EM_ALGO.exit127:3  %gmem_offset_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_5_req"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1197">

<operation id="4593" st_id="1197" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1975" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
EM_ALGO.exit127:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr_5, i8 -1, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1198" st_id="1198">

<operation id="4594" st_id="1198" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit127:5  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_5)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1199">

<operation id="4595" st_id="1199" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit127:5  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_5)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1200">

<operation id="4596" st_id="1200" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit127:5  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_5)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1201">

<operation id="4597" st_id="1201" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit127:5  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_5)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1202">

<operation id="4598" st_id="1202" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
EM_ALGO.exit127:5  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_5)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_5_resp"/></StgValue>
</operation>

<operation id="4599" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="0" op_0_bw="0">
<![CDATA[
EM_ALGO.exit127:6  br label %.preheader6.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1203" st_id="1203">

<operation id="4600" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1980" bw="33" op_0_bw="32">
<![CDATA[
:1  %tmp_244_cast = sext i32 %tmp_243 to i33

]]></node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="4601" st_id="1203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %parameters7_sum39 = add i33 %tmp_5_cast, %tmp_244_cast

]]></node>
<StgValue><ssdm name="parameters7_sum39"/></StgValue>
</operation>

<operation id="4602" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1982" bw="64" op_0_bw="33">
<![CDATA[
:3  %parameters7_sum42_cast = sext i33 %parameters7_sum39 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum42_cast"/></StgValue>
</operation>

<operation id="4603" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_offset1_addr_37 = getelementptr float* %gmem_offset1, i64 %parameters7_sum42_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1204">

<operation id="4604" st_id="1204" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_27_req"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1205">

<operation id="4605" st_id="1205" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_27_req"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1206">

<operation id="4606" st_id="1206" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_27_req"/></StgValue>
</operation>
</state>

<state id="1207" st_id="1207">

<operation id="4607" st_id="1207" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_27_req"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1208">

<operation id="4608" st_id="1208" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_27_req"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1209">

<operation id="4609" st_id="1209" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_27_req"/></StgValue>
</operation>
</state>

<state id="1210" st_id="1210">

<operation id="4610" st_id="1210" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_offset1_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_27_req"/></StgValue>
</operation>
</state>

<state id="1211" st_id="1211">

<operation id="4611" st_id="1211" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %gmem_offset1_addr_37_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_37)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37_read"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1212">

<operation id="4612" st_id="1212" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="4613" st_id="1212" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1996" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %gmem_offset1_addr_37_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_37, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37_req"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1213">

<operation id="4614" st_id="1213" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1214">

<operation id="4615" st_id="1214" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1215">

<operation id="4616" st_id="1215" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1216" st_id="1216">

<operation id="4617" st_id="1216" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1217">

<operation id="4618" st_id="1217" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1218">

<operation id="4619" st_id="1218" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1219">

<operation id="4620" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1986" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_245 = sext i32 %max_val_0_i3 to i64

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="4621" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1991" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %akt_addr_7 = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_245

]]></node>
<StgValue><ssdm name="akt_addr_7"/></StgValue>
</operation>

<operation id="4622" st_id="1219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1992" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load_3 = load float* %akt_addr_7, align 4

]]></node>
<StgValue><ssdm name="akt_load_3"/></StgValue>
</operation>

<operation id="4623" st_id="1219" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1220">

<operation id="4624" st_id="1220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1992" bw="32" op_0_bw="1">
<![CDATA[
:13  %akt_load_3 = load float* %akt_addr_7, align 4

]]></node>
<StgValue><ssdm name="akt_load_3"/></StgValue>
</operation>

<operation id="4625" st_id="1220" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_246 = fsub float %tmp_177, %gmem_offset1_addr_37_read

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1221">

<operation id="4626" st_id="1221" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_247 = fmul float %akt_load_3, %tmp_246

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1222">

<operation id="4627" st_id="1222" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_247 = fmul float %akt_load_3, %tmp_246

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1223">

<operation id="4628" st_id="1223" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_247 = fmul float %akt_load_3, %tmp_246

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1224">

<operation id="4629" st_id="1224" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_247 = fmul float %akt_load_3, %tmp_246

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="1225" st_id="1225">

<operation id="4630" st_id="1225" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_247 = fmul float %akt_load_3, %tmp_246

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1226">

<operation id="4631" st_id="1226" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1227">

<operation id="4632" st_id="1227" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1228">

<operation id="4633" st_id="1228" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1229">

<operation id="4634" st_id="1229" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1230">

<operation id="4635" st_id="1230" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1231">

<operation id="4636" st_id="1231" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1232">

<operation id="4637" st_id="1232" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1233">

<operation id="4638" st_id="1233" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1234" st_id="1234">

<operation id="4639" st_id="1234" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_248 = fadd float %gmem_offset1_addr_37_read, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1235">

<operation id="4640" st_id="1235" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1997" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:18  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_37, float %tmp_248, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4641" st_id="1235" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1236">

<operation id="4642" st_id="1236" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_37)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37_resp"/></StgValue>
</operation>

<operation id="4643" st_id="1236" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1237">

<operation id="4644" st_id="1237" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_37)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37_resp"/></StgValue>
</operation>

<operation id="4645" st_id="1237" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1238">

<operation id="4646" st_id="1238" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_37)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37_resp"/></StgValue>
</operation>

<operation id="4647" st_id="1238" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1239">

<operation id="4648" st_id="1239" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_37)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37_resp"/></StgValue>
</operation>

<operation id="4649" st_id="1239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_249 = add i32 %max_val_0_i3, %tmp_179_cast

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="4650" st_id="1239" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1240">

<operation id="4651" st_id="1240" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:19  %gmem_offset1_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_37)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_37_resp"/></StgValue>
</operation>

<operation id="4652" st_id="1240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="33" op_0_bw="32">
<![CDATA[
:21  %tmp_250_cast = sext i32 %tmp_249 to i33

]]></node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="4653" st_id="1240" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:22  %parameters7_sum40 = add i33 %tmp_5_cast, %tmp_250_cast

]]></node>
<StgValue><ssdm name="parameters7_sum40"/></StgValue>
</operation>

<operation id="4654" st_id="1240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="64" op_0_bw="33">
<![CDATA[
:23  %parameters7_sum43_cast = sext i33 %parameters7_sum40 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum43_cast"/></StgValue>
</operation>

<operation id="4655" st_id="1240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2003" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:24  %gmem_offset1_addr_38 = getelementptr float* %gmem_offset1, i64 %parameters7_sum43_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38"/></StgValue>
</operation>

<operation id="4656" st_id="1240" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1241">

<operation id="4657" st_id="1241" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_28_req"/></StgValue>
</operation>

<operation id="4658" st_id="1241" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1242">

<operation id="4659" st_id="1242" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_28_req"/></StgValue>
</operation>

<operation id="4660" st_id="1242" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1243" st_id="1243">

<operation id="4661" st_id="1243" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_28_req"/></StgValue>
</operation>

<operation id="4662" st_id="1243" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_251 = fsub float %tmp_177, %tmp_248

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1244">

<operation id="4663" st_id="1244" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_28_req"/></StgValue>
</operation>

<operation id="4664" st_id="1244" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_252 = fmul float %tmp_251, %tmp_251

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1245">

<operation id="4665" st_id="1245" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_28_req"/></StgValue>
</operation>

<operation id="4666" st_id="1245" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_252 = fmul float %tmp_251, %tmp_251

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1246">

<operation id="4667" st_id="1246" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_28_req"/></StgValue>
</operation>

<operation id="4668" st_id="1246" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_252 = fmul float %tmp_251, %tmp_251

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1247">

<operation id="4669" st_id="1247" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %gmem_offset1_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_28_req"/></StgValue>
</operation>

<operation id="4670" st_id="1247" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_252 = fmul float %tmp_251, %tmp_251

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1248">

<operation id="4671" st_id="1248" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %gmem_offset1_addr_38_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_38)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38_read"/></StgValue>
</operation>

<operation id="4672" st_id="1248" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_252 = fmul float %tmp_251, %tmp_251

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1249">

<operation id="4673" st_id="1249" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="4674" st_id="1249" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %gmem_offset1_addr_38_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_38, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38_req"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1250">

<operation id="4675" st_id="1250" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1251">

<operation id="4676" st_id="1251" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1252" st_id="1252">

<operation id="4677" st_id="1252" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1253">

<operation id="4678" st_id="1253" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1254">

<operation id="4679" st_id="1254" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1255">

<operation id="4680" st_id="1255" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1256">

<operation id="4681" st_id="1256" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1257">

<operation id="4682" st_id="1257" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_253 = fsub float %tmp_252, %gmem_offset1_addr_38_read

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1258">

<operation id="4683" st_id="1258" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_254 = fmul float %akt_load_3, %tmp_253

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1259">

<operation id="4684" st_id="1259" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_254 = fmul float %akt_load_3, %tmp_253

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1260">

<operation id="4685" st_id="1260" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_254 = fmul float %akt_load_3, %tmp_253

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="1261" st_id="1261">

<operation id="4686" st_id="1261" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_254 = fmul float %akt_load_3, %tmp_253

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1262">

<operation id="4687" st_id="1262" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_254 = fmul float %akt_load_3, %tmp_253

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1263">

<operation id="4688" st_id="1263" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1264">

<operation id="4689" st_id="1264" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1265">

<operation id="4690" st_id="1265" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1266">

<operation id="4691" st_id="1266" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1267">

<operation id="4692" st_id="1267" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1268">

<operation id="4693" st_id="1268" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1269">

<operation id="4694" st_id="1269" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1270" st_id="1270">

<operation id="4695" st_id="1270" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1271">

<operation id="4696" st_id="1271" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_255 = fadd float %gmem_offset1_addr_38_read, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1272">

<operation id="4697" st_id="1272" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:33  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_38, float %tmp_255, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1273" st_id="1273">

<operation id="4698" st_id="1273" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_38)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="1274" st_id="1274">

<operation id="4699" st_id="1274" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_38)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="1275" st_id="1275">

<operation id="4700" st_id="1275" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_38)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="1276" st_id="1276">

<operation id="4701" st_id="1276" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_38)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38_resp"/></StgValue>
</operation>

<operation id="4702" st_id="1276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_256 = add i32 %max_val_0_i3, %tmp_181_cast

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>
</state>

<state id="1277" st_id="1277">

<operation id="4703" st_id="1277" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:34  %gmem_offset1_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_38)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_38_resp"/></StgValue>
</operation>

<operation id="4704" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2015" bw="33" op_0_bw="32">
<![CDATA[
:36  %tmp_257_cast = sext i32 %tmp_256 to i33

]]></node>
<StgValue><ssdm name="tmp_257_cast"/></StgValue>
</operation>

<operation id="4705" st_id="1277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:37  %parameters7_sum41 = add i33 %tmp_5_cast, %tmp_257_cast

]]></node>
<StgValue><ssdm name="parameters7_sum41"/></StgValue>
</operation>

<operation id="4706" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2017" bw="64" op_0_bw="33">
<![CDATA[
:38  %parameters7_sum44_cast = sext i33 %parameters7_sum41 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum44_cast"/></StgValue>
</operation>

<operation id="4707" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:39  %gmem_offset1_addr_39 = getelementptr float* %gmem_offset1, i64 %parameters7_sum44_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39"/></StgValue>
</operation>
</state>

<state id="1278" st_id="1278">

<operation id="4708" st_id="1278" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_29_req"/></StgValue>
</operation>
</state>

<state id="1279" st_id="1279">

<operation id="4709" st_id="1279" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_29_req"/></StgValue>
</operation>
</state>

<state id="1280" st_id="1280">

<operation id="4710" st_id="1280" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_29_req"/></StgValue>
</operation>
</state>

<state id="1281" st_id="1281">

<operation id="4711" st_id="1281" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_29_req"/></StgValue>
</operation>
</state>

<state id="1282" st_id="1282">

<operation id="4712" st_id="1282" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_29_req"/></StgValue>
</operation>
</state>

<state id="1283" st_id="1283">

<operation id="4713" st_id="1283" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_29_req"/></StgValue>
</operation>
</state>

<state id="1284" st_id="1284">

<operation id="4714" st_id="1284" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %gmem_offset1_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_29_req"/></StgValue>
</operation>
</state>

<state id="1285" st_id="1285">

<operation id="4715" st_id="1285" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %gmem_offset1_addr_39_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_39)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39_read"/></StgValue>
</operation>
</state>

<state id="1286" st_id="1286">

<operation id="4716" st_id="1286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2021" bw="32" op_0_bw="32">
<![CDATA[
:42  %alpha_w_load_8 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_8"/></StgValue>
</operation>

<operation id="4717" st_id="1286" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_258 = fmul float %alpha_w_load_8, %gmem_offset1_addr_39_read

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="4718" st_id="1286" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %gmem_offset1_addr_39_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_39, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39_req"/></StgValue>
</operation>
</state>

<state id="1287" st_id="1287">

<operation id="4719" st_id="1287" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_258 = fmul float %alpha_w_load_8, %gmem_offset1_addr_39_read

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>
</state>

<state id="1288" st_id="1288">

<operation id="4720" st_id="1288" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_258 = fmul float %alpha_w_load_8, %gmem_offset1_addr_39_read

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>
</state>

<state id="1289" st_id="1289">

<operation id="4721" st_id="1289" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_258 = fmul float %alpha_w_load_8, %gmem_offset1_addr_39_read

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>
</state>

<state id="1290" st_id="1290">

<operation id="4722" st_id="1290" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_258 = fmul float %alpha_w_load_8, %gmem_offset1_addr_39_read

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>
</state>

<state id="1291" st_id="1291">

<operation id="4723" st_id="1291" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1292" st_id="1292">

<operation id="4724" st_id="1292" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1293" st_id="1293">

<operation id="4725" st_id="1293" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1294" st_id="1294">

<operation id="4726" st_id="1294" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1295" st_id="1295">

<operation id="4727" st_id="1295" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1296" st_id="1296">

<operation id="4728" st_id="1296" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1297" st_id="1297">

<operation id="4729" st_id="1297" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1298" st_id="1298">

<operation id="4730" st_id="1298" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1299" st_id="1299">

<operation id="4731" st_id="1299" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_259 = fsub float %gmem_offset1_addr_39_read, %tmp_258

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="1300" st_id="1300">

<operation id="4732" st_id="1300" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1301" st_id="1301">

<operation id="4733" st_id="1301" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1302" st_id="1302">

<operation id="4734" st_id="1302" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1303" st_id="1303">

<operation id="4735" st_id="1303" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1304" st_id="1304">

<operation id="4736" st_id="1304" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1305" st_id="1305">

<operation id="4737" st_id="1305" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1306" st_id="1306">

<operation id="4738" st_id="1306" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1307" st_id="1307">

<operation id="4739" st_id="1307" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1308" st_id="1308">

<operation id="4740" st_id="1308" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_260 = fadd float %tmp_259, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="1309" st_id="1309">

<operation id="4741" st_id="1309" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2026" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:47  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_39, float %tmp_260, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1310" st_id="1310">

<operation id="4742" st_id="1310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1987" bw="19" op_0_bw="32">
<![CDATA[
:8  %tmp_443 = trunc i32 %max_val_0_i3 to i19

]]></node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="4743" st_id="1310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1988" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9  %tmp_444 = add i19 %tmp_443, %tmp_498_cast

]]></node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="4744" st_id="1310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="64" op_0_bw="19">
<![CDATA[
:10  %tmp_513_cast = sext i19 %tmp_444 to i64

]]></node>
<StgValue><ssdm name="tmp_513_cast"/></StgValue>
</operation>

<operation id="4745" st_id="1310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %matchsum_addr_10 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_513_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_10"/></StgValue>
</operation>

<operation id="4746" st_id="1310" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_39)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39_resp"/></StgValue>
</operation>
</state>

<state id="1311" st_id="1311">

<operation id="4747" st_id="1311" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_39)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39_resp"/></StgValue>
</operation>

<operation id="4748" st_id="1311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2028" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load_5 = load i8* %matchsum_addr_10, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_5"/></StgValue>
</operation>
</state>

<state id="1312" st_id="1312">

<operation id="4749" st_id="1312" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_39)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39_resp"/></StgValue>
</operation>

<operation id="4750" st_id="1312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2028" bw="8" op_0_bw="18">
<![CDATA[
:49  %matchsum_load_5 = load i8* %matchsum_addr_10, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_5"/></StgValue>
</operation>
</state>

<state id="1313" st_id="1313">

<operation id="4751" st_id="1313" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_39)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39_resp"/></StgValue>
</operation>

<operation id="4752" st_id="1313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2029" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %tmp_261 = add i8 1, %matchsum_load_5

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>
</state>

<state id="1314" st_id="1314">

<operation id="4753" st_id="1314" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:48  %gmem_offset1_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_39)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_39_resp"/></StgValue>
</operation>

<operation id="4754" st_id="1314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2030" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:51  store i8 %tmp_261, i8* %matchsum_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4755" st_id="1314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1315" st_id="1315">

<operation id="4756" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2033" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j2_0_i3 = phi i2 [ 0, %26 ], [ %j_15, %._crit_edge13.i100 ]

]]></node>
<StgValue><ssdm name="j2_0_i3"/></StgValue>
</operation>

<operation id="4757" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2034" bw="21" op_0_bw="2">
<![CDATA[
:1  %j2_0_i3_cast = zext i2 %j2_0_i3 to i21

]]></node>
<StgValue><ssdm name="j2_0_i3_cast"/></StgValue>
</operation>

<operation id="4758" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2035" bw="32" op_0_bw="2">
<![CDATA[
:2  %j2_0_i3_cast1 = zext i2 %j2_0_i3 to i32

]]></node>
<StgValue><ssdm name="j2_0_i3_cast1"/></StgValue>
</operation>

<operation id="4759" st_id="1315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2036" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond4_i3 = icmp eq i2 %j2_0_i3, -2

]]></node>
<StgValue><ssdm name="exitcond4_i3"/></StgValue>
</operation>

<operation id="4760" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4761" st_id="1315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2038" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %j_15 = add i2 %j2_0_i3, 1

]]></node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="4762" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond4_i3, label %.preheader7.i108, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4763" st_id="1315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp><literal name="exitcond4_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2041" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_279 = icmp eq i32 %j2_0_i3_cast1, %max_val_0_i3

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4764" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp><literal name="exitcond4_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2042" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_279, label %._crit_edge13.i100, label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4765" st_id="1315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp><and_exp><literal name="exitcond4_i3" val="0"/>
<literal name="tmp_279" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2044" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_293 = add i21 %j2_0_i3_cast, %tmp_181

]]></node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>
</state>

<state id="1316" st_id="1316">

<operation id="4766" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2045" bw="32" op_0_bw="21">
<![CDATA[
:1  %tmp_293_cast = sext i21 %tmp_293 to i32

]]></node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="4767" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2046" bw="33" op_0_bw="32">
<![CDATA[
:2  %tmp_294_cast = zext i32 %tmp_293_cast to i33

]]></node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="4768" st_id="1316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2047" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %parameters7_sum44 = add i33 %tmp_294_cast, %tmp_5_cast

]]></node>
<StgValue><ssdm name="parameters7_sum44"/></StgValue>
</operation>

<operation id="4769" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="64" op_0_bw="33">
<![CDATA[
:4  %parameters7_sum47_cast = zext i33 %parameters7_sum44 to i64

]]></node>
<StgValue><ssdm name="parameters7_sum47_cast"/></StgValue>
</operation>

<operation id="4770" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_offset1_addr_46 = getelementptr float* %gmem_offset1, i64 %parameters7_sum47_cast

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46"/></StgValue>
</operation>
</state>

<state id="1317" st_id="1317">

<operation id="4771" st_id="1317" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_32_req"/></StgValue>
</operation>
</state>

<state id="1318" st_id="1318">

<operation id="4772" st_id="1318" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_32_req"/></StgValue>
</operation>
</state>

<state id="1319" st_id="1319">

<operation id="4773" st_id="1319" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_32_req"/></StgValue>
</operation>
</state>

<state id="1320" st_id="1320">

<operation id="4774" st_id="1320" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_32_req"/></StgValue>
</operation>
</state>

<state id="1321" st_id="1321">

<operation id="4775" st_id="1321" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_32_req"/></StgValue>
</operation>
</state>

<state id="1322" st_id="1322">

<operation id="4776" st_id="1322" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_32_req"/></StgValue>
</operation>
</state>

<state id="1323" st_id="1323">

<operation id="4777" st_id="1323" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %gmem_offset1_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_load_32_req"/></StgValue>
</operation>
</state>

<state id="1324" st_id="1324">

<operation id="4778" st_id="1324" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %gmem_offset1_addr_46_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_46)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46_read"/></StgValue>
</operation>
</state>

<state id="1325" st_id="1325">

<operation id="4779" st_id="1325" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4780" st_id="1325" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %gmem_offset1_addr_46_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset1_addr_46, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46_req"/></StgValue>
</operation>
</state>

<state id="1326" st_id="1326">

<operation id="4781" st_id="1326" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1327" st_id="1327">

<operation id="4782" st_id="1327" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1328" st_id="1328">

<operation id="4783" st_id="1328" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1329" st_id="1329">

<operation id="4784" st_id="1329" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1330" st_id="1330">

<operation id="4785" st_id="1330" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1331" st_id="1331">

<operation id="4786" st_id="1331" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1332" st_id="1332">

<operation id="4787" st_id="1332" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1333" st_id="1333">

<operation id="4788" st_id="1333" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_295 = fsub float %gmem_offset1_addr_46_read, %alpha_w_load_8

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="1334" st_id="1334">

<operation id="4789" st_id="1334" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2054" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset1_addr_46, float %tmp_295, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1335" st_id="1335">

<operation id="4790" st_id="1335" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_46_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_46)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="1336" st_id="1336">

<operation id="4791" st_id="1336" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_46_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_46)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="1337" st_id="1337">

<operation id="4792" st_id="1337" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_46_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_46)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="1338" st_id="1338">

<operation id="4793" st_id="1338" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_46_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_46)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46_resp"/></StgValue>
</operation>
</state>

<state id="1339" st_id="1339">

<operation id="4794" st_id="1339" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="tmp_279" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2055" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %gmem_offset1_addr_46_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset1_addr_46)

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_46_resp"/></StgValue>
</operation>

<operation id="4795" st_id="1339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="tmp_279" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2056" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge13.i100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4796" st_id="1339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2058" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.i100:0  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1340" st_id="1340">

<operation id="4797" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2060" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i108:0  %sorted_F_3_1_2 = phi float [ %sorted_F_1_39, %36 ], [ %sorted_F_1_22_load, %27 ]

]]></node>
<StgValue><ssdm name="sorted_F_3_1_2"/></StgValue>
</operation>

<operation id="4798" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i108:1  %sorted_F_3_0_2 = phi float [ %sorted_F_1_40, %36 ], [ %sorted_F_1_20_load, %27 ]

]]></node>
<StgValue><ssdm name="sorted_F_3_0_2"/></StgValue>
</operation>

<operation id="4799" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2062" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7.i108:2  %i_0_i3 = phi i2 [ %i_10, %36 ], [ 0, %27 ]

]]></node>
<StgValue><ssdm name="i_0_i3"/></StgValue>
</operation>

<operation id="4800" st_id="1340" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2063" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i108:3  %exitcond2_i3 = icmp eq i2 %i_0_i3, -2

]]></node>
<StgValue><ssdm name="exitcond2_i3"/></StgValue>
</operation>

<operation id="4801" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2064" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i108:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4802" st_id="1340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2065" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i108:5  %i_10 = add i2 %i_0_i3, 1

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="4803" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i108:6  br i1 %exitcond2_i3, label %.preheader.i111.preheader, label %36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4804" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp><literal name="exitcond2_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2068" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_297 = zext i2 %i_0_i3 to i64

]]></node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4805" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp><literal name="exitcond2_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2069" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %F_addr_11 = getelementptr inbounds [2 x float]* @F, i64 0, i64 %tmp_297

]]></node>
<StgValue><ssdm name="F_addr_11"/></StgValue>
</operation>

<operation id="4806" st_id="1340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp><literal name="exitcond2_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0_2 = load float* %F_addr_11, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_2"/></StgValue>
</operation>

<operation id="4807" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp><literal name="exitcond2_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2071" bw="1" op_0_bw="2">
<![CDATA[
:3  %tmp_485 = trunc i2 %i_0_i3 to i1

]]></node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4808" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond2_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2076" bw="33" op_0_bw="32">
<![CDATA[
.preheader.i111.preheader:0  %tmp_482 = zext i32 %tmp_181_cast to i33

]]></node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="4809" st_id="1340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond2_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2077" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.i111.preheader:1  %tmp_483 = add i33 %tmp_482, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4810" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond2_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="64" op_0_bw="33">
<![CDATA[
.preheader.i111.preheader:2  %tmp_484 = zext i33 %tmp_483 to i64

]]></node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="4811" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond2_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.i111.preheader:3  %gmem_offset1_addr_51 = getelementptr float* %gmem_offset1, i64 %tmp_484

]]></node>
<StgValue><ssdm name="gmem_offset1_addr_51"/></StgValue>
</operation>
</state>

<state id="1341" st_id="1341">

<operation id="4812" st_id="1341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2070" bw="32" op_0_bw="1">
<![CDATA[
:2  %sorted_F_0_2 = load float* %F_addr_11, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_2"/></StgValue>
</operation>

<operation id="4813" st_id="1341" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2072" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_F_1_39 = select i1 %tmp_485, float %sorted_F_0_2, float %sorted_F_3_1_2

]]></node>
<StgValue><ssdm name="sorted_F_1_39"/></StgValue>
</operation>

<operation id="4814" st_id="1341" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2073" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %sorted_F_1_40 = select i1 %tmp_485, float %sorted_F_3_0_2, float %sorted_F_0_2

]]></node>
<StgValue><ssdm name="sorted_F_1_40"/></StgValue>
</operation>

<operation id="4815" st_id="1341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2074" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader7.i108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1342" st_id="1342">

<operation id="4816" st_id="1342" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i111.preheader:4  %p_rd_req71 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_51, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req71"/></StgValue>
</operation>
</state>

<state id="1343" st_id="1343">

<operation id="4817" st_id="1343" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i111.preheader:4  %p_rd_req71 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_51, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req71"/></StgValue>
</operation>
</state>

<state id="1344" st_id="1344">

<operation id="4818" st_id="1344" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i111.preheader:4  %p_rd_req71 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_51, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req71"/></StgValue>
</operation>
</state>

<state id="1345" st_id="1345">

<operation id="4819" st_id="1345" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i111.preheader:4  %p_rd_req71 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_51, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req71"/></StgValue>
</operation>
</state>

<state id="1346" st_id="1346">

<operation id="4820" st_id="1346" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i111.preheader:4  %p_rd_req71 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_51, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req71"/></StgValue>
</operation>
</state>

<state id="1347" st_id="1347">

<operation id="4821" st_id="1347" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i111.preheader:4  %p_rd_req71 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_51, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req71"/></StgValue>
</operation>
</state>

<state id="1348" st_id="1348">

<operation id="4822" st_id="1348" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i111.preheader:4  %p_rd_req71 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_offset1_addr_51, i32 2)

]]></node>
<StgValue><ssdm name="p_rd_req71"/></StgValue>
</operation>

<operation id="4823" st_id="1348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2081" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i111.preheader:5  br label %.preheader.i111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1349" st_id="1349">

<operation id="4824" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2083" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i111:0  %sorted_weight_3_1_2 = phi float [ %sorted_weight_1_39, %37 ], [ %sorted_weight_1_25_load, %.preheader.i111.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_1_2"/></StgValue>
</operation>

<operation id="4825" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2084" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i111:1  %sorted_weight_3_0_2 = phi float [ %sorted_weight_1_40, %37 ], [ %sorted_weight_1_21_load, %.preheader.i111.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_0_2"/></StgValue>
</operation>

<operation id="4826" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2085" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i111:2  %i4_0_i3 = phi i2 [ %i_12, %37 ], [ 0, %.preheader.i111.preheader ]

]]></node>
<StgValue><ssdm name="i4_0_i3"/></StgValue>
</operation>

<operation id="4827" st_id="1349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2086" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i111:3  %exitcond1_i3 = icmp eq i2 %i4_0_i3, -2

]]></node>
<StgValue><ssdm name="exitcond1_i3"/></StgValue>
</operation>

<operation id="4828" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2087" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i111:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4829" st_id="1349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2088" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i111:5  %i_12 = add i2 %i4_0_i3, 1

]]></node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="4830" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i111:6  br i1 %exitcond1_i3, label %.preheader505, label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4831" st_id="1349" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sorted_weight_0_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_offset1_addr_51)

]]></node>
<StgValue><ssdm name="sorted_weight_0_2"/></StgValue>
</operation>

<operation id="4832" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2092" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_488 = trunc i2 %i4_0_i3 to i1

]]></node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>
</state>

<state id="1350" st_id="1350">

<operation id="4833" st_id="1350" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2093" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %sorted_weight_1_39 = select i1 %tmp_488, float %sorted_weight_0_2, float %sorted_weight_3_1_2

]]></node>
<StgValue><ssdm name="sorted_weight_1_39"/></StgValue>
</operation>

<operation id="4834" st_id="1350" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2094" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %sorted_weight_1_40 = select i1 %tmp_488, float %sorted_weight_3_0_2, float %sorted_weight_0_2

]]></node>
<StgValue><ssdm name="sorted_weight_1_40"/></StgValue>
</operation>

<operation id="4835" st_id="1350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2095" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1351" st_id="1351">

<operation id="4836" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader505:0  %temp_index_3 = phi i32 [ %index_1_14, %38 ], [ 1, %.preheader.i111 ]

]]></node>
<StgValue><ssdm name="temp_index_3"/></StgValue>
</operation>

<operation id="4837" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2098" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader505:1  %index_3 = phi i32 [ %index_1_15, %38 ], [ 0, %.preheader.i111 ]

]]></node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="4838" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2099" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader505:2  %temp_W_3 = phi float [ %sorted_weight_1_47, %38 ], [ %sorted_weight_3_1_2, %.preheader.i111 ]

]]></node>
<StgValue><ssdm name="temp_W_3"/></StgValue>
</operation>

<operation id="4839" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader505:3  %sorted_weight_3_0_4 = phi float [ %sorted_weight_1_48, %38 ], [ %sorted_weight_3_0_2, %.preheader.i111 ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_0_4"/></StgValue>
</operation>

<operation id="4840" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader505:4  %temp_F_3 = phi float [ %sorted_F_1_46, %38 ], [ %sorted_F_3_1_2, %.preheader.i111 ]

]]></node>
<StgValue><ssdm name="temp_F_3"/></StgValue>
</operation>

<operation id="4841" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader505:5  %sorted_F_3_0_4 = phi float [ %sorted_F_1_47, %38 ], [ %sorted_F_3_0_2, %.preheader.i111 ]

]]></node>
<StgValue><ssdm name="sorted_F_3_0_4"/></StgValue>
</operation>

<operation id="4842" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader505:6  %i6_0_i3 = phi i2 [ %i_15, %38 ], [ 1, %.preheader.i111 ]

]]></node>
<StgValue><ssdm name="i6_0_i3"/></StgValue>
</operation>

<operation id="4843" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2104" bw="32" op_0_bw="2">
<![CDATA[
.preheader505:7  %i6_0_i3_cast = zext i2 %i6_0_i3 to i32

]]></node>
<StgValue><ssdm name="i6_0_i3_cast"/></StgValue>
</operation>

<operation id="4844" st_id="1351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader505:8  %exitcond_i3 = icmp eq i2 %i6_0_i3, -2

]]></node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="4845" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader505:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4846" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader505:10  br i1 %exitcond_i3, label %39, label %branch51.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4847" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2109" bw="32" op_0_bw="32">
<![CDATA[
branch51.preheader:0  %temp_F_3_to_int = bitcast float %temp_F_3 to i32

]]></node>
<StgValue><ssdm name="temp_F_3_to_int"/></StgValue>
</operation>

<operation id="4848" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51.preheader:1  %tmp_461 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_F_3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="4849" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2111" bw="23" op_0_bw="32">
<![CDATA[
branch51.preheader:2  %tmp_490 = trunc i32 %temp_F_3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="4850" st_id="1351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51.preheader:3  %notlhs32 = icmp ne i8 %tmp_461, -1

]]></node>
<StgValue><ssdm name="notlhs32"/></StgValue>
</operation>

<operation id="4851" st_id="1351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch51.preheader:4  %notrhs32 = icmp eq i23 %tmp_490, 0

]]></node>
<StgValue><ssdm name="notrhs32"/></StgValue>
</operation>

<operation id="4852" st_id="1351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch51.preheader:5  %tmp_463 = or i1 %notrhs32, %notlhs32

]]></node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="4853" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2115" bw="0" op_0_bw="0">
<![CDATA[
branch51.preheader:6  br label %branch51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4854" st_id="1351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:0  store i1 false, i1* %back_gauss_addr_14, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4855" st_id="1351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:1  store i1 false, i1* %back_gauss_addr_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4856" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2156" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1352" st_id="1352">

<operation id="4857" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch51:3  %j5_0_in_i3 = phi i32 [ %j_19, %branch47 ], [ %i6_0_i3_cast, %branch51.preheader ]

]]></node>
<StgValue><ssdm name="j5_0_in_i3"/></StgValue>
</operation>

<operation id="4858" st_id="1352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:4  %j_19 = add nsw i32 -1, %j5_0_in_i3

]]></node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="4859" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2122" bw="1" op_0_bw="32">
<![CDATA[
branch51:5  %tmp_495 = trunc i32 %j_19 to i1

]]></node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>
</state>

<state id="1353" st_id="1353">

<operation id="4860" st_id="1353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch51:2  %sorted_F_3_1_5 = phi float [ %sorted_F_1_10, %branch47 ], [ %temp_F_3, %branch51.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_3_1_5"/></StgValue>
</operation>

<operation id="4861" st_id="1353" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch51:6  %sorted_F_1_10 = select i1 %tmp_495, float %sorted_F_3_1_5, float %sorted_F_3_0_4

]]></node>
<StgValue><ssdm name="sorted_F_1_10"/></StgValue>
</operation>

<operation id="4862" st_id="1353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="32" op_0_bw="32">
<![CDATA[
branch51:7  %sorted_F_1_24_to_int = bitcast float %sorted_F_1_10 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_24_to_int"/></StgValue>
</operation>

<operation id="4863" st_id="1353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2125" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:8  %tmp_466 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_24_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="4864" st_id="1353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2126" bw="23" op_0_bw="32">
<![CDATA[
branch51:9  %tmp_496 = trunc i32 %sorted_F_1_24_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4865" st_id="1353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:10  %notlhs34 = icmp ne i8 %tmp_466, -1

]]></node>
<StgValue><ssdm name="notlhs34"/></StgValue>
</operation>

<operation id="4866" st_id="1353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2128" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch51:11  %notrhs34 = icmp eq i23 %tmp_496, 0

]]></node>
<StgValue><ssdm name="notrhs34"/></StgValue>
</operation>

<operation id="4867" st_id="1353" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:14  %tmp_471 = fcmp ogt float %temp_F_3, %sorted_F_1_10

]]></node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>
</state>

<state id="1354" st_id="1354">

<operation id="4868" st_id="1354" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch51:12  %tmp_469 = or i1 %notrhs34, %notlhs34

]]></node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="4869" st_id="1354" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch51:13  %tmp_470 = and i1 %tmp_463, %tmp_469

]]></node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="4870" st_id="1354" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:14  %tmp_471 = fcmp ogt float %temp_F_3, %sorted_F_1_10

]]></node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>
</state>

<state id="1355" st_id="1355">

<operation id="4871" st_id="1355" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:14  %tmp_471 = fcmp ogt float %temp_F_3, %sorted_F_1_10

]]></node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>
</state>

<state id="1356" st_id="1356">

<operation id="4872" st_id="1356" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:14  %tmp_471 = fcmp ogt float %temp_F_3, %sorted_F_1_10

]]></node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="4873" st_id="1356" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch51:15  %tmp_472 = and i1 %tmp_470, %tmp_471

]]></node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>
</state>

<state id="1357" st_id="1357">

<operation id="4874" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch51:0  %index_3_1_1 = phi i32 [ %index_1_12, %branch47 ], [ %temp_index_3, %branch51.preheader ]

]]></node>
<StgValue><ssdm name="index_3_1_1"/></StgValue>
</operation>

<operation id="4875" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch51:1  %sorted_weight_3_1_5 = phi float [ %sorted_weight_1_45, %branch47 ], [ %temp_W_3, %branch51.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_1_5"/></StgValue>
</operation>

<operation id="4876" st_id="1357" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:16  %tmp_320 = icmp sgt i32 %j5_0_in_i3, 0

]]></node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="4877" st_id="1357" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch51:17  %tmp_321 = and i1 %tmp_472, %tmp_320

]]></node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="4878" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch51:18  br i1 %tmp_321, label %branch47, label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4879" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_321" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2137" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch47:0  %tmp_325 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4880" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_321" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch47:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4881" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_321" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch47:2  %sorted_weight_1_45 = select i1 %tmp_495, float %sorted_weight_3_1_5, float %sorted_weight_3_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_1_45"/></StgValue>
</operation>

<operation id="4882" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_321" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch47:3  %index_1_12 = select i1 %tmp_495, i32 %index_3_1_1, i32 %index_3

]]></node>
<StgValue><ssdm name="index_1_12"/></StgValue>
</operation>

<operation id="4883" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_321" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch47:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp_325) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="4884" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_321" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2142" bw="0" op_0_bw="0">
<![CDATA[
branch47:5  br label %branch51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4885" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2144" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_510 = trunc i32 %j5_0_in_i3 to i1

]]></node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="4886" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_F_1_46 = select i1 %tmp_510, float %temp_F_3, float %sorted_F_3_1_5

]]></node>
<StgValue><ssdm name="sorted_F_1_46"/></StgValue>
</operation>

<operation id="4887" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %sorted_F_1_47 = select i1 %tmp_510, float %sorted_F_3_0_4, float %temp_F_3

]]></node>
<StgValue><ssdm name="sorted_F_1_47"/></StgValue>
</operation>

<operation id="4888" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %sorted_weight_1_47 = select i1 %tmp_510, float %temp_W_3, float %sorted_weight_3_1_5

]]></node>
<StgValue><ssdm name="sorted_weight_1_47"/></StgValue>
</operation>

<operation id="4889" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sorted_weight_1_48 = select i1 %tmp_510, float %sorted_weight_3_0_4, float %temp_W_3

]]></node>
<StgValue><ssdm name="sorted_weight_1_48"/></StgValue>
</operation>

<operation id="4890" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %index_1_14 = select i1 %tmp_510, i32 %temp_index_3, i32 %index_3_1_1

]]></node>
<StgValue><ssdm name="index_1_14"/></StgValue>
</operation>

<operation id="4891" st_id="1357" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %index_1_15 = select i1 %tmp_510, i32 %index_3, i32 %temp_index_3

]]></node>
<StgValue><ssdm name="index_1_15"/></StgValue>
</operation>

<operation id="4892" st_id="1357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %i_15 = add i2 1, %i6_0_i3

]]></node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="4893" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp><literal name="tmp_321" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2152" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader505

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1358" st_id="1358">

<operation id="4894" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %B_0_i3 = phi float [ 0.000000e+00, %39 ], [ %B_3, %41 ]

]]></node>
<StgValue><ssdm name="B_0_i3"/></StgValue>
</operation>

<operation id="4895" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %ind_0_i3 = phi i2 [ 0, %39 ], [ %ind_3, %41 ]

]]></node>
<StgValue><ssdm name="ind_0_i3"/></StgValue>
</operation>

<operation id="4896" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2160" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:2  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %ind_0_i3, i32 1)

]]></node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4897" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4898" st_id="1358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %ind_3 = add i2 %ind_0_i3, 1

]]></node>
<StgValue><ssdm name="ind_3"/></StgValue>
</operation>

<operation id="4899" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_494, label %.critedge185, label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4900" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2165" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_504 = trunc i2 %ind_0_i3 to i1

]]></node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="4901" st_id="1358" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sorted_weight_3_load_phi = select i1 %tmp_504, float %temp_W_3, float %sorted_weight_3_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_3_load_phi"/></StgValue>
</operation>

<operation id="4902" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2168" bw="19" op_0_bw="32">
<![CDATA[
:3  %tmp_505 = trunc i32 %temp_index_3 to i19

]]></node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="4903" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="19" op_0_bw="32">
<![CDATA[
:4  %tmp_506 = trunc i32 %index_3 to i19

]]></node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="4904" st_id="1358" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2170" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:5  %tmp_507 = select i1 %tmp_504, i19 %tmp_505, i19 %tmp_506

]]></node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="4905" st_id="1358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2171" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %tmp_508 = add i19 %tmp_507, %tmp_498_cast

]]></node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>
</state>

<state id="1359" st_id="1359">

<operation id="4906" st_id="1359" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>

<operation id="4907" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2172" bw="64" op_0_bw="19">
<![CDATA[
:7  %tmp_518_cast = sext i19 %tmp_508 to i64

]]></node>
<StgValue><ssdm name="tmp_518_cast"/></StgValue>
</operation>

<operation id="4908" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %back_gauss_addr_17 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_518_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_17"/></StgValue>
</operation>

<operation id="4909" st_id="1359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:9  store i1 true, i1* %back_gauss_addr_17, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1360" st_id="1360">

<operation id="4910" st_id="1360" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1361" st_id="1361">

<operation id="4911" st_id="1361" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1362" st_id="1362">

<operation id="4912" st_id="1362" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1363" st_id="1363">

<operation id="4913" st_id="1363" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1364" st_id="1364">

<operation id="4914" st_id="1364" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1365" st_id="1365">

<operation id="4915" st_id="1365" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1366" st_id="1366">

<operation id="4916" st_id="1366" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1367" st_id="1367">

<operation id="4917" st_id="1367" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %B_3 = fadd float %B_0_i3, %sorted_weight_3_load_phi

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>
</state>

<state id="1368" st_id="1368">

<operation id="4918" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2175" bw="32" op_0_bw="32">
<![CDATA[
:10  %B_3_to_int = bitcast float %B_3 to i32

]]></node>
<StgValue><ssdm name="B_3_to_int"/></StgValue>
</operation>

<operation id="4919" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2176" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_475 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="4920" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2177" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_509 = trunc i32 %B_3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="4921" st_id="1368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %notlhs35 = icmp ne i8 %tmp_475, -1

]]></node>
<StgValue><ssdm name="notlhs35"/></StgValue>
</operation>

<operation id="4922" st_id="1368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2179" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %notrhs35 = icmp eq i23 %tmp_509, 0

]]></node>
<StgValue><ssdm name="notrhs35"/></StgValue>
</operation>

<operation id="4923" st_id="1368" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_477 = or i1 %notrhs35, %notlhs35

]]></node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="4924" st_id="1368" stage="4" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_478 = fcmp oge float %B_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>
</state>

<state id="1369" st_id="1369">

<operation id="4925" st_id="1369" stage="3" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_478 = fcmp oge float %B_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>
</state>

<state id="1370" st_id="1370">

<operation id="4926" st_id="1370" stage="2" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_478 = fcmp oge float %B_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>
</state>

<state id="1371" st_id="1371">

<operation id="4927" st_id="1371" stage="1" lat="4">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_478 = fcmp oge float %B_3, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="4928" st_id="1371" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_479 = and i1 %tmp_477, %tmp_478

]]></node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="4929" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp><literal name="tmp_494" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_479, label %.critedge185, label %40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4930" st_id="1371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2185" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.critedge185:0  %out_frame5_sum7 = add i33 %tmp_9_cast, %tmp_180_cast

]]></node>
<StgValue><ssdm name="out_frame5_sum7"/></StgValue>
</operation>

<operation id="4931" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2186" bw="64" op_0_bw="33">
<![CDATA[
.critedge185:1  %out_frame5_sum7_cast = sext i33 %out_frame5_sum7 to i64

]]></node>
<StgValue><ssdm name="out_frame5_sum7_cast"/></StgValue>
</operation>

<operation id="4932" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2187" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.critedge185:2  %gmem_offset_addr_7 = getelementptr i8* %gmem_offset, i64 %out_frame5_sum7_cast

]]></node>
<StgValue><ssdm name="gmem_offset_addr_7"/></StgValue>
</operation>

<operation id="4933" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge185:6  store float %temp_W_3, float* %sorted_weight_1_25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4934" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge185:7  store float %sorted_weight_3_0_4, float* %sorted_weight_1_21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4935" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge185:8  store float %temp_F_3, float* %sorted_F_1_22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4936" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp><literal name="tmp_494" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge185:9  store float %sorted_F_3_0_4, float* %sorted_F_1_20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1372" st_id="1372">

<operation id="4937" st_id="1372" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2188" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge185:3  %gmem_offset_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_offset_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_7_req"/></StgValue>
</operation>
</state>

<state id="1373" st_id="1373">

<operation id="4938" st_id="1373" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2189" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.critedge185:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_offset_addr_7, i8 0, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1374" st_id="1374">

<operation id="4939" st_id="1374" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2190" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge185:5  %gmem_offset_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="1375" st_id="1375">

<operation id="4940" st_id="1375" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2190" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge185:5  %gmem_offset_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="1376" st_id="1376">

<operation id="4941" st_id="1376" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2190" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge185:5  %gmem_offset_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="1377" st_id="1377">

<operation id="4942" st_id="1377" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2190" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge185:5  %gmem_offset_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="1378" st_id="1378">

<operation id="4943" st_id="1378" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1606">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2190" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.critedge185:5  %gmem_offset_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_offset_addr_7)

]]></node>
<StgValue><ssdm name="gmem_offset_addr_7_resp"/></StgValue>
</operation>

<operation id="4944" st_id="1378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1606">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2195" bw="0" op_0_bw="0">
<![CDATA[
.critedge185:10  br label %.preheader6.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4945" st_id="1378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2197" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.backedge:0  store i1 %M_3_1_4, i1* %M_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4946" st_id="1378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2198" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.backedge:1  store i1 %M_3_0_4, i1* %M_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4947" st_id="1378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2199" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.backedge:2  store i1 %M_1_1_4, i1* %M_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4948" st_id="1378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2200" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.backedge:3  store i1 %M_1_0_4, i1* %M_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4949" st_id="1378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.backedge:4  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
