
project_4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011a  00800060  000033d4  00003468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001b  0080017a  0080017a  00003582  2**0
                  ALLOC
  3 .stab         00002de4  00000000  00000000  00003584  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000017cb  00000000  00000000  00006368  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00007b33  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00007cd3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00007ec5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000a2d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000b656  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000c82c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000c9ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000cce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d650  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 f0 10 	jmp	0x21e0	; 0x21e0 <__vector_4>
      14:	0c 94 bd 10 	jmp	0x217a	; 0x217a <__vector_5>
      18:	0c 94 23 11 	jmp	0x2246	; 0x2246 <__vector_6>
      1c:	0c 94 89 11 	jmp	0x2312	; 0x2312 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 56 11 	jmp	0x22ac	; 0x22ac <__vector_9>
      28:	0c 94 ef 11 	jmp	0x23de	; 0x23de <__vector_10>
      2c:	0c 94 bc 11 	jmp	0x2378	; 0x2378 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ed       	ldi	r30, 0xD4	; 212
      68:	f3 e3       	ldi	r31, 0x33	; 51
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 39       	cpi	r26, 0x95	; 149
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <main>
      8a:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 80 19 	jmp	0x3300	; 0x3300 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a1 e7       	ldi	r26, 0x71	; 113
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 9c 19 	jmp	0x3338	; 0x3338 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 8c 19 	jmp	0x3318	; 0x3318 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 a8 19 	jmp	0x3350	; 0x3350 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 8c 19 	jmp	0x3318	; 0x3318 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 a8 19 	jmp	0x3350	; 0x3350 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 80 19 	jmp	0x3300	; 0x3300 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	81 e7       	ldi	r24, 0x71	; 113
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 9c 19 	jmp	0x3338	; 0x3338 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 88 19 	jmp	0x3310	; 0x3310 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	61 e7       	ldi	r22, 0x71	; 113
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 a4 19 	jmp	0x3348	; 0x3348 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 8c 19 	jmp	0x3318	; 0x3318 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 a8 19 	jmp	0x3350	; 0x3350 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 8c 19 	jmp	0x3318	; 0x3318 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 a8 19 	jmp	0x3350	; 0x3350 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 8c 19 	jmp	0x3318	; 0x3318 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 a8 19 	jmp	0x3350	; 0x3350 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 90 19 	jmp	0x3320	; 0x3320 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 ac 19 	jmp	0x3358	; 0x3358 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 88 19 	jmp	0x3310	; 0x3310 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 a4 19 	jmp	0x3348	; 0x3348 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e7 58       	subi	r30, 0x87	; 135
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <GIE_Enabled>:
#include "std_types.h"
#include "common_macros.h" /* To use the macros like SET_BIT */
#include"GIE.h"
#include<avr/io.h>
void GIE_Enabled(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
     e36:	af e5       	ldi	r26, 0x5F	; 95
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	ef e5       	ldi	r30, 0x5F	; 95
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	80 68       	ori	r24, 0x80	; 128
     e42:	8c 93       	st	X, r24
}
     e44:	cf 91       	pop	r28
     e46:	df 91       	pop	r29
     e48:	08 95       	ret

00000e4a <GIE_Disabled>:
void GIE_Disabled(void)
{
     e4a:	df 93       	push	r29
     e4c:	cf 93       	push	r28
     e4e:	cd b7       	in	r28, 0x3d	; 61
     e50:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,SREG_I);
     e52:	af e5       	ldi	r26, 0x5F	; 95
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	ef e5       	ldi	r30, 0x5F	; 95
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8f 77       	andi	r24, 0x7F	; 127
     e5e:	8c 93       	st	X, r24
}
     e60:	cf 91       	pop	r28
     e62:	df 91       	pop	r29
     e64:	08 95       	ret

00000e66 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     e66:	df 93       	push	r29
     e68:	cf 93       	push	r28
     e6a:	00 d0       	rcall	.+0      	; 0xe6c <GPIO_setupPinDirection+0x6>
     e6c:	00 d0       	rcall	.+0      	; 0xe6e <GPIO_setupPinDirection+0x8>
     e6e:	0f 92       	push	r0
     e70:	cd b7       	in	r28, 0x3d	; 61
     e72:	de b7       	in	r29, 0x3e	; 62
     e74:	89 83       	std	Y+1, r24	; 0x01
     e76:	6a 83       	std	Y+2, r22	; 0x02
     e78:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     e7a:	8a 81       	ldd	r24, Y+2	; 0x02
     e7c:	88 30       	cpi	r24, 0x08	; 8
     e7e:	08 f0       	brcs	.+2      	; 0xe82 <GPIO_setupPinDirection+0x1c>
     e80:	d5 c0       	rjmp	.+426    	; 0x102c <GPIO_setupPinDirection+0x1c6>
     e82:	89 81       	ldd	r24, Y+1	; 0x01
     e84:	84 30       	cpi	r24, 0x04	; 4
     e86:	08 f0       	brcs	.+2      	; 0xe8a <GPIO_setupPinDirection+0x24>
     e88:	d1 c0       	rjmp	.+418    	; 0x102c <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
     e8a:	89 81       	ldd	r24, Y+1	; 0x01
     e8c:	28 2f       	mov	r18, r24
     e8e:	30 e0       	ldi	r19, 0x00	; 0
     e90:	3d 83       	std	Y+5, r19	; 0x05
     e92:	2c 83       	std	Y+4, r18	; 0x04
     e94:	8c 81       	ldd	r24, Y+4	; 0x04
     e96:	9d 81       	ldd	r25, Y+5	; 0x05
     e98:	81 30       	cpi	r24, 0x01	; 1
     e9a:	91 05       	cpc	r25, r1
     e9c:	09 f4       	brne	.+2      	; 0xea0 <GPIO_setupPinDirection+0x3a>
     e9e:	43 c0       	rjmp	.+134    	; 0xf26 <GPIO_setupPinDirection+0xc0>
     ea0:	2c 81       	ldd	r18, Y+4	; 0x04
     ea2:	3d 81       	ldd	r19, Y+5	; 0x05
     ea4:	22 30       	cpi	r18, 0x02	; 2
     ea6:	31 05       	cpc	r19, r1
     ea8:	2c f4       	brge	.+10     	; 0xeb4 <GPIO_setupPinDirection+0x4e>
     eaa:	8c 81       	ldd	r24, Y+4	; 0x04
     eac:	9d 81       	ldd	r25, Y+5	; 0x05
     eae:	00 97       	sbiw	r24, 0x00	; 0
     eb0:	71 f0       	breq	.+28     	; 0xece <GPIO_setupPinDirection+0x68>
     eb2:	bc c0       	rjmp	.+376    	; 0x102c <GPIO_setupPinDirection+0x1c6>
     eb4:	2c 81       	ldd	r18, Y+4	; 0x04
     eb6:	3d 81       	ldd	r19, Y+5	; 0x05
     eb8:	22 30       	cpi	r18, 0x02	; 2
     eba:	31 05       	cpc	r19, r1
     ebc:	09 f4       	brne	.+2      	; 0xec0 <GPIO_setupPinDirection+0x5a>
     ebe:	5f c0       	rjmp	.+190    	; 0xf7e <GPIO_setupPinDirection+0x118>
     ec0:	8c 81       	ldd	r24, Y+4	; 0x04
     ec2:	9d 81       	ldd	r25, Y+5	; 0x05
     ec4:	83 30       	cpi	r24, 0x03	; 3
     ec6:	91 05       	cpc	r25, r1
     ec8:	09 f4       	brne	.+2      	; 0xecc <GPIO_setupPinDirection+0x66>
     eca:	85 c0       	rjmp	.+266    	; 0xfd6 <GPIO_setupPinDirection+0x170>
     ecc:	af c0       	rjmp	.+350    	; 0x102c <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
     ece:	8b 81       	ldd	r24, Y+3	; 0x03
     ed0:	81 30       	cpi	r24, 0x01	; 1
     ed2:	a1 f4       	brne	.+40     	; 0xefc <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
     ed4:	aa e3       	ldi	r26, 0x3A	; 58
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	ea e3       	ldi	r30, 0x3A	; 58
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	48 2f       	mov	r20, r24
     ee0:	8a 81       	ldd	r24, Y+2	; 0x02
     ee2:	28 2f       	mov	r18, r24
     ee4:	30 e0       	ldi	r19, 0x00	; 0
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	02 2e       	mov	r0, r18
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <GPIO_setupPinDirection+0x8c>
     eee:	88 0f       	add	r24, r24
     ef0:	99 1f       	adc	r25, r25
     ef2:	0a 94       	dec	r0
     ef4:	e2 f7       	brpl	.-8      	; 0xeee <GPIO_setupPinDirection+0x88>
     ef6:	84 2b       	or	r24, r20
     ef8:	8c 93       	st	X, r24
     efa:	98 c0       	rjmp	.+304    	; 0x102c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
     efc:	aa e3       	ldi	r26, 0x3A	; 58
     efe:	b0 e0       	ldi	r27, 0x00	; 0
     f00:	ea e3       	ldi	r30, 0x3A	; 58
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	80 81       	ld	r24, Z
     f06:	48 2f       	mov	r20, r24
     f08:	8a 81       	ldd	r24, Y+2	; 0x02
     f0a:	28 2f       	mov	r18, r24
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	02 2e       	mov	r0, r18
     f14:	02 c0       	rjmp	.+4      	; 0xf1a <GPIO_setupPinDirection+0xb4>
     f16:	88 0f       	add	r24, r24
     f18:	99 1f       	adc	r25, r25
     f1a:	0a 94       	dec	r0
     f1c:	e2 f7       	brpl	.-8      	; 0xf16 <GPIO_setupPinDirection+0xb0>
     f1e:	80 95       	com	r24
     f20:	84 23       	and	r24, r20
     f22:	8c 93       	st	X, r24
     f24:	83 c0       	rjmp	.+262    	; 0x102c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
     f26:	8b 81       	ldd	r24, Y+3	; 0x03
     f28:	81 30       	cpi	r24, 0x01	; 1
     f2a:	a1 f4       	brne	.+40     	; 0xf54 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
     f2c:	a7 e3       	ldi	r26, 0x37	; 55
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	e7 e3       	ldi	r30, 0x37	; 55
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	48 2f       	mov	r20, r24
     f38:	8a 81       	ldd	r24, Y+2	; 0x02
     f3a:	28 2f       	mov	r18, r24
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	81 e0       	ldi	r24, 0x01	; 1
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	02 2e       	mov	r0, r18
     f44:	02 c0       	rjmp	.+4      	; 0xf4a <GPIO_setupPinDirection+0xe4>
     f46:	88 0f       	add	r24, r24
     f48:	99 1f       	adc	r25, r25
     f4a:	0a 94       	dec	r0
     f4c:	e2 f7       	brpl	.-8      	; 0xf46 <GPIO_setupPinDirection+0xe0>
     f4e:	84 2b       	or	r24, r20
     f50:	8c 93       	st	X, r24
     f52:	6c c0       	rjmp	.+216    	; 0x102c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
     f54:	a7 e3       	ldi	r26, 0x37	; 55
     f56:	b0 e0       	ldi	r27, 0x00	; 0
     f58:	e7 e3       	ldi	r30, 0x37	; 55
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	80 81       	ld	r24, Z
     f5e:	48 2f       	mov	r20, r24
     f60:	8a 81       	ldd	r24, Y+2	; 0x02
     f62:	28 2f       	mov	r18, r24
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	02 2e       	mov	r0, r18
     f6c:	02 c0       	rjmp	.+4      	; 0xf72 <GPIO_setupPinDirection+0x10c>
     f6e:	88 0f       	add	r24, r24
     f70:	99 1f       	adc	r25, r25
     f72:	0a 94       	dec	r0
     f74:	e2 f7       	brpl	.-8      	; 0xf6e <GPIO_setupPinDirection+0x108>
     f76:	80 95       	com	r24
     f78:	84 23       	and	r24, r20
     f7a:	8c 93       	st	X, r24
     f7c:	57 c0       	rjmp	.+174    	; 0x102c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
     f7e:	8b 81       	ldd	r24, Y+3	; 0x03
     f80:	81 30       	cpi	r24, 0x01	; 1
     f82:	a1 f4       	brne	.+40     	; 0xfac <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
     f84:	a4 e3       	ldi	r26, 0x34	; 52
     f86:	b0 e0       	ldi	r27, 0x00	; 0
     f88:	e4 e3       	ldi	r30, 0x34	; 52
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	80 81       	ld	r24, Z
     f8e:	48 2f       	mov	r20, r24
     f90:	8a 81       	ldd	r24, Y+2	; 0x02
     f92:	28 2f       	mov	r18, r24
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	81 e0       	ldi	r24, 0x01	; 1
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	02 2e       	mov	r0, r18
     f9c:	02 c0       	rjmp	.+4      	; 0xfa2 <GPIO_setupPinDirection+0x13c>
     f9e:	88 0f       	add	r24, r24
     fa0:	99 1f       	adc	r25, r25
     fa2:	0a 94       	dec	r0
     fa4:	e2 f7       	brpl	.-8      	; 0xf9e <GPIO_setupPinDirection+0x138>
     fa6:	84 2b       	or	r24, r20
     fa8:	8c 93       	st	X, r24
     faa:	40 c0       	rjmp	.+128    	; 0x102c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
     fac:	a4 e3       	ldi	r26, 0x34	; 52
     fae:	b0 e0       	ldi	r27, 0x00	; 0
     fb0:	e4 e3       	ldi	r30, 0x34	; 52
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	80 81       	ld	r24, Z
     fb6:	48 2f       	mov	r20, r24
     fb8:	8a 81       	ldd	r24, Y+2	; 0x02
     fba:	28 2f       	mov	r18, r24
     fbc:	30 e0       	ldi	r19, 0x00	; 0
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	02 2e       	mov	r0, r18
     fc4:	02 c0       	rjmp	.+4      	; 0xfca <GPIO_setupPinDirection+0x164>
     fc6:	88 0f       	add	r24, r24
     fc8:	99 1f       	adc	r25, r25
     fca:	0a 94       	dec	r0
     fcc:	e2 f7       	brpl	.-8      	; 0xfc6 <GPIO_setupPinDirection+0x160>
     fce:	80 95       	com	r24
     fd0:	84 23       	and	r24, r20
     fd2:	8c 93       	st	X, r24
     fd4:	2b c0       	rjmp	.+86     	; 0x102c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
     fd6:	8b 81       	ldd	r24, Y+3	; 0x03
     fd8:	81 30       	cpi	r24, 0x01	; 1
     fda:	a1 f4       	brne	.+40     	; 0x1004 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
     fdc:	a1 e3       	ldi	r26, 0x31	; 49
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	e1 e3       	ldi	r30, 0x31	; 49
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	48 2f       	mov	r20, r24
     fe8:	8a 81       	ldd	r24, Y+2	; 0x02
     fea:	28 2f       	mov	r18, r24
     fec:	30 e0       	ldi	r19, 0x00	; 0
     fee:	81 e0       	ldi	r24, 0x01	; 1
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	02 2e       	mov	r0, r18
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <GPIO_setupPinDirection+0x194>
     ff6:	88 0f       	add	r24, r24
     ff8:	99 1f       	adc	r25, r25
     ffa:	0a 94       	dec	r0
     ffc:	e2 f7       	brpl	.-8      	; 0xff6 <GPIO_setupPinDirection+0x190>
     ffe:	84 2b       	or	r24, r20
    1000:	8c 93       	st	X, r24
    1002:	14 c0       	rjmp	.+40     	; 0x102c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1004:	a1 e3       	ldi	r26, 0x31	; 49
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	e1 e3       	ldi	r30, 0x31	; 49
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	48 2f       	mov	r20, r24
    1010:	8a 81       	ldd	r24, Y+2	; 0x02
    1012:	28 2f       	mov	r18, r24
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	02 2e       	mov	r0, r18
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <GPIO_setupPinDirection+0x1bc>
    101e:	88 0f       	add	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	0a 94       	dec	r0
    1024:	e2 f7       	brpl	.-8      	; 0x101e <GPIO_setupPinDirection+0x1b8>
    1026:	80 95       	com	r24
    1028:	84 23       	and	r24, r20
    102a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    102c:	0f 90       	pop	r0
    102e:	0f 90       	pop	r0
    1030:	0f 90       	pop	r0
    1032:	0f 90       	pop	r0
    1034:	0f 90       	pop	r0
    1036:	cf 91       	pop	r28
    1038:	df 91       	pop	r29
    103a:	08 95       	ret

0000103c <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    103c:	df 93       	push	r29
    103e:	cf 93       	push	r28
    1040:	00 d0       	rcall	.+0      	; 0x1042 <GPIO_writePin+0x6>
    1042:	00 d0       	rcall	.+0      	; 0x1044 <GPIO_writePin+0x8>
    1044:	0f 92       	push	r0
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
    104a:	89 83       	std	Y+1, r24	; 0x01
    104c:	6a 83       	std	Y+2, r22	; 0x02
    104e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1050:	8a 81       	ldd	r24, Y+2	; 0x02
    1052:	88 30       	cpi	r24, 0x08	; 8
    1054:	08 f0       	brcs	.+2      	; 0x1058 <GPIO_writePin+0x1c>
    1056:	d5 c0       	rjmp	.+426    	; 0x1202 <GPIO_writePin+0x1c6>
    1058:	89 81       	ldd	r24, Y+1	; 0x01
    105a:	84 30       	cpi	r24, 0x04	; 4
    105c:	08 f0       	brcs	.+2      	; 0x1060 <GPIO_writePin+0x24>
    105e:	d1 c0       	rjmp	.+418    	; 0x1202 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1060:	89 81       	ldd	r24, Y+1	; 0x01
    1062:	28 2f       	mov	r18, r24
    1064:	30 e0       	ldi	r19, 0x00	; 0
    1066:	3d 83       	std	Y+5, r19	; 0x05
    1068:	2c 83       	std	Y+4, r18	; 0x04
    106a:	8c 81       	ldd	r24, Y+4	; 0x04
    106c:	9d 81       	ldd	r25, Y+5	; 0x05
    106e:	81 30       	cpi	r24, 0x01	; 1
    1070:	91 05       	cpc	r25, r1
    1072:	09 f4       	brne	.+2      	; 0x1076 <GPIO_writePin+0x3a>
    1074:	43 c0       	rjmp	.+134    	; 0x10fc <GPIO_writePin+0xc0>
    1076:	2c 81       	ldd	r18, Y+4	; 0x04
    1078:	3d 81       	ldd	r19, Y+5	; 0x05
    107a:	22 30       	cpi	r18, 0x02	; 2
    107c:	31 05       	cpc	r19, r1
    107e:	2c f4       	brge	.+10     	; 0x108a <GPIO_writePin+0x4e>
    1080:	8c 81       	ldd	r24, Y+4	; 0x04
    1082:	9d 81       	ldd	r25, Y+5	; 0x05
    1084:	00 97       	sbiw	r24, 0x00	; 0
    1086:	71 f0       	breq	.+28     	; 0x10a4 <GPIO_writePin+0x68>
    1088:	bc c0       	rjmp	.+376    	; 0x1202 <GPIO_writePin+0x1c6>
    108a:	2c 81       	ldd	r18, Y+4	; 0x04
    108c:	3d 81       	ldd	r19, Y+5	; 0x05
    108e:	22 30       	cpi	r18, 0x02	; 2
    1090:	31 05       	cpc	r19, r1
    1092:	09 f4       	brne	.+2      	; 0x1096 <GPIO_writePin+0x5a>
    1094:	5f c0       	rjmp	.+190    	; 0x1154 <GPIO_writePin+0x118>
    1096:	8c 81       	ldd	r24, Y+4	; 0x04
    1098:	9d 81       	ldd	r25, Y+5	; 0x05
    109a:	83 30       	cpi	r24, 0x03	; 3
    109c:	91 05       	cpc	r25, r1
    109e:	09 f4       	brne	.+2      	; 0x10a2 <GPIO_writePin+0x66>
    10a0:	85 c0       	rjmp	.+266    	; 0x11ac <GPIO_writePin+0x170>
    10a2:	af c0       	rjmp	.+350    	; 0x1202 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    10a4:	8b 81       	ldd	r24, Y+3	; 0x03
    10a6:	81 30       	cpi	r24, 0x01	; 1
    10a8:	a1 f4       	brne	.+40     	; 0x10d2 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    10aa:	ab e3       	ldi	r26, 0x3B	; 59
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	eb e3       	ldi	r30, 0x3B	; 59
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	48 2f       	mov	r20, r24
    10b6:	8a 81       	ldd	r24, Y+2	; 0x02
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	02 2e       	mov	r0, r18
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <GPIO_writePin+0x8c>
    10c4:	88 0f       	add	r24, r24
    10c6:	99 1f       	adc	r25, r25
    10c8:	0a 94       	dec	r0
    10ca:	e2 f7       	brpl	.-8      	; 0x10c4 <GPIO_writePin+0x88>
    10cc:	84 2b       	or	r24, r20
    10ce:	8c 93       	st	X, r24
    10d0:	98 c0       	rjmp	.+304    	; 0x1202 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    10d2:	ab e3       	ldi	r26, 0x3B	; 59
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	eb e3       	ldi	r30, 0x3B	; 59
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	48 2f       	mov	r20, r24
    10de:	8a 81       	ldd	r24, Y+2	; 0x02
    10e0:	28 2f       	mov	r18, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	02 2e       	mov	r0, r18
    10ea:	02 c0       	rjmp	.+4      	; 0x10f0 <GPIO_writePin+0xb4>
    10ec:	88 0f       	add	r24, r24
    10ee:	99 1f       	adc	r25, r25
    10f0:	0a 94       	dec	r0
    10f2:	e2 f7       	brpl	.-8      	; 0x10ec <GPIO_writePin+0xb0>
    10f4:	80 95       	com	r24
    10f6:	84 23       	and	r24, r20
    10f8:	8c 93       	st	X, r24
    10fa:	83 c0       	rjmp	.+262    	; 0x1202 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    10fc:	8b 81       	ldd	r24, Y+3	; 0x03
    10fe:	81 30       	cpi	r24, 0x01	; 1
    1100:	a1 f4       	brne	.+40     	; 0x112a <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1102:	a8 e3       	ldi	r26, 0x38	; 56
    1104:	b0 e0       	ldi	r27, 0x00	; 0
    1106:	e8 e3       	ldi	r30, 0x38	; 56
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	80 81       	ld	r24, Z
    110c:	48 2f       	mov	r20, r24
    110e:	8a 81       	ldd	r24, Y+2	; 0x02
    1110:	28 2f       	mov	r18, r24
    1112:	30 e0       	ldi	r19, 0x00	; 0
    1114:	81 e0       	ldi	r24, 0x01	; 1
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	02 2e       	mov	r0, r18
    111a:	02 c0       	rjmp	.+4      	; 0x1120 <GPIO_writePin+0xe4>
    111c:	88 0f       	add	r24, r24
    111e:	99 1f       	adc	r25, r25
    1120:	0a 94       	dec	r0
    1122:	e2 f7       	brpl	.-8      	; 0x111c <GPIO_writePin+0xe0>
    1124:	84 2b       	or	r24, r20
    1126:	8c 93       	st	X, r24
    1128:	6c c0       	rjmp	.+216    	; 0x1202 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    112a:	a8 e3       	ldi	r26, 0x38	; 56
    112c:	b0 e0       	ldi	r27, 0x00	; 0
    112e:	e8 e3       	ldi	r30, 0x38	; 56
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	80 81       	ld	r24, Z
    1134:	48 2f       	mov	r20, r24
    1136:	8a 81       	ldd	r24, Y+2	; 0x02
    1138:	28 2f       	mov	r18, r24
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	81 e0       	ldi	r24, 0x01	; 1
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	02 2e       	mov	r0, r18
    1142:	02 c0       	rjmp	.+4      	; 0x1148 <GPIO_writePin+0x10c>
    1144:	88 0f       	add	r24, r24
    1146:	99 1f       	adc	r25, r25
    1148:	0a 94       	dec	r0
    114a:	e2 f7       	brpl	.-8      	; 0x1144 <GPIO_writePin+0x108>
    114c:	80 95       	com	r24
    114e:	84 23       	and	r24, r20
    1150:	8c 93       	st	X, r24
    1152:	57 c0       	rjmp	.+174    	; 0x1202 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1154:	8b 81       	ldd	r24, Y+3	; 0x03
    1156:	81 30       	cpi	r24, 0x01	; 1
    1158:	a1 f4       	brne	.+40     	; 0x1182 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    115a:	a5 e3       	ldi	r26, 0x35	; 53
    115c:	b0 e0       	ldi	r27, 0x00	; 0
    115e:	e5 e3       	ldi	r30, 0x35	; 53
    1160:	f0 e0       	ldi	r31, 0x00	; 0
    1162:	80 81       	ld	r24, Z
    1164:	48 2f       	mov	r20, r24
    1166:	8a 81       	ldd	r24, Y+2	; 0x02
    1168:	28 2f       	mov	r18, r24
    116a:	30 e0       	ldi	r19, 0x00	; 0
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	02 2e       	mov	r0, r18
    1172:	02 c0       	rjmp	.+4      	; 0x1178 <GPIO_writePin+0x13c>
    1174:	88 0f       	add	r24, r24
    1176:	99 1f       	adc	r25, r25
    1178:	0a 94       	dec	r0
    117a:	e2 f7       	brpl	.-8      	; 0x1174 <GPIO_writePin+0x138>
    117c:	84 2b       	or	r24, r20
    117e:	8c 93       	st	X, r24
    1180:	40 c0       	rjmp	.+128    	; 0x1202 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1182:	a5 e3       	ldi	r26, 0x35	; 53
    1184:	b0 e0       	ldi	r27, 0x00	; 0
    1186:	e5 e3       	ldi	r30, 0x35	; 53
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	80 81       	ld	r24, Z
    118c:	48 2f       	mov	r20, r24
    118e:	8a 81       	ldd	r24, Y+2	; 0x02
    1190:	28 2f       	mov	r18, r24
    1192:	30 e0       	ldi	r19, 0x00	; 0
    1194:	81 e0       	ldi	r24, 0x01	; 1
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	02 2e       	mov	r0, r18
    119a:	02 c0       	rjmp	.+4      	; 0x11a0 <GPIO_writePin+0x164>
    119c:	88 0f       	add	r24, r24
    119e:	99 1f       	adc	r25, r25
    11a0:	0a 94       	dec	r0
    11a2:	e2 f7       	brpl	.-8      	; 0x119c <GPIO_writePin+0x160>
    11a4:	80 95       	com	r24
    11a6:	84 23       	and	r24, r20
    11a8:	8c 93       	st	X, r24
    11aa:	2b c0       	rjmp	.+86     	; 0x1202 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    11ac:	8b 81       	ldd	r24, Y+3	; 0x03
    11ae:	81 30       	cpi	r24, 0x01	; 1
    11b0:	a1 f4       	brne	.+40     	; 0x11da <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    11b2:	a2 e3       	ldi	r26, 0x32	; 50
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	e2 e3       	ldi	r30, 0x32	; 50
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	48 2f       	mov	r20, r24
    11be:	8a 81       	ldd	r24, Y+2	; 0x02
    11c0:	28 2f       	mov	r18, r24
    11c2:	30 e0       	ldi	r19, 0x00	; 0
    11c4:	81 e0       	ldi	r24, 0x01	; 1
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	02 2e       	mov	r0, r18
    11ca:	02 c0       	rjmp	.+4      	; 0x11d0 <GPIO_writePin+0x194>
    11cc:	88 0f       	add	r24, r24
    11ce:	99 1f       	adc	r25, r25
    11d0:	0a 94       	dec	r0
    11d2:	e2 f7       	brpl	.-8      	; 0x11cc <GPIO_writePin+0x190>
    11d4:	84 2b       	or	r24, r20
    11d6:	8c 93       	st	X, r24
    11d8:	14 c0       	rjmp	.+40     	; 0x1202 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    11da:	a2 e3       	ldi	r26, 0x32	; 50
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	e2 e3       	ldi	r30, 0x32	; 50
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
    11e4:	48 2f       	mov	r20, r24
    11e6:	8a 81       	ldd	r24, Y+2	; 0x02
    11e8:	28 2f       	mov	r18, r24
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	81 e0       	ldi	r24, 0x01	; 1
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	02 2e       	mov	r0, r18
    11f2:	02 c0       	rjmp	.+4      	; 0x11f8 <GPIO_writePin+0x1bc>
    11f4:	88 0f       	add	r24, r24
    11f6:	99 1f       	adc	r25, r25
    11f8:	0a 94       	dec	r0
    11fa:	e2 f7       	brpl	.-8      	; 0x11f4 <GPIO_writePin+0x1b8>
    11fc:	80 95       	com	r24
    11fe:	84 23       	and	r24, r20
    1200:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1202:	0f 90       	pop	r0
    1204:	0f 90       	pop	r0
    1206:	0f 90       	pop	r0
    1208:	0f 90       	pop	r0
    120a:	0f 90       	pop	r0
    120c:	cf 91       	pop	r28
    120e:	df 91       	pop	r29
    1210:	08 95       	ret

00001212 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1212:	df 93       	push	r29
    1214:	cf 93       	push	r28
    1216:	00 d0       	rcall	.+0      	; 0x1218 <GPIO_readPin+0x6>
    1218:	00 d0       	rcall	.+0      	; 0x121a <GPIO_readPin+0x8>
    121a:	0f 92       	push	r0
    121c:	cd b7       	in	r28, 0x3d	; 61
    121e:	de b7       	in	r29, 0x3e	; 62
    1220:	8a 83       	std	Y+2, r24	; 0x02
    1222:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1224:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1226:	8b 81       	ldd	r24, Y+3	; 0x03
    1228:	88 30       	cpi	r24, 0x08	; 8
    122a:	08 f0       	brcs	.+2      	; 0x122e <GPIO_readPin+0x1c>
    122c:	84 c0       	rjmp	.+264    	; 0x1336 <GPIO_readPin+0x124>
    122e:	8a 81       	ldd	r24, Y+2	; 0x02
    1230:	84 30       	cpi	r24, 0x04	; 4
    1232:	08 f0       	brcs	.+2      	; 0x1236 <GPIO_readPin+0x24>
    1234:	80 c0       	rjmp	.+256    	; 0x1336 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1236:	8a 81       	ldd	r24, Y+2	; 0x02
    1238:	28 2f       	mov	r18, r24
    123a:	30 e0       	ldi	r19, 0x00	; 0
    123c:	3d 83       	std	Y+5, r19	; 0x05
    123e:	2c 83       	std	Y+4, r18	; 0x04
    1240:	4c 81       	ldd	r20, Y+4	; 0x04
    1242:	5d 81       	ldd	r21, Y+5	; 0x05
    1244:	41 30       	cpi	r20, 0x01	; 1
    1246:	51 05       	cpc	r21, r1
    1248:	79 f1       	breq	.+94     	; 0x12a8 <GPIO_readPin+0x96>
    124a:	8c 81       	ldd	r24, Y+4	; 0x04
    124c:	9d 81       	ldd	r25, Y+5	; 0x05
    124e:	82 30       	cpi	r24, 0x02	; 2
    1250:	91 05       	cpc	r25, r1
    1252:	34 f4       	brge	.+12     	; 0x1260 <GPIO_readPin+0x4e>
    1254:	2c 81       	ldd	r18, Y+4	; 0x04
    1256:	3d 81       	ldd	r19, Y+5	; 0x05
    1258:	21 15       	cp	r18, r1
    125a:	31 05       	cpc	r19, r1
    125c:	69 f0       	breq	.+26     	; 0x1278 <GPIO_readPin+0x66>
    125e:	6b c0       	rjmp	.+214    	; 0x1336 <GPIO_readPin+0x124>
    1260:	4c 81       	ldd	r20, Y+4	; 0x04
    1262:	5d 81       	ldd	r21, Y+5	; 0x05
    1264:	42 30       	cpi	r20, 0x02	; 2
    1266:	51 05       	cpc	r21, r1
    1268:	b9 f1       	breq	.+110    	; 0x12d8 <GPIO_readPin+0xc6>
    126a:	8c 81       	ldd	r24, Y+4	; 0x04
    126c:	9d 81       	ldd	r25, Y+5	; 0x05
    126e:	83 30       	cpi	r24, 0x03	; 3
    1270:	91 05       	cpc	r25, r1
    1272:	09 f4       	brne	.+2      	; 0x1276 <GPIO_readPin+0x64>
    1274:	49 c0       	rjmp	.+146    	; 0x1308 <GPIO_readPin+0xf6>
    1276:	5f c0       	rjmp	.+190    	; 0x1336 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1278:	e9 e3       	ldi	r30, 0x39	; 57
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	80 81       	ld	r24, Z
    127e:	28 2f       	mov	r18, r24
    1280:	30 e0       	ldi	r19, 0x00	; 0
    1282:	8b 81       	ldd	r24, Y+3	; 0x03
    1284:	88 2f       	mov	r24, r24
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	a9 01       	movw	r20, r18
    128a:	02 c0       	rjmp	.+4      	; 0x1290 <GPIO_readPin+0x7e>
    128c:	55 95       	asr	r21
    128e:	47 95       	ror	r20
    1290:	8a 95       	dec	r24
    1292:	e2 f7       	brpl	.-8      	; 0x128c <GPIO_readPin+0x7a>
    1294:	ca 01       	movw	r24, r20
    1296:	81 70       	andi	r24, 0x01	; 1
    1298:	90 70       	andi	r25, 0x00	; 0
    129a:	88 23       	and	r24, r24
    129c:	19 f0       	breq	.+6      	; 0x12a4 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    129e:	81 e0       	ldi	r24, 0x01	; 1
    12a0:	89 83       	std	Y+1, r24	; 0x01
    12a2:	49 c0       	rjmp	.+146    	; 0x1336 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    12a4:	19 82       	std	Y+1, r1	; 0x01
    12a6:	47 c0       	rjmp	.+142    	; 0x1336 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    12a8:	e6 e3       	ldi	r30, 0x36	; 54
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	28 2f       	mov	r18, r24
    12b0:	30 e0       	ldi	r19, 0x00	; 0
    12b2:	8b 81       	ldd	r24, Y+3	; 0x03
    12b4:	88 2f       	mov	r24, r24
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	a9 01       	movw	r20, r18
    12ba:	02 c0       	rjmp	.+4      	; 0x12c0 <GPIO_readPin+0xae>
    12bc:	55 95       	asr	r21
    12be:	47 95       	ror	r20
    12c0:	8a 95       	dec	r24
    12c2:	e2 f7       	brpl	.-8      	; 0x12bc <GPIO_readPin+0xaa>
    12c4:	ca 01       	movw	r24, r20
    12c6:	81 70       	andi	r24, 0x01	; 1
    12c8:	90 70       	andi	r25, 0x00	; 0
    12ca:	88 23       	and	r24, r24
    12cc:	19 f0       	breq	.+6      	; 0x12d4 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	89 83       	std	Y+1, r24	; 0x01
    12d2:	31 c0       	rjmp	.+98     	; 0x1336 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    12d4:	19 82       	std	Y+1, r1	; 0x01
    12d6:	2f c0       	rjmp	.+94     	; 0x1336 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    12d8:	e3 e3       	ldi	r30, 0x33	; 51
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	28 2f       	mov	r18, r24
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	8b 81       	ldd	r24, Y+3	; 0x03
    12e4:	88 2f       	mov	r24, r24
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	a9 01       	movw	r20, r18
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <GPIO_readPin+0xde>
    12ec:	55 95       	asr	r21
    12ee:	47 95       	ror	r20
    12f0:	8a 95       	dec	r24
    12f2:	e2 f7       	brpl	.-8      	; 0x12ec <GPIO_readPin+0xda>
    12f4:	ca 01       	movw	r24, r20
    12f6:	81 70       	andi	r24, 0x01	; 1
    12f8:	90 70       	andi	r25, 0x00	; 0
    12fa:	88 23       	and	r24, r24
    12fc:	19 f0       	breq	.+6      	; 0x1304 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    12fe:	81 e0       	ldi	r24, 0x01	; 1
    1300:	89 83       	std	Y+1, r24	; 0x01
    1302:	19 c0       	rjmp	.+50     	; 0x1336 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1304:	19 82       	std	Y+1, r1	; 0x01
    1306:	17 c0       	rjmp	.+46     	; 0x1336 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1308:	e0 e3       	ldi	r30, 0x30	; 48
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	80 81       	ld	r24, Z
    130e:	28 2f       	mov	r18, r24
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	8b 81       	ldd	r24, Y+3	; 0x03
    1314:	88 2f       	mov	r24, r24
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	a9 01       	movw	r20, r18
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <GPIO_readPin+0x10e>
    131c:	55 95       	asr	r21
    131e:	47 95       	ror	r20
    1320:	8a 95       	dec	r24
    1322:	e2 f7       	brpl	.-8      	; 0x131c <GPIO_readPin+0x10a>
    1324:	ca 01       	movw	r24, r20
    1326:	81 70       	andi	r24, 0x01	; 1
    1328:	90 70       	andi	r25, 0x00	; 0
    132a:	88 23       	and	r24, r24
    132c:	19 f0       	breq	.+6      	; 0x1334 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	89 83       	std	Y+1, r24	; 0x01
    1332:	01 c0       	rjmp	.+2      	; 0x1336 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1334:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1336:	89 81       	ldd	r24, Y+1	; 0x01
}
    1338:	0f 90       	pop	r0
    133a:	0f 90       	pop	r0
    133c:	0f 90       	pop	r0
    133e:	0f 90       	pop	r0
    1340:	0f 90       	pop	r0
    1342:	cf 91       	pop	r28
    1344:	df 91       	pop	r29
    1346:	08 95       	ret

00001348 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1348:	df 93       	push	r29
    134a:	cf 93       	push	r28
    134c:	00 d0       	rcall	.+0      	; 0x134e <GPIO_setupPortDirection+0x6>
    134e:	00 d0       	rcall	.+0      	; 0x1350 <GPIO_setupPortDirection+0x8>
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
    1354:	89 83       	std	Y+1, r24	; 0x01
    1356:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1358:	89 81       	ldd	r24, Y+1	; 0x01
    135a:	84 30       	cpi	r24, 0x04	; 4
    135c:	90 f5       	brcc	.+100    	; 0x13c2 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    135e:	89 81       	ldd	r24, Y+1	; 0x01
    1360:	28 2f       	mov	r18, r24
    1362:	30 e0       	ldi	r19, 0x00	; 0
    1364:	3c 83       	std	Y+4, r19	; 0x04
    1366:	2b 83       	std	Y+3, r18	; 0x03
    1368:	8b 81       	ldd	r24, Y+3	; 0x03
    136a:	9c 81       	ldd	r25, Y+4	; 0x04
    136c:	81 30       	cpi	r24, 0x01	; 1
    136e:	91 05       	cpc	r25, r1
    1370:	d1 f0       	breq	.+52     	; 0x13a6 <GPIO_setupPortDirection+0x5e>
    1372:	2b 81       	ldd	r18, Y+3	; 0x03
    1374:	3c 81       	ldd	r19, Y+4	; 0x04
    1376:	22 30       	cpi	r18, 0x02	; 2
    1378:	31 05       	cpc	r19, r1
    137a:	2c f4       	brge	.+10     	; 0x1386 <GPIO_setupPortDirection+0x3e>
    137c:	8b 81       	ldd	r24, Y+3	; 0x03
    137e:	9c 81       	ldd	r25, Y+4	; 0x04
    1380:	00 97       	sbiw	r24, 0x00	; 0
    1382:	61 f0       	breq	.+24     	; 0x139c <GPIO_setupPortDirection+0x54>
    1384:	1e c0       	rjmp	.+60     	; 0x13c2 <GPIO_setupPortDirection+0x7a>
    1386:	2b 81       	ldd	r18, Y+3	; 0x03
    1388:	3c 81       	ldd	r19, Y+4	; 0x04
    138a:	22 30       	cpi	r18, 0x02	; 2
    138c:	31 05       	cpc	r19, r1
    138e:	81 f0       	breq	.+32     	; 0x13b0 <GPIO_setupPortDirection+0x68>
    1390:	8b 81       	ldd	r24, Y+3	; 0x03
    1392:	9c 81       	ldd	r25, Y+4	; 0x04
    1394:	83 30       	cpi	r24, 0x03	; 3
    1396:	91 05       	cpc	r25, r1
    1398:	81 f0       	breq	.+32     	; 0x13ba <GPIO_setupPortDirection+0x72>
    139a:	13 c0       	rjmp	.+38     	; 0x13c2 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    139c:	ea e3       	ldi	r30, 0x3A	; 58
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	8a 81       	ldd	r24, Y+2	; 0x02
    13a2:	80 83       	st	Z, r24
    13a4:	0e c0       	rjmp	.+28     	; 0x13c2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    13a6:	e7 e3       	ldi	r30, 0x37	; 55
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	8a 81       	ldd	r24, Y+2	; 0x02
    13ac:	80 83       	st	Z, r24
    13ae:	09 c0       	rjmp	.+18     	; 0x13c2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    13b0:	e4 e3       	ldi	r30, 0x34	; 52
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	8a 81       	ldd	r24, Y+2	; 0x02
    13b6:	80 83       	st	Z, r24
    13b8:	04 c0       	rjmp	.+8      	; 0x13c2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    13ba:	e1 e3       	ldi	r30, 0x31	; 49
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	8a 81       	ldd	r24, Y+2	; 0x02
    13c0:	80 83       	st	Z, r24
			break;
		}
	}
}
    13c2:	0f 90       	pop	r0
    13c4:	0f 90       	pop	r0
    13c6:	0f 90       	pop	r0
    13c8:	0f 90       	pop	r0
    13ca:	cf 91       	pop	r28
    13cc:	df 91       	pop	r29
    13ce:	08 95       	ret

000013d0 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    13d0:	df 93       	push	r29
    13d2:	cf 93       	push	r28
    13d4:	00 d0       	rcall	.+0      	; 0x13d6 <GPIO_writePort+0x6>
    13d6:	00 d0       	rcall	.+0      	; 0x13d8 <GPIO_writePort+0x8>
    13d8:	cd b7       	in	r28, 0x3d	; 61
    13da:	de b7       	in	r29, 0x3e	; 62
    13dc:	89 83       	std	Y+1, r24	; 0x01
    13de:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    13e0:	89 81       	ldd	r24, Y+1	; 0x01
    13e2:	84 30       	cpi	r24, 0x04	; 4
    13e4:	90 f5       	brcc	.+100    	; 0x144a <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    13e6:	89 81       	ldd	r24, Y+1	; 0x01
    13e8:	28 2f       	mov	r18, r24
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	3c 83       	std	Y+4, r19	; 0x04
    13ee:	2b 83       	std	Y+3, r18	; 0x03
    13f0:	8b 81       	ldd	r24, Y+3	; 0x03
    13f2:	9c 81       	ldd	r25, Y+4	; 0x04
    13f4:	81 30       	cpi	r24, 0x01	; 1
    13f6:	91 05       	cpc	r25, r1
    13f8:	d1 f0       	breq	.+52     	; 0x142e <GPIO_writePort+0x5e>
    13fa:	2b 81       	ldd	r18, Y+3	; 0x03
    13fc:	3c 81       	ldd	r19, Y+4	; 0x04
    13fe:	22 30       	cpi	r18, 0x02	; 2
    1400:	31 05       	cpc	r19, r1
    1402:	2c f4       	brge	.+10     	; 0x140e <GPIO_writePort+0x3e>
    1404:	8b 81       	ldd	r24, Y+3	; 0x03
    1406:	9c 81       	ldd	r25, Y+4	; 0x04
    1408:	00 97       	sbiw	r24, 0x00	; 0
    140a:	61 f0       	breq	.+24     	; 0x1424 <GPIO_writePort+0x54>
    140c:	1e c0       	rjmp	.+60     	; 0x144a <GPIO_writePort+0x7a>
    140e:	2b 81       	ldd	r18, Y+3	; 0x03
    1410:	3c 81       	ldd	r19, Y+4	; 0x04
    1412:	22 30       	cpi	r18, 0x02	; 2
    1414:	31 05       	cpc	r19, r1
    1416:	81 f0       	breq	.+32     	; 0x1438 <GPIO_writePort+0x68>
    1418:	8b 81       	ldd	r24, Y+3	; 0x03
    141a:	9c 81       	ldd	r25, Y+4	; 0x04
    141c:	83 30       	cpi	r24, 0x03	; 3
    141e:	91 05       	cpc	r25, r1
    1420:	81 f0       	breq	.+32     	; 0x1442 <GPIO_writePort+0x72>
    1422:	13 c0       	rjmp	.+38     	; 0x144a <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1424:	eb e3       	ldi	r30, 0x3B	; 59
    1426:	f0 e0       	ldi	r31, 0x00	; 0
    1428:	8a 81       	ldd	r24, Y+2	; 0x02
    142a:	80 83       	st	Z, r24
    142c:	0e c0       	rjmp	.+28     	; 0x144a <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    142e:	e8 e3       	ldi	r30, 0x38	; 56
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	8a 81       	ldd	r24, Y+2	; 0x02
    1434:	80 83       	st	Z, r24
    1436:	09 c0       	rjmp	.+18     	; 0x144a <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1438:	e5 e3       	ldi	r30, 0x35	; 53
    143a:	f0 e0       	ldi	r31, 0x00	; 0
    143c:	8a 81       	ldd	r24, Y+2	; 0x02
    143e:	80 83       	st	Z, r24
    1440:	04 c0       	rjmp	.+8      	; 0x144a <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1442:	e2 e3       	ldi	r30, 0x32	; 50
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	8a 81       	ldd	r24, Y+2	; 0x02
    1448:	80 83       	st	Z, r24
			break;
		}
	}
}
    144a:	0f 90       	pop	r0
    144c:	0f 90       	pop	r0
    144e:	0f 90       	pop	r0
    1450:	0f 90       	pop	r0
    1452:	cf 91       	pop	r28
    1454:	df 91       	pop	r29
    1456:	08 95       	ret

00001458 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1458:	df 93       	push	r29
    145a:	cf 93       	push	r28
    145c:	00 d0       	rcall	.+0      	; 0x145e <GPIO_readPort+0x6>
    145e:	00 d0       	rcall	.+0      	; 0x1460 <GPIO_readPort+0x8>
    1460:	cd b7       	in	r28, 0x3d	; 61
    1462:	de b7       	in	r29, 0x3e	; 62
    1464:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1466:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1468:	8a 81       	ldd	r24, Y+2	; 0x02
    146a:	84 30       	cpi	r24, 0x04	; 4
    146c:	90 f5       	brcc	.+100    	; 0x14d2 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    146e:	8a 81       	ldd	r24, Y+2	; 0x02
    1470:	28 2f       	mov	r18, r24
    1472:	30 e0       	ldi	r19, 0x00	; 0
    1474:	3c 83       	std	Y+4, r19	; 0x04
    1476:	2b 83       	std	Y+3, r18	; 0x03
    1478:	8b 81       	ldd	r24, Y+3	; 0x03
    147a:	9c 81       	ldd	r25, Y+4	; 0x04
    147c:	81 30       	cpi	r24, 0x01	; 1
    147e:	91 05       	cpc	r25, r1
    1480:	d1 f0       	breq	.+52     	; 0x14b6 <GPIO_readPort+0x5e>
    1482:	2b 81       	ldd	r18, Y+3	; 0x03
    1484:	3c 81       	ldd	r19, Y+4	; 0x04
    1486:	22 30       	cpi	r18, 0x02	; 2
    1488:	31 05       	cpc	r19, r1
    148a:	2c f4       	brge	.+10     	; 0x1496 <GPIO_readPort+0x3e>
    148c:	8b 81       	ldd	r24, Y+3	; 0x03
    148e:	9c 81       	ldd	r25, Y+4	; 0x04
    1490:	00 97       	sbiw	r24, 0x00	; 0
    1492:	61 f0       	breq	.+24     	; 0x14ac <GPIO_readPort+0x54>
    1494:	1e c0       	rjmp	.+60     	; 0x14d2 <GPIO_readPort+0x7a>
    1496:	2b 81       	ldd	r18, Y+3	; 0x03
    1498:	3c 81       	ldd	r19, Y+4	; 0x04
    149a:	22 30       	cpi	r18, 0x02	; 2
    149c:	31 05       	cpc	r19, r1
    149e:	81 f0       	breq	.+32     	; 0x14c0 <GPIO_readPort+0x68>
    14a0:	8b 81       	ldd	r24, Y+3	; 0x03
    14a2:	9c 81       	ldd	r25, Y+4	; 0x04
    14a4:	83 30       	cpi	r24, 0x03	; 3
    14a6:	91 05       	cpc	r25, r1
    14a8:	81 f0       	breq	.+32     	; 0x14ca <GPIO_readPort+0x72>
    14aa:	13 c0       	rjmp	.+38     	; 0x14d2 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    14ac:	e9 e3       	ldi	r30, 0x39	; 57
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 81       	ld	r24, Z
    14b2:	89 83       	std	Y+1, r24	; 0x01
    14b4:	0e c0       	rjmp	.+28     	; 0x14d2 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    14b6:	e6 e3       	ldi	r30, 0x36	; 54
    14b8:	f0 e0       	ldi	r31, 0x00	; 0
    14ba:	80 81       	ld	r24, Z
    14bc:	89 83       	std	Y+1, r24	; 0x01
    14be:	09 c0       	rjmp	.+18     	; 0x14d2 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    14c0:	e3 e3       	ldi	r30, 0x33	; 51
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	89 83       	std	Y+1, r24	; 0x01
    14c8:	04 c0       	rjmp	.+8      	; 0x14d2 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    14ca:	e0 e3       	ldi	r30, 0x30	; 48
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    14d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    14d4:	0f 90       	pop	r0
    14d6:	0f 90       	pop	r0
    14d8:	0f 90       	pop	r0
    14da:	0f 90       	pop	r0
    14dc:	cf 91       	pop	r28
    14de:	df 91       	pop	r29
    14e0:	08 95       	ret

000014e2 <LCD_init>:
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void)
{
    14e2:	df 93       	push	r29
    14e4:	cf 93       	push	r28
    14e6:	cd b7       	in	r28, 0x3d	; 61
    14e8:	de b7       	in	r29, 0x3e	; 62
    14ea:	2e 97       	sbiw	r28, 0x0e	; 14
    14ec:	0f b6       	in	r0, 0x3f	; 63
    14ee:	f8 94       	cli
    14f0:	de bf       	out	0x3e, r29	; 62
    14f2:	0f be       	out	0x3f, r0	; 63
    14f4:	cd bf       	out	0x3d, r28	; 61
	/* Configure the direction for RS and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,PIN_OUTPUT);
    14f6:	81 e0       	ldi	r24, 0x01	; 1
    14f8:	60 e0       	ldi	r22, 0x00	; 0
    14fa:	41 e0       	ldi	r20, 0x01	; 1
    14fc:	0e 94 33 07 	call	0xe66	; 0xe66 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_E_PORT_ID,LCD_E_PIN_ID,PIN_OUTPUT);
    1500:	81 e0       	ldi	r24, 0x01	; 1
    1502:	62 e0       	ldi	r22, 0x02	; 2
    1504:	41 e0       	ldi	r20, 0x01	; 1
    1506:	0e 94 33 07 	call	0xe66	; 0xe66 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_RW_PORT_ID,LCD_RW_PIN_ID,PIN_OUTPUT);
    150a:	81 e0       	ldi	r24, 0x01	; 1
    150c:	61 e0       	ldi	r22, 0x01	; 1
    150e:	41 e0       	ldi	r20, 0x01	; 1
    1510:	0e 94 33 07 	call	0xe66	; 0xe66 <GPIO_setupPinDirection>
    1514:	80 e0       	ldi	r24, 0x00	; 0
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	a0 ea       	ldi	r26, 0xA0	; 160
    151a:	b1 e4       	ldi	r27, 0x41	; 65
    151c:	8b 87       	std	Y+11, r24	; 0x0b
    151e:	9c 87       	std	Y+12, r25	; 0x0c
    1520:	ad 87       	std	Y+13, r26	; 0x0d
    1522:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1524:	6b 85       	ldd	r22, Y+11	; 0x0b
    1526:	7c 85       	ldd	r23, Y+12	; 0x0c
    1528:	8d 85       	ldd	r24, Y+13	; 0x0d
    152a:	9e 85       	ldd	r25, Y+14	; 0x0e
    152c:	20 e0       	ldi	r18, 0x00	; 0
    152e:	30 e0       	ldi	r19, 0x00	; 0
    1530:	4a ef       	ldi	r20, 0xFA	; 250
    1532:	54 e4       	ldi	r21, 0x44	; 68
    1534:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1538:	dc 01       	movw	r26, r24
    153a:	cb 01       	movw	r24, r22
    153c:	8f 83       	std	Y+7, r24	; 0x07
    153e:	98 87       	std	Y+8, r25	; 0x08
    1540:	a9 87       	std	Y+9, r26	; 0x09
    1542:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1544:	6f 81       	ldd	r22, Y+7	; 0x07
    1546:	78 85       	ldd	r23, Y+8	; 0x08
    1548:	89 85       	ldd	r24, Y+9	; 0x09
    154a:	9a 85       	ldd	r25, Y+10	; 0x0a
    154c:	20 e0       	ldi	r18, 0x00	; 0
    154e:	30 e0       	ldi	r19, 0x00	; 0
    1550:	40 e8       	ldi	r20, 0x80	; 128
    1552:	5f e3       	ldi	r21, 0x3F	; 63
    1554:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1558:	88 23       	and	r24, r24
    155a:	2c f4       	brge	.+10     	; 0x1566 <LCD_init+0x84>
		__ticks = 1;
    155c:	81 e0       	ldi	r24, 0x01	; 1
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	9e 83       	std	Y+6, r25	; 0x06
    1562:	8d 83       	std	Y+5, r24	; 0x05
    1564:	3f c0       	rjmp	.+126    	; 0x15e4 <LCD_init+0x102>
	else if (__tmp > 65535)
    1566:	6f 81       	ldd	r22, Y+7	; 0x07
    1568:	78 85       	ldd	r23, Y+8	; 0x08
    156a:	89 85       	ldd	r24, Y+9	; 0x09
    156c:	9a 85       	ldd	r25, Y+10	; 0x0a
    156e:	20 e0       	ldi	r18, 0x00	; 0
    1570:	3f ef       	ldi	r19, 0xFF	; 255
    1572:	4f e7       	ldi	r20, 0x7F	; 127
    1574:	57 e4       	ldi	r21, 0x47	; 71
    1576:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    157a:	18 16       	cp	r1, r24
    157c:	4c f5       	brge	.+82     	; 0x15d0 <LCD_init+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    157e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1580:	7c 85       	ldd	r23, Y+12	; 0x0c
    1582:	8d 85       	ldd	r24, Y+13	; 0x0d
    1584:	9e 85       	ldd	r25, Y+14	; 0x0e
    1586:	20 e0       	ldi	r18, 0x00	; 0
    1588:	30 e0       	ldi	r19, 0x00	; 0
    158a:	40 e2       	ldi	r20, 0x20	; 32
    158c:	51 e4       	ldi	r21, 0x41	; 65
    158e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1592:	dc 01       	movw	r26, r24
    1594:	cb 01       	movw	r24, r22
    1596:	bc 01       	movw	r22, r24
    1598:	cd 01       	movw	r24, r26
    159a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    159e:	dc 01       	movw	r26, r24
    15a0:	cb 01       	movw	r24, r22
    15a2:	9e 83       	std	Y+6, r25	; 0x06
    15a4:	8d 83       	std	Y+5, r24	; 0x05
    15a6:	0f c0       	rjmp	.+30     	; 0x15c6 <LCD_init+0xe4>
    15a8:	88 ec       	ldi	r24, 0xC8	; 200
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	9c 83       	std	Y+4, r25	; 0x04
    15ae:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    15b0:	8b 81       	ldd	r24, Y+3	; 0x03
    15b2:	9c 81       	ldd	r25, Y+4	; 0x04
    15b4:	01 97       	sbiw	r24, 0x01	; 1
    15b6:	f1 f7       	brne	.-4      	; 0x15b4 <LCD_init+0xd2>
    15b8:	9c 83       	std	Y+4, r25	; 0x04
    15ba:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15bc:	8d 81       	ldd	r24, Y+5	; 0x05
    15be:	9e 81       	ldd	r25, Y+6	; 0x06
    15c0:	01 97       	sbiw	r24, 0x01	; 1
    15c2:	9e 83       	std	Y+6, r25	; 0x06
    15c4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15c6:	8d 81       	ldd	r24, Y+5	; 0x05
    15c8:	9e 81       	ldd	r25, Y+6	; 0x06
    15ca:	00 97       	sbiw	r24, 0x00	; 0
    15cc:	69 f7       	brne	.-38     	; 0x15a8 <LCD_init+0xc6>
    15ce:	14 c0       	rjmp	.+40     	; 0x15f8 <LCD_init+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15d0:	6f 81       	ldd	r22, Y+7	; 0x07
    15d2:	78 85       	ldd	r23, Y+8	; 0x08
    15d4:	89 85       	ldd	r24, Y+9	; 0x09
    15d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    15d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15dc:	dc 01       	movw	r26, r24
    15de:	cb 01       	movw	r24, r22
    15e0:	9e 83       	std	Y+6, r25	; 0x06
    15e2:	8d 83       	std	Y+5, r24	; 0x05
    15e4:	8d 81       	ldd	r24, Y+5	; 0x05
    15e6:	9e 81       	ldd	r25, Y+6	; 0x06
    15e8:	9a 83       	std	Y+2, r25	; 0x02
    15ea:	89 83       	std	Y+1, r24	; 0x01
    15ec:	89 81       	ldd	r24, Y+1	; 0x01
    15ee:	9a 81       	ldd	r25, Y+2	; 0x02
    15f0:	01 97       	sbiw	r24, 0x01	; 1
    15f2:	f1 f7       	brne	.-4      	; 0x15f0 <LCD_init+0x10e>
    15f4:	9a 83       	std	Y+2, r25	; 0x02
    15f6:	89 83       	std	Y+1, r24	; 0x01
	/* use 2-lines LCD + 4-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE);

#elif(LCD_DATA_BITS_MODE == 8)
	/* Configure the data port as output port */
	GPIO_setupPortDirection(LCD_DATA_PORT_ID,PORT_OUTPUT);
    15f8:	80 e0       	ldi	r24, 0x00	; 0
    15fa:	6f ef       	ldi	r22, 0xFF	; 255
    15fc:	0e 94 a4 09 	call	0x1348	; 0x1348 <GPIO_setupPortDirection>

	/* use 2-lines LCD + 8-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE);
    1600:	88 e3       	ldi	r24, 0x38	; 56
    1602:	0e 94 12 0b 	call	0x1624	; 0x1624 <LCD_sendCommand>

#endif

	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
    1606:	8c e0       	ldi	r24, 0x0C	; 12
    1608:	0e 94 12 0b 	call	0x1624	; 0x1624 <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
    160c:	81 e0       	ldi	r24, 0x01	; 1
    160e:	0e 94 12 0b 	call	0x1624	; 0x1624 <LCD_sendCommand>
}
    1612:	2e 96       	adiw	r28, 0x0e	; 14
    1614:	0f b6       	in	r0, 0x3f	; 63
    1616:	f8 94       	cli
    1618:	de bf       	out	0x3e, r29	; 62
    161a:	0f be       	out	0x3f, r0	; 63
    161c:	cd bf       	out	0x3d, r28	; 61
    161e:	cf 91       	pop	r28
    1620:	df 91       	pop	r29
    1622:	08 95       	ret

00001624 <LCD_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(uint8 command)
{
    1624:	df 93       	push	r29
    1626:	cf 93       	push	r28
    1628:	cd b7       	in	r28, 0x3d	; 61
    162a:	de b7       	in	r29, 0x3e	; 62
    162c:	e9 97       	sbiw	r28, 0x39	; 57
    162e:	0f b6       	in	r0, 0x3f	; 63
    1630:	f8 94       	cli
    1632:	de bf       	out	0x3e, r29	; 62
    1634:	0f be       	out	0x3f, r0	; 63
    1636:	cd bf       	out	0x3d, r28	; 61
    1638:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW); /* Instruction Mode RS=0 */
    163a:	81 e0       	ldi	r24, 0x01	; 1
    163c:	60 e0       	ldi	r22, 0x00	; 0
    163e:	40 e0       	ldi	r20, 0x00	; 0
    1640:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
    1644:	80 e0       	ldi	r24, 0x00	; 0
    1646:	90 e0       	ldi	r25, 0x00	; 0
    1648:	a0 e8       	ldi	r26, 0x80	; 128
    164a:	bf e3       	ldi	r27, 0x3F	; 63
    164c:	8d ab       	std	Y+53, r24	; 0x35
    164e:	9e ab       	std	Y+54, r25	; 0x36
    1650:	af ab       	std	Y+55, r26	; 0x37
    1652:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1654:	6d a9       	ldd	r22, Y+53	; 0x35
    1656:	7e a9       	ldd	r23, Y+54	; 0x36
    1658:	8f a9       	ldd	r24, Y+55	; 0x37
    165a:	98 ad       	ldd	r25, Y+56	; 0x38
    165c:	20 e0       	ldi	r18, 0x00	; 0
    165e:	30 e0       	ldi	r19, 0x00	; 0
    1660:	4a ef       	ldi	r20, 0xFA	; 250
    1662:	54 e4       	ldi	r21, 0x44	; 68
    1664:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1668:	dc 01       	movw	r26, r24
    166a:	cb 01       	movw	r24, r22
    166c:	89 ab       	std	Y+49, r24	; 0x31
    166e:	9a ab       	std	Y+50, r25	; 0x32
    1670:	ab ab       	std	Y+51, r26	; 0x33
    1672:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1674:	69 a9       	ldd	r22, Y+49	; 0x31
    1676:	7a a9       	ldd	r23, Y+50	; 0x32
    1678:	8b a9       	ldd	r24, Y+51	; 0x33
    167a:	9c a9       	ldd	r25, Y+52	; 0x34
    167c:	20 e0       	ldi	r18, 0x00	; 0
    167e:	30 e0       	ldi	r19, 0x00	; 0
    1680:	40 e8       	ldi	r20, 0x80	; 128
    1682:	5f e3       	ldi	r21, 0x3F	; 63
    1684:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1688:	88 23       	and	r24, r24
    168a:	2c f4       	brge	.+10     	; 0x1696 <LCD_sendCommand+0x72>
		__ticks = 1;
    168c:	81 e0       	ldi	r24, 0x01	; 1
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	98 ab       	std	Y+48, r25	; 0x30
    1692:	8f a7       	std	Y+47, r24	; 0x2f
    1694:	3f c0       	rjmp	.+126    	; 0x1714 <LCD_sendCommand+0xf0>
	else if (__tmp > 65535)
    1696:	69 a9       	ldd	r22, Y+49	; 0x31
    1698:	7a a9       	ldd	r23, Y+50	; 0x32
    169a:	8b a9       	ldd	r24, Y+51	; 0x33
    169c:	9c a9       	ldd	r25, Y+52	; 0x34
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	3f ef       	ldi	r19, 0xFF	; 255
    16a2:	4f e7       	ldi	r20, 0x7F	; 127
    16a4:	57 e4       	ldi	r21, 0x47	; 71
    16a6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    16aa:	18 16       	cp	r1, r24
    16ac:	4c f5       	brge	.+82     	; 0x1700 <LCD_sendCommand+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16ae:	6d a9       	ldd	r22, Y+53	; 0x35
    16b0:	7e a9       	ldd	r23, Y+54	; 0x36
    16b2:	8f a9       	ldd	r24, Y+55	; 0x37
    16b4:	98 ad       	ldd	r25, Y+56	; 0x38
    16b6:	20 e0       	ldi	r18, 0x00	; 0
    16b8:	30 e0       	ldi	r19, 0x00	; 0
    16ba:	40 e2       	ldi	r20, 0x20	; 32
    16bc:	51 e4       	ldi	r21, 0x41	; 65
    16be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16c2:	dc 01       	movw	r26, r24
    16c4:	cb 01       	movw	r24, r22
    16c6:	bc 01       	movw	r22, r24
    16c8:	cd 01       	movw	r24, r26
    16ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16ce:	dc 01       	movw	r26, r24
    16d0:	cb 01       	movw	r24, r22
    16d2:	98 ab       	std	Y+48, r25	; 0x30
    16d4:	8f a7       	std	Y+47, r24	; 0x2f
    16d6:	0f c0       	rjmp	.+30     	; 0x16f6 <LCD_sendCommand+0xd2>
    16d8:	88 ec       	ldi	r24, 0xC8	; 200
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	9e a7       	std	Y+46, r25	; 0x2e
    16de:	8d a7       	std	Y+45, r24	; 0x2d
    16e0:	8d a5       	ldd	r24, Y+45	; 0x2d
    16e2:	9e a5       	ldd	r25, Y+46	; 0x2e
    16e4:	01 97       	sbiw	r24, 0x01	; 1
    16e6:	f1 f7       	brne	.-4      	; 0x16e4 <LCD_sendCommand+0xc0>
    16e8:	9e a7       	std	Y+46, r25	; 0x2e
    16ea:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16ec:	8f a5       	ldd	r24, Y+47	; 0x2f
    16ee:	98 a9       	ldd	r25, Y+48	; 0x30
    16f0:	01 97       	sbiw	r24, 0x01	; 1
    16f2:	98 ab       	std	Y+48, r25	; 0x30
    16f4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16f6:	8f a5       	ldd	r24, Y+47	; 0x2f
    16f8:	98 a9       	ldd	r25, Y+48	; 0x30
    16fa:	00 97       	sbiw	r24, 0x00	; 0
    16fc:	69 f7       	brne	.-38     	; 0x16d8 <LCD_sendCommand+0xb4>
    16fe:	14 c0       	rjmp	.+40     	; 0x1728 <LCD_sendCommand+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1700:	69 a9       	ldd	r22, Y+49	; 0x31
    1702:	7a a9       	ldd	r23, Y+50	; 0x32
    1704:	8b a9       	ldd	r24, Y+51	; 0x33
    1706:	9c a9       	ldd	r25, Y+52	; 0x34
    1708:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    170c:	dc 01       	movw	r26, r24
    170e:	cb 01       	movw	r24, r22
    1710:	98 ab       	std	Y+48, r25	; 0x30
    1712:	8f a7       	std	Y+47, r24	; 0x2f
    1714:	8f a5       	ldd	r24, Y+47	; 0x2f
    1716:	98 a9       	ldd	r25, Y+48	; 0x30
    1718:	9c a7       	std	Y+44, r25	; 0x2c
    171a:	8b a7       	std	Y+43, r24	; 0x2b
    171c:	8b a5       	ldd	r24, Y+43	; 0x2b
    171e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1720:	01 97       	sbiw	r24, 0x01	; 1
    1722:	f1 f7       	brne	.-4      	; 0x1720 <LCD_sendCommand+0xfc>
    1724:	9c a7       	std	Y+44, r25	; 0x2c
    1726:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1728:	81 e0       	ldi	r24, 0x01	; 1
    172a:	62 e0       	ldi	r22, 0x02	; 2
    172c:	41 e0       	ldi	r20, 0x01	; 1
    172e:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
    1732:	80 e0       	ldi	r24, 0x00	; 0
    1734:	90 e0       	ldi	r25, 0x00	; 0
    1736:	a0 e8       	ldi	r26, 0x80	; 128
    1738:	bf e3       	ldi	r27, 0x3F	; 63
    173a:	8f a3       	std	Y+39, r24	; 0x27
    173c:	98 a7       	std	Y+40, r25	; 0x28
    173e:	a9 a7       	std	Y+41, r26	; 0x29
    1740:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1742:	6f a1       	ldd	r22, Y+39	; 0x27
    1744:	78 a5       	ldd	r23, Y+40	; 0x28
    1746:	89 a5       	ldd	r24, Y+41	; 0x29
    1748:	9a a5       	ldd	r25, Y+42	; 0x2a
    174a:	20 e0       	ldi	r18, 0x00	; 0
    174c:	30 e0       	ldi	r19, 0x00	; 0
    174e:	4a ef       	ldi	r20, 0xFA	; 250
    1750:	54 e4       	ldi	r21, 0x44	; 68
    1752:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1756:	dc 01       	movw	r26, r24
    1758:	cb 01       	movw	r24, r22
    175a:	8b a3       	std	Y+35, r24	; 0x23
    175c:	9c a3       	std	Y+36, r25	; 0x24
    175e:	ad a3       	std	Y+37, r26	; 0x25
    1760:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1762:	6b a1       	ldd	r22, Y+35	; 0x23
    1764:	7c a1       	ldd	r23, Y+36	; 0x24
    1766:	8d a1       	ldd	r24, Y+37	; 0x25
    1768:	9e a1       	ldd	r25, Y+38	; 0x26
    176a:	20 e0       	ldi	r18, 0x00	; 0
    176c:	30 e0       	ldi	r19, 0x00	; 0
    176e:	40 e8       	ldi	r20, 0x80	; 128
    1770:	5f e3       	ldi	r21, 0x3F	; 63
    1772:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1776:	88 23       	and	r24, r24
    1778:	2c f4       	brge	.+10     	; 0x1784 <LCD_sendCommand+0x160>
		__ticks = 1;
    177a:	81 e0       	ldi	r24, 0x01	; 1
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	9a a3       	std	Y+34, r25	; 0x22
    1780:	89 a3       	std	Y+33, r24	; 0x21
    1782:	3f c0       	rjmp	.+126    	; 0x1802 <LCD_sendCommand+0x1de>
	else if (__tmp > 65535)
    1784:	6b a1       	ldd	r22, Y+35	; 0x23
    1786:	7c a1       	ldd	r23, Y+36	; 0x24
    1788:	8d a1       	ldd	r24, Y+37	; 0x25
    178a:	9e a1       	ldd	r25, Y+38	; 0x26
    178c:	20 e0       	ldi	r18, 0x00	; 0
    178e:	3f ef       	ldi	r19, 0xFF	; 255
    1790:	4f e7       	ldi	r20, 0x7F	; 127
    1792:	57 e4       	ldi	r21, 0x47	; 71
    1794:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1798:	18 16       	cp	r1, r24
    179a:	4c f5       	brge	.+82     	; 0x17ee <LCD_sendCommand+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    179c:	6f a1       	ldd	r22, Y+39	; 0x27
    179e:	78 a5       	ldd	r23, Y+40	; 0x28
    17a0:	89 a5       	ldd	r24, Y+41	; 0x29
    17a2:	9a a5       	ldd	r25, Y+42	; 0x2a
    17a4:	20 e0       	ldi	r18, 0x00	; 0
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	40 e2       	ldi	r20, 0x20	; 32
    17aa:	51 e4       	ldi	r21, 0x41	; 65
    17ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17b0:	dc 01       	movw	r26, r24
    17b2:	cb 01       	movw	r24, r22
    17b4:	bc 01       	movw	r22, r24
    17b6:	cd 01       	movw	r24, r26
    17b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17bc:	dc 01       	movw	r26, r24
    17be:	cb 01       	movw	r24, r22
    17c0:	9a a3       	std	Y+34, r25	; 0x22
    17c2:	89 a3       	std	Y+33, r24	; 0x21
    17c4:	0f c0       	rjmp	.+30     	; 0x17e4 <LCD_sendCommand+0x1c0>
    17c6:	88 ec       	ldi	r24, 0xC8	; 200
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	98 a3       	std	Y+32, r25	; 0x20
    17cc:	8f 8f       	std	Y+31, r24	; 0x1f
    17ce:	8f 8d       	ldd	r24, Y+31	; 0x1f
    17d0:	98 a1       	ldd	r25, Y+32	; 0x20
    17d2:	01 97       	sbiw	r24, 0x01	; 1
    17d4:	f1 f7       	brne	.-4      	; 0x17d2 <LCD_sendCommand+0x1ae>
    17d6:	98 a3       	std	Y+32, r25	; 0x20
    17d8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17da:	89 a1       	ldd	r24, Y+33	; 0x21
    17dc:	9a a1       	ldd	r25, Y+34	; 0x22
    17de:	01 97       	sbiw	r24, 0x01	; 1
    17e0:	9a a3       	std	Y+34, r25	; 0x22
    17e2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17e4:	89 a1       	ldd	r24, Y+33	; 0x21
    17e6:	9a a1       	ldd	r25, Y+34	; 0x22
    17e8:	00 97       	sbiw	r24, 0x00	; 0
    17ea:	69 f7       	brne	.-38     	; 0x17c6 <LCD_sendCommand+0x1a2>
    17ec:	14 c0       	rjmp	.+40     	; 0x1816 <LCD_sendCommand+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17ee:	6b a1       	ldd	r22, Y+35	; 0x23
    17f0:	7c a1       	ldd	r23, Y+36	; 0x24
    17f2:	8d a1       	ldd	r24, Y+37	; 0x25
    17f4:	9e a1       	ldd	r25, Y+38	; 0x26
    17f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17fa:	dc 01       	movw	r26, r24
    17fc:	cb 01       	movw	r24, r22
    17fe:	9a a3       	std	Y+34, r25	; 0x22
    1800:	89 a3       	std	Y+33, r24	; 0x21
    1802:	89 a1       	ldd	r24, Y+33	; 0x21
    1804:	9a a1       	ldd	r25, Y+34	; 0x22
    1806:	9e 8f       	std	Y+30, r25	; 0x1e
    1808:	8d 8f       	std	Y+29, r24	; 0x1d
    180a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    180c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    180e:	01 97       	sbiw	r24, 0x01	; 1
    1810:	f1 f7       	brne	.-4      	; 0x180e <LCD_sendCommand+0x1ea>
    1812:	9e 8f       	std	Y+30, r25	; 0x1e
    1814:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID,command); /* out the required command to the data bus D0 --> D7 */
    1816:	80 e0       	ldi	r24, 0x00	; 0
    1818:	69 ad       	ldd	r22, Y+57	; 0x39
    181a:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <GPIO_writePort>
    181e:	80 e0       	ldi	r24, 0x00	; 0
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	a0 e8       	ldi	r26, 0x80	; 128
    1824:	bf e3       	ldi	r27, 0x3F	; 63
    1826:	89 8f       	std	Y+25, r24	; 0x19
    1828:	9a 8f       	std	Y+26, r25	; 0x1a
    182a:	ab 8f       	std	Y+27, r26	; 0x1b
    182c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    182e:	69 8d       	ldd	r22, Y+25	; 0x19
    1830:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1832:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1834:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1836:	20 e0       	ldi	r18, 0x00	; 0
    1838:	30 e0       	ldi	r19, 0x00	; 0
    183a:	4a ef       	ldi	r20, 0xFA	; 250
    183c:	54 e4       	ldi	r21, 0x44	; 68
    183e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1842:	dc 01       	movw	r26, r24
    1844:	cb 01       	movw	r24, r22
    1846:	8d 8b       	std	Y+21, r24	; 0x15
    1848:	9e 8b       	std	Y+22, r25	; 0x16
    184a:	af 8b       	std	Y+23, r26	; 0x17
    184c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    184e:	6d 89       	ldd	r22, Y+21	; 0x15
    1850:	7e 89       	ldd	r23, Y+22	; 0x16
    1852:	8f 89       	ldd	r24, Y+23	; 0x17
    1854:	98 8d       	ldd	r25, Y+24	; 0x18
    1856:	20 e0       	ldi	r18, 0x00	; 0
    1858:	30 e0       	ldi	r19, 0x00	; 0
    185a:	40 e8       	ldi	r20, 0x80	; 128
    185c:	5f e3       	ldi	r21, 0x3F	; 63
    185e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1862:	88 23       	and	r24, r24
    1864:	2c f4       	brge	.+10     	; 0x1870 <LCD_sendCommand+0x24c>
		__ticks = 1;
    1866:	81 e0       	ldi	r24, 0x01	; 1
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	9c 8b       	std	Y+20, r25	; 0x14
    186c:	8b 8b       	std	Y+19, r24	; 0x13
    186e:	3f c0       	rjmp	.+126    	; 0x18ee <LCD_sendCommand+0x2ca>
	else if (__tmp > 65535)
    1870:	6d 89       	ldd	r22, Y+21	; 0x15
    1872:	7e 89       	ldd	r23, Y+22	; 0x16
    1874:	8f 89       	ldd	r24, Y+23	; 0x17
    1876:	98 8d       	ldd	r25, Y+24	; 0x18
    1878:	20 e0       	ldi	r18, 0x00	; 0
    187a:	3f ef       	ldi	r19, 0xFF	; 255
    187c:	4f e7       	ldi	r20, 0x7F	; 127
    187e:	57 e4       	ldi	r21, 0x47	; 71
    1880:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1884:	18 16       	cp	r1, r24
    1886:	4c f5       	brge	.+82     	; 0x18da <LCD_sendCommand+0x2b6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1888:	69 8d       	ldd	r22, Y+25	; 0x19
    188a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    188c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    188e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1890:	20 e0       	ldi	r18, 0x00	; 0
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	40 e2       	ldi	r20, 0x20	; 32
    1896:	51 e4       	ldi	r21, 0x41	; 65
    1898:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    189c:	dc 01       	movw	r26, r24
    189e:	cb 01       	movw	r24, r22
    18a0:	bc 01       	movw	r22, r24
    18a2:	cd 01       	movw	r24, r26
    18a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18a8:	dc 01       	movw	r26, r24
    18aa:	cb 01       	movw	r24, r22
    18ac:	9c 8b       	std	Y+20, r25	; 0x14
    18ae:	8b 8b       	std	Y+19, r24	; 0x13
    18b0:	0f c0       	rjmp	.+30     	; 0x18d0 <LCD_sendCommand+0x2ac>
    18b2:	88 ec       	ldi	r24, 0xC8	; 200
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	9a 8b       	std	Y+18, r25	; 0x12
    18b8:	89 8b       	std	Y+17, r24	; 0x11
    18ba:	89 89       	ldd	r24, Y+17	; 0x11
    18bc:	9a 89       	ldd	r25, Y+18	; 0x12
    18be:	01 97       	sbiw	r24, 0x01	; 1
    18c0:	f1 f7       	brne	.-4      	; 0x18be <LCD_sendCommand+0x29a>
    18c2:	9a 8b       	std	Y+18, r25	; 0x12
    18c4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18c6:	8b 89       	ldd	r24, Y+19	; 0x13
    18c8:	9c 89       	ldd	r25, Y+20	; 0x14
    18ca:	01 97       	sbiw	r24, 0x01	; 1
    18cc:	9c 8b       	std	Y+20, r25	; 0x14
    18ce:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18d0:	8b 89       	ldd	r24, Y+19	; 0x13
    18d2:	9c 89       	ldd	r25, Y+20	; 0x14
    18d4:	00 97       	sbiw	r24, 0x00	; 0
    18d6:	69 f7       	brne	.-38     	; 0x18b2 <LCD_sendCommand+0x28e>
    18d8:	14 c0       	rjmp	.+40     	; 0x1902 <LCD_sendCommand+0x2de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18da:	6d 89       	ldd	r22, Y+21	; 0x15
    18dc:	7e 89       	ldd	r23, Y+22	; 0x16
    18de:	8f 89       	ldd	r24, Y+23	; 0x17
    18e0:	98 8d       	ldd	r25, Y+24	; 0x18
    18e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18e6:	dc 01       	movw	r26, r24
    18e8:	cb 01       	movw	r24, r22
    18ea:	9c 8b       	std	Y+20, r25	; 0x14
    18ec:	8b 8b       	std	Y+19, r24	; 0x13
    18ee:	8b 89       	ldd	r24, Y+19	; 0x13
    18f0:	9c 89       	ldd	r25, Y+20	; 0x14
    18f2:	98 8b       	std	Y+16, r25	; 0x10
    18f4:	8f 87       	std	Y+15, r24	; 0x0f
    18f6:	8f 85       	ldd	r24, Y+15	; 0x0f
    18f8:	98 89       	ldd	r25, Y+16	; 0x10
    18fa:	01 97       	sbiw	r24, 0x01	; 1
    18fc:	f1 f7       	brne	.-4      	; 0x18fa <LCD_sendCommand+0x2d6>
    18fe:	98 8b       	std	Y+16, r25	; 0x10
    1900:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    1902:	81 e0       	ldi	r24, 0x01	; 1
    1904:	62 e0       	ldi	r22, 0x02	; 2
    1906:	40 e0       	ldi	r20, 0x00	; 0
    1908:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
    190c:	80 e0       	ldi	r24, 0x00	; 0
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	a0 e8       	ldi	r26, 0x80	; 128
    1912:	bf e3       	ldi	r27, 0x3F	; 63
    1914:	8b 87       	std	Y+11, r24	; 0x0b
    1916:	9c 87       	std	Y+12, r25	; 0x0c
    1918:	ad 87       	std	Y+13, r26	; 0x0d
    191a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    191c:	6b 85       	ldd	r22, Y+11	; 0x0b
    191e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1920:	8d 85       	ldd	r24, Y+13	; 0x0d
    1922:	9e 85       	ldd	r25, Y+14	; 0x0e
    1924:	20 e0       	ldi	r18, 0x00	; 0
    1926:	30 e0       	ldi	r19, 0x00	; 0
    1928:	4a ef       	ldi	r20, 0xFA	; 250
    192a:	54 e4       	ldi	r21, 0x44	; 68
    192c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1930:	dc 01       	movw	r26, r24
    1932:	cb 01       	movw	r24, r22
    1934:	8f 83       	std	Y+7, r24	; 0x07
    1936:	98 87       	std	Y+8, r25	; 0x08
    1938:	a9 87       	std	Y+9, r26	; 0x09
    193a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    193c:	6f 81       	ldd	r22, Y+7	; 0x07
    193e:	78 85       	ldd	r23, Y+8	; 0x08
    1940:	89 85       	ldd	r24, Y+9	; 0x09
    1942:	9a 85       	ldd	r25, Y+10	; 0x0a
    1944:	20 e0       	ldi	r18, 0x00	; 0
    1946:	30 e0       	ldi	r19, 0x00	; 0
    1948:	40 e8       	ldi	r20, 0x80	; 128
    194a:	5f e3       	ldi	r21, 0x3F	; 63
    194c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1950:	88 23       	and	r24, r24
    1952:	2c f4       	brge	.+10     	; 0x195e <LCD_sendCommand+0x33a>
		__ticks = 1;
    1954:	81 e0       	ldi	r24, 0x01	; 1
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	9e 83       	std	Y+6, r25	; 0x06
    195a:	8d 83       	std	Y+5, r24	; 0x05
    195c:	3f c0       	rjmp	.+126    	; 0x19dc <LCD_sendCommand+0x3b8>
	else if (__tmp > 65535)
    195e:	6f 81       	ldd	r22, Y+7	; 0x07
    1960:	78 85       	ldd	r23, Y+8	; 0x08
    1962:	89 85       	ldd	r24, Y+9	; 0x09
    1964:	9a 85       	ldd	r25, Y+10	; 0x0a
    1966:	20 e0       	ldi	r18, 0x00	; 0
    1968:	3f ef       	ldi	r19, 0xFF	; 255
    196a:	4f e7       	ldi	r20, 0x7F	; 127
    196c:	57 e4       	ldi	r21, 0x47	; 71
    196e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1972:	18 16       	cp	r1, r24
    1974:	4c f5       	brge	.+82     	; 0x19c8 <LCD_sendCommand+0x3a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1976:	6b 85       	ldd	r22, Y+11	; 0x0b
    1978:	7c 85       	ldd	r23, Y+12	; 0x0c
    197a:	8d 85       	ldd	r24, Y+13	; 0x0d
    197c:	9e 85       	ldd	r25, Y+14	; 0x0e
    197e:	20 e0       	ldi	r18, 0x00	; 0
    1980:	30 e0       	ldi	r19, 0x00	; 0
    1982:	40 e2       	ldi	r20, 0x20	; 32
    1984:	51 e4       	ldi	r21, 0x41	; 65
    1986:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    198a:	dc 01       	movw	r26, r24
    198c:	cb 01       	movw	r24, r22
    198e:	bc 01       	movw	r22, r24
    1990:	cd 01       	movw	r24, r26
    1992:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1996:	dc 01       	movw	r26, r24
    1998:	cb 01       	movw	r24, r22
    199a:	9e 83       	std	Y+6, r25	; 0x06
    199c:	8d 83       	std	Y+5, r24	; 0x05
    199e:	0f c0       	rjmp	.+30     	; 0x19be <LCD_sendCommand+0x39a>
    19a0:	88 ec       	ldi	r24, 0xC8	; 200
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	9c 83       	std	Y+4, r25	; 0x04
    19a6:	8b 83       	std	Y+3, r24	; 0x03
    19a8:	8b 81       	ldd	r24, Y+3	; 0x03
    19aa:	9c 81       	ldd	r25, Y+4	; 0x04
    19ac:	01 97       	sbiw	r24, 0x01	; 1
    19ae:	f1 f7       	brne	.-4      	; 0x19ac <LCD_sendCommand+0x388>
    19b0:	9c 83       	std	Y+4, r25	; 0x04
    19b2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19b4:	8d 81       	ldd	r24, Y+5	; 0x05
    19b6:	9e 81       	ldd	r25, Y+6	; 0x06
    19b8:	01 97       	sbiw	r24, 0x01	; 1
    19ba:	9e 83       	std	Y+6, r25	; 0x06
    19bc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19be:	8d 81       	ldd	r24, Y+5	; 0x05
    19c0:	9e 81       	ldd	r25, Y+6	; 0x06
    19c2:	00 97       	sbiw	r24, 0x00	; 0
    19c4:	69 f7       	brne	.-38     	; 0x19a0 <LCD_sendCommand+0x37c>
    19c6:	14 c0       	rjmp	.+40     	; 0x19f0 <LCD_sendCommand+0x3cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19c8:	6f 81       	ldd	r22, Y+7	; 0x07
    19ca:	78 85       	ldd	r23, Y+8	; 0x08
    19cc:	89 85       	ldd	r24, Y+9	; 0x09
    19ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    19d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19d4:	dc 01       	movw	r26, r24
    19d6:	cb 01       	movw	r24, r22
    19d8:	9e 83       	std	Y+6, r25	; 0x06
    19da:	8d 83       	std	Y+5, r24	; 0x05
    19dc:	8d 81       	ldd	r24, Y+5	; 0x05
    19de:	9e 81       	ldd	r25, Y+6	; 0x06
    19e0:	9a 83       	std	Y+2, r25	; 0x02
    19e2:	89 83       	std	Y+1, r24	; 0x01
    19e4:	89 81       	ldd	r24, Y+1	; 0x01
    19e6:	9a 81       	ldd	r25, Y+2	; 0x02
    19e8:	01 97       	sbiw	r24, 0x01	; 1
    19ea:	f1 f7       	brne	.-4      	; 0x19e8 <LCD_sendCommand+0x3c4>
    19ec:	9a 83       	std	Y+2, r25	; 0x02
    19ee:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    19f0:	e9 96       	adiw	r28, 0x39	; 57
    19f2:	0f b6       	in	r0, 0x3f	; 63
    19f4:	f8 94       	cli
    19f6:	de bf       	out	0x3e, r29	; 62
    19f8:	0f be       	out	0x3f, r0	; 63
    19fa:	cd bf       	out	0x3d, r28	; 61
    19fc:	cf 91       	pop	r28
    19fe:	df 91       	pop	r29
    1a00:	08 95       	ret

00001a02 <LCD_displayCharacter>:
/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(uint8 data)
{
    1a02:	df 93       	push	r29
    1a04:	cf 93       	push	r28
    1a06:	cd b7       	in	r28, 0x3d	; 61
    1a08:	de b7       	in	r29, 0x3e	; 62
    1a0a:	e9 97       	sbiw	r28, 0x39	; 57
    1a0c:	0f b6       	in	r0, 0x3f	; 63
    1a0e:	f8 94       	cli
    1a10:	de bf       	out	0x3e, r29	; 62
    1a12:	0f be       	out	0x3f, r0	; 63
    1a14:	cd bf       	out	0x3d, r28	; 61
    1a16:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Data Mode RS=1 */
    1a18:	81 e0       	ldi	r24, 0x01	; 1
    1a1a:	60 e0       	ldi	r22, 0x00	; 0
    1a1c:	41 e0       	ldi	r20, 0x01	; 1
    1a1e:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
    1a22:	80 e0       	ldi	r24, 0x00	; 0
    1a24:	90 e0       	ldi	r25, 0x00	; 0
    1a26:	a0 e8       	ldi	r26, 0x80	; 128
    1a28:	bf e3       	ldi	r27, 0x3F	; 63
    1a2a:	8d ab       	std	Y+53, r24	; 0x35
    1a2c:	9e ab       	std	Y+54, r25	; 0x36
    1a2e:	af ab       	std	Y+55, r26	; 0x37
    1a30:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a32:	6d a9       	ldd	r22, Y+53	; 0x35
    1a34:	7e a9       	ldd	r23, Y+54	; 0x36
    1a36:	8f a9       	ldd	r24, Y+55	; 0x37
    1a38:	98 ad       	ldd	r25, Y+56	; 0x38
    1a3a:	20 e0       	ldi	r18, 0x00	; 0
    1a3c:	30 e0       	ldi	r19, 0x00	; 0
    1a3e:	4a ef       	ldi	r20, 0xFA	; 250
    1a40:	54 e4       	ldi	r21, 0x44	; 68
    1a42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a46:	dc 01       	movw	r26, r24
    1a48:	cb 01       	movw	r24, r22
    1a4a:	89 ab       	std	Y+49, r24	; 0x31
    1a4c:	9a ab       	std	Y+50, r25	; 0x32
    1a4e:	ab ab       	std	Y+51, r26	; 0x33
    1a50:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1a52:	69 a9       	ldd	r22, Y+49	; 0x31
    1a54:	7a a9       	ldd	r23, Y+50	; 0x32
    1a56:	8b a9       	ldd	r24, Y+51	; 0x33
    1a58:	9c a9       	ldd	r25, Y+52	; 0x34
    1a5a:	20 e0       	ldi	r18, 0x00	; 0
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	40 e8       	ldi	r20, 0x80	; 128
    1a60:	5f e3       	ldi	r21, 0x3F	; 63
    1a62:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a66:	88 23       	and	r24, r24
    1a68:	2c f4       	brge	.+10     	; 0x1a74 <LCD_displayCharacter+0x72>
		__ticks = 1;
    1a6a:	81 e0       	ldi	r24, 0x01	; 1
    1a6c:	90 e0       	ldi	r25, 0x00	; 0
    1a6e:	98 ab       	std	Y+48, r25	; 0x30
    1a70:	8f a7       	std	Y+47, r24	; 0x2f
    1a72:	3f c0       	rjmp	.+126    	; 0x1af2 <LCD_displayCharacter+0xf0>
	else if (__tmp > 65535)
    1a74:	69 a9       	ldd	r22, Y+49	; 0x31
    1a76:	7a a9       	ldd	r23, Y+50	; 0x32
    1a78:	8b a9       	ldd	r24, Y+51	; 0x33
    1a7a:	9c a9       	ldd	r25, Y+52	; 0x34
    1a7c:	20 e0       	ldi	r18, 0x00	; 0
    1a7e:	3f ef       	ldi	r19, 0xFF	; 255
    1a80:	4f e7       	ldi	r20, 0x7F	; 127
    1a82:	57 e4       	ldi	r21, 0x47	; 71
    1a84:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a88:	18 16       	cp	r1, r24
    1a8a:	4c f5       	brge	.+82     	; 0x1ade <LCD_displayCharacter+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a8c:	6d a9       	ldd	r22, Y+53	; 0x35
    1a8e:	7e a9       	ldd	r23, Y+54	; 0x36
    1a90:	8f a9       	ldd	r24, Y+55	; 0x37
    1a92:	98 ad       	ldd	r25, Y+56	; 0x38
    1a94:	20 e0       	ldi	r18, 0x00	; 0
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	40 e2       	ldi	r20, 0x20	; 32
    1a9a:	51 e4       	ldi	r21, 0x41	; 65
    1a9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aa0:	dc 01       	movw	r26, r24
    1aa2:	cb 01       	movw	r24, r22
    1aa4:	bc 01       	movw	r22, r24
    1aa6:	cd 01       	movw	r24, r26
    1aa8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1aac:	dc 01       	movw	r26, r24
    1aae:	cb 01       	movw	r24, r22
    1ab0:	98 ab       	std	Y+48, r25	; 0x30
    1ab2:	8f a7       	std	Y+47, r24	; 0x2f
    1ab4:	0f c0       	rjmp	.+30     	; 0x1ad4 <LCD_displayCharacter+0xd2>
    1ab6:	88 ec       	ldi	r24, 0xC8	; 200
    1ab8:	90 e0       	ldi	r25, 0x00	; 0
    1aba:	9e a7       	std	Y+46, r25	; 0x2e
    1abc:	8d a7       	std	Y+45, r24	; 0x2d
    1abe:	8d a5       	ldd	r24, Y+45	; 0x2d
    1ac0:	9e a5       	ldd	r25, Y+46	; 0x2e
    1ac2:	01 97       	sbiw	r24, 0x01	; 1
    1ac4:	f1 f7       	brne	.-4      	; 0x1ac2 <LCD_displayCharacter+0xc0>
    1ac6:	9e a7       	std	Y+46, r25	; 0x2e
    1ac8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1aca:	8f a5       	ldd	r24, Y+47	; 0x2f
    1acc:	98 a9       	ldd	r25, Y+48	; 0x30
    1ace:	01 97       	sbiw	r24, 0x01	; 1
    1ad0:	98 ab       	std	Y+48, r25	; 0x30
    1ad2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ad4:	8f a5       	ldd	r24, Y+47	; 0x2f
    1ad6:	98 a9       	ldd	r25, Y+48	; 0x30
    1ad8:	00 97       	sbiw	r24, 0x00	; 0
    1ada:	69 f7       	brne	.-38     	; 0x1ab6 <LCD_displayCharacter+0xb4>
    1adc:	14 c0       	rjmp	.+40     	; 0x1b06 <LCD_displayCharacter+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ade:	69 a9       	ldd	r22, Y+49	; 0x31
    1ae0:	7a a9       	ldd	r23, Y+50	; 0x32
    1ae2:	8b a9       	ldd	r24, Y+51	; 0x33
    1ae4:	9c a9       	ldd	r25, Y+52	; 0x34
    1ae6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1aea:	dc 01       	movw	r26, r24
    1aec:	cb 01       	movw	r24, r22
    1aee:	98 ab       	std	Y+48, r25	; 0x30
    1af0:	8f a7       	std	Y+47, r24	; 0x2f
    1af2:	8f a5       	ldd	r24, Y+47	; 0x2f
    1af4:	98 a9       	ldd	r25, Y+48	; 0x30
    1af6:	9c a7       	std	Y+44, r25	; 0x2c
    1af8:	8b a7       	std	Y+43, r24	; 0x2b
    1afa:	8b a5       	ldd	r24, Y+43	; 0x2b
    1afc:	9c a5       	ldd	r25, Y+44	; 0x2c
    1afe:	01 97       	sbiw	r24, 0x01	; 1
    1b00:	f1 f7       	brne	.-4      	; 0x1afe <LCD_displayCharacter+0xfc>
    1b02:	9c a7       	std	Y+44, r25	; 0x2c
    1b04:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1b06:	81 e0       	ldi	r24, 0x01	; 1
    1b08:	62 e0       	ldi	r22, 0x02	; 2
    1b0a:	41 e0       	ldi	r20, 0x01	; 1
    1b0c:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
    1b10:	80 e0       	ldi	r24, 0x00	; 0
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	a0 e8       	ldi	r26, 0x80	; 128
    1b16:	bf e3       	ldi	r27, 0x3F	; 63
    1b18:	8f a3       	std	Y+39, r24	; 0x27
    1b1a:	98 a7       	std	Y+40, r25	; 0x28
    1b1c:	a9 a7       	std	Y+41, r26	; 0x29
    1b1e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b20:	6f a1       	ldd	r22, Y+39	; 0x27
    1b22:	78 a5       	ldd	r23, Y+40	; 0x28
    1b24:	89 a5       	ldd	r24, Y+41	; 0x29
    1b26:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b28:	20 e0       	ldi	r18, 0x00	; 0
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	4a ef       	ldi	r20, 0xFA	; 250
    1b2e:	54 e4       	ldi	r21, 0x44	; 68
    1b30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b34:	dc 01       	movw	r26, r24
    1b36:	cb 01       	movw	r24, r22
    1b38:	8b a3       	std	Y+35, r24	; 0x23
    1b3a:	9c a3       	std	Y+36, r25	; 0x24
    1b3c:	ad a3       	std	Y+37, r26	; 0x25
    1b3e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1b40:	6b a1       	ldd	r22, Y+35	; 0x23
    1b42:	7c a1       	ldd	r23, Y+36	; 0x24
    1b44:	8d a1       	ldd	r24, Y+37	; 0x25
    1b46:	9e a1       	ldd	r25, Y+38	; 0x26
    1b48:	20 e0       	ldi	r18, 0x00	; 0
    1b4a:	30 e0       	ldi	r19, 0x00	; 0
    1b4c:	40 e8       	ldi	r20, 0x80	; 128
    1b4e:	5f e3       	ldi	r21, 0x3F	; 63
    1b50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b54:	88 23       	and	r24, r24
    1b56:	2c f4       	brge	.+10     	; 0x1b62 <LCD_displayCharacter+0x160>
		__ticks = 1;
    1b58:	81 e0       	ldi	r24, 0x01	; 1
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	9a a3       	std	Y+34, r25	; 0x22
    1b5e:	89 a3       	std	Y+33, r24	; 0x21
    1b60:	3f c0       	rjmp	.+126    	; 0x1be0 <LCD_displayCharacter+0x1de>
	else if (__tmp > 65535)
    1b62:	6b a1       	ldd	r22, Y+35	; 0x23
    1b64:	7c a1       	ldd	r23, Y+36	; 0x24
    1b66:	8d a1       	ldd	r24, Y+37	; 0x25
    1b68:	9e a1       	ldd	r25, Y+38	; 0x26
    1b6a:	20 e0       	ldi	r18, 0x00	; 0
    1b6c:	3f ef       	ldi	r19, 0xFF	; 255
    1b6e:	4f e7       	ldi	r20, 0x7F	; 127
    1b70:	57 e4       	ldi	r21, 0x47	; 71
    1b72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b76:	18 16       	cp	r1, r24
    1b78:	4c f5       	brge	.+82     	; 0x1bcc <LCD_displayCharacter+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b7a:	6f a1       	ldd	r22, Y+39	; 0x27
    1b7c:	78 a5       	ldd	r23, Y+40	; 0x28
    1b7e:	89 a5       	ldd	r24, Y+41	; 0x29
    1b80:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b82:	20 e0       	ldi	r18, 0x00	; 0
    1b84:	30 e0       	ldi	r19, 0x00	; 0
    1b86:	40 e2       	ldi	r20, 0x20	; 32
    1b88:	51 e4       	ldi	r21, 0x41	; 65
    1b8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b8e:	dc 01       	movw	r26, r24
    1b90:	cb 01       	movw	r24, r22
    1b92:	bc 01       	movw	r22, r24
    1b94:	cd 01       	movw	r24, r26
    1b96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b9a:	dc 01       	movw	r26, r24
    1b9c:	cb 01       	movw	r24, r22
    1b9e:	9a a3       	std	Y+34, r25	; 0x22
    1ba0:	89 a3       	std	Y+33, r24	; 0x21
    1ba2:	0f c0       	rjmp	.+30     	; 0x1bc2 <LCD_displayCharacter+0x1c0>
    1ba4:	88 ec       	ldi	r24, 0xC8	; 200
    1ba6:	90 e0       	ldi	r25, 0x00	; 0
    1ba8:	98 a3       	std	Y+32, r25	; 0x20
    1baa:	8f 8f       	std	Y+31, r24	; 0x1f
    1bac:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1bae:	98 a1       	ldd	r25, Y+32	; 0x20
    1bb0:	01 97       	sbiw	r24, 0x01	; 1
    1bb2:	f1 f7       	brne	.-4      	; 0x1bb0 <LCD_displayCharacter+0x1ae>
    1bb4:	98 a3       	std	Y+32, r25	; 0x20
    1bb6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bb8:	89 a1       	ldd	r24, Y+33	; 0x21
    1bba:	9a a1       	ldd	r25, Y+34	; 0x22
    1bbc:	01 97       	sbiw	r24, 0x01	; 1
    1bbe:	9a a3       	std	Y+34, r25	; 0x22
    1bc0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bc2:	89 a1       	ldd	r24, Y+33	; 0x21
    1bc4:	9a a1       	ldd	r25, Y+34	; 0x22
    1bc6:	00 97       	sbiw	r24, 0x00	; 0
    1bc8:	69 f7       	brne	.-38     	; 0x1ba4 <LCD_displayCharacter+0x1a2>
    1bca:	14 c0       	rjmp	.+40     	; 0x1bf4 <LCD_displayCharacter+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bcc:	6b a1       	ldd	r22, Y+35	; 0x23
    1bce:	7c a1       	ldd	r23, Y+36	; 0x24
    1bd0:	8d a1       	ldd	r24, Y+37	; 0x25
    1bd2:	9e a1       	ldd	r25, Y+38	; 0x26
    1bd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bd8:	dc 01       	movw	r26, r24
    1bda:	cb 01       	movw	r24, r22
    1bdc:	9a a3       	std	Y+34, r25	; 0x22
    1bde:	89 a3       	std	Y+33, r24	; 0x21
    1be0:	89 a1       	ldd	r24, Y+33	; 0x21
    1be2:	9a a1       	ldd	r25, Y+34	; 0x22
    1be4:	9e 8f       	std	Y+30, r25	; 0x1e
    1be6:	8d 8f       	std	Y+29, r24	; 0x1d
    1be8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1bea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1bec:	01 97       	sbiw	r24, 0x01	; 1
    1bee:	f1 f7       	brne	.-4      	; 0x1bec <LCD_displayCharacter+0x1ea>
    1bf0:	9e 8f       	std	Y+30, r25	; 0x1e
    1bf2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID,data); /* out the required command to the data bus D0 --> D7 */
    1bf4:	80 e0       	ldi	r24, 0x00	; 0
    1bf6:	69 ad       	ldd	r22, Y+57	; 0x39
    1bf8:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <GPIO_writePort>
    1bfc:	80 e0       	ldi	r24, 0x00	; 0
    1bfe:	90 e0       	ldi	r25, 0x00	; 0
    1c00:	a0 e8       	ldi	r26, 0x80	; 128
    1c02:	bf e3       	ldi	r27, 0x3F	; 63
    1c04:	89 8f       	std	Y+25, r24	; 0x19
    1c06:	9a 8f       	std	Y+26, r25	; 0x1a
    1c08:	ab 8f       	std	Y+27, r26	; 0x1b
    1c0a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c0c:	69 8d       	ldd	r22, Y+25	; 0x19
    1c0e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c10:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c12:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c14:	20 e0       	ldi	r18, 0x00	; 0
    1c16:	30 e0       	ldi	r19, 0x00	; 0
    1c18:	4a ef       	ldi	r20, 0xFA	; 250
    1c1a:	54 e4       	ldi	r21, 0x44	; 68
    1c1c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c20:	dc 01       	movw	r26, r24
    1c22:	cb 01       	movw	r24, r22
    1c24:	8d 8b       	std	Y+21, r24	; 0x15
    1c26:	9e 8b       	std	Y+22, r25	; 0x16
    1c28:	af 8b       	std	Y+23, r26	; 0x17
    1c2a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1c2c:	6d 89       	ldd	r22, Y+21	; 0x15
    1c2e:	7e 89       	ldd	r23, Y+22	; 0x16
    1c30:	8f 89       	ldd	r24, Y+23	; 0x17
    1c32:	98 8d       	ldd	r25, Y+24	; 0x18
    1c34:	20 e0       	ldi	r18, 0x00	; 0
    1c36:	30 e0       	ldi	r19, 0x00	; 0
    1c38:	40 e8       	ldi	r20, 0x80	; 128
    1c3a:	5f e3       	ldi	r21, 0x3F	; 63
    1c3c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c40:	88 23       	and	r24, r24
    1c42:	2c f4       	brge	.+10     	; 0x1c4e <LCD_displayCharacter+0x24c>
		__ticks = 1;
    1c44:	81 e0       	ldi	r24, 0x01	; 1
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	9c 8b       	std	Y+20, r25	; 0x14
    1c4a:	8b 8b       	std	Y+19, r24	; 0x13
    1c4c:	3f c0       	rjmp	.+126    	; 0x1ccc <LCD_displayCharacter+0x2ca>
	else if (__tmp > 65535)
    1c4e:	6d 89       	ldd	r22, Y+21	; 0x15
    1c50:	7e 89       	ldd	r23, Y+22	; 0x16
    1c52:	8f 89       	ldd	r24, Y+23	; 0x17
    1c54:	98 8d       	ldd	r25, Y+24	; 0x18
    1c56:	20 e0       	ldi	r18, 0x00	; 0
    1c58:	3f ef       	ldi	r19, 0xFF	; 255
    1c5a:	4f e7       	ldi	r20, 0x7F	; 127
    1c5c:	57 e4       	ldi	r21, 0x47	; 71
    1c5e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c62:	18 16       	cp	r1, r24
    1c64:	4c f5       	brge	.+82     	; 0x1cb8 <LCD_displayCharacter+0x2b6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c66:	69 8d       	ldd	r22, Y+25	; 0x19
    1c68:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c6a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c6c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c6e:	20 e0       	ldi	r18, 0x00	; 0
    1c70:	30 e0       	ldi	r19, 0x00	; 0
    1c72:	40 e2       	ldi	r20, 0x20	; 32
    1c74:	51 e4       	ldi	r21, 0x41	; 65
    1c76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c7a:	dc 01       	movw	r26, r24
    1c7c:	cb 01       	movw	r24, r22
    1c7e:	bc 01       	movw	r22, r24
    1c80:	cd 01       	movw	r24, r26
    1c82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c86:	dc 01       	movw	r26, r24
    1c88:	cb 01       	movw	r24, r22
    1c8a:	9c 8b       	std	Y+20, r25	; 0x14
    1c8c:	8b 8b       	std	Y+19, r24	; 0x13
    1c8e:	0f c0       	rjmp	.+30     	; 0x1cae <LCD_displayCharacter+0x2ac>
    1c90:	88 ec       	ldi	r24, 0xC8	; 200
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	9a 8b       	std	Y+18, r25	; 0x12
    1c96:	89 8b       	std	Y+17, r24	; 0x11
    1c98:	89 89       	ldd	r24, Y+17	; 0x11
    1c9a:	9a 89       	ldd	r25, Y+18	; 0x12
    1c9c:	01 97       	sbiw	r24, 0x01	; 1
    1c9e:	f1 f7       	brne	.-4      	; 0x1c9c <LCD_displayCharacter+0x29a>
    1ca0:	9a 8b       	std	Y+18, r25	; 0x12
    1ca2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ca4:	8b 89       	ldd	r24, Y+19	; 0x13
    1ca6:	9c 89       	ldd	r25, Y+20	; 0x14
    1ca8:	01 97       	sbiw	r24, 0x01	; 1
    1caa:	9c 8b       	std	Y+20, r25	; 0x14
    1cac:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cae:	8b 89       	ldd	r24, Y+19	; 0x13
    1cb0:	9c 89       	ldd	r25, Y+20	; 0x14
    1cb2:	00 97       	sbiw	r24, 0x00	; 0
    1cb4:	69 f7       	brne	.-38     	; 0x1c90 <LCD_displayCharacter+0x28e>
    1cb6:	14 c0       	rjmp	.+40     	; 0x1ce0 <LCD_displayCharacter+0x2de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cb8:	6d 89       	ldd	r22, Y+21	; 0x15
    1cba:	7e 89       	ldd	r23, Y+22	; 0x16
    1cbc:	8f 89       	ldd	r24, Y+23	; 0x17
    1cbe:	98 8d       	ldd	r25, Y+24	; 0x18
    1cc0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cc4:	dc 01       	movw	r26, r24
    1cc6:	cb 01       	movw	r24, r22
    1cc8:	9c 8b       	std	Y+20, r25	; 0x14
    1cca:	8b 8b       	std	Y+19, r24	; 0x13
    1ccc:	8b 89       	ldd	r24, Y+19	; 0x13
    1cce:	9c 89       	ldd	r25, Y+20	; 0x14
    1cd0:	98 8b       	std	Y+16, r25	; 0x10
    1cd2:	8f 87       	std	Y+15, r24	; 0x0f
    1cd4:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cd6:	98 89       	ldd	r25, Y+16	; 0x10
    1cd8:	01 97       	sbiw	r24, 0x01	; 1
    1cda:	f1 f7       	brne	.-4      	; 0x1cd8 <LCD_displayCharacter+0x2d6>
    1cdc:	98 8b       	std	Y+16, r25	; 0x10
    1cde:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    1ce0:	81 e0       	ldi	r24, 0x01	; 1
    1ce2:	62 e0       	ldi	r22, 0x02	; 2
    1ce4:	40 e0       	ldi	r20, 0x00	; 0
    1ce6:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
    1cea:	80 e0       	ldi	r24, 0x00	; 0
    1cec:	90 e0       	ldi	r25, 0x00	; 0
    1cee:	a0 e8       	ldi	r26, 0x80	; 128
    1cf0:	bf e3       	ldi	r27, 0x3F	; 63
    1cf2:	8b 87       	std	Y+11, r24	; 0x0b
    1cf4:	9c 87       	std	Y+12, r25	; 0x0c
    1cf6:	ad 87       	std	Y+13, r26	; 0x0d
    1cf8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cfa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cfc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cfe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d00:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d02:	20 e0       	ldi	r18, 0x00	; 0
    1d04:	30 e0       	ldi	r19, 0x00	; 0
    1d06:	4a ef       	ldi	r20, 0xFA	; 250
    1d08:	54 e4       	ldi	r21, 0x44	; 68
    1d0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d0e:	dc 01       	movw	r26, r24
    1d10:	cb 01       	movw	r24, r22
    1d12:	8f 83       	std	Y+7, r24	; 0x07
    1d14:	98 87       	std	Y+8, r25	; 0x08
    1d16:	a9 87       	std	Y+9, r26	; 0x09
    1d18:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d1a:	6f 81       	ldd	r22, Y+7	; 0x07
    1d1c:	78 85       	ldd	r23, Y+8	; 0x08
    1d1e:	89 85       	ldd	r24, Y+9	; 0x09
    1d20:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d22:	20 e0       	ldi	r18, 0x00	; 0
    1d24:	30 e0       	ldi	r19, 0x00	; 0
    1d26:	40 e8       	ldi	r20, 0x80	; 128
    1d28:	5f e3       	ldi	r21, 0x3F	; 63
    1d2a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d2e:	88 23       	and	r24, r24
    1d30:	2c f4       	brge	.+10     	; 0x1d3c <LCD_displayCharacter+0x33a>
		__ticks = 1;
    1d32:	81 e0       	ldi	r24, 0x01	; 1
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	9e 83       	std	Y+6, r25	; 0x06
    1d38:	8d 83       	std	Y+5, r24	; 0x05
    1d3a:	3f c0       	rjmp	.+126    	; 0x1dba <LCD_displayCharacter+0x3b8>
	else if (__tmp > 65535)
    1d3c:	6f 81       	ldd	r22, Y+7	; 0x07
    1d3e:	78 85       	ldd	r23, Y+8	; 0x08
    1d40:	89 85       	ldd	r24, Y+9	; 0x09
    1d42:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d44:	20 e0       	ldi	r18, 0x00	; 0
    1d46:	3f ef       	ldi	r19, 0xFF	; 255
    1d48:	4f e7       	ldi	r20, 0x7F	; 127
    1d4a:	57 e4       	ldi	r21, 0x47	; 71
    1d4c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d50:	18 16       	cp	r1, r24
    1d52:	4c f5       	brge	.+82     	; 0x1da6 <LCD_displayCharacter+0x3a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d54:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d56:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d58:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d5a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d5c:	20 e0       	ldi	r18, 0x00	; 0
    1d5e:	30 e0       	ldi	r19, 0x00	; 0
    1d60:	40 e2       	ldi	r20, 0x20	; 32
    1d62:	51 e4       	ldi	r21, 0x41	; 65
    1d64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d68:	dc 01       	movw	r26, r24
    1d6a:	cb 01       	movw	r24, r22
    1d6c:	bc 01       	movw	r22, r24
    1d6e:	cd 01       	movw	r24, r26
    1d70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d74:	dc 01       	movw	r26, r24
    1d76:	cb 01       	movw	r24, r22
    1d78:	9e 83       	std	Y+6, r25	; 0x06
    1d7a:	8d 83       	std	Y+5, r24	; 0x05
    1d7c:	0f c0       	rjmp	.+30     	; 0x1d9c <LCD_displayCharacter+0x39a>
    1d7e:	88 ec       	ldi	r24, 0xC8	; 200
    1d80:	90 e0       	ldi	r25, 0x00	; 0
    1d82:	9c 83       	std	Y+4, r25	; 0x04
    1d84:	8b 83       	std	Y+3, r24	; 0x03
    1d86:	8b 81       	ldd	r24, Y+3	; 0x03
    1d88:	9c 81       	ldd	r25, Y+4	; 0x04
    1d8a:	01 97       	sbiw	r24, 0x01	; 1
    1d8c:	f1 f7       	brne	.-4      	; 0x1d8a <LCD_displayCharacter+0x388>
    1d8e:	9c 83       	std	Y+4, r25	; 0x04
    1d90:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d92:	8d 81       	ldd	r24, Y+5	; 0x05
    1d94:	9e 81       	ldd	r25, Y+6	; 0x06
    1d96:	01 97       	sbiw	r24, 0x01	; 1
    1d98:	9e 83       	std	Y+6, r25	; 0x06
    1d9a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d9c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d9e:	9e 81       	ldd	r25, Y+6	; 0x06
    1da0:	00 97       	sbiw	r24, 0x00	; 0
    1da2:	69 f7       	brne	.-38     	; 0x1d7e <LCD_displayCharacter+0x37c>
    1da4:	14 c0       	rjmp	.+40     	; 0x1dce <LCD_displayCharacter+0x3cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1da6:	6f 81       	ldd	r22, Y+7	; 0x07
    1da8:	78 85       	ldd	r23, Y+8	; 0x08
    1daa:	89 85       	ldd	r24, Y+9	; 0x09
    1dac:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1db2:	dc 01       	movw	r26, r24
    1db4:	cb 01       	movw	r24, r22
    1db6:	9e 83       	std	Y+6, r25	; 0x06
    1db8:	8d 83       	std	Y+5, r24	; 0x05
    1dba:	8d 81       	ldd	r24, Y+5	; 0x05
    1dbc:	9e 81       	ldd	r25, Y+6	; 0x06
    1dbe:	9a 83       	std	Y+2, r25	; 0x02
    1dc0:	89 83       	std	Y+1, r24	; 0x01
    1dc2:	89 81       	ldd	r24, Y+1	; 0x01
    1dc4:	9a 81       	ldd	r25, Y+2	; 0x02
    1dc6:	01 97       	sbiw	r24, 0x01	; 1
    1dc8:	f1 f7       	brne	.-4      	; 0x1dc6 <LCD_displayCharacter+0x3c4>
    1dca:	9a 83       	std	Y+2, r25	; 0x02
    1dcc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    1dce:	e9 96       	adiw	r28, 0x39	; 57
    1dd0:	0f b6       	in	r0, 0x3f	; 63
    1dd2:	f8 94       	cli
    1dd4:	de bf       	out	0x3e, r29	; 62
    1dd6:	0f be       	out	0x3f, r0	; 63
    1dd8:	cd bf       	out	0x3d, r28	; 61
    1dda:	cf 91       	pop	r28
    1ddc:	df 91       	pop	r29
    1dde:	08 95       	ret

00001de0 <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
    1de0:	df 93       	push	r29
    1de2:	cf 93       	push	r28
    1de4:	00 d0       	rcall	.+0      	; 0x1de6 <LCD_displayString+0x6>
    1de6:	0f 92       	push	r0
    1de8:	cd b7       	in	r28, 0x3d	; 61
    1dea:	de b7       	in	r29, 0x3e	; 62
    1dec:	9b 83       	std	Y+3, r25	; 0x03
    1dee:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1df0:	19 82       	std	Y+1, r1	; 0x01
    1df2:	0e c0       	rjmp	.+28     	; 0x1e10 <LCD_displayString+0x30>
	while(Str[i] != '\0')
	{
		LCD_displayCharacter(Str[i]);
    1df4:	89 81       	ldd	r24, Y+1	; 0x01
    1df6:	28 2f       	mov	r18, r24
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	8a 81       	ldd	r24, Y+2	; 0x02
    1dfc:	9b 81       	ldd	r25, Y+3	; 0x03
    1dfe:	fc 01       	movw	r30, r24
    1e00:	e2 0f       	add	r30, r18
    1e02:	f3 1f       	adc	r31, r19
    1e04:	80 81       	ld	r24, Z
    1e06:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <LCD_displayCharacter>
		i++;
    1e0a:	89 81       	ldd	r24, Y+1	; 0x01
    1e0c:	8f 5f       	subi	r24, 0xFF	; 255
    1e0e:	89 83       	std	Y+1, r24	; 0x01
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    1e10:	89 81       	ldd	r24, Y+1	; 0x01
    1e12:	28 2f       	mov	r18, r24
    1e14:	30 e0       	ldi	r19, 0x00	; 0
    1e16:	8a 81       	ldd	r24, Y+2	; 0x02
    1e18:	9b 81       	ldd	r25, Y+3	; 0x03
    1e1a:	fc 01       	movw	r30, r24
    1e1c:	e2 0f       	add	r30, r18
    1e1e:	f3 1f       	adc	r31, r19
    1e20:	80 81       	ld	r24, Z
    1e22:	88 23       	and	r24, r24
    1e24:	39 f7       	brne	.-50     	; 0x1df4 <LCD_displayString+0x14>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}		
	*********************************************************/
}
    1e26:	0f 90       	pop	r0
    1e28:	0f 90       	pop	r0
    1e2a:	0f 90       	pop	r0
    1e2c:	cf 91       	pop	r28
    1e2e:	df 91       	pop	r29
    1e30:	08 95       	ret

00001e32 <LCD_moveCursor>:
/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(uint8 row,uint8 col)
{
    1e32:	df 93       	push	r29
    1e34:	cf 93       	push	r28
    1e36:	00 d0       	rcall	.+0      	; 0x1e38 <LCD_moveCursor+0x6>
    1e38:	00 d0       	rcall	.+0      	; 0x1e3a <LCD_moveCursor+0x8>
    1e3a:	0f 92       	push	r0
    1e3c:	cd b7       	in	r28, 0x3d	; 61
    1e3e:	de b7       	in	r29, 0x3e	; 62
    1e40:	8a 83       	std	Y+2, r24	; 0x02
    1e42:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;
	
	/* Calculate the required address in the LCD DDRAM */
	switch(row)
    1e44:	8a 81       	ldd	r24, Y+2	; 0x02
    1e46:	28 2f       	mov	r18, r24
    1e48:	30 e0       	ldi	r19, 0x00	; 0
    1e4a:	3d 83       	std	Y+5, r19	; 0x05
    1e4c:	2c 83       	std	Y+4, r18	; 0x04
    1e4e:	8c 81       	ldd	r24, Y+4	; 0x04
    1e50:	9d 81       	ldd	r25, Y+5	; 0x05
    1e52:	81 30       	cpi	r24, 0x01	; 1
    1e54:	91 05       	cpc	r25, r1
    1e56:	c1 f0       	breq	.+48     	; 0x1e88 <LCD_moveCursor+0x56>
    1e58:	2c 81       	ldd	r18, Y+4	; 0x04
    1e5a:	3d 81       	ldd	r19, Y+5	; 0x05
    1e5c:	22 30       	cpi	r18, 0x02	; 2
    1e5e:	31 05       	cpc	r19, r1
    1e60:	2c f4       	brge	.+10     	; 0x1e6c <LCD_moveCursor+0x3a>
    1e62:	8c 81       	ldd	r24, Y+4	; 0x04
    1e64:	9d 81       	ldd	r25, Y+5	; 0x05
    1e66:	00 97       	sbiw	r24, 0x00	; 0
    1e68:	61 f0       	breq	.+24     	; 0x1e82 <LCD_moveCursor+0x50>
    1e6a:	19 c0       	rjmp	.+50     	; 0x1e9e <LCD_moveCursor+0x6c>
    1e6c:	2c 81       	ldd	r18, Y+4	; 0x04
    1e6e:	3d 81       	ldd	r19, Y+5	; 0x05
    1e70:	22 30       	cpi	r18, 0x02	; 2
    1e72:	31 05       	cpc	r19, r1
    1e74:	69 f0       	breq	.+26     	; 0x1e90 <LCD_moveCursor+0x5e>
    1e76:	8c 81       	ldd	r24, Y+4	; 0x04
    1e78:	9d 81       	ldd	r25, Y+5	; 0x05
    1e7a:	83 30       	cpi	r24, 0x03	; 3
    1e7c:	91 05       	cpc	r25, r1
    1e7e:	61 f0       	breq	.+24     	; 0x1e98 <LCD_moveCursor+0x66>
    1e80:	0e c0       	rjmp	.+28     	; 0x1e9e <LCD_moveCursor+0x6c>
	{
		case 0:
			lcd_memory_address=col;
    1e82:	8b 81       	ldd	r24, Y+3	; 0x03
    1e84:	89 83       	std	Y+1, r24	; 0x01
    1e86:	0b c0       	rjmp	.+22     	; 0x1e9e <LCD_moveCursor+0x6c>
				break;
		case 1:
			lcd_memory_address=col+0x40;
    1e88:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8a:	80 5c       	subi	r24, 0xC0	; 192
    1e8c:	89 83       	std	Y+1, r24	; 0x01
    1e8e:	07 c0       	rjmp	.+14     	; 0x1e9e <LCD_moveCursor+0x6c>
				break;
		case 2:
			lcd_memory_address=col+0x10;
    1e90:	8b 81       	ldd	r24, Y+3	; 0x03
    1e92:	80 5f       	subi	r24, 0xF0	; 240
    1e94:	89 83       	std	Y+1, r24	; 0x01
    1e96:	03 c0       	rjmp	.+6      	; 0x1e9e <LCD_moveCursor+0x6c>
				break;
		case 3:
			lcd_memory_address=col+0x50;
    1e98:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9a:	80 5b       	subi	r24, 0xB0	; 176
    1e9c:	89 83       	std	Y+1, r24	; 0x01
				break;
	}					
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    1e9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ea0:	80 68       	ori	r24, 0x80	; 128
    1ea2:	0e 94 12 0b 	call	0x1624	; 0x1624 <LCD_sendCommand>
}
    1ea6:	0f 90       	pop	r0
    1ea8:	0f 90       	pop	r0
    1eaa:	0f 90       	pop	r0
    1eac:	0f 90       	pop	r0
    1eae:	0f 90       	pop	r0
    1eb0:	cf 91       	pop	r28
    1eb2:	df 91       	pop	r29
    1eb4:	08 95       	ret

00001eb6 <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    1eb6:	df 93       	push	r29
    1eb8:	cf 93       	push	r28
    1eba:	00 d0       	rcall	.+0      	; 0x1ebc <LCD_displayStringRowColumn+0x6>
    1ebc:	00 d0       	rcall	.+0      	; 0x1ebe <LCD_displayStringRowColumn+0x8>
    1ebe:	cd b7       	in	r28, 0x3d	; 61
    1ec0:	de b7       	in	r29, 0x3e	; 62
    1ec2:	89 83       	std	Y+1, r24	; 0x01
    1ec4:	6a 83       	std	Y+2, r22	; 0x02
    1ec6:	5c 83       	std	Y+4, r21	; 0x04
    1ec8:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row,col); /* go to to the required LCD position */
    1eca:	89 81       	ldd	r24, Y+1	; 0x01
    1ecc:	6a 81       	ldd	r22, Y+2	; 0x02
    1ece:	0e 94 19 0f 	call	0x1e32	; 0x1e32 <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
    1ed2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ed6:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <LCD_displayString>
}
    1eda:	0f 90       	pop	r0
    1edc:	0f 90       	pop	r0
    1ede:	0f 90       	pop	r0
    1ee0:	0f 90       	pop	r0
    1ee2:	cf 91       	pop	r28
    1ee4:	df 91       	pop	r29
    1ee6:	08 95       	ret

00001ee8 <LCD_intgerToString>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data)
{
    1ee8:	df 93       	push	r29
    1eea:	cf 93       	push	r28
    1eec:	cd b7       	in	r28, 0x3d	; 61
    1eee:	de b7       	in	r29, 0x3e	; 62
    1ef0:	62 97       	sbiw	r28, 0x12	; 18
    1ef2:	0f b6       	in	r0, 0x3f	; 63
    1ef4:	f8 94       	cli
    1ef6:	de bf       	out	0x3e, r29	; 62
    1ef8:	0f be       	out	0x3f, r0	; 63
    1efa:	cd bf       	out	0x3d, r28	; 61
    1efc:	9a 8b       	std	Y+18, r25	; 0x12
    1efe:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    1f00:	89 89       	ldd	r24, Y+17	; 0x11
    1f02:	9a 89       	ldd	r25, Y+18	; 0x12
    1f04:	9e 01       	movw	r18, r28
    1f06:	2f 5f       	subi	r18, 0xFF	; 255
    1f08:	3f 4f       	sbci	r19, 0xFF	; 255
    1f0a:	b9 01       	movw	r22, r18
    1f0c:	4a e0       	ldi	r20, 0x0A	; 10
    1f0e:	50 e0       	ldi	r21, 0x00	; 0
    1f10:	0e 94 b7 19 	call	0x336e	; 0x336e <itoa>

   LCD_displayString(buff); /* Display the string */
    1f14:	ce 01       	movw	r24, r28
    1f16:	01 96       	adiw	r24, 0x01	; 1
    1f18:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <LCD_displayString>
}
    1f1c:	62 96       	adiw	r28, 0x12	; 18
    1f1e:	0f b6       	in	r0, 0x3f	; 63
    1f20:	f8 94       	cli
    1f22:	de bf       	out	0x3e, r29	; 62
    1f24:	0f be       	out	0x3f, r0	; 63
    1f26:	cd bf       	out	0x3d, r28	; 61
    1f28:	cf 91       	pop	r28
    1f2a:	df 91       	pop	r29
    1f2c:	08 95       	ret

00001f2e <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
    1f2e:	df 93       	push	r29
    1f30:	cf 93       	push	r28
    1f32:	cd b7       	in	r28, 0x3d	; 61
    1f34:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    1f36:	81 e0       	ldi	r24, 0x01	; 1
    1f38:	0e 94 12 0b 	call	0x1624	; 0x1624 <LCD_sendCommand>
}
    1f3c:	cf 91       	pop	r28
    1f3e:	df 91       	pop	r29
    1f40:	08 95       	ret

00001f42 <main>:
#include "std_types.h"
#include <avr/io.h>
#include "ultra_sonic.h"

int main()
{
    1f42:	df 93       	push	r29
    1f44:	cf 93       	push	r28
    1f46:	cd b7       	in	r28, 0x3d	; 61
    1f48:	de b7       	in	r29, 0x3e	; 62
    1f4a:	6d 97       	sbiw	r28, 0x1d	; 29
    1f4c:	0f b6       	in	r0, 0x3f	; 63
    1f4e:	f8 94       	cli
    1f50:	de bf       	out	0x3e, r29	; 62
    1f52:	0f be       	out	0x3f, r0	; 63
    1f54:	cd bf       	out	0x3d, r28	; 61



	SREG |= (1<<7);
    1f56:	af e5       	ldi	r26, 0x5F	; 95
    1f58:	b0 e0       	ldi	r27, 0x00	; 0
    1f5a:	ef e5       	ldi	r30, 0x5F	; 95
    1f5c:	f0 e0       	ldi	r31, 0x00	; 0
    1f5e:	80 81       	ld	r24, Z
    1f60:	80 68       	ori	r24, 0x80	; 128
    1f62:	8c 93       	st	X, r24

	LCD_init();
    1f64:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <LCD_init>
	Ultrasonic_init();
    1f68:	0e 94 26 18 	call	0x304c	; 0x304c <Ultrasonic_init>


	uint8 str="Distance =    cm";
    1f6c:	80 e6       	ldi	r24, 0x60	; 96
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
    1f70:	8d 8f       	std	Y+29, r24	; 0x1d
	LCD_displayString(str);
    1f72:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1f74:	88 2f       	mov	r24, r24
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <LCD_displayString>


	while(1)
	{

		if (Ultrasonic_readDistance()>100)
    1f7c:	0e 94 36 19 	call	0x326c	; 0x326c <Ultrasonic_readDistance>
    1f80:	85 36       	cpi	r24, 0x65	; 101
    1f82:	91 05       	cpc	r25, r1
    1f84:	08 f4       	brcc	.+2      	; 0x1f88 <main+0x46>
    1f86:	7b c0       	rjmp	.+246    	; 0x207e <main+0x13c>
		{

			LCD_moveCursor(0,10);
    1f88:	80 e0       	ldi	r24, 0x00	; 0
    1f8a:	6a e0       	ldi	r22, 0x0A	; 10
    1f8c:	0e 94 19 0f 	call	0x1e32	; 0x1e32 <LCD_moveCursor>
			LCD_intgerToString(Ultrasonic_readDistance());
    1f90:	0e 94 36 19 	call	0x326c	; 0x326c <Ultrasonic_readDistance>
    1f94:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <LCD_intgerToString>
    1f98:	80 e0       	ldi	r24, 0x00	; 0
    1f9a:	90 e0       	ldi	r25, 0x00	; 0
    1f9c:	a8 ec       	ldi	r26, 0xC8	; 200
    1f9e:	b2 e4       	ldi	r27, 0x42	; 66
    1fa0:	89 8f       	std	Y+25, r24	; 0x19
    1fa2:	9a 8f       	std	Y+26, r25	; 0x1a
    1fa4:	ab 8f       	std	Y+27, r26	; 0x1b
    1fa6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fa8:	69 8d       	ldd	r22, Y+25	; 0x19
    1faa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1fac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1fae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1fb0:	20 e0       	ldi	r18, 0x00	; 0
    1fb2:	30 e0       	ldi	r19, 0x00	; 0
    1fb4:	4a ef       	ldi	r20, 0xFA	; 250
    1fb6:	54 e4       	ldi	r21, 0x44	; 68
    1fb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fbc:	dc 01       	movw	r26, r24
    1fbe:	cb 01       	movw	r24, r22
    1fc0:	8d 8b       	std	Y+21, r24	; 0x15
    1fc2:	9e 8b       	std	Y+22, r25	; 0x16
    1fc4:	af 8b       	std	Y+23, r26	; 0x17
    1fc6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1fc8:	6d 89       	ldd	r22, Y+21	; 0x15
    1fca:	7e 89       	ldd	r23, Y+22	; 0x16
    1fcc:	8f 89       	ldd	r24, Y+23	; 0x17
    1fce:	98 8d       	ldd	r25, Y+24	; 0x18
    1fd0:	20 e0       	ldi	r18, 0x00	; 0
    1fd2:	30 e0       	ldi	r19, 0x00	; 0
    1fd4:	40 e8       	ldi	r20, 0x80	; 128
    1fd6:	5f e3       	ldi	r21, 0x3F	; 63
    1fd8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fdc:	88 23       	and	r24, r24
    1fde:	2c f4       	brge	.+10     	; 0x1fea <main+0xa8>
		__ticks = 1;
    1fe0:	81 e0       	ldi	r24, 0x01	; 1
    1fe2:	90 e0       	ldi	r25, 0x00	; 0
    1fe4:	9c 8b       	std	Y+20, r25	; 0x14
    1fe6:	8b 8b       	std	Y+19, r24	; 0x13
    1fe8:	3f c0       	rjmp	.+126    	; 0x2068 <main+0x126>
	else if (__tmp > 65535)
    1fea:	6d 89       	ldd	r22, Y+21	; 0x15
    1fec:	7e 89       	ldd	r23, Y+22	; 0x16
    1fee:	8f 89       	ldd	r24, Y+23	; 0x17
    1ff0:	98 8d       	ldd	r25, Y+24	; 0x18
    1ff2:	20 e0       	ldi	r18, 0x00	; 0
    1ff4:	3f ef       	ldi	r19, 0xFF	; 255
    1ff6:	4f e7       	ldi	r20, 0x7F	; 127
    1ff8:	57 e4       	ldi	r21, 0x47	; 71
    1ffa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ffe:	18 16       	cp	r1, r24
    2000:	4c f5       	brge	.+82     	; 0x2054 <main+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2002:	69 8d       	ldd	r22, Y+25	; 0x19
    2004:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2006:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2008:	9c 8d       	ldd	r25, Y+28	; 0x1c
    200a:	20 e0       	ldi	r18, 0x00	; 0
    200c:	30 e0       	ldi	r19, 0x00	; 0
    200e:	40 e2       	ldi	r20, 0x20	; 32
    2010:	51 e4       	ldi	r21, 0x41	; 65
    2012:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2016:	dc 01       	movw	r26, r24
    2018:	cb 01       	movw	r24, r22
    201a:	bc 01       	movw	r22, r24
    201c:	cd 01       	movw	r24, r26
    201e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2022:	dc 01       	movw	r26, r24
    2024:	cb 01       	movw	r24, r22
    2026:	9c 8b       	std	Y+20, r25	; 0x14
    2028:	8b 8b       	std	Y+19, r24	; 0x13
    202a:	0f c0       	rjmp	.+30     	; 0x204a <main+0x108>
    202c:	88 ec       	ldi	r24, 0xC8	; 200
    202e:	90 e0       	ldi	r25, 0x00	; 0
    2030:	9a 8b       	std	Y+18, r25	; 0x12
    2032:	89 8b       	std	Y+17, r24	; 0x11
    2034:	89 89       	ldd	r24, Y+17	; 0x11
    2036:	9a 89       	ldd	r25, Y+18	; 0x12
    2038:	01 97       	sbiw	r24, 0x01	; 1
    203a:	f1 f7       	brne	.-4      	; 0x2038 <main+0xf6>
    203c:	9a 8b       	std	Y+18, r25	; 0x12
    203e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2040:	8b 89       	ldd	r24, Y+19	; 0x13
    2042:	9c 89       	ldd	r25, Y+20	; 0x14
    2044:	01 97       	sbiw	r24, 0x01	; 1
    2046:	9c 8b       	std	Y+20, r25	; 0x14
    2048:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    204a:	8b 89       	ldd	r24, Y+19	; 0x13
    204c:	9c 89       	ldd	r25, Y+20	; 0x14
    204e:	00 97       	sbiw	r24, 0x00	; 0
    2050:	69 f7       	brne	.-38     	; 0x202c <main+0xea>
    2052:	94 cf       	rjmp	.-216    	; 0x1f7c <main+0x3a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2054:	6d 89       	ldd	r22, Y+21	; 0x15
    2056:	7e 89       	ldd	r23, Y+22	; 0x16
    2058:	8f 89       	ldd	r24, Y+23	; 0x17
    205a:	98 8d       	ldd	r25, Y+24	; 0x18
    205c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2060:	dc 01       	movw	r26, r24
    2062:	cb 01       	movw	r24, r22
    2064:	9c 8b       	std	Y+20, r25	; 0x14
    2066:	8b 8b       	std	Y+19, r24	; 0x13
    2068:	8b 89       	ldd	r24, Y+19	; 0x13
    206a:	9c 89       	ldd	r25, Y+20	; 0x14
    206c:	98 8b       	std	Y+16, r25	; 0x10
    206e:	8f 87       	std	Y+15, r24	; 0x0f
    2070:	8f 85       	ldd	r24, Y+15	; 0x0f
    2072:	98 89       	ldd	r25, Y+16	; 0x10
    2074:	01 97       	sbiw	r24, 0x01	; 1
    2076:	f1 f7       	brne	.-4      	; 0x2074 <main+0x132>
    2078:	98 8b       	std	Y+16, r25	; 0x10
    207a:	8f 87       	std	Y+15, r24	; 0x0f
    207c:	7f cf       	rjmp	.-258    	; 0x1f7c <main+0x3a>

		}

		else
		{
			LCD_moveCursor(0,10);
    207e:	80 e0       	ldi	r24, 0x00	; 0
    2080:	6a e0       	ldi	r22, 0x0A	; 10
    2082:	0e 94 19 0f 	call	0x1e32	; 0x1e32 <LCD_moveCursor>
			LCD_intgerToString(Ultrasonic_readDistance());
    2086:	0e 94 36 19 	call	0x326c	; 0x326c <Ultrasonic_readDistance>
    208a:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <LCD_intgerToString>
    208e:	80 e0       	ldi	r24, 0x00	; 0
    2090:	90 e0       	ldi	r25, 0x00	; 0
    2092:	a8 ec       	ldi	r26, 0xC8	; 200
    2094:	b2 e4       	ldi	r27, 0x42	; 66
    2096:	8b 87       	std	Y+11, r24	; 0x0b
    2098:	9c 87       	std	Y+12, r25	; 0x0c
    209a:	ad 87       	std	Y+13, r26	; 0x0d
    209c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    209e:	6b 85       	ldd	r22, Y+11	; 0x0b
    20a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    20a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    20a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    20a6:	20 e0       	ldi	r18, 0x00	; 0
    20a8:	30 e0       	ldi	r19, 0x00	; 0
    20aa:	4a ef       	ldi	r20, 0xFA	; 250
    20ac:	54 e4       	ldi	r21, 0x44	; 68
    20ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20b2:	dc 01       	movw	r26, r24
    20b4:	cb 01       	movw	r24, r22
    20b6:	8f 83       	std	Y+7, r24	; 0x07
    20b8:	98 87       	std	Y+8, r25	; 0x08
    20ba:	a9 87       	std	Y+9, r26	; 0x09
    20bc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    20be:	6f 81       	ldd	r22, Y+7	; 0x07
    20c0:	78 85       	ldd	r23, Y+8	; 0x08
    20c2:	89 85       	ldd	r24, Y+9	; 0x09
    20c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    20c6:	20 e0       	ldi	r18, 0x00	; 0
    20c8:	30 e0       	ldi	r19, 0x00	; 0
    20ca:	40 e8       	ldi	r20, 0x80	; 128
    20cc:	5f e3       	ldi	r21, 0x3F	; 63
    20ce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    20d2:	88 23       	and	r24, r24
    20d4:	2c f4       	brge	.+10     	; 0x20e0 <main+0x19e>
		__ticks = 1;
    20d6:	81 e0       	ldi	r24, 0x01	; 1
    20d8:	90 e0       	ldi	r25, 0x00	; 0
    20da:	9e 83       	std	Y+6, r25	; 0x06
    20dc:	8d 83       	std	Y+5, r24	; 0x05
    20de:	3f c0       	rjmp	.+126    	; 0x215e <main+0x21c>
	else if (__tmp > 65535)
    20e0:	6f 81       	ldd	r22, Y+7	; 0x07
    20e2:	78 85       	ldd	r23, Y+8	; 0x08
    20e4:	89 85       	ldd	r24, Y+9	; 0x09
    20e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    20e8:	20 e0       	ldi	r18, 0x00	; 0
    20ea:	3f ef       	ldi	r19, 0xFF	; 255
    20ec:	4f e7       	ldi	r20, 0x7F	; 127
    20ee:	57 e4       	ldi	r21, 0x47	; 71
    20f0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    20f4:	18 16       	cp	r1, r24
    20f6:	4c f5       	brge	.+82     	; 0x214a <main+0x208>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    20fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    20fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    20fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2100:	20 e0       	ldi	r18, 0x00	; 0
    2102:	30 e0       	ldi	r19, 0x00	; 0
    2104:	40 e2       	ldi	r20, 0x20	; 32
    2106:	51 e4       	ldi	r21, 0x41	; 65
    2108:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    210c:	dc 01       	movw	r26, r24
    210e:	cb 01       	movw	r24, r22
    2110:	bc 01       	movw	r22, r24
    2112:	cd 01       	movw	r24, r26
    2114:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2118:	dc 01       	movw	r26, r24
    211a:	cb 01       	movw	r24, r22
    211c:	9e 83       	std	Y+6, r25	; 0x06
    211e:	8d 83       	std	Y+5, r24	; 0x05
    2120:	0f c0       	rjmp	.+30     	; 0x2140 <main+0x1fe>
    2122:	88 ec       	ldi	r24, 0xC8	; 200
    2124:	90 e0       	ldi	r25, 0x00	; 0
    2126:	9c 83       	std	Y+4, r25	; 0x04
    2128:	8b 83       	std	Y+3, r24	; 0x03
    212a:	8b 81       	ldd	r24, Y+3	; 0x03
    212c:	9c 81       	ldd	r25, Y+4	; 0x04
    212e:	01 97       	sbiw	r24, 0x01	; 1
    2130:	f1 f7       	brne	.-4      	; 0x212e <main+0x1ec>
    2132:	9c 83       	std	Y+4, r25	; 0x04
    2134:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2136:	8d 81       	ldd	r24, Y+5	; 0x05
    2138:	9e 81       	ldd	r25, Y+6	; 0x06
    213a:	01 97       	sbiw	r24, 0x01	; 1
    213c:	9e 83       	std	Y+6, r25	; 0x06
    213e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2140:	8d 81       	ldd	r24, Y+5	; 0x05
    2142:	9e 81       	ldd	r25, Y+6	; 0x06
    2144:	00 97       	sbiw	r24, 0x00	; 0
    2146:	69 f7       	brne	.-38     	; 0x2122 <main+0x1e0>
    2148:	14 c0       	rjmp	.+40     	; 0x2172 <main+0x230>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    214a:	6f 81       	ldd	r22, Y+7	; 0x07
    214c:	78 85       	ldd	r23, Y+8	; 0x08
    214e:	89 85       	ldd	r24, Y+9	; 0x09
    2150:	9a 85       	ldd	r25, Y+10	; 0x0a
    2152:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2156:	dc 01       	movw	r26, r24
    2158:	cb 01       	movw	r24, r22
    215a:	9e 83       	std	Y+6, r25	; 0x06
    215c:	8d 83       	std	Y+5, r24	; 0x05
    215e:	8d 81       	ldd	r24, Y+5	; 0x05
    2160:	9e 81       	ldd	r25, Y+6	; 0x06
    2162:	9a 83       	std	Y+2, r25	; 0x02
    2164:	89 83       	std	Y+1, r24	; 0x01
    2166:	89 81       	ldd	r24, Y+1	; 0x01
    2168:	9a 81       	ldd	r25, Y+2	; 0x02
    216a:	01 97       	sbiw	r24, 0x01	; 1
    216c:	f1 f7       	brne	.-4      	; 0x216a <main+0x228>
    216e:	9a 83       	std	Y+2, r25	; 0x02
    2170:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(100);
			LCD_displayCharacter(' ');
    2172:	80 e2       	ldi	r24, 0x20	; 32
    2174:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <LCD_displayCharacter>
    2178:	01 cf       	rjmp	.-510    	; 0x1f7c <main+0x3a>

0000217a <__vector_5>:
uint16 g_timePeriod = 0;
uint16 g_timePeriodPlusHigh = 0;

 */
ISR(TIMER2_OVF_vect)
{
    217a:	1f 92       	push	r1
    217c:	0f 92       	push	r0
    217e:	0f b6       	in	r0, 0x3f	; 63
    2180:	0f 92       	push	r0
    2182:	11 24       	eor	r1, r1
    2184:	2f 93       	push	r18
    2186:	3f 93       	push	r19
    2188:	4f 93       	push	r20
    218a:	5f 93       	push	r21
    218c:	6f 93       	push	r22
    218e:	7f 93       	push	r23
    2190:	8f 93       	push	r24
    2192:	9f 93       	push	r25
    2194:	af 93       	push	r26
    2196:	bf 93       	push	r27
    2198:	ef 93       	push	r30
    219a:	ff 93       	push	r31
    219c:	df 93       	push	r29
    219e:	cf 93       	push	r28
    21a0:	cd b7       	in	r28, 0x3d	; 61
    21a2:	de b7       	in	r29, 0x3e	; 62
	if(Timer2_CALLBACK_Fptr != NULL_PTR)
    21a4:	80 91 7e 01 	lds	r24, 0x017E
    21a8:	90 91 7f 01 	lds	r25, 0x017F
    21ac:	00 97       	sbiw	r24, 0x00	; 0
    21ae:	29 f0       	breq	.+10     	; 0x21ba <__vector_5+0x40>
	{
		(*Timer2_CALLBACK_Fptr)();
    21b0:	e0 91 7e 01 	lds	r30, 0x017E
    21b4:	f0 91 7f 01 	lds	r31, 0x017F
    21b8:	09 95       	icall
	}
}
    21ba:	cf 91       	pop	r28
    21bc:	df 91       	pop	r29
    21be:	ff 91       	pop	r31
    21c0:	ef 91       	pop	r30
    21c2:	bf 91       	pop	r27
    21c4:	af 91       	pop	r26
    21c6:	9f 91       	pop	r25
    21c8:	8f 91       	pop	r24
    21ca:	7f 91       	pop	r23
    21cc:	6f 91       	pop	r22
    21ce:	5f 91       	pop	r21
    21d0:	4f 91       	pop	r20
    21d2:	3f 91       	pop	r19
    21d4:	2f 91       	pop	r18
    21d6:	0f 90       	pop	r0
    21d8:	0f be       	out	0x3f, r0	; 63
    21da:	0f 90       	pop	r0
    21dc:	1f 90       	pop	r1
    21de:	18 95       	reti

000021e0 <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    21e0:	1f 92       	push	r1
    21e2:	0f 92       	push	r0
    21e4:	0f b6       	in	r0, 0x3f	; 63
    21e6:	0f 92       	push	r0
    21e8:	11 24       	eor	r1, r1
    21ea:	2f 93       	push	r18
    21ec:	3f 93       	push	r19
    21ee:	4f 93       	push	r20
    21f0:	5f 93       	push	r21
    21f2:	6f 93       	push	r22
    21f4:	7f 93       	push	r23
    21f6:	8f 93       	push	r24
    21f8:	9f 93       	push	r25
    21fa:	af 93       	push	r26
    21fc:	bf 93       	push	r27
    21fe:	ef 93       	push	r30
    2200:	ff 93       	push	r31
    2202:	df 93       	push	r29
    2204:	cf 93       	push	r28
    2206:	cd b7       	in	r28, 0x3d	; 61
    2208:	de b7       	in	r29, 0x3e	; 62
	if(Timer2_CALLBACK_Fptr != NULL_PTR)
    220a:	80 91 7e 01 	lds	r24, 0x017E
    220e:	90 91 7f 01 	lds	r25, 0x017F
    2212:	00 97       	sbiw	r24, 0x00	; 0
    2214:	29 f0       	breq	.+10     	; 0x2220 <__vector_4+0x40>
	{
		(*Timer2_CALLBACK_Fptr)();
    2216:	e0 91 7e 01 	lds	r30, 0x017E
    221a:	f0 91 7f 01 	lds	r31, 0x017F
    221e:	09 95       	icall
	}
}
    2220:	cf 91       	pop	r28
    2222:	df 91       	pop	r29
    2224:	ff 91       	pop	r31
    2226:	ef 91       	pop	r30
    2228:	bf 91       	pop	r27
    222a:	af 91       	pop	r26
    222c:	9f 91       	pop	r25
    222e:	8f 91       	pop	r24
    2230:	7f 91       	pop	r23
    2232:	6f 91       	pop	r22
    2234:	5f 91       	pop	r21
    2236:	4f 91       	pop	r20
    2238:	3f 91       	pop	r19
    223a:	2f 91       	pop	r18
    223c:	0f 90       	pop	r0
    223e:	0f be       	out	0x3f, r0	; 63
    2240:	0f 90       	pop	r0
    2242:	1f 90       	pop	r1
    2244:	18 95       	reti

00002246 <__vector_6>:

ISR(TIMER1_CAPT_vect)
{
    2246:	1f 92       	push	r1
    2248:	0f 92       	push	r0
    224a:	0f b6       	in	r0, 0x3f	; 63
    224c:	0f 92       	push	r0
    224e:	11 24       	eor	r1, r1
    2250:	2f 93       	push	r18
    2252:	3f 93       	push	r19
    2254:	4f 93       	push	r20
    2256:	5f 93       	push	r21
    2258:	6f 93       	push	r22
    225a:	7f 93       	push	r23
    225c:	8f 93       	push	r24
    225e:	9f 93       	push	r25
    2260:	af 93       	push	r26
    2262:	bf 93       	push	r27
    2264:	ef 93       	push	r30
    2266:	ff 93       	push	r31
    2268:	df 93       	push	r29
    226a:	cf 93       	push	r28
    226c:	cd b7       	in	r28, 0x3d	; 61
    226e:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    2270:	80 91 80 01 	lds	r24, 0x0180
    2274:	90 91 81 01 	lds	r25, 0x0181
    2278:	00 97       	sbiw	r24, 0x00	; 0
    227a:	29 f0       	breq	.+10     	; 0x2286 <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    227c:	e0 91 80 01 	lds	r30, 0x0180
    2280:	f0 91 81 01 	lds	r31, 0x0181
    2284:	09 95       	icall
	}
}
    2286:	cf 91       	pop	r28
    2288:	df 91       	pop	r29
    228a:	ff 91       	pop	r31
    228c:	ef 91       	pop	r30
    228e:	bf 91       	pop	r27
    2290:	af 91       	pop	r26
    2292:	9f 91       	pop	r25
    2294:	8f 91       	pop	r24
    2296:	7f 91       	pop	r23
    2298:	6f 91       	pop	r22
    229a:	5f 91       	pop	r21
    229c:	4f 91       	pop	r20
    229e:	3f 91       	pop	r19
    22a0:	2f 91       	pop	r18
    22a2:	0f 90       	pop	r0
    22a4:	0f be       	out	0x3f, r0	; 63
    22a6:	0f 90       	pop	r0
    22a8:	1f 90       	pop	r1
    22aa:	18 95       	reti

000022ac <__vector_9>:

ISR(TIMER1_OVF_vect)
{
    22ac:	1f 92       	push	r1
    22ae:	0f 92       	push	r0
    22b0:	0f b6       	in	r0, 0x3f	; 63
    22b2:	0f 92       	push	r0
    22b4:	11 24       	eor	r1, r1
    22b6:	2f 93       	push	r18
    22b8:	3f 93       	push	r19
    22ba:	4f 93       	push	r20
    22bc:	5f 93       	push	r21
    22be:	6f 93       	push	r22
    22c0:	7f 93       	push	r23
    22c2:	8f 93       	push	r24
    22c4:	9f 93       	push	r25
    22c6:	af 93       	push	r26
    22c8:	bf 93       	push	r27
    22ca:	ef 93       	push	r30
    22cc:	ff 93       	push	r31
    22ce:	df 93       	push	r29
    22d0:	cf 93       	push	r28
    22d2:	cd b7       	in	r28, 0x3d	; 61
    22d4:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_CALLBACK_Fptr != NULL_PTR)
    22d6:	80 91 7c 01 	lds	r24, 0x017C
    22da:	90 91 7d 01 	lds	r25, 0x017D
    22de:	00 97       	sbiw	r24, 0x00	; 0
    22e0:	29 f0       	breq	.+10     	; 0x22ec <__vector_9+0x40>
	{
		(*Timer1_CALLBACK_Fptr)();
    22e2:	e0 91 7c 01 	lds	r30, 0x017C
    22e6:	f0 91 7d 01 	lds	r31, 0x017D
    22ea:	09 95       	icall
	}
}
    22ec:	cf 91       	pop	r28
    22ee:	df 91       	pop	r29
    22f0:	ff 91       	pop	r31
    22f2:	ef 91       	pop	r30
    22f4:	bf 91       	pop	r27
    22f6:	af 91       	pop	r26
    22f8:	9f 91       	pop	r25
    22fa:	8f 91       	pop	r24
    22fc:	7f 91       	pop	r23
    22fe:	6f 91       	pop	r22
    2300:	5f 91       	pop	r21
    2302:	4f 91       	pop	r20
    2304:	3f 91       	pop	r19
    2306:	2f 91       	pop	r18
    2308:	0f 90       	pop	r0
    230a:	0f be       	out	0x3f, r0	; 63
    230c:	0f 90       	pop	r0
    230e:	1f 90       	pop	r1
    2310:	18 95       	reti

00002312 <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    2312:	1f 92       	push	r1
    2314:	0f 92       	push	r0
    2316:	0f b6       	in	r0, 0x3f	; 63
    2318:	0f 92       	push	r0
    231a:	11 24       	eor	r1, r1
    231c:	2f 93       	push	r18
    231e:	3f 93       	push	r19
    2320:	4f 93       	push	r20
    2322:	5f 93       	push	r21
    2324:	6f 93       	push	r22
    2326:	7f 93       	push	r23
    2328:	8f 93       	push	r24
    232a:	9f 93       	push	r25
    232c:	af 93       	push	r26
    232e:	bf 93       	push	r27
    2330:	ef 93       	push	r30
    2332:	ff 93       	push	r31
    2334:	df 93       	push	r29
    2336:	cf 93       	push	r28
    2338:	cd b7       	in	r28, 0x3d	; 61
    233a:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_CALLBACK_Fptr != NULL_PTR)
    233c:	80 91 7c 01 	lds	r24, 0x017C
    2340:	90 91 7d 01 	lds	r25, 0x017D
    2344:	00 97       	sbiw	r24, 0x00	; 0
    2346:	29 f0       	breq	.+10     	; 0x2352 <__vector_7+0x40>
	{
		(*Timer1_CALLBACK_Fptr)();
    2348:	e0 91 7c 01 	lds	r30, 0x017C
    234c:	f0 91 7d 01 	lds	r31, 0x017D
    2350:	09 95       	icall
	}
}
    2352:	cf 91       	pop	r28
    2354:	df 91       	pop	r29
    2356:	ff 91       	pop	r31
    2358:	ef 91       	pop	r30
    235a:	bf 91       	pop	r27
    235c:	af 91       	pop	r26
    235e:	9f 91       	pop	r25
    2360:	8f 91       	pop	r24
    2362:	7f 91       	pop	r23
    2364:	6f 91       	pop	r22
    2366:	5f 91       	pop	r21
    2368:	4f 91       	pop	r20
    236a:	3f 91       	pop	r19
    236c:	2f 91       	pop	r18
    236e:	0f 90       	pop	r0
    2370:	0f be       	out	0x3f, r0	; 63
    2372:	0f 90       	pop	r0
    2374:	1f 90       	pop	r1
    2376:	18 95       	reti

00002378 <__vector_11>:
ISR(TIMER0_OVF_vect)
{
    2378:	1f 92       	push	r1
    237a:	0f 92       	push	r0
    237c:	0f b6       	in	r0, 0x3f	; 63
    237e:	0f 92       	push	r0
    2380:	11 24       	eor	r1, r1
    2382:	2f 93       	push	r18
    2384:	3f 93       	push	r19
    2386:	4f 93       	push	r20
    2388:	5f 93       	push	r21
    238a:	6f 93       	push	r22
    238c:	7f 93       	push	r23
    238e:	8f 93       	push	r24
    2390:	9f 93       	push	r25
    2392:	af 93       	push	r26
    2394:	bf 93       	push	r27
    2396:	ef 93       	push	r30
    2398:	ff 93       	push	r31
    239a:	df 93       	push	r29
    239c:	cf 93       	push	r28
    239e:	cd b7       	in	r28, 0x3d	; 61
    23a0:	de b7       	in	r29, 0x3e	; 62
	if(Timer0_CALLBACK_Fptr != NULL_PTR)
    23a2:	80 91 7a 01 	lds	r24, 0x017A
    23a6:	90 91 7b 01 	lds	r25, 0x017B
    23aa:	00 97       	sbiw	r24, 0x00	; 0
    23ac:	29 f0       	breq	.+10     	; 0x23b8 <__vector_11+0x40>
	{
		(*Timer0_CALLBACK_Fptr)();
    23ae:	e0 91 7a 01 	lds	r30, 0x017A
    23b2:	f0 91 7b 01 	lds	r31, 0x017B
    23b6:	09 95       	icall
	}
}
    23b8:	cf 91       	pop	r28
    23ba:	df 91       	pop	r29
    23bc:	ff 91       	pop	r31
    23be:	ef 91       	pop	r30
    23c0:	bf 91       	pop	r27
    23c2:	af 91       	pop	r26
    23c4:	9f 91       	pop	r25
    23c6:	8f 91       	pop	r24
    23c8:	7f 91       	pop	r23
    23ca:	6f 91       	pop	r22
    23cc:	5f 91       	pop	r21
    23ce:	4f 91       	pop	r20
    23d0:	3f 91       	pop	r19
    23d2:	2f 91       	pop	r18
    23d4:	0f 90       	pop	r0
    23d6:	0f be       	out	0x3f, r0	; 63
    23d8:	0f 90       	pop	r0
    23da:	1f 90       	pop	r1
    23dc:	18 95       	reti

000023de <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    23de:	1f 92       	push	r1
    23e0:	0f 92       	push	r0
    23e2:	0f b6       	in	r0, 0x3f	; 63
    23e4:	0f 92       	push	r0
    23e6:	11 24       	eor	r1, r1
    23e8:	2f 93       	push	r18
    23ea:	3f 93       	push	r19
    23ec:	4f 93       	push	r20
    23ee:	5f 93       	push	r21
    23f0:	6f 93       	push	r22
    23f2:	7f 93       	push	r23
    23f4:	8f 93       	push	r24
    23f6:	9f 93       	push	r25
    23f8:	af 93       	push	r26
    23fa:	bf 93       	push	r27
    23fc:	ef 93       	push	r30
    23fe:	ff 93       	push	r31
    2400:	df 93       	push	r29
    2402:	cf 93       	push	r28
    2404:	cd b7       	in	r28, 0x3d	; 61
    2406:	de b7       	in	r29, 0x3e	; 62
	if(Timer0_CALLBACK_Fptr != NULL_PTR)
    2408:	80 91 7a 01 	lds	r24, 0x017A
    240c:	90 91 7b 01 	lds	r25, 0x017B
    2410:	00 97       	sbiw	r24, 0x00	; 0
    2412:	29 f0       	breq	.+10     	; 0x241e <__vector_10+0x40>
	{
		(*Timer0_CALLBACK_Fptr)();
    2414:	e0 91 7a 01 	lds	r30, 0x017A
    2418:	f0 91 7b 01 	lds	r31, 0x017B
    241c:	09 95       	icall
	}
}
    241e:	cf 91       	pop	r28
    2420:	df 91       	pop	r29
    2422:	ff 91       	pop	r31
    2424:	ef 91       	pop	r30
    2426:	bf 91       	pop	r27
    2428:	af 91       	pop	r26
    242a:	9f 91       	pop	r25
    242c:	8f 91       	pop	r24
    242e:	7f 91       	pop	r23
    2430:	6f 91       	pop	r22
    2432:	5f 91       	pop	r21
    2434:	4f 91       	pop	r20
    2436:	3f 91       	pop	r19
    2438:	2f 91       	pop	r18
    243a:	0f 90       	pop	r0
    243c:	0f be       	out	0x3f, r0	; 63
    243e:	0f 90       	pop	r0
    2440:	1f 90       	pop	r1
    2442:	18 95       	reti

00002444 <TIMER0_init>:


void TIMER0_init(const Timer0_ConfigType * Config_Ptr)
{
    2444:	df 93       	push	r29
    2446:	cf 93       	push	r28
    2448:	00 d0       	rcall	.+0      	; 0x244a <TIMER0_init+0x6>
    244a:	cd b7       	in	r28, 0x3d	; 61
    244c:	de b7       	in	r29, 0x3e	; 62
    244e:	9a 83       	std	Y+2, r25	; 0x02
    2450:	89 83       	std	Y+1, r24	; 0x01

	TCCR0 |= Config_Ptr->prescaler;
    2452:	a3 e5       	ldi	r26, 0x53	; 83
    2454:	b0 e0       	ldi	r27, 0x00	; 0
    2456:	e3 e5       	ldi	r30, 0x53	; 83
    2458:	f0 e0       	ldi	r31, 0x00	; 0
    245a:	90 81       	ld	r25, Z
    245c:	e9 81       	ldd	r30, Y+1	; 0x01
    245e:	fa 81       	ldd	r31, Y+2	; 0x02
    2460:	85 81       	ldd	r24, Z+5	; 0x05
    2462:	89 2b       	or	r24, r25
    2464:	8c 93       	st	X, r24
	TCNT0 = Config_Ptr->initial_value;
    2466:	a2 e5       	ldi	r26, 0x52	; 82
    2468:	b0 e0       	ldi	r27, 0x00	; 0
    246a:	e9 81       	ldd	r30, Y+1	; 0x01
    246c:	fa 81       	ldd	r31, Y+2	; 0x02
    246e:	80 81       	ld	r24, Z
    2470:	91 81       	ldd	r25, Z+1	; 0x01
    2472:	8c 93       	st	X, r24
	SET_BIT(TIMSK,TOIE0);
    2474:	a9 e5       	ldi	r26, 0x59	; 89
    2476:	b0 e0       	ldi	r27, 0x00	; 0
    2478:	e9 e5       	ldi	r30, 0x59	; 89
    247a:	f0 e0       	ldi	r31, 0x00	; 0
    247c:	80 81       	ld	r24, Z
    247e:	81 60       	ori	r24, 0x01	; 1
    2480:	8c 93       	st	X, r24
	if ((Config_Ptr->mode) == TIMER0_NORMAL_MODE)
    2482:	e9 81       	ldd	r30, Y+1	; 0x01
    2484:	fa 81       	ldd	r31, Y+2	; 0x02
    2486:	84 81       	ldd	r24, Z+4	; 0x04
    2488:	88 23       	and	r24, r24
    248a:	21 f5       	brne	.+72     	; 0x24d4 <TIMER0_init+0x90>
	{
		SET_BIT(TCCR0,FOC0);//disable non-pwm
    248c:	a3 e5       	ldi	r26, 0x53	; 83
    248e:	b0 e0       	ldi	r27, 0x00	; 0
    2490:	e3 e5       	ldi	r30, 0x53	; 83
    2492:	f0 e0       	ldi	r31, 0x00	; 0
    2494:	80 81       	ld	r24, Z
    2496:	80 68       	ori	r24, 0x80	; 128
    2498:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_WGM00);
    249a:	a3 e5       	ldi	r26, 0x53	; 83
    249c:	b0 e0       	ldi	r27, 0x00	; 0
    249e:	e3 e5       	ldi	r30, 0x53	; 83
    24a0:	f0 e0       	ldi	r31, 0x00	; 0
    24a2:	80 81       	ld	r24, Z
    24a4:	8f 7b       	andi	r24, 0xBF	; 191
    24a6:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_WGM01);//choose normal mode
    24a8:	a3 e5       	ldi	r26, 0x53	; 83
    24aa:	b0 e0       	ldi	r27, 0x00	; 0
    24ac:	e3 e5       	ldi	r30, 0x53	; 83
    24ae:	f0 e0       	ldi	r31, 0x00	; 0
    24b0:	80 81       	ld	r24, Z
    24b2:	87 7f       	andi	r24, 0xF7	; 247
    24b4:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM00);
    24b6:	a3 e5       	ldi	r26, 0x53	; 83
    24b8:	b0 e0       	ldi	r27, 0x00	; 0
    24ba:	e3 e5       	ldi	r30, 0x53	; 83
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	80 81       	ld	r24, Z
    24c0:	8f 7e       	andi	r24, 0xEF	; 239
    24c2:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);//normal operation OC0 disconnected
    24c4:	a3 e5       	ldi	r26, 0x53	; 83
    24c6:	b0 e0       	ldi	r27, 0x00	; 0
    24c8:	e3 e5       	ldi	r30, 0x53	; 83
    24ca:	f0 e0       	ldi	r31, 0x00	; 0
    24cc:	80 81       	ld	r24, Z
    24ce:	8f 7d       	andi	r24, 0xDF	; 223
    24d0:	8c 93       	st	X, r24
    24d2:	7a c0       	rjmp	.+244    	; 0x25c8 <TIMER0_init+0x184>
		//enable interrupt

	}
	else if ((Config_Ptr->mode) == TIMER0_PWM_PHASE_COTROL)
    24d4:	e9 81       	ldd	r30, Y+1	; 0x01
    24d6:	fa 81       	ldd	r31, Y+2	; 0x02
    24d8:	84 81       	ldd	r24, Z+4	; 0x04
    24da:	81 30       	cpi	r24, 0x01	; 1
    24dc:	e9 f4       	brne	.+58     	; 0x2518 <TIMER0_init+0xd4>
	{
		SET_BIT(TCCR0,TCCR0_WGM00);
    24de:	a3 e5       	ldi	r26, 0x53	; 83
    24e0:	b0 e0       	ldi	r27, 0x00	; 0
    24e2:	e3 e5       	ldi	r30, 0x53	; 83
    24e4:	f0 e0       	ldi	r31, 0x00	; 0
    24e6:	80 81       	ld	r24, Z
    24e8:	80 64       	ori	r24, 0x40	; 64
    24ea:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_WGM01);//choose PHASE_CONTROL
    24ec:	a3 e5       	ldi	r26, 0x53	; 83
    24ee:	b0 e0       	ldi	r27, 0x00	; 0
    24f0:	e3 e5       	ldi	r30, 0x53	; 83
    24f2:	f0 e0       	ldi	r31, 0x00	; 0
    24f4:	80 81       	ld	r24, Z
    24f6:	87 7f       	andi	r24, 0xF7	; 247
    24f8:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM00);
    24fa:	a3 e5       	ldi	r26, 0x53	; 83
    24fc:	b0 e0       	ldi	r27, 0x00	; 0
    24fe:	e3 e5       	ldi	r30, 0x53	; 83
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 81       	ld	r24, Z
    2504:	8f 7e       	andi	r24, 0xEF	; 239
    2506:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);//normal operation OC0 disconnected
    2508:	a3 e5       	ldi	r26, 0x53	; 83
    250a:	b0 e0       	ldi	r27, 0x00	; 0
    250c:	e3 e5       	ldi	r30, 0x53	; 83
    250e:	f0 e0       	ldi	r31, 0x00	; 0
    2510:	80 81       	ld	r24, Z
    2512:	8f 7d       	andi	r24, 0xDF	; 223
    2514:	8c 93       	st	X, r24
    2516:	58 c0       	rjmp	.+176    	; 0x25c8 <TIMER0_init+0x184>

	}

	else if ((Config_Ptr->mode) == TIMER0_COMPARE_MODE)
    2518:	e9 81       	ldd	r30, Y+1	; 0x01
    251a:	fa 81       	ldd	r31, Y+2	; 0x02
    251c:	84 81       	ldd	r24, Z+4	; 0x04
    251e:	82 30       	cpi	r24, 0x02	; 2
    2520:	91 f5       	brne	.+100    	; 0x2586 <TIMER0_init+0x142>

	{
		SET_BIT(TCCR0,FOC0);//disable non-pwm
    2522:	a3 e5       	ldi	r26, 0x53	; 83
    2524:	b0 e0       	ldi	r27, 0x00	; 0
    2526:	e3 e5       	ldi	r30, 0x53	; 83
    2528:	f0 e0       	ldi	r31, 0x00	; 0
    252a:	80 81       	ld	r24, Z
    252c:	80 68       	ori	r24, 0x80	; 128
    252e:	8c 93       	st	X, r24

		CLEAR_BIT(TCCR0,TCCR0_WGM00);
    2530:	a3 e5       	ldi	r26, 0x53	; 83
    2532:	b0 e0       	ldi	r27, 0x00	; 0
    2534:	e3 e5       	ldi	r30, 0x53	; 83
    2536:	f0 e0       	ldi	r31, 0x00	; 0
    2538:	80 81       	ld	r24, Z
    253a:	8f 7b       	andi	r24, 0xBF	; 191
    253c:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_WGM01);//enable COMPARE mode
    253e:	a3 e5       	ldi	r26, 0x53	; 83
    2540:	b0 e0       	ldi	r27, 0x00	; 0
    2542:	e3 e5       	ldi	r30, 0x53	; 83
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	80 81       	ld	r24, Z
    2548:	88 60       	ori	r24, 0x08	; 8
    254a:	8c 93       	st	X, r24
		//disconnect oc0 and meke compare normal mode
		CLEAR_BIT(TCCR0,TCCR0_COM00);
    254c:	a3 e5       	ldi	r26, 0x53	; 83
    254e:	b0 e0       	ldi	r27, 0x00	; 0
    2550:	e3 e5       	ldi	r30, 0x53	; 83
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	8f 7e       	andi	r24, 0xEF	; 239
    2558:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);
    255a:	a3 e5       	ldi	r26, 0x53	; 83
    255c:	b0 e0       	ldi	r27, 0x00	; 0
    255e:	e3 e5       	ldi	r30, 0x53	; 83
    2560:	f0 e0       	ldi	r31, 0x00	; 0
    2562:	80 81       	ld	r24, Z
    2564:	8f 7d       	andi	r24, 0xDF	; 223
    2566:	8c 93       	st	X, r24
		//enable interrupt
		SET_BIT(TIMSK,OCIE0);
    2568:	a9 e5       	ldi	r26, 0x59	; 89
    256a:	b0 e0       	ldi	r27, 0x00	; 0
    256c:	e9 e5       	ldi	r30, 0x59	; 89
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	80 81       	ld	r24, Z
    2572:	82 60       	ori	r24, 0x02	; 2
    2574:	8c 93       	st	X, r24
		OCR0=Config_Ptr->compare_value;//compare value
    2576:	ac e5       	ldi	r26, 0x5C	; 92
    2578:	b0 e0       	ldi	r27, 0x00	; 0
    257a:	e9 81       	ldd	r30, Y+1	; 0x01
    257c:	fa 81       	ldd	r31, Y+2	; 0x02
    257e:	82 81       	ldd	r24, Z+2	; 0x02
    2580:	93 81       	ldd	r25, Z+3	; 0x03
    2582:	8c 93       	st	X, r24
    2584:	21 c0       	rjmp	.+66     	; 0x25c8 <TIMER0_init+0x184>
	}
	else if((Config_Ptr->mode) == TIMER0_FAST_PWM_MODE)
    2586:	e9 81       	ldd	r30, Y+1	; 0x01
    2588:	fa 81       	ldd	r31, Y+2	; 0x02
    258a:	84 81       	ldd	r24, Z+4	; 0x04
    258c:	83 30       	cpi	r24, 0x03	; 3
    258e:	e1 f4       	brne	.+56     	; 0x25c8 <TIMER0_init+0x184>
	{
		SET_BIT(TCCR0,TCCR0_WGM00);
    2590:	a3 e5       	ldi	r26, 0x53	; 83
    2592:	b0 e0       	ldi	r27, 0x00	; 0
    2594:	e3 e5       	ldi	r30, 0x53	; 83
    2596:	f0 e0       	ldi	r31, 0x00	; 0
    2598:	80 81       	ld	r24, Z
    259a:	80 64       	ori	r24, 0x40	; 64
    259c:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_WGM01);//enable FAST PWM MODE
    259e:	a3 e5       	ldi	r26, 0x53	; 83
    25a0:	b0 e0       	ldi	r27, 0x00	; 0
    25a2:	e3 e5       	ldi	r30, 0x53	; 83
    25a4:	f0 e0       	ldi	r31, 0x00	; 0
    25a6:	80 81       	ld	r24, Z
    25a8:	88 60       	ori	r24, 0x08	; 8
    25aa:	8c 93       	st	X, r24

		//disconnect oc0 and meke FAST PWM NORMAL MODE
		CLEAR_BIT(TCCR0,TCCR0_COM00);
    25ac:	a3 e5       	ldi	r26, 0x53	; 83
    25ae:	b0 e0       	ldi	r27, 0x00	; 0
    25b0:	e3 e5       	ldi	r30, 0x53	; 83
    25b2:	f0 e0       	ldi	r31, 0x00	; 0
    25b4:	80 81       	ld	r24, Z
    25b6:	8f 7e       	andi	r24, 0xEF	; 239
    25b8:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);
    25ba:	a3 e5       	ldi	r26, 0x53	; 83
    25bc:	b0 e0       	ldi	r27, 0x00	; 0
    25be:	e3 e5       	ldi	r30, 0x53	; 83
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	80 81       	ld	r24, Z
    25c4:	8f 7d       	andi	r24, 0xDF	; 223
    25c6:	8c 93       	st	X, r24
	}

}
    25c8:	0f 90       	pop	r0
    25ca:	0f 90       	pop	r0
    25cc:	cf 91       	pop	r28
    25ce:	df 91       	pop	r29
    25d0:	08 95       	ret

000025d2 <Timer0_deInit>:

void Timer0_deInit(void)
{
    25d2:	df 93       	push	r29
    25d4:	cf 93       	push	r28
    25d6:	cd b7       	in	r28, 0x3d	; 61
    25d8:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0;
    25da:	e3 e5       	ldi	r30, 0x53	; 83
    25dc:	f0 e0       	ldi	r31, 0x00	; 0
    25de:	10 82       	st	Z, r1
	TCNT0 = 0;
    25e0:	e2 e5       	ldi	r30, 0x52	; 82
    25e2:	f0 e0       	ldi	r31, 0x00	; 0
    25e4:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,TOIE0);
    25e6:	a9 e5       	ldi	r26, 0x59	; 89
    25e8:	b0 e0       	ldi	r27, 0x00	; 0
    25ea:	e9 e5       	ldi	r30, 0x59	; 89
    25ec:	f0 e0       	ldi	r31, 0x00	; 0
    25ee:	80 81       	ld	r24, Z
    25f0:	8e 7f       	andi	r24, 0xFE	; 254
    25f2:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,TOV0);
    25f4:	a8 e5       	ldi	r26, 0x58	; 88
    25f6:	b0 e0       	ldi	r27, 0x00	; 0
    25f8:	e8 e5       	ldi	r30, 0x58	; 88
    25fa:	f0 e0       	ldi	r31, 0x00	; 0
    25fc:	80 81       	ld	r24, Z
    25fe:	8e 7f       	andi	r24, 0xFE	; 254
    2600:	8c 93       	st	X, r24
	OCR0 = 0;
    2602:	ec e5       	ldi	r30, 0x5C	; 92
    2604:	f0 e0       	ldi	r31, 0x00	; 0
    2606:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,OCIE0);
    2608:	a9 e5       	ldi	r26, 0x59	; 89
    260a:	b0 e0       	ldi	r27, 0x00	; 0
    260c:	e9 e5       	ldi	r30, 0x59	; 89
    260e:	f0 e0       	ldi	r31, 0x00	; 0
    2610:	80 81       	ld	r24, Z
    2612:	8d 7f       	andi	r24, 0xFD	; 253
    2614:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,OCF0);
    2616:	a8 e5       	ldi	r26, 0x58	; 88
    2618:	b0 e0       	ldi	r27, 0x00	; 0
    261a:	e8 e5       	ldi	r30, 0x58	; 88
    261c:	f0 e0       	ldi	r31, 0x00	; 0
    261e:	80 81       	ld	r24, Z
    2620:	8d 7f       	andi	r24, 0xFD	; 253
    2622:	8c 93       	st	X, r24
	Timer0_CALLBACK_Fptr = NULL_PTR;
    2624:	10 92 7b 01 	sts	0x017B, r1
    2628:	10 92 7a 01 	sts	0x017A, r1
}
    262c:	cf 91       	pop	r28
    262e:	df 91       	pop	r29
    2630:	08 95       	ret

00002632 <delay0>:




void delay0(uint32 seconds)
{
    2632:	df 93       	push	r29
    2634:	cf 93       	push	r28
    2636:	cd b7       	in	r28, 0x3d	; 61
    2638:	de b7       	in	r29, 0x3e	; 62
    263a:	28 97       	sbiw	r28, 0x08	; 8
    263c:	0f b6       	in	r0, 0x3f	; 63
    263e:	f8 94       	cli
    2640:	de bf       	out	0x3e, r29	; 62
    2642:	0f be       	out	0x3f, r0	; 63
    2644:	cd bf       	out	0x3d, r28	; 61
    2646:	6d 83       	std	Y+5, r22	; 0x05
    2648:	7e 83       	std	Y+6, r23	; 0x06
    264a:	8f 83       	std	Y+7, r24	; 0x07
    264c:	98 87       	std	Y+8, r25	; 0x08
	g_tick = 0;
    264e:	10 92 91 01 	sts	0x0191, r1
    2652:	10 92 92 01 	sts	0x0192, r1
    2656:	10 92 93 01 	sts	0x0193, r1
    265a:	10 92 94 01 	sts	0x0194, r1
	uint32 tick = seconds;
    265e:	8d 81       	ldd	r24, Y+5	; 0x05
    2660:	9e 81       	ldd	r25, Y+6	; 0x06
    2662:	af 81       	ldd	r26, Y+7	; 0x07
    2664:	b8 85       	ldd	r27, Y+8	; 0x08
    2666:	89 83       	std	Y+1, r24	; 0x01
    2668:	9a 83       	std	Y+2, r25	; 0x02
    266a:	ab 83       	std	Y+3, r26	; 0x03
    266c:	bc 83       	std	Y+4, r27	; 0x04
	Timer0_setCallBack(&timer0_tick);
    266e:	87 e5       	ldi	r24, 0x57	; 87
    2670:	93 e1       	ldi	r25, 0x13	; 19
    2672:	0e 94 71 13 	call	0x26e2	; 0x26e2 <Timer0_setCallBack>
	while(g_tick  < tick);
    2676:	20 91 91 01 	lds	r18, 0x0191
    267a:	30 91 92 01 	lds	r19, 0x0192
    267e:	40 91 93 01 	lds	r20, 0x0193
    2682:	50 91 94 01 	lds	r21, 0x0194
    2686:	89 81       	ldd	r24, Y+1	; 0x01
    2688:	9a 81       	ldd	r25, Y+2	; 0x02
    268a:	ab 81       	ldd	r26, Y+3	; 0x03
    268c:	bc 81       	ldd	r27, Y+4	; 0x04
    268e:	28 17       	cp	r18, r24
    2690:	39 07       	cpc	r19, r25
    2692:	4a 07       	cpc	r20, r26
    2694:	5b 07       	cpc	r21, r27
    2696:	78 f3       	brcs	.-34     	; 0x2676 <delay0+0x44>
	Timer0_deInit();
    2698:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <Timer0_deInit>
}
    269c:	28 96       	adiw	r28, 0x08	; 8
    269e:	0f b6       	in	r0, 0x3f	; 63
    26a0:	f8 94       	cli
    26a2:	de bf       	out	0x3e, r29	; 62
    26a4:	0f be       	out	0x3f, r0	; 63
    26a6:	cd bf       	out	0x3d, r28	; 61
    26a8:	cf 91       	pop	r28
    26aa:	df 91       	pop	r29
    26ac:	08 95       	ret

000026ae <timer0_tick>:

void timer0_tick(void)
{
    26ae:	df 93       	push	r29
    26b0:	cf 93       	push	r28
    26b2:	cd b7       	in	r28, 0x3d	; 61
    26b4:	de b7       	in	r29, 0x3e	; 62
	g_tick++;
    26b6:	80 91 91 01 	lds	r24, 0x0191
    26ba:	90 91 92 01 	lds	r25, 0x0192
    26be:	a0 91 93 01 	lds	r26, 0x0193
    26c2:	b0 91 94 01 	lds	r27, 0x0194
    26c6:	01 96       	adiw	r24, 0x01	; 1
    26c8:	a1 1d       	adc	r26, r1
    26ca:	b1 1d       	adc	r27, r1
    26cc:	80 93 91 01 	sts	0x0191, r24
    26d0:	90 93 92 01 	sts	0x0192, r25
    26d4:	a0 93 93 01 	sts	0x0193, r26
    26d8:	b0 93 94 01 	sts	0x0194, r27
}
    26dc:	cf 91       	pop	r28
    26de:	df 91       	pop	r29
    26e0:	08 95       	ret

000026e2 <Timer0_setCallBack>:

void Timer0_setCallBack(void(*Copy_pvCallBackFunc)(void))
{
    26e2:	df 93       	push	r29
    26e4:	cf 93       	push	r28
    26e6:	00 d0       	rcall	.+0      	; 0x26e8 <Timer0_setCallBack+0x6>
    26e8:	cd b7       	in	r28, 0x3d	; 61
    26ea:	de b7       	in	r29, 0x3e	; 62
    26ec:	9a 83       	std	Y+2, r25	; 0x02
    26ee:	89 83       	std	Y+1, r24	; 0x01
	Timer0_CALLBACK_Fptr=Copy_pvCallBackFunc;
    26f0:	89 81       	ldd	r24, Y+1	; 0x01
    26f2:	9a 81       	ldd	r25, Y+2	; 0x02
    26f4:	90 93 7b 01 	sts	0x017B, r25
    26f8:	80 93 7a 01 	sts	0x017A, r24
}
    26fc:	0f 90       	pop	r0
    26fe:	0f 90       	pop	r0
    2700:	cf 91       	pop	r28
    2702:	df 91       	pop	r29
    2704:	08 95       	ret

00002706 <PWM_Timer0_Start>:

void PWM_Timer0_Start(uint8 duty_cycle)
{
    2706:	df 93       	push	r29
    2708:	cf 93       	push	r28
    270a:	00 d0       	rcall	.+0      	; 0x270c <PWM_Timer0_Start+0x6>
    270c:	cd b7       	in	r28, 0x3d	; 61
    270e:	de b7       	in	r29, 0x3e	; 62
    2710:	8a 83       	std	Y+2, r24	; 0x02

	uint8 timer_value=((uint16)(duty_cycle*255)/100);
    2712:	8a 81       	ldd	r24, Y+2	; 0x02
    2714:	48 2f       	mov	r20, r24
    2716:	50 e0       	ldi	r21, 0x00	; 0
    2718:	ca 01       	movw	r24, r20
    271a:	9c 01       	movw	r18, r24
    271c:	22 0f       	add	r18, r18
    271e:	33 1f       	adc	r19, r19
    2720:	c9 01       	movw	r24, r18
    2722:	96 95       	lsr	r25
    2724:	98 2f       	mov	r25, r24
    2726:	88 27       	eor	r24, r24
    2728:	97 95       	ror	r25
    272a:	87 95       	ror	r24
    272c:	82 1b       	sub	r24, r18
    272e:	93 0b       	sbc	r25, r19
    2730:	84 0f       	add	r24, r20
    2732:	95 1f       	adc	r25, r21
    2734:	24 e6       	ldi	r18, 0x64	; 100
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	b9 01       	movw	r22, r18
    273a:	0e 94 6c 19 	call	0x32d8	; 0x32d8 <__udivmodhi4>
    273e:	cb 01       	movw	r24, r22
    2740:	89 83       	std	Y+1, r24	; 0x01
	CLEAR_BIT(TCCR0,TCNT0);
    2742:	a3 e5       	ldi	r26, 0x53	; 83
    2744:	b0 e0       	ldi	r27, 0x00	; 0
    2746:	e3 e5       	ldi	r30, 0x53	; 83
    2748:	f0 e0       	ldi	r31, 0x00	; 0
    274a:	80 81       	ld	r24, Z
    274c:	48 2f       	mov	r20, r24
    274e:	e2 e5       	ldi	r30, 0x52	; 82
    2750:	f0 e0       	ldi	r31, 0x00	; 0
    2752:	80 81       	ld	r24, Z
    2754:	28 2f       	mov	r18, r24
    2756:	30 e0       	ldi	r19, 0x00	; 0
    2758:	81 e0       	ldi	r24, 0x01	; 1
    275a:	90 e0       	ldi	r25, 0x00	; 0
    275c:	02 c0       	rjmp	.+4      	; 0x2762 <PWM_Timer0_Start+0x5c>
    275e:	88 0f       	add	r24, r24
    2760:	99 1f       	adc	r25, r25
    2762:	2a 95       	dec	r18
    2764:	e2 f7       	brpl	.-8      	; 0x275e <PWM_Timer0_Start+0x58>
    2766:	80 95       	com	r24
    2768:	84 23       	and	r24, r20
    276a:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0,TCCR0_FOC0);
    276c:	a3 e5       	ldi	r26, 0x53	; 83
    276e:	b0 e0       	ldi	r27, 0x00	; 0
    2770:	e3 e5       	ldi	r30, 0x53	; 83
    2772:	f0 e0       	ldi	r31, 0x00	; 0
    2774:	80 81       	ld	r24, Z
    2776:	8f 77       	andi	r24, 0x7F	; 127
    2778:	8c 93       	st	X, r24

	GPIO_setupPinDirection(PORTB_ID,PIN3_ID,PIN_OUTPUT);
    277a:	81 e0       	ldi	r24, 0x01	; 1
    277c:	63 e0       	ldi	r22, 0x03	; 3
    277e:	41 e0       	ldi	r20, 0x01	; 1
    2780:	0e 94 33 07 	call	0xe66	; 0xe66 <GPIO_setupPinDirection>
	OCR0=timer_value;
    2784:	ec e5       	ldi	r30, 0x5C	; 92
    2786:	f0 e0       	ldi	r31, 0x00	; 0
    2788:	89 81       	ldd	r24, Y+1	; 0x01
    278a:	80 83       	st	Z, r24
}
    278c:	0f 90       	pop	r0
    278e:	0f 90       	pop	r0
    2790:	cf 91       	pop	r28
    2792:	df 91       	pop	r29
    2794:	08 95       	ret

00002796 <Timer1_init>:


void Timer1_init(const Timer1_ConfigType * Config_Ptr)
{
    2796:	df 93       	push	r29
    2798:	cf 93       	push	r28
    279a:	00 d0       	rcall	.+0      	; 0x279c <Timer1_init+0x6>
    279c:	cd b7       	in	r28, 0x3d	; 61
    279e:	de b7       	in	r29, 0x3e	; 62
    27a0:	9a 83       	std	Y+2, r25	; 0x02
    27a2:	89 83       	std	Y+1, r24	; 0x01
	TCCR1B = Config_Ptr->prescaler;
    27a4:	ae e4       	ldi	r26, 0x4E	; 78
    27a6:	b0 e0       	ldi	r27, 0x00	; 0
    27a8:	e9 81       	ldd	r30, Y+1	; 0x01
    27aa:	fa 81       	ldd	r31, Y+2	; 0x02
    27ac:	87 81       	ldd	r24, Z+7	; 0x07
    27ae:	8c 93       	st	X, r24
	TCNT1 = Config_Ptr->initial_value;
    27b0:	ac e4       	ldi	r26, 0x4C	; 76
    27b2:	b0 e0       	ldi	r27, 0x00	; 0
    27b4:	e9 81       	ldd	r30, Y+1	; 0x01
    27b6:	fa 81       	ldd	r31, Y+2	; 0x02
    27b8:	80 81       	ld	r24, Z
    27ba:	91 81       	ldd	r25, Z+1	; 0x01
    27bc:	11 96       	adiw	r26, 0x01	; 1
    27be:	9c 93       	st	X, r25
    27c0:	8e 93       	st	-X, r24
	SET_BIT(TCCR1A,COM1A0);
    27c2:	af e4       	ldi	r26, 0x4F	; 79
    27c4:	b0 e0       	ldi	r27, 0x00	; 0
    27c6:	ef e4       	ldi	r30, 0x4F	; 79
    27c8:	f0 e0       	ldi	r31, 0x00	; 0
    27ca:	80 81       	ld	r24, Z
    27cc:	80 64       	ori	r24, 0x40	; 64
    27ce:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,COM1B0);
    27d0:	af e4       	ldi	r26, 0x4F	; 79
    27d2:	b0 e0       	ldi	r27, 0x00	; 0
    27d4:	ef e4       	ldi	r30, 0x4F	; 79
    27d6:	f0 e0       	ldi	r31, 0x00	; 0
    27d8:	80 81       	ld	r24, Z
    27da:	80 61       	ori	r24, 0x10	; 16
    27dc:	8c 93       	st	X, r24

	if ((Config_Ptr->mode)==TIMER1_NORMAL_MODE)
    27de:	e9 81       	ldd	r30, Y+1	; 0x01
    27e0:	fa 81       	ldd	r31, Y+2	; 0x02
    27e2:	86 81       	ldd	r24, Z+6	; 0x06
    27e4:	88 23       	and	r24, r24
    27e6:	21 f5       	brne	.+72     	; 0x2830 <Timer1_init+0x9a>
	{
		CLEAR_BIT(TCCR1A,TCCR1A_WGM10);
    27e8:	af e4       	ldi	r26, 0x4F	; 79
    27ea:	b0 e0       	ldi	r27, 0x00	; 0
    27ec:	ef e4       	ldi	r30, 0x4F	; 79
    27ee:	f0 e0       	ldi	r31, 0x00	; 0
    27f0:	80 81       	ld	r24, Z
    27f2:	8e 7f       	andi	r24, 0xFE	; 254
    27f4:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,TCCR1A_WGM11);
    27f6:	af e4       	ldi	r26, 0x4F	; 79
    27f8:	b0 e0       	ldi	r27, 0x00	; 0
    27fa:	ef e4       	ldi	r30, 0x4F	; 79
    27fc:	f0 e0       	ldi	r31, 0x00	; 0
    27fe:	80 81       	ld	r24, Z
    2800:	8d 7f       	andi	r24, 0xFD	; 253
    2802:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,TCCR1B_WGM12);
    2804:	ae e4       	ldi	r26, 0x4E	; 78
    2806:	b0 e0       	ldi	r27, 0x00	; 0
    2808:	ee e4       	ldi	r30, 0x4E	; 78
    280a:	f0 e0       	ldi	r31, 0x00	; 0
    280c:	80 81       	ld	r24, Z
    280e:	87 7f       	andi	r24, 0xF7	; 247
    2810:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,TCCR1B_WGM13);
    2812:	ae e4       	ldi	r26, 0x4E	; 78
    2814:	b0 e0       	ldi	r27, 0x00	; 0
    2816:	ee e4       	ldi	r30, 0x4E	; 78
    2818:	f0 e0       	ldi	r31, 0x00	; 0
    281a:	80 81       	ld	r24, Z
    281c:	8f 7e       	andi	r24, 0xEF	; 239
    281e:	8c 93       	st	X, r24
		SET_BIT(TIMSK,TOIE1);
    2820:	a9 e5       	ldi	r26, 0x59	; 89
    2822:	b0 e0       	ldi	r27, 0x00	; 0
    2824:	e9 e5       	ldi	r30, 0x59	; 89
    2826:	f0 e0       	ldi	r31, 0x00	; 0
    2828:	80 81       	ld	r24, Z
    282a:	84 60       	ori	r24, 0x04	; 4
    282c:	8c 93       	st	X, r24
    282e:	cb c0       	rjmp	.+406    	; 0x29c6 <Timer1_init+0x230>
	}
	else if ((Config_Ptr->mode)==TIMER1_COMPARE_OCR1A)
    2830:	e9 81       	ldd	r30, Y+1	; 0x01
    2832:	fa 81       	ldd	r31, Y+2	; 0x02
    2834:	86 81       	ldd	r24, Z+6	; 0x06
    2836:	84 30       	cpi	r24, 0x04	; 4
    2838:	e9 f4       	brne	.+58     	; 0x2874 <Timer1_init+0xde>
	{
		CLEAR_BIT(TCCR1A,TCCR1A_WGM10);
    283a:	af e4       	ldi	r26, 0x4F	; 79
    283c:	b0 e0       	ldi	r27, 0x00	; 0
    283e:	ef e4       	ldi	r30, 0x4F	; 79
    2840:	f0 e0       	ldi	r31, 0x00	; 0
    2842:	80 81       	ld	r24, Z
    2844:	8e 7f       	andi	r24, 0xFE	; 254
    2846:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,TCCR1A_WGM11);
    2848:	af e4       	ldi	r26, 0x4F	; 79
    284a:	b0 e0       	ldi	r27, 0x00	; 0
    284c:	ef e4       	ldi	r30, 0x4F	; 79
    284e:	f0 e0       	ldi	r31, 0x00	; 0
    2850:	80 81       	ld	r24, Z
    2852:	8d 7f       	andi	r24, 0xFD	; 253
    2854:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM12);
    2856:	ae e4       	ldi	r26, 0x4E	; 78
    2858:	b0 e0       	ldi	r27, 0x00	; 0
    285a:	ee e4       	ldi	r30, 0x4E	; 78
    285c:	f0 e0       	ldi	r31, 0x00	; 0
    285e:	80 81       	ld	r24, Z
    2860:	88 60       	ori	r24, 0x08	; 8
    2862:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,TCCR1B_WGM13);
    2864:	ae e4       	ldi	r26, 0x4E	; 78
    2866:	b0 e0       	ldi	r27, 0x00	; 0
    2868:	ee e4       	ldi	r30, 0x4E	; 78
    286a:	f0 e0       	ldi	r31, 0x00	; 0
    286c:	80 81       	ld	r24, Z
    286e:	8f 7e       	andi	r24, 0xEF	; 239
    2870:	8c 93       	st	X, r24
    2872:	a9 c0       	rjmp	.+338    	; 0x29c6 <Timer1_init+0x230>

	}

	else if  ((Config_Ptr->mode)==TIMER1_PWM_Phase_Correct_ICR1)
    2874:	e9 81       	ldd	r30, Y+1	; 0x01
    2876:	fa 81       	ldd	r31, Y+2	; 0x02
    2878:	86 81       	ldd	r24, Z+6	; 0x06
    287a:	8a 30       	cpi	r24, 0x0A	; 10
    287c:	e9 f4       	brne	.+58     	; 0x28b8 <Timer1_init+0x122>
	{
		CLEAR_BIT(TCCR1A,TCCR1A_WGM10);
    287e:	af e4       	ldi	r26, 0x4F	; 79
    2880:	b0 e0       	ldi	r27, 0x00	; 0
    2882:	ef e4       	ldi	r30, 0x4F	; 79
    2884:	f0 e0       	ldi	r31, 0x00	; 0
    2886:	80 81       	ld	r24, Z
    2888:	8e 7f       	andi	r24, 0xFE	; 254
    288a:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,TCCR1A_WGM11);
    288c:	af e4       	ldi	r26, 0x4F	; 79
    288e:	b0 e0       	ldi	r27, 0x00	; 0
    2890:	ef e4       	ldi	r30, 0x4F	; 79
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	80 81       	ld	r24, Z
    2896:	82 60       	ori	r24, 0x02	; 2
    2898:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,TCCR1B_WGM12);
    289a:	ae e4       	ldi	r26, 0x4E	; 78
    289c:	b0 e0       	ldi	r27, 0x00	; 0
    289e:	ee e4       	ldi	r30, 0x4E	; 78
    28a0:	f0 e0       	ldi	r31, 0x00	; 0
    28a2:	80 81       	ld	r24, Z
    28a4:	87 7f       	andi	r24, 0xF7	; 247
    28a6:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM13);
    28a8:	ae e4       	ldi	r26, 0x4E	; 78
    28aa:	b0 e0       	ldi	r27, 0x00	; 0
    28ac:	ee e4       	ldi	r30, 0x4E	; 78
    28ae:	f0 e0       	ldi	r31, 0x00	; 0
    28b0:	80 81       	ld	r24, Z
    28b2:	80 61       	ori	r24, 0x10	; 16
    28b4:	8c 93       	st	X, r24
    28b6:	87 c0       	rjmp	.+270    	; 0x29c6 <Timer1_init+0x230>
	}
	else if  ((Config_Ptr->mode)==TIMER1_PWM_Phase_Correct_OCR1A)
    28b8:	e9 81       	ldd	r30, Y+1	; 0x01
    28ba:	fa 81       	ldd	r31, Y+2	; 0x02
    28bc:	86 81       	ldd	r24, Z+6	; 0x06
    28be:	8b 30       	cpi	r24, 0x0B	; 11
    28c0:	e9 f4       	brne	.+58     	; 0x28fc <Timer1_init+0x166>
	{
		SET_BIT(TCCR1A,TCCR1A_WGM10);
    28c2:	af e4       	ldi	r26, 0x4F	; 79
    28c4:	b0 e0       	ldi	r27, 0x00	; 0
    28c6:	ef e4       	ldi	r30, 0x4F	; 79
    28c8:	f0 e0       	ldi	r31, 0x00	; 0
    28ca:	80 81       	ld	r24, Z
    28cc:	81 60       	ori	r24, 0x01	; 1
    28ce:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,TCCR1A_WGM11);
    28d0:	af e4       	ldi	r26, 0x4F	; 79
    28d2:	b0 e0       	ldi	r27, 0x00	; 0
    28d4:	ef e4       	ldi	r30, 0x4F	; 79
    28d6:	f0 e0       	ldi	r31, 0x00	; 0
    28d8:	80 81       	ld	r24, Z
    28da:	82 60       	ori	r24, 0x02	; 2
    28dc:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,TCCR1B_WGM12);
    28de:	ae e4       	ldi	r26, 0x4E	; 78
    28e0:	b0 e0       	ldi	r27, 0x00	; 0
    28e2:	ee e4       	ldi	r30, 0x4E	; 78
    28e4:	f0 e0       	ldi	r31, 0x00	; 0
    28e6:	80 81       	ld	r24, Z
    28e8:	87 7f       	andi	r24, 0xF7	; 247
    28ea:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM13);
    28ec:	ae e4       	ldi	r26, 0x4E	; 78
    28ee:	b0 e0       	ldi	r27, 0x00	; 0
    28f0:	ee e4       	ldi	r30, 0x4E	; 78
    28f2:	f0 e0       	ldi	r31, 0x00	; 0
    28f4:	80 81       	ld	r24, Z
    28f6:	80 61       	ori	r24, 0x10	; 16
    28f8:	8c 93       	st	X, r24
    28fa:	65 c0       	rjmp	.+202    	; 0x29c6 <Timer1_init+0x230>
	}
	else if  ((Config_Ptr->mode)==TIMER1_COMPARE_ICR1)
    28fc:	e9 81       	ldd	r30, Y+1	; 0x01
    28fe:	fa 81       	ldd	r31, Y+2	; 0x02
    2900:	86 81       	ldd	r24, Z+6	; 0x06
    2902:	8c 30       	cpi	r24, 0x0C	; 12
    2904:	e9 f4       	brne	.+58     	; 0x2940 <Timer1_init+0x1aa>
	{
		CLEAR_BIT(TCCR1A,TCCR1A_WGM10);
    2906:	af e4       	ldi	r26, 0x4F	; 79
    2908:	b0 e0       	ldi	r27, 0x00	; 0
    290a:	ef e4       	ldi	r30, 0x4F	; 79
    290c:	f0 e0       	ldi	r31, 0x00	; 0
    290e:	80 81       	ld	r24, Z
    2910:	8e 7f       	andi	r24, 0xFE	; 254
    2912:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,TCCR1A_WGM11);
    2914:	af e4       	ldi	r26, 0x4F	; 79
    2916:	b0 e0       	ldi	r27, 0x00	; 0
    2918:	ef e4       	ldi	r30, 0x4F	; 79
    291a:	f0 e0       	ldi	r31, 0x00	; 0
    291c:	80 81       	ld	r24, Z
    291e:	8d 7f       	andi	r24, 0xFD	; 253
    2920:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM12);
    2922:	ae e4       	ldi	r26, 0x4E	; 78
    2924:	b0 e0       	ldi	r27, 0x00	; 0
    2926:	ee e4       	ldi	r30, 0x4E	; 78
    2928:	f0 e0       	ldi	r31, 0x00	; 0
    292a:	80 81       	ld	r24, Z
    292c:	88 60       	ori	r24, 0x08	; 8
    292e:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM13);
    2930:	ae e4       	ldi	r26, 0x4E	; 78
    2932:	b0 e0       	ldi	r27, 0x00	; 0
    2934:	ee e4       	ldi	r30, 0x4E	; 78
    2936:	f0 e0       	ldi	r31, 0x00	; 0
    2938:	80 81       	ld	r24, Z
    293a:	80 61       	ori	r24, 0x10	; 16
    293c:	8c 93       	st	X, r24
    293e:	43 c0       	rjmp	.+134    	; 0x29c6 <Timer1_init+0x230>
	}
	else if  ((Config_Ptr->mode)==TIMER1_FAST_PWM_ICR1)
    2940:	e9 81       	ldd	r30, Y+1	; 0x01
    2942:	fa 81       	ldd	r31, Y+2	; 0x02
    2944:	86 81       	ldd	r24, Z+6	; 0x06
    2946:	8e 30       	cpi	r24, 0x0E	; 14
    2948:	e9 f4       	brne	.+58     	; 0x2984 <Timer1_init+0x1ee>
	{
		CLEAR_BIT(TCCR1A,TCCR1A_WGM10);
    294a:	af e4       	ldi	r26, 0x4F	; 79
    294c:	b0 e0       	ldi	r27, 0x00	; 0
    294e:	ef e4       	ldi	r30, 0x4F	; 79
    2950:	f0 e0       	ldi	r31, 0x00	; 0
    2952:	80 81       	ld	r24, Z
    2954:	8e 7f       	andi	r24, 0xFE	; 254
    2956:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,TCCR1A_WGM11);
    2958:	af e4       	ldi	r26, 0x4F	; 79
    295a:	b0 e0       	ldi	r27, 0x00	; 0
    295c:	ef e4       	ldi	r30, 0x4F	; 79
    295e:	f0 e0       	ldi	r31, 0x00	; 0
    2960:	80 81       	ld	r24, Z
    2962:	82 60       	ori	r24, 0x02	; 2
    2964:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM12);
    2966:	ae e4       	ldi	r26, 0x4E	; 78
    2968:	b0 e0       	ldi	r27, 0x00	; 0
    296a:	ee e4       	ldi	r30, 0x4E	; 78
    296c:	f0 e0       	ldi	r31, 0x00	; 0
    296e:	80 81       	ld	r24, Z
    2970:	88 60       	ori	r24, 0x08	; 8
    2972:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM13);
    2974:	ae e4       	ldi	r26, 0x4E	; 78
    2976:	b0 e0       	ldi	r27, 0x00	; 0
    2978:	ee e4       	ldi	r30, 0x4E	; 78
    297a:	f0 e0       	ldi	r31, 0x00	; 0
    297c:	80 81       	ld	r24, Z
    297e:	80 61       	ori	r24, 0x10	; 16
    2980:	8c 93       	st	X, r24
    2982:	21 c0       	rjmp	.+66     	; 0x29c6 <Timer1_init+0x230>
	}
	else if  ((Config_Ptr->mode)==TIMER1_FAST_PWM_OCR1A)
    2984:	e9 81       	ldd	r30, Y+1	; 0x01
    2986:	fa 81       	ldd	r31, Y+2	; 0x02
    2988:	86 81       	ldd	r24, Z+6	; 0x06
    298a:	8f 30       	cpi	r24, 0x0F	; 15
    298c:	e1 f4       	brne	.+56     	; 0x29c6 <Timer1_init+0x230>
	{
		SET_BIT(TCCR1A,TCCR1A_WGM10);
    298e:	af e4       	ldi	r26, 0x4F	; 79
    2990:	b0 e0       	ldi	r27, 0x00	; 0
    2992:	ef e4       	ldi	r30, 0x4F	; 79
    2994:	f0 e0       	ldi	r31, 0x00	; 0
    2996:	80 81       	ld	r24, Z
    2998:	81 60       	ori	r24, 0x01	; 1
    299a:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,TCCR1A_WGM11);
    299c:	af e4       	ldi	r26, 0x4F	; 79
    299e:	b0 e0       	ldi	r27, 0x00	; 0
    29a0:	ef e4       	ldi	r30, 0x4F	; 79
    29a2:	f0 e0       	ldi	r31, 0x00	; 0
    29a4:	80 81       	ld	r24, Z
    29a6:	82 60       	ori	r24, 0x02	; 2
    29a8:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM12);
    29aa:	ae e4       	ldi	r26, 0x4E	; 78
    29ac:	b0 e0       	ldi	r27, 0x00	; 0
    29ae:	ee e4       	ldi	r30, 0x4E	; 78
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	80 81       	ld	r24, Z
    29b4:	88 60       	ori	r24, 0x08	; 8
    29b6:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,TCCR1B_WGM13);
    29b8:	ae e4       	ldi	r26, 0x4E	; 78
    29ba:	b0 e0       	ldi	r27, 0x00	; 0
    29bc:	ee e4       	ldi	r30, 0x4E	; 78
    29be:	f0 e0       	ldi	r31, 0x00	; 0
    29c0:	80 81       	ld	r24, Z
    29c2:	80 61       	ori	r24, 0x10	; 16
    29c4:	8c 93       	st	X, r24
	}



#ifdef OCIE1A
	SET_BIT(TIMSK,OCIE1A);
    29c6:	a9 e5       	ldi	r26, 0x59	; 89
    29c8:	b0 e0       	ldi	r27, 0x00	; 0
    29ca:	e9 e5       	ldi	r30, 0x59	; 89
    29cc:	f0 e0       	ldi	r31, 0x00	; 0
    29ce:	80 81       	ld	r24, Z
    29d0:	80 61       	ori	r24, 0x10	; 16
    29d2:	8c 93       	st	X, r24
	OCR1A=Config_Ptr->compare_value_A;
    29d4:	aa e4       	ldi	r26, 0x4A	; 74
    29d6:	b0 e0       	ldi	r27, 0x00	; 0
    29d8:	e9 81       	ldd	r30, Y+1	; 0x01
    29da:	fa 81       	ldd	r31, Y+2	; 0x02
    29dc:	82 81       	ldd	r24, Z+2	; 0x02
    29de:	93 81       	ldd	r25, Z+3	; 0x03
    29e0:	11 96       	adiw	r26, 0x01	; 1
    29e2:	9c 93       	st	X, r25
    29e4:	8e 93       	st	-X, r24

#endif
#ifdef OCIE1B
	SET_BIT(TIMSK,OCIE1B);
    29e6:	a9 e5       	ldi	r26, 0x59	; 89
    29e8:	b0 e0       	ldi	r27, 0x00	; 0
    29ea:	e9 e5       	ldi	r30, 0x59	; 89
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	80 81       	ld	r24, Z
    29f0:	88 60       	ori	r24, 0x08	; 8
    29f2:	8c 93       	st	X, r24
	OCR1B=Config_Ptr->compare_value_B;
    29f4:	a8 e4       	ldi	r26, 0x48	; 72
    29f6:	b0 e0       	ldi	r27, 0x00	; 0
    29f8:	e9 81       	ldd	r30, Y+1	; 0x01
    29fa:	fa 81       	ldd	r31, Y+2	; 0x02
    29fc:	84 81       	ldd	r24, Z+4	; 0x04
    29fe:	95 81       	ldd	r25, Z+5	; 0x05
    2a00:	11 96       	adiw	r26, 0x01	; 1
    2a02:	9c 93       	st	X, r25
    2a04:	8e 93       	st	-X, r24
#endif
#ifdef TICIE1
	SET_BIT(TIMSK,TICIE1);
    2a06:	a9 e5       	ldi	r26, 0x59	; 89
    2a08:	b0 e0       	ldi	r27, 0x00	; 0
    2a0a:	e9 e5       	ldi	r30, 0x59	; 89
    2a0c:	f0 e0       	ldi	r31, 0x00	; 0
    2a0e:	80 81       	ld	r24, Z
    2a10:	80 62       	ori	r24, 0x20	; 32
    2a12:	8c 93       	st	X, r24
#endif
}
    2a14:	0f 90       	pop	r0
    2a16:	0f 90       	pop	r0
    2a18:	cf 91       	pop	r28
    2a1a:	df 91       	pop	r29
    2a1c:	08 95       	ret

00002a1e <Timer1_deInit>:



void Timer1_deInit(void)
{
    2a1e:	df 93       	push	r29
    2a20:	cf 93       	push	r28
    2a22:	cd b7       	in	r28, 0x3d	; 61
    2a24:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0;
    2a26:	ef e4       	ldi	r30, 0x4F	; 79
    2a28:	f0 e0       	ldi	r31, 0x00	; 0
    2a2a:	10 82       	st	Z, r1
	TCCR1B = 0;
    2a2c:	ee e4       	ldi	r30, 0x4E	; 78
    2a2e:	f0 e0       	ldi	r31, 0x00	; 0
    2a30:	10 82       	st	Z, r1
	TCNT1 =  0;
    2a32:	ec e4       	ldi	r30, 0x4C	; 76
    2a34:	f0 e0       	ldi	r31, 0x00	; 0
    2a36:	11 82       	std	Z+1, r1	; 0x01
    2a38:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,TOIE1);
    2a3a:	a9 e5       	ldi	r26, 0x59	; 89
    2a3c:	b0 e0       	ldi	r27, 0x00	; 0
    2a3e:	e9 e5       	ldi	r30, 0x59	; 89
    2a40:	f0 e0       	ldi	r31, 0x00	; 0
    2a42:	80 81       	ld	r24, Z
    2a44:	8b 7f       	andi	r24, 0xFB	; 251
    2a46:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,TOV1);
    2a48:	a8 e5       	ldi	r26, 0x58	; 88
    2a4a:	b0 e0       	ldi	r27, 0x00	; 0
    2a4c:	e8 e5       	ldi	r30, 0x58	; 88
    2a4e:	f0 e0       	ldi	r31, 0x00	; 0
    2a50:	80 81       	ld	r24, Z
    2a52:	8b 7f       	andi	r24, 0xFB	; 251
    2a54:	8c 93       	st	X, r24
	OCR1A = 0;
    2a56:	ea e4       	ldi	r30, 0x4A	; 74
    2a58:	f0 e0       	ldi	r31, 0x00	; 0
    2a5a:	11 82       	std	Z+1, r1	; 0x01
    2a5c:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,OCIE1A);
    2a5e:	a9 e5       	ldi	r26, 0x59	; 89
    2a60:	b0 e0       	ldi	r27, 0x00	; 0
    2a62:	e9 e5       	ldi	r30, 0x59	; 89
    2a64:	f0 e0       	ldi	r31, 0x00	; 0
    2a66:	80 81       	ld	r24, Z
    2a68:	8f 7e       	andi	r24, 0xEF	; 239
    2a6a:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,OCF1A);
    2a6c:	a8 e5       	ldi	r26, 0x58	; 88
    2a6e:	b0 e0       	ldi	r27, 0x00	; 0
    2a70:	e8 e5       	ldi	r30, 0x58	; 88
    2a72:	f0 e0       	ldi	r31, 0x00	; 0
    2a74:	80 81       	ld	r24, Z
    2a76:	8f 7e       	andi	r24, 0xEF	; 239
    2a78:	8c 93       	st	X, r24
	Timer1_CALLBACK_Fptr = NULL_PTR;
    2a7a:	10 92 7d 01 	sts	0x017D, r1
    2a7e:	10 92 7c 01 	sts	0x017C, r1
}
    2a82:	cf 91       	pop	r28
    2a84:	df 91       	pop	r29
    2a86:	08 95       	ret

00002a88 <delay1>:
/* timer to count second*/

void delay1(uint32 seconds){
    2a88:	df 93       	push	r29
    2a8a:	cf 93       	push	r28
    2a8c:	cd b7       	in	r28, 0x3d	; 61
    2a8e:	de b7       	in	r29, 0x3e	; 62
    2a90:	28 97       	sbiw	r28, 0x08	; 8
    2a92:	0f b6       	in	r0, 0x3f	; 63
    2a94:	f8 94       	cli
    2a96:	de bf       	out	0x3e, r29	; 62
    2a98:	0f be       	out	0x3f, r0	; 63
    2a9a:	cd bf       	out	0x3d, r28	; 61
    2a9c:	6d 83       	std	Y+5, r22	; 0x05
    2a9e:	7e 83       	std	Y+6, r23	; 0x06
    2aa0:	8f 83       	std	Y+7, r24	; 0x07
    2aa2:	98 87       	std	Y+8, r25	; 0x08

	g_tick1 = 0;
    2aa4:	10 92 8d 01 	sts	0x018D, r1
    2aa8:	10 92 8e 01 	sts	0x018E, r1
    2aac:	10 92 8f 01 	sts	0x018F, r1
    2ab0:	10 92 90 01 	sts	0x0190, r1
	uint32 tick = seconds;
    2ab4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ab6:	9e 81       	ldd	r25, Y+6	; 0x06
    2ab8:	af 81       	ldd	r26, Y+7	; 0x07
    2aba:	b8 85       	ldd	r27, Y+8	; 0x08
    2abc:	89 83       	std	Y+1, r24	; 0x01
    2abe:	9a 83       	std	Y+2, r25	; 0x02
    2ac0:	ab 83       	std	Y+3, r26	; 0x03
    2ac2:	bc 83       	std	Y+4, r27	; 0x04
	Timer1_setCallBack(&timer_tick);
    2ac4:	82 e8       	ldi	r24, 0x82	; 130
    2ac6:	95 e1       	ldi	r25, 0x15	; 21
    2ac8:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <Timer1_setCallBack>
	while(g_tick1  < tick);
    2acc:	20 91 8d 01 	lds	r18, 0x018D
    2ad0:	30 91 8e 01 	lds	r19, 0x018E
    2ad4:	40 91 8f 01 	lds	r20, 0x018F
    2ad8:	50 91 90 01 	lds	r21, 0x0190
    2adc:	89 81       	ldd	r24, Y+1	; 0x01
    2ade:	9a 81       	ldd	r25, Y+2	; 0x02
    2ae0:	ab 81       	ldd	r26, Y+3	; 0x03
    2ae2:	bc 81       	ldd	r27, Y+4	; 0x04
    2ae4:	28 17       	cp	r18, r24
    2ae6:	39 07       	cpc	r19, r25
    2ae8:	4a 07       	cpc	r20, r26
    2aea:	5b 07       	cpc	r21, r27
    2aec:	78 f3       	brcs	.-34     	; 0x2acc <delay1+0x44>
	Timer1_deInit();
    2aee:	0e 94 0f 15 	call	0x2a1e	; 0x2a1e <Timer1_deInit>
}
    2af2:	28 96       	adiw	r28, 0x08	; 8
    2af4:	0f b6       	in	r0, 0x3f	; 63
    2af6:	f8 94       	cli
    2af8:	de bf       	out	0x3e, r29	; 62
    2afa:	0f be       	out	0x3f, r0	; 63
    2afc:	cd bf       	out	0x3d, r28	; 61
    2afe:	cf 91       	pop	r28
    2b00:	df 91       	pop	r29
    2b02:	08 95       	ret

00002b04 <timer_tick>:
void timer_tick(void){
    2b04:	df 93       	push	r29
    2b06:	cf 93       	push	r28
    2b08:	cd b7       	in	r28, 0x3d	; 61
    2b0a:	de b7       	in	r29, 0x3e	; 62
	g_tick1++;
    2b0c:	80 91 8d 01 	lds	r24, 0x018D
    2b10:	90 91 8e 01 	lds	r25, 0x018E
    2b14:	a0 91 8f 01 	lds	r26, 0x018F
    2b18:	b0 91 90 01 	lds	r27, 0x0190
    2b1c:	01 96       	adiw	r24, 0x01	; 1
    2b1e:	a1 1d       	adc	r26, r1
    2b20:	b1 1d       	adc	r27, r1
    2b22:	80 93 8d 01 	sts	0x018D, r24
    2b26:	90 93 8e 01 	sts	0x018E, r25
    2b2a:	a0 93 8f 01 	sts	0x018F, r26
    2b2e:	b0 93 90 01 	sts	0x0190, r27
}
    2b32:	cf 91       	pop	r28
    2b34:	df 91       	pop	r29
    2b36:	08 95       	ret

00002b38 <Timer1_setCallBack>:
void Timer1_setCallBack(void(*a_ptr)(void))
{
    2b38:	df 93       	push	r29
    2b3a:	cf 93       	push	r28
    2b3c:	00 d0       	rcall	.+0      	; 0x2b3e <Timer1_setCallBack+0x6>
    2b3e:	cd b7       	in	r28, 0x3d	; 61
    2b40:	de b7       	in	r29, 0x3e	; 62
    2b42:	9a 83       	std	Y+2, r25	; 0x02
    2b44:	89 83       	std	Y+1, r24	; 0x01
	Timer1_CALLBACK_Fptr = a_ptr;
    2b46:	89 81       	ldd	r24, Y+1	; 0x01
    2b48:	9a 81       	ldd	r25, Y+2	; 0x02
    2b4a:	90 93 7d 01 	sts	0x017D, r25
    2b4e:	80 93 7c 01 	sts	0x017C, r24
}
    2b52:	0f 90       	pop	r0
    2b54:	0f 90       	pop	r0
    2b56:	cf 91       	pop	r28
    2b58:	df 91       	pop	r29
    2b5a:	08 95       	ret

00002b5c <TIMER1_ICU_Enable>:

void TIMER1_ICU_Enable(const Icu_ConfigType * Config_Ptr)
{
    2b5c:	df 93       	push	r29
    2b5e:	cf 93       	push	r28
    2b60:	00 d0       	rcall	.+0      	; 0x2b62 <TIMER1_ICU_Enable+0x6>
    2b62:	cd b7       	in	r28, 0x3d	; 61
    2b64:	de b7       	in	r29, 0x3e	; 62
    2b66:	9a 83       	std	Y+2, r25	; 0x02
    2b68:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP1/PD6 as i/p pin */
	GPIO_setupPinDirection(PORTD_ID, PIN6_ID, PIN_INPUT);
    2b6a:	83 e0       	ldi	r24, 0x03	; 3
    2b6c:	66 e0       	ldi	r22, 0x06	; 6
    2b6e:	40 e0       	ldi	r20, 0x00	; 0
    2b70:	0e 94 33 07 	call	0xe66	; 0xe66 <GPIO_setupPinDirection>
	/* Timer1 always operates in Normal Mode */
	TCCR1A = (1<<FOC1A) | (1<<FOC1B);
    2b74:	ef e4       	ldi	r30, 0x4F	; 79
    2b76:	f0 e0       	ldi	r31, 0x00	; 0
    2b78:	8c e0       	ldi	r24, 0x0C	; 12
    2b7a:	80 83       	st	Z, r24
	/*
	 * insert the required clock value in the first three bits (CS10, CS11 and CS12)
	 * of TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->clock);
    2b7c:	ae e4       	ldi	r26, 0x4E	; 78
    2b7e:	b0 e0       	ldi	r27, 0x00	; 0
    2b80:	ee e4       	ldi	r30, 0x4E	; 78
    2b82:	f0 e0       	ldi	r31, 0x00	; 0
    2b84:	80 81       	ld	r24, Z
    2b86:	98 2f       	mov	r25, r24
    2b88:	98 7f       	andi	r25, 0xF8	; 248
    2b8a:	e9 81       	ldd	r30, Y+1	; 0x01
    2b8c:	fa 81       	ldd	r31, Y+2	; 0x02
    2b8e:	80 81       	ld	r24, Z
    2b90:	89 2b       	or	r24, r25
    2b92:	8c 93       	st	X, r24
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | ((Config_Ptr->edge)<<6);
    2b94:	ae e4       	ldi	r26, 0x4E	; 78
    2b96:	b0 e0       	ldi	r27, 0x00	; 0
    2b98:	ee e4       	ldi	r30, 0x4E	; 78
    2b9a:	f0 e0       	ldi	r31, 0x00	; 0
    2b9c:	80 81       	ld	r24, Z
    2b9e:	28 2f       	mov	r18, r24
    2ba0:	2f 7b       	andi	r18, 0xBF	; 191
    2ba2:	e9 81       	ldd	r30, Y+1	; 0x01
    2ba4:	fa 81       	ldd	r31, Y+2	; 0x02
    2ba6:	81 81       	ldd	r24, Z+1	; 0x01
    2ba8:	88 2f       	mov	r24, r24
    2baa:	90 e0       	ldi	r25, 0x00	; 0
    2bac:	00 24       	eor	r0, r0
    2bae:	96 95       	lsr	r25
    2bb0:	87 95       	ror	r24
    2bb2:	07 94       	ror	r0
    2bb4:	96 95       	lsr	r25
    2bb6:	87 95       	ror	r24
    2bb8:	07 94       	ror	r0
    2bba:	98 2f       	mov	r25, r24
    2bbc:	80 2d       	mov	r24, r0
    2bbe:	82 2b       	or	r24, r18
    2bc0:	8c 93       	st	X, r24
	/* Initial Value for the input capture register */
	ICR1 = 0;
    2bc2:	e6 e4       	ldi	r30, 0x46	; 70
    2bc4:	f0 e0       	ldi	r31, 0x00	; 0
    2bc6:	11 82       	std	Z+1, r1	; 0x01
    2bc8:	10 82       	st	Z, r1
	/* Initial Value for Timer1 */
	TCNT1 = 0;
    2bca:	ec e4       	ldi	r30, 0x4C	; 76
    2bcc:	f0 e0       	ldi	r31, 0x00	; 0
    2bce:	11 82       	std	Z+1, r1	; 0x01
    2bd0:	10 82       	st	Z, r1

	TIMSK |= (1<<TICIE1);/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
    2bd2:	a9 e5       	ldi	r26, 0x59	; 89
    2bd4:	b0 e0       	ldi	r27, 0x00	; 0
    2bd6:	e9 e5       	ldi	r30, 0x59	; 89
    2bd8:	f0 e0       	ldi	r31, 0x00	; 0
    2bda:	80 81       	ld	r24, Z
    2bdc:	80 62       	ori	r24, 0x20	; 32
    2bde:	8c 93       	st	X, r24

}
    2be0:	0f 90       	pop	r0
    2be2:	0f 90       	pop	r0
    2be4:	cf 91       	pop	r28
    2be6:	df 91       	pop	r29
    2be8:	08 95       	ret

00002bea <TIMER1_ICU_Disable>:

void TIMER1_ICU_Disable(void)
{
    2bea:	df 93       	push	r29
    2bec:	cf 93       	push	r28
    2bee:	cd b7       	in	r28, 0x3d	; 61
    2bf0:	de b7       	in	r29, 0x3e	; 62

	/* Disable the Input Capture interrupt */
	TIMSK &= ~(1<<TICIE1);
    2bf2:	a9 e5       	ldi	r26, 0x59	; 89
    2bf4:	b0 e0       	ldi	r27, 0x00	; 0
    2bf6:	e9 e5       	ldi	r30, 0x59	; 89
    2bf8:	f0 e0       	ldi	r31, 0x00	; 0
    2bfa:	80 81       	ld	r24, Z
    2bfc:	8f 7d       	andi	r24, 0xDF	; 223
    2bfe:	8c 93       	st	X, r24
}
    2c00:	cf 91       	pop	r28
    2c02:	df 91       	pop	r29
    2c04:	08 95       	ret

00002c06 <TIMER1_ICU_GetTCNT1>:

uint16 TIMER1_ICU_GetTCNT1(void)
{
    2c06:	df 93       	push	r29
    2c08:	cf 93       	push	r28
    2c0a:	cd b7       	in	r28, 0x3d	; 61
    2c0c:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    2c0e:	e6 e4       	ldi	r30, 0x46	; 70
    2c10:	f0 e0       	ldi	r31, 0x00	; 0
    2c12:	80 81       	ld	r24, Z
    2c14:	91 81       	ldd	r25, Z+1	; 0x01
}
    2c16:	cf 91       	pop	r28
    2c18:	df 91       	pop	r29
    2c1a:	08 95       	ret

00002c1c <TIMER1_ICU_SetTCNT1>:

void TIMER1_ICU_SetTCNT1(uint16 new_tcnt1)
{
    2c1c:	df 93       	push	r29
    2c1e:	cf 93       	push	r28
    2c20:	00 d0       	rcall	.+0      	; 0x2c22 <TIMER1_ICU_SetTCNT1+0x6>
    2c22:	cd b7       	in	r28, 0x3d	; 61
    2c24:	de b7       	in	r29, 0x3e	; 62
    2c26:	9a 83       	std	Y+2, r25	; 0x02
    2c28:	89 83       	std	Y+1, r24	; 0x01
	TCNT1L = new_tcnt1;
    2c2a:	ec e4       	ldi	r30, 0x4C	; 76
    2c2c:	f0 e0       	ldi	r31, 0x00	; 0
    2c2e:	89 81       	ldd	r24, Y+1	; 0x01
    2c30:	80 83       	st	Z, r24
}
    2c32:	0f 90       	pop	r0
    2c34:	0f 90       	pop	r0
    2c36:	cf 91       	pop	r28
    2c38:	df 91       	pop	r29
    2c3a:	08 95       	ret

00002c3c <Icu_setCallBack>:


void Icu_setCallBack(void(*a_ptr)(void))
{
    2c3c:	df 93       	push	r29
    2c3e:	cf 93       	push	r28
    2c40:	00 d0       	rcall	.+0      	; 0x2c42 <Icu_setCallBack+0x6>
    2c42:	cd b7       	in	r28, 0x3d	; 61
    2c44:	de b7       	in	r29, 0x3e	; 62
    2c46:	9a 83       	std	Y+2, r25	; 0x02
    2c48:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    2c4a:	89 81       	ldd	r24, Y+1	; 0x01
    2c4c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c4e:	90 93 81 01 	sts	0x0181, r25
    2c52:	80 93 80 01 	sts	0x0180, r24
}
    2c56:	0f 90       	pop	r0
    2c58:	0f 90       	pop	r0
    2c5a:	cf 91       	pop	r28
    2c5c:	df 91       	pop	r29
    2c5e:	08 95       	ret

00002c60 <Icu_setEdgeDetectionType>:

void Icu_setEdgeDetectionType(uint8 a_edgeType)
{
    2c60:	df 93       	push	r29
    2c62:	cf 93       	push	r28
    2c64:	0f 92       	push	r0
    2c66:	cd b7       	in	r28, 0x3d	; 61
    2c68:	de b7       	in	r29, 0x3e	; 62
    2c6a:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | (a_edgeType<<6);
    2c6c:	ae e4       	ldi	r26, 0x4E	; 78
    2c6e:	b0 e0       	ldi	r27, 0x00	; 0
    2c70:	ee e4       	ldi	r30, 0x4E	; 78
    2c72:	f0 e0       	ldi	r31, 0x00	; 0
    2c74:	80 81       	ld	r24, Z
    2c76:	28 2f       	mov	r18, r24
    2c78:	2f 7b       	andi	r18, 0xBF	; 191
    2c7a:	89 81       	ldd	r24, Y+1	; 0x01
    2c7c:	88 2f       	mov	r24, r24
    2c7e:	90 e0       	ldi	r25, 0x00	; 0
    2c80:	00 24       	eor	r0, r0
    2c82:	96 95       	lsr	r25
    2c84:	87 95       	ror	r24
    2c86:	07 94       	ror	r0
    2c88:	96 95       	lsr	r25
    2c8a:	87 95       	ror	r24
    2c8c:	07 94       	ror	r0
    2c8e:	98 2f       	mov	r25, r24
    2c90:	80 2d       	mov	r24, r0
    2c92:	82 2b       	or	r24, r18
    2c94:	8c 93       	st	X, r24
}
    2c96:	0f 90       	pop	r0
    2c98:	cf 91       	pop	r28
    2c9a:	df 91       	pop	r29
    2c9c:	08 95       	ret

00002c9e <Icu_clearTimerValue>:
void Icu_clearTimerValue(void)
{
    2c9e:	df 93       	push	r29
    2ca0:	cf 93       	push	r28
    2ca2:	cd b7       	in	r28, 0x3d	; 61
    2ca4:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    2ca6:	ec e4       	ldi	r30, 0x4C	; 76
    2ca8:	f0 e0       	ldi	r31, 0x00	; 0
    2caa:	11 82       	std	Z+1, r1	; 0x01
    2cac:	10 82       	st	Z, r1
}
    2cae:	cf 91       	pop	r28
    2cb0:	df 91       	pop	r29
    2cb2:	08 95       	ret

00002cb4 <Timer2_init>:
	}
}
 */

void Timer2_init(const Timer2_ConfigType * Config_Ptr)
{
    2cb4:	df 93       	push	r29
    2cb6:	cf 93       	push	r28
    2cb8:	00 d0       	rcall	.+0      	; 0x2cba <Timer2_init+0x6>
    2cba:	cd b7       	in	r28, 0x3d	; 61
    2cbc:	de b7       	in	r29, 0x3e	; 62
    2cbe:	9a 83       	std	Y+2, r25	; 0x02
    2cc0:	89 83       	std	Y+1, r24	; 0x01

	TCCR2 = Config_Ptr->prescaler;
    2cc2:	a5 e4       	ldi	r26, 0x45	; 69
    2cc4:	b0 e0       	ldi	r27, 0x00	; 0
    2cc6:	e9 81       	ldd	r30, Y+1	; 0x01
    2cc8:	fa 81       	ldd	r31, Y+2	; 0x02
    2cca:	85 81       	ldd	r24, Z+5	; 0x05
    2ccc:	8c 93       	st	X, r24
	TCNT2 = Config_Ptr->initial_value;
    2cce:	a4 e4       	ldi	r26, 0x44	; 68
    2cd0:	b0 e0       	ldi	r27, 0x00	; 0
    2cd2:	e9 81       	ldd	r30, Y+1	; 0x01
    2cd4:	fa 81       	ldd	r31, Y+2	; 0x02
    2cd6:	80 81       	ld	r24, Z
    2cd8:	91 81       	ldd	r25, Z+1	; 0x01
    2cda:	8c 93       	st	X, r24
	if ((Config_Ptr->mode) == TIMER2_NORMAL_MODE)
    2cdc:	e9 81       	ldd	r30, Y+1	; 0x01
    2cde:	fa 81       	ldd	r31, Y+2	; 0x02
    2ce0:	84 81       	ldd	r24, Z+4	; 0x04
    2ce2:	88 23       	and	r24, r24
    2ce4:	59 f5       	brne	.+86     	; 0x2d3c <Timer2_init+0x88>
	{
		SET_BIT(TCCR2,TCCR2_FOC02);//disable non-pwm
    2ce6:	a5 e4       	ldi	r26, 0x45	; 69
    2ce8:	b0 e0       	ldi	r27, 0x00	; 0
    2cea:	e5 e4       	ldi	r30, 0x45	; 69
    2cec:	f0 e0       	ldi	r31, 0x00	; 0
    2cee:	80 81       	ld	r24, Z
    2cf0:	80 68       	ori	r24, 0x80	; 128
    2cf2:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_WGM20);
    2cf4:	a5 e4       	ldi	r26, 0x45	; 69
    2cf6:	b0 e0       	ldi	r27, 0x00	; 0
    2cf8:	e5 e4       	ldi	r30, 0x45	; 69
    2cfa:	f0 e0       	ldi	r31, 0x00	; 0
    2cfc:	80 81       	ld	r24, Z
    2cfe:	8f 7b       	andi	r24, 0xBF	; 191
    2d00:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_WGM21);//choose normal mode
    2d02:	a5 e4       	ldi	r26, 0x45	; 69
    2d04:	b0 e0       	ldi	r27, 0x00	; 0
    2d06:	e5 e4       	ldi	r30, 0x45	; 69
    2d08:	f0 e0       	ldi	r31, 0x00	; 0
    2d0a:	80 81       	ld	r24, Z
    2d0c:	87 7f       	andi	r24, 0xF7	; 247
    2d0e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM20);
    2d10:	a5 e4       	ldi	r26, 0x45	; 69
    2d12:	b0 e0       	ldi	r27, 0x00	; 0
    2d14:	e5 e4       	ldi	r30, 0x45	; 69
    2d16:	f0 e0       	ldi	r31, 0x00	; 0
    2d18:	80 81       	ld	r24, Z
    2d1a:	8f 7e       	andi	r24, 0xEF	; 239
    2d1c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM21);//normal operation OC2 disconnected
    2d1e:	a5 e4       	ldi	r26, 0x45	; 69
    2d20:	b0 e0       	ldi	r27, 0x00	; 0
    2d22:	e5 e4       	ldi	r30, 0x45	; 69
    2d24:	f0 e0       	ldi	r31, 0x00	; 0
    2d26:	80 81       	ld	r24, Z
    2d28:	8f 7d       	andi	r24, 0xDF	; 223
    2d2a:	8c 93       	st	X, r24
		//enable interrupt
		SET_BIT(TIMSK,TIMSK_TOIE2);
    2d2c:	a9 e5       	ldi	r26, 0x59	; 89
    2d2e:	b0 e0       	ldi	r27, 0x00	; 0
    2d30:	e9 e5       	ldi	r30, 0x59	; 89
    2d32:	f0 e0       	ldi	r31, 0x00	; 0
    2d34:	80 81       	ld	r24, Z
    2d36:	80 64       	ori	r24, 0x40	; 64
    2d38:	8c 93       	st	X, r24
    2d3a:	7a c0       	rjmp	.+244    	; 0x2e30 <Timer2_init+0x17c>
	}
	else if ((Config_Ptr->mode) == TIMER2_PWM_PHASE_COTROL)
    2d3c:	e9 81       	ldd	r30, Y+1	; 0x01
    2d3e:	fa 81       	ldd	r31, Y+2	; 0x02
    2d40:	84 81       	ldd	r24, Z+4	; 0x04
    2d42:	81 30       	cpi	r24, 0x01	; 1
    2d44:	e9 f4       	brne	.+58     	; 0x2d80 <Timer2_init+0xcc>
	{

		SET_BIT(TCCR2,TCCR2_WGM20);
    2d46:	a5 e4       	ldi	r26, 0x45	; 69
    2d48:	b0 e0       	ldi	r27, 0x00	; 0
    2d4a:	e5 e4       	ldi	r30, 0x45	; 69
    2d4c:	f0 e0       	ldi	r31, 0x00	; 0
    2d4e:	80 81       	ld	r24, Z
    2d50:	80 64       	ori	r24, 0x40	; 64
    2d52:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_WGM21);//choose normal mode
    2d54:	a5 e4       	ldi	r26, 0x45	; 69
    2d56:	b0 e0       	ldi	r27, 0x00	; 0
    2d58:	e5 e4       	ldi	r30, 0x45	; 69
    2d5a:	f0 e0       	ldi	r31, 0x00	; 0
    2d5c:	80 81       	ld	r24, Z
    2d5e:	87 7f       	andi	r24, 0xF7	; 247
    2d60:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM20);
    2d62:	a5 e4       	ldi	r26, 0x45	; 69
    2d64:	b0 e0       	ldi	r27, 0x00	; 0
    2d66:	e5 e4       	ldi	r30, 0x45	; 69
    2d68:	f0 e0       	ldi	r31, 0x00	; 0
    2d6a:	80 81       	ld	r24, Z
    2d6c:	8f 7e       	andi	r24, 0xEF	; 239
    2d6e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM21);//normal operation OC2 disconnected
    2d70:	a5 e4       	ldi	r26, 0x45	; 69
    2d72:	b0 e0       	ldi	r27, 0x00	; 0
    2d74:	e5 e4       	ldi	r30, 0x45	; 69
    2d76:	f0 e0       	ldi	r31, 0x00	; 0
    2d78:	80 81       	ld	r24, Z
    2d7a:	8f 7d       	andi	r24, 0xDF	; 223
    2d7c:	8c 93       	st	X, r24
    2d7e:	58 c0       	rjmp	.+176    	; 0x2e30 <Timer2_init+0x17c>

	}

	else if ((Config_Ptr->mode) == TIMER2_COMPARE_MODE)
    2d80:	e9 81       	ldd	r30, Y+1	; 0x01
    2d82:	fa 81       	ldd	r31, Y+2	; 0x02
    2d84:	84 81       	ldd	r24, Z+4	; 0x04
    2d86:	82 30       	cpi	r24, 0x02	; 2
    2d88:	91 f5       	brne	.+100    	; 0x2dee <Timer2_init+0x13a>

	{
		SET_BIT(TCCR2,TCCR2_FOC02);//enable non-pwm
    2d8a:	a5 e4       	ldi	r26, 0x45	; 69
    2d8c:	b0 e0       	ldi	r27, 0x00	; 0
    2d8e:	e5 e4       	ldi	r30, 0x45	; 69
    2d90:	f0 e0       	ldi	r31, 0x00	; 0
    2d92:	80 81       	ld	r24, Z
    2d94:	80 68       	ori	r24, 0x80	; 128
    2d96:	8c 93       	st	X, r24
		OCR2=Config_Ptr->compare_value;//compare value
    2d98:	a3 e4       	ldi	r26, 0x43	; 67
    2d9a:	b0 e0       	ldi	r27, 0x00	; 0
    2d9c:	e9 81       	ldd	r30, Y+1	; 0x01
    2d9e:	fa 81       	ldd	r31, Y+2	; 0x02
    2da0:	82 81       	ldd	r24, Z+2	; 0x02
    2da2:	93 81       	ldd	r25, Z+3	; 0x03
    2da4:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_WGM20);
    2da6:	a5 e4       	ldi	r26, 0x45	; 69
    2da8:	b0 e0       	ldi	r27, 0x00	; 0
    2daa:	e5 e4       	ldi	r30, 0x45	; 69
    2dac:	f0 e0       	ldi	r31, 0x00	; 0
    2dae:	80 81       	ld	r24, Z
    2db0:	8f 7b       	andi	r24, 0xBF	; 191
    2db2:	8c 93       	st	X, r24
		SET_BIT(TCCR2,TCCR2_WGM21);//choose normal mode
    2db4:	a5 e4       	ldi	r26, 0x45	; 69
    2db6:	b0 e0       	ldi	r27, 0x00	; 0
    2db8:	e5 e4       	ldi	r30, 0x45	; 69
    2dba:	f0 e0       	ldi	r31, 0x00	; 0
    2dbc:	80 81       	ld	r24, Z
    2dbe:	88 60       	ori	r24, 0x08	; 8
    2dc0:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM20);
    2dc2:	a5 e4       	ldi	r26, 0x45	; 69
    2dc4:	b0 e0       	ldi	r27, 0x00	; 0
    2dc6:	e5 e4       	ldi	r30, 0x45	; 69
    2dc8:	f0 e0       	ldi	r31, 0x00	; 0
    2dca:	80 81       	ld	r24, Z
    2dcc:	8f 7e       	andi	r24, 0xEF	; 239
    2dce:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM21);//normal operation OC2 disconnected
    2dd0:	a5 e4       	ldi	r26, 0x45	; 69
    2dd2:	b0 e0       	ldi	r27, 0x00	; 0
    2dd4:	e5 e4       	ldi	r30, 0x45	; 69
    2dd6:	f0 e0       	ldi	r31, 0x00	; 0
    2dd8:	80 81       	ld	r24, Z
    2dda:	8f 7d       	andi	r24, 0xDF	; 223
    2ddc:	8c 93       	st	X, r24
		//enable interrupt
		SET_BIT(TIMSK,TIMSK_OCIE2);
    2dde:	a9 e5       	ldi	r26, 0x59	; 89
    2de0:	b0 e0       	ldi	r27, 0x00	; 0
    2de2:	e9 e5       	ldi	r30, 0x59	; 89
    2de4:	f0 e0       	ldi	r31, 0x00	; 0
    2de6:	80 81       	ld	r24, Z
    2de8:	80 68       	ori	r24, 0x80	; 128
    2dea:	8c 93       	st	X, r24
    2dec:	21 c0       	rjmp	.+66     	; 0x2e30 <Timer2_init+0x17c>
	}
	else if((Config_Ptr->mode) == TIMER2_FAST_PWM_MODE)
    2dee:	e9 81       	ldd	r30, Y+1	; 0x01
    2df0:	fa 81       	ldd	r31, Y+2	; 0x02
    2df2:	84 81       	ldd	r24, Z+4	; 0x04
    2df4:	83 30       	cpi	r24, 0x03	; 3
    2df6:	e1 f4       	brne	.+56     	; 0x2e30 <Timer2_init+0x17c>
	{
		SET_BIT(TCCR2,TCCR2_WGM20);
    2df8:	a5 e4       	ldi	r26, 0x45	; 69
    2dfa:	b0 e0       	ldi	r27, 0x00	; 0
    2dfc:	e5 e4       	ldi	r30, 0x45	; 69
    2dfe:	f0 e0       	ldi	r31, 0x00	; 0
    2e00:	80 81       	ld	r24, Z
    2e02:	80 64       	ori	r24, 0x40	; 64
    2e04:	8c 93       	st	X, r24
		SET_BIT(TCCR2,TCCR2_WGM21);//choose normal mode
    2e06:	a5 e4       	ldi	r26, 0x45	; 69
    2e08:	b0 e0       	ldi	r27, 0x00	; 0
    2e0a:	e5 e4       	ldi	r30, 0x45	; 69
    2e0c:	f0 e0       	ldi	r31, 0x00	; 0
    2e0e:	80 81       	ld	r24, Z
    2e10:	88 60       	ori	r24, 0x08	; 8
    2e12:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM20);
    2e14:	a5 e4       	ldi	r26, 0x45	; 69
    2e16:	b0 e0       	ldi	r27, 0x00	; 0
    2e18:	e5 e4       	ldi	r30, 0x45	; 69
    2e1a:	f0 e0       	ldi	r31, 0x00	; 0
    2e1c:	80 81       	ld	r24, Z
    2e1e:	8f 7e       	andi	r24, 0xEF	; 239
    2e20:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_COM21);//normal operation OC2 disconnected
    2e22:	a5 e4       	ldi	r26, 0x45	; 69
    2e24:	b0 e0       	ldi	r27, 0x00	; 0
    2e26:	e5 e4       	ldi	r30, 0x45	; 69
    2e28:	f0 e0       	ldi	r31, 0x00	; 0
    2e2a:	80 81       	ld	r24, Z
    2e2c:	8f 7d       	andi	r24, 0xDF	; 223
    2e2e:	8c 93       	st	X, r24
	}

}
    2e30:	0f 90       	pop	r0
    2e32:	0f 90       	pop	r0
    2e34:	cf 91       	pop	r28
    2e36:	df 91       	pop	r29
    2e38:	08 95       	ret

00002e3a <Timer2_deInit>:

void Timer2_deInit(void)
{
    2e3a:	df 93       	push	r29
    2e3c:	cf 93       	push	r28
    2e3e:	cd b7       	in	r28, 0x3d	; 61
    2e40:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0;
    2e42:	e5 e4       	ldi	r30, 0x45	; 69
    2e44:	f0 e0       	ldi	r31, 0x00	; 0
    2e46:	10 82       	st	Z, r1
	TCNT2 = 0;
    2e48:	e4 e4       	ldi	r30, 0x44	; 68
    2e4a:	f0 e0       	ldi	r31, 0x00	; 0
    2e4c:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,TIMSK_TOIE2);
    2e4e:	a9 e5       	ldi	r26, 0x59	; 89
    2e50:	b0 e0       	ldi	r27, 0x00	; 0
    2e52:	e9 e5       	ldi	r30, 0x59	; 89
    2e54:	f0 e0       	ldi	r31, 0x00	; 0
    2e56:	80 81       	ld	r24, Z
    2e58:	8f 7b       	andi	r24, 0xBF	; 191
    2e5a:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,TOV2);
    2e5c:	a8 e5       	ldi	r26, 0x58	; 88
    2e5e:	b0 e0       	ldi	r27, 0x00	; 0
    2e60:	e8 e5       	ldi	r30, 0x58	; 88
    2e62:	f0 e0       	ldi	r31, 0x00	; 0
    2e64:	80 81       	ld	r24, Z
    2e66:	8f 7b       	andi	r24, 0xBF	; 191
    2e68:	8c 93       	st	X, r24
	OCR2 = 0;
    2e6a:	e3 e4       	ldi	r30, 0x43	; 67
    2e6c:	f0 e0       	ldi	r31, 0x00	; 0
    2e6e:	10 82       	st	Z, r1
	CLEAR_BIT(TIMSK,TIMSK_OCIE2);
    2e70:	a9 e5       	ldi	r26, 0x59	; 89
    2e72:	b0 e0       	ldi	r27, 0x00	; 0
    2e74:	e9 e5       	ldi	r30, 0x59	; 89
    2e76:	f0 e0       	ldi	r31, 0x00	; 0
    2e78:	80 81       	ld	r24, Z
    2e7a:	8f 77       	andi	r24, 0x7F	; 127
    2e7c:	8c 93       	st	X, r24
	CLEAR_BIT(TIFR,OCF2);
    2e7e:	a8 e5       	ldi	r26, 0x58	; 88
    2e80:	b0 e0       	ldi	r27, 0x00	; 0
    2e82:	e8 e5       	ldi	r30, 0x58	; 88
    2e84:	f0 e0       	ldi	r31, 0x00	; 0
    2e86:	80 81       	ld	r24, Z
    2e88:	8f 77       	andi	r24, 0x7F	; 127
    2e8a:	8c 93       	st	X, r24
	Timer2_CALLBACK_Fptr = NULL_PTR;
    2e8c:	10 92 7f 01 	sts	0x017F, r1
    2e90:	10 92 7e 01 	sts	0x017E, r1
}
    2e94:	cf 91       	pop	r28
    2e96:	df 91       	pop	r29
    2e98:	08 95       	ret

00002e9a <delay2>:

void delay2(uint32 seconds)
{
    2e9a:	df 93       	push	r29
    2e9c:	cf 93       	push	r28
    2e9e:	cd b7       	in	r28, 0x3d	; 61
    2ea0:	de b7       	in	r29, 0x3e	; 62
    2ea2:	28 97       	sbiw	r28, 0x08	; 8
    2ea4:	0f b6       	in	r0, 0x3f	; 63
    2ea6:	f8 94       	cli
    2ea8:	de bf       	out	0x3e, r29	; 62
    2eaa:	0f be       	out	0x3f, r0	; 63
    2eac:	cd bf       	out	0x3d, r28	; 61
    2eae:	6d 83       	std	Y+5, r22	; 0x05
    2eb0:	7e 83       	std	Y+6, r23	; 0x06
    2eb2:	8f 83       	std	Y+7, r24	; 0x07
    2eb4:	98 87       	std	Y+8, r25	; 0x08
	g_tick = 0;
    2eb6:	10 92 91 01 	sts	0x0191, r1
    2eba:	10 92 92 01 	sts	0x0192, r1
    2ebe:	10 92 93 01 	sts	0x0193, r1
    2ec2:	10 92 94 01 	sts	0x0194, r1
	uint32 tick = seconds;
    2ec6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ec8:	9e 81       	ldd	r25, Y+6	; 0x06
    2eca:	af 81       	ldd	r26, Y+7	; 0x07
    2ecc:	b8 85       	ldd	r27, Y+8	; 0x08
    2ece:	89 83       	std	Y+1, r24	; 0x01
    2ed0:	9a 83       	std	Y+2, r25	; 0x02
    2ed2:	ab 83       	std	Y+3, r26	; 0x03
    2ed4:	bc 83       	std	Y+4, r27	; 0x04
	Timer2_setCallBack(&timer2_tick);
    2ed6:	8b e8       	ldi	r24, 0x8B	; 139
    2ed8:	97 e1       	ldi	r25, 0x17	; 23
    2eda:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <Timer2_setCallBack>
	while(g_tick  < tick);
    2ede:	20 91 91 01 	lds	r18, 0x0191
    2ee2:	30 91 92 01 	lds	r19, 0x0192
    2ee6:	40 91 93 01 	lds	r20, 0x0193
    2eea:	50 91 94 01 	lds	r21, 0x0194
    2eee:	89 81       	ldd	r24, Y+1	; 0x01
    2ef0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ef2:	ab 81       	ldd	r26, Y+3	; 0x03
    2ef4:	bc 81       	ldd	r27, Y+4	; 0x04
    2ef6:	28 17       	cp	r18, r24
    2ef8:	39 07       	cpc	r19, r25
    2efa:	4a 07       	cpc	r20, r26
    2efc:	5b 07       	cpc	r21, r27
    2efe:	78 f3       	brcs	.-34     	; 0x2ede <delay2+0x44>
	Timer2_deInit();
    2f00:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <Timer2_deInit>
}
    2f04:	28 96       	adiw	r28, 0x08	; 8
    2f06:	0f b6       	in	r0, 0x3f	; 63
    2f08:	f8 94       	cli
    2f0a:	de bf       	out	0x3e, r29	; 62
    2f0c:	0f be       	out	0x3f, r0	; 63
    2f0e:	cd bf       	out	0x3d, r28	; 61
    2f10:	cf 91       	pop	r28
    2f12:	df 91       	pop	r29
    2f14:	08 95       	ret

00002f16 <timer2_tick>:

void timer2_tick(void)
{
    2f16:	df 93       	push	r29
    2f18:	cf 93       	push	r28
    2f1a:	cd b7       	in	r28, 0x3d	; 61
    2f1c:	de b7       	in	r29, 0x3e	; 62
	g_tick++;
    2f1e:	80 91 91 01 	lds	r24, 0x0191
    2f22:	90 91 92 01 	lds	r25, 0x0192
    2f26:	a0 91 93 01 	lds	r26, 0x0193
    2f2a:	b0 91 94 01 	lds	r27, 0x0194
    2f2e:	01 96       	adiw	r24, 0x01	; 1
    2f30:	a1 1d       	adc	r26, r1
    2f32:	b1 1d       	adc	r27, r1
    2f34:	80 93 91 01 	sts	0x0191, r24
    2f38:	90 93 92 01 	sts	0x0192, r25
    2f3c:	a0 93 93 01 	sts	0x0193, r26
    2f40:	b0 93 94 01 	sts	0x0194, r27
}
    2f44:	cf 91       	pop	r28
    2f46:	df 91       	pop	r29
    2f48:	08 95       	ret

00002f4a <Timer2_setCallBack>:

void Timer2_setCallBack(void(*Copy_pvCallBackFunc)(void))
{
    2f4a:	df 93       	push	r29
    2f4c:	cf 93       	push	r28
    2f4e:	00 d0       	rcall	.+0      	; 0x2f50 <Timer2_setCallBack+0x6>
    2f50:	cd b7       	in	r28, 0x3d	; 61
    2f52:	de b7       	in	r29, 0x3e	; 62
    2f54:	9a 83       	std	Y+2, r25	; 0x02
    2f56:	89 83       	std	Y+1, r24	; 0x01
	Timer2_CALLBACK_Fptr=Copy_pvCallBackFunc;
    2f58:	89 81       	ldd	r24, Y+1	; 0x01
    2f5a:	9a 81       	ldd	r25, Y+2	; 0x02
    2f5c:	90 93 7f 01 	sts	0x017F, r25
    2f60:	80 93 7e 01 	sts	0x017E, r24
}
    2f64:	0f 90       	pop	r0
    2f66:	0f 90       	pop	r0
    2f68:	cf 91       	pop	r28
    2f6a:	df 91       	pop	r29
    2f6c:	08 95       	ret

00002f6e <PWM_Timer2_Start>:


void PWM_Timer2_Start(uint8 duty_cycle)
{
    2f6e:	df 93       	push	r29
    2f70:	cf 93       	push	r28
    2f72:	00 d0       	rcall	.+0      	; 0x2f74 <PWM_Timer2_Start+0x6>
    2f74:	cd b7       	in	r28, 0x3d	; 61
    2f76:	de b7       	in	r29, 0x3e	; 62
    2f78:	8a 83       	std	Y+2, r24	; 0x02

	uint8 timer_value=((uint16)(duty_cycle*255)/100);
    2f7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f7c:	48 2f       	mov	r20, r24
    2f7e:	50 e0       	ldi	r21, 0x00	; 0
    2f80:	ca 01       	movw	r24, r20
    2f82:	9c 01       	movw	r18, r24
    2f84:	22 0f       	add	r18, r18
    2f86:	33 1f       	adc	r19, r19
    2f88:	c9 01       	movw	r24, r18
    2f8a:	96 95       	lsr	r25
    2f8c:	98 2f       	mov	r25, r24
    2f8e:	88 27       	eor	r24, r24
    2f90:	97 95       	ror	r25
    2f92:	87 95       	ror	r24
    2f94:	82 1b       	sub	r24, r18
    2f96:	93 0b       	sbc	r25, r19
    2f98:	84 0f       	add	r24, r20
    2f9a:	95 1f       	adc	r25, r21
    2f9c:	24 e6       	ldi	r18, 0x64	; 100
    2f9e:	30 e0       	ldi	r19, 0x00	; 0
    2fa0:	b9 01       	movw	r22, r18
    2fa2:	0e 94 6c 19 	call	0x32d8	; 0x32d8 <__udivmodhi4>
    2fa6:	cb 01       	movw	r24, r22
    2fa8:	89 83       	std	Y+1, r24	; 0x01
	CLEAR_BIT(TCCR2,TCNT2);
    2faa:	a5 e4       	ldi	r26, 0x45	; 69
    2fac:	b0 e0       	ldi	r27, 0x00	; 0
    2fae:	e5 e4       	ldi	r30, 0x45	; 69
    2fb0:	f0 e0       	ldi	r31, 0x00	; 0
    2fb2:	80 81       	ld	r24, Z
    2fb4:	48 2f       	mov	r20, r24
    2fb6:	e4 e4       	ldi	r30, 0x44	; 68
    2fb8:	f0 e0       	ldi	r31, 0x00	; 0
    2fba:	80 81       	ld	r24, Z
    2fbc:	28 2f       	mov	r18, r24
    2fbe:	30 e0       	ldi	r19, 0x00	; 0
    2fc0:	81 e0       	ldi	r24, 0x01	; 1
    2fc2:	90 e0       	ldi	r25, 0x00	; 0
    2fc4:	02 c0       	rjmp	.+4      	; 0x2fca <PWM_Timer2_Start+0x5c>
    2fc6:	88 0f       	add	r24, r24
    2fc8:	99 1f       	adc	r25, r25
    2fca:	2a 95       	dec	r18
    2fcc:	e2 f7       	brpl	.-8      	; 0x2fc6 <PWM_Timer2_Start+0x58>
    2fce:	80 95       	com	r24
    2fd0:	84 23       	and	r24, r20
    2fd2:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR2,TCCR2_FOC02);
    2fd4:	a5 e4       	ldi	r26, 0x45	; 69
    2fd6:	b0 e0       	ldi	r27, 0x00	; 0
    2fd8:	e5 e4       	ldi	r30, 0x45	; 69
    2fda:	f0 e0       	ldi	r31, 0x00	; 0
    2fdc:	80 81       	ld	r24, Z
    2fde:	8f 77       	andi	r24, 0x7F	; 127
    2fe0:	8c 93       	st	X, r24
	GPIO_setupPinDirection(PORTD_ID,PIN7_ID,PIN_OUTPUT);
    2fe2:	83 e0       	ldi	r24, 0x03	; 3
    2fe4:	67 e0       	ldi	r22, 0x07	; 7
    2fe6:	41 e0       	ldi	r20, 0x01	; 1
    2fe8:	0e 94 33 07 	call	0xe66	; 0xe66 <GPIO_setupPinDirection>
	OCR2=timer_value;
    2fec:	e3 e4       	ldi	r30, 0x43	; 67
    2fee:	f0 e0       	ldi	r31, 0x00	; 0
    2ff0:	89 81       	ldd	r24, Y+1	; 0x01
    2ff2:	80 83       	st	Z, r24
}
    2ff4:	0f 90       	pop	r0
    2ff6:	0f 90       	pop	r0
    2ff8:	cf 91       	pop	r28
    2ffa:	df 91       	pop	r29
    2ffc:	08 95       	ret

00002ffe <Ultrasonic_edgeProcessing>:
float64 distance=0;
uint8 g_edgeCount = 0;
uint16 g_timeHigh=0;

void Ultrasonic_edgeProcessing(void)
{
    2ffe:	df 93       	push	r29
    3000:	cf 93       	push	r28
    3002:	cd b7       	in	r28, 0x3d	; 61
    3004:	de b7       	in	r29, 0x3e	; 62

	g_edgeCount++;
    3006:	80 91 86 01 	lds	r24, 0x0186
    300a:	8f 5f       	subi	r24, 0xFF	; 255
    300c:	80 93 86 01 	sts	0x0186, r24
	if(g_edgeCount == 1)
    3010:	80 91 86 01 	lds	r24, 0x0186
    3014:	81 30       	cpi	r24, 0x01	; 1
    3016:	39 f4       	brne	.+14     	; 0x3026 <Ultrasonic_edgeProcessing+0x28>
	{
		Icu_clearTimerValue();
    3018:	0e 94 4f 16 	call	0x2c9e	; 0x2c9e <Icu_clearTimerValue>
		Icu_setEdgeDetectionType(FALLING);
    301c:	80 e0       	ldi	r24, 0x00	; 0
    301e:	90 e0       	ldi	r25, 0x00	; 0
    3020:	0e 94 30 16 	call	0x2c60	; 0x2c60 <Icu_setEdgeDetectionType>
    3024:	10 c0       	rjmp	.+32     	; 0x3046 <Ultrasonic_edgeProcessing+0x48>
	}
	else if(g_edgeCount == 2)
    3026:	80 91 86 01 	lds	r24, 0x0186
    302a:	82 30       	cpi	r24, 0x02	; 2
    302c:	61 f4       	brne	.+24     	; 0x3046 <Ultrasonic_edgeProcessing+0x48>
	{
		g_timeHigh = TIMER1_ICU_GetTCNT1();
    302e:	0e 94 03 16 	call	0x2c06	; 0x2c06 <TIMER1_ICU_GetTCNT1>
    3032:	90 93 88 01 	sts	0x0188, r25
    3036:	80 93 87 01 	sts	0x0187, r24
		Icu_setEdgeDetectionType(RISING);
    303a:	81 e0       	ldi	r24, 0x01	; 1
    303c:	90 e0       	ldi	r25, 0x00	; 0
    303e:	0e 94 30 16 	call	0x2c60	; 0x2c60 <Icu_setEdgeDetectionType>
		g_edgeCount=0;
    3042:	10 92 86 01 	sts	0x0186, r1
	}

}
    3046:	cf 91       	pop	r28
    3048:	df 91       	pop	r29
    304a:	08 95       	ret

0000304c <Ultrasonic_init>:

void Ultrasonic_init(void)
{
    304c:	df 93       	push	r29
    304e:	cf 93       	push	r28
    3050:	cd b7       	in	r28, 0x3d	; 61
    3052:	de b7       	in	r29, 0x3e	; 62
    3054:	28 97       	sbiw	r28, 0x08	; 8
    3056:	0f b6       	in	r0, 0x3f	; 63
    3058:	f8 94       	cli
    305a:	de bf       	out	0x3e, r29	; 62
    305c:	0f be       	out	0x3f, r0	; 63
    305e:	cd bf       	out	0x3d, r28	; 61
	/* Create configuration structure for ICU driver */
	Timer1_ConfigType Icu_Config_ultrasonic = {timer1_PRESCALAR_CLK8,RISING};
    3060:	88 e0       	ldi	r24, 0x08	; 8
    3062:	fe 01       	movw	r30, r28
    3064:	31 96       	adiw	r30, 0x01	; 1
    3066:	df 01       	movw	r26, r30
    3068:	98 2f       	mov	r25, r24
    306a:	1d 92       	st	X+, r1
    306c:	9a 95       	dec	r25
    306e:	e9 f7       	brne	.-6      	; 0x306a <Ultrasonic_init+0x1e>
    3070:	82 e0       	ldi	r24, 0x02	; 2
    3072:	90 e0       	ldi	r25, 0x00	; 0
    3074:	9a 83       	std	Y+2, r25	; 0x02
    3076:	89 83       	std	Y+1, r24	; 0x01
    3078:	81 e0       	ldi	r24, 0x01	; 1
    307a:	90 e0       	ldi	r25, 0x00	; 0
    307c:	9c 83       	std	Y+4, r25	; 0x04
    307e:	8b 83       	std	Y+3, r24	; 0x03
	Icu_setCallBack(Ultrasonic_edgeProcessing);
    3080:	8f ef       	ldi	r24, 0xFF	; 255
    3082:	97 e1       	ldi	r25, 0x17	; 23
    3084:	0e 94 1e 16 	call	0x2c3c	; 0x2c3c <Icu_setCallBack>
	TIMER1_ICU_Enable(&Icu_Config_ultrasonic);
    3088:	ce 01       	movw	r24, r28
    308a:	01 96       	adiw	r24, 0x01	; 1
    308c:	0e 94 ae 15 	call	0x2b5c	; 0x2b5c <TIMER1_ICU_Enable>
	GPIO_setupPinDirection(TRIG_PORT_ID, TRIG_PIN_ID, PIN_OUTPUT);
    3090:	81 e0       	ldi	r24, 0x01	; 1
    3092:	65 e0       	ldi	r22, 0x05	; 5
    3094:	41 e0       	ldi	r20, 0x01	; 1
    3096:	0e 94 33 07 	call	0xe66	; 0xe66 <GPIO_setupPinDirection>
	GPIO_writePin(TRIG_PORT_ID, TRIG_PIN_ID,LOGIC_LOW);
    309a:	81 e0       	ldi	r24, 0x01	; 1
    309c:	65 e0       	ldi	r22, 0x05	; 5
    309e:	40 e0       	ldi	r20, 0x00	; 0
    30a0:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>

}
    30a4:	28 96       	adiw	r28, 0x08	; 8
    30a6:	0f b6       	in	r0, 0x3f	; 63
    30a8:	f8 94       	cli
    30aa:	de bf       	out	0x3e, r29	; 62
    30ac:	0f be       	out	0x3f, r0	; 63
    30ae:	cd bf       	out	0x3d, r28	; 61
    30b0:	cf 91       	pop	r28
    30b2:	df 91       	pop	r29
    30b4:	08 95       	ret

000030b6 <Ultrasonic_Trigger>:
void Ultrasonic_Trigger(void)
{
    30b6:	df 93       	push	r29
    30b8:	cf 93       	push	r28
    30ba:	cd b7       	in	r28, 0x3d	; 61
    30bc:	de b7       	in	r29, 0x3e	; 62
    30be:	68 97       	sbiw	r28, 0x18	; 24
    30c0:	0f b6       	in	r0, 0x3f	; 63
    30c2:	f8 94       	cli
    30c4:	de bf       	out	0x3e, r29	; 62
    30c6:	0f be       	out	0x3f, r0	; 63
    30c8:	cd bf       	out	0x3d, r28	; 61
	GPIO_writePin(TRIG_PORT_ID, TRIG_PIN_ID,LOGIC_HIGH);
    30ca:	81 e0       	ldi	r24, 0x01	; 1
    30cc:	65 e0       	ldi	r22, 0x05	; 5
    30ce:	41 e0       	ldi	r20, 0x01	; 1
    30d0:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
    30d4:	80 e0       	ldi	r24, 0x00	; 0
    30d6:	90 e0       	ldi	r25, 0x00	; 0
    30d8:	a0 e2       	ldi	r26, 0x20	; 32
    30da:	b1 e4       	ldi	r27, 0x41	; 65
    30dc:	8d 8b       	std	Y+21, r24	; 0x15
    30de:	9e 8b       	std	Y+22, r25	; 0x16
    30e0:	af 8b       	std	Y+23, r26	; 0x17
    30e2:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    30e4:	6d 89       	ldd	r22, Y+21	; 0x15
    30e6:	7e 89       	ldd	r23, Y+22	; 0x16
    30e8:	8f 89       	ldd	r24, Y+23	; 0x17
    30ea:	98 8d       	ldd	r25, Y+24	; 0x18
    30ec:	2b ea       	ldi	r18, 0xAB	; 171
    30ee:	3a ea       	ldi	r19, 0xAA	; 170
    30f0:	4a e2       	ldi	r20, 0x2A	; 42
    30f2:	50 e4       	ldi	r21, 0x40	; 64
    30f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30f8:	dc 01       	movw	r26, r24
    30fa:	cb 01       	movw	r24, r22
    30fc:	89 8b       	std	Y+17, r24	; 0x11
    30fe:	9a 8b       	std	Y+18, r25	; 0x12
    3100:	ab 8b       	std	Y+19, r26	; 0x13
    3102:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3104:	69 89       	ldd	r22, Y+17	; 0x11
    3106:	7a 89       	ldd	r23, Y+18	; 0x12
    3108:	8b 89       	ldd	r24, Y+19	; 0x13
    310a:	9c 89       	ldd	r25, Y+20	; 0x14
    310c:	20 e0       	ldi	r18, 0x00	; 0
    310e:	30 e0       	ldi	r19, 0x00	; 0
    3110:	40 e8       	ldi	r20, 0x80	; 128
    3112:	5f e3       	ldi	r21, 0x3F	; 63
    3114:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3118:	88 23       	and	r24, r24
    311a:	1c f4       	brge	.+6      	; 0x3122 <Ultrasonic_Trigger+0x6c>
		__ticks = 1;
    311c:	81 e0       	ldi	r24, 0x01	; 1
    311e:	88 8b       	std	Y+16, r24	; 0x10
    3120:	91 c0       	rjmp	.+290    	; 0x3244 <Ultrasonic_Trigger+0x18e>
	else if (__tmp > 255)
    3122:	69 89       	ldd	r22, Y+17	; 0x11
    3124:	7a 89       	ldd	r23, Y+18	; 0x12
    3126:	8b 89       	ldd	r24, Y+19	; 0x13
    3128:	9c 89       	ldd	r25, Y+20	; 0x14
    312a:	20 e0       	ldi	r18, 0x00	; 0
    312c:	30 e0       	ldi	r19, 0x00	; 0
    312e:	4f e7       	ldi	r20, 0x7F	; 127
    3130:	53 e4       	ldi	r21, 0x43	; 67
    3132:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3136:	18 16       	cp	r1, r24
    3138:	0c f0       	brlt	.+2      	; 0x313c <Ultrasonic_Trigger+0x86>
    313a:	7b c0       	rjmp	.+246    	; 0x3232 <Ultrasonic_Trigger+0x17c>
	{
		_delay_ms(__us / 1000.0);
    313c:	6d 89       	ldd	r22, Y+21	; 0x15
    313e:	7e 89       	ldd	r23, Y+22	; 0x16
    3140:	8f 89       	ldd	r24, Y+23	; 0x17
    3142:	98 8d       	ldd	r25, Y+24	; 0x18
    3144:	20 e0       	ldi	r18, 0x00	; 0
    3146:	30 e0       	ldi	r19, 0x00	; 0
    3148:	4a e7       	ldi	r20, 0x7A	; 122
    314a:	54 e4       	ldi	r21, 0x44	; 68
    314c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3150:	dc 01       	movw	r26, r24
    3152:	cb 01       	movw	r24, r22
    3154:	8c 87       	std	Y+12, r24	; 0x0c
    3156:	9d 87       	std	Y+13, r25	; 0x0d
    3158:	ae 87       	std	Y+14, r26	; 0x0e
    315a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    315c:	6c 85       	ldd	r22, Y+12	; 0x0c
    315e:	7d 85       	ldd	r23, Y+13	; 0x0d
    3160:	8e 85       	ldd	r24, Y+14	; 0x0e
    3162:	9f 85       	ldd	r25, Y+15	; 0x0f
    3164:	20 e0       	ldi	r18, 0x00	; 0
    3166:	30 e0       	ldi	r19, 0x00	; 0
    3168:	4a ef       	ldi	r20, 0xFA	; 250
    316a:	54 e4       	ldi	r21, 0x44	; 68
    316c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3170:	dc 01       	movw	r26, r24
    3172:	cb 01       	movw	r24, r22
    3174:	88 87       	std	Y+8, r24	; 0x08
    3176:	99 87       	std	Y+9, r25	; 0x09
    3178:	aa 87       	std	Y+10, r26	; 0x0a
    317a:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    317c:	68 85       	ldd	r22, Y+8	; 0x08
    317e:	79 85       	ldd	r23, Y+9	; 0x09
    3180:	8a 85       	ldd	r24, Y+10	; 0x0a
    3182:	9b 85       	ldd	r25, Y+11	; 0x0b
    3184:	20 e0       	ldi	r18, 0x00	; 0
    3186:	30 e0       	ldi	r19, 0x00	; 0
    3188:	40 e8       	ldi	r20, 0x80	; 128
    318a:	5f e3       	ldi	r21, 0x3F	; 63
    318c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3190:	88 23       	and	r24, r24
    3192:	2c f4       	brge	.+10     	; 0x319e <Ultrasonic_Trigger+0xe8>
		__ticks = 1;
    3194:	81 e0       	ldi	r24, 0x01	; 1
    3196:	90 e0       	ldi	r25, 0x00	; 0
    3198:	9f 83       	std	Y+7, r25	; 0x07
    319a:	8e 83       	std	Y+6, r24	; 0x06
    319c:	3f c0       	rjmp	.+126    	; 0x321c <Ultrasonic_Trigger+0x166>
	else if (__tmp > 65535)
    319e:	68 85       	ldd	r22, Y+8	; 0x08
    31a0:	79 85       	ldd	r23, Y+9	; 0x09
    31a2:	8a 85       	ldd	r24, Y+10	; 0x0a
    31a4:	9b 85       	ldd	r25, Y+11	; 0x0b
    31a6:	20 e0       	ldi	r18, 0x00	; 0
    31a8:	3f ef       	ldi	r19, 0xFF	; 255
    31aa:	4f e7       	ldi	r20, 0x7F	; 127
    31ac:	57 e4       	ldi	r21, 0x47	; 71
    31ae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    31b2:	18 16       	cp	r1, r24
    31b4:	4c f5       	brge	.+82     	; 0x3208 <Ultrasonic_Trigger+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31b6:	6c 85       	ldd	r22, Y+12	; 0x0c
    31b8:	7d 85       	ldd	r23, Y+13	; 0x0d
    31ba:	8e 85       	ldd	r24, Y+14	; 0x0e
    31bc:	9f 85       	ldd	r25, Y+15	; 0x0f
    31be:	20 e0       	ldi	r18, 0x00	; 0
    31c0:	30 e0       	ldi	r19, 0x00	; 0
    31c2:	40 e2       	ldi	r20, 0x20	; 32
    31c4:	51 e4       	ldi	r21, 0x41	; 65
    31c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31ca:	dc 01       	movw	r26, r24
    31cc:	cb 01       	movw	r24, r22
    31ce:	bc 01       	movw	r22, r24
    31d0:	cd 01       	movw	r24, r26
    31d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31d6:	dc 01       	movw	r26, r24
    31d8:	cb 01       	movw	r24, r22
    31da:	9f 83       	std	Y+7, r25	; 0x07
    31dc:	8e 83       	std	Y+6, r24	; 0x06
    31de:	0f c0       	rjmp	.+30     	; 0x31fe <Ultrasonic_Trigger+0x148>
    31e0:	88 ec       	ldi	r24, 0xC8	; 200
    31e2:	90 e0       	ldi	r25, 0x00	; 0
    31e4:	9d 83       	std	Y+5, r25	; 0x05
    31e6:	8c 83       	std	Y+4, r24	; 0x04
    31e8:	8c 81       	ldd	r24, Y+4	; 0x04
    31ea:	9d 81       	ldd	r25, Y+5	; 0x05
    31ec:	01 97       	sbiw	r24, 0x01	; 1
    31ee:	f1 f7       	brne	.-4      	; 0x31ec <Ultrasonic_Trigger+0x136>
    31f0:	9d 83       	std	Y+5, r25	; 0x05
    31f2:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    31f4:	8e 81       	ldd	r24, Y+6	; 0x06
    31f6:	9f 81       	ldd	r25, Y+7	; 0x07
    31f8:	01 97       	sbiw	r24, 0x01	; 1
    31fa:	9f 83       	std	Y+7, r25	; 0x07
    31fc:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31fe:	8e 81       	ldd	r24, Y+6	; 0x06
    3200:	9f 81       	ldd	r25, Y+7	; 0x07
    3202:	00 97       	sbiw	r24, 0x00	; 0
    3204:	69 f7       	brne	.-38     	; 0x31e0 <Ultrasonic_Trigger+0x12a>
    3206:	24 c0       	rjmp	.+72     	; 0x3250 <Ultrasonic_Trigger+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3208:	68 85       	ldd	r22, Y+8	; 0x08
    320a:	79 85       	ldd	r23, Y+9	; 0x09
    320c:	8a 85       	ldd	r24, Y+10	; 0x0a
    320e:	9b 85       	ldd	r25, Y+11	; 0x0b
    3210:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3214:	dc 01       	movw	r26, r24
    3216:	cb 01       	movw	r24, r22
    3218:	9f 83       	std	Y+7, r25	; 0x07
    321a:	8e 83       	std	Y+6, r24	; 0x06
    321c:	8e 81       	ldd	r24, Y+6	; 0x06
    321e:	9f 81       	ldd	r25, Y+7	; 0x07
    3220:	9b 83       	std	Y+3, r25	; 0x03
    3222:	8a 83       	std	Y+2, r24	; 0x02
    3224:	8a 81       	ldd	r24, Y+2	; 0x02
    3226:	9b 81       	ldd	r25, Y+3	; 0x03
    3228:	01 97       	sbiw	r24, 0x01	; 1
    322a:	f1 f7       	brne	.-4      	; 0x3228 <Ultrasonic_Trigger+0x172>
    322c:	9b 83       	std	Y+3, r25	; 0x03
    322e:	8a 83       	std	Y+2, r24	; 0x02
    3230:	0f c0       	rjmp	.+30     	; 0x3250 <Ultrasonic_Trigger+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3232:	69 89       	ldd	r22, Y+17	; 0x11
    3234:	7a 89       	ldd	r23, Y+18	; 0x12
    3236:	8b 89       	ldd	r24, Y+19	; 0x13
    3238:	9c 89       	ldd	r25, Y+20	; 0x14
    323a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    323e:	dc 01       	movw	r26, r24
    3240:	cb 01       	movw	r24, r22
    3242:	88 8b       	std	Y+16, r24	; 0x10
    3244:	88 89       	ldd	r24, Y+16	; 0x10
    3246:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3248:	89 81       	ldd	r24, Y+1	; 0x01
    324a:	8a 95       	dec	r24
    324c:	f1 f7       	brne	.-4      	; 0x324a <Ultrasonic_Trigger+0x194>
    324e:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(10);
	GPIO_writePin(TRIG_PORT_ID, TRIG_PIN_ID,LOGIC_LOW);
    3250:	81 e0       	ldi	r24, 0x01	; 1
    3252:	65 e0       	ldi	r22, 0x05	; 5
    3254:	40 e0       	ldi	r20, 0x00	; 0
    3256:	0e 94 1e 08 	call	0x103c	; 0x103c <GPIO_writePin>
}
    325a:	68 96       	adiw	r28, 0x18	; 24
    325c:	0f b6       	in	r0, 0x3f	; 63
    325e:	f8 94       	cli
    3260:	de bf       	out	0x3e, r29	; 62
    3262:	0f be       	out	0x3f, r0	; 63
    3264:	cd bf       	out	0x3d, r28	; 61
    3266:	cf 91       	pop	r28
    3268:	df 91       	pop	r29
    326a:	08 95       	ret

0000326c <Ultrasonic_readDistance>:
 uint16 Ultrasonic_readDistance(void)
 {
    326c:	df 93       	push	r29
    326e:	cf 93       	push	r28
    3270:	cd b7       	in	r28, 0x3d	; 61
    3272:	de b7       	in	r29, 0x3e	; 62
	 Ultrasonic_Trigger();
    3274:	0e 94 5b 18 	call	0x30b6	; 0x30b6 <Ultrasonic_Trigger>
= 0.017 x (TIMER value) cm
= (TIMER value) / 58.8 cm
Note TIMER VALUE is the pulse width time calculated by the ICU
*/

	 distance=(float)g_timeHigh/57.5;
    3278:	80 91 87 01 	lds	r24, 0x0187
    327c:	90 91 88 01 	lds	r25, 0x0188
    3280:	cc 01       	movw	r24, r24
    3282:	a0 e0       	ldi	r26, 0x00	; 0
    3284:	b0 e0       	ldi	r27, 0x00	; 0
    3286:	bc 01       	movw	r22, r24
    3288:	cd 01       	movw	r24, r26
    328a:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    328e:	dc 01       	movw	r26, r24
    3290:	cb 01       	movw	r24, r22
    3292:	bc 01       	movw	r22, r24
    3294:	cd 01       	movw	r24, r26
    3296:	20 e0       	ldi	r18, 0x00	; 0
    3298:	30 e0       	ldi	r19, 0x00	; 0
    329a:	46 e6       	ldi	r20, 0x66	; 102
    329c:	52 e4       	ldi	r21, 0x42	; 66
    329e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    32a2:	dc 01       	movw	r26, r24
    32a4:	cb 01       	movw	r24, r22
    32a6:	80 93 82 01 	sts	0x0182, r24
    32aa:	90 93 83 01 	sts	0x0183, r25
    32ae:	a0 93 84 01 	sts	0x0184, r26
    32b2:	b0 93 85 01 	sts	0x0185, r27
	 return distance;
    32b6:	80 91 82 01 	lds	r24, 0x0182
    32ba:	90 91 83 01 	lds	r25, 0x0183
    32be:	a0 91 84 01 	lds	r26, 0x0184
    32c2:	b0 91 85 01 	lds	r27, 0x0185
    32c6:	bc 01       	movw	r22, r24
    32c8:	cd 01       	movw	r24, r26
    32ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32ce:	dc 01       	movw	r26, r24
    32d0:	cb 01       	movw	r24, r22
 }
    32d2:	cf 91       	pop	r28
    32d4:	df 91       	pop	r29
    32d6:	08 95       	ret

000032d8 <__udivmodhi4>:
    32d8:	aa 1b       	sub	r26, r26
    32da:	bb 1b       	sub	r27, r27
    32dc:	51 e1       	ldi	r21, 0x11	; 17
    32de:	07 c0       	rjmp	.+14     	; 0x32ee <__udivmodhi4_ep>

000032e0 <__udivmodhi4_loop>:
    32e0:	aa 1f       	adc	r26, r26
    32e2:	bb 1f       	adc	r27, r27
    32e4:	a6 17       	cp	r26, r22
    32e6:	b7 07       	cpc	r27, r23
    32e8:	10 f0       	brcs	.+4      	; 0x32ee <__udivmodhi4_ep>
    32ea:	a6 1b       	sub	r26, r22
    32ec:	b7 0b       	sbc	r27, r23

000032ee <__udivmodhi4_ep>:
    32ee:	88 1f       	adc	r24, r24
    32f0:	99 1f       	adc	r25, r25
    32f2:	5a 95       	dec	r21
    32f4:	a9 f7       	brne	.-22     	; 0x32e0 <__udivmodhi4_loop>
    32f6:	80 95       	com	r24
    32f8:	90 95       	com	r25
    32fa:	bc 01       	movw	r22, r24
    32fc:	cd 01       	movw	r24, r26
    32fe:	08 95       	ret

00003300 <__prologue_saves__>:
    3300:	2f 92       	push	r2
    3302:	3f 92       	push	r3
    3304:	4f 92       	push	r4
    3306:	5f 92       	push	r5
    3308:	6f 92       	push	r6
    330a:	7f 92       	push	r7
    330c:	8f 92       	push	r8
    330e:	9f 92       	push	r9
    3310:	af 92       	push	r10
    3312:	bf 92       	push	r11
    3314:	cf 92       	push	r12
    3316:	df 92       	push	r13
    3318:	ef 92       	push	r14
    331a:	ff 92       	push	r15
    331c:	0f 93       	push	r16
    331e:	1f 93       	push	r17
    3320:	cf 93       	push	r28
    3322:	df 93       	push	r29
    3324:	cd b7       	in	r28, 0x3d	; 61
    3326:	de b7       	in	r29, 0x3e	; 62
    3328:	ca 1b       	sub	r28, r26
    332a:	db 0b       	sbc	r29, r27
    332c:	0f b6       	in	r0, 0x3f	; 63
    332e:	f8 94       	cli
    3330:	de bf       	out	0x3e, r29	; 62
    3332:	0f be       	out	0x3f, r0	; 63
    3334:	cd bf       	out	0x3d, r28	; 61
    3336:	09 94       	ijmp

00003338 <__epilogue_restores__>:
    3338:	2a 88       	ldd	r2, Y+18	; 0x12
    333a:	39 88       	ldd	r3, Y+17	; 0x11
    333c:	48 88       	ldd	r4, Y+16	; 0x10
    333e:	5f 84       	ldd	r5, Y+15	; 0x0f
    3340:	6e 84       	ldd	r6, Y+14	; 0x0e
    3342:	7d 84       	ldd	r7, Y+13	; 0x0d
    3344:	8c 84       	ldd	r8, Y+12	; 0x0c
    3346:	9b 84       	ldd	r9, Y+11	; 0x0b
    3348:	aa 84       	ldd	r10, Y+10	; 0x0a
    334a:	b9 84       	ldd	r11, Y+9	; 0x09
    334c:	c8 84       	ldd	r12, Y+8	; 0x08
    334e:	df 80       	ldd	r13, Y+7	; 0x07
    3350:	ee 80       	ldd	r14, Y+6	; 0x06
    3352:	fd 80       	ldd	r15, Y+5	; 0x05
    3354:	0c 81       	ldd	r16, Y+4	; 0x04
    3356:	1b 81       	ldd	r17, Y+3	; 0x03
    3358:	aa 81       	ldd	r26, Y+2	; 0x02
    335a:	b9 81       	ldd	r27, Y+1	; 0x01
    335c:	ce 0f       	add	r28, r30
    335e:	d1 1d       	adc	r29, r1
    3360:	0f b6       	in	r0, 0x3f	; 63
    3362:	f8 94       	cli
    3364:	de bf       	out	0x3e, r29	; 62
    3366:	0f be       	out	0x3f, r0	; 63
    3368:	cd bf       	out	0x3d, r28	; 61
    336a:	ed 01       	movw	r28, r26
    336c:	08 95       	ret

0000336e <itoa>:
    336e:	fb 01       	movw	r30, r22
    3370:	9f 01       	movw	r18, r30
    3372:	e8 94       	clt
    3374:	42 30       	cpi	r20, 0x02	; 2
    3376:	c4 f0       	brlt	.+48     	; 0x33a8 <itoa+0x3a>
    3378:	45 32       	cpi	r20, 0x25	; 37
    337a:	b4 f4       	brge	.+44     	; 0x33a8 <itoa+0x3a>
    337c:	4a 30       	cpi	r20, 0x0A	; 10
    337e:	29 f4       	brne	.+10     	; 0x338a <itoa+0x1c>
    3380:	97 fb       	bst	r25, 7
    3382:	1e f4       	brtc	.+6      	; 0x338a <itoa+0x1c>
    3384:	90 95       	com	r25
    3386:	81 95       	neg	r24
    3388:	9f 4f       	sbci	r25, 0xFF	; 255
    338a:	64 2f       	mov	r22, r20
    338c:	77 27       	eor	r23, r23
    338e:	0e 94 6c 19 	call	0x32d8	; 0x32d8 <__udivmodhi4>
    3392:	80 5d       	subi	r24, 0xD0	; 208
    3394:	8a 33       	cpi	r24, 0x3A	; 58
    3396:	0c f0       	brlt	.+2      	; 0x339a <itoa+0x2c>
    3398:	89 5d       	subi	r24, 0xD9	; 217
    339a:	81 93       	st	Z+, r24
    339c:	cb 01       	movw	r24, r22
    339e:	00 97       	sbiw	r24, 0x00	; 0
    33a0:	a1 f7       	brne	.-24     	; 0x338a <itoa+0x1c>
    33a2:	16 f4       	brtc	.+4      	; 0x33a8 <itoa+0x3a>
    33a4:	5d e2       	ldi	r21, 0x2D	; 45
    33a6:	51 93       	st	Z+, r21
    33a8:	10 82       	st	Z, r1
    33aa:	c9 01       	movw	r24, r18
    33ac:	0c 94 d8 19 	jmp	0x33b0	; 0x33b0 <strrev>

000033b0 <strrev>:
    33b0:	dc 01       	movw	r26, r24
    33b2:	fc 01       	movw	r30, r24
    33b4:	67 2f       	mov	r22, r23
    33b6:	71 91       	ld	r23, Z+
    33b8:	77 23       	and	r23, r23
    33ba:	e1 f7       	brne	.-8      	; 0x33b4 <strrev+0x4>
    33bc:	32 97       	sbiw	r30, 0x02	; 2
    33be:	04 c0       	rjmp	.+8      	; 0x33c8 <strrev+0x18>
    33c0:	7c 91       	ld	r23, X
    33c2:	6d 93       	st	X+, r22
    33c4:	70 83       	st	Z, r23
    33c6:	62 91       	ld	r22, -Z
    33c8:	ae 17       	cp	r26, r30
    33ca:	bf 07       	cpc	r27, r31
    33cc:	c8 f3       	brcs	.-14     	; 0x33c0 <strrev+0x10>
    33ce:	08 95       	ret

000033d0 <_exit>:
    33d0:	f8 94       	cli

000033d2 <__stop_program>:
    33d2:	ff cf       	rjmp	.-2      	; 0x33d2 <__stop_program>
