/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Tue May  7 13:06:43 2024 GMT

[ 18:06:44 ] Analysis has started
[ 18:06:44 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/analysis/design170_60_80_top_analyzer.cmd
[ 18:06:44 ] Duration: 269 ms. Max utilization: 59 MB
[ 18:06:44 ] Analysis has started
[ 18:06:44 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/analysis/design170_60_80_top_analyzer.cmd
[ 18:07:04 ] Duration: 20286 ms. Max utilization: 471 MB
[ 18:07:04 ] Synthesize has started
[ 18:07:04 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s design170_60_80_top.ys -l design170_60_80_top_synth.log
[ 18:58:37 ] Duration: 3092444 ms. Max utilization: 7968 MB
