<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>PowerPC 405 - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="powerpc-405"><a class="header" href="#powerpc-405">PowerPC 405</a></h1>
<p>TODO: reverse, document</p>
<h2 id="tile-ppc_w"><a class="header" href="#tile-ppc_w">Tile PPC_W</a></h2>
<p>Cells: 48</p>
<h3 id="bels-ppc405"><a class="header" href="#bels-ppc405">Bels PPC405</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_W bel PPC405 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PPC405</th></tr>

</thead>

<tbody>
<tr><td>CPMC405CLOCK</td><td>in</td><td>CELL_E[9].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CPMC405CORECLKINACTIVE</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>CPMC405CPUCLKEN</td><td>in</td><td>~CELL_E[1].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>CPMC405JTAGCLKEN</td><td>in</td><td>~CELL_E[3].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>CPMC405TIMERCLKEN</td><td>in</td><td>~CELL_E[2].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>CPMC405TIMERTICK</td><td>in</td><td>CELL_E[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>RSTC405RESETCHIP</td><td>in</td><td>CELL_E[11].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>RSTC405RESETCORE</td><td>in</td><td>CELL_E[12].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>RSTC405RESETSYS</td><td>in</td><td>CELL_E[13].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>MCBCPUCLKEN</td><td>in</td><td>~CELL_E[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>MCBJTAGEN</td><td>in</td><td>~CELL_E[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>MCBTIMEREN</td><td>in</td><td>~CELL_E[6].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>MCPPCRST</td><td>in</td><td>~CELL_E[14].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>PLBCLK</td><td>in</td><td>CELL_E[0].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>PLBC405DCUADDRACK</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCUBUSY</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCUERR</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDACK</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[63]</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[62]</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[61]</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[60]</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[59]</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[58]</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[57]</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[56]</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[55]</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[54]</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[53]</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[52]</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[51]</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[50]</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[49]</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[48]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[47]</td><td>in</td><td>CELL_E[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[46]</td><td>in</td><td>CELL_E[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[45]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[44]</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[43]</td><td>in</td><td>CELL_E[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[42]</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[41]</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[40]</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[39]</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[38]</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[37]</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[36]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[35]</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[34]</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[33]</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[32]</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[31]</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[30]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[29]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[28]</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[27]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[26]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[25]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[24]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[23]</td><td>in</td><td>CELL_E[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[22]</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[21]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[20]</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[19]</td><td>in</td><td>CELL_E[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[18]</td><td>in</td><td>CELL_E[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[17]</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[16]</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[15]</td><td>in</td><td>CELL_E[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[14]</td><td>in</td><td>CELL_E[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[13]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[12]</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[11]</td><td>in</td><td>CELL_E[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[10]</td><td>in</td><td>CELL_E[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[9]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[8]</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[7]</td><td>in</td><td>CELL_E[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[6]</td><td>in</td><td>CELL_E[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[5]</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[4]</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[3]</td><td>in</td><td>CELL_E[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[2]</td><td>in</td><td>CELL_E[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[1]</td><td>in</td><td>CELL_E[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[0]</td><td>in</td><td>CELL_E[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDWDADDR[3]</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR[2]</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR[1]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCUSSIZE1</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCUWRDACK</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUADDRACK</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUBUSY</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICUERR</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDACK</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDBUS[63]</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[62]</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[61]</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[60]</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[59]</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[58]</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[57]</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[56]</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[55]</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[54]</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[53]</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[52]</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[51]</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[50]</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[49]</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[48]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[47]</td><td>in</td><td>CELL_E[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[46]</td><td>in</td><td>CELL_E[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[45]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[44]</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[43]</td><td>in</td><td>CELL_E[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[42]</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[41]</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[40]</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[39]</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[38]</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[37]</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[36]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[35]</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[34]</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[33]</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[32]</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[31]</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[30]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[29]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[28]</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[27]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[26]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[25]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[24]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[23]</td><td>in</td><td>CELL_E[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[22]</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[21]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[20]</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[19]</td><td>in</td><td>CELL_E[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[18]</td><td>in</td><td>CELL_E[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[17]</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[16]</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[15]</td><td>in</td><td>CELL_E[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[14]</td><td>in</td><td>CELL_E[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[13]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[12]</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[11]</td><td>in</td><td>CELL_E[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[10]</td><td>in</td><td>CELL_E[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[9]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[8]</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[7]</td><td>in</td><td>CELL_E[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[6]</td><td>in</td><td>CELL_E[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[5]</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[4]</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[3]</td><td>in</td><td>CELL_E[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[2]</td><td>in</td><td>CELL_E[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[1]</td><td>in</td><td>CELL_E[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[0]</td><td>in</td><td>CELL_E[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDWDADDR[3]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR[2]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR[1]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUSSIZE1</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>DCRC405ACK</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[31]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[30]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[29]</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[28]</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[27]</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[26]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[25]</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[24]</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[23]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[22]</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[21]</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[20]</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[19]</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[18]</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[17]</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[16]</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[15]</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[14]</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[13]</td><td>in</td><td>CELL_W[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[12]</td><td>in</td><td>CELL_W[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[11]</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[10]</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[9]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[8]</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[7]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[6]</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[5]</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[4]</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[3]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[2]</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[1]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[0]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>EICC405CRITINPUTIRQ</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>EICC405EXTINPUTIRQ</td><td>in</td><td>CELL_E[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405DEBUGHALT</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405EXTBUSHOLDACK</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405UNCONDDEBUGEVENT</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>JTGC405BNDSCANTDO</td><td>in</td><td>CELL_N[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TCK</td><td>in</td><td>CELL_N[1].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>JTGC405TDI</td><td>in</td><td>CELL_N[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TMS</td><td>in</td><td>CELL_N[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>JTGC405TRSTNEG</td><td>in</td><td>CELL_E[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>TRCC405TRACEDISABLE</td><td>in</td><td>CELL_N[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TRCC405TRIGGEREVENTIN</td><td>in</td><td>CELL_N[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMCLK</td><td>in</td><td>CELL_N[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>BRAMDSOCMRDDACK</td><td>in</td><td>CELL_N[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[31]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[30]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[29]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[28]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[27]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[26]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[25]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[24]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[23]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[22]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[21]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[20]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[19]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[18]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[17]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[16]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[15]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[14]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[13]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[12]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[11]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[10]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[9]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[8]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[7]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[6]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[5]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[4]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[3]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[2]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[1]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[0]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[7]</td><td>in</td><td>CELL_N[4].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[6]</td><td>in</td><td>~CELL_N[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR[5]</td><td>in</td><td>~CELL_N[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[4]</td><td>in</td><td>CELL_N[3].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR[3]</td><td>in</td><td>CELL_N[3].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[2]</td><td>in</td><td>~CELL_N[3].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR[1]</td><td>in</td><td>~CELL_N[3].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[0]</td><td>in</td><td>~CELL_N[2].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[7]</td><td>in</td><td>CELL_N[6].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[6]</td><td>in</td><td>CELL_N[6].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[5]</td><td>in</td><td>~CELL_N[6].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[4]</td><td>in</td><td>~CELL_N[6].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[3]</td><td>in</td><td>CELL_N[5].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[2]</td><td>in</td><td>CELL_N[5].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[1]</td><td>in</td><td>~CELL_N[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[0]</td><td>in</td><td>~CELL_N[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[7]</td><td>in</td><td>CELL_N[4].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[6]</td><td>in</td><td>CELL_N[2].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[5]</td><td>in</td><td>CELL_N[2].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[4]</td><td>in</td><td>~CELL_N[2].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[3]</td><td>in</td><td>CELL_N[1].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[2]</td><td>in</td><td>CELL_N[1].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[1]</td><td>in</td><td>~CELL_N[1].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[0]</td><td>in</td><td>~CELL_N[1].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>BRAMISOCMCLK</td><td>in</td><td>CELL_S[4].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>BRAMISOCMRDDACK</td><td>in</td><td>CELL_S[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[63]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[62]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[61]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[60]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[59]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[58]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[57]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[56]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[55]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[54]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[53]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[52]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[51]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[50]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[49]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[48]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[47]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[46]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[45]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[44]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[43]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[42]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[41]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[40]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[39]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[38]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[37]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[36]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[35]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[34]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[33]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[32]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[31]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[30]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[29]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[28]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[27]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[26]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[25]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[24]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[23]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[22]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[21]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[20]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[19]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[18]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[17]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[16]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[15]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[14]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[13]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[12]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[11]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[10]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[9]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[8]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[7]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[6]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[5]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[4]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[3]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[2]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[1]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[0]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[7]</td><td>in</td><td>CELL_S[3].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[6]</td><td>in</td><td>CELL_S[3].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[5]</td><td>in</td><td>~CELL_S[3].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[4]</td><td>in</td><td>~CELL_S[3].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[3]</td><td>in</td><td>CELL_S[2].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[2]</td><td>in</td><td>CELL_S[2].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[1]</td><td>in</td><td>~CELL_S[2].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[0]</td><td>in</td><td>~CELL_S[2].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[7]</td><td>in</td><td>CELL_S[5].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[6]</td><td>in</td><td>CELL_S[5].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[5]</td><td>in</td><td>~CELL_S[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[4]</td><td>in</td><td>~CELL_S[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[3]</td><td>in</td><td>CELL_S[4].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[2]</td><td>in</td><td>CELL_S[4].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[1]</td><td>in</td><td>~CELL_S[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[0]</td><td>in</td><td>~CELL_S[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>ISCNTLVALUE[7]</td><td>in</td><td>CELL_S[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[6]</td><td>in</td><td>CELL_S[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[5]</td><td>in</td><td>CELL_S[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[4]</td><td>in</td><td>CELL_S[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[3]</td><td>in</td><td>CELL_S[3].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>ISCNTLVALUE[2]</td><td>in</td><td>CELL_S[3].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>ISCNTLVALUE[1]</td><td>in</td><td>CELL_S[2].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>ISCNTLVALUE[0]</td><td>in</td><td>CELL_S[2].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>APUC405DCDAPUOP</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDCREN</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEALGN</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEBESTEERING</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDFPUOP</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDGPRWRITE</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTBYTE</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTDW</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTHW</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTQW</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTWD</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLOAD</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDPRIVOP</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDRAEN</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDRBEN</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDSTORE</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPBE</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPLE</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDUPDATE</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDVALIDOP</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDXERCAEN</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDXEROVEN</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXCEPTION</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXEBLOCKINGMCO</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXEBUSY</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR[3]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECR[2]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR[1]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXECR[0]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD[2]</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD[1]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD[0]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXELDDEPEND</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXENONBLOCKINGMCO</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[31]</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[30]</td><td>in</td><td>CELL_W[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[29]</td><td>in</td><td>CELL_W[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[28]</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[27]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[26]</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[25]</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[24]</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[23]</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[22]</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[21]</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[20]</td><td>in</td><td>CELL_W[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[19]</td><td>in</td><td>CELL_W[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[18]</td><td>in</td><td>CELL_W[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[17]</td><td>in</td><td>CELL_W[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[16]</td><td>in</td><td>CELL_W[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[15]</td><td>in</td><td>CELL_W[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[14]</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[13]</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[12]</td><td>in</td><td>CELL_W[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[11]</td><td>in</td><td>CELL_W[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[10]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[9]</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[8]</td><td>in</td><td>CELL_W[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[7]</td><td>in</td><td>CELL_W[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[6]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[5]</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[4]</td><td>in</td><td>CELL_W[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[3]</td><td>in</td><td>CELL_W[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[2]</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[1]</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[0]</td><td>in</td><td>CELL_W[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXEXERCA</td><td>in</td><td>CELL_W[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXEXEROV</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405FPUEXCEPTION</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405LWBLDDEPEND</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405SLEEPREQ</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405WBLDDEPEND</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>LSSDC405ACLK</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[5]</td></tr>

<tr><td>LSSDC405ARRAYCCLKNEG</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405BCLK</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405BISTCCLK</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405CNTLPOINT</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANGATE</td><td>in</td><td>CELL_S[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[9]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[6]</td></tr>

<tr><td>LSSDC405SCANIN[8]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[6]</td></tr>

<tr><td>LSSDC405SCANIN[7]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[6]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[5]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[4]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[3]</td><td>in</td><td>CELL_S[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[2]</td><td>in</td><td>CELL_S[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[1]</td><td>in</td><td>CELL_S[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[0]</td><td>in</td><td>CELL_S[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>LSSDC405TESTEVS</td><td>in</td><td>CELL_S[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405TESTM1</td><td>in</td><td>CELL_S[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>LSSDC405TESTM3</td><td>in</td><td>CELL_S[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>TESTSELI</td><td>in</td><td>~CELL_W[8].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405APUDIVEN</td><td>in</td><td>~CELL_W[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405APUPRESENT</td><td>in</td><td>~CELL_W[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405DETERMINISTICMULT</td><td>in</td><td>~CELL_E[0].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405DISOPERANDFWD</td><td>in</td><td>~CELL_E[1].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405MMUEN</td><td>in</td><td>~CELL_E[1].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[31]</td><td>in</td><td>CELL_E[0].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[30]</td><td>in</td><td>~CELL_E[0].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[29]</td><td>in</td><td>CELL_E[1].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[28]</td><td>in</td><td>CELL_E[2].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[27]</td><td>in</td><td>~CELL_E[2].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[26]</td><td>in</td><td>~CELL_E[2].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[25]</td><td>in</td><td>CELL_E[3].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[24]</td><td>in</td><td>~CELL_E[3].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[23]</td><td>in</td><td>~CELL_E[3].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[22]</td><td>in</td><td>CELL_E[4].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[21]</td><td>in</td><td>CELL_E[4].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[20]</td><td>in</td><td>~CELL_E[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[19]</td><td>in</td><td>CELL_E[5].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[18]</td><td>in</td><td>~CELL_E[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[17]</td><td>in</td><td>CELL_E[10].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[16]</td><td>in</td><td>~CELL_E[10].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[15]</td><td>in</td><td>~CELL_E[10].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[14]</td><td>in</td><td>CELL_E[11].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[13]</td><td>in</td><td>~CELL_E[11].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[12]</td><td>in</td><td>~CELL_E[11].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[11]</td><td>in</td><td>CELL_E[12].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[10]</td><td>in</td><td>~CELL_E[12].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[9]</td><td>in</td><td>~CELL_E[12].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[8]</td><td>in</td><td>CELL_E[13].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[7]</td><td>in</td><td>~CELL_E[13].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[6]</td><td>in</td><td>~CELL_E[13].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[5]</td><td>in</td><td>CELL_E[14].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[4]</td><td>in</td><td>CELL_E[14].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[3]</td><td>in</td><td>~CELL_E[14].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[2]</td><td>in</td><td>CELL_E[15].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[1]</td><td>in</td><td>~CELL_E[15].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[0]</td><td>in</td><td>~CELL_E[15].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIERAMTAP1</td><td>in</td><td>~CELL_W[6].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIERAMTAP2</td><td>in</td><td>~CELL_W[6].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIETAGTAP1</td><td>in</td><td>~CELL_W[7].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIETAGTAP2</td><td>in</td><td>~CELL_W[7].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEUTLBTAP1</td><td>in</td><td>~CELL_W[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEUTLBTAP2</td><td>in</td><td>~CELL_W[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TSTC405DCRABUSI[9]</td><td>in</td><td>CELL_W[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRABUSI[8]</td><td>in</td><td>CELL_W[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRABUSI[7]</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[6]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[5]</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[4]</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[3]</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[2]</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[1]</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[0]</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[31]</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[30]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[29]</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[28]</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[27]</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[26]</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[25]</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[24]</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[23]</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[22]</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[21]</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[20]</td><td>in</td><td>CELL_W[15].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[19]</td><td>in</td><td>CELL_W[15].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[18]</td><td>in</td><td>CELL_W[14].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[17]</td><td>in</td><td>CELL_W[14].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[16]</td><td>in</td><td>CELL_W[13].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[15]</td><td>in</td><td>CELL_W[13].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[14]</td><td>in</td><td>CELL_W[12].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[13]</td><td>in</td><td>CELL_W[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[12]</td><td>in</td><td>CELL_W[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[11]</td><td>in</td><td>CELL_W[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[10]</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[9]</td><td>in</td><td>CELL_W[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[8]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[7]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[6]</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[5]</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[4]</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[3]</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[2]</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[1]</td><td>in</td><td>CELL_W[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[0]</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRREADI</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRWRITEI</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTCLKINACTI</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTCPUCLKENI</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTCPUCLKI</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRACKI</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[31]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[30]</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[29]</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[28]</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[27]</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[26]</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[25]</td><td>in</td><td>CELL_W[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[24]</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[23]</td><td>in</td><td>CELL_W[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[22]</td><td>in</td><td>CELL_W[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[21]</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[20]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[19]</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[18]</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[17]</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[16]</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[15]</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[14]</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[13]</td><td>in</td><td>CELL_W[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[12]</td><td>in</td><td>CELL_W[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[11]</td><td>in</td><td>CELL_W[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[10]</td><td>in</td><td>CELL_W[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[9]</td><td>in</td><td>CELL_W[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[8]</td><td>in</td><td>CELL_W[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[7]</td><td>in</td><td>CELL_W[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[6]</td><td>in</td><td>CELL_W[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[5]</td><td>in</td><td>CELL_W[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[4]</td><td>in</td><td>CELL_W[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[3]</td><td>in</td><td>CELL_W[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[2]</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[1]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[0]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDSOCMABORTOPI</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABORTREQI</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[29]</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[28]</td><td>in</td><td>CELL_W[10].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[27]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[26]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[25]</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[24]</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[23]</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[22]</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[21]</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[20]</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[19]</td><td>in</td><td>CELL_W[5].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[18]</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[17]</td><td>in</td><td>CELL_W[4].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[16]</td><td>in</td><td>CELL_W[4].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[15]</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[14]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[13]</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[12]</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[11]</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[10]</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[9]</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[8]</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[7]</td><td>in</td><td>CELL_W[15].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[6]</td><td>in</td><td>CELL_W[15].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[5]</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[4]</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[3]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[2]</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[1]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[0]</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[3]</td><td>in</td><td>CELL_W[12].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[2]</td><td>in</td><td>CELL_W[12].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[1]</td><td>in</td><td>CELL_W[11].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[0]</td><td>in</td><td>CELL_W[11].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMCOMPLETEI</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMDBUSI[7]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[6]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[5]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[4]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[3]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[2]</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[1]</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[0]</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDCRACKI</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMHOLDI</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMLOADREQI</td><td>in</td><td>CELL_W[13].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMSTOREREQI</td><td>in</td><td>CELL_W[13].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWAITI</td><td>in</td><td>CELL_W[14].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[31]</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[30]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[29]</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[28]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[27]</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[26]</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[25]</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[24]</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[23]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[22]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[21]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[20]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[19]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[18]</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[17]</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[16]</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[15]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[14]</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[13]</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[12]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[11]</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[10]</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[9]</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[8]</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[7]</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[6]</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[5]</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[4]</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[3]</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[2]</td><td>in</td><td>CELL_W[15].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[1]</td><td>in</td><td>CELL_W[15].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[0]</td><td>in</td><td>CELL_W[14].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDI</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMABORTI</td><td>in</td><td>CELL_E[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[29]</td><td>in</td><td>CELL_E[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[28]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[27]</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[26]</td><td>in</td><td>CELL_E[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[25]</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[24]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[23]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[22]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[21]</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[20]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[19]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[18]</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[17]</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[16]</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[15]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMABUSI[14]</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[13]</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[12]</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[11]</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[10]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[9]</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[8]</td><td>in</td><td>CELL_E[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[7]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[6]</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[5]</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[4]</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[3]</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[2]</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[1]</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[0]</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMHOLDI</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMICUREADYI</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[63]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[62]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[61]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[60]</td><td>in</td><td>CELL_S[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[59]</td><td>in</td><td>CELL_S[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[58]</td><td>in</td><td>CELL_S[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[57]</td><td>in</td><td>CELL_S[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[56]</td><td>in</td><td>CELL_S[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[55]</td><td>in</td><td>CELL_S[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[54]</td><td>in</td><td>CELL_S[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[53]</td><td>in</td><td>CELL_S[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[52]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[51]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[50]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[49]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[48]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[47]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[46]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[45]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[44]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[43]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[42]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[41]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[40]</td><td>in</td><td>CELL_S[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[39]</td><td>in</td><td>CELL_S[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[38]</td><td>in</td><td>CELL_S[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[37]</td><td>in</td><td>CELL_S[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[36]</td><td>in</td><td>CELL_S[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[35]</td><td>in</td><td>CELL_S[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[34]</td><td>in</td><td>CELL_S[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[33]</td><td>in</td><td>CELL_S[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[32]</td><td>in</td><td>CELL_S[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[31]</td><td>in</td><td>CELL_S[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[30]</td><td>in</td><td>CELL_S[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[29]</td><td>in</td><td>CELL_S[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[28]</td><td>in</td><td>CELL_S[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[27]</td><td>in</td><td>CELL_S[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[26]</td><td>in</td><td>CELL_S[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[25]</td><td>in</td><td>CELL_S[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[24]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[23]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[22]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[21]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[20]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[19]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[18]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[17]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[16]</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[15]</td><td>in</td><td>CELL_E[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[14]</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[13]</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[12]</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[11]</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[10]</td><td>in</td><td>CELL_E[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[9]</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[8]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[7]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[6]</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[5]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[4]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[3]</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[2]</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[1]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[0]</td><td>in</td><td>CELL_E[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDI[1]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDI[0]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTISOCMREQPENDI</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMXLATEVALIDI</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOPFWDI</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTJTAGENI</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEI</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTRDDBUSI[31]</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[30]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[29]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[28]</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[27]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[26]</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[25]</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[24]</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[23]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[22]</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[21]</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[20]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[19]</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[18]</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[17]</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[16]</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[15]</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[14]</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[13]</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[12]</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[11]</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[10]</td><td>in</td><td>CELL_W[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[9]</td><td>in</td><td>CELL_W[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[8]</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[7]</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[6]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[5]</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[4]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[3]</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[2]</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[1]</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[0]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRESETCHIPI</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRESETCOREI</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRESETSYSI</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTTIMERENI</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTTRSTNEGI</td><td>in</td><td>CELL_N[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>C405CPMCORESLEEPREQ</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405CPMMSRCE</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405CPMMSREE</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405CPMTIMERIRQ</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405CPMTIMERRESETREQ</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405RSTCHIPRESETREQ</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405RSTCORERESETREQ</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405RSTSYSRESETREQ</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABORT</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[31]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[30]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[29]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[28]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[27]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[26]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[25]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[24]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[23]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[22]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[21]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[20]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[19]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[18]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[17]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[16]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[15]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[14]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[13]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[12]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[11]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[10]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[9]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[8]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[7]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[6]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[5]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[4]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[3]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[2]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[1]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[0]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUBE[7]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUBE[6]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUBE[5]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUBE[4]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUBE[3]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUBE[2]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUBE[1]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUBE[0]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUCACHEABLE</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUGUARDED</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUPRIORITY[1]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUPRIORITY[0]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUREQUEST</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCURNW</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBDCUSIZE2</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUU0ATTR</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUWRDBUS[63]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[62]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[61]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[60]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[59]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[58]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[57]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[56]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[55]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[54]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[53]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[52]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[51]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[50]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[49]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[48]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[47]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[46]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[45]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[44]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[43]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[42]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[41]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[40]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[39]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[38]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[37]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[36]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[35]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[34]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[33]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[32]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[31]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[30]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[29]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[28]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[27]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[26]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[25]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[24]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[23]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[22]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[21]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[20]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[19]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[18]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[17]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[16]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[15]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[14]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[13]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[12]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[11]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[10]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[9]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[8]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[7]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[6]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[5]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[4]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[3]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[2]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[1]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[0]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRITETHRU</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBICUABORT</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[29]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[28]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[27]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[26]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[25]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[24]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[23]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[22]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[21]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[20]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[19]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[18]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[17]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[16]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[15]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[14]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[13]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[12]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[11]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[10]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[9]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[8]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[7]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[6]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[5]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[4]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[3]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[2]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[1]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[0]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUCACHEABLE</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUPRIORITY[1]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUPRIORITY[0]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUREQUEST</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUSIZE[3]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUSIZE[2]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUU0ATTR</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRABUS[9]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[8]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[7]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[6]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[5]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[4]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[3]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[2]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[1]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[0]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRDBUSOUT[31]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[30]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[29]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[28]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[27]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[26]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[25]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[24]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[23]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[22]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[21]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[20]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[19]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[18]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[17]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[16]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[15]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[14]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[13]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[12]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[11]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[10]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[9]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[8]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[7]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[6]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[5]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[4]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRDBUSOUT[3]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRDBUSOUT[2]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRDBUSOUT[1]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRDBUSOUT[0]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRREAD</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRWRITE</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGLOADDATAONAPUDBUS</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGMSRWE</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405DBGSTOPACK</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGWBCOMPLETE</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBFULL</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[29]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[28]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[27]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[26]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[25]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[24]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[23]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[22]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[21]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[20]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[19]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGWBIAR[18]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[17]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[16]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[15]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[14]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[13]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[12]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGWBIAR[11]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405DBGWBIAR[10]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[9]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[8]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[7]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[6]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[5]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[4]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[3]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[2]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[1]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[0]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405JTGCAPTUREDR</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405JTGEXTEST</td><td>out</td><td>CELL_N[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405JTGPGMOUT</td><td>out</td><td>CELL_N[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405JTGSHIFTDR</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405JTGTDO</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405JTGTDOEN</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405JTGUPDATEDR</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405TRCCYCLE</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS[1]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS[0]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS[1]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS[0]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405TRCTRACESTATUS[3]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405TRCTRACESTATUS[2]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405TRCTRACESTATUS[1]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405TRCTRACESTATUS[0]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405TRCTRIGGEREVENTOUT</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[10]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[9]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[8]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[7]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[6]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[5]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[4]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[3]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[2]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[1]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[0]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405XXXMACHINECHECK</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMABUS[29]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>DSOCMBRAMABUS[28]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>DSOCMBRAMABUS[27]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_BEL[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td></tr>

<tr><td>DSOCMBRAMABUS[26]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_BEL[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td></tr>

<tr><td>DSOCMBRAMABUS[25]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_BEL[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td></tr>

<tr><td>DSOCMBRAMABUS[24]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_BEL[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td></tr>

<tr><td>DSOCMBRAMABUS[23]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_BEL[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td></tr>

<tr><td>DSOCMBRAMABUS[22]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_BEL[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td></tr>

<tr><td>DSOCMBRAMABUS[21]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_BEL[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td></tr>

<tr><td>DSOCMBRAMABUS[20]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_BEL[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td></tr>

<tr><td>DSOCMBRAMABUS[19]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_BEL[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td></tr>

<tr><td>DSOCMBRAMABUS[18]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_BEL[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td></tr>

<tr><td>DSOCMBRAMABUS[17]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td></tr>

<tr><td>DSOCMBRAMABUS[16]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td></tr>

<tr><td>DSOCMBRAMABUS[15]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMABUS[14]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMABUS[13]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMABUS[12]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMABUS[11]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMABUS[10]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMABUS[9]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMABUS[8]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[3]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[2]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[1]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[0]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMEN</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[31]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[30]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[29]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[28]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[27]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[26]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[25]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[24]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[23]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[22]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[21]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[20]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[19]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[18]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[17]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[16]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[15]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[14]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[13]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[12]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[11]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[10]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[9]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[8]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[7]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[6]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[5]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[4]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[3]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[2]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[1]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[0]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBUSY</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>DSOCMRDADDRVALID</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DSOCMCACHEABLE</td><td>out</td><td>CELL_S[0].OUT_TEST[6]</td></tr>

<tr><td>C405DSOCMGUARDED</td><td>out</td><td>CELL_S[1].OUT_TEST[0]</td></tr>

<tr><td>C405DSOCMSTRINGMULTIPLE</td><td>out</td><td>CELL_S[1].OUT_TEST[2]</td></tr>

<tr><td>C405DSOCMU0ATTR</td><td>out</td><td>CELL_S[2].OUT_TEST[2]</td></tr>

<tr><td>ISOCMBRAMEN</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>ISOCMBRAMEVENWRITEEN</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>ISOCMBRAMODDWRITEEN</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS[28]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS[27]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMRDABUS[26]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS[25]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS[24]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS[23]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[22]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[21]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[20]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[19]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[18]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRB[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[17]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRB[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[16]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRB[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[15]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRB[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[14]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS[13]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS[12]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS[11]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[10]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[9]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[8]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[28]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[27]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[26]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_BEL[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[25]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_BEL[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[24]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_BEL[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[23]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_BEL[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[22]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_BEL[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[21]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_BEL[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[20]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_BEL[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[19]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[18]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRA[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[17]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRA[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[16]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[15]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[14]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRABUS[13]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRABUS[12]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRABUS[11]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[10]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[9]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[8]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[31]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[30]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[29]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[28]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[27]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[26]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[25]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[24]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[23]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[22]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[21]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[20]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[19]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[18]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[17]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[16]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[15]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[14]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[13]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[12]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[11]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[10]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[9]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[8]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[7]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[6]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[5]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[4]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[3]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[2]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[1]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[0]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMRDADDRVALID</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405ISOCMCACHEABLE</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405ISOCMCONTEXTSYNC</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>C405ISOCMU0ATTR</td><td>out</td><td>CELL_S[0].OUT_TEST[4]</td></tr>

<tr><td>C405APUDCDFULL</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDHOLD</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[31]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[30]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[29]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[28]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[27]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[26]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[25]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[24]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[23]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[22]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[21]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[20]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[19]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[18]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[17]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[16]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[15]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[14]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[13]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[12]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[11]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[10]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[9]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[8]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[7]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[6]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[5]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[4]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[3]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[2]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[1]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[0]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXEFLUSH</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXEHOLD</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[31]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXELOADDBUS[30]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXELOADDBUS[29]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXELOADDBUS[28]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXELOADDBUS[27]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[26]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[25]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[24]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[23]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[22]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[21]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[20]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[19]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[18]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[17]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[16]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[15]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[14]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[13]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[12]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[11]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[10]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[9]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[8]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[7]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[6]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[5]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[4]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[3]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[2]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[1]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[0]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDVALID</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[31]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERADATA[30]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERADATA[29]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERADATA[28]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERADATA[27]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERADATA[26]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[25]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[24]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[23]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[22]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[21]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[20]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[19]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[18]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[17]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[16]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[15]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[14]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[13]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[12]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[11]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[10]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[9]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[8]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[7]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[6]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[5]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[4]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[3]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[2]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[1]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[0]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERBDATA[31]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXERBDATA[30]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUEXERBDATA[29]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXERBDATA[28]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUEXERBDATA[27]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXERBDATA[26]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[25]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[24]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[23]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[22]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[21]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[20]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[19]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[18]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[17]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[16]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[15]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[14]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[13]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[12]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[11]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[10]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[9]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[8]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[7]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[6]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[5]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[4]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[3]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[2]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[1]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[0]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXEWDCNT[1]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXEWDCNT[0]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUMSRFE[1]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUMSRFE[0]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBBYTEEN[3]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUWBBYTEEN[2]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBBYTEEN[1]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUWBBYTEEN[0]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBENDIAN</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBFLUSH</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUWBHOLD</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUXERCA</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405LSSDDIAGABISTDONE</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>C405LSSDDIAGOUT</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>C405LSSDSCANOUT[9]</td><td>out</td><td>CELL_S[6].OUT_TEST[2]</td></tr>

<tr><td>C405LSSDSCANOUT[8]</td><td>out</td><td>CELL_S[6].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT[7]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405LSSDSCANOUT[6]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405LSSDSCANOUT[5]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405LSSDSCANOUT[4]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405LSSDSCANOUT[3]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405LSSDSCANOUT[2]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405LSSDSCANOUT[1]</td><td>out</td><td>CELL_S[2].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT[0]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTCLKINACTO</td><td>out</td><td>CELL_E[1].OUT_TEST[0]</td></tr>

<tr><td>TSTCPUCLKENO</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTCPUCLKO</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRACKO</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[31]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[30]</td><td>out</td><td>CELL_W[7].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[29]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[28]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[27]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[26]</td><td>out</td><td>CELL_W[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[25]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[24]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[23]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[22]</td><td>out</td><td>CELL_W[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[21]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[20]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[19]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[18]</td><td>out</td><td>CELL_W[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[17]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[16]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[15]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[14]</td><td>out</td><td>CELL_W[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[13]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[12]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[11]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[10]</td><td>out</td><td>CELL_W[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[9]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[8]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[7]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[6]</td><td>out</td><td>CELL_W[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[5]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[4]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[3]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[2]</td><td>out</td><td>CELL_W[0].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[1]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[0]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABORTOPO</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABORTREQO</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[29]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[28]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[27]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[26]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[25]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[24]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[23]</td><td>out</td><td>CELL_N[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO[22]</td><td>out</td><td>CELL_N[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMABUSO[21]</td><td>out</td><td>CELL_N[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO[20]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABUSO[19]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[18]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[17]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[16]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[15]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[14]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[13]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[12]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMABUSO[11]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABUSO[10]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[9]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[8]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMABUSO[7]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABUSO[6]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[5]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[4]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[3]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[2]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[1]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[0]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMBYTEENO[3]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO[2]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO[1]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO[0]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMDBUSO[7]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMDBUSO[6]</td><td>out</td><td>CELL_W[9].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO[5]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMDBUSO[4]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMDBUSO[3]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMDBUSO[2]</td><td>out</td><td>CELL_W[8].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO[1]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMDBUSO[0]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMDCRACKO</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMHOLDO</td><td>out</td><td>CELL_W[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMLOADREQO</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMSTOREREQO</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMWAITO</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[31]</td><td>out</td><td>CELL_N[3].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[30]</td><td>out</td><td>CELL_N[2].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[29]</td><td>out</td><td>CELL_N[1].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[28]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[27]</td><td>out</td><td>CELL_N[6].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[26]</td><td>out</td><td>CELL_N[6].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[25]</td><td>out</td><td>CELL_N[5].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[24]</td><td>out</td><td>CELL_N[5].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[23]</td><td>out</td><td>CELL_N[4].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[22]</td><td>out</td><td>CELL_N[4].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[21]</td><td>out</td><td>CELL_N[3].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[20]</td><td>out</td><td>CELL_N[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[19]</td><td>out</td><td>CELL_N[2].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[18]</td><td>out</td><td>CELL_N[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[17]</td><td>out</td><td>CELL_N[1].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[16]</td><td>out</td><td>CELL_N[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[15]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[14]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[13]</td><td>out</td><td>CELL_N[6].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[12]</td><td>out</td><td>CELL_N[6].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[11]</td><td>out</td><td>CELL_N[5].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[10]</td><td>out</td><td>CELL_N[5].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[9]</td><td>out</td><td>CELL_N[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[8]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[7]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[6]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[5]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[4]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[3]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[2]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[1]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[0]</td><td>out</td><td>CELL_N[6].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDO</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABORTO</td><td>out</td><td>CELL_S[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMABUSO[29]</td><td>out</td><td>CELL_S[0].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMABUSO[28]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[27]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[26]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[25]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[24]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMABUSO[23]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMABUSO[22]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMABUSO[21]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[20]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[19]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[18]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[17]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>TSTISOCMABUSO[16]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[15]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[14]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[13]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>TSTISOCMABUSO[12]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[11]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[10]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[9]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>TSTISOCMABUSO[8]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMABUSO[7]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMABUSO[6]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[5]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[4]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMABUSO[3]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[2]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[1]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[0]</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMHOLDO</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMICUREADYO</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[63]</td><td>out</td><td>CELL_E[5].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO[62]</td><td>out</td><td>CELL_E[4].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[61]</td><td>out</td><td>CELL_E[4].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO[60]</td><td>out</td><td>CELL_E[3].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[59]</td><td>out</td><td>CELL_E[3].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[58]</td><td>out</td><td>CELL_E[2].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[57]</td><td>out</td><td>CELL_E[2].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[56]</td><td>out</td><td>CELL_E[1].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[55]</td><td>out</td><td>CELL_E[1].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[54]</td><td>out</td><td>CELL_E[0].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[53]</td><td>out</td><td>CELL_E[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[52]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[51]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[50]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[49]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[48]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[47]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[46]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[45]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[44]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[43]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[42]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[41]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[40]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[39]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[38]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[37]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[36]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[35]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[34]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[33]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[32]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[31]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[30]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[29]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[28]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[27]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[26]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[25]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[24]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[23]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[22]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[21]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[20]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[19]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[18]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[17]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[16]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[15]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[14]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[13]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[12]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[11]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[10]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[9]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[8]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[7]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[6]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[5]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[4]</td><td>out</td><td>CELL_E[3].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO[3]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[2]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[1]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[0]</td><td>out</td><td>CELL_E[2].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDDVALIDO[1]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDDVALIDO[0]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMREQPENDO</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMXLATEVALIDO</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOPFWDO</td><td>out</td><td>CELL_W[5].OUT_TEST[4]</td></tr>

<tr><td>TSTJTAGENO</td><td>out</td><td>CELL_E[0].OUT_TEST[0]</td></tr>

<tr><td>TSTOCMCOMPLETEO</td><td>out</td><td>CELL_W[6].OUT_TEST[2]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEO</td><td>out</td><td>CELL_E[5].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[31]</td><td>out</td><td>CELL_W[4].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[30]</td><td>out</td><td>CELL_W[4].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[29]</td><td>out</td><td>CELL_W[3].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[28]</td><td>out</td><td>CELL_W[3].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[27]</td><td>out</td><td>CELL_W[2].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[26]</td><td>out</td><td>CELL_W[2].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[25]</td><td>out</td><td>CELL_W[1].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[24]</td><td>out</td><td>CELL_W[1].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[23]</td><td>out</td><td>CELL_W[0].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[22]</td><td>out</td><td>CELL_W[0].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[21]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[20]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[19]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[18]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTRDDBUSO[17]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[16]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[15]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[14]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTRDDBUSO[13]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[12]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[11]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[10]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTRDDBUSO[9]</td><td>out</td><td>CELL_W[12].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO[8]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[7]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[6]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[5]</td><td>out</td><td>CELL_W[11].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO[4]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[3]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[2]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[1]</td><td>out</td><td>CELL_W[10].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO[0]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRESETCHIPO</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRESETCOREO</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRESETSYSO</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTTIMERENO</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTTRSTNEGO</td><td>out</td><td>CELL_E[12].OUT_TEST[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_W[0].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDAPUOP</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[21]</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[14]</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[0]</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[8]</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDCREN</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[22]</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[15]</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[1]</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[9]</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDFORCEALGN</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[14]</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[11]</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[21]</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[3]</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDFORCEBESTEERING</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[15]</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[12]</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[22]</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[4]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDFULL</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDHOLD</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[0]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[1]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXELOADDBUS[28]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXELOADDBUS[29]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERADATA[27]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERADATA[28]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[1]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[0]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRACKO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[25]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[21]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[5]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[14]</td><td>PPC405.C405APUEXERBDATA[28]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXERBDATA[27]</td></tr>

<tr><td>CELL_W[0].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[2]</td></tr>

<tr><td>CELL_W[0].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[22]</td></tr>

<tr><td>CELL_W[0].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[23]</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDFPUOP</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[23]</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[16]</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[2]</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[10]</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDGPRWRITE</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[24]</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[17]</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[3]</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[11]</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTBYTE</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[16]</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[13]</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[23]</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[5]</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLDSTDW</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[17]</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[14]</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[24]</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[6]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[2]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[3]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[4]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[5]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXELOADDBUS[30]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXELOADDBUS[31]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERADATA[29]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERADATA[30]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[5]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[4]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[3]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[26]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[22]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[6]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[14]</td><td>PPC405.C405APUEXERBDATA[30]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXERBDATA[29]</td></tr>

<tr><td>CELL_W[1].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[6]</td></tr>

<tr><td>CELL_W[1].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[24]</td></tr>

<tr><td>CELL_W[1].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[25]</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDLDSTHW</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[25]</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[18]</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[4]</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[12]</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDLDSTQW</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[26]</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[19]</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[5]</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[13]</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTWD</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[18]</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[15]</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[25]</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[7]</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLOAD</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[19]</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[16]</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[26]</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[8]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[6]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[7]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[8]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[9]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXELOADDVALID</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[0]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERADATA[31]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[0]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[9]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[8]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[7]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[27]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[23]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[7]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[14]</td><td>PPC405.C405APUEXEWDCNT[0]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXERBDATA[31]</td></tr>

<tr><td>CELL_W[2].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[10]</td></tr>

<tr><td>CELL_W[2].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[26]</td></tr>

<tr><td>CELL_W[2].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[27]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDPRIVOP</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[27]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[20]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[6]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[14]</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDRAEN</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[28]</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[21]</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[7]</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[15]</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDRBEN</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[20]</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[17]</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[27]</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[9]</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDSTORE</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[21]</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[18]</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[28]</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[10]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[10]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[11]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[12]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[13]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[1]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[2]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[1]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[2]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[13]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[12]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[11]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[28]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[24]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[8]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[14]</td><td>PPC405.C405APUMSRFE[0]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXEWDCNT[1]</td></tr>

<tr><td>CELL_W[3].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[14]</td></tr>

<tr><td>CELL_W[3].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[28]</td></tr>

<tr><td>CELL_W[3].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[29]</td></tr>

<tr><td>CELL_W[4].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405APUDIVEN</td></tr>

<tr><td>CELL_W[4].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405APUPRESENT</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDTRAPBE</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[22]</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[19]</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[29]</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[11]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDTRAPLE</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[23]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[20]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[30]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[12]</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[29]</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[22]</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRABUSI[8]</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[16]</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[30]</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[23]</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRABUSI[9]</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[17]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[14]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[15]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[16]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[17]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[3]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[4]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[3]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[4]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[17]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[16]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[15]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[29]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[25]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[9]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBBYTEEN[0]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[15]</td><td>PPC405.C405APUMSRFE[1]</td></tr>

<tr><td>CELL_W[4].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[18]</td></tr>

<tr><td>CELL_W[4].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[30]</td></tr>

<tr><td>CELL_W[4].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[31]</td></tr>

<tr><td>CELL_W[5].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEUTLBTAP1</td></tr>

<tr><td>CELL_W[5].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEUTLBTAP2</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDUPDATE</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[24]</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[21]</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[31]</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[13]</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDVALIDOP</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[25]</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[22]</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRREADI</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[14]</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[31]</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[24]</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[0]</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[18]</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXEXERCA</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[25]</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[1]</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[19]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[18]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[19]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[20]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[21]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[5]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[6]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[5]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[6]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[21]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[20]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[19]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[0]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[26]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[10]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBBYTEEN[2]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[15]</td><td>PPC405.C405APUWBBYTEEN[1]</td></tr>

<tr><td>CELL_W[5].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[22]</td></tr>

<tr><td>CELL_W[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMHOLDO</td></tr>

<tr><td>CELL_W[5].OUT_TEST[4]</td><td>PPC405.TSTISOPFWDO</td></tr>

<tr><td>CELL_W[6].IMUX_TI_OPTINV[0]</td><td>PPC405.TIERAMTAP1</td></tr>

<tr><td>CELL_W[6].IMUX_TI_OPTINV[1]</td><td>PPC405.TIERAMTAP2</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDXERCAEN</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[26]</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[23]</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRWRITEI</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[15]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDXEROVEN</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[27]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[24]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[0]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[16]</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXEXEROV</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[26]</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[2]</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[20]</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[0]</td><td>PPC405.APUC405FPUEXCEPTION</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[27]</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[3]</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[21]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[22]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[23]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[24]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[25]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[7]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[8]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[7]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[8]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[25]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[24]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[23]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[1]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[27]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[11]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBENDIAN</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[15]</td><td>PPC405.C405APUWBBYTEEN[3]</td></tr>

<tr><td>CELL_W[6].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[26]</td></tr>

<tr><td>CELL_W[6].OUT_TEST[2]</td><td>PPC405.TSTOCMCOMPLETEO</td></tr>

<tr><td>CELL_W[7].IMUX_TI_OPTINV[0]</td><td>PPC405.TIETAGTAP1</td></tr>

<tr><td>CELL_W[7].IMUX_TI_OPTINV[1]</td><td>PPC405.TIETAGTAP2</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXCEPTION</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[28]</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[25]</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[1]</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[17]</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXEBLOCKINGMCO</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[29]</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[26]</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[2]</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[18]</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[0]</td><td>PPC405.APUC405LWBLDDEPEND</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[28]</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[4]</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[22]</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[0]</td><td>PPC405.APUC405SLEEPREQ</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[29]</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[5]</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[23]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[26]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[27]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[28]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[29]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[9]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[10]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[9]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[10]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[29]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[28]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[27]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[2]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[28]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[12]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBHOLD</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[15]</td><td>PPC405.C405APUWBFLUSH</td></tr>

<tr><td>CELL_W[7].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[30]</td></tr>

<tr><td>CELL_W[8].IMUX_TI_OPTINV[0]</td><td>PPC405.TESTSELI</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXEBUSY</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405ACK</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[30]</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[6]</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[25]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR[0]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[30]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[31]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[3]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[19]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECR[1]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[31]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[27]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[4]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[20]</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[0]</td><td>PPC405.APUC405WBLDDEPEND</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRACKI</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[28]</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[24]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[30]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[31]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXEFLUSH</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXEHOLD</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[11]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[12]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[11]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[12]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMDBUSO[1]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMDBUSO[0]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[31]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[3]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[29]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[13]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[0]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[15]</td><td>PPC405.C405APUXERCA</td></tr>

<tr><td>CELL_W[8].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO[2]</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECR[2]</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[0]</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMCOMPLETEI</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[7]</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[26]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR[3]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[1]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOPFWDI</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[8]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[27]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECRFIELD[0]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[0]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[29]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[5]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[21]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXECRFIELD[1]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[1]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[30]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[6]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[22]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[0]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[1]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[2]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[3]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[13]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[14]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[13]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[14]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMDBUSO[5]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMDBUSO[4]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMDBUSO[3]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMLOADREQO</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[30]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[14]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[2]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[1]</td></tr>

<tr><td>CELL_W[9].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO[6]</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECRFIELD[2]</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[2]</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMHOLDI</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[10]</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[29]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXELDDEPEND</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[3]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[0]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[7]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[23]</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXENONBLOCKINGMCO</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[2]</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[31]</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDCRACKI</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[24]</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[0]</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[3]</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[9]</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[28]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[4]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[5]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[6]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[7]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[15]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[16]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[15]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[16]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[0]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMDCRACKO</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMDBUSO[7]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMSTOREREQO</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[31]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[15]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[4]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[3]</td></tr>

<tr><td>CELL_W[10].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO[1]</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[1]</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[4]</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[1]</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABORTOPI</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[25]</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[2]</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[5]</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[2]</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABORTREQI</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[26]</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[3]</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[4]</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[11]</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[0]</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[4]</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[5]</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[12]</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[1]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[8]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[9]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[10]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[11]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[17]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[18]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[17]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[18]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[4]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[3]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[2]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMWAITO</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRREAD</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[16]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[6]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[5]</td></tr>

<tr><td>CELL_W[11].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO[5]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[5]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[6]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[3]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[0]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[27]</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[6]</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[7]</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[4]</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[1]</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[28]</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[7]</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[6]</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[13]</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[2]</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[8]</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[7]</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[14]</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[3]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[12]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[13]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[14]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[15]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[19]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[20]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[19]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[20]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[8]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[7]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[6]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMXLATEVALIDO</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRWRITE</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[17]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[8]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[7]</td></tr>

<tr><td>CELL_W[12].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO[9]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[9]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[8]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[5]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[2]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[29]</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[10]</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[9]</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[6]</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[3]</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[30]</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[11]</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[8]</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[15]</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMLOADREQI</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[12]</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[9]</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[16]</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMSTOREREQI</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[16]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[17]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[18]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[19]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[21]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[22]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[21]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[22]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[13]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[12]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[11]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[11]</td><td>PPC405.TSTRDDBUSO[10]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABORTOPO</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[18]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRDBUSOUT[0]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[9]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[13]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[10]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[7]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[4]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[31]</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[14]</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[11]</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[8]</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[5]</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMXLATEVALIDI</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[15]</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[10]</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[17]</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWAITI</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[16]</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[11]</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[18]</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI[0]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[20]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[21]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[22]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[23]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[23]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[24]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[23]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[24]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[17]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[16]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[15]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[11]</td><td>PPC405.TSTRDDBUSO[14]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABORTREQO</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[19]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRDBUSOUT[2]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRDBUSOUT[1]</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[17]</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[12]</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[9]</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[6]</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[18]</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[13]</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[10]</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[7]</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[19]</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[12]</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[19]</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI[1]</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[20]</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[13]</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[20]</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI[2]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[24]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[25]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[26]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[27]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[25]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[26]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[25]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[26]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[21]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[20]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[19]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[11]</td><td>PPC405.TSTRDDBUSO[18]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[24]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[20]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRDBUSOUT[4]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRDBUSOUT[3]</td></tr>

<tr><td>CELL_E[0].IMUX_CLK_OPTINV[1]</td><td>PPC405.PLBCLK</td></tr>

<tr><td>CELL_E[0].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405DETERMINISTICMULT</td></tr>

<tr><td>CELL_E[0].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[30]</td></tr>

<tr><td>CELL_E[0].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[31]</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[60]</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[60]</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETCHIPI</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMREQPENDI</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[61]</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[61]</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTCPUCLKI</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[62]</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[62]</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[11]</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[63]</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[63]</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMXLATEVALIDI</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[60]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[61]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[62]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[63]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[4]</td><td>PPC405.C405RSTCHIPRESETREQ</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[5]</td><td>PPC405.C405RSTCORERESETREQ</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[6]</td><td>PPC405.C405CPMTIMERIRQ</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[7]</td><td>PPC405.C405CPMTIMERRESETREQ</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[8]</td><td>PPC405.TSTRESETSYSO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTRESETCOREO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTRESETCHIPO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[26]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[21]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[7]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBFULL</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBCOMPLETE</td></tr>

<tr><td>CELL_E[0].OUT_TEST[0]</td><td>PPC405.TSTJTAGENO</td></tr>

<tr><td>CELL_E[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[53]</td></tr>

<tr><td>CELL_E[0].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[54]</td></tr>

<tr><td>CELL_E[1].IMUX_CE_OPTINV[0]</td><td>PPC405.CPMC405CPUCLKEN</td></tr>

<tr><td>CELL_E[1].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405DISOPERANDFWD</td></tr>

<tr><td>CELL_E[1].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405MMUEN</td></tr>

<tr><td>CELL_E[1].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[29]</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[56]</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[56]</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405DEBUGHALT</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[0]</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[57]</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[57]</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTCLKINACTI</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[1]</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[58]</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[58]</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[12]</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[59]</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[59]</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMICUREADYI</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[56]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[57]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[58]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[59]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUREQUEST</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUPRIORITY[0]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUPRIORITY[1]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABORT</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[8]</td><td>PPC405.TSTCPUCLKO</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[9]</td><td>PPC405.TSTCPUCLKENO</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTTIMERENO</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[27]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[22]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[8]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[0]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBDCURNW</td></tr>

<tr><td>CELL_E[1].OUT_TEST[0]</td><td>PPC405.TSTCLKINACTO</td></tr>

<tr><td>CELL_E[1].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[55]</td></tr>

<tr><td>CELL_E[1].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[56]</td></tr>

<tr><td>CELL_E[2].IMUX_CE_OPTINV[0]</td><td>PPC405.CPMC405TIMERCLKEN</td></tr>

<tr><td>CELL_E[2].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[26]</td></tr>

<tr><td>CELL_E[2].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[27]</td></tr>

<tr><td>CELL_E[2].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[28]</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[52]</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[52]</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405UNCONDDEBUGEVENT</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[3]</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[53]</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[53]</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMHOLDI</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[4]</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[54]</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[54]</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[13]</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[55]</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[55]</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[2]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[52]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[53]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[54]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[55]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUGUARDED</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUWRITETHRU</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[6]</td><td>PPC405.C405DBGWBIAR[11]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGWBIAR[12]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDDVALIDO[1]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDDVALIDO[0]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMHOLDO</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[28]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABORT</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUPRIORITY[1]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUPRIORITY[0]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUREQUEST</td></tr>

<tr><td>CELL_E[2].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[0]</td></tr>

<tr><td>CELL_E[2].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[57]</td></tr>

<tr><td>CELL_E[2].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[58]</td></tr>

<tr><td>CELL_E[3].IMUX_CLK_OPTINV[0]</td><td>PPC405.CPMC405TIMERTICK</td></tr>

<tr><td>CELL_E[3].IMUX_CE_OPTINV[0]</td><td>PPC405.CPMC405JTAGCLKEN</td></tr>

<tr><td>CELL_E[3].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[23]</td></tr>

<tr><td>CELL_E[3].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[24]</td></tr>

<tr><td>CELL_E[3].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[25]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[48]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[48]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI[0]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[7]</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[49]</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[49]</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[14]</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[50]</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[50]</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI[5]</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[51]</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[51]</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[6]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[48]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[49]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[50]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[51]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUBE[4]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUBE[5]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUBE[6]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUBE[7]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[3]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[2]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[1]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[29]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[16]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[15]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[14]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[13]</td></tr>

<tr><td>CELL_E[3].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[4]</td></tr>

<tr><td>CELL_E[3].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[59]</td></tr>

<tr><td>CELL_E[3].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[60]</td></tr>

<tr><td>CELL_E[4].IMUX_TI_OPTINV[0]</td><td>PPC405.MCBCPUCLKEN</td></tr>

<tr><td>CELL_E[4].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[20]</td></tr>

<tr><td>CELL_E[4].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[21]</td></tr>

<tr><td>CELL_E[4].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEC405PVR[22]</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[44]</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[44]</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405EXTBUSHOLDACK</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[9]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[45]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[45]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI[1]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[10]</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[46]</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[46]</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[15]</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[47]</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[47]</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[8]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[44]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[45]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[46]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[47]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[28]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[29]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[30]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[31]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[8]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[7]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[6]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[5]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[18]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[17]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[29]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[28]</td></tr>

<tr><td>CELL_E[4].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[61]</td></tr>

<tr><td>CELL_E[4].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[62]</td></tr>

<tr><td>CELL_E[5].IMUX_TI_OPTINV[0]</td><td>PPC405.MCBJTAGEN</td></tr>

<tr><td>CELL_E[5].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[18]</td></tr>

<tr><td>CELL_E[5].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[19]</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[40]</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[40]</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUWRDACK</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[16]</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[41]</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[41]</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[2]</td><td>PPC405.CPMC405CORECLKINACTIVE</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[11]</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[42]</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[42]</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTRESETCOREI</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[12]</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[43]</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[43]</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[0]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[40]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[41]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[42]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[43]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[24]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[25]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[26]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[27]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[12]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[11]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[10]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[9]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[27]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[26]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[25]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[24]</td></tr>

<tr><td>CELL_E[5].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[63]</td></tr>

<tr><td>CELL_E[5].OUT_TEST[2]</td><td>PPC405.TSTPLBSAMPLECYCLEO</td></tr>

<tr><td>CELL_E[6].IMUX_TI_OPTINV[0]</td><td>PPC405.MCBTIMEREN</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[36]</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[36]</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR[1]</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[1]</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMABUSI[15]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[37]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[37]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR[2]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTPLBSAMPLECYCLEI</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[38]</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[38]</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR[3]</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[13]</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[39]</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[39]</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCURDDACK</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[14]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[36]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[37]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[38]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[39]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[20]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[21]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[22]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[23]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[16]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[15]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[14]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[13]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[23]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[22]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[21]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[20]</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[32]</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[32]</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUADDRACK</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[2]</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[33]</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[33]</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCUSSIZE1</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[16]</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[34]</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[34]</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCUBUSY</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[17]</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[35]</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[35]</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCUERR</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[18]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[32]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[33]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[34]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[35]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[16]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[17]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[18]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[19]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[20]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[19]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[18]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[17]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[19]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[18]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[17]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[16]</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[28]</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[28]</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICUADDRACK</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[3]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[29]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[29]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICUSSIZE1</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[19]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[30]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[30]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICUBUSY</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[20]</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[31]</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[31]</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICUERR</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[21]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[28]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[29]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[30]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[31]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[12]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[13]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[14]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[15]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[24]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[23]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[22]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[21]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[15]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[14]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[13]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[12]</td></tr>

<tr><td>CELL_E[9].IMUX_CLK_OPTINV[0]</td><td>PPC405.CPMC405CLOCK</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[24]</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[24]</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR[1]</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[4]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[25]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[25]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR[2]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[22]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[26]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[26]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR[3]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[23]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[27]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[27]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICURDDACK</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[24]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[24]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[25]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[26]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[27]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[8]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[9]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[10]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[11]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[28]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[27]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[26]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[25]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[11]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[10]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[9]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[8]</td></tr>

<tr><td>CELL_E[10].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[15]</td></tr>

<tr><td>CELL_E[10].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[16]</td></tr>

<tr><td>CELL_E[10].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[17]</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[20]</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[20]</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[2]</td><td>PPC405.EICC405CRITINPUTIRQ</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[27]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[21]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[21]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[5]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[28]</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[22]</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[22]</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI[25]</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[23]</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[23]</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[26]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[20]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[21]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[22]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[23]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[4]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[5]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[6]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[7]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[32]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[31]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[30]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[29]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[7]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[6]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[5]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[4]</td></tr>

<tr><td>CELL_E[11].IMUX_SR_OPTINV[0]</td><td>PPC405.RSTC405RESETCHIP</td></tr>

<tr><td>CELL_E[11].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[12]</td></tr>

<tr><td>CELL_E[11].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[13]</td></tr>

<tr><td>CELL_E[11].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[14]</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[16]</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[16]</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETSYSI</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[17]</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[17]</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[6]</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[18]</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[18]</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI[29]</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[19]</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[19]</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABORTI</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[16]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[17]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[18]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[19]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[0]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[1]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[2]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[3]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[36]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[35]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[34]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[33]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[3]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[2]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[1]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[0]</td></tr>

<tr><td>CELL_E[12].IMUX_SR_OPTINV[0]</td><td>PPC405.RSTC405RESETCORE</td></tr>

<tr><td>CELL_E[12].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[9]</td></tr>

<tr><td>CELL_E[12].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[10]</td></tr>

<tr><td>CELL_E[12].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[11]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[12]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[12]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTJTAGENI</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[13]</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[13]</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[7]</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[14]</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[14]</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[2]</td><td>PPC405.JTGC405TRSTNEG</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[15]</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[15]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[12]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[13]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[14]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[15]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUSIZE2</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUU0ATTR</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUCACHEABLE</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGWBIAR[19]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[40]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[39]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[38]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[37]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUCACHEABLE</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUU0ATTR</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUSIZE[3]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUSIZE[2]</td></tr>

<tr><td>CELL_E[12].OUT_TEST[0]</td><td>PPC405.TSTTRSTNEGO</td></tr>

<tr><td>CELL_E[13].IMUX_SR_OPTINV[0]</td><td>PPC405.RSTC405RESETSYS</td></tr>

<tr><td>CELL_E[13].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[6]</td></tr>

<tr><td>CELL_E[13].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[7]</td></tr>

<tr><td>CELL_E[13].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[8]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[8]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[8]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTTIMERENI</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[9]</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[9]</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[8]</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[10]</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[10]</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[11]</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[11]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[8]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[9]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[10]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[11]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUBE[0]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUBE[1]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUBE[2]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUBE[3]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[44]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[43]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[42]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[41]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[23]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[9]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[2]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[1]</td></tr>

<tr><td>CELL_E[14].IMUX_TI_OPTINV[0]</td><td>PPC405.MCPPCRST</td></tr>

<tr><td>CELL_E[14].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[3]</td></tr>

<tr><td>CELL_E[14].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[4]</td></tr>

<tr><td>CELL_E[14].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEC405PVR[5]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[4]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[4]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTCPUCLKENI</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[5]</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[5]</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[9]</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[6]</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[6]</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[7]</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[7]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[4]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[5]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[6]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[7]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[4]</td><td>PPC405.C405RSTSYSRESETREQ</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[5]</td><td>PPC405.C405CPMCORESLEEPREQ</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[6]</td><td>PPC405.C405XXXMACHINECHECK</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGLOADDATAONAPUDBUS</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[48]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[47]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[46]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[45]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[24]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[10]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[4]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[3]</td></tr>

<tr><td>CELL_E[15].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[0]</td></tr>

<tr><td>CELL_E[15].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[1]</td></tr>

<tr><td>CELL_E[15].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[2]</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[0]</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[0]</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[2]</td><td>PPC405.EICC405EXTINPUTIRQ</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[1]</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[1]</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[10]</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[2]</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[2]</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[3]</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[3]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[0]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[1]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[2]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[3]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[4]</td><td>PPC405.C405CPMMSRCE</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[5]</td><td>PPC405.C405CPMMSREE</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[6]</td><td>PPC405.C405DBGMSRWE</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGSTOPACK</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[52]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[51]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[50]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[49]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[25]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[20]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[6]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[5]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[0]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[4]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[8]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[12]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[17]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[49]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[6]</td><td>PPC405.LSSDC405SCANIN[8]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[1]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[5]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[9]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[13]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[18]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[50]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[6]</td><td>PPC405.LSSDC405SCANIN[9]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[2]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[6]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[10]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[14]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[19]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405ARRAYCCLKNEG</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[3]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[7]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[11]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[15]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[20]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405BCLK</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS[15]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS[16]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS[17]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS[18]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS[19]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS[20]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS[21]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS[22]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS[23]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS[24]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS[25]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS[26]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS[27]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS[28]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS[15]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS[16]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS[17]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS[18]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS[19]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS[20]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS[21]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS[22]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS[23]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS[24]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS[25]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS[26]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS[27]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS[28]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRABUS[8]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRABUS[9]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRABUS[10]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRABUS[11]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRABUS[12]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRABUS[13]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRABUS[14]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRABUS[15]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMABUSO[0]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMICUREADYO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMREQPENDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMXLATEVALIDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[12]</td><td>PPC405.ISOCMBRAMWRABUS[19]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[13]</td><td>PPC405.ISOCMBRAMWRABUS[18]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMBRAMWRABUS[17]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMWRABUS[16]</td></tr>

<tr><td>CELL_S[0].OUT_TEST[0]</td><td>PPC405.TSTISOCMABUSO[29]</td></tr>

<tr><td>CELL_S[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMABORTO</td></tr>

<tr><td>CELL_S[0].OUT_TEST[4]</td><td>PPC405.C405ISOCMU0ATTR</td></tr>

<tr><td>CELL_S[0].OUT_TEST[6]</td><td>PPC405.C405DSOCMCACHEABLE</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[16]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[20]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[24]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[28]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[21]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[51]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[17]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[21]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[25]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[29]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[22]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[52]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[18]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[22]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[26]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[30]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[23]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405BISTCCLK</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[19]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[23]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[27]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[31]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[24]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405CNTLPOINT</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRABUS[20]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRABUS[21]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRABUS[22]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRABUS[23]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRABUS[24]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRABUS[25]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRABUS[26]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRABUS[27]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[8]</td><td>PPC405.C405LSSDDIAGOUT</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[9]</td><td>PPC405.C405LSSDDIAGABISTDONE</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMABUSO[4]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[3]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[2]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[1]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMRDADDRVALID</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMWRABUS[28]</td></tr>

<tr><td>CELL_S[1].OUT_TEST[0]</td><td>PPC405.C405DSOCMGUARDED</td></tr>

<tr><td>CELL_S[1].OUT_TEST[2]</td><td>PPC405.C405DSOCMSTRINGMULTIPLE</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[0]</td><td>PPC405.ISCNTLVALUE[0]</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[1]</td><td>PPC405.ISCNTLVALUE[1]</td></tr>

<tr><td>CELL_S[2].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[0]</td></tr>

<tr><td>CELL_S[2].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[1]</td></tr>

<tr><td>CELL_S[2].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[2]</td></tr>

<tr><td>CELL_S[2].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[3]</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE[6]</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[27]</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANGATE</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE[7]</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[28]</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405TESTEVS</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[25]</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[53]</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[26]</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[54]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[0]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[1]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[2]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[3]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[4]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[5]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[6]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[7]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[8]</td><td>PPC405.C405LSSDSCANOUT[0]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMABUSO[8]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMABUSO[7]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[6]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[5]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[13]</td><td>PPC405.ISOCMBRAMEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMBRAMEVENWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMODDWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT[1]</td></tr>

<tr><td>CELL_S[2].OUT_TEST[2]</td><td>PPC405.C405DSOCMU0ATTR</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[0]</td><td>PPC405.ISCNTLVALUE[2]</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[1]</td><td>PPC405.ISCNTLVALUE[3]</td></tr>

<tr><td>CELL_S[3].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[4]</td></tr>

<tr><td>CELL_S[3].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[5]</td></tr>

<tr><td>CELL_S[3].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[6]</td></tr>

<tr><td>CELL_S[3].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[7]</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[29]</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[55]</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[30]</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[56]</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[31]</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[1]</td><td>PPC405.LSSDC405TESTM1</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[32]</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405TESTM3</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[8]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[9]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[10]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[11]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[12]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[13]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[14]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[15]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[10]</td><td>PPC405.C405LSSDSCANOUT[3]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[11]</td><td>PPC405.C405LSSDSCANOUT[2]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[12]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[11]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[10]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[15]</td><td>PPC405.TSTISOCMABUSO[9]</td></tr>

<tr><td>CELL_S[4].IMUX_CLK_OPTINV[0]</td><td>PPC405.BRAMISOCMCLK</td></tr>

<tr><td>CELL_S[4].IMUX_TI_OPTINV[0]</td><td>PPC405.ISARCVALUE[0]</td></tr>

<tr><td>CELL_S[4].IMUX_TI_OPTINV[1]</td><td>PPC405.ISARCVALUE[1]</td></tr>

<tr><td>CELL_S[4].IMUX_TS_OPTINV[0]</td><td>PPC405.ISARCVALUE[2]</td></tr>

<tr><td>CELL_S[4].IMUX_TS_OPTINV[1]</td><td>PPC405.ISARCVALUE[3]</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDACK</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[36]</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN[1]</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[33]</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[57]</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[34]</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[58]</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[35]</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405SCANIN[0]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[16]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[17]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[18]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[19]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[20]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[21]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[22]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[23]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[10]</td><td>PPC405.C405LSSDSCANOUT[5]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[11]</td><td>PPC405.C405LSSDSCANOUT[4]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[16]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[15]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[14]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[15]</td><td>PPC405.TSTISOCMABUSO[13]</td></tr>

<tr><td>CELL_S[5].IMUX_TI_OPTINV[0]</td><td>PPC405.ISARCVALUE[4]</td></tr>

<tr><td>CELL_S[5].IMUX_TI_OPTINV[1]</td><td>PPC405.ISARCVALUE[5]</td></tr>

<tr><td>CELL_S[5].IMUX_TS_OPTINV[0]</td><td>PPC405.ISARCVALUE[6]</td></tr>

<tr><td>CELL_S[5].IMUX_TS_OPTINV[1]</td><td>PPC405.ISARCVALUE[7]</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE[4]</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[39]</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN[2]</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE[5]</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[40]</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405SCANIN[3]</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[37]</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[59]</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[38]</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[60]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[24]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[25]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[26]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[27]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[28]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[29]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[30]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[31]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[10]</td><td>PPC405.C405LSSDSCANOUT[7]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[11]</td><td>PPC405.C405LSSDSCANOUT[6]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[20]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[19]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[18]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[15]</td><td>PPC405.TSTISOCMABUSO[17]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[32]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[36]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[40]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[44]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[41]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[61]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[33]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[37]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[41]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[45]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[42]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[62]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[34]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[38]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[42]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[46]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[43]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN[4]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[35]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[39]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[43]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[47]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[44]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN[5]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMRDABUS[8]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMRDABUS[9]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMRDABUS[10]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMRDABUS[11]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMRDABUS[12]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMRDABUS[13]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMRDABUS[14]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMRDABUS[15]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMABUSO[24]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMABUSO[23]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMABUSO[22]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[21]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[12]</td><td>PPC405.ISOCMBRAMRDABUS[19]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[13]</td><td>PPC405.ISOCMBRAMRDABUS[18]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMBRAMRDABUS[17]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMRDABUS[16]</td></tr>

<tr><td>CELL_S[6].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT[8]</td></tr>

<tr><td>CELL_S[6].OUT_TEST[2]</td><td>PPC405.C405LSSDSCANOUT[9]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[48]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[52]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[56]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[60]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[45]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[63]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[49]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[53]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[57]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[61]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[46]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[5]</td><td>PPC405.LSSDC405ACLK</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[50]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[54]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[58]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[62]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[47]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN[6]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[51]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[55]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[59]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[63]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[48]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN[7]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS[15]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS[16]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS[17]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS[18]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS[19]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS[20]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS[21]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS[22]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS[23]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS[24]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS[25]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS[26]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS[27]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS[28]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS[15]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS[16]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS[17]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS[18]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS[19]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS[20]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS[21]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS[22]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS[23]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS[24]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS[25]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS[26]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS[27]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS[28]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMRDABUS[20]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMRDABUS[21]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMRDABUS[22]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMRDABUS[23]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMRDABUS[24]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMRDABUS[25]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMRDABUS[26]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMRDABUS[27]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[9]</td><td>PPC405.C405ISOCMCONTEXTSYNC</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[10]</td><td>PPC405.C405ISOCMCACHEABLE</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[28]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[27]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[26]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[25]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMRDABUS[28]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[0]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[4]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[8]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[12]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[1]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[5]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[9]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[13]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[2]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[6]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[10]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[14]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[3]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[7]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[11]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[15]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS[28]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS[29]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS[24]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS[25]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS[26]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS[27]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS[20]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS[21]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS[22]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS[23]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS[16]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS[17]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS[18]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS[19]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMBYTEWRITE[0]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMBYTEWRITE[1]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMBYTEWRITE[2]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMBYTEWRITE[3]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[4]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS[1]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[5]</td><td>PPC405.C405TRCTRACESTATUS[0]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[6]</td><td>PPC405.C405TRCTRACESTATUS[3]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[7]</td><td>PPC405.C405TRCTRIGGEREVENTOUT</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[28]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMWRDBUSO[15]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMWRDBUSO[14]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMWRDBUSO[1]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGSHIFTDR</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[3]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[2]</td></tr>

<tr><td>CELL_N[1].IMUX_CLK_OPTINV[0]</td><td>PPC405.JTGC405TCK</td></tr>

<tr><td>CELL_N[1].IMUX_TI_OPTINV[0]</td><td>PPC405.DSCNTLVALUE[0]</td></tr>

<tr><td>CELL_N[1].IMUX_TI_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[1]</td></tr>

<tr><td>CELL_N[1].IMUX_TS_OPTINV[0]</td><td>PPC405.DSCNTLVALUE[2]</td></tr>

<tr><td>CELL_N[1].IMUX_TS_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[3]</td></tr>

<tr><td>CELL_N[1].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRACEDISABLE</td></tr>

<tr><td>CELL_N[1].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405TDI</td></tr>

<tr><td>CELL_N[1].IMUX_G2_DATA[0]</td><td>PPC405.JTGC405TMS</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[0]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[1]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[2]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[3]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[4]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[5]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[6]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[7]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[3]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[2]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[14]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[13]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[0]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGTDO</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[5]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[4]</td></tr>

<tr><td>CELL_N[1].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[16]</td></tr>

<tr><td>CELL_N[1].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[17]</td></tr>

<tr><td>CELL_N[1].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[29]</td></tr>

<tr><td>CELL_N[2].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[0]</td></tr>

<tr><td>CELL_N[2].IMUX_TI_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[4]</td></tr>

<tr><td>CELL_N[2].IMUX_TS_OPTINV[0]</td><td>PPC405.DSCNTLVALUE[5]</td></tr>

<tr><td>CELL_N[2].IMUX_TS_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[6]</td></tr>

<tr><td>CELL_N[2].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRIGGEREVENTIN</td></tr>

<tr><td>CELL_N[2].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405BNDSCANTDO</td></tr>

<tr><td>CELL_N[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTTRSTNEGI</td></tr>

<tr><td>CELL_N[2].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDACK</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[8]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[9]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[10]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[11]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[12]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[13]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[14]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[15]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[5]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[4]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[16]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[15]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[1]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGTDOEN</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[7]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[6]</td></tr>

<tr><td>CELL_N[2].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[18]</td></tr>

<tr><td>CELL_N[2].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[19]</td></tr>

<tr><td>CELL_N[2].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[30]</td></tr>

<tr><td>CELL_N[3].IMUX_CLK_OPTINV[0]</td><td>PPC405.BRAMDSOCMCLK</td></tr>

<tr><td>CELL_N[3].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[1]</td></tr>

<tr><td>CELL_N[3].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEDSOCMDCRADDR[2]</td></tr>

<tr><td>CELL_N[3].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[3]</td></tr>

<tr><td>CELL_N[3].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEDSOCMDCRADDR[4]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[16]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[17]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[18]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[19]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[20]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[21]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[22]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[23]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[7]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[6]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[18]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[17]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[2]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGUPDATEDR</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[9]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[8]</td></tr>

<tr><td>CELL_N[3].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[20]</td></tr>

<tr><td>CELL_N[3].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[21]</td></tr>

<tr><td>CELL_N[3].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[31]</td></tr>

<tr><td>CELL_N[4].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[5]</td></tr>

<tr><td>CELL_N[4].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEDSOCMDCRADDR[6]</td></tr>

<tr><td>CELL_N[4].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[7]</td></tr>

<tr><td>CELL_N[4].IMUX_TS_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[7]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[24]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[25]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[26]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[27]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[28]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[29]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[30]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[31]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[8]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMABUSO[20]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[19]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[4]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[3]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[13]</td><td>PPC405.DSOCMRDADDRVALID</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[14]</td><td>PPC405.C405JTGCAPTUREDR</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[10]</td></tr>

<tr><td>CELL_N[4].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[9]</td></tr>

<tr><td>CELL_N[4].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[22]</td></tr>

<tr><td>CELL_N[4].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[23]</td></tr>

<tr><td>CELL_N[5].IMUX_TI_OPTINV[0]</td><td>PPC405.DSARCVALUE[0]</td></tr>

<tr><td>CELL_N[5].IMUX_TI_OPTINV[1]</td><td>PPC405.DSARCVALUE[1]</td></tr>

<tr><td>CELL_N[5].IMUX_TS_OPTINV[0]</td><td>PPC405.DSARCVALUE[2]</td></tr>

<tr><td>CELL_N[5].IMUX_TS_OPTINV[1]</td><td>PPC405.DSARCVALUE[3]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMABUS[8]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMABUS[9]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMABUS[10]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMABUS[11]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMABUS[12]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMABUS[13]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMABUS[14]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMABUS[15]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMABUSO[8]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMABUSO[7]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[6]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[5]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[12]</td><td>PPC405.DSOCMBRAMABUS[19]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[13]</td><td>PPC405.DSOCMBRAMABUS[18]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[14]</td><td>PPC405.DSOCMBRAMABUS[17]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[15]</td><td>PPC405.DSOCMBRAMABUS[16]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO[21]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMABUSO[22]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[10]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO[11]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO[24]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO[25]</td></tr>

<tr><td>CELL_N[6].IMUX_TI_OPTINV[0]</td><td>PPC405.DSARCVALUE[4]</td></tr>

<tr><td>CELL_N[6].IMUX_TI_OPTINV[1]</td><td>PPC405.DSARCVALUE[5]</td></tr>

<tr><td>CELL_N[6].IMUX_TS_OPTINV[0]</td><td>PPC405.DSARCVALUE[6]</td></tr>

<tr><td>CELL_N[6].IMUX_TS_OPTINV[1]</td><td>PPC405.DSARCVALUE[7]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMABUS[20]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMABUS[21]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMABUS[22]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMABUS[23]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMABUS[24]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMABUS[25]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMABUS[26]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMABUS[27]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMABUSO[12]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMABUSO[11]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[10]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[9]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[12]</td><td>PPC405.DSOCMBUSY</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[13]</td><td>PPC405.DSOCMBRAMEN</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[14]</td><td>PPC405.DSOCMBRAMABUS[29]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[15]</td><td>PPC405.DSOCMBRAMABUS[28]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO[23]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[0]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[12]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO[13]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO[26]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO[27]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[16]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[20]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[24]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[28]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[17]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[21]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[25]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[29]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[18]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[22]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[26]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[30]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[19]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[23]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[27]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[31]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS[28]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS[29]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS[24]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS[25]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS[26]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS[27]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS[20]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS[21]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS[22]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS[23]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS[16]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS[17]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS[18]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS[19]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[0]</td><td>PPC405.C405TRCCYCLE</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[1]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS[0]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[2]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS[1]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[3]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS[0]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[4]</td><td>PPC405.C405TRCTRACESTATUS[1]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[5]</td><td>PPC405.C405TRCTRACESTATUS[2]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[6]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[0]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[7]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[1]</td></tr>

<tr><td>CELL_N[7].OUT_SEC_BEL[14]</td><td>PPC405.C405JTGPGMOUT</td></tr>

<tr><td>CELL_N[7].OUT_SEC_BEL[15]</td><td>PPC405.C405JTGEXTEST</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-ppc_e"><a class="header" href="#tile-ppc_e">Tile PPC_E</a></h2>
<p>Cells: 48</p>
<h3 id="bels-ppc405-1"><a class="header" href="#bels-ppc405-1">Bels PPC405</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_E bel PPC405 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PPC405</th></tr>

</thead>

<tbody>
<tr><td>CPMC405CLOCK</td><td>in</td><td>CELL_W[9].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>CPMC405CORECLKINACTIVE</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>CPMC405CPUCLKEN</td><td>in</td><td>~CELL_W[1].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>CPMC405JTAGCLKEN</td><td>in</td><td>~CELL_W[3].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>CPMC405TIMERCLKEN</td><td>in</td><td>~CELL_W[2].IMUX_CE_OPTINV[0]</td></tr>

<tr><td>CPMC405TIMERTICK</td><td>in</td><td>CELL_W[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>RSTC405RESETCHIP</td><td>in</td><td>CELL_W[11].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>RSTC405RESETCORE</td><td>in</td><td>CELL_W[12].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>RSTC405RESETSYS</td><td>in</td><td>CELL_W[13].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>MCBCPUCLKEN</td><td>in</td><td>~CELL_W[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>MCBJTAGEN</td><td>in</td><td>~CELL_W[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>MCBTIMEREN</td><td>in</td><td>~CELL_W[6].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>MCPPCRST</td><td>in</td><td>~CELL_W[14].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>PLBCLK</td><td>in</td><td>CELL_W[0].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>PLBC405DCUADDRACK</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCUBUSY</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCUERR</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDACK</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDBUS[63]</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[62]</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[61]</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[60]</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[59]</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[58]</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[57]</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[56]</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[55]</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[54]</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[53]</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[52]</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[51]</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[50]</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[49]</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[48]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[47]</td><td>in</td><td>CELL_W[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[46]</td><td>in</td><td>CELL_W[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[45]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[44]</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[43]</td><td>in</td><td>CELL_W[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[42]</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[41]</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[40]</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[39]</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[38]</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[37]</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[36]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[35]</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[34]</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[33]</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[32]</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[31]</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[30]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[29]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[28]</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[27]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[26]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[25]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[24]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[23]</td><td>in</td><td>CELL_W[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[22]</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[21]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[20]</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[19]</td><td>in</td><td>CELL_W[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[18]</td><td>in</td><td>CELL_W[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[17]</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[16]</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[15]</td><td>in</td><td>CELL_W[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[14]</td><td>in</td><td>CELL_W[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[13]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[12]</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[11]</td><td>in</td><td>CELL_W[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[10]</td><td>in</td><td>CELL_W[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[9]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[8]</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[7]</td><td>in</td><td>CELL_W[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[6]</td><td>in</td><td>CELL_W[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[5]</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[4]</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[3]</td><td>in</td><td>CELL_W[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[2]</td><td>in</td><td>CELL_W[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[1]</td><td>in</td><td>CELL_W[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS[0]</td><td>in</td><td>CELL_W[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDWDADDR[3]</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR[2]</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR[1]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCUSSIZE1</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCUWRDACK</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUADDRACK</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUBUSY</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICUERR</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDACK</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDBUS[63]</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[62]</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[61]</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[60]</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[59]</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[58]</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[57]</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[56]</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[55]</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[54]</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[53]</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[52]</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[51]</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[50]</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[49]</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[48]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[47]</td><td>in</td><td>CELL_W[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[46]</td><td>in</td><td>CELL_W[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[45]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[44]</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[43]</td><td>in</td><td>CELL_W[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[42]</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[41]</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[40]</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[39]</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[38]</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[37]</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[36]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[35]</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[34]</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[33]</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[32]</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[31]</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[30]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[29]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[28]</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[27]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[26]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[25]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[24]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[23]</td><td>in</td><td>CELL_W[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[22]</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[21]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[20]</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[19]</td><td>in</td><td>CELL_W[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[18]</td><td>in</td><td>CELL_W[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[17]</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[16]</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[15]</td><td>in</td><td>CELL_W[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[14]</td><td>in</td><td>CELL_W[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[13]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[12]</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[11]</td><td>in</td><td>CELL_W[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[10]</td><td>in</td><td>CELL_W[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[9]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[8]</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[7]</td><td>in</td><td>CELL_W[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[6]</td><td>in</td><td>CELL_W[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[5]</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[4]</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[3]</td><td>in</td><td>CELL_W[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[2]</td><td>in</td><td>CELL_W[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[1]</td><td>in</td><td>CELL_W[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS[0]</td><td>in</td><td>CELL_W[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDWDADDR[3]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR[2]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR[1]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUSSIZE1</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>DCRC405ACK</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[31]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[30]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[29]</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[28]</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[27]</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[26]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[25]</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[24]</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[23]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[22]</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[21]</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[20]</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[19]</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[18]</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[17]</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[16]</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[15]</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[14]</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[13]</td><td>in</td><td>CELL_E[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[12]</td><td>in</td><td>CELL_E[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[11]</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[10]</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[9]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[8]</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[7]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[6]</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[5]</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[4]</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[3]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[2]</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[1]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN[0]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>EICC405CRITINPUTIRQ</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>EICC405EXTINPUTIRQ</td><td>in</td><td>CELL_W[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405DEBUGHALT</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405EXTBUSHOLDACK</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405UNCONDDEBUGEVENT</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>JTGC405BNDSCANTDO</td><td>in</td><td>CELL_N[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TCK</td><td>in</td><td>CELL_N[1].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>JTGC405TDI</td><td>in</td><td>CELL_N[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TMS</td><td>in</td><td>CELL_N[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>JTGC405TRSTNEG</td><td>in</td><td>CELL_W[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>TRCC405TRACEDISABLE</td><td>in</td><td>CELL_N[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TRCC405TRIGGEREVENTIN</td><td>in</td><td>CELL_N[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMCLK</td><td>in</td><td>CELL_N[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>BRAMDSOCMRDDACK</td><td>in</td><td>CELL_N[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[31]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[30]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[29]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[28]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[27]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[26]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[25]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[24]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[23]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[22]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[21]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[20]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[19]</td><td>in</td><td>CELL_N[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[18]</td><td>in</td><td>CELL_N[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[17]</td><td>in</td><td>CELL_N[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[16]</td><td>in</td><td>CELL_N[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[15]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[14]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[13]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[12]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[11]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[10]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[9]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[8]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[7]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[6]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[5]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[4]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[3]</td><td>in</td><td>CELL_N[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[2]</td><td>in</td><td>CELL_N[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[1]</td><td>in</td><td>CELL_N[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS[0]</td><td>in</td><td>CELL_N[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[7]</td><td>in</td><td>CELL_N[4].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[6]</td><td>in</td><td>~CELL_N[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR[5]</td><td>in</td><td>~CELL_N[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[4]</td><td>in</td><td>CELL_N[3].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR[3]</td><td>in</td><td>CELL_N[3].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[2]</td><td>in</td><td>~CELL_N[3].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR[1]</td><td>in</td><td>~CELL_N[3].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR[0]</td><td>in</td><td>~CELL_N[2].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[7]</td><td>in</td><td>CELL_N[6].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[6]</td><td>in</td><td>CELL_N[6].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[5]</td><td>in</td><td>~CELL_N[6].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[4]</td><td>in</td><td>~CELL_N[6].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[3]</td><td>in</td><td>CELL_N[5].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[2]</td><td>in</td><td>CELL_N[5].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSARCVALUE[1]</td><td>in</td><td>~CELL_N[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSARCVALUE[0]</td><td>in</td><td>~CELL_N[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[7]</td><td>in</td><td>CELL_N[4].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[6]</td><td>in</td><td>CELL_N[2].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[5]</td><td>in</td><td>CELL_N[2].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[4]</td><td>in</td><td>~CELL_N[2].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[3]</td><td>in</td><td>CELL_N[1].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[2]</td><td>in</td><td>CELL_N[1].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>DSCNTLVALUE[1]</td><td>in</td><td>~CELL_N[1].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>DSCNTLVALUE[0]</td><td>in</td><td>~CELL_N[1].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>BRAMISOCMCLK</td><td>in</td><td>CELL_S[4].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>BRAMISOCMRDDACK</td><td>in</td><td>CELL_S[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[63]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[62]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[61]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[60]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[59]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[58]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[57]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[56]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[55]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[54]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[53]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[52]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[51]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[50]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[49]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[48]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[47]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[46]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[45]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[44]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[43]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[42]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[41]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[40]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[39]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[38]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[37]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[36]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[35]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[34]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[33]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[32]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[31]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[30]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[29]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[28]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[27]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[26]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[25]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[24]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[23]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[22]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[21]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[20]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[19]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[18]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[17]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[16]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[15]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[14]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[13]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[12]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS[11]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[10]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[9]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[8]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS[7]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[6]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[5]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[4]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS[3]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[2]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[1]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS[0]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[7]</td><td>in</td><td>CELL_S[3].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[6]</td><td>in</td><td>CELL_S[3].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[5]</td><td>in</td><td>~CELL_S[3].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[4]</td><td>in</td><td>~CELL_S[3].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[3]</td><td>in</td><td>CELL_S[2].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[2]</td><td>in</td><td>CELL_S[2].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEISOCMDCRADDR[1]</td><td>in</td><td>~CELL_S[2].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEISOCMDCRADDR[0]</td><td>in</td><td>~CELL_S[2].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[7]</td><td>in</td><td>CELL_S[5].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[6]</td><td>in</td><td>CELL_S[5].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[5]</td><td>in</td><td>~CELL_S[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[4]</td><td>in</td><td>~CELL_S[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[3]</td><td>in</td><td>CELL_S[4].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[2]</td><td>in</td><td>CELL_S[4].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>ISARCVALUE[1]</td><td>in</td><td>~CELL_S[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>ISARCVALUE[0]</td><td>in</td><td>~CELL_S[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>ISCNTLVALUE[7]</td><td>in</td><td>CELL_S[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[6]</td><td>in</td><td>CELL_S[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[5]</td><td>in</td><td>CELL_S[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[4]</td><td>in</td><td>CELL_S[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE[3]</td><td>in</td><td>CELL_S[3].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>ISCNTLVALUE[2]</td><td>in</td><td>CELL_S[3].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>ISCNTLVALUE[1]</td><td>in</td><td>CELL_S[2].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>ISCNTLVALUE[0]</td><td>in</td><td>CELL_S[2].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>APUC405DCDAPUOP</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDCREN</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEALGN</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEBESTEERING</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDFPUOP</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDGPRWRITE</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTBYTE</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTDW</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTHW</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTQW</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTWD</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLOAD</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDPRIVOP</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDRAEN</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDRBEN</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDSTORE</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPBE</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPLE</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDUPDATE</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDVALIDOP</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDXERCAEN</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDXEROVEN</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXCEPTION</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXEBLOCKINGMCO</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXEBUSY</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR[3]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECR[2]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR[1]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXECR[0]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD[2]</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD[1]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD[0]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXELDDEPEND</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXENONBLOCKINGMCO</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[31]</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[30]</td><td>in</td><td>CELL_E[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[29]</td><td>in</td><td>CELL_E[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[28]</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[27]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[26]</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[25]</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[24]</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[23]</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[22]</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[21]</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT[20]</td><td>in</td><td>CELL_E[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[19]</td><td>in</td><td>CELL_E[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[18]</td><td>in</td><td>CELL_E[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[17]</td><td>in</td><td>CELL_E[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[16]</td><td>in</td><td>CELL_E[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[15]</td><td>in</td><td>CELL_E[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[14]</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[13]</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[12]</td><td>in</td><td>CELL_E[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[11]</td><td>in</td><td>CELL_E[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[10]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[9]</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[8]</td><td>in</td><td>CELL_E[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[7]</td><td>in</td><td>CELL_E[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[6]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[5]</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[4]</td><td>in</td><td>CELL_E[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[3]</td><td>in</td><td>CELL_E[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[2]</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[1]</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT[0]</td><td>in</td><td>CELL_E[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXEXERCA</td><td>in</td><td>CELL_E[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXEXEROV</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405FPUEXCEPTION</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405LWBLDDEPEND</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405SLEEPREQ</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405WBLDDEPEND</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>LSSDC405ACLK</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[5]</td></tr>

<tr><td>LSSDC405ARRAYCCLKNEG</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405BCLK</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405BISTCCLK</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405CNTLPOINT</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANGATE</td><td>in</td><td>CELL_S[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[9]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[6]</td></tr>

<tr><td>LSSDC405SCANIN[8]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[6]</td></tr>

<tr><td>LSSDC405SCANIN[7]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[6]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[5]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[4]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN[3]</td><td>in</td><td>CELL_S[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[2]</td><td>in</td><td>CELL_S[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[1]</td><td>in</td><td>CELL_S[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN[0]</td><td>in</td><td>CELL_S[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>LSSDC405TESTEVS</td><td>in</td><td>CELL_S[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405TESTM1</td><td>in</td><td>CELL_S[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>LSSDC405TESTM3</td><td>in</td><td>CELL_S[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>TESTSELI</td><td>in</td><td>~CELL_E[8].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405APUDIVEN</td><td>in</td><td>~CELL_E[4].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405APUPRESENT</td><td>in</td><td>~CELL_E[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405DETERMINISTICMULT</td><td>in</td><td>~CELL_W[0].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405DISOPERANDFWD</td><td>in</td><td>~CELL_W[1].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405MMUEN</td><td>in</td><td>~CELL_W[1].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[31]</td><td>in</td><td>CELL_W[0].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[30]</td><td>in</td><td>~CELL_W[0].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[29]</td><td>in</td><td>CELL_W[1].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[28]</td><td>in</td><td>CELL_W[2].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[27]</td><td>in</td><td>~CELL_W[2].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[26]</td><td>in</td><td>~CELL_W[2].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[25]</td><td>in</td><td>CELL_W[3].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[24]</td><td>in</td><td>~CELL_W[3].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[23]</td><td>in</td><td>~CELL_W[3].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[22]</td><td>in</td><td>CELL_W[4].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[21]</td><td>in</td><td>CELL_W[4].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[20]</td><td>in</td><td>~CELL_W[4].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[19]</td><td>in</td><td>CELL_W[5].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[18]</td><td>in</td><td>~CELL_W[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[17]</td><td>in</td><td>CELL_W[10].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[16]</td><td>in</td><td>~CELL_W[10].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[15]</td><td>in</td><td>~CELL_W[10].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[14]</td><td>in</td><td>CELL_W[11].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[13]</td><td>in</td><td>~CELL_W[11].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[12]</td><td>in</td><td>~CELL_W[11].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[11]</td><td>in</td><td>CELL_W[12].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[10]</td><td>in</td><td>~CELL_W[12].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[9]</td><td>in</td><td>~CELL_W[12].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[8]</td><td>in</td><td>CELL_W[13].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[7]</td><td>in</td><td>~CELL_W[13].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[6]</td><td>in</td><td>~CELL_W[13].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[5]</td><td>in</td><td>CELL_W[14].IMUX_TS_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[4]</td><td>in</td><td>CELL_W[14].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[3]</td><td>in</td><td>~CELL_W[14].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[2]</td><td>in</td><td>CELL_W[15].IMUX_TS_OPTINV[0]</td></tr>

<tr><td>TIEC405PVR[1]</td><td>in</td><td>~CELL_W[15].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEC405PVR[0]</td><td>in</td><td>~CELL_W[15].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIERAMTAP1</td><td>in</td><td>~CELL_E[6].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIERAMTAP2</td><td>in</td><td>~CELL_E[6].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIETAGTAP1</td><td>in</td><td>~CELL_E[7].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIETAGTAP2</td><td>in</td><td>~CELL_E[7].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TIEUTLBTAP1</td><td>in</td><td>~CELL_E[5].IMUX_TI_OPTINV[0]</td></tr>

<tr><td>TIEUTLBTAP2</td><td>in</td><td>~CELL_E[5].IMUX_TI_OPTINV[1]</td></tr>

<tr><td>TSTC405DCRABUSI[9]</td><td>in</td><td>CELL_E[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRABUSI[8]</td><td>in</td><td>CELL_E[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRABUSI[7]</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[6]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[5]</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[4]</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[3]</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[2]</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[1]</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI[0]</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[31]</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[30]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[29]</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[28]</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[27]</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[26]</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[25]</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[24]</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[23]</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[22]</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[21]</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[20]</td><td>in</td><td>CELL_E[15].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[19]</td><td>in</td><td>CELL_E[15].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[18]</td><td>in</td><td>CELL_E[14].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[17]</td><td>in</td><td>CELL_E[14].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[16]</td><td>in</td><td>CELL_E[13].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[15]</td><td>in</td><td>CELL_E[13].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[14]</td><td>in</td><td>CELL_E[12].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[13]</td><td>in</td><td>CELL_E[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[12]</td><td>in</td><td>CELL_E[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[11]</td><td>in</td><td>CELL_E[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[10]</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[9]</td><td>in</td><td>CELL_E[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[8]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[7]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[6]</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[5]</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[4]</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[3]</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[2]</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[1]</td><td>in</td><td>CELL_E[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI[0]</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRREADI</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRWRITEI</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTCLKINACTI</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTCPUCLKENI</td><td>in</td><td>CELL_W[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTCPUCLKI</td><td>in</td><td>CELL_W[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRACKI</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[31]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[30]</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[29]</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[28]</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[27]</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[26]</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[25]</td><td>in</td><td>CELL_E[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[24]</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[23]</td><td>in</td><td>CELL_E[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[22]</td><td>in</td><td>CELL_E[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[21]</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[20]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[19]</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[18]</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[17]</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[16]</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[15]</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[14]</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI[13]</td><td>in</td><td>CELL_E[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[12]</td><td>in</td><td>CELL_E[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[11]</td><td>in</td><td>CELL_E[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[10]</td><td>in</td><td>CELL_E[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[9]</td><td>in</td><td>CELL_E[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[8]</td><td>in</td><td>CELL_E[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[7]</td><td>in</td><td>CELL_E[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[6]</td><td>in</td><td>CELL_E[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[5]</td><td>in</td><td>CELL_E[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[4]</td><td>in</td><td>CELL_E[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[3]</td><td>in</td><td>CELL_E[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[2]</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[1]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI[0]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDSOCMABORTOPI</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABORTREQI</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[29]</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[28]</td><td>in</td><td>CELL_E[10].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[27]</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[26]</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[25]</td><td>in</td><td>CELL_E[8].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[24]</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[23]</td><td>in</td><td>CELL_E[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[22]</td><td>in</td><td>CELL_E[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[21]</td><td>in</td><td>CELL_E[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[20]</td><td>in</td><td>CELL_E[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[19]</td><td>in</td><td>CELL_E[5].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[18]</td><td>in</td><td>CELL_E[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[17]</td><td>in</td><td>CELL_E[4].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[16]</td><td>in</td><td>CELL_E[4].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[15]</td><td>in</td><td>CELL_E[3].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[14]</td><td>in</td><td>CELL_E[3].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[13]</td><td>in</td><td>CELL_E[2].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[12]</td><td>in</td><td>CELL_E[2].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[11]</td><td>in</td><td>CELL_E[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[10]</td><td>in</td><td>CELL_E[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[9]</td><td>in</td><td>CELL_E[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[8]</td><td>in</td><td>CELL_E[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI[7]</td><td>in</td><td>CELL_E[15].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[6]</td><td>in</td><td>CELL_E[15].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[5]</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[4]</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[3]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[2]</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[1]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI[0]</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[3]</td><td>in</td><td>CELL_E[12].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[2]</td><td>in</td><td>CELL_E[12].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[1]</td><td>in</td><td>CELL_E[11].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI[0]</td><td>in</td><td>CELL_E[11].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMCOMPLETEI</td><td>in</td><td>CELL_E[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMDBUSI[7]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[6]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[5]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[4]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[3]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[2]</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[1]</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI[0]</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDCRACKI</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMHOLDI</td><td>in</td><td>CELL_E[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMLOADREQI</td><td>in</td><td>CELL_E[13].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMSTOREREQI</td><td>in</td><td>CELL_E[13].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWAITI</td><td>in</td><td>CELL_E[14].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[31]</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[30]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[29]</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[28]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[27]</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[26]</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[25]</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[24]</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[23]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[22]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[21]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[20]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[19]</td><td>in</td><td>CELL_E[8].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[18]</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[17]</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[16]</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[15]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[14]</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[13]</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[12]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[11]</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[10]</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[9]</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[8]</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[7]</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[6]</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[5]</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[4]</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[3]</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[2]</td><td>in</td><td>CELL_E[15].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[1]</td><td>in</td><td>CELL_E[15].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI[0]</td><td>in</td><td>CELL_E[14].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDI</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMABORTI</td><td>in</td><td>CELL_W[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[29]</td><td>in</td><td>CELL_W[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[28]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[27]</td><td>in</td><td>CELL_W[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[26]</td><td>in</td><td>CELL_W[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[25]</td><td>in</td><td>CELL_W[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[24]</td><td>in</td><td>CELL_W[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[23]</td><td>in</td><td>CELL_W[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[22]</td><td>in</td><td>CELL_W[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[21]</td><td>in</td><td>CELL_W[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[20]</td><td>in</td><td>CELL_W[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[19]</td><td>in</td><td>CELL_W[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[18]</td><td>in</td><td>CELL_W[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[17]</td><td>in</td><td>CELL_W[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[16]</td><td>in</td><td>CELL_W[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[15]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMABUSI[14]</td><td>in</td><td>CELL_W[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[13]</td><td>in</td><td>CELL_W[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[12]</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[11]</td><td>in</td><td>CELL_W[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[10]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[9]</td><td>in</td><td>CELL_W[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[8]</td><td>in</td><td>CELL_W[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[7]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[6]</td><td>in</td><td>CELL_W[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[5]</td><td>in</td><td>CELL_W[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[4]</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[3]</td><td>in</td><td>CELL_W[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[2]</td><td>in</td><td>CELL_W[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI[1]</td><td>in</td><td>CELL_W[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI[0]</td><td>in</td><td>CELL_W[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMHOLDI</td><td>in</td><td>CELL_W[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMICUREADYI</td><td>in</td><td>CELL_W[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[63]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[62]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[61]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[60]</td><td>in</td><td>CELL_S[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[59]</td><td>in</td><td>CELL_S[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[58]</td><td>in</td><td>CELL_S[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[57]</td><td>in</td><td>CELL_S[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[56]</td><td>in</td><td>CELL_S[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[55]</td><td>in</td><td>CELL_S[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[54]</td><td>in</td><td>CELL_S[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[53]</td><td>in</td><td>CELL_S[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[52]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[51]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[50]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[49]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI[48]</td><td>in</td><td>CELL_S[7].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[47]</td><td>in</td><td>CELL_S[7].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[46]</td><td>in</td><td>CELL_S[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[45]</td><td>in</td><td>CELL_S[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[44]</td><td>in</td><td>CELL_S[6].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[43]</td><td>in</td><td>CELL_S[6].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[42]</td><td>in</td><td>CELL_S[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[41]</td><td>in</td><td>CELL_S[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[40]</td><td>in</td><td>CELL_S[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[39]</td><td>in</td><td>CELL_S[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[38]</td><td>in</td><td>CELL_S[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[37]</td><td>in</td><td>CELL_S[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[36]</td><td>in</td><td>CELL_S[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[35]</td><td>in</td><td>CELL_S[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[34]</td><td>in</td><td>CELL_S[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[33]</td><td>in</td><td>CELL_S[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[32]</td><td>in</td><td>CELL_S[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[31]</td><td>in</td><td>CELL_S[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[30]</td><td>in</td><td>CELL_S[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[29]</td><td>in</td><td>CELL_S[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[28]</td><td>in</td><td>CELL_S[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[27]</td><td>in</td><td>CELL_S[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI[26]</td><td>in</td><td>CELL_S[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[25]</td><td>in</td><td>CELL_S[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI[24]</td><td>in</td><td>CELL_S[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[23]</td><td>in</td><td>CELL_S[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[22]</td><td>in</td><td>CELL_S[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[21]</td><td>in</td><td>CELL_S[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[20]</td><td>in</td><td>CELL_S[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[19]</td><td>in</td><td>CELL_S[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[18]</td><td>in</td><td>CELL_S[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[17]</td><td>in</td><td>CELL_S[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI[16]</td><td>in</td><td>CELL_W[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[15]</td><td>in</td><td>CELL_W[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[14]</td><td>in</td><td>CELL_W[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[13]</td><td>in</td><td>CELL_W[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[12]</td><td>in</td><td>CELL_W[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[11]</td><td>in</td><td>CELL_W[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[10]</td><td>in</td><td>CELL_W[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[9]</td><td>in</td><td>CELL_W[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[8]</td><td>in</td><td>CELL_W[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[7]</td><td>in</td><td>CELL_W[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[6]</td><td>in</td><td>CELL_W[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[5]</td><td>in</td><td>CELL_W[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI[4]</td><td>in</td><td>CELL_W[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[3]</td><td>in</td><td>CELL_W[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[2]</td><td>in</td><td>CELL_W[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[1]</td><td>in</td><td>CELL_W[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI[0]</td><td>in</td><td>CELL_W[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDI[1]</td><td>in</td><td>CELL_W[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDI[0]</td><td>in</td><td>CELL_W[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTISOCMREQPENDI</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMXLATEVALIDI</td><td>in</td><td>CELL_W[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOPFWDI</td><td>in</td><td>CELL_E[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTJTAGENI</td><td>in</td><td>CELL_W[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEI</td><td>in</td><td>CELL_W[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTRDDBUSI[31]</td><td>in</td><td>CELL_E[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[30]</td><td>in</td><td>CELL_E[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[29]</td><td>in</td><td>CELL_E[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[28]</td><td>in</td><td>CELL_E[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[27]</td><td>in</td><td>CELL_E[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[26]</td><td>in</td><td>CELL_E[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[25]</td><td>in</td><td>CELL_E[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[24]</td><td>in</td><td>CELL_E[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[23]</td><td>in</td><td>CELL_E[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[22]</td><td>in</td><td>CELL_E[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[21]</td><td>in</td><td>CELL_E[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[20]</td><td>in</td><td>CELL_E[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[19]</td><td>in</td><td>CELL_E[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[18]</td><td>in</td><td>CELL_E[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[17]</td><td>in</td><td>CELL_E[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[16]</td><td>in</td><td>CELL_E[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[15]</td><td>in</td><td>CELL_E[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[14]</td><td>in</td><td>CELL_E[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[13]</td><td>in</td><td>CELL_E[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[12]</td><td>in</td><td>CELL_E[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[11]</td><td>in</td><td>CELL_E[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[10]</td><td>in</td><td>CELL_E[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[9]</td><td>in</td><td>CELL_E[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[8]</td><td>in</td><td>CELL_E[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[7]</td><td>in</td><td>CELL_E[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[6]</td><td>in</td><td>CELL_E[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[5]</td><td>in</td><td>CELL_E[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[4]</td><td>in</td><td>CELL_E[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[3]</td><td>in</td><td>CELL_E[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[2]</td><td>in</td><td>CELL_E[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[1]</td><td>in</td><td>CELL_E[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI[0]</td><td>in</td><td>CELL_E[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRESETCHIPI</td><td>in</td><td>CELL_W[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRESETCOREI</td><td>in</td><td>CELL_W[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRESETSYSI</td><td>in</td><td>CELL_W[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTTIMERENI</td><td>in</td><td>CELL_W[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTTRSTNEGI</td><td>in</td><td>CELL_N[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>C405CPMCORESLEEPREQ</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405CPMMSRCE</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405CPMMSREE</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405CPMTIMERIRQ</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405CPMTIMERRESETREQ</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405RSTCHIPRESETREQ</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405RSTCORERESETREQ</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405RSTSYSRESETREQ</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABORT</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[31]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[30]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[29]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[28]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[27]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[26]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[25]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[24]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[23]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[22]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[21]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[20]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[19]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[18]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[17]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[16]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[15]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[14]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[13]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[12]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[11]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[10]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[9]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[8]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[7]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[6]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[5]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[4]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUABUS[3]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUABUS[2]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUABUS[1]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUABUS[0]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUBE[7]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUBE[6]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUBE[5]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUBE[4]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUBE[3]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405PLBDCUBE[2]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUBE[1]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUBE[0]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUCACHEABLE</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUGUARDED</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUPRIORITY[1]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405PLBDCUPRIORITY[0]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUREQUEST</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCURNW</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBDCUSIZE2</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405PLBDCUU0ATTR</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBDCUWRDBUS[63]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[62]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[61]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[60]</td><td>out</td><td>CELL_W[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[59]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[58]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[57]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[56]</td><td>out</td><td>CELL_W[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[55]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[54]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[53]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[52]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[51]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[50]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[49]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[48]</td><td>out</td><td>CELL_W[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[47]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[46]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[45]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[44]</td><td>out</td><td>CELL_W[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[43]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[42]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[41]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[40]</td><td>out</td><td>CELL_W[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[39]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[38]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[37]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[36]</td><td>out</td><td>CELL_W[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[35]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[34]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[33]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[32]</td><td>out</td><td>CELL_W[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[31]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[30]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[29]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[28]</td><td>out</td><td>CELL_W[8].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[27]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[26]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[25]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[24]</td><td>out</td><td>CELL_W[9].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[23]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[22]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[21]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[20]</td><td>out</td><td>CELL_W[10].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[19]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[18]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[17]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[16]</td><td>out</td><td>CELL_W[11].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[15]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[14]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[13]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[12]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[11]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[10]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[9]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[8]</td><td>out</td><td>CELL_W[13].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[7]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[6]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[5]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[4]</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS[3]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS[2]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS[1]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS[0]</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405PLBDCUWRITETHRU</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405PLBICUABORT</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[29]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[28]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[27]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[26]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[25]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[24]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[23]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[22]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[21]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[20]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[19]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[18]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[17]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[16]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[15]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[14]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[13]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[12]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[11]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[10]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[9]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[8]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[7]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[6]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[5]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[4]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUABUS[3]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUABUS[2]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUABUS[1]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUABUS[0]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUCACHEABLE</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405PLBICUPRIORITY[1]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405PLBICUPRIORITY[0]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUREQUEST</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUSIZE[3]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405PLBICUSIZE[2]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405PLBICUU0ATTR</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRABUS[9]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[8]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[7]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[6]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[5]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[4]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[3]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[2]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRABUS[1]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRABUS[0]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRDBUSOUT[31]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[30]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[29]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[28]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[27]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[26]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[25]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[24]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[23]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[22]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[21]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRDBUSOUT[20]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[19]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[18]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[17]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[16]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[15]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[14]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[13]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[12]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[11]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[10]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[9]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[8]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[7]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[6]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[5]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DCRDBUSOUT[4]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRDBUSOUT[3]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRDBUSOUT[2]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRDBUSOUT[1]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DCRDBUSOUT[0]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DCRREAD</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DCRWRITE</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGLOADDATAONAPUDBUS</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGMSRWE</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405DBGSTOPACK</td><td>out</td><td>CELL_W[15].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGWBCOMPLETE</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBFULL</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[29]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[28]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[27]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[26]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405DBGWBIAR[25]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[24]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[23]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[22]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[21]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[20]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[19]</td><td>out</td><td>CELL_W[12].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGWBIAR[18]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[17]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[16]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>C405DBGWBIAR[15]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[14]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[13]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[12]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405DBGWBIAR[11]</td><td>out</td><td>CELL_W[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405DBGWBIAR[10]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[9]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[8]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[7]</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DBGWBIAR[6]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[5]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[4]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[3]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[2]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405DBGWBIAR[1]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405DBGWBIAR[0]</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405JTGCAPTUREDR</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405JTGEXTEST</td><td>out</td><td>CELL_N[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405JTGPGMOUT</td><td>out</td><td>CELL_N[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405JTGSHIFTDR</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405JTGTDO</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405JTGTDOEN</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405JTGUPDATEDR</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405TRCCYCLE</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS[1]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS[0]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS[1]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS[0]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405TRCTRACESTATUS[3]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405TRCTRACESTATUS[2]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405TRCTRACESTATUS[1]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405TRCTRACESTATUS[0]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405TRCTRIGGEREVENTOUT</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[10]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[9]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[8]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[7]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[6]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[5]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[4]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[3]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[2]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[1]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE[0]</td><td>out</td><td>CELL_N[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405XXXMACHINECHECK</td><td>out</td><td>CELL_W[14].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMABUS[29]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>DSOCMBRAMABUS[28]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>DSOCMBRAMABUS[27]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_BEL[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td></tr>

<tr><td>DSOCMBRAMABUS[26]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_BEL[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td></tr>

<tr><td>DSOCMBRAMABUS[25]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_BEL[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td></tr>

<tr><td>DSOCMBRAMABUS[24]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_BEL[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td></tr>

<tr><td>DSOCMBRAMABUS[23]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_BEL[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td></tr>

<tr><td>DSOCMBRAMABUS[22]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_BEL[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td></tr>

<tr><td>DSOCMBRAMABUS[21]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_BEL[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td></tr>

<tr><td>DSOCMBRAMABUS[20]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_BEL[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td></tr>

<tr><td>DSOCMBRAMABUS[19]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_BEL[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td></tr>

<tr><td>DSOCMBRAMABUS[18]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_BEL[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td></tr>

<tr><td>DSOCMBRAMABUS[17]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td></tr>

<tr><td>DSOCMBRAMABUS[16]</td><td>out</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td></tr>

<tr><td>DSOCMBRAMABUS[15]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMABUS[14]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMABUS[13]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMABUS[12]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMABUS[11]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMABUS[10]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMABUS[9]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMABUS[8]</td><td>out</td><td>CELL_N[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[3]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[2]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[1]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE[0]</td><td>out</td><td>CELL_N[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMEN</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[13]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[31]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[30]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[29]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[28]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[27]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[26]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[25]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[24]</td><td>out</td><td>CELL_N[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[23]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[22]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[21]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[20]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[19]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[18]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[17]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[16]</td><td>out</td><td>CELL_N[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[15]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[14]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[13]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[12]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[11]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[10]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[9]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[8]</td><td>out</td><td>CELL_N[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[7]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[6]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[5]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[4]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[3]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[2]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[1]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS[0]</td><td>out</td><td>CELL_N[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>DSOCMBUSY</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[12]</td></tr>

<tr><td>DSOCMRDADDRVALID</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>C405DSOCMCACHEABLE</td><td>out</td><td>CELL_S[0].OUT_TEST[6]</td></tr>

<tr><td>C405DSOCMGUARDED</td><td>out</td><td>CELL_S[1].OUT_TEST[0]</td></tr>

<tr><td>C405DSOCMSTRINGMULTIPLE</td><td>out</td><td>CELL_S[1].OUT_TEST[2]</td></tr>

<tr><td>C405DSOCMU0ATTR</td><td>out</td><td>CELL_S[2].OUT_TEST[2]</td></tr>

<tr><td>ISOCMBRAMEN</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[13]</td></tr>

<tr><td>ISOCMBRAMEVENWRITEEN</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>ISOCMBRAMODDWRITEEN</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS[28]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS[27]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMRDABUS[26]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS[25]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS[24]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS[23]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[22]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[21]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[20]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[19]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[18]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRB[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[17]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRB[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[16]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRB[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[15]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRB[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS[14]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS[13]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS[12]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS[11]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS[10]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS[9]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS[8]</td><td>out</td><td>CELL_S[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[28]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[27]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[26]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_BEL[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[25]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_BEL[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[24]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_BEL[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[23]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_BEL[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[22]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_BEL[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[21]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_BEL[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[20]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_BEL[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[19]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[18]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRA[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[17]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRA[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[16]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[15]</td><td>out</td><td>CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS[14]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRABUS[13]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRABUS[12]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRABUS[11]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS[10]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS[9]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS[8]</td><td>out</td><td>CELL_S[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[31]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[30]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[29]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[28]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[27]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[26]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[25]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[24]</td><td>out</td><td>CELL_S[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[23]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[22]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[21]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[20]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[19]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[18]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[17]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[16]</td><td>out</td><td>CELL_S[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[15]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[14]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[13]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[12]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[11]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[10]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[9]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[8]</td><td>out</td><td>CELL_S[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[7]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[6]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[5]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[4]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[3]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[2]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[1]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS[0]</td><td>out</td><td>CELL_S[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>ISOCMRDADDRVALID</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405ISOCMCACHEABLE</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405ISOCMCONTEXTSYNC</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>C405ISOCMU0ATTR</td><td>out</td><td>CELL_S[0].OUT_TEST[4]</td></tr>

<tr><td>C405APUDCDFULL</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDHOLD</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[31]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[30]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[29]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[28]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[27]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[26]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[25]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[24]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[23]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[22]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[21]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[20]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[19]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[18]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[17]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[16]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[15]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[14]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[13]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[12]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[11]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[10]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[9]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[8]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[7]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[6]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[5]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[4]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[3]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[2]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[1]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION[0]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXEFLUSH</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXEHOLD</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[31]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXELOADDBUS[30]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXELOADDBUS[29]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXELOADDBUS[28]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXELOADDBUS[27]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[26]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[25]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[24]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[23]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[22]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[21]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[20]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[19]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[18]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[17]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[16]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[15]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[14]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[13]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[12]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[11]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[10]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[9]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[8]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[7]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[6]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[5]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[4]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDBUS[3]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[3]</td></tr>

<tr><td>C405APUEXELOADDBUS[2]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[2]</td></tr>

<tr><td>C405APUEXELOADDBUS[1]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[1]</td></tr>

<tr><td>C405APUEXELOADDBUS[0]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[0]</td></tr>

<tr><td>C405APUEXELOADDVALID</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[31]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERADATA[30]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERADATA[29]</td><td>out</td><td>CELL_E[1].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERADATA[28]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERADATA[27]</td><td>out</td><td>CELL_E[0].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERADATA[26]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[25]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[24]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[23]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[22]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[21]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[20]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[19]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[18]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[17]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[16]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[15]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[14]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[13]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[12]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[11]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[10]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[9]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[8]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[7]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[6]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[5]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[4]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[3]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[2]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERADATA[1]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[4]</td></tr>

<tr><td>C405APUEXERADATA[0]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[5]</td></tr>

<tr><td>C405APUEXERBDATA[31]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXERBDATA[30]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUEXERBDATA[29]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXERBDATA[28]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUEXERBDATA[27]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXERBDATA[26]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[25]</td><td>out</td><td>CELL_E[15].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[24]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[23]</td><td>out</td><td>CELL_E[14].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[22]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[21]</td><td>out</td><td>CELL_E[13].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[20]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[19]</td><td>out</td><td>CELL_E[12].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[18]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[17]</td><td>out</td><td>CELL_E[11].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[16]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[15]</td><td>out</td><td>CELL_E[10].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[14]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[13]</td><td>out</td><td>CELL_E[9].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[12]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[11]</td><td>out</td><td>CELL_E[8].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[10]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[9]</td><td>out</td><td>CELL_E[7].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[8]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[7]</td><td>out</td><td>CELL_E[6].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[6]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[5]</td><td>out</td><td>CELL_E[5].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[4]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[3]</td><td>out</td><td>CELL_E[4].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[2]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXERBDATA[1]</td><td>out</td><td>CELL_E[3].OUT_FAN_BEL[6]</td></tr>

<tr><td>C405APUEXERBDATA[0]</td><td>out</td><td>CELL_E[2].OUT_FAN_BEL[7]</td></tr>

<tr><td>C405APUEXEWDCNT[1]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUEXEWDCNT[0]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUMSRFE[1]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUMSRFE[0]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBBYTEEN[3]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUWBBYTEEN[2]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBBYTEEN[1]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUWBBYTEEN[0]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBENDIAN</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUWBFLUSH</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405APUWBHOLD</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>C405APUXERCA</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[15]</td></tr>

<tr><td>C405LSSDDIAGABISTDONE</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>C405LSSDDIAGOUT</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>C405LSSDSCANOUT[9]</td><td>out</td><td>CELL_S[6].OUT_TEST[2]</td></tr>

<tr><td>C405LSSDSCANOUT[8]</td><td>out</td><td>CELL_S[6].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT[7]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405LSSDSCANOUT[6]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405LSSDSCANOUT[5]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405LSSDSCANOUT[4]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405LSSDSCANOUT[3]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>C405LSSDSCANOUT[2]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>C405LSSDSCANOUT[1]</td><td>out</td><td>CELL_S[2].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT[0]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTCLKINACTO</td><td>out</td><td>CELL_W[1].OUT_TEST[0]</td></tr>

<tr><td>TSTCPUCLKENO</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTCPUCLKO</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRACKO</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[31]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[30]</td><td>out</td><td>CELL_E[7].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[29]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[28]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[27]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[26]</td><td>out</td><td>CELL_E[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[25]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[24]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[23]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[22]</td><td>out</td><td>CELL_E[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[21]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[20]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[19]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[18]</td><td>out</td><td>CELL_E[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[17]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[16]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[15]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[14]</td><td>out</td><td>CELL_E[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[13]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[12]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[11]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[10]</td><td>out</td><td>CELL_E[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[9]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[8]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[7]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[6]</td><td>out</td><td>CELL_E[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[5]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[4]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDCRBUSO[3]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDCRBUSO[2]</td><td>out</td><td>CELL_E[0].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO[1]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDCRBUSO[0]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABORTOPO</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABORTREQO</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[29]</td><td>out</td><td>CELL_E[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[28]</td><td>out</td><td>CELL_E[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[27]</td><td>out</td><td>CELL_E[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[26]</td><td>out</td><td>CELL_E[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[25]</td><td>out</td><td>CELL_E[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[24]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[23]</td><td>out</td><td>CELL_N[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO[22]</td><td>out</td><td>CELL_N[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMABUSO[21]</td><td>out</td><td>CELL_N[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO[20]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABUSO[19]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[18]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[17]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[16]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[15]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[14]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[13]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[12]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMABUSO[11]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABUSO[10]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[9]</td><td>out</td><td>CELL_N[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[8]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMABUSO[7]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMABUSO[6]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMABUSO[5]</td><td>out</td><td>CELL_N[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[4]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMABUSO[3]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[2]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[1]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMABUSO[0]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMBYTEENO[3]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO[2]</td><td>out</td><td>CELL_E[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO[1]</td><td>out</td><td>CELL_E[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO[0]</td><td>out</td><td>CELL_E[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMDBUSO[7]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMDBUSO[6]</td><td>out</td><td>CELL_E[9].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO[5]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMDBUSO[4]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMDBUSO[3]</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMDBUSO[2]</td><td>out</td><td>CELL_E[8].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO[1]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMDBUSO[0]</td><td>out</td><td>CELL_E[8].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMDCRACKO</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMHOLDO</td><td>out</td><td>CELL_E[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMLOADREQO</td><td>out</td><td>CELL_E[9].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMSTOREREQO</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMWAITO</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[31]</td><td>out</td><td>CELL_N[3].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[30]</td><td>out</td><td>CELL_N[2].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[29]</td><td>out</td><td>CELL_N[1].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[28]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[27]</td><td>out</td><td>CELL_N[6].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[26]</td><td>out</td><td>CELL_N[6].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[25]</td><td>out</td><td>CELL_N[5].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[24]</td><td>out</td><td>CELL_N[5].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[23]</td><td>out</td><td>CELL_N[4].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[22]</td><td>out</td><td>CELL_N[4].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[21]</td><td>out</td><td>CELL_N[3].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[20]</td><td>out</td><td>CELL_N[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[19]</td><td>out</td><td>CELL_N[2].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[18]</td><td>out</td><td>CELL_N[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[17]</td><td>out</td><td>CELL_N[1].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[16]</td><td>out</td><td>CELL_N[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[15]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[14]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[13]</td><td>out</td><td>CELL_N[6].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[12]</td><td>out</td><td>CELL_N[6].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[11]</td><td>out</td><td>CELL_N[5].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[10]</td><td>out</td><td>CELL_N[5].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[9]</td><td>out</td><td>CELL_N[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[8]</td><td>out</td><td>CELL_N[4].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[7]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[6]</td><td>out</td><td>CELL_N[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[5]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[4]</td><td>out</td><td>CELL_N[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[3]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[2]</td><td>out</td><td>CELL_N[1].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[1]</td><td>out</td><td>CELL_N[0].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTDSOCMWRDBUSO[0]</td><td>out</td><td>CELL_N[6].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDO</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABORTO</td><td>out</td><td>CELL_S[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMABUSO[29]</td><td>out</td><td>CELL_S[0].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMABUSO[28]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[27]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[26]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[25]</td><td>out</td><td>CELL_S[7].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[24]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMABUSO[23]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMABUSO[22]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMABUSO[21]</td><td>out</td><td>CELL_S[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[20]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[19]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[18]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[17]</td><td>out</td><td>CELL_S[5].OUT_SEC_BEL[15]</td></tr>

<tr><td>TSTISOCMABUSO[16]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[15]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[14]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[13]</td><td>out</td><td>CELL_S[4].OUT_SEC_BEL[15]</td></tr>

<tr><td>TSTISOCMABUSO[12]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[11]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[10]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[14]</td></tr>

<tr><td>TSTISOCMABUSO[9]</td><td>out</td><td>CELL_S[3].OUT_SEC_BEL[15]</td></tr>

<tr><td>TSTISOCMABUSO[8]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMABUSO[7]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMABUSO[6]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[5]</td><td>out</td><td>CELL_S[2].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[4]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMABUSO[3]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMABUSO[2]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[12]</td></tr>

<tr><td>TSTISOCMABUSO[1]</td><td>out</td><td>CELL_S[1].OUT_SEC_BEL[13]</td></tr>

<tr><td>TSTISOCMABUSO[0]</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMHOLDO</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMICUREADYO</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[63]</td><td>out</td><td>CELL_W[5].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO[62]</td><td>out</td><td>CELL_W[4].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[61]</td><td>out</td><td>CELL_W[4].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO[60]</td><td>out</td><td>CELL_W[3].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[59]</td><td>out</td><td>CELL_W[3].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[58]</td><td>out</td><td>CELL_W[2].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[57]</td><td>out</td><td>CELL_W[2].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[56]</td><td>out</td><td>CELL_W[1].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[55]</td><td>out</td><td>CELL_W[1].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[54]</td><td>out</td><td>CELL_W[0].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO[53]</td><td>out</td><td>CELL_W[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO[52]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[51]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[50]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[49]</td><td>out</td><td>CELL_W[15].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[48]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[47]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[46]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[45]</td><td>out</td><td>CELL_W[14].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[44]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[43]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[42]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[41]</td><td>out</td><td>CELL_W[13].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[40]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[39]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[38]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[37]</td><td>out</td><td>CELL_W[12].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[36]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[35]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[34]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[33]</td><td>out</td><td>CELL_W[11].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[32]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[31]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[30]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[29]</td><td>out</td><td>CELL_W[10].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[28]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[27]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[26]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[25]</td><td>out</td><td>CELL_W[9].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[24]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[23]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[22]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[21]</td><td>out</td><td>CELL_W[8].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[20]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[19]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[18]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[17]</td><td>out</td><td>CELL_W[7].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[16]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[15]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[14]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[13]</td><td>out</td><td>CELL_W[6].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[12]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[11]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[10]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[9]</td><td>out</td><td>CELL_W[5].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[8]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[7]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[6]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[5]</td><td>out</td><td>CELL_W[4].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOCMRDATAO[4]</td><td>out</td><td>CELL_W[3].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO[3]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDATAO[2]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMRDATAO[1]</td><td>out</td><td>CELL_W[3].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMRDATAO[0]</td><td>out</td><td>CELL_W[2].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDDVALIDO[1]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTISOCMRDDVALIDO[0]</td><td>out</td><td>CELL_W[2].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTISOCMREQPENDO</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTISOCMXLATEVALIDO</td><td>out</td><td>CELL_S[0].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTISOPFWDO</td><td>out</td><td>CELL_E[5].OUT_TEST[4]</td></tr>

<tr><td>TSTJTAGENO</td><td>out</td><td>CELL_W[0].OUT_TEST[0]</td></tr>

<tr><td>TSTOCMCOMPLETEO</td><td>out</td><td>CELL_E[6].OUT_TEST[2]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEO</td><td>out</td><td>CELL_W[5].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[31]</td><td>out</td><td>CELL_E[4].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[30]</td><td>out</td><td>CELL_E[4].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[29]</td><td>out</td><td>CELL_E[3].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[28]</td><td>out</td><td>CELL_E[3].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[27]</td><td>out</td><td>CELL_E[2].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[26]</td><td>out</td><td>CELL_E[2].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[25]</td><td>out</td><td>CELL_E[1].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[24]</td><td>out</td><td>CELL_E[1].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[23]</td><td>out</td><td>CELL_E[0].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO[22]</td><td>out</td><td>CELL_E[0].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO[21]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[20]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[19]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[18]</td><td>out</td><td>CELL_E[15].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTRDDBUSO[17]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[16]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[15]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[14]</td><td>out</td><td>CELL_E[14].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTRDDBUSO[13]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[12]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[11]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[10]</td><td>out</td><td>CELL_E[13].OUT_SEC_BEL[11]</td></tr>

<tr><td>TSTRDDBUSO[9]</td><td>out</td><td>CELL_E[12].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO[8]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[7]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[6]</td><td>out</td><td>CELL_E[12].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[5]</td><td>out</td><td>CELL_E[11].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO[4]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRDDBUSO[3]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRDDBUSO[2]</td><td>out</td><td>CELL_E[11].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRDDBUSO[1]</td><td>out</td><td>CELL_E[10].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO[0]</td><td>out</td><td>CELL_E[10].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTRESETCHIPO</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTRESETCOREO</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[9]</td></tr>

<tr><td>TSTRESETSYSO</td><td>out</td><td>CELL_W[0].OUT_SEC_BEL[8]</td></tr>

<tr><td>TSTTIMERENO</td><td>out</td><td>CELL_W[1].OUT_SEC_BEL[10]</td></tr>

<tr><td>TSTTRSTNEGO</td><td>out</td><td>CELL_W[12].OUT_TEST[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_W[0].IMUX_CLK_OPTINV[1]</td><td>PPC405.PLBCLK</td></tr>

<tr><td>CELL_W[0].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405DETERMINISTICMULT</td></tr>

<tr><td>CELL_W[0].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[30]</td></tr>

<tr><td>CELL_W[0].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[31]</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[60]</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[60]</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETCHIPI</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMREQPENDI</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[61]</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[61]</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTCPUCLKI</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[62]</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[62]</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[11]</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[63]</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[63]</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMXLATEVALIDI</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[60]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[61]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[62]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[63]</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[4]</td><td>PPC405.C405RSTCHIPRESETREQ</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[5]</td><td>PPC405.C405RSTCORERESETREQ</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[6]</td><td>PPC405.C405CPMTIMERIRQ</td></tr>

<tr><td>CELL_W[0].OUT_FAN_BEL[7]</td><td>PPC405.C405CPMTIMERRESETREQ</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[8]</td><td>PPC405.TSTRESETSYSO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTRESETCOREO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTRESETCHIPO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[26]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[21]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[7]</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBFULL</td></tr>

<tr><td>CELL_W[0].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBCOMPLETE</td></tr>

<tr><td>CELL_W[0].OUT_TEST[0]</td><td>PPC405.TSTJTAGENO</td></tr>

<tr><td>CELL_W[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[53]</td></tr>

<tr><td>CELL_W[0].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[54]</td></tr>

<tr><td>CELL_W[1].IMUX_CE_OPTINV[0]</td><td>PPC405.CPMC405CPUCLKEN</td></tr>

<tr><td>CELL_W[1].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405DISOPERANDFWD</td></tr>

<tr><td>CELL_W[1].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405MMUEN</td></tr>

<tr><td>CELL_W[1].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[29]</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[56]</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[56]</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405DEBUGHALT</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[0]</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[57]</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[57]</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTCLKINACTI</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[1]</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[58]</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[58]</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[12]</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[59]</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[59]</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMICUREADYI</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[56]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[57]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[58]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[59]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUREQUEST</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUPRIORITY[0]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUPRIORITY[1]</td></tr>

<tr><td>CELL_W[1].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABORT</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[8]</td><td>PPC405.TSTCPUCLKO</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[9]</td><td>PPC405.TSTCPUCLKENO</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTTIMERENO</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[27]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[22]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[8]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[0]</td></tr>

<tr><td>CELL_W[1].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBDCURNW</td></tr>

<tr><td>CELL_W[1].OUT_TEST[0]</td><td>PPC405.TSTCLKINACTO</td></tr>

<tr><td>CELL_W[1].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[55]</td></tr>

<tr><td>CELL_W[1].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[56]</td></tr>

<tr><td>CELL_W[2].IMUX_CE_OPTINV[0]</td><td>PPC405.CPMC405TIMERCLKEN</td></tr>

<tr><td>CELL_W[2].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[26]</td></tr>

<tr><td>CELL_W[2].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[27]</td></tr>

<tr><td>CELL_W[2].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[28]</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[52]</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[52]</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405UNCONDDEBUGEVENT</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[3]</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[53]</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[53]</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMHOLDI</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[4]</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[54]</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[54]</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[13]</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[55]</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[55]</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[2]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[52]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[53]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[54]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[55]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUGUARDED</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUWRITETHRU</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[6]</td><td>PPC405.C405DBGWBIAR[11]</td></tr>

<tr><td>CELL_W[2].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGWBIAR[12]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDDVALIDO[1]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDDVALIDO[0]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMHOLDO</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[28]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABORT</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUPRIORITY[1]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUPRIORITY[0]</td></tr>

<tr><td>CELL_W[2].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUREQUEST</td></tr>

<tr><td>CELL_W[2].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[0]</td></tr>

<tr><td>CELL_W[2].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[57]</td></tr>

<tr><td>CELL_W[2].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[58]</td></tr>

<tr><td>CELL_W[3].IMUX_CLK_OPTINV[0]</td><td>PPC405.CPMC405TIMERTICK</td></tr>

<tr><td>CELL_W[3].IMUX_CE_OPTINV[0]</td><td>PPC405.CPMC405JTAGCLKEN</td></tr>

<tr><td>CELL_W[3].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[23]</td></tr>

<tr><td>CELL_W[3].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[24]</td></tr>

<tr><td>CELL_W[3].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[25]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[48]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[48]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI[0]</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[7]</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[49]</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[49]</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[14]</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[50]</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[50]</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI[5]</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[51]</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[51]</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[6]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[48]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[49]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[50]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[51]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUBE[4]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUBE[5]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUBE[6]</td></tr>

<tr><td>CELL_W[3].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUBE[7]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[3]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[2]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[1]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[11]</td><td>PPC405.C405DBGWBIAR[29]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[16]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[15]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[14]</td></tr>

<tr><td>CELL_W[3].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[13]</td></tr>

<tr><td>CELL_W[3].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[4]</td></tr>

<tr><td>CELL_W[3].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[59]</td></tr>

<tr><td>CELL_W[3].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO[60]</td></tr>

<tr><td>CELL_W[4].IMUX_TI_OPTINV[0]</td><td>PPC405.MCBCPUCLKEN</td></tr>

<tr><td>CELL_W[4].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[20]</td></tr>

<tr><td>CELL_W[4].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[21]</td></tr>

<tr><td>CELL_W[4].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEC405PVR[22]</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[44]</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[44]</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405EXTBUSHOLDACK</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[9]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[45]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[45]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI[1]</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[10]</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[46]</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[46]</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[15]</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[47]</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[47]</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[8]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[44]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[45]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[46]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[47]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[28]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[29]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[30]</td></tr>

<tr><td>CELL_W[4].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[31]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[8]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[7]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[6]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[5]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[18]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[17]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[29]</td></tr>

<tr><td>CELL_W[4].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[28]</td></tr>

<tr><td>CELL_W[4].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[61]</td></tr>

<tr><td>CELL_W[4].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO[62]</td></tr>

<tr><td>CELL_W[5].IMUX_TI_OPTINV[0]</td><td>PPC405.MCBJTAGEN</td></tr>

<tr><td>CELL_W[5].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[18]</td></tr>

<tr><td>CELL_W[5].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[19]</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[40]</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[40]</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUWRDACK</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[16]</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[41]</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[41]</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[2]</td><td>PPC405.CPMC405CORECLKINACTIVE</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[11]</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[42]</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[42]</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTRESETCOREI</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[12]</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[43]</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[43]</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[0]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[40]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[41]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[42]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[43]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[24]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[25]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[26]</td></tr>

<tr><td>CELL_W[5].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[27]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[12]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[11]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[10]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[9]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[27]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[26]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[25]</td></tr>

<tr><td>CELL_W[5].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[24]</td></tr>

<tr><td>CELL_W[5].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO[63]</td></tr>

<tr><td>CELL_W[5].OUT_TEST[2]</td><td>PPC405.TSTPLBSAMPLECYCLEO</td></tr>

<tr><td>CELL_W[6].IMUX_TI_OPTINV[0]</td><td>PPC405.MCBTIMEREN</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[36]</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[36]</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR[1]</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[1]</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMABUSI[15]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[37]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[37]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR[2]</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTPLBSAMPLECYCLEI</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[38]</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[38]</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR[3]</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[13]</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[39]</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[39]</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCURDDACK</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[14]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[36]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[37]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[38]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[39]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[20]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[21]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[22]</td></tr>

<tr><td>CELL_W[6].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[23]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[16]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[15]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[14]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[13]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[23]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[22]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[21]</td></tr>

<tr><td>CELL_W[6].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[20]</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[32]</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[32]</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUADDRACK</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[2]</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[33]</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[33]</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCUSSIZE1</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[16]</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[34]</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[34]</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCUBUSY</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[17]</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[35]</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[35]</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCUERR</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[18]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[32]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[33]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[34]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[35]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[16]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[17]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[18]</td></tr>

<tr><td>CELL_W[7].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[19]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[20]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[19]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[18]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[17]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[19]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[18]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[17]</td></tr>

<tr><td>CELL_W[7].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[16]</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[28]</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[28]</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICUADDRACK</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[3]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[29]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[29]</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICUSSIZE1</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[19]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[30]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[30]</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICUBUSY</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[20]</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[31]</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[31]</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICUERR</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[21]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[28]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[29]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[30]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[31]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[12]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[13]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[14]</td></tr>

<tr><td>CELL_W[8].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[15]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[24]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[23]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[22]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[21]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[15]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[14]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[13]</td></tr>

<tr><td>CELL_W[8].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[12]</td></tr>

<tr><td>CELL_W[9].IMUX_CLK_OPTINV[0]</td><td>PPC405.CPMC405CLOCK</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[24]</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[24]</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR[1]</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI[4]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[25]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[25]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR[2]</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[22]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[26]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[26]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR[3]</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI[23]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[27]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[27]</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICURDDACK</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI[24]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[24]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[25]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[26]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[27]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[8]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[9]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[10]</td></tr>

<tr><td>CELL_W[9].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[11]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[28]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[27]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[26]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[25]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[11]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[10]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[9]</td></tr>

<tr><td>CELL_W[9].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[8]</td></tr>

<tr><td>CELL_W[10].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[15]</td></tr>

<tr><td>CELL_W[10].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[16]</td></tr>

<tr><td>CELL_W[10].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[17]</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[20]</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[20]</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[2]</td><td>PPC405.EICC405CRITINPUTIRQ</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI[27]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[21]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[21]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[5]</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI[28]</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[22]</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[22]</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI[25]</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[23]</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[23]</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI[26]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[20]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[21]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[22]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[23]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[4]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[5]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[6]</td></tr>

<tr><td>CELL_W[10].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[7]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[32]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[31]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[30]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[29]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[7]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[6]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[5]</td></tr>

<tr><td>CELL_W[10].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[4]</td></tr>

<tr><td>CELL_W[11].IMUX_SR_OPTINV[0]</td><td>PPC405.RSTC405RESETCHIP</td></tr>

<tr><td>CELL_W[11].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[12]</td></tr>

<tr><td>CELL_W[11].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[13]</td></tr>

<tr><td>CELL_W[11].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[14]</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[16]</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[16]</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETSYSI</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[17]</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[17]</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[6]</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[18]</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[18]</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI[29]</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[19]</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[19]</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABORTI</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[16]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[17]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[18]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[19]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUABUS[0]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUABUS[1]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUABUS[2]</td></tr>

<tr><td>CELL_W[11].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUABUS[3]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[36]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[35]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[34]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[33]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUABUS[3]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUABUS[2]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUABUS[1]</td></tr>

<tr><td>CELL_W[11].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUABUS[0]</td></tr>

<tr><td>CELL_W[12].IMUX_SR_OPTINV[0]</td><td>PPC405.RSTC405RESETCORE</td></tr>

<tr><td>CELL_W[12].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[9]</td></tr>

<tr><td>CELL_W[12].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[10]</td></tr>

<tr><td>CELL_W[12].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[11]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[12]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[12]</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTJTAGENI</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[13]</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[13]</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[7]</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[14]</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[14]</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[2]</td><td>PPC405.JTGC405TRSTNEG</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[15]</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[15]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[12]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[13]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[14]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[15]</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUSIZE2</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUU0ATTR</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUCACHEABLE</td></tr>

<tr><td>CELL_W[12].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGWBIAR[19]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[40]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[39]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[38]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[37]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[12]</td><td>PPC405.C405PLBICUCACHEABLE</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[13]</td><td>PPC405.C405PLBICUU0ATTR</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[14]</td><td>PPC405.C405PLBICUSIZE[3]</td></tr>

<tr><td>CELL_W[12].OUT_SEC_BEL[15]</td><td>PPC405.C405PLBICUSIZE[2]</td></tr>

<tr><td>CELL_W[12].OUT_TEST[0]</td><td>PPC405.TSTTRSTNEGO</td></tr>

<tr><td>CELL_W[13].IMUX_SR_OPTINV[0]</td><td>PPC405.RSTC405RESETSYS</td></tr>

<tr><td>CELL_W[13].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[6]</td></tr>

<tr><td>CELL_W[13].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[7]</td></tr>

<tr><td>CELL_W[13].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[8]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[8]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[8]</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTTIMERENI</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[9]</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[9]</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[8]</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[10]</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[10]</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[11]</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[11]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[8]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[9]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[10]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[11]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[4]</td><td>PPC405.C405PLBDCUBE[0]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[5]</td><td>PPC405.C405PLBDCUBE[1]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[6]</td><td>PPC405.C405PLBDCUBE[2]</td></tr>

<tr><td>CELL_W[13].OUT_FAN_BEL[7]</td><td>PPC405.C405PLBDCUBE[3]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[44]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[43]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[42]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[41]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[23]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[9]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[2]</td></tr>

<tr><td>CELL_W[13].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[1]</td></tr>

<tr><td>CELL_W[14].IMUX_TI_OPTINV[0]</td><td>PPC405.MCPPCRST</td></tr>

<tr><td>CELL_W[14].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[3]</td></tr>

<tr><td>CELL_W[14].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[4]</td></tr>

<tr><td>CELL_W[14].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEC405PVR[5]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[4]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[4]</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTCPUCLKENI</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[5]</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[5]</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[9]</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[6]</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[6]</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[7]</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[7]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[4]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[5]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[6]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[7]</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[4]</td><td>PPC405.C405RSTSYSRESETREQ</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[5]</td><td>PPC405.C405CPMCORESLEEPREQ</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[6]</td><td>PPC405.C405XXXMACHINECHECK</td></tr>

<tr><td>CELL_W[14].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGLOADDATAONAPUDBUS</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[48]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[47]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[46]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[45]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[24]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[10]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[4]</td></tr>

<tr><td>CELL_W[14].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[3]</td></tr>

<tr><td>CELL_W[15].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405PVR[0]</td></tr>

<tr><td>CELL_W[15].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405PVR[1]</td></tr>

<tr><td>CELL_W[15].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEC405PVR[2]</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[0]</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[0]</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[2]</td><td>PPC405.EICC405EXTINPUTIRQ</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[1]</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[1]</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI[10]</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[2]</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[2]</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS[3]</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS[3]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[0]</td><td>PPC405.C405PLBDCUWRDBUS[0]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[1]</td><td>PPC405.C405PLBDCUWRDBUS[1]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[2]</td><td>PPC405.C405PLBDCUWRDBUS[2]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[3]</td><td>PPC405.C405PLBDCUWRDBUS[3]</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[4]</td><td>PPC405.C405CPMMSRCE</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[5]</td><td>PPC405.C405CPMMSREE</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[6]</td><td>PPC405.C405DBGMSRWE</td></tr>

<tr><td>CELL_W[15].OUT_FAN_BEL[7]</td><td>PPC405.C405DBGSTOPACK</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMRDATAO[52]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMRDATAO[51]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMRDATAO[50]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMRDATAO[49]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[12]</td><td>PPC405.C405DBGWBIAR[25]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[13]</td><td>PPC405.C405DBGWBIAR[20]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[14]</td><td>PPC405.C405DBGWBIAR[6]</td></tr>

<tr><td>CELL_W[15].OUT_SEC_BEL[15]</td><td>PPC405.C405DBGWBIAR[5]</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDAPUOP</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[21]</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[14]</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[0]</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[8]</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDCREN</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[22]</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[15]</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[1]</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[9]</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDFORCEALGN</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[14]</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[11]</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[21]</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[3]</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDFORCEBESTEERING</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[15]</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[12]</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[22]</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[4]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDFULL</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDHOLD</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[0]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[1]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXELOADDBUS[28]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXELOADDBUS[29]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERADATA[27]</td></tr>

<tr><td>CELL_E[0].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERADATA[28]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[1]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[0]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRACKO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[25]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[21]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[5]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[14]</td><td>PPC405.C405APUEXERBDATA[28]</td></tr>

<tr><td>CELL_E[0].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXERBDATA[27]</td></tr>

<tr><td>CELL_E[0].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[2]</td></tr>

<tr><td>CELL_E[0].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[22]</td></tr>

<tr><td>CELL_E[0].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[23]</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDFPUOP</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[23]</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[16]</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[2]</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[10]</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDGPRWRITE</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[24]</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[17]</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[3]</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[11]</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTBYTE</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[16]</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[13]</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[23]</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[5]</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLDSTDW</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[17]</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[14]</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[24]</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[6]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[2]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[3]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[4]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[5]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXELOADDBUS[30]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXELOADDBUS[31]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERADATA[29]</td></tr>

<tr><td>CELL_E[1].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERADATA[30]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[5]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[4]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[3]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[26]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[22]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[6]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[14]</td><td>PPC405.C405APUEXERBDATA[30]</td></tr>

<tr><td>CELL_E[1].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXERBDATA[29]</td></tr>

<tr><td>CELL_E[1].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[6]</td></tr>

<tr><td>CELL_E[1].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[24]</td></tr>

<tr><td>CELL_E[1].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[25]</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDLDSTHW</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[25]</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[18]</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[4]</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[12]</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDLDSTQW</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[26]</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[19]</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[5]</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[13]</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTWD</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[18]</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[15]</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[25]</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[7]</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLOAD</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[19]</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[16]</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[26]</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[8]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[6]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[7]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[8]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[9]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXELOADDVALID</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[0]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERADATA[31]</td></tr>

<tr><td>CELL_E[2].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[0]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[9]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[8]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[7]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[27]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[23]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[7]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[14]</td><td>PPC405.C405APUEXEWDCNT[0]</td></tr>

<tr><td>CELL_E[2].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXERBDATA[31]</td></tr>

<tr><td>CELL_E[2].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[10]</td></tr>

<tr><td>CELL_E[2].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[26]</td></tr>

<tr><td>CELL_E[2].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[27]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDPRIVOP</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT[27]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[20]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[6]</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[14]</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDRAEN</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT[28]</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[21]</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI[7]</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[15]</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDRBEN</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[20]</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[17]</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[27]</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[9]</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDSTORE</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN[21]</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[18]</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[28]</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[10]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[10]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[11]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[12]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[13]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[1]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[2]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[1]</td></tr>

<tr><td>CELL_E[3].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[2]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[13]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[12]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[11]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[28]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[24]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[8]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[14]</td><td>PPC405.C405APUMSRFE[0]</td></tr>

<tr><td>CELL_E[3].OUT_SEC_BEL[15]</td><td>PPC405.C405APUEXEWDCNT[1]</td></tr>

<tr><td>CELL_E[3].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[14]</td></tr>

<tr><td>CELL_E[3].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[28]</td></tr>

<tr><td>CELL_E[3].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[29]</td></tr>

<tr><td>CELL_E[4].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEC405APUDIVEN</td></tr>

<tr><td>CELL_E[4].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEC405APUPRESENT</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDTRAPBE</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[22]</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[19]</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[29]</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[11]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDTRAPLE</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[23]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[20]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[30]</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[12]</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[29]</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[22]</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRABUSI[8]</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[16]</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[30]</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[23]</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRABUSI[9]</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[17]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[14]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[15]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[16]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[17]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[3]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[4]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[3]</td></tr>

<tr><td>CELL_E[4].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[4]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[17]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[16]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[15]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[29]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[25]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[9]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBBYTEEN[0]</td></tr>

<tr><td>CELL_E[4].OUT_SEC_BEL[15]</td><td>PPC405.C405APUMSRFE[1]</td></tr>

<tr><td>CELL_E[4].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[18]</td></tr>

<tr><td>CELL_E[4].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO[30]</td></tr>

<tr><td>CELL_E[4].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO[31]</td></tr>

<tr><td>CELL_E[5].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEUTLBTAP1</td></tr>

<tr><td>CELL_E[5].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEUTLBTAP2</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDUPDATE</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[24]</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[21]</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[31]</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[13]</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDVALIDOP</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[25]</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[22]</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRREADI</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[14]</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[31]</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[24]</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[0]</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[18]</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXEXERCA</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[25]</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[1]</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[19]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[18]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[19]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[20]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[21]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[5]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[6]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[5]</td></tr>

<tr><td>CELL_E[5].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[6]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[21]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[20]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[19]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[0]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[26]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[10]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBBYTEEN[2]</td></tr>

<tr><td>CELL_E[5].OUT_SEC_BEL[15]</td><td>PPC405.C405APUWBBYTEEN[1]</td></tr>

<tr><td>CELL_E[5].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[22]</td></tr>

<tr><td>CELL_E[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMHOLDO</td></tr>

<tr><td>CELL_E[5].OUT_TEST[4]</td><td>PPC405.TSTISOPFWDO</td></tr>

<tr><td>CELL_E[6].IMUX_TI_OPTINV[0]</td><td>PPC405.TIERAMTAP1</td></tr>

<tr><td>CELL_E[6].IMUX_TI_OPTINV[1]</td><td>PPC405.TIERAMTAP2</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDXERCAEN</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[26]</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[23]</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRWRITEI</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[15]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDXEROVEN</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[27]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[24]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[0]</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[16]</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXEXEROV</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[26]</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[2]</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[20]</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[0]</td><td>PPC405.APUC405FPUEXCEPTION</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[27]</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[3]</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[21]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[22]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[23]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[24]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[25]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[7]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[8]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[7]</td></tr>

<tr><td>CELL_E[6].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[8]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[25]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[24]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[23]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[1]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[27]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[11]</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBENDIAN</td></tr>

<tr><td>CELL_E[6].OUT_SEC_BEL[15]</td><td>PPC405.C405APUWBBYTEEN[3]</td></tr>

<tr><td>CELL_E[6].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[26]</td></tr>

<tr><td>CELL_E[6].OUT_TEST[2]</td><td>PPC405.TSTOCMCOMPLETEO</td></tr>

<tr><td>CELL_E[7].IMUX_TI_OPTINV[0]</td><td>PPC405.TIETAGTAP1</td></tr>

<tr><td>CELL_E[7].IMUX_TI_OPTINV[1]</td><td>PPC405.TIETAGTAP2</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXCEPTION</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[28]</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[25]</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[1]</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[17]</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXEBLOCKINGMCO</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[29]</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[26]</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[2]</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[18]</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[0]</td><td>PPC405.APUC405LWBLDDEPEND</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[28]</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[4]</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[22]</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[0]</td><td>PPC405.APUC405SLEEPREQ</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[29]</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[5]</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[23]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[26]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[27]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[2]</td><td>PPC405.C405APUDCDINSTRUCTION[28]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[3]</td><td>PPC405.C405APUDCDINSTRUCTION[29]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[9]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[10]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[9]</td></tr>

<tr><td>CELL_E[7].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[10]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[8]</td><td>PPC405.TSTDCRBUSO[29]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[9]</td><td>PPC405.TSTDCRBUSO[28]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[27]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[2]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[28]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[12]</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[14]</td><td>PPC405.C405APUWBHOLD</td></tr>

<tr><td>CELL_E[7].OUT_SEC_BEL[15]</td><td>PPC405.C405APUWBFLUSH</td></tr>

<tr><td>CELL_E[7].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO[30]</td></tr>

<tr><td>CELL_E[8].IMUX_TI_OPTINV[0]</td><td>PPC405.TESTSELI</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXEBUSY</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405ACK</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI[30]</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[6]</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[25]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR[0]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[30]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI[31]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[3]</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[19]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECR[1]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN[31]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[27]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[4]</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[20]</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[0]</td><td>PPC405.APUC405WBLDDEPEND</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRACKI</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[28]</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[24]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[0]</td><td>PPC405.C405APUDCDINSTRUCTION[30]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[1]</td><td>PPC405.C405APUDCDINSTRUCTION[31]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXEFLUSH</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXEHOLD</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[11]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[12]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[11]</td></tr>

<tr><td>CELL_E[8].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[12]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMDBUSO[1]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMDBUSO[0]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[10]</td><td>PPC405.TSTDCRBUSO[31]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMBYTEENO[3]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[29]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[13]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[0]</td></tr>

<tr><td>CELL_E[8].OUT_SEC_BEL[15]</td><td>PPC405.C405APUXERCA</td></tr>

<tr><td>CELL_E[8].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO[2]</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECR[2]</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[0]</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMCOMPLETEI</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[7]</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[26]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR[3]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[1]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOPFWDI</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[8]</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[27]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECRFIELD[0]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[0]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[29]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[5]</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[21]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXECRFIELD[1]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[1]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI[30]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[6]</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[22]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[0]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[1]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[2]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[3]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[13]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[14]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[13]</td></tr>

<tr><td>CELL_E[9].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[14]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMDBUSO[5]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMDBUSO[4]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMDBUSO[3]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMLOADREQO</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[30]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[14]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[2]</td></tr>

<tr><td>CELL_E[9].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[1]</td></tr>

<tr><td>CELL_E[9].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO[6]</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECRFIELD[2]</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[2]</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMHOLDI</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI[10]</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI[29]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXELDDEPEND</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[3]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[0]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI[7]</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[23]</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXENONBLOCKINGMCO</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[2]</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI[31]</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDCRACKI</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[24]</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[0]</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[3]</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[9]</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[28]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[4]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[5]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[6]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[7]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[15]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[16]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[15]</td></tr>

<tr><td>CELL_E[10].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[16]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[0]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMDCRACKO</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMDBUSO[7]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMSTOREREQO</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRDBUSOUT[31]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[15]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[4]</td></tr>

<tr><td>CELL_E[10].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[3]</td></tr>

<tr><td>CELL_E[10].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO[1]</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[1]</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[4]</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[1]</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABORTOPI</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[25]</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[2]</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[5]</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[2]</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABORTREQI</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[26]</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[3]</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[4]</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[11]</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[0]</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[4]</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[5]</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[12]</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[1]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[8]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[9]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[10]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[11]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[17]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[18]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[17]</td></tr>

<tr><td>CELL_E[11].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[18]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[4]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[3]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[2]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMWAITO</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRREAD</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[16]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[6]</td></tr>

<tr><td>CELL_E[11].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[5]</td></tr>

<tr><td>CELL_E[11].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO[5]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[5]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[6]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[3]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[0]</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[27]</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[6]</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[7]</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[4]</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[1]</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[28]</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[7]</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[6]</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[13]</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[2]</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[8]</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[7]</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[14]</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI[3]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[12]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[13]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[14]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[15]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[19]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[20]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[19]</td></tr>

<tr><td>CELL_E[12].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[20]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[8]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[7]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[6]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMXLATEVALIDO</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[12]</td><td>PPC405.C405DCRWRITE</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[17]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRABUS[8]</td></tr>

<tr><td>CELL_E[12].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[7]</td></tr>

<tr><td>CELL_E[12].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO[9]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[9]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[8]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[5]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[2]</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[29]</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[10]</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[9]</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[6]</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[3]</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[30]</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[11]</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[8]</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[15]</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMLOADREQI</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[12]</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[9]</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[16]</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMSTOREREQI</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[16]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[17]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[18]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[19]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[21]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[22]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[21]</td></tr>

<tr><td>CELL_E[13].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[22]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[13]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[12]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[11]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[11]</td><td>PPC405.TSTRDDBUSO[10]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABORTOPO</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[18]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRDBUSOUT[0]</td></tr>

<tr><td>CELL_E[13].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRABUS[9]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[13]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[10]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[7]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[4]</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI[31]</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[14]</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[11]</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[8]</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[5]</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMXLATEVALIDI</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[15]</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[10]</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[17]</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWAITI</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[16]</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[11]</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[18]</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI[0]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[20]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[21]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[22]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[23]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[23]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[24]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[23]</td></tr>

<tr><td>CELL_E[14].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[24]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[17]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[16]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[15]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[11]</td><td>PPC405.TSTRDDBUSO[14]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABORTREQO</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[19]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRDBUSOUT[2]</td></tr>

<tr><td>CELL_E[14].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRDBUSOUT[1]</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT[17]</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN[12]</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI[9]</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[6]</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT[18]</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN[13]</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI[10]</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI[7]</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT[19]</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI[12]</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[19]</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI[1]</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT[20]</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI[13]</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI[20]</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI[2]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[0]</td><td>PPC405.C405APUEXELOADDBUS[24]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[1]</td><td>PPC405.C405APUEXELOADDBUS[25]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[2]</td><td>PPC405.C405APUEXELOADDBUS[26]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[3]</td><td>PPC405.C405APUEXELOADDBUS[27]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[4]</td><td>PPC405.C405APUEXERADATA[25]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[5]</td><td>PPC405.C405APUEXERADATA[26]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[6]</td><td>PPC405.C405APUEXERBDATA[25]</td></tr>

<tr><td>CELL_E[15].OUT_FAN_BEL[7]</td><td>PPC405.C405APUEXERBDATA[26]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[8]</td><td>PPC405.TSTRDDBUSO[21]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[9]</td><td>PPC405.TSTRDDBUSO[20]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[10]</td><td>PPC405.TSTRDDBUSO[19]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[11]</td><td>PPC405.TSTRDDBUSO[18]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[24]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[13]</td><td>PPC405.C405DCRDBUSOUT[20]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[14]</td><td>PPC405.C405DCRDBUSOUT[4]</td></tr>

<tr><td>CELL_E[15].OUT_SEC_BEL[15]</td><td>PPC405.C405DCRDBUSOUT[3]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[0]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[4]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[8]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[12]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[17]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[49]</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[6]</td><td>PPC405.LSSDC405SCANIN[8]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[1]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[5]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[9]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[13]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[18]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[50]</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[6]</td><td>PPC405.LSSDC405SCANIN[9]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[2]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[6]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[10]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[14]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[19]</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405ARRAYCCLKNEG</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[3]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[7]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[11]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[15]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[20]</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405BCLK</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS[15]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS[16]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS[17]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS[18]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS[19]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS[20]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS[21]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS[22]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS[23]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS[24]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS[25]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS[26]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS[27]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS[28]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS[15]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS[16]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS[17]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS[18]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS[19]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS[20]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS[21]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS[22]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS[23]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS[24]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS[25]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS[26]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS[27]</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS[28]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRABUS[8]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRABUS[9]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRABUS[10]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRABUS[11]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRABUS[12]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRABUS[13]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRABUS[14]</td></tr>

<tr><td>CELL_S[0].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRABUS[15]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMABUSO[0]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMICUREADYO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMREQPENDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMXLATEVALIDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[12]</td><td>PPC405.ISOCMBRAMWRABUS[19]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[13]</td><td>PPC405.ISOCMBRAMWRABUS[18]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMBRAMWRABUS[17]</td></tr>

<tr><td>CELL_S[0].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMWRABUS[16]</td></tr>

<tr><td>CELL_S[0].OUT_TEST[0]</td><td>PPC405.TSTISOCMABUSO[29]</td></tr>

<tr><td>CELL_S[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMABORTO</td></tr>

<tr><td>CELL_S[0].OUT_TEST[4]</td><td>PPC405.C405ISOCMU0ATTR</td></tr>

<tr><td>CELL_S[0].OUT_TEST[6]</td><td>PPC405.C405DSOCMCACHEABLE</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[16]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[20]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[24]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[28]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[21]</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[51]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[17]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[21]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[25]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[29]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[22]</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[52]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[18]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[22]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[26]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[30]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[23]</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405BISTCCLK</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[19]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[23]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[27]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[31]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[24]</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405CNTLPOINT</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRABUS[20]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRABUS[21]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRABUS[22]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRABUS[23]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRABUS[24]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRABUS[25]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRABUS[26]</td></tr>

<tr><td>CELL_S[1].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRABUS[27]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[8]</td><td>PPC405.C405LSSDDIAGOUT</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[9]</td><td>PPC405.C405LSSDDIAGABISTDONE</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMABUSO[4]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[3]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[2]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[1]</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMRDADDRVALID</td></tr>

<tr><td>CELL_S[1].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMWRABUS[28]</td></tr>

<tr><td>CELL_S[1].OUT_TEST[0]</td><td>PPC405.C405DSOCMGUARDED</td></tr>

<tr><td>CELL_S[1].OUT_TEST[2]</td><td>PPC405.C405DSOCMSTRINGMULTIPLE</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[0]</td><td>PPC405.ISCNTLVALUE[0]</td></tr>

<tr><td>CELL_S[2].IMUX_SR_OPTINV[1]</td><td>PPC405.ISCNTLVALUE[1]</td></tr>

<tr><td>CELL_S[2].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[0]</td></tr>

<tr><td>CELL_S[2].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[1]</td></tr>

<tr><td>CELL_S[2].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[2]</td></tr>

<tr><td>CELL_S[2].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[3]</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE[6]</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[27]</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANGATE</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE[7]</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[28]</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405TESTEVS</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[25]</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[53]</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[26]</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[54]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[0]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[1]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[2]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[3]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[4]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[5]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[6]</td></tr>

<tr><td>CELL_S[2].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[7]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[8]</td><td>PPC405.C405LSSDSCANOUT[0]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMABUSO[8]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMABUSO[7]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[6]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[5]</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[13]</td><td>PPC405.ISOCMBRAMEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMBRAMEVENWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMODDWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT[1]</td></tr>

<tr><td>CELL_S[2].OUT_TEST[2]</td><td>PPC405.C405DSOCMU0ATTR</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[0]</td><td>PPC405.ISCNTLVALUE[2]</td></tr>

<tr><td>CELL_S[3].IMUX_SR_OPTINV[1]</td><td>PPC405.ISCNTLVALUE[3]</td></tr>

<tr><td>CELL_S[3].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[4]</td></tr>

<tr><td>CELL_S[3].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[5]</td></tr>

<tr><td>CELL_S[3].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEISOCMDCRADDR[6]</td></tr>

<tr><td>CELL_S[3].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEISOCMDCRADDR[7]</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[29]</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[55]</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[30]</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[56]</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[31]</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[1]</td><td>PPC405.LSSDC405TESTM1</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[32]</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405TESTM3</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[8]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[9]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[10]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[11]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[12]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[13]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[14]</td></tr>

<tr><td>CELL_S[3].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[15]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[10]</td><td>PPC405.C405LSSDSCANOUT[3]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[11]</td><td>PPC405.C405LSSDSCANOUT[2]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[12]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[11]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[10]</td></tr>

<tr><td>CELL_S[3].OUT_SEC_BEL[15]</td><td>PPC405.TSTISOCMABUSO[9]</td></tr>

<tr><td>CELL_S[4].IMUX_CLK_OPTINV[0]</td><td>PPC405.BRAMISOCMCLK</td></tr>

<tr><td>CELL_S[4].IMUX_TI_OPTINV[0]</td><td>PPC405.ISARCVALUE[0]</td></tr>

<tr><td>CELL_S[4].IMUX_TI_OPTINV[1]</td><td>PPC405.ISARCVALUE[1]</td></tr>

<tr><td>CELL_S[4].IMUX_TS_OPTINV[0]</td><td>PPC405.ISARCVALUE[2]</td></tr>

<tr><td>CELL_S[4].IMUX_TS_OPTINV[1]</td><td>PPC405.ISARCVALUE[3]</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDACK</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[36]</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN[1]</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[33]</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[57]</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[34]</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[58]</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[35]</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405SCANIN[0]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[16]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[17]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[18]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[19]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[20]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[21]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[22]</td></tr>

<tr><td>CELL_S[4].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[23]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[10]</td><td>PPC405.C405LSSDSCANOUT[5]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[11]</td><td>PPC405.C405LSSDSCANOUT[4]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[16]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[15]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[14]</td></tr>

<tr><td>CELL_S[4].OUT_SEC_BEL[15]</td><td>PPC405.TSTISOCMABUSO[13]</td></tr>

<tr><td>CELL_S[5].IMUX_TI_OPTINV[0]</td><td>PPC405.ISARCVALUE[4]</td></tr>

<tr><td>CELL_S[5].IMUX_TI_OPTINV[1]</td><td>PPC405.ISARCVALUE[5]</td></tr>

<tr><td>CELL_S[5].IMUX_TS_OPTINV[0]</td><td>PPC405.ISARCVALUE[6]</td></tr>

<tr><td>CELL_S[5].IMUX_TS_OPTINV[1]</td><td>PPC405.ISARCVALUE[7]</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE[4]</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[39]</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN[2]</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE[5]</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[40]</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405SCANIN[3]</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[37]</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[59]</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI[38]</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI[60]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMWRDBUS[24]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMWRDBUS[25]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMWRDBUS[26]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMWRDBUS[27]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMWRDBUS[28]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMWRDBUS[29]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMWRDBUS[30]</td></tr>

<tr><td>CELL_S[5].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMWRDBUS[31]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[10]</td><td>PPC405.C405LSSDSCANOUT[7]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[11]</td><td>PPC405.C405LSSDSCANOUT[6]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[20]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[19]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[18]</td></tr>

<tr><td>CELL_S[5].OUT_SEC_BEL[15]</td><td>PPC405.TSTISOCMABUSO[17]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[32]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[36]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[40]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[44]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[41]</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[61]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[33]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[37]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[41]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[45]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[42]</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[62]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[34]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[38]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[42]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[46]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[43]</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN[4]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[35]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[39]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[43]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[47]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[44]</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN[5]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMRDABUS[8]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMRDABUS[9]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMRDABUS[10]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMRDABUS[11]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMRDABUS[12]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMRDABUS[13]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMRDABUS[14]</td></tr>

<tr><td>CELL_S[6].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMRDABUS[15]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTISOCMABUSO[24]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTISOCMABUSO[23]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTISOCMABUSO[22]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[21]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[12]</td><td>PPC405.ISOCMBRAMRDABUS[19]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[13]</td><td>PPC405.ISOCMBRAMRDABUS[18]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[14]</td><td>PPC405.ISOCMBRAMRDABUS[17]</td></tr>

<tr><td>CELL_S[6].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMRDABUS[16]</td></tr>

<tr><td>CELL_S[6].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT[8]</td></tr>

<tr><td>CELL_S[6].OUT_TEST[2]</td><td>PPC405.C405LSSDSCANOUT[9]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[48]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[52]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[56]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[60]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[45]</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI[63]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[49]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[53]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[57]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[61]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[46]</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[5]</td><td>PPC405.LSSDC405ACLK</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[50]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[54]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[58]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[62]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[47]</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN[6]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS[51]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS[55]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS[59]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS[63]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI[48]</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN[7]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS[15]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS[16]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS[17]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS[18]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS[19]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS[20]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS[21]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS[22]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS[23]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS[24]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS[25]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS[26]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS[27]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS[28]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS[15]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS[16]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS[17]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS[18]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS[19]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS[20]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS[21]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS[22]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS[23]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS[24]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS[25]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS[26]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS[27]</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS[28]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[0]</td><td>PPC405.ISOCMBRAMRDABUS[20]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[1]</td><td>PPC405.ISOCMBRAMRDABUS[21]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[2]</td><td>PPC405.ISOCMBRAMRDABUS[22]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[3]</td><td>PPC405.ISOCMBRAMRDABUS[23]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[4]</td><td>PPC405.ISOCMBRAMRDABUS[24]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[5]</td><td>PPC405.ISOCMBRAMRDABUS[25]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[6]</td><td>PPC405.ISOCMBRAMRDABUS[26]</td></tr>

<tr><td>CELL_S[7].OUT_FAN_BEL[7]</td><td>PPC405.ISOCMBRAMRDABUS[27]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[9]</td><td>PPC405.C405ISOCMCONTEXTSYNC</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[10]</td><td>PPC405.C405ISOCMCACHEABLE</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[11]</td><td>PPC405.TSTISOCMABUSO[28]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[12]</td><td>PPC405.TSTISOCMABUSO[27]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[13]</td><td>PPC405.TSTISOCMABUSO[26]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[14]</td><td>PPC405.TSTISOCMABUSO[25]</td></tr>

<tr><td>CELL_S[7].OUT_SEC_BEL[15]</td><td>PPC405.ISOCMBRAMRDABUS[28]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[0]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[4]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[8]</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[12]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[1]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[5]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[9]</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[13]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[2]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[6]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[10]</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[14]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[3]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[7]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[11]</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[15]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS[28]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS[29]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS[24]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS[25]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS[26]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS[27]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS[20]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS[21]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS[22]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS[23]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS[16]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS[17]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS[18]</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS[19]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMBYTEWRITE[0]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMBYTEWRITE[1]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMBYTEWRITE[2]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMBYTEWRITE[3]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[4]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS[1]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[5]</td><td>PPC405.C405TRCTRACESTATUS[0]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[6]</td><td>PPC405.C405TRCTRACESTATUS[3]</td></tr>

<tr><td>CELL_N[0].OUT_FAN_BEL[7]</td><td>PPC405.C405TRCTRIGGEREVENTOUT</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[28]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMWRDBUSO[15]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMWRDBUSO[14]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMWRDBUSO[1]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGSHIFTDR</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[3]</td></tr>

<tr><td>CELL_N[0].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[2]</td></tr>

<tr><td>CELL_N[1].IMUX_CLK_OPTINV[0]</td><td>PPC405.JTGC405TCK</td></tr>

<tr><td>CELL_N[1].IMUX_TI_OPTINV[0]</td><td>PPC405.DSCNTLVALUE[0]</td></tr>

<tr><td>CELL_N[1].IMUX_TI_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[1]</td></tr>

<tr><td>CELL_N[1].IMUX_TS_OPTINV[0]</td><td>PPC405.DSCNTLVALUE[2]</td></tr>

<tr><td>CELL_N[1].IMUX_TS_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[3]</td></tr>

<tr><td>CELL_N[1].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRACEDISABLE</td></tr>

<tr><td>CELL_N[1].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405TDI</td></tr>

<tr><td>CELL_N[1].IMUX_G2_DATA[0]</td><td>PPC405.JTGC405TMS</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[0]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[1]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[2]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[3]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[4]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[5]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[6]</td></tr>

<tr><td>CELL_N[1].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[7]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[3]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[2]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[14]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[13]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[0]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGTDO</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[5]</td></tr>

<tr><td>CELL_N[1].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[4]</td></tr>

<tr><td>CELL_N[1].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[16]</td></tr>

<tr><td>CELL_N[1].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[17]</td></tr>

<tr><td>CELL_N[1].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[29]</td></tr>

<tr><td>CELL_N[2].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[0]</td></tr>

<tr><td>CELL_N[2].IMUX_TI_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[4]</td></tr>

<tr><td>CELL_N[2].IMUX_TS_OPTINV[0]</td><td>PPC405.DSCNTLVALUE[5]</td></tr>

<tr><td>CELL_N[2].IMUX_TS_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[6]</td></tr>

<tr><td>CELL_N[2].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRIGGEREVENTIN</td></tr>

<tr><td>CELL_N[2].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405BNDSCANTDO</td></tr>

<tr><td>CELL_N[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTTRSTNEGI</td></tr>

<tr><td>CELL_N[2].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDACK</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[8]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[9]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[10]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[11]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[12]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[13]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[14]</td></tr>

<tr><td>CELL_N[2].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[15]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[5]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[4]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[16]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[15]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[1]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGTDOEN</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[7]</td></tr>

<tr><td>CELL_N[2].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[6]</td></tr>

<tr><td>CELL_N[2].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[18]</td></tr>

<tr><td>CELL_N[2].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[19]</td></tr>

<tr><td>CELL_N[2].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[30]</td></tr>

<tr><td>CELL_N[3].IMUX_CLK_OPTINV[0]</td><td>PPC405.BRAMDSOCMCLK</td></tr>

<tr><td>CELL_N[3].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[1]</td></tr>

<tr><td>CELL_N[3].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEDSOCMDCRADDR[2]</td></tr>

<tr><td>CELL_N[3].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[3]</td></tr>

<tr><td>CELL_N[3].IMUX_TS_OPTINV[1]</td><td>PPC405.TIEDSOCMDCRADDR[4]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[16]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[17]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[18]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[19]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[20]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[21]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[22]</td></tr>

<tr><td>CELL_N[3].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[23]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[7]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMWRDBUSO[6]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[18]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[17]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[2]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[13]</td><td>PPC405.C405JTGUPDATEDR</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[9]</td></tr>

<tr><td>CELL_N[3].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[8]</td></tr>

<tr><td>CELL_N[3].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[20]</td></tr>

<tr><td>CELL_N[3].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[21]</td></tr>

<tr><td>CELL_N[3].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[31]</td></tr>

<tr><td>CELL_N[4].IMUX_TI_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[5]</td></tr>

<tr><td>CELL_N[4].IMUX_TI_OPTINV[1]</td><td>PPC405.TIEDSOCMDCRADDR[6]</td></tr>

<tr><td>CELL_N[4].IMUX_TS_OPTINV[0]</td><td>PPC405.TIEDSOCMDCRADDR[7]</td></tr>

<tr><td>CELL_N[4].IMUX_TS_OPTINV[1]</td><td>PPC405.DSCNTLVALUE[7]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMWRDBUS[24]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMWRDBUS[25]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMWRDBUS[26]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMWRDBUS[27]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMWRDBUS[28]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMWRDBUS[29]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMWRDBUS[30]</td></tr>

<tr><td>CELL_N[4].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMWRDBUS[31]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMWRDBUSO[8]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMABUSO[20]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[19]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[4]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[12]</td><td>PPC405.TSTDSOCMABUSO[3]</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[13]</td><td>PPC405.DSOCMRDADDRVALID</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[14]</td><td>PPC405.C405JTGCAPTUREDR</td></tr>

<tr><td>CELL_N[4].OUT_SEC_BEL[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[10]</td></tr>

<tr><td>CELL_N[4].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO[9]</td></tr>

<tr><td>CELL_N[4].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[22]</td></tr>

<tr><td>CELL_N[4].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[23]</td></tr>

<tr><td>CELL_N[5].IMUX_TI_OPTINV[0]</td><td>PPC405.DSARCVALUE[0]</td></tr>

<tr><td>CELL_N[5].IMUX_TI_OPTINV[1]</td><td>PPC405.DSARCVALUE[1]</td></tr>

<tr><td>CELL_N[5].IMUX_TS_OPTINV[0]</td><td>PPC405.DSARCVALUE[2]</td></tr>

<tr><td>CELL_N[5].IMUX_TS_OPTINV[1]</td><td>PPC405.DSARCVALUE[3]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMABUS[8]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMABUS[9]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMABUS[10]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMABUS[11]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMABUS[12]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMABUS[13]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMABUS[14]</td></tr>

<tr><td>CELL_N[5].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMABUS[15]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMABUSO[8]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMABUSO[7]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[6]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[5]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[12]</td><td>PPC405.DSOCMBRAMABUS[19]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[13]</td><td>PPC405.DSOCMBRAMABUS[18]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[14]</td><td>PPC405.DSOCMBRAMABUS[17]</td></tr>

<tr><td>CELL_N[5].OUT_SEC_BEL[15]</td><td>PPC405.DSOCMBRAMABUS[16]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO[21]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMABUSO[22]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[10]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO[11]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO[24]</td></tr>

<tr><td>CELL_N[5].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO[25]</td></tr>

<tr><td>CELL_N[6].IMUX_TI_OPTINV[0]</td><td>PPC405.DSARCVALUE[4]</td></tr>

<tr><td>CELL_N[6].IMUX_TI_OPTINV[1]</td><td>PPC405.DSARCVALUE[5]</td></tr>

<tr><td>CELL_N[6].IMUX_TS_OPTINV[0]</td><td>PPC405.DSARCVALUE[6]</td></tr>

<tr><td>CELL_N[6].IMUX_TS_OPTINV[1]</td><td>PPC405.DSARCVALUE[7]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[0]</td><td>PPC405.DSOCMBRAMABUS[20]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[1]</td><td>PPC405.DSOCMBRAMABUS[21]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[2]</td><td>PPC405.DSOCMBRAMABUS[22]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[3]</td><td>PPC405.DSOCMBRAMABUS[23]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[4]</td><td>PPC405.DSOCMBRAMABUS[24]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[5]</td><td>PPC405.DSOCMBRAMABUS[25]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[6]</td><td>PPC405.DSOCMBRAMABUS[26]</td></tr>

<tr><td>CELL_N[6].OUT_FAN_BEL[7]</td><td>PPC405.DSOCMBRAMABUS[27]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[8]</td><td>PPC405.TSTDSOCMABUSO[12]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[9]</td><td>PPC405.TSTDSOCMABUSO[11]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[10]</td><td>PPC405.TSTDSOCMABUSO[10]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[11]</td><td>PPC405.TSTDSOCMABUSO[9]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[12]</td><td>PPC405.DSOCMBUSY</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[13]</td><td>PPC405.DSOCMBRAMEN</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[14]</td><td>PPC405.DSOCMBRAMABUS[29]</td></tr>

<tr><td>CELL_N[6].OUT_SEC_BEL[15]</td><td>PPC405.DSOCMBRAMABUS[28]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO[23]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO[0]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO[12]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO[13]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO[26]</td></tr>

<tr><td>CELL_N[6].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO[27]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[16]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[20]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[24]</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[28]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[17]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[21]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[25]</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[29]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[18]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[22]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[26]</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[30]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS[19]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS[23]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS[27]</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS[31]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS[28]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS[29]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS[24]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS[25]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS[26]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS[27]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS[20]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS[21]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS[22]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS[23]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS[16]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS[17]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS[18]</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS[19]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[0]</td><td>PPC405.C405TRCCYCLE</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[1]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS[0]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[2]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS[1]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[3]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS[0]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[4]</td><td>PPC405.C405TRCTRACESTATUS[1]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[5]</td><td>PPC405.C405TRCTRACESTATUS[2]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[6]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[0]</td></tr>

<tr><td>CELL_N[7].OUT_FAN_BEL[7]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE[1]</td></tr>

<tr><td>CELL_N[7].OUT_SEC_BEL[14]</td><td>PPC405.C405JTGPGMOUT</td></tr>

<tr><td>CELL_N[7].OUT_SEC_BEL[15]</td><td>PPC405.C405JTGEXTEST</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/dcm.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex2/gt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/dcm.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex2/gt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
