############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode ap_memory "learn" w
set_directive_interface -mode ap_memory "learn" e
set_directive_interface -mode ap_memory "learn" xbar
set_directive_interface -mode ap_memory "learn" v
set_directive_interface -mode ap_ctrl_hs "cart_pole"
set_directive_interface -mode ap_ctrl_hs "discretize"
