#############################################################################
##
## IP Name  : testing
## Desc     : Automatically generated IP core wrapping a
##            Simulink Xilinx System Generator netlist.
##            Please do not modify by hand, this file will be erased
##
#############################################################################

BEGIN testing

###################
# Generic Options #
###################
OPTION IPTYPE = IP
OPTION STYLE  = BLACKBOX

###################
# Clock port      #
###################
PORT clk = "", DIR = I, SIGIS = CLK, CLK_FREQ = 135000000

###################
# Interfaces      #
###################

# testing/XSG_core_config

# testing/1narrow
PORT testing_1narrow_data_out = "", DIR = in, VEC = [31:0]
PORT testing_1narrow_addr = "", DIR = out, VEC = [9:0]
PORT testing_1narrow_data_in = "", DIR = out, VEC = [31:0]
PORT testing_1narrow_we = "", DIR = out

# testing/3narrow
PORT testing_3narrow_data_out = "", DIR = in, VEC = [31:0]
PORT testing_3narrow_addr = "", DIR = out, VEC = [9:0]
PORT testing_3narrow_data_in = "", DIR = out, VEC = [31:0]
PORT testing_3narrow_we = "", DIR = out

# testing/4narrow
PORT testing_4narrow_data_out = "", DIR = in, VEC = [31:0]
PORT testing_4narrow_addr = "", DIR = out, VEC = [9:0]
PORT testing_4narrow_data_in = "", DIR = out, VEC = [31:0]
PORT testing_4narrow_we = "", DIR = out

# testing/4wide
PORT testing_4wide_data_out = "", DIR = in, VEC = [31:0]
PORT testing_4wide_addr = "", DIR = out, VEC = [9:0]
PORT testing_4wide_data_in = "", DIR = out, VEC = [31:0]
PORT testing_4wide_we = "", DIR = out

# testing/adc0_delay
PORT testing_adc0_delay_user_data_out = "", DIR = in, VEC = [31:0]

# testing/adcsnap0/bram
PORT testing_adcsnap0_bram_data_out = "", DIR = in, VEC = [127:0]
PORT testing_adcsnap0_bram_addr = "", DIR = out, VEC = [9:0]
PORT testing_adcsnap0_bram_data_in = "", DIR = out, VEC = [127:0]
PORT testing_adcsnap0_bram_we = "", DIR = out

# testing/adcsnap0/ctrl
PORT testing_adcsnap0_ctrl_user_data_out = "", DIR = in, VEC = [31:0]

# testing/adcsnap0/status
PORT testing_adcsnap0_status_user_data_in = "", DIR = out, VEC = [31:0]

# testing/adcsnap0/trig_offset
PORT testing_adcsnap0_trig_offset_user_data_out = "", DIR = in, VEC = [31:0]

# testing/adcsnap1/bram
PORT testing_adcsnap1_bram_data_out = "", DIR = in, VEC = [31:0]
PORT testing_adcsnap1_bram_addr = "", DIR = out, VEC = [9:0]
PORT testing_adcsnap1_bram_data_in = "", DIR = out, VEC = [31:0]
PORT testing_adcsnap1_bram_we = "", DIR = out

# testing/adcsnap1/ctrl
PORT testing_adcsnap1_ctrl_user_data_out = "", DIR = in, VEC = [31:0]

# testing/adcsnap1/status
PORT testing_adcsnap1_status_user_data_in = "", DIR = out, VEC = [31:0]

# testing/adcsnap1/trig_offset
PORT testing_adcsnap1_trig_offset_user_data_out = "", DIR = in, VEC = [31:0]

# testing/adcsnap2/bram
PORT testing_adcsnap2_bram_data_out = "", DIR = in, VEC = [31:0]
PORT testing_adcsnap2_bram_addr = "", DIR = out, VEC = [9:0]
PORT testing_adcsnap2_bram_data_in = "", DIR = out, VEC = [31:0]
PORT testing_adcsnap2_bram_we = "", DIR = out

# testing/adcsnap2/ctrl
PORT testing_adcsnap2_ctrl_user_data_out = "", DIR = in, VEC = [31:0]

# testing/adcsnap2/status
PORT testing_adcsnap2_status_user_data_in = "", DIR = out, VEC = [31:0]

# testing/adcsnap2/trig_offset
PORT testing_adcsnap2_trig_offset_user_data_out = "", DIR = in, VEC = [31:0]

# testing/asiaa_adc5g0
PORT testing_asiaa_adc5g0_sync = "", DIR = in
PORT testing_asiaa_adc5g0_user_data_i0 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_i1 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_i2 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_i3 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_i4 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_i5 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_i6 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_i7 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q0 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q1 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q2 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q3 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q4 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q5 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q6 = "", DIR = in, VEC = [7:0]
PORT testing_asiaa_adc5g0_user_data_q7 = "", DIR = in, VEC = [7:0]

# testing/cnt_rst
PORT testing_cnt_rst_user_data_out = "", DIR = in, VEC = [31:0]

# testing/get_data
PORT testing_get_data_user_data_out = "", DIR = in, VEC = [31:0]

# testing/snap_trig
PORT testing_snap_trig_user_data_out = "", DIR = in, VEC = [31:0]

# testing/sync_gen/sync
PORT testing_sync_gen_sync_user_data_out = "", DIR = in, VEC = [31:0]

# testing/sync_gen/sync_period_sel
PORT testing_sync_gen_sync_period_sel_user_data_out = "", DIR = in, VEC = [31:0]

# testing/sync_gen/sync_period_var
PORT testing_sync_gen_sync_period_var_user_data_out = "", DIR = in, VEC = [31:0]

END
