$date
	Sun Oct 23 06:47:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#543899
b1010 !
1"
#543902
b1010 &
b1010 %
1$
#543903
0"
#543906
b101 &
b101 %
#543910
b10000 &
b10000 %
#543914
b1000 &
b1000 %
#543918
b100 &
b100 %
#543922
b10 &
b10 %
#543926
b1 &
1#
b1 %
#543930
b0 &
b0 %
0#
0$
#1526895
b10010 !
1"
#1526898
b10010 &
b10010 %
1$
#1526899
0"
#1526902
b1001 &
b1001 %
#1526906
b11100 &
b11100 %
#1526910
b1110 &
b1110 %
#1526914
b111 &
b111 %
#1526918
b10110 &
b10110 %
#1526922
b1011 &
b1011 %
#1526926
b100010 &
b100010 %
#1526930
b10001 &
b10001 %
#1526934
b110100 &
b110100 %
#1526938
b11010 &
b11010 %
#1526942
b1101 &
b1101 %
#1526946
b101000 &
b101000 %
#1526950
b10100 &
b10100 %
#1526954
b1010 &
b1010 %
#1526958
b101 &
b101 %
#1526962
b10000 &
b10000 %
#1526966
b1000 &
b1000 %
#1526970
b100 &
b100 %
#1526974
b10 &
b10 %
#1526978
b1 &
b1 %
1#
#1526982
b0 &
0#
b0 %
0$
#2475447
b10000 !
1"
#2475450
b10000 &
b10000 %
1$
#2475451
0"
#2475454
b1000 &
b1000 %
#2475458
b100 &
b100 %
#2475462
b10 &
b10 %
#2475466
b1 &
b1 %
1#
#2475470
b0 &
0#
b0 %
0$
#4500012
