# Hive-Reflex 2.0 FPGA ç¯å¢ƒæ­å»ºæŒ‡å—

## ğŸ“‹ æ¦‚è¿°

æœ¬æŒ‡å—å°†å¸®åŠ©æ‚¨æ­å»ºå®Œæ•´çš„ FPGA éªŒè¯å¼€å‘ç¯å¢ƒã€‚

## ğŸ–¥ï¸ ç³»ç»Ÿè¦æ±‚

### ç¡¬ä»¶è¦æ±‚
- **CPU**: 4æ ¸å¿ƒä»¥ä¸Š
- **å†…å­˜**: 16GB+ï¼ˆæ¨è 32GBï¼‰
- **ç¡¬ç›˜**: 100GB+ å¯ç”¨ç©ºé—´
- **æ“ä½œç³»ç»Ÿ**: 
  - Ubuntu 20.04/22.04 LTSï¼ˆæ¨èï¼‰
  - Windows 10/11 Pro
  - macOSï¼ˆéƒ¨åˆ†æ”¯æŒï¼‰

### FPGA å¼€å‘æ¿
- **æ¨è**: Xilinx ZCU102
- **ç»æµ**: Intel DE10-Nano
- **å­¦ä¹ **: Lattice iCE40

---

## ğŸš€ å¿«é€Ÿå¼€å§‹

### Linux (Ubuntu)

```bash
# 1. ä¸‹è½½è„šæœ¬
cd d:/æ–°å»ºæ–‡ä»¶å¤¹/hive-reflex/fpga

# 2. ç»™äºˆæ‰§è¡Œæƒé™
chmod +x setup_fpga_env.sh

# 3. è¿è¡Œå®‰è£…è„šæœ¬
./setup_fpga_env.sh

# 4. æ£€æŸ¥ç¯å¢ƒ
./check_env.sh
```

### Windows

```powershell
# ä»¥ç®¡ç†å‘˜èº«ä»½è¿è¡Œ PowerShell

# 1. è¿›å…¥ç›®å½•
cd d:\æ–°å»ºæ–‡ä»¶å¤¹\hive-reflex\fpga

# 2. è¿è¡Œå®‰è£…è„šæœ¬
.\setup_fpga_env.ps1

# 3. æ£€æŸ¥ç¯å¢ƒ
.\check_env.ps1
```

---

## ğŸ“¦ å®‰è£…çš„å·¥å…·

### æ ¸å¿ƒå·¥å…·
| å·¥å…· | ç‰ˆæœ¬ | ç”¨é€” |
|------|------|------|
| **RISC-V GCC** | 12.2.0 | äº¤å‰ç¼–è¯‘å·¥å…·é“¾ |
| **Verilator** | 5.020 | RTL ä»¿çœŸå™¨ |
| **GTKWave** | latest | æ³¢å½¢æŸ¥çœ‹å™¨ |
| **OpenOCD** | 0.12.0 | JTAG è°ƒè¯• |
| **Python** | 3.8+ | éªŒè¯è„šæœ¬ |

### Python åŒ…
- `cocotb` - ç¡¬ä»¶éªŒè¯æ¡†æ¶
- `pytest` - æµ‹è¯•æ¡†æ¶
- `numpy` - æ•°å€¼è®¡ç®—
- `matplotlib` - æ•°æ®å¯è§†åŒ–
- `pyserial` - ä¸²å£é€šä¿¡

### FPGA å·¥å…· (æ‰‹åŠ¨å®‰è£…)
- **Xilinx Vivado** 2023.2 (æ¨è)
- **Intel Quartus Prime** Lite (å…è´¹)

---

## ğŸ”§ Vivado å®‰è£…

### ä¸‹è½½

è®¿é—® [Xilinx ä¸‹è½½é¡µé¢](https://www.xilinx.com/support/download.html)

### Linux å®‰è£…

```bash
# 1. ä¸‹è½½ Vivado Web Installer
# é€‰æ‹©: Vivado ML Standard Edition

# 2. è¿è¡Œå®‰è£…ç¨‹åº
chmod +x Xilinx_Unified_*.bin
sudo ./Xilinx_Unified_*.bin

# 3. é€‰æ‹©ç»„ä»¶
#    âœ“ Vivado
#    âœ“ Vitis (å¯é€‰)

# 4. å®‰è£…è·¯å¾„
#    /opt/Xilinx

# 5. æ·»åŠ åˆ°ç¯å¢ƒå˜é‡
echo 'source /opt/Xilinx/Vivado/2023.2/settings64.sh' >> ~/.bashrc
source ~/.bashrc
```

### Windows å®‰è£…

1. è¿è¡Œ `Xilinx_Unified_*.exe`
2. é€‰æ‹© Vivado ML Standard
3. å®‰è£…åˆ° `C:\Xilinx`
4. é‡å¯è®¡ç®—æœº

---

## ğŸ§ª éªŒè¯ç¯å¢ƒ

### è¿è¡Œæ£€æŸ¥è„šæœ¬

```bash
# Linux
./check_env.sh

# Windows
.\check_env.ps1
```

### é¢„æœŸè¾“å‡º

```
æ£€æŸ¥ FPGA å¼€å‘ç¯å¢ƒ...

âœ“ riscv32-unknown-elf-gcc
âœ“ verilator
âœ“ gtkwave
âœ“ openocd
âœ“ python3

âœ… æ‰€æœ‰å·¥å…·å·²å°±ç»ª!
```

### æµ‹è¯• RISC-V å·¥å…·é“¾

```bash
# ç¼–è¯‘æµ‹è¯•ç¨‹åº
riscv32-unknown-elf-gcc --version

# åº”è¯¥æ˜¾ç¤º:
# riscv32-unknown-elf-gcc (xPack GNU RISC-V Embedded GCC...) 12.2.0
```

### æµ‹è¯• Vivado

```bash
vivado -version

# åº”è¯¥æ˜¾ç¤º:
# Vivado v2023.2 (64-bit)
```

---

## ğŸ¯ åˆ›å»ºç¬¬ä¸€ä¸ªé¡¹ç›®

### 1. åˆ›å»º Vivado é¡¹ç›®

```bash
cd d:/æ–°å»ºæ–‡ä»¶å¤¹/hive-reflex/fpga/vivado

vivado -mode batch -source create_project.tcl
```

### 2. ç»¼åˆå’Œå®ç°

```bash
vivado -mode batch -source build.tcl
```

### 3. æŸ¥çœ‹ç»“æœ

```bash
# æ¯”ç‰¹æµ
ls -lh ./output/*.bit

# èµ„æºåˆ©ç”¨ç‡æŠ¥å‘Š
cat ./reports/utilization_impl.txt

# æ—¶åºæŠ¥å‘Š
cat ./reports/timing_impl.txt
```

---

## ğŸ“Š é¡¹ç›®ç»“æ„

```
fpga/
â”œâ”€â”€ setup_fpga_env.sh         # Linux å®‰è£…è„šæœ¬
â”œâ”€â”€ setup_fpga_env.ps1         # Windows å®‰è£…è„šæœ¬
â”œâ”€â”€ check_env.sh               # ç¯å¢ƒæ£€æŸ¥(Linux)
â”œâ”€â”€ check_env.ps1              # ç¯å¢ƒæ£€æŸ¥(Windows)
â”‚
â”œâ”€â”€ vivado/                    # Vivado é¡¹ç›®
â”‚   â”œâ”€â”€ create_project.tcl     # åˆ›å»ºé¡¹ç›®
â”‚   â”œâ”€â”€ build.tcl              # æ„å»ºè„šæœ¬
â”‚   â””â”€â”€ vivado_project/        # é¡¹ç›®ç›®å½•(è‡ªåŠ¨ç”Ÿæˆ)
â”‚
â”œâ”€â”€ constraints/               # çº¦æŸæ–‡ä»¶
â”‚   â””â”€â”€ zcu102.xdc            # ZCU102 å¼•è„šçº¦æŸ
â”‚
â””â”€â”€ sim/                       # ä»¿çœŸæ–‡ä»¶
    â””â”€â”€ testbench.v
```

---

## ğŸ› æ•…éšœæ’é™¤

### é—®é¢˜ 1: RISC-V å·¥å…·é“¾æ— æ³•æ‰¾åˆ°

**è§£å†³æ–¹æ¡ˆ:**
```bash
# Linux
export PATH="/opt/riscv/bin:$PATH"
source ~/.bashrc

# Windows
# æ·»åŠ  C:\riscv\bin åˆ°ç³»ç»Ÿ PATH
```

### é—®é¢˜ 2: Vivado è®¸å¯è¯é—®é¢˜

**è§£å†³æ–¹æ¡ˆ:**
1. æ³¨å†Œ Xilinx è´¦å·
2. ç”Ÿæˆå…è´¹è®¸å¯è¯ (Webpack)
3. å®‰è£…è®¸å¯è¯æ–‡ä»¶

### é—®é¢˜ 3: USB æƒé™é—®é¢˜ (Linux)

**è§£å†³æ–¹æ¡ˆ:**
```bash
# æ·»åŠ ç”¨æˆ·åˆ° dialout ç»„
sudo usermod -a -G dialout $USER

# é‡æ–°ç™»å½•
```

### é—®é¢˜ 4: OpenOCD æ— æ³•è¿æ¥

**è§£å†³æ–¹æ¡ˆ:**
```bash
# æ£€æŸ¥ USB è®¾å¤‡
lsusb

# æ£€æŸ¥æƒé™
sudo chmod 666 /dev/bus/usb/*/*
```

---

## ğŸ“š ä¸‹ä¸€æ­¥

ç¯å¢ƒæ­å»ºå®Œæˆåï¼Œæ‚¨å¯ä»¥ï¼š

1. **å¼€å§‹ RTL å¼€å‘** - å‚è€ƒ [hardware_validation_plan.md](file:///C:/Users/%E8%8D%A3%E8%80%80/.gemini/antigravity/brain/fcf659df-124f-41ad-9fe7-b48e2742b793/hardware_validation_plan.md)
2. **è¿è¡Œä»¿çœŸ** - å‚è€ƒ Week 1 ä»»åŠ¡
3. **ç»¼åˆå’Œå®ç°** - ä½¿ç”¨æä¾›çš„ TCL è„šæœ¬
4. **çƒ§å½•æµ‹è¯•** - è¿æ¥ FPGA å¼€å‘æ¿

---

## ğŸ”— å‚è€ƒé“¾æ¥

- [Xilinx Vivado æ–‡æ¡£](https://www.xilinx.com/support/documentation.html)
- [Verilator æ‰‹å†Œ](https://verilator.org/guide/latest/)
- [Cocotb æ–‡æ¡£](https://docs.cocotb.org/)
- [Rocket Chip Wiki](https://github.com/chipsalliance/rocket-chip/wiki)

---

**ç‰ˆæœ¬**: 1.0  
**æ›´æ–°**: 2026-01-19
