
*** Running vivado
    with args -log mpsoc_preset_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mpsoc_preset_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mpsoc_preset_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/Xilinx2023/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.172 ; gain = 126.555
Command: link_design -top mpsoc_preset_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_clk_wiz_0_0/mpsoc_preset_clk_wiz_0_0.dcp' for cell 'mpsoc_preset_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_rst_ps8_0_187M_0/mpsoc_preset_rst_ps8_0_187M_0.dcp' for cell 'mpsoc_preset_i/rst_ps8_0_187M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_0_0/mpsoc_preset_system_ila_0_0.dcp' for cell 'mpsoc_preset_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_1_0/mpsoc_preset_system_ila_1_0.dcp' for cell 'mpsoc_preset_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_axi4s_vid_out_0_0/mpsoc_preset_v_axi4s_vid_out_0_0.dcp' for cell 'mpsoc_preset_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tc_0_0/mpsoc_preset_v_tc_0_0.dcp' for cell 'mpsoc_preset_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0.dcp' for cell 'mpsoc_preset_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_zynq_ultra_ps_e_0_0/mpsoc_preset_zynq_ultra_ps_e_0_0.dcp' for cell 'mpsoc_preset_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_xbar_0/mpsoc_preset_xbar_0.dcp' for cell 'mpsoc_preset_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_0/mpsoc_preset_auto_ds_0.dcp' for cell 'mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_pc_0/mpsoc_preset_auto_pc_0.dcp' for cell 'mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_1/mpsoc_preset_auto_ds_1.dcp' for cell 'mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_pc_1/mpsoc_preset_auto_pc_1.dcp' for cell 'mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2768.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mpsoc_preset_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mpsoc_preset_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: mpsoc_preset_i/system_ila_0/inst/ila_lib UUID: 0b5de1a9-ce8e-550b-b152-3269a915eaab 
INFO: [Chipscope 16-324] Core: mpsoc_preset_i/system_ila_1/inst/ila_lib UUID: 20cdf191-90ff-55ef-a865-e01819ef30d1 
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_zynq_ultra_ps_e_0_0/mpsoc_preset_zynq_ultra_ps_e_0_0.xdc] for cell 'mpsoc_preset_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_zynq_ultra_ps_e_0_0/mpsoc_preset_zynq_ultra_ps_e_0_0.xdc] for cell 'mpsoc_preset_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_clk_wiz_0_0/mpsoc_preset_clk_wiz_0_0_board.xdc] for cell 'mpsoc_preset_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_clk_wiz_0_0/mpsoc_preset_clk_wiz_0_0_board.xdc] for cell 'mpsoc_preset_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_clk_wiz_0_0/mpsoc_preset_clk_wiz_0_0.xdc] for cell 'mpsoc_preset_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_clk_wiz_0_0/mpsoc_preset_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_clk_wiz_0_0/mpsoc_preset_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_clk_wiz_0_0/mpsoc_preset_clk_wiz_0_0.xdc] for cell 'mpsoc_preset_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_rst_ps8_0_187M_0/mpsoc_preset_rst_ps8_0_187M_0_board.xdc] for cell 'mpsoc_preset_i/rst_ps8_0_187M/U0'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_rst_ps8_0_187M_0/mpsoc_preset_rst_ps8_0_187M_0_board.xdc] for cell 'mpsoc_preset_i/rst_ps8_0_187M/U0'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_rst_ps8_0_187M_0/mpsoc_preset_rst_ps8_0_187M_0.xdc] for cell 'mpsoc_preset_i/rst_ps8_0_187M/U0'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_rst_ps8_0_187M_0/mpsoc_preset_rst_ps8_0_187M_0.xdc] for cell 'mpsoc_preset_i/rst_ps8_0_187M/U0'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mpsoc_preset_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mpsoc_preset_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mpsoc_preset_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mpsoc_preset_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mpsoc_preset_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mpsoc_preset_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mpsoc_preset_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mpsoc_preset_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0.xdc] for cell 'mpsoc_preset_i/v_tpg_0/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0.xdc] for cell 'mpsoc_preset_i/v_tpg_0/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tc_0_0/mpsoc_preset_v_tc_0_0_clocks.xdc] for cell 'mpsoc_preset_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tc_0_0/mpsoc_preset_v_tc_0_0_clocks.xdc] for cell 'mpsoc_preset_i/v_tc_0/U0'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_axi4s_vid_out_0_0/mpsoc_preset_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'mpsoc_preset_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_axi4s_vid_out_0_0/mpsoc_preset_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'mpsoc_preset_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_0/mpsoc_preset_auto_ds_0_clocks.xdc] for cell 'mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_0/mpsoc_preset_auto_ds_0_clocks.xdc] for cell 'mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_1/mpsoc_preset_auto_ds_1_clocks.xdc] for cell 'mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_1/mpsoc_preset_auto_ds_1_clocks.xdc] for cell 'mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3808.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 176 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 148 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3808.785 ; gain = 2209.613
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3808.785 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12b21193f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3808.785 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:11]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/.Xil/Vivado-30624-DESKTOP-S07ATB7/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4171.305 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: f75f4bc0

Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 4171.305 ; gain = 19.832

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 87 pins
INFO: [Opt 31-138] Pushed 19 inverter(s) to 1383 load pin(s).
INFO: [Opt 31-925] Fixed cascade connection for DSP: mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mpsoc_preset_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: fbb2bea8

Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 4171.305 ; gain = 19.832
INFO: [Opt 31-389] Phase Retarget created 138 cells and removed 507 cells
INFO: [Opt 31-1021] In phase Retarget, 138 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: cd3848b1

Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 4171.305 ; gain = 19.832
INFO: [Opt 31-389] Phase Constant propagation created 62 cells and removed 282 cells
INFO: [Opt 31-1021] In phase Constant propagation, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 10cb94eb3

Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 4171.305 ; gain = 19.832
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 855 cells
INFO: [Opt 31-1021] In phase Sweep, 1530 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 10cb94eb3

Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 4171.305 ; gain = 19.832
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: e21016f2

Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 4171.305 ; gain = 19.832
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 503584f0

Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 4171.305 ; gain = 19.832
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             138  |             507  |                                            138  |
|  Constant propagation         |              62  |             282  |                                            106  |
|  Sweep                        |               0  |             855  |                                           1530  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            126  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4171.305 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bdd9bd40

Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 4171.305 ; gain = 19.832

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 6c807bf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 4415.105 ; gain = 0.000
Ending Power Optimization Task | Checksum: 6c807bf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4415.105 ; gain = 243.801

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6c807bf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4415.105 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4415.105 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 51785b61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4415.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:01:32 . Memory (MB): peak = 4415.105 ; gain = 606.320
INFO: [runtcl-4] Executing : report_drc -file mpsoc_preset_wrapper_drc_opted.rpt -pb mpsoc_preset_wrapper_drc_opted.pb -rpx mpsoc_preset_wrapper_drc_opted.rpx
Command: report_drc -file mpsoc_preset_wrapper_drc_opted.rpt -pb mpsoc_preset_wrapper_drc_opted.pb -rpx mpsoc_preset_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/mpsoc_preset_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/mpsoc_preset_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4415.105 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3a193633

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4415.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4415.105 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3d9a4bdc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7f563300

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7f563300

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 5301.082 ; gain = 885.977
Phase 1 Placer Initialization | Checksum: 7f563300

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: a963c247

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: df625529

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: df625529

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 12713cc75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 12713cc75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5301.082 ; gain = 885.977
Phase 2.1.1 Partition Driven Placement | Checksum: 12713cc75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5301.082 ; gain = 885.977
Phase 2.1 Floorplanning | Checksum: 4c579204

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 4c579204

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13ce34ecd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5301.082 ; gain = 885.977

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f5d32066

Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 5372.969 ; gain = 957.863

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 492 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 204 nets or LUTs. Breaked 0 LUT, combined 204 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 5372.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            204  |                   204  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            204  |                   204  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18336263a

Time (s): cpu = 00:00:27 ; elapsed = 00:01:12 . Memory (MB): peak = 5372.969 ; gain = 957.863
Phase 2.4 Global Placement Core | Checksum: 1aab15b68

Time (s): cpu = 00:00:33 ; elapsed = 00:01:25 . Memory (MB): peak = 5372.969 ; gain = 957.863
Phase 2 Global Placement | Checksum: 1aab15b68

Time (s): cpu = 00:00:33 ; elapsed = 00:01:25 . Memory (MB): peak = 5372.969 ; gain = 957.863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190807f7e

Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 5372.969 ; gain = 957.863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21feec694

Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 5372.969 ; gain = 957.863

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1cb452516

Time (s): cpu = 00:00:40 ; elapsed = 00:01:43 . Memory (MB): peak = 5377.137 ; gain = 962.031

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 22fc7c773

Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 5382.984 ; gain = 967.879

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 16db0a50a

Time (s): cpu = 00:00:41 ; elapsed = 00:01:50 . Memory (MB): peak = 5393.043 ; gain = 977.938
Phase 3.3.3 Slice Area Swap | Checksum: 16db0a50a

Time (s): cpu = 00:00:41 ; elapsed = 00:01:50 . Memory (MB): peak = 5395.656 ; gain = 980.551
Phase 3.3 Small Shape DP | Checksum: 155ec6d81

Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 5399.961 ; gain = 984.855

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 142b04864

Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 5399.961 ; gain = 984.855

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1785705f5

Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 5399.961 ; gain = 984.855
Phase 3 Detail Placement | Checksum: 1785705f5

Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 5399.961 ; gain = 984.855

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10bf5ee97

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.971 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c71cb206

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 5447.152 ; gain = 0.000
INFO: [Place 46-35] Processed net mpsoc_preset_i/rst_ps8_0_187M/U0/peripheral_aresetn[0], inserted BUFG to drive 1116 loads.
INFO: [Place 46-45] Replicated bufg driver mpsoc_preset_i/rst_ps8_0_187M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 180f99f4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.792 . Memory (MB): peak = 5447.152 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1846738b2

Time (s): cpu = 00:00:48 ; elapsed = 00:02:13 . Memory (MB): peak = 5447.152 ; gain = 1032.047

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.971. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1af34706d

Time (s): cpu = 00:00:48 ; elapsed = 00:02:14 . Memory (MB): peak = 5447.152 ; gain = 1032.047

Time (s): cpu = 00:00:48 ; elapsed = 00:02:14 . Memory (MB): peak = 5447.152 ; gain = 1032.047
Phase 4.1 Post Commit Optimization | Checksum: 1af34706d

Time (s): cpu = 00:00:48 ; elapsed = 00:02:14 . Memory (MB): peak = 5447.152 ; gain = 1032.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 5474.785 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26546f834

Time (s): cpu = 00:00:50 ; elapsed = 00:02:23 . Memory (MB): peak = 5474.785 ; gain = 1059.680

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|              16x16|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26546f834

Time (s): cpu = 00:00:50 ; elapsed = 00:02:23 . Memory (MB): peak = 5474.785 ; gain = 1059.680
Phase 4.3 Placer Reporting | Checksum: 26546f834

Time (s): cpu = 00:00:50 ; elapsed = 00:02:23 . Memory (MB): peak = 5474.785 ; gain = 1059.680

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 5474.785 ; gain = 0.000

Time (s): cpu = 00:00:50 ; elapsed = 00:02:23 . Memory (MB): peak = 5474.785 ; gain = 1059.680
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 222b3f806

Time (s): cpu = 00:00:50 ; elapsed = 00:02:23 . Memory (MB): peak = 5474.785 ; gain = 1059.680
Ending Placer Task | Checksum: 15e07851e

Time (s): cpu = 00:00:50 ; elapsed = 00:02:23 . Memory (MB): peak = 5474.785 ; gain = 1059.680
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:02:25 . Memory (MB): peak = 5474.785 ; gain = 1059.680
INFO: [runtcl-4] Executing : report_io -file mpsoc_preset_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 5474.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mpsoc_preset_wrapper_utilization_placed.rpt -pb mpsoc_preset_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mpsoc_preset_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5474.785 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5474.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/mpsoc_preset_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 5474.785 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5474.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/mpsoc_preset_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 70eea6aa ConstDB: 0 ShapeSum: 370656ad RouteDB: b61287c7
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 5474.785 ; gain = 0.000
Post Restoration Checksum: NetGraph: d6e3a3a | NumContArr: 97dcfd5e | Constraints: bad6c156 | Timing: 0
Phase 1 Build RT Design | Checksum: 16021f8ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5480.320 ; gain = 5.535

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16021f8ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5480.320 ; gain = 5.535

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16021f8ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5480.320 ; gain = 5.535

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2573daec0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2f6a2afb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5553.078 ; gain = 78.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.129  | TNS=0.000  | WHS=-0.051 | THS=-3.095 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 269e7c75c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 5553.078 ; gain = 78.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.129  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 3376431ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 5553.078 ; gain = 78.293

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000907527 %
  Global Horizontal Routing Utilization  = 0.000545173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15679
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12616
  Number of Partially Routed Nets     = 3063
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25a7c1ec8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25a7c1ec8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5553.078 ; gain = 78.293
Phase 3 Initial Routing | Checksum: 2b267c7bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2772
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 4.1 Global Iteration 0 | Checksum: 23eb15b77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d9c4c3b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 5553.078 ; gain = 78.293
Phase 4 Rip-up And Reroute | Checksum: 1d9c4c3b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c6967caf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 5553.078 ; gain = 78.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 22325d17b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 5553.078 ; gain = 78.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1fc80d3dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fc80d3dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 5553.078 ; gain = 78.293
Phase 5 Delay and Skew Optimization | Checksum: 1fc80d3dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2428227bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 5553.078 ; gain = 78.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19b2366f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 5553.078 ; gain = 78.293
Phase 6 Post Hold Fix | Checksum: 19b2366f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.28928 %
  Global Horizontal Routing Utilization  = 0.861711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1df987354

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1df987354

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1df987354

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1df987354

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 5553.078 ; gain = 78.293

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1df987354

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 5553.078 ; gain = 78.293
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: b7f83b15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 5553.078 ; gain = 78.293

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 5553.078 ; gain = 78.293

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 5553.078 ; gain = 78.293
INFO: [runtcl-4] Executing : report_drc -file mpsoc_preset_wrapper_drc_routed.rpt -pb mpsoc_preset_wrapper_drc_routed.pb -rpx mpsoc_preset_wrapper_drc_routed.rpx
Command: report_drc -file mpsoc_preset_wrapper_drc_routed.rpt -pb mpsoc_preset_wrapper_drc_routed.pb -rpx mpsoc_preset_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/mpsoc_preset_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mpsoc_preset_wrapper_methodology_drc_routed.rpt -pb mpsoc_preset_wrapper_methodology_drc_routed.pb -rpx mpsoc_preset_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mpsoc_preset_wrapper_methodology_drc_routed.rpt -pb mpsoc_preset_wrapper_methodology_drc_routed.pb -rpx mpsoc_preset_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/mpsoc_preset_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mpsoc_preset_wrapper_power_routed.rpt -pb mpsoc_preset_wrapper_power_summary_routed.pb -rpx mpsoc_preset_wrapper_power_routed.rpx
Command: report_power -file mpsoc_preset_wrapper_power_routed.rpt -pb mpsoc_preset_wrapper_power_summary_routed.pb -rpx mpsoc_preset_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
146 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 5553.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file mpsoc_preset_wrapper_route_status.rpt -pb mpsoc_preset_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mpsoc_preset_wrapper_timing_summary_routed.rpt -pb mpsoc_preset_wrapper_timing_summary_routed.pb -rpx mpsoc_preset_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mpsoc_preset_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mpsoc_preset_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mpsoc_preset_wrapper_bus_skew_routed.rpt -pb mpsoc_preset_wrapper_bus_skew_routed.pb -rpx mpsoc_preset_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 5553.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/impl_1/mpsoc_preset_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <mpsoc_preset_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mpsoc_preset_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force mpsoc_preset_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln1257_3_fu_4181_p2 input mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln1257_3_fu_4181_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg input mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg input mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U10/tmp_product output mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U10/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U7/tmp_product output mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U7/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U8/tmp_product output mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U8/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_16ns_6ns_21_1_1_U14/tmp_product output mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_16ns_6ns_21_1_1_U14/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_20s_9ns_28_1_1_U15/tmp_product output mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_20s_9ns_28_1_1_U15/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln1257_3_fu_4181_p2 multiplier stage mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln1257_3_fu_4181_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg multiplier stage mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U10/tmp_product multiplier stage mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U10/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U7/tmp_product multiplier stage mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U7/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U8/tmp_product multiplier stage mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_11ns_13ns_23_1_1_U8/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_16ns_6ns_21_1_1_U14/tmp_product multiplier stage mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_16ns_6ns_21_1_1_U14/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_20s_9ns_28_1_1_U15/tmp_product multiplier stage mpsoc_preset_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/mul_20s_9ns_28_1_1_U15/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 97 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_preset_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], mpsoc_preset_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 71 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mpsoc_preset_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 5797.125 ; gain = 244.047
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:38:53 2024...
