-intstyle "ise" -incremental -o "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/tb_idea_single_isim_beh.exe" -prj "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/tb_idea_single_beh.prj" "work.tb_idea_single" 
