Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 00:34:33 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_synth_power.rpt
| Design           : c_matrix_vec_mult_core_18_10_16_1_1
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 260.153      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 155.282      |
| Device Static (mW)       | 104.871      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 97.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    48.619  |        3 |       --- |             --- |
| Slice Logic             |    26.856  |    10204 |       --- |             --- |
|   LUT as Logic          |    15.573  |     1993 |     53200 |            3.75 |
|   Register              |     5.325  |     6625 |    106400 |            6.23 |
|   CARRY4                |     4.450  |      545 |     13300 |            4.10 |
|   LUT as Shift Register |     1.508  |      451 |     17400 |            2.59 |
|   Others                |     0.000  |      266 |       --- |             --- |
| Signals                 |    35.139  |     8835 |       --- |             --- |
| DSPs                    |    44.668  |       50 |       220 |           22.73 |
| Static Power            |   104.871  |          |           |                 |
| Total                   |   260.153  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.163 |       0.155 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+------------+
| Name                                                 | Power (mW) |
+------------------------------------------------------+------------+
| c_matrix_vec_mult_core_18_10_16_1_1                  |   155.282  |
|   dft_16_top_18_inst                                 |    41.205  |
|     codeBlock88206_18_inst                           |    25.044  |
|       add88218                                       |     0.215  |
|       add88278                                       |     0.215  |
|       add88330                                       |     0.304  |
|       add88374                                       |     0.201  |
|       add88426                                       |     0.215  |
|       add88486                                       |     0.215  |
|       add88538                                       |     0.161  |
|       add88580                                       |     0.326  |
|       add88652                                       |     0.334  |
|       add88746                                       |     0.215  |
|       add88806                                       |     0.215  |
|       add88858                                       |     0.304  |
|       add88945                                       |     0.334  |
|       add89012                                       |     0.215  |
|       add89072                                       |     0.215  |
|       add89124                                       |     0.161  |
|       add89239                                       |     0.334  |
|       m88566                                         |     1.293  |
|       m88570                                         |     2.389  |
|       m88572                                         |     2.389  |
|       m88578                                         |     2.481  |
|       m88582                                         |     1.251  |
|       m88584                                         |     2.388  |
|       m88586                                         |     2.388  |
|       shiftRegFIFO_5_1_inst                          |     0.042  |
|       sub88381                                       |     0.201  |
|       sub88552                                       |     0.142  |
|       sub88673                                       |     0.334  |
|       sub89138                                       |     0.142  |
|       sub89166                                       |     0.290  |
|       sub89260                                       |     0.334  |
|     codeBlock89324_18_inst                           |    16.161  |
|       add89336                                       |     0.591  |
|       add89396                                       |     0.336  |
|       add89448                                       |     0.285  |
|       add89492                                       |     0.295  |
|       add89544                                       |     0.870  |
|       add89559                                       |     0.870  |
|       add89604                                       |     0.341  |
|       add89619                                       |     0.341  |
|       add89656                                       |     0.200  |
|       add89663                                       |     0.200  |
|       add89700                                       |     0.200  |
|       add89752                                       |     0.664  |
|       add89767                                       |     0.665  |
|       add89812                                       |     0.341  |
|       add89827                                       |     0.341  |
|       add89864                                       |     0.199  |
|       add89871                                       |     0.199  |
|       add89908                                       |     0.199  |
|       add89960                                       |     0.879  |
|       add89975                                       |     0.870  |
|       add90020                                       |     0.341  |
|       add90035                                       |     0.359  |
|       add90072                                       |     0.200  |
|       add90079                                       |     0.200  |
|       add90116                                       |     0.200  |
|       shiftRegFIFO_2_1_inst                          |     0.017  |
|       sub89499                                       |     0.353  |
|       sub89707                                       |     0.200  |
|       sub89915                                       |     0.199  |
|       sub90123                                       |     0.200  |
|   elementwise_add_core_18_18_9_inst_0                |     9.751  |
|   elementwise_mult_core_18_1810_9_1_inst_0_imag_imag |    18.874  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst0         |     1.244  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst2         |     2.456  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst4         |     2.453  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst6         |     2.456  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst8         |     0.016  |
|     fp_rounding_unit_1_37_10_inst0                   |     0.375  |
|     fp_rounding_unit_1_37_10_inst1                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst2                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst3                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst4                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst5                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst6                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst7                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst8                   |     0.375  |
|   elementwise_mult_core_18_1810_9_1_inst_0_imag_real |    16.668  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst0         |     1.236  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst2         |     2.439  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst4         |     2.436  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst6         |     2.439  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst8         |     0.016  |
|     fp_rounding_unit_1_37_10_inst0                   |     0.375  |
|     fp_rounding_unit_1_37_10_inst1                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst2                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst3                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst4                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst5                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst6                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst7                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst8                   |     0.375  |
|   elementwise_mult_core_18_1810_9_1_inst_0_real_imag |    21.468  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst0         |     2.383  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst2         |     2.383  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst4         |     2.381  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst6         |     2.383  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst8         |     1.191  |
|     fp_rounding_unit_1_37_10_inst0                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst1                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst2                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst3                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst4                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst5                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst6                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst7                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst8                   |     1.050  |
|   elementwise_mult_core_18_1810_9_1_inst_0_real_real |    21.832  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst0         |     2.430  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst2         |     2.433  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst4         |     2.431  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst6         |     2.433  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst8         |     1.191  |
|     fp_rounding_unit_1_37_10_inst0                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst1                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst2                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst3                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst4                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst5                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst6                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst7                   |     1.050  |
|     fp_rounding_unit_1_37_10_inst8                   |     1.050  |
|   elementwise_sub_core_18_18_9_inst_0                |     7.598  |
|   shift_register_group_18_910_inst_0_imag            |     4.734  |
|     shift_register_unit_18_10_inst_0                 |     0.526  |
|     shift_register_unit_18_10_inst_1                 |     0.526  |
|     shift_register_unit_18_10_inst_2                 |     0.526  |
|     shift_register_unit_18_10_inst_3                 |     0.526  |
|     shift_register_unit_18_10_inst_4                 |     0.526  |
|     shift_register_unit_18_10_inst_5                 |     0.526  |
|     shift_register_unit_18_10_inst_6                 |     0.526  |
|     shift_register_unit_18_10_inst_7                 |     0.526  |
|     shift_register_unit_18_10_inst_8                 |     0.526  |
|   shift_register_group_18_910_inst_0_real            |     4.809  |
|     shift_register_unit_18_10_inst_0                 |     0.601  |
|     shift_register_unit_18_10_inst_1                 |     0.526  |
|     shift_register_unit_18_10_inst_2                 |     0.526  |
|     shift_register_unit_18_10_inst_3                 |     0.526  |
|     shift_register_unit_18_10_inst_4                 |     0.526  |
|     shift_register_unit_18_10_inst_5                 |     0.526  |
|     shift_register_unit_18_10_inst_6                 |     0.526  |
|     shift_register_unit_18_10_inst_7                 |     0.526  |
|     shift_register_unit_18_10_inst_8                 |     0.526  |
+------------------------------------------------------+------------+


