// Seed: 1799295969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5 = id_5;
  assign module_1.id_31 = 0;
endmodule
module module_1 #(
    parameter id_27 = 32'd4,
    parameter id_47 = 32'd33
) (
    input supply0 id_0,
    input tri0 id_1[id_27 : id_47  +  -1],
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wire id_7,
    input wand id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13
    , id_57,
    input tri id_14,
    output tri0 id_15,
    input tri1 id_16,
    output wand id_17,
    input supply1 id_18,
    input wire id_19,
    input wand id_20,
    input wand id_21,
    output logic id_22,
    output tri id_23,
    input tri id_24,
    output tri0 id_25,
    input tri0 id_26,
    input supply1 _id_27,
    input supply0 id_28,
    input supply0 id_29,
    input tri0 id_30,
    input uwire id_31,
    output supply0 id_32,
    input wor id_33,
    output tri0 id_34,
    input supply0 id_35,
    input tri1 id_36,
    output tri1 id_37,
    input wand id_38,
    input tri1 id_39,
    input wor id_40,
    output supply0 id_41,
    input supply0 id_42,
    output uwire id_43,
    input uwire id_44,
    input tri0 id_45,
    output tri1 id_46,
    output tri0 _id_47,
    input supply0 id_48,
    input wire id_49,
    input wor id_50,
    output tri id_51,
    output supply0 void id_52,
    input uwire id_53,
    output supply1 id_54,
    output uwire id_55
);
  assign id_10 = -1;
  assign id_41 = -1'b0 == id_1 + id_9;
  assign id_46 = id_20;
  logic id_58 = 1;
  always @(*) id_22 = -1;
  tri1 id_59 = -1'h0 | 1;
  xor primCall (
      id_43,
      id_48,
      id_24,
      id_50,
      id_3,
      id_20,
      id_0,
      id_40,
      id_11,
      id_12,
      id_28,
      id_58,
      id_31,
      id_19,
      id_42,
      id_59,
      id_5,
      id_33,
      id_36,
      id_13,
      id_53,
      id_18,
      id_2,
      id_49,
      id_14,
      id_26,
      id_60,
      id_7,
      id_16,
      id_6,
      id_21,
      id_38,
      id_44,
      id_57,
      id_35,
      id_8,
      id_30,
      id_39,
      id_45,
      id_1
  );
  logic id_60;
  module_0 modCall_1 (
      id_59,
      id_60,
      id_57,
      id_58
  );
  assign id_51 = -1;
endmodule
