
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100268                       # Number of seconds simulated
sim_ticks                                100267537410                       # Number of ticks simulated
final_tick                               627261434688                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 208596                       # Simulator instruction rate (inst/s)
host_op_rate                                   263526                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6355463                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902332                       # Number of bytes of host memory used
host_seconds                                 15776.59                       # Real time elapsed on the host
sim_insts                                  3290940649                       # Number of instructions simulated
sim_ops                                    4157543947                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2047104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       763008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1748736                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4563584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1531904                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1531904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15993                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5961                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13662                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35653                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11968                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11968                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20416418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7609721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17440700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45514073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12766                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15278165                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15278165                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15278165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20416418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7609721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17440700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60792238                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240449731                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21937499                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17771729                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011514                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8981165                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8279760                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464893                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91331                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185573728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121922604                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21937499                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10744653                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26709203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6159972                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4009000                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11613430                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220394794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193685591     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486192      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960093      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4588532      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          993681      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553691      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186985      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741831      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13198198      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220394794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091235                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.507061                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183509424                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6132798                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26604621                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86677                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4061268                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782221                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42194                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149523310                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77500                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4061268                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184014251                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1571633                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3152638                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26155960                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1439038                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149387165                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19952                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274404                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       184284                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210152450                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697065697                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697065697                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39456932                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37777                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21239                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4729699                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14518227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7218145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134980                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1603888                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148321940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139350922                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142837                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24748787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51376705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4690                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220394794                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160328227     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25737516     11.68%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12488158      5.67%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8333469      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7725964      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593690      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2679159      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379465      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129146      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220394794                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400528     59.10%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138054     20.37%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139155     20.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117039698     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113105      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021021      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160564      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139350922                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579543                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677737                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499917210                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173108963                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135779128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140028659                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350702                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3284290                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       192419                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4061268                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1022614                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        95881                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148359698                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14518227                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7218145                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21224                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1096118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234497                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136812149                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12572304                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2538771                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19731585                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19395079                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7159281                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568984                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135779966                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135779128                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80413848                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221947718                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564688                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362310                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25551675                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015193                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216333526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567685                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164755830     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24273590     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10604631      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017226      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360699      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713308      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322830      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954759      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2330653      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216333526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2330653                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362363931                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300783469                       # The number of ROB writes
system.switch_cpus0.timesIdled                3005229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20054937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.404497                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.404497                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415887                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415887                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616260314                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189101928                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138097032                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240449731                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21744431                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17643483                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2002219                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8799797                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8230971                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2359876                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94329                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188332618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121262711                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21744431                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10590847                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26697268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6116415                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3619742                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11639945                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2000688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222738008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196040740     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1857768      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3386359      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3126666      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1986695      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1632405      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          934027      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          950510      0.43%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12822838      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222738008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090432                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.504316                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186421288                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5548431                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26634692                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45438                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4088155                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3760437                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148860806                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4088155                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186897897                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1192594                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3266949                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26174011                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1118391                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148736418                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        179803                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       484680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    210959822                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    692859886                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    692859886                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173551588                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37408229                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34176                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17088                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4144837                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14058105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7260261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82883                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1607271                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147737849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139454072                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118032                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22388533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47169195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    222738008                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162599391     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25455605     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13700504      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6939735      3.12%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8261798      3.71%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2684154      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2510495      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       443286      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       143040      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222738008                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         421124     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146564     20.73%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139421     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117268477     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1999629      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17088      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12931403      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7237475      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139454072                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579972                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             707109                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005071                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    502471293                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170160771                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136433043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140161181                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271108                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2744268                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93064                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4088155                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         808438                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114810                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147772025                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14058105                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7260261                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17088                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1065868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1118817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2184685                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137442242                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12476432                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2011830                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19713746                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19399791                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7237314                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.571605                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136433082                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136433043                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78756350                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219391284                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.567408                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358977                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101075669                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124453940                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23318431                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2027626                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218649853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368893                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    166237763     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24130271     11.04%     87.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12512650      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4019602      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5527352      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1851995      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1072141      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947298      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2350781      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218649853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101075669                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124453940                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18481031                       # Number of memory references committed
system.switch_cpus1.commit.loads             11313834                       # Number of loads committed
system.switch_cpus1.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17963589                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112123488                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2566895                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2350781                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364071443                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          299632928                       # The number of ROB writes
system.switch_cpus1.timesIdled                2917178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17711723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101075669                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124453940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101075669                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.378908                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.378908                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.420361                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.420361                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       618188856                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190945030                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137357182                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               240449731                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20786612                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16933543                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1853407                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8132376                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7872064                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2168398                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        83888                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    187470354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116897625                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20786612                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10040462                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24701950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5519075                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7719681                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11465449                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1850670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    223530304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.632591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.003006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198828354     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2646670      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2073988      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2228845      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1897514      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1057852      0.47%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          724706      0.32%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1884573      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12187802      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    223530304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.086449                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.486162                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       185280576                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      9947465                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24557131                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113151                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3631973                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3541091                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6347                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141128789                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50222                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3631973                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       185531429                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6796936                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2062593                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24425881                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1081485                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     140920648                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          282                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        419386                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       537234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3976                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    197203089                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    656714985                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    656714985                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163683584                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33519505                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31739                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16110                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3482464                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13549344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7609424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       282612                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1685884                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140415569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133267267                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        77656                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19497338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40329135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    223530304                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.596193                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.301616                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167328937     74.86%     74.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23679287     10.59%     85.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11958832      5.35%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7759368      3.47%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6392322      2.86%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2508131      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3093676      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       757795      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        51956      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    223530304                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         935078     75.27%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        142938     11.51%     86.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164322     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    110523622     82.93%     82.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1949915      1.46%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15629      0.01%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13206943      9.91%     94.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7571158      5.68%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133267267                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.554242                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1242338                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009322                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    491384832                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159945329                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    129568051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134509605                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       142587                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1756149                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       128162                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          527                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3631973                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        6089771                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       293620                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140447306                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13549344                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7609424                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16109                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        230705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        11962                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1102838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1035713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2138551                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    130756181                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13082088                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2511086                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20652981                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18666984                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7570893                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.543798                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129571206                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            129568051                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76953686                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207443074                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.538857                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370963                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97150828                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118982068                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21474249                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1873877                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    219898331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541078                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.394710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171538909     78.01%     78.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22664283     10.31%     88.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10510773      4.78%     93.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4685187      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3552319      1.62%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1498253      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1490348      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1068023      0.49%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2890236      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    219898331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97150828                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118982068                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19274457                       # Number of memory references committed
system.switch_cpus2.commit.loads             11793195                       # Number of loads committed
system.switch_cpus2.commit.membars              15628                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17073797                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107073236                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2352898                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2890236                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           357464412                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          284544672                       # The number of ROB writes
system.switch_cpus2.timesIdled                2758969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16919427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97150828                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118982068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97150828                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.475015                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.475015                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.404038                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.404038                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591066454                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178562245                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133978515                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31256                       # number of misc regfile writes
system.l2.replacements                          35655                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1883180                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68423                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.522617                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           734.383001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.675307                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5220.043198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.658478                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2472.767061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.866160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5838.772812                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5791.303809                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4605.721413                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8077.808761                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022412                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.159303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.075463                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000240                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.178185                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176737                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.140555                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.246515                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57188                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33241                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        78824                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  169253                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52451                       # number of Writeback hits
system.l2.Writeback_hits::total                 52451                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        78824                       # number of demand (read+write) hits
system.l2.demand_hits::total                   169253                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57188                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33241                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        78824                       # number of overall hits
system.l2.overall_hits::total                  169253                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15993                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5961                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13662                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35653                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15993                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5961                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13662                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35653                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15993                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5961                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13662                       # number of overall misses
system.l2.overall_misses::total                 35653                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1920978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2615692959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2129665                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    996891477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1447514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2255694008                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5873776601                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1920978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2615692959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2129665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    996891477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1447514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2255694008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5873776601                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1920978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2615692959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2129665                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    996891477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1447514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2255694008                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5873776601                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        92486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              204906                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52451                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52451                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73181                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39202                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        92486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204906                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73181                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39202                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        92486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204906                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.218540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.152059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.147720                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.173997                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218540                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.152059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.147720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173997                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218540                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.152059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.147720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173997                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163552.364097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152118.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167235.610971                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 144751.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165107.159128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164748.453174                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163552.364097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152118.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167235.610971                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 144751.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165107.159128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164748.453174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163552.364097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152118.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167235.610971                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 144751.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165107.159128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164748.453174                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11968                       # number of writebacks
system.l2.writebacks::total                     11968                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15993                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13662                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35653                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35653                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1163149                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1683804039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1313246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    649702810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       863974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1460314805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3797162023                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1163149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1683804039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1313246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    649702810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       863974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1460314805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3797162023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1163149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1683804039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1313246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    649702810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       863974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1460314805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3797162023                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.152059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.147720                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.173997                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.152059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.147720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.152059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.147720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173997                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        89473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105283.814106                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93803.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108992.251300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 86397.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106888.801420                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106503.296300                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        89473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105283.814106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93803.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108992.251300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 86397.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106888.801420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106503.296300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        89473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105283.814106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93803.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108992.251300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 86397.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106888.801420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106503.296300                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996637                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011621039                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060327.981670                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996637                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11613415                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11613415                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11613415                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11613415                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11613415                       # number of overall hits
system.cpu0.icache.overall_hits::total       11613415                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2420342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2420342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11613430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11613430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11613430                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11613430                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11613430                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11613430                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73181                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480569                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73437                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2444.007367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.009111                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.990889                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902379                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097621                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415046                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16407704                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16407704                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16407704                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16407704                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179659                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179659                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179659                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179659                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179659                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179659                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18513998426                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18513998426                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18513998426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18513998426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18513998426                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18513998426                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9594705                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9594705                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16587363                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16587363                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16587363                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16587363                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018725                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018725                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010831                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103050.770771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103050.770771                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103050.770771                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103050.770771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103050.770771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103050.770771                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20902                       # number of writebacks
system.cpu0.dcache.writebacks::total            20902                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106478                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106478                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106478                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73181                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73181                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73181                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6524661864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6524661864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6524661864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6524661864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6524661864                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6524661864                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004412                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004412                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004412                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004412                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89157.866987                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89157.866987                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89157.866987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89157.866987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89157.866987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89157.866987                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996989                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009538779                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180429.328294                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996989                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11639929                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11639929                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11639929                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11639929                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11639929                       # number of overall hits
system.cpu1.icache.overall_hits::total       11639929                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2627731                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2627731                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2627731                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2627731                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2627731                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2627731                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11639945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11639945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11639945                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11639945                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11639945                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11639945                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164233.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164233.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164233.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164233.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164233.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164233.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2245865                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2245865                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2245865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2245865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2245865                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2245865                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160418.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160418.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160418.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160418.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160418.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160418.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39202                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167947598                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39458                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4256.363678                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.213275                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.786725                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907083                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092917                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9376166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9376166                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7134728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7134728                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17088                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17088                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17088                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16510894                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16510894                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16510894                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16510894                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118210                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118210                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118210                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118210                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118210                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118210                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12162970559                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12162970559                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12162970559                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12162970559                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12162970559                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12162970559                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9494376                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9494376                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7134728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7134728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16629104                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16629104                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16629104                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16629104                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012451                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007109                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007109                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007109                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007109                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102892.907191                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102892.907191                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102892.907191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102892.907191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102892.907191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102892.907191                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10284                       # number of writebacks
system.cpu1.dcache.writebacks::total            10284                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79008                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79008                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79008                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79008                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39202                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39202                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39202                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3223954724                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3223954724                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3223954724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3223954724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3223954724                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3223954724                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82239.547064                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82239.547064                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82239.547064                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82239.547064                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82239.547064                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82239.547064                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.995703                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006296034                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1839663.681901                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.995703                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016019                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876596                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11465437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11465437                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11465437                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11465437                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11465437                       # number of overall hits
system.cpu2.icache.overall_hits::total       11465437                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1876961                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1876961                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1876961                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1876961                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1876961                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1876961                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11465449                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11465449                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11465449                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11465449                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11465449                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11465449                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156413.416667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156413.416667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156413.416667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156413.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156413.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156413.416667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1530514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1530514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1530514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1530514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1530514                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1530514                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153051.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153051.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 153051.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153051.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 153051.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153051.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 92486                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189609845                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 92742                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2044.487341                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.623871                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.376129                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916499                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083501                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10075035                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10075035                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7449867                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7449867                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15936                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15936                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15628                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15628                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17524902                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17524902                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17524902                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17524902                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       384272                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       384272                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           53                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       384325                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        384325                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       384325                       # number of overall misses
system.cpu2.dcache.overall_misses::total       384325                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  35179297820                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  35179297820                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4819135                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4819135                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  35184116955                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35184116955                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  35184116955                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35184116955                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10459307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10459307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7449920                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7449920                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15628                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15628                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17909227                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17909227                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17909227                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17909227                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036740                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036740                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021460                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021460                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021460                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021460                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 91547.908305                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91547.908305                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90927.075472                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90927.075472                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 91547.822689                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91547.822689                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 91547.822689                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91547.822689                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21265                       # number of writebacks
system.cpu2.dcache.writebacks::total            21265                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       291786                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       291786                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           53                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       291839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       291839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       291839                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       291839                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        92486                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        92486                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        92486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        92486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        92486                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        92486                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7697487856                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7697487856                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7697487856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7697487856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7697487856                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7697487856                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008842                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008842                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005164                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005164                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005164                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005164                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83228.681703                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83228.681703                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83228.681703                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83228.681703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83228.681703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83228.681703                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
