
motor_driver_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001038c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a18  08010560  08010560  00020560  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f78  08011f78  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08011f78  08011f78  00021f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f80  08011f80  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f80  08011f80  00021f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011f84  08011f84  00021f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08011f88  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009484  20000220  080121a8  00030220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200096a4  080121a8  000396a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ea2d  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048e4  00000000  00000000  0004ec7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017d0  00000000  00000000  00053568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001608  00000000  00000000  00054d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029088  00000000  00000000  00056340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000222d3  00000000  00000000  0007f3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7674  00000000  00000000  000a169b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00188d0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a54  00000000  00000000  00188d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010544 	.word	0x08010544

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	08010544 	.word	0x08010544

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001056:	4b2a      	ldr	r3, [pc, #168]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001058:	4a2a      	ldr	r2, [pc, #168]	; (8001104 <MX_ADC1_Init+0xcc>)
 800105a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <MX_ADC1_Init+0xc8>)
 800105e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001062:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001064:	4b26      	ldr	r3, [pc, #152]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800106a:	4b25      	ldr	r3, [pc, #148]	; (8001100 <MX_ADC1_Init+0xc8>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001070:	4b23      	ldr	r3, [pc, #140]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001072:	2200      	movs	r2, #0
 8001074:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001076:	4b22      	ldr	r3, [pc, #136]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001078:	2200      	movs	r2, #0
 800107a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107e:	4b20      	ldr	r3, [pc, #128]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001080:	2200      	movs	r2, #0
 8001082:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001084:	4b1e      	ldr	r3, [pc, #120]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001086:	4a20      	ldr	r2, [pc, #128]	; (8001108 <MX_ADC1_Init+0xd0>)
 8001088:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800108a:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <MX_ADC1_Init+0xc8>)
 800108c:	2200      	movs	r2, #0
 800108e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001092:	2201      	movs	r2, #1
 8001094:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001096:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001098:	2200      	movs	r2, #0
 800109a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109e:	4b18      	ldr	r3, [pc, #96]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a4:	4816      	ldr	r0, [pc, #88]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010a6:	f005 ff61 	bl	8006f6c <HAL_ADC_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80010b0:	f004 fa18 	bl	80054e4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 80010b4:	2316      	movs	r3, #22
 80010b6:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	480e      	ldr	r0, [pc, #56]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010c8:	f006 fb2c 	bl	8007724 <HAL_ADCEx_MultiModeConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80010d2:	f004 fa07 	bl	80054e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010d6:	230a      	movs	r3, #10
 80010d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 80010da:	2301      	movs	r3, #1
 80010dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4619      	mov	r1, r3
 80010e6:	4806      	ldr	r0, [pc, #24]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010e8:	f006 f8ee 	bl	80072c8 <HAL_ADC_ConfigChannel>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80010f2:	f004 f9f7 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	3720      	adds	r7, #32
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2000023c 	.word	0x2000023c
 8001104:	40012000 	.word	0x40012000
 8001108:	0f000001 	.word	0x0f000001

0800110c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001112:	463b      	mov	r3, r7
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800111e:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001120:	4a1e      	ldr	r2, [pc, #120]	; (800119c <MX_ADC2_Init+0x90>)
 8001122:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001126:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800112a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800112c:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <MX_ADC2_Init+0x8c>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <MX_ADC2_Init+0x8c>)
 800113a:	2200      	movs	r2, #0
 800113c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001140:	2200      	movs	r2, #0
 8001142:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800114c:	4b12      	ldr	r3, [pc, #72]	; (8001198 <MX_ADC2_Init+0x8c>)
 800114e:	2201      	movs	r2, #1
 8001150:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <MX_ADC2_Init+0x8c>)
 800115c:	2201      	movs	r2, #1
 800115e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001160:	480d      	ldr	r0, [pc, #52]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001162:	f005 ff03 	bl	8006f6c <HAL_ADC_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 800116c:	f004 f9ba 	bl	80054e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001170:	230b      	movs	r3, #11
 8001172:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001174:	2301      	movs	r3, #1
 8001176:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001182:	f006 f8a1 	bl	80072c8 <HAL_ADC_ConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 800118c:	f004 f9aa 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000284 	.word	0x20000284
 800119c:	40012100 	.word	0x40012100

080011a0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	463b      	mov	r3, r7
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <MX_ADC3_Init+0x8c>)
 80011b4:	4a1e      	ldr	r2, [pc, #120]	; (8001230 <MX_ADC3_Init+0x90>)
 80011b6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <MX_ADC3_Init+0x8c>)
 80011ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011be:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <MX_ADC3_Init+0x8c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80011c6:	4b19      	ldr	r3, [pc, #100]	; (800122c <MX_ADC3_Init+0x8c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011cc:	4b17      	ldr	r3, [pc, #92]	; (800122c <MX_ADC3_Init+0x8c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011d2:	4b16      	ldr	r3, [pc, #88]	; (800122c <MX_ADC3_Init+0x8c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011da:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_ADC3_Init+0x8c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <MX_ADC3_Init+0x8c>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_ADC3_Init+0x8c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_ADC3_Init+0x8c>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011f4:	480d      	ldr	r0, [pc, #52]	; (800122c <MX_ADC3_Init+0x8c>)
 80011f6:	f005 feb9 	bl	8006f6c <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 8001200:	f004 f970 	bl	80054e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001204:	2300      	movs	r3, #0
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001208:	2301      	movs	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001210:	463b      	mov	r3, r7
 8001212:	4619      	mov	r1, r3
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_ADC3_Init+0x8c>)
 8001216:	f006 f857 	bl	80072c8 <HAL_ADC_ConfigChannel>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8001220:	f004 f960 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200002cc 	.word	0x200002cc
 8001230:	40012200 	.word	0x40012200

08001234 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08e      	sub	sp, #56	; 0x38
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a45      	ldr	r2, [pc, #276]	; (8001368 <HAL_ADC_MspInit+0x134>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d128      	bne.n	80012a8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
 800125a:	4b44      	ldr	r3, [pc, #272]	; (800136c <HAL_ADC_MspInit+0x138>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	4a43      	ldr	r2, [pc, #268]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001264:	6453      	str	r3, [r2, #68]	; 0x44
 8001266:	4b41      	ldr	r3, [pc, #260]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800126e:	623b      	str	r3, [r7, #32]
 8001270:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	4b3d      	ldr	r3, [pc, #244]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	4a3c      	ldr	r2, [pc, #240]	; (800136c <HAL_ADC_MspInit+0x138>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	6313      	str	r3, [r2, #48]	; 0x30
 8001282:	4b3a      	ldr	r3, [pc, #232]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800128e:	2301      	movs	r3, #1
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001292:	2303      	movs	r3, #3
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129e:	4619      	mov	r1, r3
 80012a0:	4833      	ldr	r0, [pc, #204]	; (8001370 <HAL_ADC_MspInit+0x13c>)
 80012a2:	f007 f837 	bl	8008314 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80012a6:	e05a      	b.n	800135e <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC2)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a31      	ldr	r2, [pc, #196]	; (8001374 <HAL_ADC_MspInit+0x140>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d128      	bne.n	8001304 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	4a2c      	ldr	r2, [pc, #176]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012c0:	6453      	str	r3, [r2, #68]	; 0x44
 80012c2:	4b2a      	ldr	r3, [pc, #168]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012ca:	61bb      	str	r3, [r7, #24]
 80012cc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a25      	ldr	r2, [pc, #148]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b23      	ldr	r3, [pc, #140]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ea:	2302      	movs	r3, #2
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ee:	2303      	movs	r3, #3
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fa:	4619      	mov	r1, r3
 80012fc:	481c      	ldr	r0, [pc, #112]	; (8001370 <HAL_ADC_MspInit+0x13c>)
 80012fe:	f007 f809 	bl	8008314 <HAL_GPIO_Init>
}
 8001302:	e02c      	b.n	800135e <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC3)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a1b      	ldr	r2, [pc, #108]	; (8001378 <HAL_ADC_MspInit+0x144>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d127      	bne.n	800135e <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	4b16      	ldr	r3, [pc, #88]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	4a15      	ldr	r2, [pc, #84]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001318:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800131c:	6453      	str	r3, [r2, #68]	; 0x44
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a0e      	ldr	r2, [pc, #56]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_ADC_MspInit+0x138>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001346:	2301      	movs	r3, #1
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134a:	2303      	movs	r3, #3
 800134c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001356:	4619      	mov	r1, r3
 8001358:	4808      	ldr	r0, [pc, #32]	; (800137c <HAL_ADC_MspInit+0x148>)
 800135a:	f006 ffdb 	bl	8008314 <HAL_GPIO_Init>
}
 800135e:	bf00      	nop
 8001360:	3738      	adds	r7, #56	; 0x38
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40012000 	.word	0x40012000
 800136c:	40023800 	.word	0x40023800
 8001370:	40020800 	.word	0x40020800
 8001374:	40012100 	.word	0x40012100
 8001378:	40012200 	.word	0x40012200
 800137c:	40020000 	.word	0x40020000

08001380 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 800138e:	4b76      	ldr	r3, [pc, #472]	; (8001568 <order_phases+0x1e8>)
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]

	if(!cal->started){
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	7c1b      	ldrb	r3, [r3, #16]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d108      	bne.n	80013ae <order_phases+0x2e>
		printf("\n\r\n\rChecking phase sign, pole pairs\r\n");
 800139c:	4873      	ldr	r0, [pc, #460]	; (800156c <order_phases+0x1ec>)
 800139e:	f00b f945 	bl	800c62c <puts>
		cal->started = 1;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	ee07 3a90 	vmov	s15, r3
 80013ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013be:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001570 <order_phases+0x1f0>
 80013c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	edd3 7a05 	vldr	s15, [r3, #20]
 80013d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013de:	d529      	bpl.n	8001434 <order_phases+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80013f2:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
        cal->cal_position.elec_velocity = 0;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80013fc:	461a      	mov	r2, r3
 80013fe:	f04f 0300 	mov.w	r3, #0
 8001402:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
        controller->i_d_des = I_CAL;
 8001406:	4b5b      	ldr	r3, [pc, #364]	; (8001574 <order_phases+0x1f4>)
 8001408:	695a      	ldr	r2, [r3, #20]
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001420:	332c      	adds	r3, #44	; 0x2c
 8001422:	4619      	mov	r1, r3
 8001424:	68b8      	ldr	r0, [r7, #8]
 8001426:	f001 fe09 	bl	800303c <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	695a      	ldr	r2, [r3, #20]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	619a      	str	r2, [r3, #24]
    	return;
 8001432:	e096      	b.n	8001562 <order_phases+0x1e2>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 7a05 	vldr	s15, [r3, #20]
 800143a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001578 <order_phases+0x1f8>
 800143e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	d51d      	bpl.n	8001484 <order_phases+0x104>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	edd3 7a05 	vldr	s15, [r3, #20]
 800144e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001452:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001456:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800145a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800146e:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001478:	332c      	adds	r3, #44	; 0x2c
 800147a:	4619      	mov	r1, r3
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f001 fddd 	bl	800303c <commutate>
    	return;
 8001482:	e06e      	b.n	8001562 <order_phases+0x1e2>
    }

	reset_foc(controller);
 8001484:	68b8      	ldr	r0, [r7, #8]
 8001486:	f001 fd65 	bl	8002f54 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	edd3 7a06 	vldr	s15, [r3, #24]
 8001496:	ed97 7a05 	vldr	s14, [r7, #20]
 800149a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800149e:	eef0 7ae7 	vabs.f32	s15, s15
 80014a2:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800157c <order_phases+0x1fc>
 80014a6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014aa:	ee16 0a90 	vmov	r0, s13
 80014ae:	f7ff f86b 	bl	8000588 <__aeabi_f2d>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	ec43 2b10 	vmov	d0, r2, r3
 80014ba:	f00e fce1 	bl	800fe80 <round>
 80014be:	ec53 2b10 	vmov	r2, r3, d0
 80014c2:	4610      	mov	r0, r2
 80014c4:	4619      	mov	r1, r3
 80014c6:	f7ff fb8f 	bl	8000be8 <__aeabi_d2uiz>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	edd3 7a06 	vldr	s15, [r3, #24]
 80014d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80014dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e4:	dd07      	ble.n	80014f6 <order_phases+0x176>
		cal->phase_order = 0;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 80014ee:	4824      	ldr	r0, [pc, #144]	; (8001580 <order_phases+0x200>)
 80014f0:	f00b f89c 	bl	800c62c <puts>
 80014f4:	e006      	b.n	8001504 <order_phases+0x184>
	}
	else{
		cal->phase_order = 1;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 80014fe:	4821      	ldr	r0, [pc, #132]	; (8001584 <order_phases+0x204>)
 8001500:	f00b f894 	bl	800c62c <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	481f      	ldr	r0, [pc, #124]	; (8001588 <order_phases+0x208>)
 800150c:	f00b f808 	bl	800c520 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff f837 	bl	8000588 <__aeabi_f2d>
 800151a:	4604      	mov	r4, r0
 800151c:	460d      	mov	r5, r1
 800151e:	6978      	ldr	r0, [r7, #20]
 8001520:	f7ff f832 	bl	8000588 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	e9cd 2300 	strd	r2, r3, [sp]
 800152c:	4622      	mov	r2, r4
 800152e:	462b      	mov	r3, r5
 8001530:	4816      	ldr	r0, [pc, #88]	; (800158c <order_phases+0x20c>)
 8001532:	f00a fff5 	bl	800c520 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f893 3020 	ldrb.w	r3, [r3, #32]
 800153c:	461a      	mov	r2, r3
 800153e:	4b0a      	ldr	r3, [pc, #40]	; (8001568 <order_phases+0x1e8>)
 8001540:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <order_phases+0x1f4>)
 8001550:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    cal->started = 0;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2201      	movs	r2, #1
 800155e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bdb0      	pop	{r4, r5, r7, pc}
 8001568:	2000043c 	.word	0x2000043c
 800156c:	08010560 	.word	0x08010560
 8001570:	3851b717 	.word	0x3851b717
 8001574:	2000033c 	.word	0x2000033c
 8001578:	3fd06cbe 	.word	0x3fd06cbe
 800157c:	40c90fdb 	.word	0x40c90fdb
 8001580:	08010588 	.word	0x08010588
 8001584:	080105a0 	.word	0x080105a0
 8001588:	080105b8 	.word	0x080105b8
 800158c:	080105cc 	.word	0x080105cc

08001590 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001590:	b580      	push	{r7, lr}
 8001592:	b094      	sub	sp, #80	; 0x50
 8001594:	af02      	add	r7, sp, #8
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
 800159c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonlinearity */

	if(!cal->started){
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	7c1b      	ldrb	r3, [r3, #16]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d112      	bne.n	80015cc <calibrate_encoder+0x3c>
			printf("Starting offset cal and linearization\r\n");
 80015a6:	489d      	ldr	r0, [pc, #628]	; (800181c <calibrate_encoder+0x28c>)
 80015a8:	f00b f840 	bl	800c62c <puts>
			printf("Theta ref, count ref, count error\r\n");
 80015ac:	489c      	ldr	r0, [pc, #624]	; (8001820 <calibrate_encoder+0x290>)
 80015ae:	f00b f83d 	bl	800c62c <puts>
			cal->started = 1;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2201      	movs	r2, #1
 80015b6:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015c4:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	84da      	strh	r2, [r3, #38]	; 0x26
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015dc:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8001824 <calibrate_encoder+0x294>
 80015e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	edd3 7a05 	vldr	s15, [r3, #20]
 80015f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fc:	d525      	bpl.n	800164a <calibrate_encoder+0xba>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001610:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
        controller->i_d_des = I_CAL;
 8001614:	4b84      	ldr	r3, [pc, #528]	; (8001828 <calibrate_encoder+0x298>)
 8001616:	695a      	ldr	r2, [r3, #20]
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800162e:	332c      	adds	r3, #44	; 0x2c
 8001630:	4619      	mov	r1, r3
 8001632:	68b8      	ldr	r0, [r7, #8]
 8001634:	f001 fd02 	bl	800303c <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	695a      	ldr	r2, [r3, #20]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	695a      	ldr	r2, [r3, #20]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001648:	e26c      	b.n	8001b24 <calibrate_encoder+0x594>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001650:	4b75      	ldr	r3, [pc, #468]	; (8001828 <calibrate_encoder+0x298>)
 8001652:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001656:	eddf 6a75 	vldr	s13, [pc, #468]	; 800182c <calibrate_encoder+0x29c>
 800165a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800165e:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001662:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001666:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800166a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800166e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	f140 808a 	bpl.w	800178e <calibrate_encoder+0x1fe>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001680:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001830 <calibrate_encoder+0x2a0>
 8001684:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001698:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80016a2:	332c      	adds	r3, #44	; 0x2c
 80016a4:	4619      	mov	r1, r3
 80016a6:	68b8      	ldr	r0, [r7, #8]
 80016a8:	f001 fcc8 	bl	800303c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	ed93 7a05 	vldr	s14, [r3, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c0:	dc00      	bgt.n	80016c4 <calibrate_encoder+0x134>
				return;
			}
			cal->sample_count++;

		}
		return;
 80016c2:	e22f      	b.n	8001b24 <calibrate_encoder+0x594>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80016ca:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8001844 <calibrate_encoder+0x2b4>
 80016ce:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016d2:	4b55      	ldr	r3, [pc, #340]	; (8001828 <calibrate_encoder+0x298>)
 80016d4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80016d8:	ed9f 7a54 	vldr	s14, [pc, #336]	; 800182c <calibrate_encoder+0x29c>
 80016dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016e8:	ee17 3a90 	vmov	r3, s15
 80016ec:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	131b      	asrs	r3, r3, #12
 80016fc:	f403 2200 	and.w	r2, r3, #524288	; 0x80000
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001704:	4618      	mov	r0, r3
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	441a      	add	r2, r3
 800170a:	6879      	ldr	r1, [r7, #4]
 800170c:	f100 030a 	add.w	r3, r0, #10
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	440b      	add	r3, r1
 8001714:	605a      	str	r2, [r3, #4]
			printf("%.3f %d %d\r\n", cal->theta_ref, count_ref, cal->error_arr[cal->sample_count]);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	4618      	mov	r0, r3
 800171c:	f7fe ff34 	bl	8000588 <__aeabi_f2d>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	330a      	adds	r3, #10
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4413      	add	r3, r2
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	9301      	str	r3, [sp, #4]
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	483e      	ldr	r0, [pc, #248]	; (8001834 <calibrate_encoder+0x2a4>)
 800173a:	f00a fef1 	bl	800c520 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001744:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001838 <calibrate_encoder+0x2a8>
 8001748:	ee77 7a87 	vadd.f32	s15, s15, s14
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001756:	ee07 3a90 	vmov	s15, r3
 800175a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800175e:	4b32      	ldr	r3, [pc, #200]	; (8001828 <calibrate_encoder+0x298>)
 8001760:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001764:	eddf 6a35 	vldr	s13, [pc, #212]	; 800183c <calibrate_encoder+0x2ac>
 8001768:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800176c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001770:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001774:	eeb4 7a67 	vcmp.f32	s14, s15
 8001778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177c:	f000 81cf 	beq.w	8001b1e <calibrate_encoder+0x58e>
			cal->sample_count++;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001784:	3301      	adds	r3, #1
 8001786:	b29a      	uxth	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	84da      	strh	r2, [r3, #38]	; 0x26
		return;
 800178c:	e1ca      	b.n	8001b24 <calibrate_encoder+0x594>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	ed93 7a05 	vldr	s14, [r3, #20]
 8001794:	4b24      	ldr	r3, [pc, #144]	; (8001828 <calibrate_encoder+0x298>)
 8001796:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800179a:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001840 <calibrate_encoder+0x2b0>
 800179e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80017a2:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80017a6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	f140 80a6 	bpl.w	800190a <calibrate_encoder+0x37a>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80017c4:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001830 <calibrate_encoder+0x2a0>
 80017c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <calibrate_encoder+0x298>)
 80017d4:	695a      	ldr	r2, [r3, #20]
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		cal->cal_position.elec_angle = cal->theta_ref;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80017f0:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017fa:	332c      	adds	r3, #44	; 0x2c
 80017fc:	4619      	mov	r1, r3
 80017fe:	68b8      	ldr	r0, [r7, #8]
 8001800:	f001 fc1c 	bl	800303c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	ed93 7a05 	vldr	s14, [r3, #20]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001810:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001818:	dc16      	bgt.n	8001848 <calibrate_encoder+0x2b8>
			printf("%.3f %d %d\r\n", cal->theta_ref, count_ref, cal->error_arr[cal->sample_count]);

			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 800181a:	e182      	b.n	8001b22 <calibrate_encoder+0x592>
 800181c:	080105e8 	.word	0x080105e8
 8001820:	08010610 	.word	0x08010610
 8001824:	3851b717 	.word	0x3851b717
 8001828:	2000033c 	.word	0x2000033c
 800182c:	40c90fdb 	.word	0x40c90fdb
 8001830:	3a03126e 	.word	0x3a03126e
 8001834:	08010634 	.word	0x08010634
 8001838:	3ba0d97c 	.word	0x3ba0d97c
 800183c:	43000000 	.word	0x43000000
 8001840:	41490fdb 	.word	0x41490fdb
 8001844:	49000000 	.word	0x49000000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 8168 	beq.w	8001b22 <calibrate_encoder+0x592>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	edd3 7a02 	vldr	s15, [r3, #8]
 8001858:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001844 <calibrate_encoder+0x2b4>
 800185c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001860:	4bb2      	ldr	r3, [pc, #712]	; (8001b2c <calibrate_encoder+0x59c>)
 8001862:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001866:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 8001b30 <calibrate_encoder+0x5a0>
 800186a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800186e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001872:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001876:	ee17 3a90 	vmov	r3, s15
 800187a:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	689a      	ldr	r2, [r3, #8]
 8001880:	6a3b      	ldr	r3, [r7, #32]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	131b      	asrs	r3, r3, #12
 800188a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800188e:	69fa      	ldr	r2, [r7, #28]
 8001890:	4413      	add	r3, r2
 8001892:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	330a      	adds	r3, #10
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	4413      	add	r3, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 80018aa:	4610      	mov	r0, r2
 80018ac:	0fda      	lsrs	r2, r3, #31
 80018ae:	4413      	add	r3, r2
 80018b0:	105b      	asrs	r3, r3, #1
 80018b2:	4619      	mov	r1, r3
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	f100 030a 	add.w	r3, r0, #10
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	6059      	str	r1, [r3, #4]
			printf("%.3f %d %d\r\n", cal->theta_ref, count_ref, cal->error_arr[cal->sample_count]);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fe5f 	bl	8000588 <__aeabi_f2d>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	330a      	adds	r3, #10
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	6a3b      	ldr	r3, [r7, #32]
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4894      	ldr	r0, [pc, #592]	; (8001b34 <calibrate_encoder+0x5a4>)
 80018e4:	f00a fe1c 	bl	800c520 <iprintf>
			cal->sample_count--;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018ec:	3b01      	subs	r3, #1
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	84da      	strh	r2, [r3, #38]	; 0x26
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018fa:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8001b38 <calibrate_encoder+0x5a8>
 80018fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001908:	e10b      	b.n	8001b22 <calibrate_encoder+0x592>
    }

    reset_foc(controller);
 800190a:	68b8      	ldr	r0, [r7, #8]
 800190c:	f001 fb22 	bl	8002f54 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001914:	2300      	movs	r3, #0
 8001916:	643b      	str	r3, [r7, #64]	; 0x40
 8001918:	e00b      	b.n	8001932 <calibrate_encoder+0x3a2>
		ezero_mean += cal->error_arr[i];
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800191e:	330a      	adds	r3, #10
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	4413      	add	r3, r2
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001928:	4413      	add	r3, r2
 800192a:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 800192c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800192e:	3301      	adds	r3, #1
 8001930:	643b      	str	r3, [r7, #64]	; 0x40
 8001932:	4b7e      	ldr	r3, [pc, #504]	; (8001b2c <calibrate_encoder+0x59c>)
 8001934:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001938:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193c:	ee17 3a90 	vmov	r3, s15
 8001940:	01db      	lsls	r3, r3, #7
 8001942:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001944:	429a      	cmp	r2, r3
 8001946:	dbe8      	blt.n	800191a <calibrate_encoder+0x38a>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001948:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800194a:	ee07 3a90 	vmov	s15, r3
 800194e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001952:	4b76      	ldr	r3, [pc, #472]	; (8001b2c <calibrate_encoder+0x59c>)
 8001954:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001958:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8001b3c <calibrate_encoder+0x5ac>
 800195c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001960:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001964:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001968:	ee17 2a90 	vmov	r2, s15
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	61da      	str	r2, [r3, #28]

	// check for valid calibration...ezero mean is in counts, should be less than CPR
	if (cal->ezero < ENC_CPR){
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001978:	f280 80bf 	bge.w	8001afa <calibrate_encoder+0x56a>
		printf("Valid calibration. Mean elec zero: %d\n\r", cal->ezero);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	69db      	ldr	r3, [r3, #28]
 8001980:	4619      	mov	r1, r3
 8001982:	486f      	ldr	r0, [pc, #444]	; (8001b40 <calibrate_encoder+0x5b0>)
 8001984:	f00a fdcc 	bl	800c520 <iprintf>
		cal->valid_cal = 1;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

		// Moving average to filter out cogging ripple
		int window = SAMPLES_PER_PPAIR;
 8001990:	2380      	movs	r3, #128	; 0x80
 8001992:	62bb      	str	r3, [r7, #40]	; 0x28
		int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001998:	f5c3 2300 	rsb	r3, r3, #524288	; 0x80000
 800199c:	2b00      	cmp	r3, #0
 800199e:	da01      	bge.n	80019a4 <calibrate_encoder+0x414>
 80019a0:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80019a4:	131b      	asrs	r3, r3, #12
 80019a6:	627b      	str	r3, [r7, #36]	; 0x24
		for(int i = 0; i<N_LUT; i++){
 80019a8:	2300      	movs	r3, #0
 80019aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019ac:	e0a0      	b.n	8001af0 <calibrate_encoder+0x560>
				int moving_avg = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	63bb      	str	r3, [r7, #56]	; 0x38
				for(int j = (-window)/2; j<(window)/2; j++){
 80019b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b4:	0fda      	lsrs	r2, r3, #31
 80019b6:	4413      	add	r3, r2
 80019b8:	105b      	asrs	r3, r3, #1
 80019ba:	425b      	negs	r3, r3
 80019bc:	637b      	str	r3, [r7, #52]	; 0x34
 80019be:	e068      	b.n	8001a92 <calibrate_encoder+0x502>
					int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 80019c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ca:	4b58      	ldr	r3, [pc, #352]	; (8001b2c <calibrate_encoder+0x59c>)
 80019cc:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80019d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d4:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001b3c <calibrate_encoder+0x5ac>
 80019d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019dc:	eddf 6a57 	vldr	s13, [pc, #348]	; 8001b3c <calibrate_encoder+0x5ac>
 80019e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019e6:	ee07 3a90 	vmov	s15, r3
 80019ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019f6:	ee17 3a90 	vmov	r3, s15
 80019fa:	633b      	str	r3, [r7, #48]	; 0x30
					if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 80019fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	da13      	bge.n	8001a2a <calibrate_encoder+0x49a>
 8001a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a04:	ee07 3a90 	vmov	s15, r3
 8001a08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a0c:	4b47      	ldr	r3, [pc, #284]	; (8001b2c <calibrate_encoder+0x59c>)
 8001a0e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a12:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8001b3c <calibrate_encoder+0x5ac>
 8001a16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a22:	ee17 3a90 	vmov	r3, s15
 8001a26:	633b      	str	r3, [r7, #48]	; 0x30
 8001a28:	e027      	b.n	8001a7a <calibrate_encoder+0x4ea>
					else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a2c:	ee07 3a90 	vmov	s15, r3
 8001a30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a34:	4b3d      	ldr	r3, [pc, #244]	; (8001b2c <calibrate_encoder+0x59c>)
 8001a36:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a3a:	eddf 6a40 	vldr	s13, [pc, #256]	; 8001b3c <calibrate_encoder+0x5ac>
 8001a3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a46:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a52:	dd12      	ble.n	8001a7a <calibrate_encoder+0x4ea>
 8001a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a56:	ee07 3a90 	vmov	s15, r3
 8001a5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a5e:	4b33      	ldr	r3, [pc, #204]	; (8001b2c <calibrate_encoder+0x59c>)
 8001a60:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a64:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001b3c <calibrate_encoder+0x5ac>
 8001a68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a74:	ee17 3a90 	vmov	r3, s15
 8001a78:	633b      	str	r3, [r7, #48]	; 0x30
					moving_avg += cal->error_arr[index];
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7e:	330a      	adds	r3, #10
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a88:	4413      	add	r3, r2
 8001a8a:	63bb      	str	r3, [r7, #56]	; 0x38
				for(int j = (-window)/2; j<(window)/2; j++){
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8e:	3301      	adds	r3, #1
 8001a90:	637b      	str	r3, [r7, #52]	; 0x34
 8001a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a94:	0fda      	lsrs	r2, r3, #31
 8001a96:	4413      	add	r3, r2
 8001a98:	105b      	asrs	r3, r3, #1
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	db8e      	blt.n	80019c0 <calibrate_encoder+0x430>
				}
				moving_avg = moving_avg/window;
 8001aa2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001aaa:	63bb      	str	r3, [r7, #56]	; 0x38
				int lut_index = lut_offset + i;
 8001aac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ab0:	4413      	add	r3, r2
 8001ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
				if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8001ab8:	dd02      	ble.n	8001ac0 <calibrate_encoder+0x530>
 8001aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001abc:	3b80      	subs	r3, #128	; 0x80
 8001abe:	62fb      	str	r3, [r7, #44]	; 0x2c
				cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ac6:	1ad2      	subs	r2, r2, r3
 8001ac8:	6879      	ldr	r1, [r7, #4]
 8001aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001acc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001ad0:	330a      	adds	r3, #10
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	440b      	add	r3, r1
 8001ad6:	605a      	str	r2, [r3, #4]
				printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	69db      	ldr	r3, [r3, #28]
 8001adc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ae4:	4817      	ldr	r0, [pc, #92]	; (8001b44 <calibrate_encoder+0x5b4>)
 8001ae6:	f00a fd1b 	bl	800c520 <iprintf>
		for(int i = 0; i<N_LUT; i++){
 8001aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aec:	3301      	adds	r3, #1
 8001aee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001af2:	2b7f      	cmp	r3, #127	; 0x7f
 8001af4:	f77f af5b 	ble.w	80019ae <calibrate_encoder+0x41e>
 8001af8:	e009      	b.n	8001b0e <calibrate_encoder+0x57e>
			}

	} else {
		printf("Bad calibration, won't save the data. Mean elec zero: %d\n\r", cal->ezero);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	4619      	mov	r1, r3
 8001b00:	4811      	ldr	r0, [pc, #68]	; (8001b48 <calibrate_encoder+0x5b8>)
 8001b02:	f00a fd0d 	bl	800c520 <iprintf>
		cal->valid_cal = 0;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

	}

	cal->started = 0;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001b1c:	e002      	b.n	8001b24 <calibrate_encoder+0x594>
				return;
 8001b1e:	bf00      	nop
 8001b20:	e000      	b.n	8001b24 <calibrate_encoder+0x594>
		return;
 8001b22:	bf00      	nop

}
 8001b24:	3748      	adds	r7, #72	; 0x48
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	2000033c 	.word	0x2000033c
 8001b30:	40c90fdb 	.word	0x40c90fdb
 8001b34:	08010634 	.word	0x08010634
 8001b38:	3ba0d97c 	.word	0x3ba0d97c
 8001b3c:	43000000 	.word	0x43000000
 8001b40:	08010644 	.word	0x08010644
 8001b44:	0801066c 	.word	0x0801066c
 8001b48:	08010678 	.word	0x08010678

08001b4c <check_encoder_init>:
void measure_lr(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
	// TODO: implement this?
}


int check_encoder_init(EncoderStruct *encoder, ControllerStruct *controller, CalStruct *cal){
 8001b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b4e:	b091      	sub	sp, #68	; 0x44
 8001b50:	af04      	add	r7, sp, #16
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]

	printf("\n\r Checking encoder initialization\n\r");
 8001b58:	4892      	ldr	r0, [pc, #584]	; (8001da4 <check_encoder_init+0x258>)
 8001b5a:	f00a fce1 	bl	800c520 <iprintf>

	float theta_elec_read = 0.0f;
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	62fb      	str	r3, [r7, #44]	; 0x2c
	float theta_elec_err = 0.0f;
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	62bb      	str	r3, [r7, #40]	; 0x28
	int theta_elec_counts = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	627b      	str	r3, [r7, #36]	; 0x24

	for(int i = 0; i<10000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
 8001b72:	e026      	b.n	8001bc2 <check_encoder_init+0x76>
		cal->theta_ref = PI_F/2.0f;//W_CAL*cal->time;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a8c      	ldr	r2, [pc, #560]	; (8001da8 <check_encoder_init+0x25c>)
 8001b78:	609a      	str	r2, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001b84:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		cal->cal_position.elec_velocity = 0;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001b8e:	461a      	mov	r2, r3
 8001b90:	f04f 0300 	mov.w	r3, #0
 8001b94:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
		controller->i_d_des = I_CAL;
 8001b98:	4b84      	ldr	r3, [pc, #528]	; (8001dac <check_encoder_init+0x260>)
 8001b9a:	695a      	ldr	r2, [r3, #20]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	f04f 0200 	mov.w	r2, #0
 8001ba8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		commutate(controller, &cal->cal_position);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001bb2:	332c      	adds	r3, #44	; 0x2c
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	68b8      	ldr	r0, [r7, #8]
 8001bb8:	f001 fa40 	bl	800303c <commutate>
	for(int i = 0; i<10000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001bbc:	6a3b      	ldr	r3, [r7, #32]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	623b      	str	r3, [r7, #32]
 8001bc2:	6a3b      	ldr	r3, [r7, #32]
 8001bc4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	ddd3      	ble.n	8001b74 <check_encoder_init+0x28>
	}

	for(int i = 0; i<20000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
 8001bd0:	e033      	b.n	8001c3a <check_encoder_init+0xee>
		cal->theta_ref = 0.0f;//W_CAL*cal->time;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001be4:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		cal->cal_position.elec_velocity = 0;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f04f 0300 	mov.w	r3, #0
 8001bf4:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
		controller->i_d_des = I_CAL;
 8001bf8:	4b6c      	ldr	r3, [pc, #432]	; (8001dac <check_encoder_init+0x260>)
 8001bfa:	695a      	ldr	r2, [r3, #20]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		commutate(controller, &cal->cal_position);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001c12:	332c      	adds	r3, #44	; 0x2c
 8001c14:	4619      	mov	r1, r3
 8001c16:	68b8      	ldr	r0, [r7, #8]
 8001c18:	f001 fa10 	bl	800303c <commutate>
		if (i==15000) {
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d106      	bne.n	8001c34 <check_encoder_init+0xe8>
			theta_elec_read = encoder->elec_angle;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
			theta_elec_counts = encoder->count;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<20000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	3301      	adds	r3, #1
 8001c38:	61fb      	str	r3, [r7, #28]
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001c40:	4293      	cmp	r3, r2
 8001c42:	ddc6      	ble.n	8001bd2 <check_encoder_init+0x86>
		}
	}

	// how far from elec angle of 0?
	if (theta_elec_read > PI_F) { theta_elec_err = theta_elec_read - 2.0f*PI_F; } // wrap from -PI to PI instead of 0 to 2*PI
 8001c44:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c48:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001db0 <check_encoder_init+0x264>
 8001c4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c54:	dd08      	ble.n	8001c68 <check_encoder_init+0x11c>
 8001c56:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c5a:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001db4 <check_encoder_init+0x268>
 8001c5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c62:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 8001c66:	e001      	b.n	8001c6c <check_encoder_init+0x120>
	else { theta_elec_err = theta_elec_read; };
 8001c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6a:	62bb      	str	r3, [r7, #40]	; 0x28

	float diff_zeros = ((float)(theta_elec_counts-E_ZERO))*PPAIRS/((float)ENC_CPR);
 8001c6c:	4b52      	ldr	r3, [pc, #328]	; (8001db8 <check_encoder_init+0x26c>)
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	ee07 3a90 	vmov	s15, r3
 8001c78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c7c:	4b4b      	ldr	r3, [pc, #300]	; (8001dac <check_encoder_init+0x260>)
 8001c7e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001c82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c86:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8001dbc <check_encoder_init+0x270>
 8001c8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c8e:	edc7 7a06 	vstr	s15, [r7, #24]
	int diff_int = diff_zeros;
 8001c92:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c9a:	ee17 3a90 	vmov	r3, s15
 8001c9e:	617b      	str	r3, [r7, #20]
	diff_zeros = diff_zeros - (float)diff_int;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	ee07 3a90 	vmov	s15, r3
 8001ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001caa:	ed97 7a06 	vldr	s14, [r7, #24]
 8001cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb2:	edc7 7a06 	vstr	s15, [r7, #24]
	diff_zeros = diff_zeros>0.5 ? diff_zeros-1.0 : diff_zeros<-0.5 ? diff_zeros+1.0 : diff_zeros;
 8001cb6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc6:	dd06      	ble.n	8001cd6 <check_encoder_init+0x18a>
 8001cc8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ccc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001cd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cd4:	e011      	b.n	8001cfa <check_encoder_init+0x1ae>
 8001cd6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cda:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001cde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce6:	d506      	bpl.n	8001cf6 <check_encoder_init+0x1aa>
 8001ce8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001cf0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cf4:	e001      	b.n	8001cfa <check_encoder_init+0x1ae>
 8001cf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cfa:	edc7 7a06 	vstr	s15, [r7, #24]

	// Print difference and status of initialization
	if ((theta_elec_err < (PI_F/2.0f)) && (theta_elec_err > (-PI_F/2.0f)) ) { // initialization is good
 8001cfe:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d02:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001dc0 <check_encoder_init+0x274>
 8001d06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0e:	d526      	bpl.n	8001d5e <check_encoder_init+0x212>
 8001d10:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d14:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001dc4 <check_encoder_init+0x278>
 8001d18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d20:	dd1d      	ble.n	8001d5e <check_encoder_init+0x212>
		printf(" Good initialization! \n\r");
 8001d22:	4829      	ldr	r0, [pc, #164]	; (8001dc8 <check_encoder_init+0x27c>)
 8001d24:	f00a fbfc 	bl	800c520 <iprintf>
		printf(" Angle Error = %.2f, Old Zero = %d, New Zero = %d, Zero Diff (Elec Rots) = %.2f\r\n", theta_elec_err, E_ZERO, theta_elec_counts, diff_zeros);
 8001d28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d2a:	f7fe fc2d 	bl	8000588 <__aeabi_f2d>
 8001d2e:	4604      	mov	r4, r0
 8001d30:	460d      	mov	r5, r1
 8001d32:	4b21      	ldr	r3, [pc, #132]	; (8001db8 <check_encoder_init+0x26c>)
 8001d34:	69de      	ldr	r6, [r3, #28]
 8001d36:	69b8      	ldr	r0, [r7, #24]
 8001d38:	f7fe fc26 	bl	8000588 <__aeabi_f2d>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d46:	9301      	str	r3, [sp, #4]
 8001d48:	9600      	str	r6, [sp, #0]
 8001d4a:	4622      	mov	r2, r4
 8001d4c:	462b      	mov	r3, r5
 8001d4e:	481f      	ldr	r0, [pc, #124]	; (8001dcc <check_encoder_init+0x280>)
 8001d50:	f00a fbe6 	bl	800c520 <iprintf>
		encoder->init_status = 1;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8001d5c:	e01c      	b.n	8001d98 <check_encoder_init+0x24c>
	} else { // electrical angle error is larger than 90deg
		printf(" BAD initialization! \n\r");
 8001d5e:	481c      	ldr	r0, [pc, #112]	; (8001dd0 <check_encoder_init+0x284>)
 8001d60:	f00a fbde 	bl	800c520 <iprintf>
		printf(" Angle Error = %.2f, Old Zero = %d, New Zero = %d, Zero Diff (Elec Rots) = %.2f\r\n", theta_elec_err, E_ZERO, theta_elec_counts, diff_zeros);
 8001d64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d66:	f7fe fc0f 	bl	8000588 <__aeabi_f2d>
 8001d6a:	4604      	mov	r4, r0
 8001d6c:	460d      	mov	r5, r1
 8001d6e:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <check_encoder_init+0x26c>)
 8001d70:	69de      	ldr	r6, [r3, #28]
 8001d72:	69b8      	ldr	r0, [r7, #24]
 8001d74:	f7fe fc08 	bl	8000588 <__aeabi_f2d>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d82:	9301      	str	r3, [sp, #4]
 8001d84:	9600      	str	r6, [sp, #0]
 8001d86:	4622      	mov	r2, r4
 8001d88:	462b      	mov	r3, r5
 8001d8a:	4810      	ldr	r0, [pc, #64]	; (8001dcc <check_encoder_init+0x280>)
 8001d8c:	f00a fbc8 	bl	800c520 <iprintf>
		encoder->init_status = 0;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2200      	movs	r2, #0
 8001d94:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	}

	// return encoder->elec_angle? encoder->count?
	return theta_elec_counts; //theta_elec_read;
 8001d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24

} // end check_encoder_init function
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3734      	adds	r7, #52	; 0x34
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001da2:	bf00      	nop
 8001da4:	080106b4 	.word	0x080106b4
 8001da8:	3fc90fdb 	.word	0x3fc90fdb
 8001dac:	2000033c 	.word	0x2000033c
 8001db0:	40490fdb 	.word	0x40490fdb
 8001db4:	40c90fdb 	.word	0x40c90fdb
 8001db8:	2000043c 	.word	0x2000043c
 8001dbc:	49000000 	.word	0x49000000
 8001dc0:	3fc90fdb 	.word	0x3fc90fdb
 8001dc4:	bfc90fdb 	.word	0xbfc90fdb
 8001dc8:	080106dc 	.word	0x080106dc
 8001dcc:	080106f8 	.word	0x080106f8
 8001dd0:	0801074c 	.word	0x0801074c

08001dd4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001dd8:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001dda:	4a19      	ldr	r2, [pc, #100]	; (8001e40 <MX_CAN1_Init+0x6c>)
 8001ddc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8001dde:	4b17      	ldr	r3, [pc, #92]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001de0:	2205      	movs	r2, #5
 8001de2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001de4:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001dec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001df0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8001df2:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001df4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001df8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001dfa:	4b10      	ldr	r3, [pc, #64]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001dfc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001e00:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001e02:	4b0e      	ldr	r3, [pc, #56]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001e08:	4b0c      	ldr	r3, [pc, #48]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001e14:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001e1a:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001e20:	4b06      	ldr	r3, [pc, #24]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001e26:	4805      	ldr	r0, [pc, #20]	; (8001e3c <MX_CAN1_Init+0x68>)
 8001e28:	f005 fcc2 	bl	80077b0 <HAL_CAN_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001e32:	f003 fb57 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000314 	.word	0x20000314
 8001e40:	40006400 	.word	0x40006400

08001e44 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b08a      	sub	sp, #40	; 0x28
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	60da      	str	r2, [r3, #12]
 8001e5a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a19      	ldr	r2, [pc, #100]	; (8001ec8 <HAL_CAN_MspInit+0x84>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d12c      	bne.n	8001ec0 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	613b      	str	r3, [r7, #16]
 8001e6a:	4b18      	ldr	r3, [pc, #96]	; (8001ecc <HAL_CAN_MspInit+0x88>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	4a17      	ldr	r2, [pc, #92]	; (8001ecc <HAL_CAN_MspInit+0x88>)
 8001e70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e74:	6413      	str	r3, [r2, #64]	; 0x40
 8001e76:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <HAL_CAN_MspInit+0x88>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7e:	613b      	str	r3, [r7, #16]
 8001e80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <HAL_CAN_MspInit+0x88>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	4a10      	ldr	r2, [pc, #64]	; (8001ecc <HAL_CAN_MspInit+0x88>)
 8001e8c:	f043 0302 	orr.w	r3, r3, #2
 8001e90:	6313      	str	r3, [r2, #48]	; 0x30
 8001e92:	4b0e      	ldr	r3, [pc, #56]	; (8001ecc <HAL_CAN_MspInit+0x88>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eac:	2303      	movs	r3, #3
 8001eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001eb0:	2309      	movs	r3, #9
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4805      	ldr	r0, [pc, #20]	; (8001ed0 <HAL_CAN_MspInit+0x8c>)
 8001ebc:	f006 fa2a 	bl	8008314 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	3728      	adds	r7, #40	; 0x28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40006400 	.word	0x40006400
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40020400 	.word	0x40020400

08001ed4 <can_rx_init>:
  }
}

/* USER CODE BEGIN 1 */

void can_rx_init(CANRxMessage *msg){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	msg->filter.FilterFIFOAssignment=CAN_FILTER_FIFO0; 	// set fifo assignment
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterIdHigh=CAN_ID<<5; 				// CAN ID
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <can_rx_init+0x54>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	015b      	lsls	r3, r3, #5
 8001ee8:	461a      	mov	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	629a      	str	r2, [r3, #40]	; 0x28
	msg->filter.FilterIdLow=0x0;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	62da      	str	r2, [r3, #44]	; 0x2c
	msg->filter.FilterMaskIdHigh=0xFFF;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001efa:	631a      	str	r2, [r3, #48]	; 0x30
	msg->filter.FilterMaskIdLow=0;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterActivation=ENABLE;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2201      	movs	r2, #1
 8001f12:	649a      	str	r2, [r3, #72]	; 0x48
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3328      	adds	r3, #40	; 0x28
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4804      	ldr	r0, [pc, #16]	; (8001f2c <can_rx_init+0x58>)
 8001f1c:	f005 fd44 	bl	80079a8 <HAL_CAN_ConfigFilter>
}
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	2000043c 	.word	0x2000043c
 8001f2c:	20000314 	.word	0x20000314

08001f30 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	msg->tx_header.DLC = 6; 			// message size of 8 byte
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2206      	movs	r2, #6
 8001f3c:	619a      	str	r2, [r3, #24]
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	611a      	str	r2, [r3, #16]
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request?
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	615a      	str	r2, [r3, #20]
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID
 8001f4a:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <can_tx_init+0x30>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	461a      	mov	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	609a      	str	r2, [r3, #8]
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	2000043c 	.word	0x2000043c

08001f64 <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08a      	sub	sp, #40	; 0x28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6178      	str	r0, [r7, #20]
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001f72:	edc7 0a02 	vstr	s1, [r7, #8]
 8001f76:	ed87 1a01 	vstr	s2, [r7, #4]
 8001f7a:	74fb      	strb	r3, [r7, #19]
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8001f7c:	4b29      	ldr	r3, [pc, #164]	; (8002024 <pack_reply+0xc0>)
 8001f7e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001f82:	4b28      	ldr	r3, [pc, #160]	; (8002024 <pack_reply+0xc0>)
 8001f84:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8001f88:	2010      	movs	r0, #16
 8001f8a:	eeb0 1a47 	vmov.f32	s2, s14
 8001f8e:	eef0 0a67 	vmov.f32	s1, s15
 8001f92:	ed97 0a03 	vldr	s0, [r7, #12]
 8001f96:	f003 fb95 	bl	80056c4 <float_to_uint>
 8001f9a:	6278      	str	r0, [r7, #36]	; 0x24
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001f9c:	4b21      	ldr	r3, [pc, #132]	; (8002024 <pack_reply+0xc0>)
 8001f9e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001fa2:	4b20      	ldr	r3, [pc, #128]	; (8002024 <pack_reply+0xc0>)
 8001fa4:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8001fa8:	200c      	movs	r0, #12
 8001faa:	eeb0 1a47 	vmov.f32	s2, s14
 8001fae:	eef0 0a67 	vmov.f32	s1, s15
 8001fb2:	ed97 0a02 	vldr	s0, [r7, #8]
 8001fb6:	f003 fb85 	bl	80056c4 <float_to_uint>
 8001fba:	6238      	str	r0, [r7, #32]
    int t_int = float_to_uint(t, T_MIN, T_MAX, 12); //-I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001fbc:	4b19      	ldr	r3, [pc, #100]	; (8002024 <pack_reply+0xc0>)
 8001fbe:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8001fc2:	4b18      	ldr	r3, [pc, #96]	; (8002024 <pack_reply+0xc0>)
 8001fc4:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8001fc8:	200c      	movs	r0, #12
 8001fca:	eeb0 1a47 	vmov.f32	s2, s14
 8001fce:	eef0 0a67 	vmov.f32	s1, s15
 8001fd2:	ed97 0a01 	vldr	s0, [r7, #4]
 8001fd6:	f003 fb75 	bl	80056c4 <float_to_uint>
 8001fda:	61f8      	str	r0, [r7, #28]
    msg->data[0] = id;
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	7cfa      	ldrb	r2, [r7, #19]
 8001fe0:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	121b      	asrs	r3, r3, #8
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 8001ff4:	6a3b      	ldr	r3, [r7, #32]
 8001ff6:	111b      	asrs	r3, r3, #4
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 8001ffe:	6a3b      	ldr	r3, [r7, #32]
 8002000:	011b      	lsls	r3, r3, #4
 8002002:	b2da      	uxtb	r2, r3
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	121b      	asrs	r3, r3, #8
 8002008:	b2db      	uxtb	r3, r3
 800200a:	4413      	add	r3, r2
 800200c:	b2da      	uxtb	r2, r3
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	b2da      	uxtb	r2, r3
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	719a      	strb	r2, [r3, #6]
    }
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2000033c 	.word	0x2000033c

08002028 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8002028:	b084      	sub	sp, #16
 800202a:	b590      	push	{r4, r7, lr}
 800202c:	b087      	sub	sp, #28
 800202e:	af00      	add	r7, sp, #0
 8002030:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002034:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8002038:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800203c:	021b      	lsls	r3, r3, #8
 800203e:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8002042:	4313      	orrs	r3, r2
 8002044:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8002046:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800204a:	011b      	lsls	r3, r3, #4
 800204c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002050:	0912      	lsrs	r2, r2, #4
 8002052:	b2d2      	uxtb	r2, r2
 8002054:	4313      	orrs	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8002058:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002062:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002066:	4313      	orrs	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 800206a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800206e:	011b      	lsls	r3, r3, #4
 8002070:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8002074:	0912      	lsrs	r2, r2, #4
 8002076:	b2d2      	uxtb	r2, r2
 8002078:	4313      	orrs	r3, r2
 800207a:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 800207c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002080:	021b      	lsls	r3, r3, #8
 8002082:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002086:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800208a:	4313      	orrs	r3, r2
 800208c:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 800208e:	4b33      	ldr	r3, [pc, #204]	; (800215c <unpack_cmd+0x134>)
 8002090:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002094:	4b31      	ldr	r3, [pc, #196]	; (800215c <unpack_cmd+0x134>)
 8002096:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800209a:	2110      	movs	r1, #16
 800209c:	eef0 0a47 	vmov.f32	s1, s14
 80020a0:	eeb0 0a67 	vmov.f32	s0, s15
 80020a4:	6978      	ldr	r0, [r7, #20]
 80020a6:	f003 fb40 	bl	800572a <uint_to_float>
 80020aa:	eef0 7a40 	vmov.f32	s15, s0
 80020ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020b0:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 80020b4:	4b29      	ldr	r3, [pc, #164]	; (800215c <unpack_cmd+0x134>)
 80020b6:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80020ba:	4b28      	ldr	r3, [pc, #160]	; (800215c <unpack_cmd+0x134>)
 80020bc:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 80020c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020c2:	1d1c      	adds	r4, r3, #4
 80020c4:	210c      	movs	r1, #12
 80020c6:	eef0 0a47 	vmov.f32	s1, s14
 80020ca:	eeb0 0a67 	vmov.f32	s0, s15
 80020ce:	6938      	ldr	r0, [r7, #16]
 80020d0:	f003 fb2b 	bl	800572a <uint_to_float>
 80020d4:	eef0 7a40 	vmov.f32	s15, s0
 80020d8:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 80020dc:	4b1f      	ldr	r3, [pc, #124]	; (800215c <unpack_cmd+0x134>)
 80020de:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80020e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020e4:	f103 0408 	add.w	r4, r3, #8
 80020e8:	210c      	movs	r1, #12
 80020ea:	eef0 0a67 	vmov.f32	s1, s15
 80020ee:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8002160 <unpack_cmd+0x138>
 80020f2:	68f8      	ldr	r0, [r7, #12]
 80020f4:	f003 fb19 	bl	800572a <uint_to_float>
 80020f8:	eef0 7a40 	vmov.f32	s15, s0
 80020fc:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 8002100:	4b16      	ldr	r3, [pc, #88]	; (800215c <unpack_cmd+0x134>)
 8002102:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002106:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002108:	f103 040c 	add.w	r4, r3, #12
 800210c:	210c      	movs	r1, #12
 800210e:	eef0 0a67 	vmov.f32	s1, s15
 8002112:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8002160 <unpack_cmd+0x138>
 8002116:	68b8      	ldr	r0, [r7, #8]
 8002118:	f003 fb07 	bl	800572a <uint_to_float>
 800211c:	eef0 7a40 	vmov.f32	s15, s0
 8002120:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, T_MIN, T_MAX, 12); //-I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8002124:	4b0d      	ldr	r3, [pc, #52]	; (800215c <unpack_cmd+0x134>)
 8002126:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800212a:	4b0c      	ldr	r3, [pc, #48]	; (800215c <unpack_cmd+0x134>)
 800212c:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002130:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002132:	f103 0410 	add.w	r4, r3, #16
 8002136:	210c      	movs	r1, #12
 8002138:	eef0 0a47 	vmov.f32	s1, s14
 800213c:	eeb0 0a67 	vmov.f32	s0, s15
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f003 faf2 	bl	800572a <uint_to_float>
 8002146:	eef0 7a40 	vmov.f32	s15, s0
 800214a:	edc4 7a00 	vstr	s15, [r4]
    //printf("Received   ");
    //printf("%.3f  %.3f  %.3f  %.3f  %.3f   %.3f", controller->p_des, controller->v_des, controller->kp, controller->kd, controller->t_ff, controller->i_q_ref);
    //printf("\n\r");
    }
 800214e:	bf00      	nop
 8002150:	371c      	adds	r7, #28
 8002152:	46bd      	mov	sp, r7
 8002154:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002158:	b004      	add	sp, #16
 800215a:	4770      	bx	lr
 800215c:	2000033c 	.word	0x2000033c
 8002160:	00000000 	.word	0x00000000

08002164 <drv_spi_write>:
#include "drv8323.h"
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af02      	add	r7, sp, #8
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	887a      	ldrh	r2, [r7, #2]
 8002174:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8002176:	2200      	movs	r2, #0
 8002178:	2110      	movs	r1, #16
 800217a:	480f      	ldr	r0, [pc, #60]	; (80021b8 <drv_spi_write+0x54>)
 800217c:	f006 fa5e 	bl	800863c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	1c9a      	adds	r2, r3, #2
 8002186:	2364      	movs	r3, #100	; 0x64
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	2301      	movs	r3, #1
 800218c:	480b      	ldr	r0, [pc, #44]	; (80021bc <drv_spi_write+0x58>)
 800218e:	f007 f930 	bl	80093f2 <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8002192:	bf00      	nop
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <drv_spi_write+0x58>)
 8002196:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d0f9      	beq.n	8002194 <drv_spi_write+0x30>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 80021a0:	2201      	movs	r2, #1
 80021a2:	2110      	movs	r1, #16
 80021a4:	4804      	ldr	r0, [pc, #16]	; (80021b8 <drv_spi_write+0x54>)
 80021a6:	f006 fa49 	bl	800863c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	885b      	ldrh	r3, [r3, #2]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40020000 	.word	0x40020000
 80021bc:	200094c0 	.word	0x200094c0

080021c0 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	463b      	mov	r3, r7
 80021c8:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 80021cc:	463b      	mov	r3, r7
 80021ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff ffc6 	bl	8002164 <drv_spi_write>
 80021d8:	4603      	mov	r3, r0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	463b      	mov	r3, r7
 80021ea:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 80021ee:	463b      	mov	r3, r7
 80021f0:	f248 0101 	movw	r1, #32769	; 0x8001
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ffb5 	bl	8002164 <drv_spi_write>
 80021fa:	4603      	mov	r3, r0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	f107 0308 	add.w	r3, r7, #8
 800220e:	e883 0003 	stmia.w	r3, {r0, r1}
 8002212:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	02db      	lsls	r3, r3, #11
 8002218:	b21b      	sxth	r3, r3
 800221a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800221e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002222:	b21b      	sxth	r3, r3
 8002224:	b29a      	uxth	r2, r3
 8002226:	f107 0308 	add.w	r3, r7, #8
 800222a:	4611      	mov	r1, r2
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff99 	bl	8002164 <drv_spi_write>
 8002232:	4603      	mov	r3, r0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 800223c:	b590      	push	{r4, r7, lr}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	f107 0408 	add.w	r4, r7, #8
 8002246:	e884 0003 	stmia.w	r4, {r0, r1}
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	02db      	lsls	r3, r3, #11
 8002252:	b21a      	sxth	r2, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	b21b      	sxth	r3, r3
 8002258:	4313      	orrs	r3, r2
 800225a:	b21b      	sxth	r3, r3
 800225c:	b29a      	uxth	r2, r3
 800225e:	f107 0308 	add.w	r3, r7, #8
 8002262:	4611      	mov	r1, r2
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff ff7d 	bl	8002164 <drv_spi_write>
}
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bd90      	pop	{r4, r7, pc}

08002272 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8002272:	b590      	push	{r4, r7, lr}
 8002274:	b087      	sub	sp, #28
 8002276:	af00      	add	r7, sp, #0
 8002278:	f107 0408 	add.w	r4, r7, #8
 800227c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002280:	607a      	str	r2, [r7, #4]
 8002282:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	025b      	lsls	r3, r3, #9
 8002288:	b21b      	sxth	r3, r3
 800228a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800228e:	b21a      	sxth	r2, r3
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	b21b      	sxth	r3, r3
 8002296:	4313      	orrs	r3, r2
 8002298:	b21a      	sxth	r2, r3
 800229a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800229c:	01db      	lsls	r3, r3, #7
 800229e:	b21b      	sxth	r3, r3
 80022a0:	4313      	orrs	r3, r2
 80022a2:	b21a      	sxth	r2, r3
 80022a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022a6:	015b      	lsls	r3, r3, #5
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	4313      	orrs	r3, r2
 80022ac:	b21a      	sxth	r2, r3
 80022ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	b21b      	sxth	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b21a      	sxth	r2, r3
 80022b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	b21b      	sxth	r3, r3
 80022be:	4313      	orrs	r3, r2
 80022c0:	b21a      	sxth	r2, r3
 80022c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	b21b      	sxth	r3, r3
 80022c8:	4313      	orrs	r3, r2
 80022ca:	b21a      	sxth	r2, r3
 80022cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	b21b      	sxth	r3, r3
 80022d2:	4313      	orrs	r3, r2
 80022d4:	b21a      	sxth	r2, r3
 80022d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022d8:	b21b      	sxth	r3, r3
 80022da:	4313      	orrs	r3, r2
 80022dc:	b21b      	sxth	r3, r3
 80022de:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80022e0:	8afa      	ldrh	r2, [r7, #22]
 80022e2:	f107 0308 	add.w	r3, r7, #8
 80022e6:	4611      	mov	r1, r2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ff3b 	bl	8002164 <drv_spi_write>
}
 80022ee:	bf00      	nop
 80022f0:	371c      	adds	r7, #28
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd90      	pop	{r4, r7, pc}

080022f6 <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 80022f6:	b590      	push	{r4, r7, lr}
 80022f8:	b087      	sub	sp, #28
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	f107 0408 	add.w	r4, r7, #8
 8002300:	e884 0003 	stmia.w	r4, {r0, r1}
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	029b      	lsls	r3, r3, #10
 800230c:	b21b      	sxth	r3, r3
 800230e:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002312:	b21a      	sxth	r2, r3
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	021b      	lsls	r3, r3, #8
 8002318:	b21b      	sxth	r3, r3
 800231a:	4313      	orrs	r3, r2
 800231c:	b21a      	sxth	r2, r3
 800231e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002320:	019b      	lsls	r3, r3, #6
 8002322:	b21b      	sxth	r3, r3
 8002324:	4313      	orrs	r3, r2
 8002326:	b21a      	sxth	r2, r3
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	b21b      	sxth	r3, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	b21a      	sxth	r2, r3
 8002332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002334:	b21b      	sxth	r3, r3
 8002336:	4313      	orrs	r3, r2
 8002338:	b21b      	sxth	r3, r3
 800233a:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 800233c:	8afa      	ldrh	r2, [r7, #22]
 800233e:	f107 0308 	add.w	r3, r7, #8
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff ff0d 	bl	8002164 <drv_spi_write>
}
 800234a:	bf00      	nop
 800234c:	371c      	adds	r7, #28
 800234e:	46bd      	mov	sp, r7
 8002350:	bd90      	pop	{r4, r7, pc}

08002352 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8002352:	b590      	push	{r4, r7, lr}
 8002354:	b087      	sub	sp, #28
 8002356:	af00      	add	r7, sp, #0
 8002358:	f107 0408 	add.w	r4, r7, #8
 800235c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002360:	607a      	str	r2, [r7, #4]
 8002362:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	029b      	lsls	r3, r3, #10
 8002368:	b21b      	sxth	r3, r3
 800236a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800236e:	b21a      	sxth	r2, r3
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	025b      	lsls	r3, r3, #9
 8002374:	b21b      	sxth	r3, r3
 8002376:	4313      	orrs	r3, r2
 8002378:	b21a      	sxth	r2, r3
 800237a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	b21b      	sxth	r3, r3
 8002380:	4313      	orrs	r3, r2
 8002382:	b21a      	sxth	r2, r3
 8002384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002386:	019b      	lsls	r3, r3, #6
 8002388:	b21b      	sxth	r3, r3
 800238a:	4313      	orrs	r3, r2
 800238c:	b21a      	sxth	r2, r3
 800238e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002390:	015b      	lsls	r3, r3, #5
 8002392:	b21b      	sxth	r3, r3
 8002394:	4313      	orrs	r3, r2
 8002396:	b21a      	sxth	r2, r3
 8002398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800239a:	011b      	lsls	r3, r3, #4
 800239c:	b21b      	sxth	r3, r3
 800239e:	4313      	orrs	r3, r2
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	b21b      	sxth	r3, r3
 80023a8:	4313      	orrs	r3, r2
 80023aa:	b21a      	sxth	r2, r3
 80023ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	4313      	orrs	r3, r2
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	4313      	orrs	r3, r2
 80023bc:	b21b      	sxth	r3, r3
 80023be:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80023c0:	8afa      	ldrh	r2, [r7, #22]
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	4611      	mov	r1, r2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff fecb 	bl	8002164 <drv_spi_write>
}
 80023ce:	bf00      	nop
 80023d0:	371c      	adds	r7, #28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd90      	pop	{r4, r7, pc}

080023d6 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b084      	sub	sp, #16
 80023da:	af00      	add	r7, sp, #0
 80023dc:	463b      	mov	r3, r7
 80023de:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 80023e2:	2202      	movs	r2, #2
 80023e4:	463b      	mov	r3, r7
 80023e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023ea:	f7ff ff0b 	bl	8002204 <drv_read_register>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f023 0304 	bic.w	r3, r3, #4
 80023f4:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 80023f6:	89fb      	ldrh	r3, [r7, #14]
 80023f8:	2202      	movs	r2, #2
 80023fa:	4639      	mov	r1, r7
 80023fc:	c903      	ldmia	r1, {r0, r1}
 80023fe:	f7ff ff1d 	bl	800223c <drv_write_register>
}
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 800240a:	b580      	push	{r7, lr}
 800240c:	b084      	sub	sp, #16
 800240e:	af00      	add	r7, sp, #0
 8002410:	463b      	mov	r3, r7
 8002412:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8002416:	2202      	movs	r2, #2
 8002418:	463b      	mov	r3, r7
 800241a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800241e:	f7ff fef1 	bl	8002204 <drv_read_register>
 8002422:	4603      	mov	r3, r0
 8002424:	f043 0304 	orr.w	r3, r3, #4
 8002428:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 800242a:	89fb      	ldrh	r3, [r7, #14]
 800242c:	2202      	movs	r2, #2
 800242e:	4639      	mov	r1, r7
 8002430:	c903      	ldmia	r1, {r0, r1}
 8002432:	f7ff ff03 	bl	800223c <drv_write_register>
}
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <drv_check_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	drv_write_register(drv, CSACR, val);
}
void drv_check_faults(DRVStruct drv, FSMStruct* fsmstate){
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	f107 0308 	add.w	r3, r7, #8
 800244a:	e883 0003 	stmia.w	r3, {r0, r1}
 800244e:	607a      	str	r2, [r7, #4]
    uint16_t val1 = drv_read_FSR1(drv);
 8002450:	f107 0308 	add.w	r3, r7, #8
 8002454:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002458:	f7ff feb2 	bl	80021c0 <drv_read_FSR1>
 800245c:	4603      	mov	r3, r0
 800245e:	82fb      	strh	r3, [r7, #22]
    uint16_t val2 = drv_read_FSR2(drv);
 8002460:	f107 0308 	add.w	r3, r7, #8
 8002464:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002468:	f7ff febb 	bl	80021e2 <drv_read_FSR2>
 800246c:	4603      	mov	r3, r0
 800246e:	82bb      	strh	r3, [r7, #20]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");} // fault value
 8002470:	8afb      	ldrh	r3, [r7, #22]
 8002472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002476:	2b00      	cmp	r3, #0
 8002478:	d002      	beq.n	8002480 <drv_check_faults+0x40>
 800247a:	4857      	ldr	r0, [pc, #348]	; (80025d8 <drv_check_faults+0x198>)
 800247c:	f00a f850 	bl	800c520 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");} // VDS monitor overcurrent
 8002480:	8afb      	ldrh	r3, [r7, #22]
 8002482:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002486:	2b00      	cmp	r3, #0
 8002488:	d002      	beq.n	8002490 <drv_check_faults+0x50>
 800248a:	4854      	ldr	r0, [pc, #336]	; (80025dc <drv_check_faults+0x19c>)
 800248c:	f00a f848 	bl	800c520 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");} // gate drive fault condition
 8002490:	8afb      	ldrh	r3, [r7, #22]
 8002492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002496:	2b00      	cmp	r3, #0
 8002498:	d002      	beq.n	80024a0 <drv_check_faults+0x60>
 800249a:	4851      	ldr	r0, [pc, #324]	; (80025e0 <drv_check_faults+0x1a0>)
 800249c:	f00a f840 	bl	800c520 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");} // undervoltage lockout fault condition
 80024a0:	8afb      	ldrh	r3, [r7, #22]
 80024a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d002      	beq.n	80024b0 <drv_check_faults+0x70>
 80024aa:	484e      	ldr	r0, [pc, #312]	; (80025e4 <drv_check_faults+0x1a4>)
 80024ac:	f00a f838 	bl	800c520 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");} // overtemperature shutdown
 80024b0:	8afb      	ldrh	r3, [r7, #22]
 80024b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d002      	beq.n	80024c0 <drv_check_faults+0x80>
 80024ba:	484b      	ldr	r0, [pc, #300]	; (80025e8 <drv_check_faults+0x1a8>)
 80024bc:	f00a f830 	bl	800c520 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");} // VDS overcurrent, A high-side
 80024c0:	8afb      	ldrh	r3, [r7, #22]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <drv_check_faults+0x90>
 80024ca:	4848      	ldr	r0, [pc, #288]	; (80025ec <drv_check_faults+0x1ac>)
 80024cc:	f00a f828 	bl	800c520 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");} // VDS overcurrent, A low-side
 80024d0:	8afb      	ldrh	r3, [r7, #22]
 80024d2:	f003 0310 	and.w	r3, r3, #16
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <drv_check_faults+0xa0>
 80024da:	4845      	ldr	r0, [pc, #276]	; (80025f0 <drv_check_faults+0x1b0>)
 80024dc:	f00a f820 	bl	800c520 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");} // VDS overcurrent, B high-side
 80024e0:	8afb      	ldrh	r3, [r7, #22]
 80024e2:	f003 0308 	and.w	r3, r3, #8
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <drv_check_faults+0xb0>
 80024ea:	4842      	ldr	r0, [pc, #264]	; (80025f4 <drv_check_faults+0x1b4>)
 80024ec:	f00a f818 	bl	800c520 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");} // VDS overcurrent, B low-side
 80024f0:	8afb      	ldrh	r3, [r7, #22]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d002      	beq.n	8002500 <drv_check_faults+0xc0>
 80024fa:	483f      	ldr	r0, [pc, #252]	; (80025f8 <drv_check_faults+0x1b8>)
 80024fc:	f00a f810 	bl	800c520 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");} // VDS overcurrent, C high-side
 8002500:	8afb      	ldrh	r3, [r7, #22]
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <drv_check_faults+0xd0>
 800250a:	483c      	ldr	r0, [pc, #240]	; (80025fc <drv_check_faults+0x1bc>)
 800250c:	f00a f808 	bl	800c520 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");} // VDS overcurrent, C low-side
 8002510:	8afb      	ldrh	r3, [r7, #22]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <drv_check_faults+0xe0>
 800251a:	4839      	ldr	r0, [pc, #228]	; (8002600 <drv_check_faults+0x1c0>)
 800251c:	f00a f800 	bl	800c520 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");} // overcurrent phase A sense amplifier
 8002520:	8abb      	ldrh	r3, [r7, #20]
 8002522:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002526:	2b00      	cmp	r3, #0
 8002528:	d002      	beq.n	8002530 <drv_check_faults+0xf0>
 800252a:	4836      	ldr	r0, [pc, #216]	; (8002604 <drv_check_faults+0x1c4>)
 800252c:	f009 fff8 	bl	800c520 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");} // overcurrent phase B sense amplifier
 8002530:	8abb      	ldrh	r3, [r7, #20]
 8002532:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <drv_check_faults+0x100>
 800253a:	4833      	ldr	r0, [pc, #204]	; (8002608 <drv_check_faults+0x1c8>)
 800253c:	f009 fff0 	bl	800c520 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");} // overcurrent phase C sense amplifier
 8002540:	8abb      	ldrh	r3, [r7, #20]
 8002542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002546:	2b00      	cmp	r3, #0
 8002548:	d002      	beq.n	8002550 <drv_check_faults+0x110>
 800254a:	4830      	ldr	r0, [pc, #192]	; (800260c <drv_check_faults+0x1cc>)
 800254c:	f009 ffe8 	bl	800c520 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");} // overtemperature warning
 8002550:	8abb      	ldrh	r3, [r7, #20]
 8002552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002556:	2b00      	cmp	r3, #0
 8002558:	d002      	beq.n	8002560 <drv_check_faults+0x120>
 800255a:	482d      	ldr	r0, [pc, #180]	; (8002610 <drv_check_faults+0x1d0>)
 800255c:	f009 ffe0 	bl	800c520 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");} // VCP charge pump and/or VGLS undervoltage fault
 8002560:	8abb      	ldrh	r3, [r7, #20]
 8002562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <drv_check_faults+0x130>
 800256a:	482a      	ldr	r0, [pc, #168]	; (8002614 <drv_check_faults+0x1d4>)
 800256c:	f009 ffd8 	bl	800c520 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");} // gate drive fault, A high-side
 8002570:	8abb      	ldrh	r3, [r7, #20]
 8002572:	f003 0320 	and.w	r3, r3, #32
 8002576:	2b00      	cmp	r3, #0
 8002578:	d002      	beq.n	8002580 <drv_check_faults+0x140>
 800257a:	4827      	ldr	r0, [pc, #156]	; (8002618 <drv_check_faults+0x1d8>)
 800257c:	f009 ffd0 	bl	800c520 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");} // gate drive fault, A low-side
 8002580:	8abb      	ldrh	r3, [r7, #20]
 8002582:	f003 0310 	and.w	r3, r3, #16
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <drv_check_faults+0x150>
 800258a:	4824      	ldr	r0, [pc, #144]	; (800261c <drv_check_faults+0x1dc>)
 800258c:	f009 ffc8 	bl	800c520 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");} // gate drive fault, B high-side
 8002590:	8abb      	ldrh	r3, [r7, #20]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d002      	beq.n	80025a0 <drv_check_faults+0x160>
 800259a:	4821      	ldr	r0, [pc, #132]	; (8002620 <drv_check_faults+0x1e0>)
 800259c:	f009 ffc0 	bl	800c520 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");} // gate drive fault, B low-side
 80025a0:	8abb      	ldrh	r3, [r7, #20]
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d002      	beq.n	80025b0 <drv_check_faults+0x170>
 80025aa:	481e      	ldr	r0, [pc, #120]	; (8002624 <drv_check_faults+0x1e4>)
 80025ac:	f009 ffb8 	bl	800c520 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");} // gate drive fault, C high-side
 80025b0:	8abb      	ldrh	r3, [r7, #20]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d002      	beq.n	80025c0 <drv_check_faults+0x180>
 80025ba:	481b      	ldr	r0, [pc, #108]	; (8002628 <drv_check_faults+0x1e8>)
 80025bc:	f009 ffb0 	bl	800c520 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");} // gate drive fault, C low-side
 80025c0:	8abb      	ldrh	r3, [r7, #20]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <drv_check_faults+0x190>
 80025ca:	4818      	ldr	r0, [pc, #96]	; (800262c <drv_check_faults+0x1ec>)
 80025cc:	f009 ffa8 	bl	800c520 <iprintf>
    // TODO: store fault values for using in fault mode?
//    if(val1 & (1<<10)){ // fault bit is set
//    	fsmstate->next_state = FAULT_MODE;
//    }

}
 80025d0:	bf00      	nop
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	08010764 	.word	0x08010764
 80025dc:	08010770 	.word	0x08010770
 80025e0:	0801077c 	.word	0x0801077c
 80025e4:	08010784 	.word	0x08010784
 80025e8:	0801078c 	.word	0x0801078c
 80025ec:	08010794 	.word	0x08010794
 80025f0:	080107a0 	.word	0x080107a0
 80025f4:	080107ac 	.word	0x080107ac
 80025f8:	080107b8 	.word	0x080107b8
 80025fc:	080107c4 	.word	0x080107c4
 8002600:	080107d0 	.word	0x080107d0
 8002604:	080107dc 	.word	0x080107dc
 8002608:	080107e4 	.word	0x080107e4
 800260c:	080107ec 	.word	0x080107ec
 8002610:	080107f4 	.word	0x080107f4
 8002614:	080107fc 	.word	0x080107fc
 8002618:	08010804 	.word	0x08010804
 800261c:	08010810 	.word	0x08010810
 8002620:	0801081c 	.word	0x0801081c
 8002624:	08010828 	.word	0x08010828
 8002628:	08010834 	.word	0x08010834
 800262c:	08010840 	.word	0x08010840

08002630 <flash_writer_init>:
#include "flash_writer.h"




void flash_writer_init(FlashWriter *fw, uint32_t sector) {
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
	if(sector>7) sector = 7;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b07      	cmp	r3, #7
 800263e:	d901      	bls.n	8002644 <flash_writer_init+0x14>
 8002640:	2307      	movs	r3, #7
 8002642:	603b      	str	r3, [r7, #0]
	fw->sector = sector;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	609a      	str	r2, [r3, #8]
	fw->base = __SECTOR_ADDRS[sector];
 800264a:	4a07      	ldr	r2, [pc, #28]	; (8002668 <flash_writer_init+0x38>)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	605a      	str	r2, [r3, #4]
	fw->ready = false;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	20000000 	.word	0x20000000

0800266c <flash_writer_open>:
bool flash_writer_ready(FlashWriter fw) {
    return fw.ready;
}

void flash_writer_open(FlashWriter * fw) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
    FLASH_Unlock();
 8002674:	f003 fd64 	bl	8006140 <FLASH_Unlock>
    FLASH_ClearFlag( FLASH_FLAG_EOP |  FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 8002678:	20f1      	movs	r0, #241	; 0xf1
 800267a:	f003 fe1d 	bl	80062b8 <FLASH_ClearFlag>
    FLASH_EraseSector(__SECTORS[fw->sector], VoltageRange_3);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	4a07      	ldr	r2, [pc, #28]	; (80026a0 <flash_writer_open+0x34>)
 8002684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002688:	2102      	movs	r1, #2
 800268a:	4618      	mov	r0, r3
 800268c:	f003 fd80 	bl	8006190 <FLASH_EraseSector>
    fw->ready = true;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	701a      	strb	r2, [r3, #0]
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000020 	.word	0x20000020

080026a4 <flash_writer_write_int>:

void flash_writer_write_int(FlashWriter fw, uint32_t index, int x) {
 80026a4:	b590      	push	{r4, r7, lr}
 80026a6:	b087      	sub	sp, #28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	1d3c      	adds	r4, r7, #4
 80026ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80026b0:	603b      	str	r3, [r7, #0]
    union UN {int a; uint32_t b;};
    union UN un;
    un.a = x;
 80026b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b4:	617b      	str	r3, [r7, #20]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	697a      	ldr	r2, [r7, #20]
 80026c0:	4611      	mov	r1, r2
 80026c2:	4618      	mov	r0, r3
 80026c4:	f003 fdc4 	bl	8006250 <FLASH_ProgramWord>
}
 80026c8:	bf00      	nop
 80026ca:	371c      	adds	r7, #28
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd90      	pop	{r4, r7, pc}

080026d0 <flash_writer_write_float>:

void flash_writer_write_uint(FlashWriter fw, uint32_t index, unsigned int x) {
    FLASH_ProgramWord(fw.base + 4 * index, x);
}

void flash_writer_write_float(FlashWriter fw, uint32_t index, float x) {
 80026d0:	b590      	push	{r4, r7, lr}
 80026d2:	b089      	sub	sp, #36	; 0x24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	f107 040c 	add.w	r4, r7, #12
 80026da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80026de:	60bb      	str	r3, [r7, #8]
 80026e0:	ed87 0a01 	vstr	s0, [r7, #4]
    union UN {float a; uint32_t b;};
    union UN un;
    un.a = x;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	61fb      	str	r3, [r7, #28]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	69fa      	ldr	r2, [r7, #28]
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f003 fdab 	bl	8006250 <FLASH_ProgramWord>
}
 80026fa:	bf00      	nop
 80026fc:	3724      	adds	r7, #36	; 0x24
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd90      	pop	{r4, r7, pc}

08002702 <flash_writer_close>:

void flash_writer_close(FlashWriter * fw) {
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
    FLASH_Lock();
 800270a:	f003 fd31 	bl	8006170 <FLASH_Lock>
    fw->ready = false;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]
}
 8002714:	bf00      	nop
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <flash_read_int>:

int flash_read_int(FlashWriter fw, uint32_t index) {
 800271c:	b490      	push	{r4, r7}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	1d3c      	adds	r4, r7, #4
 8002724:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002728:	603b      	str	r3, [r7, #0]
    return *(int*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4a05      	ldr	r2, [pc, #20]	; (8002744 <flash_read_int+0x28>)
 800272e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	681b      	ldr	r3, [r3, #0]
}
 800273a:	4618      	mov	r0, r3
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bc90      	pop	{r4, r7}
 8002742:	4770      	bx	lr
 8002744:	20000000 	.word	0x20000000

08002748 <flash_read_float>:

uint32_t flash_read_uint(FlashWriter fw, uint32_t index) {
    return *(uint32_t*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
}

float flash_read_float(FlashWriter fw, uint32_t index) {
 8002748:	b490      	push	{r4, r7}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	1d3c      	adds	r4, r7, #4
 8002750:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002754:	603b      	str	r3, [r7, #0]
    return *(float*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	4a07      	ldr	r2, [pc, #28]	; (8002778 <flash_read_float+0x30>)
 800275a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	ee07 3a90 	vmov	s15, r3
}
 800276a:	eeb0 0a67 	vmov.f32	s0, s15
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bc90      	pop	{r4, r7}
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	20000000 	.word	0x20000000

0800277c <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002788:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800278e:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002794:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800279c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027a4:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80027ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b6:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80027c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c8:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80027cc:	4b3b      	ldr	r3, [pc, #236]	; (80028bc <set_dtc+0x140>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d136      	bne.n	8002842 <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 80027d4:	4b3a      	ldr	r3, [pc, #232]	; (80028c0 <set_dtc+0x144>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027da:	ee07 3a90 	vmov	s15, r3
 80027de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80027e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ea:	4b35      	ldr	r3, [pc, #212]	; (80028c0 <set_dtc+0x144>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027f2:	ee17 2a90 	vmov	r2, s15
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80027f8:	4b31      	ldr	r3, [pc, #196]	; (80028c0 <set_dtc+0x144>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fe:	ee07 3a90 	vmov	s15, r3
 8002802:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002806:	edd7 7a04 	vldr	s15, [r7, #16]
 800280a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280e:	4b2c      	ldr	r3, [pc, #176]	; (80028c0 <set_dtc+0x144>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002816:	ee17 2a90 	vmov	r2, s15
 800281a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800281c:	4b28      	ldr	r3, [pc, #160]	; (80028c0 <set_dtc+0x144>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002822:	ee07 3a90 	vmov	s15, r3
 8002826:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800282a:	edd7 7a03 	vldr	s15, [r7, #12]
 800282e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002832:	4b23      	ldr	r3, [pc, #140]	; (80028c0 <set_dtc+0x144>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800283a:	ee17 2a90 	vmov	r2, s15
 800283e:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 8002840:	e035      	b.n	80028ae <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002842:	4b1f      	ldr	r3, [pc, #124]	; (80028c0 <set_dtc+0x144>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002848:	ee07 3a90 	vmov	s15, r3
 800284c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002850:	edd7 7a05 	vldr	s15, [r7, #20]
 8002854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002858:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <set_dtc+0x144>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002860:	ee17 2a90 	vmov	r2, s15
 8002864:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 8002866:	4b16      	ldr	r3, [pc, #88]	; (80028c0 <set_dtc+0x144>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286c:	ee07 3a90 	vmov	s15, r3
 8002870:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002874:	edd7 7a04 	vldr	s15, [r7, #16]
 8002878:	ee67 7a27 	vmul.f32	s15, s14, s15
 800287c:	4b10      	ldr	r3, [pc, #64]	; (80028c0 <set_dtc+0x144>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002884:	ee17 2a90 	vmov	r2, s15
 8002888:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800288a:	4b0d      	ldr	r3, [pc, #52]	; (80028c0 <set_dtc+0x144>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002890:	ee07 3a90 	vmov	s15, r3
 8002894:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002898:	edd7 7a03 	vldr	s15, [r7, #12]
 800289c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a0:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <set_dtc+0x144>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028a8:	ee17 2a90 	vmov	r2, s15
 80028ac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80028ae:	bf00      	nop
 80028b0:	371c      	adds	r7, #28
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	2000043c 	.word	0x2000043c
 80028c0:	20009574 	.word	0x20009574

080028c4 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */

	// moved to start to get new values from ADC
	HAL_ADC_Start(&ADC_CH_MAIN);
 80028cc:	4838      	ldr	r0, [pc, #224]	; (80029b0 <analog_sample+0xec>)
 80028ce:	f004 fb91 	bl	8006ff4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 80028d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80028d6:	4836      	ldr	r0, [pc, #216]	; (80029b0 <analog_sample+0xec>)
 80028d8:	f004 fc5e 	bl	8007198 <HAL_ADC_PollForConversion>

	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80028dc:	4b35      	ldr	r3, [pc, #212]	; (80029b4 <analog_sample+0xf0>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10e      	bne.n	8002902 <analog_sample+0x3e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80028e4:	4832      	ldr	r0, [pc, #200]	; (80029b0 <analog_sample+0xec>)
 80028e6:	f004 fce2 	bl	80072ae <HAL_ADC_GetValue>
 80028ea:	4603      	mov	r3, r0
 80028ec:	461a      	mov	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80028f2:	4831      	ldr	r0, [pc, #196]	; (80029b8 <analog_sample+0xf4>)
 80028f4:	f004 fcdb 	bl	80072ae <HAL_ADC_GetValue>
 80028f8:	4603      	mov	r3, r0
 80028fa:	461a      	mov	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	e00d      	b.n	800291e <analog_sample+0x5a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002902:	482d      	ldr	r0, [pc, #180]	; (80029b8 <analog_sample+0xf4>)
 8002904:	f004 fcd3 	bl	80072ae <HAL_ADC_GetValue>
 8002908:	4603      	mov	r3, r0
 800290a:	461a      	mov	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002910:	4827      	ldr	r0, [pc, #156]	; (80029b0 <analog_sample+0xec>)
 8002912:	f004 fccc 	bl	80072ae <HAL_ADC_GetValue>
 8002916:	4603      	mov	r3, r0
 8002918:	461a      	mov	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	609a      	str	r2, [r3, #8]
	}

//	HAL_ADC_Start(&ADC_CH_MAIN);
//	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 800291e:	4827      	ldr	r0, [pc, #156]	; (80029bc <analog_sample+0xf8>)
 8002920:	f004 fcc5 	bl	80072ae <HAL_ADC_GetValue>
 8002924:	4603      	mov	r3, r0
 8002926:	461a      	mov	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	ee07 3a90 	vmov	s15, r3
 8002934:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002938:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80029c0 <analog_sample+0xfc>
 800293c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = controller->i_scale*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	ee07 3a90 	vmov	s15, r3
 800295c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = controller->i_scale*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	ee07 3a90 	vmov	s15, r3
 8002980:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002984:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	edd3 7a05 	vldr	s15, [r3, #20]
 8002994:	eeb1 7a67 	vneg.f32	s14, s15
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	edd3 7a06 	vldr	s15, [r3, #24]
 800299e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	edc3 7a07 	vstr	s15, [r3, #28]

}
 80029a8:	bf00      	nop
 80029aa:	3708      	adds	r7, #8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	2000023c 	.word	0x2000023c
 80029b4:	2000043c 	.word	0x2000043c
 80029b8:	20000284 	.word	0x20000284
 80029bc:	200002cc 	.word	0x200002cc
 80029c0:	3cd33318 	.word	0x3cd33318

080029c4 <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	ed87 0a05 	vstr	s0, [r7, #20]
 80029ce:	edc7 0a04 	vstr	s1, [r7, #16]
 80029d2:	ed87 1a03 	vstr	s2, [r7, #12]
 80029d6:	60b8      	str	r0, [r7, #8]
 80029d8:	6079      	str	r1, [r7, #4]
 80029da:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80029dc:	ed97 0a05 	vldr	s0, [r7, #20]
 80029e0:	f002 ff10 	bl	8005804 <cos_lut>
 80029e4:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80029e8:	ed97 0a05 	vldr	s0, [r7, #20]
 80029ec:	f002 fed0 	bl	8005790 <sin_lut>
 80029f0:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80029f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80029f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80029fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a00:	edd7 6a06 	vldr	s13, [r7, #24]
 8002a04:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002a16:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a1a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002ac4 <abc+0x100>
 8002a1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a22:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a26:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002a2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a32:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a3a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a3e:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002ac8 <abc+0x104>
 8002a42:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002a46:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a4a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002a4e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a52:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a56:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002a68:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a6c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002ac8 <abc+0x104>
 8002a70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a74:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a78:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002a7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a84:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a90:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002ac4 <abc+0x100>
 8002a94:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002a98:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a9c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002aa0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002aa4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002aa8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	edc3 7a00 	vstr	s15, [r3]
    }
 8002aba:	bf00      	nop
 8002abc:	3720      	adds	r7, #32
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	3f5db3d7 	.word	0x3f5db3d7
 8002ac8:	bf5db3d7 	.word	0xbf5db3d7

08002acc <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	ed87 0a05 	vstr	s0, [r7, #20]
 8002ad6:	edc7 0a04 	vstr	s1, [r7, #16]
 8002ada:	ed87 1a03 	vstr	s2, [r7, #12]
 8002ade:	edc7 1a02 	vstr	s3, [r7, #8]
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 8002ae6:	ed97 0a05 	vldr	s0, [r7, #20]
 8002aea:	f002 fe8b 	bl	8005804 <cos_lut>
 8002aee:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002af2:	ed97 0a05 	vldr	s0, [r7, #20]
 8002af6:	f002 fe4b 	bl	8005790 <sin_lut>
 8002afa:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002afe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b02:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b0e:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002be0 <dq0+0x114>
 8002b12:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b16:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b1a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b1e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b22:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b26:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b32:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b36:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002be4 <dq0+0x118>
 8002b3a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b3e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b42:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b46:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b4a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b4e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b5a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002be8 <dq0+0x11c>
 8002b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002b68:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b6c:	eeb1 7a67 	vneg.f32	s14, s15
 8002b70:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b78:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b7c:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002be4 <dq0+0x118>
 8002b80:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b84:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b88:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b8c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b90:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b94:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b9c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ba0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ba4:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002be0 <dq0+0x114>
 8002ba8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002bac:	edd7 7a06 	vldr	s15, [r7, #24]
 8002bb0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002bb4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002bb8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002bbc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bc8:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002be8 <dq0+0x11c>
 8002bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	edc3 7a00 	vstr	s15, [r3]

    }
 8002bd6:	bf00      	nop
 8002bd8:	3720      	adds	r7, #32
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	3f5db3d7 	.word	0x3f5db3d7
 8002be4:	bf5db3d7 	.word	0xbf5db3d7
 8002be8:	3f2aaaab 	.word	0x3f2aaaab

08002bec <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002bec:	b580      	push	{r7, lr}
 8002bee:	ed2d 8b02 	vpush	{d8}
 8002bf2:	b08a      	sub	sp, #40	; 0x28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	ed87 0a07 	vstr	s0, [r7, #28]
 8002bfa:	edc7 0a06 	vstr	s1, [r7, #24]
 8002bfe:	ed87 1a05 	vstr	s2, [r7, #20]
 8002c02:	edc7 1a04 	vstr	s3, [r7, #16]
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002c0c:	ed97 1a04 	vldr	s2, [r7, #16]
 8002c10:	edd7 0a05 	vldr	s1, [r7, #20]
 8002c14:	ed97 0a06 	vldr	s0, [r7, #24]
 8002c18:	f002 fcd7 	bl	80055ca <fminf3>
 8002c1c:	eeb0 8a40 	vmov.f32	s16, s0
 8002c20:	ed97 1a04 	vldr	s2, [r7, #16]
 8002c24:	edd7 0a05 	vldr	s1, [r7, #20]
 8002c28:	ed97 0a06 	vldr	s0, [r7, #24]
 8002c2c:	f002 fc99 	bl	8005562 <fmaxf3>
 8002c30:	eef0 7a40 	vmov.f32	s15, s0
 8002c34:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002c38:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c40:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002c44:	4b41      	ldr	r3, [pc, #260]	; (8002d4c <svm+0x160>)
 8002c46:	623b      	str	r3, [r7, #32]
//    // Dead-time compensation
//	float u_comp = DTC_COMP*(-(i_sector==4) + (i_sector==3));
//	float v_comp = DTC_COMP*(-(i_sector==2) + (i_sector==5));
//	float w_comp = DTC_COMP*((i_sector==6) - (i_sector==1));

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002c48:	ed97 7a06 	vldr	s14, [r7, #24]
 8002c4c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002c50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c54:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c5c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002d50 <svm+0x164>
 8002c60:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002c64:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c6c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c74:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002d54 <svm+0x168>
 8002c78:	eeb0 0a67 	vmov.f32	s0, s15
 8002c7c:	f002 fc39 	bl	80054f2 <fast_fmaxf>
 8002c80:	eef0 7a40 	vmov.f32	s15, s0
 8002c84:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002d58 <svm+0x16c>
 8002c88:	eeb0 0a67 	vmov.f32	s0, s15
 8002c8c:	f002 fc4d 	bl	800552a <fast_fminf>
 8002c90:	eef0 7a40 	vmov.f32	s15, s0
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002c9a:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c9e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002ca2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ca6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002caa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cae:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002d50 <svm+0x164>
 8002cb2:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002cb6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cbe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc6:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002d54 <svm+0x168>
 8002cca:	eeb0 0a67 	vmov.f32	s0, s15
 8002cce:	f002 fc10 	bl	80054f2 <fast_fmaxf>
 8002cd2:	eef0 7a40 	vmov.f32	s15, s0
 8002cd6:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002d58 <svm+0x16c>
 8002cda:	eeb0 0a67 	vmov.f32	s0, s15
 8002cde:	f002 fc24 	bl	800552a <fast_fminf>
 8002ce2:	eef0 7a40 	vmov.f32	s15, s0
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002cec:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cf0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002cf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002cfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d00:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002d50 <svm+0x164>
 8002d04:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002d08:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d10:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d18:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002d54 <svm+0x168>
 8002d1c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d20:	f002 fbe7 	bl	80054f2 <fast_fmaxf>
 8002d24:	eef0 7a40 	vmov.f32	s15, s0
 8002d28:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002d58 <svm+0x16c>
 8002d2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d30:	f002 fbfb 	bl	800552a <fast_fminf>
 8002d34:	eef0 7a40 	vmov.f32	s15, s0
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	edc3 7a00 	vstr	s15, [r3]
//	*dtc_v = fminf(fmaxf((v/v_bus + .5f), DTC_MIN), DTC_MAX);
//	*dtc_w = fminf(fmaxf((w/v_bus + .5f), DTC_MIN), DTC_MAX);
//	*/


    }
 8002d3e:	bf00      	nop
 8002d40:	3728      	adds	r7, #40	; 0x28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	ecbd 8b02 	vpop	{d8}
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	3ef0a3d7 	.word	0x3ef0a3d7
 8002d50:	3f933333 	.word	0x3f933333
 8002d54:	00000000 	.word	0x00000000
 8002d58:	3f70a3d7 	.word	0x3f70a3d7

08002d5c <zero_current>:

void zero_current(ControllerStruct *controller){
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002d64:	2300      	movs	r3, #0
 8002d66:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002d6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d70:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f04f 0200 	mov.w	r2, #0
 8002d88:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff fcf6 	bl	800277c <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	e00f      	b.n	8002db6 <zero_current+0x5a>
    	analog_sample(controller);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff fd94 	bl	80028c4 <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	4413      	add	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	4413      	add	r3, r2
 8002dae:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	3301      	adds	r3, #1
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	dbeb      	blt.n	8002d96 <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	fb92 f2f3 	sdiv	r2, r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->adc_b_offset = adc_b_offset/n;
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	fb92 f2f3 	sdiv	r2, r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 8002dda:	bf00      	nop
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a4b      	ldr	r2, [pc, #300]	; (8002f1c <init_controller_params+0x138>)
 8002df0:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->ki_q = KI_Q;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a49      	ldr	r2, [pc, #292]	; (8002f1c <init_controller_params+0x138>)
 8002df6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    controller->k_d = K_SCALE*I_BW;
 8002dfa:	4b49      	ldr	r3, [pc, #292]	; (8002f20 <init_controller_params+0x13c>)
 8002dfc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e00:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002f24 <init_controller_params+0x140>
 8002e04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->k_q = K_SCALE*I_BW;
 8002e0e:	4b44      	ldr	r3, [pc, #272]	; (8002f20 <init_controller_params+0x13c>)
 8002e10:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e14:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002f24 <init_controller_params+0x140>
 8002e18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002e22:	4b3f      	ldr	r3, [pc, #252]	; (8002f20 <init_controller_params+0x13c>)
 8002e24:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e28:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002f28 <init_controller_params+0x144>
 8002e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e30:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002f2c <init_controller_params+0x148>
 8002e34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e40:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e48:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
    controller->ki_fw = .1f*controller->ki_d;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002e5c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002f30 <init_controller_params+0x14c>
 8002e60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->phase_order = PHASE_ORDER;
 8002e6a:	4b32      	ldr	r3, [pc, #200]	; (8002f34 <init_controller_params+0x150>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    if(I_MAX <= 40.0f){controller->i_scale = I_SCALE;}
 8002e74:	4b2a      	ldr	r3, [pc, #168]	; (8002f20 <init_controller_params+0x13c>)
 8002e76:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e7a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002f38 <init_controller_params+0x154>
 8002e7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e86:	d803      	bhi.n	8002e90 <init_controller_params+0xac>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a2c      	ldr	r2, [pc, #176]	; (8002f3c <init_controller_params+0x158>)
 8002e8c:	671a      	str	r2, [r3, #112]	; 0x70
 8002e8e:	e002      	b.n	8002e96 <init_controller_params+0xb2>
    else{controller->i_scale = 2.0f*I_SCALE;}
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a2b      	ldr	r2, [pc, #172]	; (8002f40 <init_controller_params+0x15c>)
 8002e94:	671a      	str	r2, [r3, #112]	; 0x70
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	e037      	b.n	8002f0c <init_controller_params+0x128>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	ee07 3a90 	vmov	s15, r3
 8002ea2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ea6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002f44 <init_controller_params+0x160>
 8002eaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eae:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002f48 <init_controller_params+0x164>
 8002eb2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002eb6:	ee16 0a90 	vmov	r0, s13
 8002eba:	f7fd fb65 	bl	8000588 <__aeabi_f2d>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	ec43 2b10 	vmov	d0, r2, r3
 8002ec6:	f00d f873 	bl	800ffb0 <exp>
 8002eca:	ec51 0b10 	vmov	r0, r1, d0
 8002ece:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ed2:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <init_controller_params+0x168>)
 8002ed4:	f7fd fbb0 	bl	8000638 <__aeabi_dmul>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4610      	mov	r0, r2
 8002ede:	4619      	mov	r1, r3
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	4b1a      	ldr	r3, [pc, #104]	; (8002f50 <init_controller_params+0x16c>)
 8002ee6:	f7fd f9f1 	bl	80002cc <__adddf3>
 8002eea:	4602      	mov	r2, r0
 8002eec:	460b      	mov	r3, r1
 8002eee:	4610      	mov	r0, r2
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f7fd fe99 	bl	8000c28 <__aeabi_d2f>
 8002ef6:	4601      	mov	r1, r0
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	333c      	adds	r3, #60	; 0x3c
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	3304      	adds	r3, #4
 8002f04:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2b7f      	cmp	r3, #127	; 0x7f
 8002f10:	ddc4      	ble.n	8002e9c <init_controller_params+0xb8>
    }

    }
 8002f12:	bf00      	nop
 8002f14:	bf00      	nop
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	3d18c7e3 	.word	0x3d18c7e3
 8002f20:	2000033c 	.word	0x2000033c
 8002f24:	390b75ea 	.word	0x390b75ea
 8002f28:	3851b717 	.word	0x3851b717
 8002f2c:	40c90fdb 	.word	0x40c90fdb
 8002f30:	3dcccccd 	.word	0x3dcccccd
 8002f34:	2000043c 	.word	0x2000043c
 8002f38:	42200000 	.word	0x42200000
 8002f3c:	3ca4ffff 	.word	0x3ca4ffff
 8002f40:	3d24ffff 	.word	0x3d24ffff
 8002f44:	bc000000 	.word	0xbc000000
 8002f48:	3d03126f 	.word	0x3d03126f
 8002f4c:	3ff33333 	.word	0x3ff33333
 8002f50:	3ff00000 	.word	0x3ff00000

08002f54 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002f5c:	4b36      	ldr	r3, [pc, #216]	; (8003038 <reset_foc+0xe4>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f62:	ee07 3a90 	vmov	s15, r3
 8002f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f6a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f72:	4b31      	ldr	r3, [pc, #196]	; (8003038 <reset_foc+0xe4>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f7a:	ee17 2a90 	vmov	r2, s15
 8002f7e:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002f80:	4b2d      	ldr	r3, [pc, #180]	; (8003038 <reset_foc+0xe4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f86:	ee07 3a90 	vmov	s15, r3
 8002f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f8e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f96:	4b28      	ldr	r3, [pc, #160]	; (8003038 <reset_foc+0xe4>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f9e:	ee17 2a90 	vmov	r2, s15
 8002fa2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002fa4:	4b24      	ldr	r3, [pc, #144]	; (8003038 <reset_foc+0xe4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002faa:	ee07 3a90 	vmov	s15, r3
 8002fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fb2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002fb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fba:	4b1f      	ldr	r3, [pc, #124]	; (8003038 <reset_foc+0xe4>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fc2:	ee17 2a90 	vmov	r2, s15
 8002fc6:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f04f 0200 	mov.w	r2, #0
 8002fce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_q_des = 0;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    controller->i_d = 0;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f04f 0200 	mov.w	r2, #0
 8002fe2:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f04f 0200 	mov.w	r2, #0
 8002fea:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->d_int = 0;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f04f 0200 	mov.w	r2, #0
 8003004:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->v_q = 0;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f04f 0200 	mov.w	r2, #0
 8003016:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f04f 0200 	mov.w	r2, #0
 800301e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    controller->otw_flag = 0;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

    }
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	20009574 	.word	0x20009574

0800303c <commutate>:
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);


}
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 800305c:	4bd7      	ldr	r3, [pc, #860]	; (80033bc <commutate+0x380>)
 800305e:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8003062:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	edd3 6a05 	vldr	s13, [r3, #20]
 8003072:	4bd2      	ldr	r3, [pc, #840]	; (80033bc <commutate+0x380>)
 8003074:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8003078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	ed93 7a05 	vldr	s14, [r3, #20]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	edd3 6a06 	vldr	s13, [r3, #24]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	ed93 6a07 	vldr	s12, [r3, #28]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3340      	adds	r3, #64	; 0x40
 80030a4:	4619      	mov	r1, r3
 80030a6:	4610      	mov	r0, r2
 80030a8:	eef0 1a46 	vmov.f32	s3, s12
 80030ac:	eeb0 1a66 	vmov.f32	s2, s13
 80030b0:	eef0 0a47 	vmov.f32	s1, s14
 80030b4:	eeb0 0a67 	vmov.f32	s0, s15
 80030b8:	f7ff fd08 	bl	8002acc <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80030c2:	ed9f 7abf 	vldr	s14, [pc, #764]	; 80033c0 <commutate+0x384>
 80030c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80030d0:	eddf 6abc 	vldr	s13, [pc, #752]	; 80033c4 <commutate+0x388>
 80030d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80030e8:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80033c0 <commutate+0x384>
 80030ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80030f6:	eddf 6ab3 	vldr	s13, [pc, #716]	; 80033c4 <commutate+0x388>
 80030fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800310e:	ed9f 7aac 	vldr	s14, [pc, #688]	; 80033c0 <commutate+0x384>
 8003112:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	edd3 7a08 	vldr	s15, [r3, #32]
 800311c:	eddf 6aa9 	vldr	s13, [pc, #676]	; 80033c4 <commutate+0x388>
 8003120:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003124:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       // TODO: remove or hard-code v_max for now?
       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003134:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 80033c8 <commutate+0x38c>
 8003138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800313c:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 80033cc <commutate+0x390>
 8003140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003144:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 80033d0 <commutate+0x394>
 8003148:	ee67 7a87 	vmul.f32	s15, s15, s14
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8003152:	4b9a      	ldr	r3, [pc, #616]	; (80033bc <commutate+0x380>)
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f103 02a4 	add.w	r2, r3, #164	; 0xa4
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 800316e:	eeb0 0a67 	vmov.f32	s0, s15
 8003172:	4610      	mov	r0, r2
 8003174:	f002 fa5d 	bl	8005632 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003184:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003188:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003198:	ee77 7a67 	vsub.f32	s15, s14, s15
 800319c:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 80031a0:	f04f 0300 	mov.w	r3, #0
 80031a4:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80031b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80031b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80031c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80031c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80031de:	eef0 0a47 	vmov.f32	s1, s14
 80031e2:	eeb0 0a67 	vmov.f32	s0, s15
 80031e6:	f002 f9a0 	bl	800552a <fast_fminf>
 80031ea:	eeb0 7a40 	vmov.f32	s14, s0
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80031f4:	eef1 7a67 	vneg.f32	s15, s15
 80031f8:	eef0 0a67 	vmov.f32	s1, s15
 80031fc:	eeb0 0a47 	vmov.f32	s0, s14
 8003200:	f002 f977 	bl	80054f2 <fast_fmaxf>
 8003204:	eef0 7a40 	vmov.f32	s15, s0
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003220:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003224:	edd7 7a07 	vldr	s15, [r7, #28]
 8003228:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800322c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 8003242:	eef0 0a47 	vmov.f32	s1, s14
 8003246:	eeb0 0a67 	vmov.f32	s0, s15
 800324a:	f002 f96e 	bl	800552a <fast_fminf>
 800324e:	eeb0 7a40 	vmov.f32	s14, s0
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003258:	eef1 7a67 	vneg.f32	s15, s15
 800325c:	eef0 0a67 	vmov.f32	s1, s15
 8003260:	eeb0 0a47 	vmov.f32	s0, s14
 8003264:	f002 f945 	bl	80054f2 <fast_fmaxf>
 8003268:	eef0 7a40 	vmov.f32	s15, s0
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800327e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800328e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003292:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003296:	eeb0 0a67 	vmov.f32	s0, s15
 800329a:	f00c fef1 	bl	8010080 <sqrtf>
 800329e:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80032a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80032ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80032b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80032be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80032da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80032de:	edd7 7a06 	vldr	s15, [r7, #24]
 80032e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80032fc:	eef0 0a47 	vmov.f32	s1, s14
 8003300:	eeb0 0a67 	vmov.f32	s0, s15
 8003304:	f002 f911 	bl	800552a <fast_fminf>
 8003308:	eeb0 7a40 	vmov.f32	s14, s0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003312:	eef1 7a67 	vneg.f32	s15, s15
 8003316:	eef0 0a67 	vmov.f32	s1, s15
 800331a:	eeb0 0a47 	vmov.f32	s0, s14
 800331e:	f002 f8e8 	bl	80054f2 <fast_fmaxf>
 8003322:	eef0 7a40 	vmov.f32	s15, s0
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003338:	ee27 7a27 	vmul.f32	s14, s14, s15
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003348:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800334c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003350:	eeb0 0a67 	vmov.f32	s0, s15
 8003354:	f00c fe94 	bl	8010080 <sqrtf>
 8003358:	eef0 7a40 	vmov.f32	s15, s0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003368:	edd7 0a03 	vldr	s1, [r7, #12]
 800336c:	eeb0 0a67 	vmov.f32	s0, s15
 8003370:	f002 f8db 	bl	800552a <fast_fminf>
 8003374:	eeb0 7a40 	vmov.f32	s14, s0
 8003378:	edd7 7a03 	vldr	s15, [r7, #12]
 800337c:	eef1 7a67 	vneg.f32	s15, s15
 8003380:	eef0 0a67 	vmov.f32	s1, s15
 8003384:	eeb0 0a47 	vmov.f32	s0, s14
 8003388:	f002 f8b3 	bl	80054f2 <fast_fmaxf>
 800338c:	eef0 7a40 	vmov.f32	s15, s0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80033a8:	eeb0 0a67 	vmov.f32	s0, s15
 80033ac:	4610      	mov	r0, r2
 80033ae:	f002 f940 	bl	8005632 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	e00d      	b.n	80033d8 <commutate+0x39c>
 80033bc:	2000033c 	.word	0x2000033c
 80033c0:	3f733333 	.word	0x3f733333
 80033c4:	3d4ccccd 	.word	0x3d4ccccd
 80033c8:	3f933333 	.word	0x3f933333
 80033cc:	3f70a3d7 	.word	0x3f70a3d7
 80033d0:	3f13cd3a 	.word	0x3f13cd3a
 80033d4:	389d4951 	.word	0x389d4951
 80033d8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80033dc:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80033d4 <commutate+0x398>
 80033e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f103 0064 	add.w	r0, r3, #100	; 0x64
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	336c      	adds	r3, #108	; 0x6c
 8003404:	461a      	mov	r2, r3
 8003406:	eeb0 1a66 	vmov.f32	s2, s13
 800340a:	eef0 0a47 	vmov.f32	s1, s14
 800340e:	eeb0 0a67 	vmov.f32	s0, s15
 8003412:	f7ff fad7 	bl	80029c4 <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f103 0058 	add.w	r0, r3, #88	; 0x58
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	3360      	adds	r3, #96	; 0x60
 800343e:	461a      	mov	r2, r3
 8003440:	eef0 1a46 	vmov.f32	s3, s12
 8003444:	eeb0 1a66 	vmov.f32	s2, s13
 8003448:	eef0 0a47 	vmov.f32	s1, s14
 800344c:	eeb0 0a67 	vmov.f32	s0, s15
 8003450:	f7ff fbcc 	bl	8002bec <svm>

       set_dtc(controller);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7ff f991 	bl	800277c <set_dtc>

    }
 800345a:	bf00      	nop
 800345c:	3720      	adds	r7, #32
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop

08003464 <torque_control>:


void torque_control(ControllerStruct *controller){
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800347e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003482:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 800348c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	ed93 6a34 	vldr	s12, [r3, #208]	; 0xd0
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80034a2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80034a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ae:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = fast_fmaxf(fast_fminf(torque_des/(KT*GR), controller->i_max), -controller->i_max);
 80034b2:	4b18      	ldr	r3, [pc, #96]	; (8003514 <torque_control+0xb0>)
 80034b4:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80034b8:	4b16      	ldr	r3, [pc, #88]	; (8003514 <torque_control+0xb0>)
 80034ba:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80034be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80034c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80034d0:	eef0 0a67 	vmov.f32	s1, s15
 80034d4:	eeb0 0a66 	vmov.f32	s0, s13
 80034d8:	f002 f827 	bl	800552a <fast_fminf>
 80034dc:	eeb0 7a40 	vmov.f32	s14, s0
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80034e6:	eef1 7a67 	vneg.f32	s15, s15
 80034ea:	eef0 0a67 	vmov.f32	s1, s15
 80034ee:	eeb0 0a47 	vmov.f32	s0, s14
 80034f2:	f001 fffe 	bl	80054f2 <fast_fmaxf>
 80034f6:	eef0 7a40 	vmov.f32	s15, s0
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    controller->i_d_des = 0.0f;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f04f 0200 	mov.w	r2, #0
 8003506:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    }
 800350a:	bf00      	nop
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	2000033c 	.word	0x2000033c

08003518 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	controller->kp = 0;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f04f 0200 	mov.w	r2, #0
 8003530:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->kd = 0;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->p_des = 0;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->v_des = 0;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->i_q_des = 0;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "drv8323.h"

 void run_fsm(FSMStruct * fsmstate){
 8003568:	b590      	push	{r4, r7, lr}
 800356a:	b085      	sub	sp, #20
 800356c:	af02      	add	r7, sp, #8
 800356e:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	785a      	ldrb	r2, [r3, #1]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d00d      	beq.n	8003598 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 f9a7 	bl	80038d0 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	78db      	ldrb	r3, [r3, #3]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d006      	beq.n	8003598 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	785a      	ldrb	r2, [r3, #1]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f91a 	bl	80037cc <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	2b07      	cmp	r3, #7
 800359e:	f200 80fc 	bhi.w	800379a <run_fsm+0x232>
 80035a2:	a201      	add	r2, pc, #4	; (adr r2, 80035a8 <run_fsm+0x40>)
 80035a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a8:	08003795 	.word	0x08003795
 80035ac:	080035c9 	.word	0x080035c9
 80035b0:	080036d9 	.word	0x080036d9
 80035b4:	0800379b 	.word	0x0800379b
 80035b8:	08003795 	.word	0x08003795
 80035bc:	08003715 	.word	0x08003715
 80035c0:	08003795 	.word	0x08003795
 80035c4:	08003739 	.word	0x08003739
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 80035c8:	4b76      	ldr	r3, [pc, #472]	; (80037a4 <run_fsm+0x23c>)
 80035ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d108      	bne.n	80035e4 <run_fsm+0x7c>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80035d2:	4b75      	ldr	r3, [pc, #468]	; (80037a8 <run_fsm+0x240>)
 80035d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80035d8:	4a72      	ldr	r2, [pc, #456]	; (80037a4 <run_fsm+0x23c>)
 80035da:	4973      	ldr	r1, [pc, #460]	; (80037a8 <run_fsm+0x240>)
 80035dc:	4873      	ldr	r0, [pc, #460]	; (80037ac <run_fsm+0x244>)
 80035de:	f7fd fecf 	bl	8001380 <order_phases>
				 // exit to menu state
				 fsmstate->next_state = MENU_MODE;
				 fsmstate->ready = 0;
			 }

			 break;
 80035e2:	e0da      	b.n	800379a <run_fsm+0x232>
			 else if(!comm_encoder_cal.done_cal){
 80035e4:	4b6f      	ldr	r3, [pc, #444]	; (80037a4 <run_fsm+0x23c>)
 80035e6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d108      	bne.n	8003600 <run_fsm+0x98>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80035ee:	4b6e      	ldr	r3, [pc, #440]	; (80037a8 <run_fsm+0x240>)
 80035f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80035f4:	4a6b      	ldr	r2, [pc, #428]	; (80037a4 <run_fsm+0x23c>)
 80035f6:	496c      	ldr	r1, [pc, #432]	; (80037a8 <run_fsm+0x240>)
 80035f8:	486c      	ldr	r0, [pc, #432]	; (80037ac <run_fsm+0x244>)
 80035fa:	f7fd ffc9 	bl	8001590 <calibrate_encoder>
			 break;
 80035fe:	e0cc      	b.n	800379a <run_fsm+0x232>
				 if (comm_encoder_cal.valid_cal == 1){
 8003600:	4b68      	ldr	r3, [pc, #416]	; (80037a4 <run_fsm+0x23c>)
 8003602:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003606:	2b01      	cmp	r3, #1
 8003608:	d15f      	bne.n	80036ca <run_fsm+0x162>
					 E_ZERO = comm_encoder_cal.ezero;
 800360a:	4b66      	ldr	r3, [pc, #408]	; (80037a4 <run_fsm+0x23c>)
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	4a68      	ldr	r2, [pc, #416]	; (80037b0 <run_fsm+0x248>)
 8003610:	61d3      	str	r3, [r2, #28]
					 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 8003612:	4b67      	ldr	r3, [pc, #412]	; (80037b0 <run_fsm+0x248>)
 8003614:	69dc      	ldr	r4, [r3, #28]
 8003616:	4b65      	ldr	r3, [pc, #404]	; (80037ac <run_fsm+0x244>)
 8003618:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 800361c:	4b64      	ldr	r3, [pc, #400]	; (80037b0 <run_fsm+0x248>)
 800361e:	69db      	ldr	r3, [r3, #28]
 8003620:	425b      	negs	r3, r3
 8003622:	ee07 3a90 	vmov	s15, r3
 8003626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800362a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362e:	eddf 6a61 	vldr	s13, [pc, #388]	; 80037b4 <run_fsm+0x24c>
 8003632:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003636:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800363a:	eeb0 0a47 	vmov.f32	s0, s14
 800363e:	f00c fcff 	bl	8010040 <fmodf>
 8003642:	eef0 7a40 	vmov.f32	s15, s0
 8003646:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80037b8 <run_fsm+0x250>
 800364a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800364e:	ee17 0a90 	vmov	r0, s15
 8003652:	f7fc ff99 	bl	8000588 <__aeabi_f2d>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	4621      	mov	r1, r4
 800365c:	4857      	ldr	r0, [pc, #348]	; (80037bc <run_fsm+0x254>)
 800365e:	f008 ff5f 	bl	800c520 <iprintf>
					 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 8003662:	4b52      	ldr	r3, [pc, #328]	; (80037ac <run_fsm+0x244>)
 8003664:	4a4f      	ldr	r2, [pc, #316]	; (80037a4 <run_fsm+0x23c>)
 8003666:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800366a:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800366e:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003672:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003676:	4618      	mov	r0, r3
 8003678:	f008 fad2 	bl	800bc20 <memcpy>
					 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 800367c:	4b4c      	ldr	r3, [pc, #304]	; (80037b0 <run_fsm+0x248>)
 800367e:	4a49      	ldr	r2, [pc, #292]	; (80037a4 <run_fsm+0x23c>)
 8003680:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8003684:	3320      	adds	r3, #32
 8003686:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 800368a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800368e:	4618      	mov	r0, r3
 8003690:	f008 fac6 	bl	800bc20 <memcpy>
					 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003694:	4b4a      	ldr	r3, [pc, #296]	; (80037c0 <run_fsm+0x258>)
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	9200      	str	r2, [sp, #0]
 800369a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800369c:	f002 fbc9 	bl	8005e32 <preference_writer_ready>
 80036a0:	4603      	mov	r3, r0
 80036a2:	f083 0301 	eor.w	r3, r3, #1
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <run_fsm+0x14a>
 80036ac:	4844      	ldr	r0, [pc, #272]	; (80037c0 <run_fsm+0x258>)
 80036ae:	f002 fbb1 	bl	8005e14 <preference_writer_open>
					 preference_writer_flush(&prefs);
 80036b2:	4843      	ldr	r0, [pc, #268]	; (80037c0 <run_fsm+0x258>)
 80036b4:	f002 fbca 	bl	8005e4c <preference_writer_flush>
					 preference_writer_close(&prefs);
 80036b8:	4841      	ldr	r0, [pc, #260]	; (80037c0 <run_fsm+0x258>)
 80036ba:	f002 fc45 	bl	8005f48 <preference_writer_close>
					 preference_writer_load(prefs);
 80036be:	4b40      	ldr	r3, [pc, #256]	; (80037c0 <run_fsm+0x258>)
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	9200      	str	r2, [sp, #0]
 80036c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036c6:	f002 fbfd 	bl	8005ec4 <preference_writer_load>
				 fsmstate->next_state = MENU_MODE;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	705a      	strb	r2, [r3, #1]
				 fsmstate->ready = 0;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	70da      	strb	r2, [r3, #3]
			 break;
 80036d6:	e060      	b.n	800379a <run_fsm+0x232>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 80036d8:	4b35      	ldr	r3, [pc, #212]	; (80037b0 <run_fsm+0x248>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	dd0a      	ble.n	80036f6 <run_fsm+0x18e>
 80036e0:	4b31      	ldr	r3, [pc, #196]	; (80037a8 <run_fsm+0x240>)
 80036e2:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80036e6:	4b32      	ldr	r3, [pc, #200]	; (80037b0 <run_fsm+0x248>)
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	dd03      	ble.n	80036f6 <run_fsm+0x18e>
				 zero_commands(&controller);
 80036ee:	482e      	ldr	r0, [pc, #184]	; (80037a8 <run_fsm+0x240>)
 80036f0:	f7ff ff12 	bl	8003518 <zero_commands>
 80036f4:	e006      	b.n	8003704 <run_fsm+0x19c>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 80036f6:	482c      	ldr	r0, [pc, #176]	; (80037a8 <run_fsm+0x240>)
 80036f8:	f7ff feb4 	bl	8003464 <torque_control>
				 //field_weaken(&controller); // TODO: add field-weakening back at some point
				 commutate(&controller, &comm_encoder);
 80036fc:	492b      	ldr	r1, [pc, #172]	; (80037ac <run_fsm+0x244>)
 80036fe:	482a      	ldr	r0, [pc, #168]	; (80037a8 <run_fsm+0x240>)
 8003700:	f7ff fc9c 	bl	800303c <commutate>
			 }
			 controller.timeout ++;
 8003704:	4b28      	ldr	r3, [pc, #160]	; (80037a8 <run_fsm+0x240>)
 8003706:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800370a:	3301      	adds	r3, #1
 800370c:	4a26      	ldr	r2, [pc, #152]	; (80037a8 <run_fsm+0x240>)
 800370e:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
			 break;
 8003712:	e042      	b.n	800379a <run_fsm+0x232>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 if (fsmstate->print_iter == 800){
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800371c:	d106      	bne.n	800372c <run_fsm+0x1c4>
				 ps_print(&comm_encoder);
 800371e:	4823      	ldr	r0, [pc, #140]	; (80037ac <run_fsm+0x244>)
 8003720:	f002 fafe 	bl	8005d20 <ps_print>
				 fsmstate->print_iter = 0;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	605a      	str	r2, [r3, #4]
			 } else {
				 fsmstate->print_iter +=1;
			 }
			 break;
 800372a:	e036      	b.n	800379a <run_fsm+0x232>
				 fsmstate->print_iter +=1;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	605a      	str	r2, [r3, #4]
			 break;
 8003736:	e030      	b.n	800379a <run_fsm+0x232>
			 break;

		 case FAULT_MODE:
			 // depending on fault, display different LED blink patterns

			 if((controller.loop_count%5000)==0){
 8003738:	4b1b      	ldr	r3, [pc, #108]	; (80037a8 <run_fsm+0x240>)
 800373a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800373e:	4b21      	ldr	r3, [pc, #132]	; (80037c4 <run_fsm+0x25c>)
 8003740:	fb83 1302 	smull	r1, r3, r3, r2
 8003744:	12d9      	asrs	r1, r3, #11
 8003746:	17d3      	asrs	r3, r2, #31
 8003748:	1acb      	subs	r3, r1, r3
 800374a:	f241 3188 	movw	r1, #5000	; 0x1388
 800374e:	fb01 f303 	mul.w	r3, r1, r3
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d105      	bne.n	8003764 <run_fsm+0x1fc>
				 HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003758:	2201      	movs	r2, #1
 800375a:	2120      	movs	r1, #32
 800375c:	481a      	ldr	r0, [pc, #104]	; (80037c8 <run_fsm+0x260>)
 800375e:	f004 ff6d 	bl	800863c <HAL_GPIO_WritePin>
			 } else if ((controller.loop_count%5000)==2500){
				 HAL_GPIO_WritePin(LED, GPIO_PIN_RESET);
			 }

			 break;
 8003762:	e019      	b.n	8003798 <run_fsm+0x230>
			 } else if ((controller.loop_count%5000)==2500){
 8003764:	4b10      	ldr	r3, [pc, #64]	; (80037a8 <run_fsm+0x240>)
 8003766:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800376a:	4b16      	ldr	r3, [pc, #88]	; (80037c4 <run_fsm+0x25c>)
 800376c:	fb83 1302 	smull	r1, r3, r3, r2
 8003770:	12d9      	asrs	r1, r3, #11
 8003772:	17d3      	asrs	r3, r2, #31
 8003774:	1acb      	subs	r3, r1, r3
 8003776:	f241 3188 	movw	r1, #5000	; 0x1388
 800377a:	fb01 f303 	mul.w	r3, r1, r3
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003784:	4293      	cmp	r3, r2
 8003786:	d107      	bne.n	8003798 <run_fsm+0x230>
				 HAL_GPIO_WritePin(LED, GPIO_PIN_RESET);
 8003788:	2200      	movs	r2, #0
 800378a:	2120      	movs	r1, #32
 800378c:	480e      	ldr	r0, [pc, #56]	; (80037c8 <run_fsm+0x260>)
 800378e:	f004 ff55 	bl	800863c <HAL_GPIO_WritePin>
			 break;
 8003792:	e001      	b.n	8003798 <run_fsm+0x230>
			 break;
 8003794:	bf00      	nop
 8003796:	e000      	b.n	800379a <run_fsm+0x232>
			 break;
 8003798:	bf00      	nop
	 }

 }
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd90      	pop	{r4, r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000ec0 	.word	0x20000ec0
 80037a8:	20000850 	.word	0x20000850
 80037ac:	20000b5c 	.word	0x20000b5c
 80037b0:	2000043c 	.word	0x2000043c
 80037b4:	49000000 	.word	0x49000000
 80037b8:	40c90fdb 	.word	0x40c90fdb
 80037bc:	0801084c 	.word	0x0801084c
 80037c0:	2000083c 	.word	0x2000083c
 80037c4:	68db8bad 	.word	0x68db8bad
 80037c8:	40020800 	.word	0x40020800

080037cc <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	2b07      	cmp	r3, #7
 80037da:	d865      	bhi.n	80038a8 <fsm_enter_state+0xdc>
 80037dc:	a201      	add	r2, pc, #4	; (adr r2, 80037e4 <fsm_enter_state+0x18>)
 80037de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e2:	bf00      	nop
 80037e4:	08003805 	.word	0x08003805
 80037e8:	0800384f 	.word	0x0800384f
 80037ec:	08003821 	.word	0x08003821
 80037f0:	080038a9 	.word	0x080038a9
 80037f4:	0800380b 	.word	0x0800380b
 80037f8:	08003811 	.word	0x08003811
 80037fc:	080038a9 	.word	0x080038a9
 8003800:	080038a1 	.word	0x080038a1
			case MENU_MODE:
				//printf("Entering Main Menu\r\n");
				enter_menu_state();
 8003804:	f000 f9c0 	bl	8003b88 <enter_menu_state>
				break;
 8003808:	e04e      	b.n	80038a8 <fsm_enter_state+0xdc>
			case SETUP_MODE:
				//printf("Entering Setup\r\n");
				enter_setup_state();
 800380a:	f000 f9f1 	bl	8003bf0 <enter_setup_state>
				break;
 800380e:	e04b      	b.n	80038a8 <fsm_enter_state+0xdc>
			case ENCODER_MODE:
				//printf("Entering Encoder Mode\r\n");
				fsmstate->print_iter = 0;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	605a      	str	r2, [r3, #4]
				comm_encoder.filt_enable = 0;
 8003816:	4b26      	ldr	r3, [pc, #152]	; (80038b0 <fsm_enter_state+0xe4>)
 8003818:	2200      	movs	r2, #0
 800381a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				break;
 800381e:	e043      	b.n	80038a8 <fsm_enter_state+0xdc>
			case MOTOR_MODE:
				printf("\n\r\n\r Entering Motor Mode\r\n");
 8003820:	4824      	ldr	r0, [pc, #144]	; (80038b4 <fsm_enter_state+0xe8>)
 8003822:	f008 ff03 	bl	800c62c <puts>
				HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003826:	2201      	movs	r2, #1
 8003828:	2120      	movs	r1, #32
 800382a:	4823      	ldr	r0, [pc, #140]	; (80038b8 <fsm_enter_state+0xec>)
 800382c:	f004 ff06 	bl	800863c <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8003830:	4822      	ldr	r0, [pc, #136]	; (80038bc <fsm_enter_state+0xf0>)
 8003832:	f7ff fb8f 	bl	8002f54 <reset_foc>
				drv_enable_gd(drv);
 8003836:	4b22      	ldr	r3, [pc, #136]	; (80038c0 <fsm_enter_state+0xf4>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	4611      	mov	r1, r2
 800383c:	889a      	ldrh	r2, [r3, #4]
 800383e:	2300      	movs	r3, #0
 8003840:	f362 030f 	bfi	r3, r2, #0, #16
 8003844:	4608      	mov	r0, r1
 8003846:	4619      	mov	r1, r3
 8003848:	f7fe fdc5 	bl	80023d6 <drv_enable_gd>
				break;
 800384c:	e02c      	b.n	80038a8 <fsm_enter_state+0xdc>
			case CALIBRATION_MODE:
				//printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */
				comm_encoder_cal.done_cal = 0;
 800384e:	4b1d      	ldr	r3, [pc, #116]	; (80038c4 <fsm_enter_state+0xf8>)
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003856:	4b1b      	ldr	r3, [pc, #108]	; (80038c4 <fsm_enter_state+0xf8>)
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.valid_cal = 0;
 800385e:	4b19      	ldr	r3, [pc, #100]	; (80038c4 <fsm_enter_state+0xf8>)
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				comm_encoder_cal.started = 0;
 8003866:	4b17      	ldr	r3, [pc, #92]	; (80038c4 <fsm_enter_state+0xf8>)
 8003868:	2200      	movs	r2, #0
 800386a:	741a      	strb	r2, [r3, #16]
				// reset electrical zero and encoder filter
				comm_encoder.e_zero = 0;
 800386c:	4b10      	ldr	r3, [pc, #64]	; (80038b0 <fsm_enter_state+0xe4>)
 800386e:	2200      	movs	r2, #0
 8003870:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
				comm_encoder.filt_enable = 0;
 8003874:	4b0e      	ldr	r3, [pc, #56]	; (80038b0 <fsm_enter_state+0xe4>)
 8003876:	2200      	movs	r2, #0
 8003878:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				// clear lookup table
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 800387c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003880:	2100      	movs	r1, #0
 8003882:	4811      	ldr	r0, [pc, #68]	; (80038c8 <fsm_enter_state+0xfc>)
 8003884:	f008 f9da 	bl	800bc3c <memset>
				drv_enable_gd(drv);
 8003888:	4b0d      	ldr	r3, [pc, #52]	; (80038c0 <fsm_enter_state+0xf4>)
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	4611      	mov	r1, r2
 800388e:	889a      	ldrh	r2, [r3, #4]
 8003890:	2300      	movs	r3, #0
 8003892:	f362 030f 	bfi	r3, r2, #0, #16
 8003896:	4608      	mov	r0, r1
 8003898:	4619      	mov	r1, r3
 800389a:	f7fe fd9c 	bl	80023d6 <drv_enable_gd>
				break;
 800389e:	e003      	b.n	80038a8 <fsm_enter_state+0xdc>
			case FAULT_MODE:
				printf("\n\r\n\r Entering Fault Mode\n\r");
 80038a0:	480a      	ldr	r0, [pc, #40]	; (80038cc <fsm_enter_state+0x100>)
 80038a2:	f008 fe3d 	bl	800c520 <iprintf>
				break;
 80038a6:	bf00      	nop

		}
 }
 80038a8:	bf00      	nop
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	20000b5c 	.word	0x20000b5c
 80038b4:	08010860 	.word	0x08010860
 80038b8:	40020800 	.word	0x40020800
 80038bc:	20000850 	.word	0x20000850
 80038c0:	20000eb8 	.word	0x20000eb8
 80038c4:	20000ec0 	.word	0x20000ec0
 80038c8:	20000cb4 	.word	0x20000cb4
 80038cc:	0801087c 	.word	0x0801087c

080038d0 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2b05      	cmp	r3, #5
 80038de:	d857      	bhi.n	8003990 <fsm_exit_state+0xc0>
 80038e0:	a201      	add	r2, pc, #4	; (adr r2, 80038e8 <fsm_exit_state+0x18>)
 80038e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e6:	bf00      	nop
 80038e8:	08003901 	.word	0x08003901
 80038ec:	08003963 	.word	0x08003963
 80038f0:	08003929 	.word	0x08003929
 80038f4:	08003991 	.word	0x08003991
 80038f8:	08003909 	.word	0x08003909
 80038fc:	08003911 	.word	0x08003911
			case MENU_MODE:
				//printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	70da      	strb	r2, [r3, #3]
				break;
 8003906:	e043      	b.n	8003990 <fsm_exit_state+0xc0>
			case SETUP_MODE:
				//printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	70da      	strb	r2, [r3, #3]
				break;
 800390e:	e03f      	b.n	8003990 <fsm_exit_state+0xc0>
			case ENCODER_MODE:
				//printf("Leaving Encoder Mode\r\n");
				if (EN_ENC_FILTER == 1){
 8003910:	4b21      	ldr	r3, [pc, #132]	; (8003998 <fsm_exit_state+0xc8>)
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d103      	bne.n	8003920 <fsm_exit_state+0x50>
					comm_encoder.filt_enable = 1;
 8003918:	4b20      	ldr	r3, [pc, #128]	; (800399c <fsm_exit_state+0xcc>)
 800391a:	2201      	movs	r2, #1
 800391c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				}
				fsmstate->ready = 1;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	70da      	strb	r2, [r3, #3]
				break;
 8003926:	e033      	b.n	8003990 <fsm_exit_state+0xc0>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				//if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
				fsmstate->ready = 1;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	70da      	strb	r2, [r3, #3]
				drv_disable_gd(drv);
 800392e:	4b1c      	ldr	r3, [pc, #112]	; (80039a0 <fsm_exit_state+0xd0>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4611      	mov	r1, r2
 8003934:	889a      	ldrh	r2, [r3, #4]
 8003936:	2300      	movs	r3, #0
 8003938:	f362 030f 	bfi	r3, r2, #0, #16
 800393c:	4608      	mov	r0, r1
 800393e:	4619      	mov	r1, r3
 8003940:	f7fe fd63 	bl	800240a <drv_disable_gd>
				reset_foc(&controller);
 8003944:	4817      	ldr	r0, [pc, #92]	; (80039a4 <fsm_exit_state+0xd4>)
 8003946:	f7ff fb05 	bl	8002f54 <reset_foc>
				printf("\n\r Leaving Motor Mode\r\n");
 800394a:	4817      	ldr	r0, [pc, #92]	; (80039a8 <fsm_exit_state+0xd8>)
 800394c:	f008 fe6e 	bl	800c62c <puts>
				HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 8003950:	2200      	movs	r2, #0
 8003952:	2120      	movs	r1, #32
 8003954:	4815      	ldr	r0, [pc, #84]	; (80039ac <fsm_exit_state+0xdc>)
 8003956:	f004 fe71 	bl	800863c <HAL_GPIO_WritePin>
				//}
				zero_commands(&controller);		// Set commands to zero
 800395a:	4812      	ldr	r0, [pc, #72]	; (80039a4 <fsm_exit_state+0xd4>)
 800395c:	f7ff fddc 	bl	8003518 <zero_commands>
				break;
 8003960:	e016      	b.n	8003990 <fsm_exit_state+0xc0>
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 8003962:	4b0f      	ldr	r3, [pc, #60]	; (80039a0 <fsm_exit_state+0xd0>)
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	4611      	mov	r1, r2
 8003968:	889a      	ldrh	r2, [r3, #4]
 800396a:	2300      	movs	r3, #0
 800396c:	f362 030f 	bfi	r3, r2, #0, #16
 8003970:	4608      	mov	r0, r1
 8003972:	4619      	mov	r1, r3
 8003974:	f7fe fd49 	bl	800240a <drv_disable_gd>
				if (EN_ENC_FILTER == 1){
 8003978:	4b07      	ldr	r3, [pc, #28]	; (8003998 <fsm_exit_state+0xc8>)
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d103      	bne.n	8003988 <fsm_exit_state+0xb8>
					comm_encoder.filt_enable = 1;
 8003980:	4b06      	ldr	r3, [pc, #24]	; (800399c <fsm_exit_state+0xcc>)
 8003982:	2201      	movs	r2, #1
 8003984:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				}
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	70da      	strb	r2, [r3, #3]
				break;
 800398e:	bf00      	nop
		}

 }
 8003990:	bf00      	nop
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	2000043c 	.word	0x2000043c
 800399c:	20000b5c 	.word	0x20000b5c
 80039a0:	20000eb8 	.word	0x20000eb8
 80039a4:	20000850 	.word	0x20000850
 80039a8:	08010898 	.word	0x08010898
 80039ac:	40020800 	.word	0x40020800

080039b0 <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af02      	add	r7, sp, #8
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit to rest mode
 80039bc:	78fb      	ldrb	r3, [r7, #3]
 80039be:	2b1b      	cmp	r3, #27
 80039c0:	d10d      	bne.n	80039de <update_fsm+0x2e>
		fsmstate->next_state = MENU_MODE;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	70da      	strb	r2, [r3, #3]
		if (fsmstate->state == MENU_MODE){
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f040 80c6 	bne.w	8003b64 <update_fsm+0x1b4>
			enter_menu_state(); // re-print menu
 80039d8:	f000 f8d6 	bl	8003b88 <enter_menu_state>
		}
		return;
 80039dc:	e0c2      	b.n	8003b64 <update_fsm+0x1b4>
	}
	switch(fsmstate->state){
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	2b05      	cmp	r3, #5
 80039e4:	f200 80c1 	bhi.w	8003b6a <update_fsm+0x1ba>
 80039e8:	a201      	add	r2, pc, #4	; (adr r2, 80039f0 <update_fsm+0x40>)
 80039ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ee:	bf00      	nop
 80039f0:	08003a09 	.word	0x08003a09
 80039f4:	08003b6b 	.word	0x08003b6b
 80039f8:	08003b6b 	.word	0x08003b6b
 80039fc:	08003b6b 	.word	0x08003b6b
 8003a00:	08003b2b 	.word	0x08003b2b
 8003a04:	08003b6b 	.word	0x08003b6b
		case MENU_MODE:
			switch (fsm_input){
 8003a08:	78fb      	ldrb	r3, [r7, #3]
 8003a0a:	3b63      	subs	r3, #99	; 0x63
 8003a0c:	2b17      	cmp	r3, #23
 8003a0e:	f200 80ab 	bhi.w	8003b68 <update_fsm+0x1b8>
 8003a12:	a201      	add	r2, pc, #4	; (adr r2, 8003a18 <update_fsm+0x68>)
 8003a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a18:	08003a79 	.word	0x08003a79
 8003a1c:	08003b69 	.word	0x08003b69
 8003a20:	08003a95 	.word	0x08003a95
 8003a24:	08003b69 	.word	0x08003b69
 8003a28:	08003b69 	.word	0x08003b69
 8003a2c:	08003b69 	.word	0x08003b69
 8003a30:	08003b69 	.word	0x08003b69
 8003a34:	08003b69 	.word	0x08003b69
 8003a38:	08003b69 	.word	0x08003b69
 8003a3c:	08003b69 	.word	0x08003b69
 8003a40:	08003a87 	.word	0x08003a87
 8003a44:	08003b69 	.word	0x08003b69
 8003a48:	08003b69 	.word	0x08003b69
 8003a4c:	08003b19 	.word	0x08003b19
 8003a50:	08003b69 	.word	0x08003b69
 8003a54:	08003b69 	.word	0x08003b69
 8003a58:	08003aa3 	.word	0x08003aa3
 8003a5c:	08003b69 	.word	0x08003b69
 8003a60:	08003b69 	.word	0x08003b69
 8003a64:	08003b69 	.word	0x08003b69
 8003a68:	08003b69 	.word	0x08003b69
 8003a6c:	08003b69 	.word	0x08003b69
 8003a70:	08003b69 	.word	0x08003b69
 8003a74:	08003ab1 	.word	0x08003ab1
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	70da      	strb	r2, [r3, #3]
					break;
 8003a84:	e050      	b.n	8003b28 <update_fsm+0x178>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2202      	movs	r2, #2
 8003a8a:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	70da      	strb	r2, [r3, #3]
					break;
 8003a92:	e049      	b.n	8003b28 <update_fsm+0x178>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2205      	movs	r2, #5
 8003a98:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	70da      	strb	r2, [r3, #3]
					break;
 8003aa0:	e042      	b.n	8003b28 <update_fsm+0x178>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2204      	movs	r2, #4
 8003aa6:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	70da      	strb	r2, [r3, #3]
					break;
 8003aae:	e03b      	b.n	8003b28 <update_fsm+0x178>
				case ZERO_CMD:
					comm_encoder.m_zero = 0;
 8003ab0:	4b2f      	ldr	r3, [pc, #188]	; (8003b70 <update_fsm+0x1c0>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
					ps_sample(&comm_encoder, DT);
 8003ab8:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8003b74 <update_fsm+0x1c4>
 8003abc:	482c      	ldr	r0, [pc, #176]	; (8003b70 <update_fsm+0x1c0>)
 8003abe:	f001 feff 	bl	80058c0 <ps_sample>
					int zero_count = comm_encoder.count;
 8003ac2:	4b2b      	ldr	r3, [pc, #172]	; (8003b70 <update_fsm+0x1c0>)
 8003ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003ac8:	60fb      	str	r3, [r7, #12]
					M_ZERO = zero_count;
 8003aca:	4a2b      	ldr	r2, [pc, #172]	; (8003b78 <update_fsm+0x1c8>)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6193      	str	r3, [r2, #24]
					if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003ad0:	4b2a      	ldr	r3, [pc, #168]	; (8003b7c <update_fsm+0x1cc>)
 8003ad2:	691a      	ldr	r2, [r3, #16]
 8003ad4:	9200      	str	r2, [sp, #0]
 8003ad6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ad8:	f002 f9ab 	bl	8005e32 <preference_writer_ready>
 8003adc:	4603      	mov	r3, r0
 8003ade:	f083 0301 	eor.w	r3, r3, #1
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <update_fsm+0x13e>
 8003ae8:	4824      	ldr	r0, [pc, #144]	; (8003b7c <update_fsm+0x1cc>)
 8003aea:	f002 f993 	bl	8005e14 <preference_writer_open>
					preference_writer_flush(&prefs);
 8003aee:	4823      	ldr	r0, [pc, #140]	; (8003b7c <update_fsm+0x1cc>)
 8003af0:	f002 f9ac 	bl	8005e4c <preference_writer_flush>
					preference_writer_close(&prefs);
 8003af4:	4821      	ldr	r0, [pc, #132]	; (8003b7c <update_fsm+0x1cc>)
 8003af6:	f002 fa27 	bl	8005f48 <preference_writer_close>
					preference_writer_load(prefs);
 8003afa:	4b20      	ldr	r3, [pc, #128]	; (8003b7c <update_fsm+0x1cc>)
 8003afc:	691a      	ldr	r2, [r3, #16]
 8003afe:	9200      	str	r2, [sp, #0]
 8003b00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b02:	f002 f9df 	bl	8005ec4 <preference_writer_load>
					printf("\n\r\n\r  Saved new zero position:  %d\n\r\n\r", M_ZERO);
 8003b06:	4b1c      	ldr	r3, [pc, #112]	; (8003b78 <update_fsm+0x1c8>)
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	481c      	ldr	r0, [pc, #112]	; (8003b80 <update_fsm+0x1d0>)
 8003b0e:	f008 fd07 	bl	800c520 <iprintf>
					enter_menu_state(); // re-print menu
 8003b12:	f000 f839 	bl	8003b88 <enter_menu_state>
					break;
 8003b16:	e007      	b.n	8003b28 <update_fsm+0x178>
				case RESET_CMD:
					reset_flash_values();
 8003b18:	f000 ff18 	bl	800494c <reset_flash_values>
					printf("\n\r\n\r Flash values have been reset. Power cycle to be safe! \n\r\n\r");
 8003b1c:	4819      	ldr	r0, [pc, #100]	; (8003b84 <update_fsm+0x1d4>)
 8003b1e:	f008 fcff 	bl	800c520 <iprintf>
					enter_menu_state(); // re-print menu
 8003b22:	f000 f831 	bl	8003b88 <enter_menu_state>
					break;
 8003b26:	bf00      	nop
				}
			break;
 8003b28:	e01e      	b.n	8003b68 <update_fsm+0x1b8>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003b2a:	78fb      	ldrb	r3, [r7, #3]
 8003b2c:	2b0d      	cmp	r3, #13
 8003b2e:	d103      	bne.n	8003b38 <update_fsm+0x188>
				process_user_input(fsmstate);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 fb27 	bl	8004184 <process_user_input>
				break;
 8003b36:	e018      	b.n	8003b6a <update_fsm+0x1ba>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	7c1b      	ldrb	r3, [r3, #16]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d103      	bne.n	8003b48 <update_fsm+0x198>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	78fa      	ldrb	r2, [r7, #3]
 8003b44:	745a      	strb	r2, [r3, #17]
 8003b46:	e006      	b.n	8003b56 <update_fsm+0x1a6>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	7c1b      	ldrb	r3, [r3, #16]
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	4413      	add	r3, r2
 8003b52:	78fa      	ldrb	r2, [r7, #3]
 8003b54:	721a      	strb	r2, [r3, #8]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	7c1b      	ldrb	r3, [r3, #16]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	741a      	strb	r2, [r3, #16]
			/* If enter is typed, process user input */

			break;
 8003b62:	e002      	b.n	8003b6a <update_fsm+0x1ba>
		return;
 8003b64:	bf00      	nop
 8003b66:	e000      	b.n	8003b6a <update_fsm+0x1ba>
			break;
 8003b68:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	20000b5c 	.word	0x20000b5c
 8003b74:	3851b717 	.word	0x3851b717
 8003b78:	2000043c 	.word	0x2000043c
 8003b7c:	2000083c 	.word	0x2000083c
 8003b80:	080108b0 	.word	0x080108b0
 8003b84:	080108d8 	.word	0x080108d8

08003b88 <enter_menu_state>:


 void enter_menu_state(void){
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003b8c:	480e      	ldr	r0, [pc, #56]	; (8003bc8 <enter_menu_state+0x40>)
 8003b8e:	f008 fcc7 	bl	800c520 <iprintf>
	    printf(" Commands:\n\r");
 8003b92:	480e      	ldr	r0, [pc, #56]	; (8003bcc <enter_menu_state+0x44>)
 8003b94:	f008 fcc4 	bl	800c520 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003b98:	480d      	ldr	r0, [pc, #52]	; (8003bd0 <enter_menu_state+0x48>)
 8003b9a:	f008 fcc1 	bl	800c520 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003b9e:	480d      	ldr	r0, [pc, #52]	; (8003bd4 <enter_menu_state+0x4c>)
 8003ba0:	f008 fcbe 	bl	800c520 <iprintf>
	    printf(" s - Setup\n\r");
 8003ba4:	480c      	ldr	r0, [pc, #48]	; (8003bd8 <enter_menu_state+0x50>)
 8003ba6:	f008 fcbb 	bl	800c520 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003baa:	480c      	ldr	r0, [pc, #48]	; (8003bdc <enter_menu_state+0x54>)
 8003bac:	f008 fcb8 	bl	800c520 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003bb0:	480b      	ldr	r0, [pc, #44]	; (8003be0 <enter_menu_state+0x58>)
 8003bb2:	f008 fcb5 	bl	800c520 <iprintf>
	    printf(" p - !!! Reset Flash Memory Values !!!\n\r");
 8003bb6:	480b      	ldr	r0, [pc, #44]	; (8003be4 <enter_menu_state+0x5c>)
 8003bb8:	f008 fcb2 	bl	800c520 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 8003bbc:	480a      	ldr	r0, [pc, #40]	; (8003be8 <enter_menu_state+0x60>)
 8003bbe:	f008 fcaf 	bl	800c520 <iprintf>

	    //gpio.led->write(0);
 }
 8003bc2:	bf00      	nop
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	08010918 	.word	0x08010918
 8003bcc:	08010920 	.word	0x08010920
 8003bd0:	08010930 	.word	0x08010930
 8003bd4:	08010944 	.word	0x08010944
 8003bd8:	08010960 	.word	0x08010960
 8003bdc:	08010970 	.word	0x08010970
 8003be0:	08010988 	.word	0x08010988
 8003be4:	080109a4 	.word	0x080109a4
 8003be8:	080109d0 	.word	0x080109d0
 8003bec:	00000000 	.word	0x00000000

08003bf0 <enter_setup_state>:

 void enter_setup_state(void){
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003bf6:	4898      	ldr	r0, [pc, #608]	; (8003e58 <enter_setup_state+0x268>)
 8003bf8:	f008 fc92 	bl	800c520 <iprintf>
	    printf(" %-4s %-29s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8003bfc:	4b97      	ldr	r3, [pc, #604]	; (8003e5c <enter_setup_state+0x26c>)
 8003bfe:	9301      	str	r3, [sp, #4]
 8003c00:	4b97      	ldr	r3, [pc, #604]	; (8003e60 <enter_setup_state+0x270>)
 8003c02:	9300      	str	r3, [sp, #0]
 8003c04:	4b97      	ldr	r3, [pc, #604]	; (8003e64 <enter_setup_state+0x274>)
 8003c06:	4a98      	ldr	r2, [pc, #608]	; (8003e68 <enter_setup_state+0x278>)
 8003c08:	4998      	ldr	r1, [pc, #608]	; (8003e6c <enter_setup_state+0x27c>)
 8003c0a:	4899      	ldr	r0, [pc, #612]	; (8003e70 <enter_setup_state+0x280>)
 8003c0c:	f008 fc88 	bl	800c520 <iprintf>

	    printf("\r\n Motor:\r\n");
 8003c10:	4898      	ldr	r0, [pc, #608]	; (8003e74 <enter_setup_state+0x284>)
 8003c12:	f008 fd0b 	bl	800c62c <puts>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "-", "Encoder Mech Zero", "0", "524288", M_ZERO);
 8003c16:	4b98      	ldr	r3, [pc, #608]	; (8003e78 <enter_setup_state+0x288>)
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	9301      	str	r3, [sp, #4]
 8003c1c:	4b97      	ldr	r3, [pc, #604]	; (8003e7c <enter_setup_state+0x28c>)
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	4b97      	ldr	r3, [pc, #604]	; (8003e80 <enter_setup_state+0x290>)
 8003c22:	4a98      	ldr	r2, [pc, #608]	; (8003e84 <enter_setup_state+0x294>)
 8003c24:	4998      	ldr	r1, [pc, #608]	; (8003e88 <enter_setup_state+0x298>)
 8003c26:	4899      	ldr	r0, [pc, #612]	; (8003e8c <enter_setup_state+0x29c>)
 8003c28:	f008 fc7a 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r", "-", "Encoder Elec Zero", "0", "524288", E_ZERO);
 8003c2c:	4b92      	ldr	r3, [pc, #584]	; (8003e78 <enter_setup_state+0x288>)
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	9301      	str	r3, [sp, #4]
 8003c32:	4b92      	ldr	r3, [pc, #584]	; (8003e7c <enter_setup_state+0x28c>)
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	4b92      	ldr	r3, [pc, #584]	; (8003e80 <enter_setup_state+0x290>)
 8003c38:	4a95      	ldr	r2, [pc, #596]	; (8003e90 <enter_setup_state+0x2a0>)
 8003c3a:	4993      	ldr	r1, [pc, #588]	; (8003e88 <enter_setup_state+0x298>)
 8003c3c:	4893      	ldr	r0, [pc, #588]	; (8003e8c <enter_setup_state+0x29c>)
 8003c3e:	f008 fc6f 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003c42:	4b94      	ldr	r3, [pc, #592]	; (8003e94 <enter_setup_state+0x2a4>)
 8003c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fc fc9e 	bl	8000588 <__aeabi_f2d>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c54:	4b8c      	ldr	r3, [pc, #560]	; (8003e88 <enter_setup_state+0x298>)
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	4b89      	ldr	r3, [pc, #548]	; (8003e80 <enter_setup_state+0x290>)
 8003c5a:	4a8f      	ldr	r2, [pc, #572]	; (8003e98 <enter_setup_state+0x2a8>)
 8003c5c:	498f      	ldr	r1, [pc, #572]	; (8003e9c <enter_setup_state+0x2ac>)
 8003c5e:	4890      	ldr	r0, [pc, #576]	; (8003ea0 <enter_setup_state+0x2b0>)
 8003c60:	f008 fc5e 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003c64:	4b8b      	ldr	r3, [pc, #556]	; (8003e94 <enter_setup_state+0x2a4>)
 8003c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fc fc8d 	bl	8000588 <__aeabi_f2d>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c76:	4b84      	ldr	r3, [pc, #528]	; (8003e88 <enter_setup_state+0x298>)
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	4b81      	ldr	r3, [pc, #516]	; (8003e80 <enter_setup_state+0x290>)
 8003c7c:	4a89      	ldr	r2, [pc, #548]	; (8003ea4 <enter_setup_state+0x2b4>)
 8003c7e:	498a      	ldr	r1, [pc, #552]	; (8003ea8 <enter_setup_state+0x2b8>)
 8003c80:	488a      	ldr	r0, [pc, #552]	; (8003eac <enter_setup_state+0x2bc>)
 8003c82:	f008 fc4d 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "o", "Motor Phase Resistance (ohms)", "0.0", "10.0", R_PHASE);
 8003c86:	4b83      	ldr	r3, [pc, #524]	; (8003e94 <enter_setup_state+0x2a4>)
 8003c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fc fc7c 	bl	8000588 <__aeabi_f2d>
 8003c90:	4602      	mov	r2, r0
 8003c92:	460b      	mov	r3, r1
 8003c94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c98:	4b85      	ldr	r3, [pc, #532]	; (8003eb0 <enter_setup_state+0x2c0>)
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	4b85      	ldr	r3, [pc, #532]	; (8003eb4 <enter_setup_state+0x2c4>)
 8003c9e:	4a86      	ldr	r2, [pc, #536]	; (8003eb8 <enter_setup_state+0x2c8>)
 8003ca0:	4986      	ldr	r1, [pc, #536]	; (8003ebc <enter_setup_state+0x2cc>)
 8003ca2:	4887      	ldr	r0, [pc, #540]	; (8003ec0 <enter_setup_state+0x2d0>)
 8003ca4:	f008 fc3c 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "j", "D-axis inductance (H)", "0", "0.1", L_D);
 8003ca8:	4b7a      	ldr	r3, [pc, #488]	; (8003e94 <enter_setup_state+0x2a4>)
 8003caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fc fc6b 	bl	8000588 <__aeabi_f2d>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cba:	4b82      	ldr	r3, [pc, #520]	; (8003ec4 <enter_setup_state+0x2d4>)
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	4b70      	ldr	r3, [pc, #448]	; (8003e80 <enter_setup_state+0x290>)
 8003cc0:	4a81      	ldr	r2, [pc, #516]	; (8003ec8 <enter_setup_state+0x2d8>)
 8003cc2:	4982      	ldr	r1, [pc, #520]	; (8003ecc <enter_setup_state+0x2dc>)
 8003cc4:	487e      	ldr	r0, [pc, #504]	; (8003ec0 <enter_setup_state+0x2d0>)
 8003cc6:	f008 fc2b 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "e", "Q-axis inductance (H)", "0", "0.1", L_Q);
 8003cca:	4b72      	ldr	r3, [pc, #456]	; (8003e94 <enter_setup_state+0x2a4>)
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fc fc5a 	bl	8000588 <__aeabi_f2d>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cdc:	4b79      	ldr	r3, [pc, #484]	; (8003ec4 <enter_setup_state+0x2d4>)
 8003cde:	9300      	str	r3, [sp, #0]
 8003ce0:	4b67      	ldr	r3, [pc, #412]	; (8003e80 <enter_setup_state+0x290>)
 8003ce2:	4a7b      	ldr	r2, [pc, #492]	; (8003ed0 <enter_setup_state+0x2e0>)
 8003ce4:	497b      	ldr	r1, [pc, #492]	; (8003ed4 <enter_setup_state+0x2e4>)
 8003ce6:	4876      	ldr	r0, [pc, #472]	; (8003ec0 <enter_setup_state+0x2d0>)
 8003ce8:	f008 fc1a 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "n", "Number of Pole Pairs (NPP)", "0", "40", PPAIRS);
 8003cec:	4b69      	ldr	r3, [pc, #420]	; (8003e94 <enter_setup_state+0x2a4>)
 8003cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fc fc49 	bl	8000588 <__aeabi_f2d>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cfe:	4b76      	ldr	r3, [pc, #472]	; (8003ed8 <enter_setup_state+0x2e8>)
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	4b5f      	ldr	r3, [pc, #380]	; (8003e80 <enter_setup_state+0x290>)
 8003d04:	4a75      	ldr	r2, [pc, #468]	; (8003edc <enter_setup_state+0x2ec>)
 8003d06:	4976      	ldr	r1, [pc, #472]	; (8003ee0 <enter_setup_state+0x2f0>)
 8003d08:	486d      	ldr	r0, [pc, #436]	; (8003ec0 <enter_setup_state+0x2d0>)
 8003d0a:	f008 fc09 	bl	800c520 <iprintf>

	    printf("\r\n Control:\r\n");
 8003d0e:	4875      	ldr	r0, [pc, #468]	; (8003ee4 <enter_setup_state+0x2f4>)
 8003d10:	f008 fc8c 	bl	800c62c <puts>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "y", "Encoder Linearization Enable", "0", "1", EN_ENC_LINEARIZE);
 8003d14:	4b58      	ldr	r3, [pc, #352]	; (8003e78 <enter_setup_state+0x288>)
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	9301      	str	r3, [sp, #4]
 8003d1a:	4b73      	ldr	r3, [pc, #460]	; (8003ee8 <enter_setup_state+0x2f8>)
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	4b58      	ldr	r3, [pc, #352]	; (8003e80 <enter_setup_state+0x290>)
 8003d20:	4a72      	ldr	r2, [pc, #456]	; (8003eec <enter_setup_state+0x2fc>)
 8003d22:	4973      	ldr	r1, [pc, #460]	; (8003ef0 <enter_setup_state+0x300>)
 8003d24:	4859      	ldr	r0, [pc, #356]	; (8003e8c <enter_setup_state+0x29c>)
 8003d26:	f008 fbfb 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r", "z", "Encoder Filter Enable", "0", "1", EN_ENC_FILTER);
 8003d2a:	4b53      	ldr	r3, [pc, #332]	; (8003e78 <enter_setup_state+0x288>)
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	9301      	str	r3, [sp, #4]
 8003d30:	4b6d      	ldr	r3, [pc, #436]	; (8003ee8 <enter_setup_state+0x2f8>)
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	4b52      	ldr	r3, [pc, #328]	; (8003e80 <enter_setup_state+0x290>)
 8003d36:	4a6f      	ldr	r2, [pc, #444]	; (8003ef4 <enter_setup_state+0x304>)
 8003d38:	496f      	ldr	r1, [pc, #444]	; (8003ef8 <enter_setup_state+0x308>)
 8003d3a:	4854      	ldr	r0, [pc, #336]	; (8003e8c <enter_setup_state+0x29c>)
 8003d3c:	f008 fbf0 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r", "-", "Phase Order", "0", "1", PHASE_ORDER);
 8003d40:	4b4d      	ldr	r3, [pc, #308]	; (8003e78 <enter_setup_state+0x288>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	9301      	str	r3, [sp, #4]
 8003d46:	4b68      	ldr	r3, [pc, #416]	; (8003ee8 <enter_setup_state+0x2f8>)
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	4b4d      	ldr	r3, [pc, #308]	; (8003e80 <enter_setup_state+0x290>)
 8003d4c:	4a6b      	ldr	r2, [pc, #428]	; (8003efc <enter_setup_state+0x30c>)
 8003d4e:	494e      	ldr	r1, [pc, #312]	; (8003e88 <enter_setup_state+0x298>)
 8003d50:	484e      	ldr	r0, [pc, #312]	; (8003e8c <enter_setup_state+0x29c>)
 8003d52:	f008 fbe5 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Current Controller K_SCALE", "-", "-", K_SCALE); // TODO: decide if these should be in flash or not
 8003d56:	a33c      	add	r3, pc, #240	; (adr r3, 8003e48 <enter_setup_state+0x258>)
 8003d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d60:	4b49      	ldr	r3, [pc, #292]	; (8003e88 <enter_setup_state+0x298>)
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	4b48      	ldr	r3, [pc, #288]	; (8003e88 <enter_setup_state+0x298>)
 8003d66:	4a66      	ldr	r2, [pc, #408]	; (8003f00 <enter_setup_state+0x310>)
 8003d68:	4947      	ldr	r1, [pc, #284]	; (8003e88 <enter_setup_state+0x298>)
 8003d6a:	4855      	ldr	r0, [pc, #340]	; (8003ec0 <enter_setup_state+0x2d0>)
 8003d6c:	f008 fbd8 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Current Controller KI_D", "-", "-", KI_D);
 8003d70:	a337      	add	r3, pc, #220	; (adr r3, 8003e50 <enter_setup_state+0x260>)
 8003d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d7a:	4b43      	ldr	r3, [pc, #268]	; (8003e88 <enter_setup_state+0x298>)
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	4b42      	ldr	r3, [pc, #264]	; (8003e88 <enter_setup_state+0x298>)
 8003d80:	4a60      	ldr	r2, [pc, #384]	; (8003f04 <enter_setup_state+0x314>)
 8003d82:	4941      	ldr	r1, [pc, #260]	; (8003e88 <enter_setup_state+0x298>)
 8003d84:	484e      	ldr	r0, [pc, #312]	; (8003ec0 <enter_setup_state+0x2d0>)
 8003d86:	f008 fbcb 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Current Controller KI_Q", "-", "-", KI_Q);
 8003d8a:	a331      	add	r3, pc, #196	; (adr r3, 8003e50 <enter_setup_state+0x260>)
 8003d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d94:	4b3c      	ldr	r3, [pc, #240]	; (8003e88 <enter_setup_state+0x298>)
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	4b3b      	ldr	r3, [pc, #236]	; (8003e88 <enter_setup_state+0x298>)
 8003d9a:	4a5b      	ldr	r2, [pc, #364]	; (8003f08 <enter_setup_state+0x318>)
 8003d9c:	493a      	ldr	r1, [pc, #232]	; (8003e88 <enter_setup_state+0x298>)
 8003d9e:	4848      	ldr	r0, [pc, #288]	; (8003ec0 <enter_setup_state+0x2d0>)
 8003da0:	f008 fbbe 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003da4:	4b3b      	ldr	r3, [pc, #236]	; (8003e94 <enter_setup_state+0x2a4>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fc fbed 	bl	8000588 <__aeabi_f2d>
 8003dae:	4602      	mov	r2, r0
 8003db0:	460b      	mov	r3, r1
 8003db2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003db6:	4b55      	ldr	r3, [pc, #340]	; (8003f0c <enter_setup_state+0x31c>)
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	4b55      	ldr	r3, [pc, #340]	; (8003f10 <enter_setup_state+0x320>)
 8003dbc:	4a55      	ldr	r2, [pc, #340]	; (8003f14 <enter_setup_state+0x324>)
 8003dbe:	4956      	ldr	r1, [pc, #344]	; (8003f18 <enter_setup_state+0x328>)
 8003dc0:	4856      	ldr	r0, [pc, #344]	; (8003f1c <enter_setup_state+0x32c>)
 8003dc2:	f008 fbad 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "60.0", I_MAX);
 8003dc6:	4b33      	ldr	r3, [pc, #204]	; (8003e94 <enter_setup_state+0x2a4>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7fc fbdc 	bl	8000588 <__aeabi_f2d>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dd8:	4b51      	ldr	r3, [pc, #324]	; (8003f20 <enter_setup_state+0x330>)
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	4b35      	ldr	r3, [pc, #212]	; (8003eb4 <enter_setup_state+0x2c4>)
 8003dde:	4a51      	ldr	r2, [pc, #324]	; (8003f24 <enter_setup_state+0x334>)
 8003de0:	4951      	ldr	r1, [pc, #324]	; (8003f28 <enter_setup_state+0x338>)
 8003de2:	484e      	ldr	r0, [pc, #312]	; (8003f1c <enter_setup_state+0x32c>)
 8003de4:	f008 fb9c 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8003de8:	4b2a      	ldr	r3, [pc, #168]	; (8003e94 <enter_setup_state+0x2a4>)
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7fc fbcb 	bl	8000588 <__aeabi_f2d>
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dfa:	4b4c      	ldr	r3, [pc, #304]	; (8003f2c <enter_setup_state+0x33c>)
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	4b2d      	ldr	r3, [pc, #180]	; (8003eb4 <enter_setup_state+0x2c4>)
 8003e00:	4a4b      	ldr	r2, [pc, #300]	; (8003f30 <enter_setup_state+0x340>)
 8003e02:	494c      	ldr	r1, [pc, #304]	; (8003f34 <enter_setup_state+0x344>)
 8003e04:	4845      	ldr	r0, [pc, #276]	; (8003f1c <enter_setup_state+0x32c>)
 8003e06:	f008 fb8b 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 8003e0a:	4b22      	ldr	r3, [pc, #136]	; (8003e94 <enter_setup_state+0x2a4>)
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fc fbba 	bl	8000588 <__aeabi_f2d>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e1c:	4b46      	ldr	r3, [pc, #280]	; (8003f38 <enter_setup_state+0x348>)
 8003e1e:	9300      	str	r3, [sp, #0]
 8003e20:	4b24      	ldr	r3, [pc, #144]	; (8003eb4 <enter_setup_state+0x2c4>)
 8003e22:	4a46      	ldr	r2, [pc, #280]	; (8003f3c <enter_setup_state+0x34c>)
 8003e24:	4946      	ldr	r1, [pc, #280]	; (8003f40 <enter_setup_state+0x350>)
 8003e26:	483d      	ldr	r0, [pc, #244]	; (8003f1c <enter_setup_state+0x32c>)
 8003e28:	f008 fb7a 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 8003e2c:	4b19      	ldr	r3, [pc, #100]	; (8003e94 <enter_setup_state+0x2a4>)
 8003e2e:	695b      	ldr	r3, [r3, #20]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fc fba9 	bl	8000588 <__aeabi_f2d>
 8003e36:	4602      	mov	r2, r0
 8003e38:	460b      	mov	r3, r1
 8003e3a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e3e:	4b41      	ldr	r3, [pc, #260]	; (8003f44 <enter_setup_state+0x354>)
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	4b1c      	ldr	r3, [pc, #112]	; (8003eb4 <enter_setup_state+0x2c4>)
 8003e44:	e080      	b.n	8003f48 <enter_setup_state+0x358>
 8003e46:	bf00      	nop
 8003e48:	40000000 	.word	0x40000000
 8003e4c:	3f216ebd 	.word	0x3f216ebd
 8003e50:	60000000 	.word	0x60000000
 8003e54:	3fa318fc 	.word	0x3fa318fc
 8003e58:	080109e8 	.word	0x080109e8
 8003e5c:	08010a3c 	.word	0x08010a3c
 8003e60:	08010a4c 	.word	0x08010a4c
 8003e64:	08010a04 	.word	0x08010a04
 8003e68:	08010a08 	.word	0x08010a08
 8003e6c:	08010a14 	.word	0x08010a14
 8003e70:	08010a1c 	.word	0x08010a1c
 8003e74:	08010a50 	.word	0x08010a50
 8003e78:	2000043c 	.word	0x2000043c
 8003e7c:	08010a94 	.word	0x08010a94
 8003e80:	08010a5c 	.word	0x08010a5c
 8003e84:	08010a60 	.word	0x08010a60
 8003e88:	08010a74 	.word	0x08010a74
 8003e8c:	08010a78 	.word	0x08010a78
 8003e90:	08010a9c 	.word	0x08010a9c
 8003e94:	2000033c 	.word	0x2000033c
 8003e98:	08010ab0 	.word	0x08010ab0
 8003e9c:	08010abc 	.word	0x08010abc
 8003ea0:	08010ac0 	.word	0x08010ac0
 8003ea4:	08010ae0 	.word	0x08010ae0
 8003ea8:	08010af8 	.word	0x08010af8
 8003eac:	08010afc 	.word	0x08010afc
 8003eb0:	08010b60 	.word	0x08010b60
 8003eb4:	08010b1c 	.word	0x08010b1c
 8003eb8:	08010b20 	.word	0x08010b20
 8003ebc:	08010b40 	.word	0x08010b40
 8003ec0:	08010b44 	.word	0x08010b44
 8003ec4:	08010b84 	.word	0x08010b84
 8003ec8:	08010b68 	.word	0x08010b68
 8003ecc:	08010b80 	.word	0x08010b80
 8003ed0:	08010b88 	.word	0x08010b88
 8003ed4:	08010ba0 	.word	0x08010ba0
 8003ed8:	08010bc4 	.word	0x08010bc4
 8003edc:	08010ba4 	.word	0x08010ba4
 8003ee0:	08010bc0 	.word	0x08010bc0
 8003ee4:	08010bc8 	.word	0x08010bc8
 8003ee8:	08010bfc 	.word	0x08010bfc
 8003eec:	08010bd8 	.word	0x08010bd8
 8003ef0:	08010bf8 	.word	0x08010bf8
 8003ef4:	08010c00 	.word	0x08010c00
 8003ef8:	08010c18 	.word	0x08010c18
 8003efc:	08010c1c 	.word	0x08010c1c
 8003f00:	08010c28 	.word	0x08010c28
 8003f04:	08010c44 	.word	0x08010c44
 8003f08:	08010c5c 	.word	0x08010c5c
 8003f0c:	08010cb4 	.word	0x08010cb4
 8003f10:	08010c74 	.word	0x08010c74
 8003f14:	08010c78 	.word	0x08010c78
 8003f18:	08010c90 	.word	0x08010c90
 8003f1c:	08010c94 	.word	0x08010c94
 8003f20:	08010cd4 	.word	0x08010cd4
 8003f24:	08010cbc 	.word	0x08010cbc
 8003f28:	08010cd0 	.word	0x08010cd0
 8003f2c:	08010cf8 	.word	0x08010cf8
 8003f30:	08010cdc 	.word	0x08010cdc
 8003f34:	08010cf4 	.word	0x08010cf4
 8003f38:	08010d1c 	.word	0x08010d1c
 8003f3c:	08010d00 	.word	0x08010d00
 8003f40:	08010d18 	.word	0x08010d18
 8003f44:	08010d40 	.word	0x08010d40
 8003f48:	4a66      	ldr	r2, [pc, #408]	; (80040e4 <enter_setup_state+0x4f4>)
 8003f4a:	4967      	ldr	r1, [pc, #412]	; (80040e8 <enter_setup_state+0x4f8>)
 8003f4c:	4867      	ldr	r0, [pc, #412]	; (80040ec <enter_setup_state+0x4fc>)
 8003f4e:	f008 fae7 	bl	800c520 <iprintf>

	    printf("\r\n Thermal:\r\n");
 8003f52:	4867      	ldr	r0, [pc, #412]	; (80040f0 <enter_setup_state+0x500>)
 8003f54:	f008 fb6a 	bl	800c62c <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0.0", "150.0", TEMP_MAX);
 8003f58:	4b66      	ldr	r3, [pc, #408]	; (80040f4 <enter_setup_state+0x504>)
 8003f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7fc fb13 	bl	8000588 <__aeabi_f2d>
 8003f62:	4602      	mov	r2, r0
 8003f64:	460b      	mov	r3, r1
 8003f66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f6a:	4b63      	ldr	r3, [pc, #396]	; (80040f8 <enter_setup_state+0x508>)
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	4b63      	ldr	r3, [pc, #396]	; (80040fc <enter_setup_state+0x50c>)
 8003f70:	4a63      	ldr	r2, [pc, #396]	; (8004100 <enter_setup_state+0x510>)
 8003f72:	4964      	ldr	r1, [pc, #400]	; (8004104 <enter_setup_state+0x514>)
 8003f74:	485d      	ldr	r0, [pc, #372]	; (80040ec <enter_setup_state+0x4fc>)
 8003f76:	f008 fad3 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.2f\n\r", "-", "Thermal Resistance (K-W/J)", "-", "-", R_TH);
 8003f7a:	4b5e      	ldr	r3, [pc, #376]	; (80040f4 <enter_setup_state+0x504>)
 8003f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fc fb02 	bl	8000588 <__aeabi_f2d>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f8c:	4b5e      	ldr	r3, [pc, #376]	; (8004108 <enter_setup_state+0x518>)
 8003f8e:	9300      	str	r3, [sp, #0]
 8003f90:	4b5d      	ldr	r3, [pc, #372]	; (8004108 <enter_setup_state+0x518>)
 8003f92:	4a5e      	ldr	r2, [pc, #376]	; (800410c <enter_setup_state+0x51c>)
 8003f94:	495c      	ldr	r1, [pc, #368]	; (8004108 <enter_setup_state+0x518>)
 8003f96:	485e      	ldr	r0, [pc, #376]	; (8004110 <enter_setup_state+0x520>)
 8003f98:	f008 fac2 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %f\n\r", "-", "Observer M Matrix (K/J)", "-", "-", INV_M_TH);
 8003f9c:	4b55      	ldr	r3, [pc, #340]	; (80040f4 <enter_setup_state+0x504>)
 8003f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fc faf1 	bl	8000588 <__aeabi_f2d>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fae:	4b56      	ldr	r3, [pc, #344]	; (8004108 <enter_setup_state+0x518>)
 8003fb0:	9300      	str	r3, [sp, #0]
 8003fb2:	4b55      	ldr	r3, [pc, #340]	; (8004108 <enter_setup_state+0x518>)
 8003fb4:	4a57      	ldr	r2, [pc, #348]	; (8004114 <enter_setup_state+0x524>)
 8003fb6:	4954      	ldr	r1, [pc, #336]	; (8004108 <enter_setup_state+0x518>)
 8003fb8:	4857      	ldr	r0, [pc, #348]	; (8004118 <enter_setup_state+0x528>)
 8003fba:	f008 fab1 	bl	800c520 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "-", "Ambient Temp @ Calibration (C)", "-", "-", T_AMBIENT);
 8003fbe:	4b4d      	ldr	r3, [pc, #308]	; (80040f4 <enter_setup_state+0x504>)
 8003fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fc fae0 	bl	8000588 <__aeabi_f2d>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fd0:	4b4d      	ldr	r3, [pc, #308]	; (8004108 <enter_setup_state+0x518>)
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	4b4c      	ldr	r3, [pc, #304]	; (8004108 <enter_setup_state+0x518>)
 8003fd6:	4a51      	ldr	r2, [pc, #324]	; (800411c <enter_setup_state+0x52c>)
 8003fd8:	494b      	ldr	r1, [pc, #300]	; (8004108 <enter_setup_state+0x518>)
 8003fda:	4844      	ldr	r0, [pc, #272]	; (80040ec <enter_setup_state+0x4fc>)
 8003fdc:	f008 faa0 	bl	800c520 <iprintf>

	    printf("\r\n CAN:\r\n");
 8003fe0:	484f      	ldr	r0, [pc, #316]	; (8004120 <enter_setup_state+0x530>)
 8003fe2:	f008 fb23 	bl	800c62c <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003fe6:	4b4f      	ldr	r3, [pc, #316]	; (8004124 <enter_setup_state+0x534>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	9301      	str	r3, [sp, #4]
 8003fec:	4b4e      	ldr	r3, [pc, #312]	; (8004128 <enter_setup_state+0x538>)
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	4b4e      	ldr	r3, [pc, #312]	; (800412c <enter_setup_state+0x53c>)
 8003ff2:	4a4f      	ldr	r2, [pc, #316]	; (8004130 <enter_setup_state+0x540>)
 8003ff4:	494f      	ldr	r1, [pc, #316]	; (8004134 <enter_setup_state+0x544>)
 8003ff6:	4850      	ldr	r0, [pc, #320]	; (8004138 <enter_setup_state+0x548>)
 8003ff8:	f008 fa92 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID", "0", "127", CAN_MASTER);
 8003ffc:	4b49      	ldr	r3, [pc, #292]	; (8004124 <enter_setup_state+0x534>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	9301      	str	r3, [sp, #4]
 8004002:	4b49      	ldr	r3, [pc, #292]	; (8004128 <enter_setup_state+0x538>)
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	4b49      	ldr	r3, [pc, #292]	; (800412c <enter_setup_state+0x53c>)
 8004008:	4a4c      	ldr	r2, [pc, #304]	; (800413c <enter_setup_state+0x54c>)
 800400a:	494d      	ldr	r1, [pc, #308]	; (8004140 <enter_setup_state+0x550>)
 800400c:	484a      	ldr	r0, [pc, #296]	; (8004138 <enter_setup_state+0x548>)
 800400e:	f008 fa87 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 8004012:	4b44      	ldr	r3, [pc, #272]	; (8004124 <enter_setup_state+0x534>)
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	9301      	str	r3, [sp, #4]
 8004018:	4b4a      	ldr	r3, [pc, #296]	; (8004144 <enter_setup_state+0x554>)
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	4b43      	ldr	r3, [pc, #268]	; (800412c <enter_setup_state+0x53c>)
 800401e:	4a4a      	ldr	r2, [pc, #296]	; (8004148 <enter_setup_state+0x558>)
 8004020:	494a      	ldr	r1, [pc, #296]	; (800414c <enter_setup_state+0x55c>)
 8004022:	484b      	ldr	r0, [pc, #300]	; (8004150 <enter_setup_state+0x560>)
 8004024:	f008 fa7c 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8004028:	4b32      	ldr	r3, [pc, #200]	; (80040f4 <enter_setup_state+0x504>)
 800402a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800402c:	4618      	mov	r0, r3
 800402e:	f7fc faab 	bl	8000588 <__aeabi_f2d>
 8004032:	4602      	mov	r2, r0
 8004034:	460b      	mov	r3, r1
 8004036:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800403a:	4b33      	ldr	r3, [pc, #204]	; (8004108 <enter_setup_state+0x518>)
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	4b32      	ldr	r3, [pc, #200]	; (8004108 <enter_setup_state+0x518>)
 8004040:	4a44      	ldr	r2, [pc, #272]	; (8004154 <enter_setup_state+0x564>)
 8004042:	4945      	ldr	r1, [pc, #276]	; (8004158 <enter_setup_state+0x568>)
 8004044:	4829      	ldr	r0, [pc, #164]	; (80040ec <enter_setup_state+0x4fc>)
 8004046:	f008 fa6b 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 800404a:	4b2a      	ldr	r3, [pc, #168]	; (80040f4 <enter_setup_state+0x504>)
 800404c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800404e:	4618      	mov	r0, r3
 8004050:	f7fc fa9a 	bl	8000588 <__aeabi_f2d>
 8004054:	4602      	mov	r2, r0
 8004056:	460b      	mov	r3, r1
 8004058:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800405c:	4b2a      	ldr	r3, [pc, #168]	; (8004108 <enter_setup_state+0x518>)
 800405e:	9300      	str	r3, [sp, #0]
 8004060:	4b29      	ldr	r3, [pc, #164]	; (8004108 <enter_setup_state+0x518>)
 8004062:	4a3e      	ldr	r2, [pc, #248]	; (800415c <enter_setup_state+0x56c>)
 8004064:	493e      	ldr	r1, [pc, #248]	; (8004160 <enter_setup_state+0x570>)
 8004066:	4821      	ldr	r0, [pc, #132]	; (80040ec <enter_setup_state+0x4fc>)
 8004068:	f008 fa5a 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "-", "-", KP_MAX);
 800406c:	4b21      	ldr	r3, [pc, #132]	; (80040f4 <enter_setup_state+0x504>)
 800406e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004070:	4618      	mov	r0, r3
 8004072:	f7fc fa89 	bl	8000588 <__aeabi_f2d>
 8004076:	4602      	mov	r2, r0
 8004078:	460b      	mov	r3, r1
 800407a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800407e:	4b22      	ldr	r3, [pc, #136]	; (8004108 <enter_setup_state+0x518>)
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	4b21      	ldr	r3, [pc, #132]	; (8004108 <enter_setup_state+0x518>)
 8004084:	4a37      	ldr	r2, [pc, #220]	; (8004164 <enter_setup_state+0x574>)
 8004086:	4938      	ldr	r1, [pc, #224]	; (8004168 <enter_setup_state+0x578>)
 8004088:	4818      	ldr	r0, [pc, #96]	; (80040ec <enter_setup_state+0x4fc>)
 800408a:	f008 fa49 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "-", "-", KD_MAX);
 800408e:	4b19      	ldr	r3, [pc, #100]	; (80040f4 <enter_setup_state+0x504>)
 8004090:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004092:	4618      	mov	r0, r3
 8004094:	f7fc fa78 	bl	8000588 <__aeabi_f2d>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040a0:	4b19      	ldr	r3, [pc, #100]	; (8004108 <enter_setup_state+0x518>)
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	4b18      	ldr	r3, [pc, #96]	; (8004108 <enter_setup_state+0x518>)
 80040a6:	4a31      	ldr	r2, [pc, #196]	; (800416c <enter_setup_state+0x57c>)
 80040a8:	4931      	ldr	r1, [pc, #196]	; (8004170 <enter_setup_state+0x580>)
 80040aa:	4810      	ldr	r0, [pc, #64]	; (80040ec <enter_setup_state+0x4fc>)
 80040ac:	f008 fa38 	bl	800c520 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "q", "Max Torque Setpoint (Nm)", "-", "-", T_MAX);
 80040b0:	4b10      	ldr	r3, [pc, #64]	; (80040f4 <enter_setup_state+0x504>)
 80040b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fc fa67 	bl	8000588 <__aeabi_f2d>
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040c2:	4b11      	ldr	r3, [pc, #68]	; (8004108 <enter_setup_state+0x518>)
 80040c4:	9300      	str	r3, [sp, #0]
 80040c6:	4b10      	ldr	r3, [pc, #64]	; (8004108 <enter_setup_state+0x518>)
 80040c8:	4a2a      	ldr	r2, [pc, #168]	; (8004174 <enter_setup_state+0x584>)
 80040ca:	492b      	ldr	r1, [pc, #172]	; (8004178 <enter_setup_state+0x588>)
 80040cc:	4807      	ldr	r0, [pc, #28]	; (80040ec <enter_setup_state+0x4fc>)
 80040ce:	f008 fa27 	bl	800c520 <iprintf>

	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 80040d2:	482a      	ldr	r0, [pc, #168]	; (800417c <enter_setup_state+0x58c>)
 80040d4:	f008 fa24 	bl	800c520 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 80040d8:	4829      	ldr	r0, [pc, #164]	; (8004180 <enter_setup_state+0x590>)
 80040da:	f008 fa21 	bl	800c520 <iprintf>
 }
 80040de:	bf00      	nop
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	08010d24 	.word	0x08010d24
 80040e8:	08010d3c 	.word	0x08010d3c
 80040ec:	08010c94 	.word	0x08010c94
 80040f0:	08010d48 	.word	0x08010d48
 80040f4:	2000033c 	.word	0x2000033c
 80040f8:	08010d78 	.word	0x08010d78
 80040fc:	08010b1c 	.word	0x08010b1c
 8004100:	08010d58 	.word	0x08010d58
 8004104:	08010d74 	.word	0x08010d74
 8004108:	08010a74 	.word	0x08010a74
 800410c:	08010d80 	.word	0x08010d80
 8004110:	08010d9c 	.word	0x08010d9c
 8004114:	08010dbc 	.word	0x08010dbc
 8004118:	08010b44 	.word	0x08010b44
 800411c:	08010dd4 	.word	0x08010dd4
 8004120:	08010df4 	.word	0x08010df4
 8004124:	2000043c 	.word	0x2000043c
 8004128:	08010e2c 	.word	0x08010e2c
 800412c:	08010a5c 	.word	0x08010a5c
 8004130:	08010e00 	.word	0x08010e00
 8004134:	08010e08 	.word	0x08010e08
 8004138:	08010e0c 	.word	0x08010e0c
 800413c:	08010e30 	.word	0x08010e30
 8004140:	08010e3c 	.word	0x08010e3c
 8004144:	08010e64 	.word	0x08010e64
 8004148:	08010e40 	.word	0x08010e40
 800414c:	08010e60 	.word	0x08010e60
 8004150:	08010a78 	.word	0x08010a78
 8004154:	08010e6c 	.word	0x08010e6c
 8004158:	08010e88 	.word	0x08010e88
 800415c:	08010e8c 	.word	0x08010e8c
 8004160:	08010eac 	.word	0x08010eac
 8004164:	08010eb0 	.word	0x08010eb0
 8004168:	08010ecc 	.word	0x08010ecc
 800416c:	08010ed0 	.word	0x08010ed0
 8004170:	08010ef0 	.word	0x08010ef0
 8004174:	08010ef4 	.word	0x08010ef4
 8004178:	08010f10 	.word	0x08010f10
 800417c:	08010f14 	.word	0x08010f14
 8004180:	08010f60 	.word	0x08010f60

08004184 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af02      	add	r7, sp, #8
 800418a:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	7c5b      	ldrb	r3, [r3, #17]
 8004190:	3b61      	subs	r3, #97	; 0x61
 8004192:	2b19      	cmp	r3, #25
 8004194:	f200 83a0 	bhi.w	80048d8 <process_user_input+0x754>
 8004198:	a201      	add	r2, pc, #4	; (adr r2, 80041a0 <process_user_input+0x1c>)
 800419a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419e:	bf00      	nop
 80041a0:	080044b3 	.word	0x080044b3
 80041a4:	080042b5 	.word	0x080042b5
 80041a8:	0800445f 	.word	0x0800445f
 80041ac:	08004757 	.word	0x08004757
 80041b0:	0800463d 	.word	0x0800463d
 80041b4:	08004399 	.word	0x08004399
 80041b8:	08004561 	.word	0x08004561
 80041bc:	0800440b 	.word	0x0800440b
 80041c0:	08004309 	.word	0x08004309
 80041c4:	080045e9 	.word	0x080045e9
 80041c8:	080045a5 	.word	0x080045a5
 80041cc:	08004345 	.word	0x08004345
 80041d0:	08004327 	.word	0x08004327
 80041d4:	08004691 	.word	0x08004691
 80041d8:	08004261 	.word	0x08004261
 80041dc:	0800479b 	.word	0x0800479b
 80041e0:	08004843 	.word	0x08004843
 80041e4:	080048d9 	.word	0x080048d9
 80041e8:	080048d9 	.word	0x080048d9
 80041ec:	080043ed 	.word	0x080043ed
 80041f0:	080048d9 	.word	0x080048d9
 80041f4:	080047ef 	.word	0x080047ef
 80041f8:	080048d9 	.word	0x080048d9
 80041fc:	08004713 	.word	0x08004713
 8004200:	08004209 	.word	0x08004209
 8004204:	08004235 	.word	0x08004235
//		 case 'q':
//			 KI_Q = fmaxf(fminf(atof(fsmstate->cmd_buff), 1.0f), 0.0f);
//			 printf("KI_Q set to %f\r\n", KI_Q);
//			 break;
 		 case 'y':
 			 EN_ENC_LINEARIZE = atoi(fsmstate->cmd_buff);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3308      	adds	r3, #8
 800420c:	4618      	mov	r0, r3
 800420e:	f007 fcd8 	bl	800bbc2 <atoi>
 8004212:	4603      	mov	r3, r0
 8004214:	4abc      	ldr	r2, [pc, #752]	; (8004508 <process_user_input+0x384>)
 8004216:	6153      	str	r3, [r2, #20]
 			 if (EN_ENC_LINEARIZE!=0) { EN_ENC_LINEARIZE = 1; }
 8004218:	4bbb      	ldr	r3, [pc, #748]	; (8004508 <process_user_input+0x384>)
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d002      	beq.n	8004226 <process_user_input+0xa2>
 8004220:	4bb9      	ldr	r3, [pc, #740]	; (8004508 <process_user_input+0x384>)
 8004222:	2201      	movs	r2, #1
 8004224:	615a      	str	r2, [r3, #20]
 			 printf("EN_ENC_LINEARIZE set to %d\r\n", EN_ENC_LINEARIZE);
 8004226:	4bb8      	ldr	r3, [pc, #736]	; (8004508 <process_user_input+0x384>)
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	4619      	mov	r1, r3
 800422c:	48b7      	ldr	r0, [pc, #732]	; (800450c <process_user_input+0x388>)
 800422e:	f008 f977 	bl	800c520 <iprintf>
 			 break;
 8004232:	e358      	b.n	80048e6 <process_user_input+0x762>
 		 case 'z':
 			 EN_ENC_FILTER = atoi(fsmstate->cmd_buff);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3308      	adds	r3, #8
 8004238:	4618      	mov	r0, r3
 800423a:	f007 fcc2 	bl	800bbc2 <atoi>
 800423e:	4603      	mov	r3, r0
 8004240:	4ab1      	ldr	r2, [pc, #708]	; (8004508 <process_user_input+0x384>)
 8004242:	6113      	str	r3, [r2, #16]
 			 if (EN_ENC_FILTER!=0) { EN_ENC_FILTER = 1; }
 8004244:	4bb0      	ldr	r3, [pc, #704]	; (8004508 <process_user_input+0x384>)
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d002      	beq.n	8004252 <process_user_input+0xce>
 800424c:	4bae      	ldr	r3, [pc, #696]	; (8004508 <process_user_input+0x384>)
 800424e:	2201      	movs	r2, #1
 8004250:	611a      	str	r2, [r3, #16]
			 printf("EN_ENC_FILTER set to %d\r\n", EN_ENC_FILTER);
 8004252:	4bad      	ldr	r3, [pc, #692]	; (8004508 <process_user_input+0x384>)
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	4619      	mov	r1, r3
 8004258:	48ad      	ldr	r0, [pc, #692]	; (8004510 <process_user_input+0x38c>)
 800425a:	f008 f961 	bl	800c520 <iprintf>
			 break;
 800425e:	e342      	b.n	80048e6 <process_user_input+0x762>
 		 case 'o':
			 R_PHASE = fmaxf(fminf(atof(fsmstate->cmd_buff), 10.0f), 0.0f);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3308      	adds	r3, #8
 8004264:	4618      	mov	r0, r3
 8004266:	f007 fca9 	bl	800bbbc <atof>
 800426a:	ec53 2b10 	vmov	r2, r3, d0
 800426e:	4610      	mov	r0, r2
 8004270:	4619      	mov	r1, r3
 8004272:	f7fc fcd9 	bl	8000c28 <__aeabi_d2f>
 8004276:	4603      	mov	r3, r0
 8004278:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 800427c:	ee00 3a10 	vmov	s0, r3
 8004280:	f00b fe5f 	bl	800ff42 <fminf>
 8004284:	eef0 7a40 	vmov.f32	s15, s0
 8004288:	eddf 0aa2 	vldr	s1, [pc, #648]	; 8004514 <process_user_input+0x390>
 800428c:	eeb0 0a67 	vmov.f32	s0, s15
 8004290:	f00b fe3c 	bl	800ff0c <fmaxf>
 8004294:	eef0 7a40 	vmov.f32	s15, s0
 8004298:	4b9f      	ldr	r3, [pc, #636]	; (8004518 <process_user_input+0x394>)
 800429a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("R_PHASE set to %f\r\n", R_PHASE);
 800429e:	4b9e      	ldr	r3, [pc, #632]	; (8004518 <process_user_input+0x394>)
 80042a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fc f970 	bl	8000588 <__aeabi_f2d>
 80042a8:	4602      	mov	r2, r0
 80042aa:	460b      	mov	r3, r1
 80042ac:	489b      	ldr	r0, [pc, #620]	; (800451c <process_user_input+0x398>)
 80042ae:	f008 f937 	bl	800c520 <iprintf>
			 break;
 80042b2:	e318      	b.n	80048e6 <process_user_input+0x762>
	 	 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	3308      	adds	r3, #8
 80042b8:	4618      	mov	r0, r3
 80042ba:	f007 fc7f 	bl	800bbbc <atof>
 80042be:	ec53 2b10 	vmov	r2, r3, d0
 80042c2:	4610      	mov	r0, r2
 80042c4:	4619      	mov	r1, r3
 80042c6:	f7fc fcaf 	bl	8000c28 <__aeabi_d2f>
 80042ca:	4603      	mov	r3, r0
 80042cc:	eddf 0a94 	vldr	s1, [pc, #592]	; 8004520 <process_user_input+0x39c>
 80042d0:	ee00 3a10 	vmov	s0, r3
 80042d4:	f00b fe35 	bl	800ff42 <fminf>
 80042d8:	eef0 7a40 	vmov.f32	s15, s0
 80042dc:	eddf 0a91 	vldr	s1, [pc, #580]	; 8004524 <process_user_input+0x3a0>
 80042e0:	eeb0 0a67 	vmov.f32	s0, s15
 80042e4:	f00b fe12 	bl	800ff0c <fmaxf>
 80042e8:	eef0 7a40 	vmov.f32	s15, s0
 80042ec:	4b8a      	ldr	r3, [pc, #552]	; (8004518 <process_user_input+0x394>)
 80042ee:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 80042f2:	4b89      	ldr	r3, [pc, #548]	; (8004518 <process_user_input+0x394>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fc f946 	bl	8000588 <__aeabi_f2d>
 80042fc:	4602      	mov	r2, r0
 80042fe:	460b      	mov	r3, r1
 8004300:	4889      	ldr	r0, [pc, #548]	; (8004528 <process_user_input+0x3a4>)
 8004302:	f008 f90d 	bl	800c520 <iprintf>
			 break;
 8004306:	e2ee      	b.n	80048e6 <process_user_input+0x762>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3308      	adds	r3, #8
 800430c:	4618      	mov	r0, r3
 800430e:	f007 fc58 	bl	800bbc2 <atoi>
 8004312:	4603      	mov	r3, r0
 8004314:	4a7c      	ldr	r2, [pc, #496]	; (8004508 <process_user_input+0x384>)
 8004316:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8004318:	4b7b      	ldr	r3, [pc, #492]	; (8004508 <process_user_input+0x384>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	4619      	mov	r1, r3
 800431e:	4883      	ldr	r0, [pc, #524]	; (800452c <process_user_input+0x3a8>)
 8004320:	f008 f8fe 	bl	800c520 <iprintf>
			 break;
 8004324:	e2df      	b.n	80048e6 <process_user_input+0x762>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	3308      	adds	r3, #8
 800432a:	4618      	mov	r0, r3
 800432c:	f007 fc49 	bl	800bbc2 <atoi>
 8004330:	4603      	mov	r3, r0
 8004332:	4a75      	ldr	r2, [pc, #468]	; (8004508 <process_user_input+0x384>)
 8004334:	6093      	str	r3, [r2, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER);
 8004336:	4b74      	ldr	r3, [pc, #464]	; (8004508 <process_user_input+0x384>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	4619      	mov	r1, r3
 800433c:	487c      	ldr	r0, [pc, #496]	; (8004530 <process_user_input+0x3ac>)
 800433e:	f008 f8ef 	bl	800c520 <iprintf>
			 break;
 8004342:	e2d0      	b.n	80048e6 <process_user_input+0x762>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 60.0f), 0.0f);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	3308      	adds	r3, #8
 8004348:	4618      	mov	r0, r3
 800434a:	f007 fc37 	bl	800bbbc <atof>
 800434e:	ec53 2b10 	vmov	r2, r3, d0
 8004352:	4610      	mov	r0, r2
 8004354:	4619      	mov	r1, r3
 8004356:	f7fc fc67 	bl	8000c28 <__aeabi_d2f>
 800435a:	4603      	mov	r3, r0
 800435c:	eddf 0a75 	vldr	s1, [pc, #468]	; 8004534 <process_user_input+0x3b0>
 8004360:	ee00 3a10 	vmov	s0, r3
 8004364:	f00b fded 	bl	800ff42 <fminf>
 8004368:	eef0 7a40 	vmov.f32	s15, s0
 800436c:	eddf 0a69 	vldr	s1, [pc, #420]	; 8004514 <process_user_input+0x390>
 8004370:	eeb0 0a67 	vmov.f32	s0, s15
 8004374:	f00b fdca 	bl	800ff0c <fmaxf>
 8004378:	eef0 7a40 	vmov.f32	s15, s0
 800437c:	4b66      	ldr	r3, [pc, #408]	; (8004518 <process_user_input+0x394>)
 800437e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8004382:	4b65      	ldr	r3, [pc, #404]	; (8004518 <process_user_input+0x394>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	4618      	mov	r0, r3
 8004388:	f7fc f8fe 	bl	8000588 <__aeabi_f2d>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4869      	ldr	r0, [pc, #420]	; (8004538 <process_user_input+0x3b4>)
 8004392:	f008 f8c5 	bl	800c520 <iprintf>
			 break;
 8004396:	e2a6      	b.n	80048e6 <process_user_input+0x762>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3308      	adds	r3, #8
 800439c:	4618      	mov	r0, r3
 800439e:	f007 fc0d 	bl	800bbbc <atof>
 80043a2:	ec53 2b10 	vmov	r2, r3, d0
 80043a6:	4610      	mov	r0, r2
 80043a8:	4619      	mov	r1, r3
 80043aa:	f7fc fc3d 	bl	8000c28 <__aeabi_d2f>
 80043ae:	4603      	mov	r3, r0
 80043b0:	eddf 0a62 	vldr	s1, [pc, #392]	; 800453c <process_user_input+0x3b8>
 80043b4:	ee00 3a10 	vmov	s0, r3
 80043b8:	f00b fdc3 	bl	800ff42 <fminf>
 80043bc:	eef0 7a40 	vmov.f32	s15, s0
 80043c0:	eddf 0a54 	vldr	s1, [pc, #336]	; 8004514 <process_user_input+0x390>
 80043c4:	eeb0 0a67 	vmov.f32	s0, s15
 80043c8:	f00b fda0 	bl	800ff0c <fmaxf>
 80043cc:	eef0 7a40 	vmov.f32	s15, s0
 80043d0:	4b51      	ldr	r3, [pc, #324]	; (8004518 <process_user_input+0x394>)
 80043d2:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 80043d6:	4b50      	ldr	r3, [pc, #320]	; (8004518 <process_user_input+0x394>)
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fc f8d4 	bl	8000588 <__aeabi_f2d>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4856      	ldr	r0, [pc, #344]	; (8004540 <process_user_input+0x3bc>)
 80043e6:	f008 f89b 	bl	800c520 <iprintf>
			 break;
 80043ea:	e27c      	b.n	80048e6 <process_user_input+0x762>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	3308      	adds	r3, #8
 80043f0:	4618      	mov	r0, r3
 80043f2:	f007 fbe6 	bl	800bbc2 <atoi>
 80043f6:	4603      	mov	r3, r0
 80043f8:	4a43      	ldr	r2, [pc, #268]	; (8004508 <process_user_input+0x384>)
 80043fa:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80043fc:	4b42      	ldr	r3, [pc, #264]	; (8004508 <process_user_input+0x384>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	4619      	mov	r1, r3
 8004402:	4850      	ldr	r0, [pc, #320]	; (8004544 <process_user_input+0x3c0>)
 8004404:	f008 f88c 	bl	800c520 <iprintf>
			 break;
 8004408:	e26d      	b.n	80048e6 <process_user_input+0x762>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3308      	adds	r3, #8
 800440e:	4618      	mov	r0, r3
 8004410:	f007 fbd4 	bl	800bbbc <atof>
 8004414:	ec53 2b10 	vmov	r2, r3, d0
 8004418:	4610      	mov	r0, r2
 800441a:	4619      	mov	r1, r3
 800441c:	f7fc fc04 	bl	8000c28 <__aeabi_d2f>
 8004420:	4603      	mov	r3, r0
 8004422:	eddf 0a49 	vldr	s1, [pc, #292]	; 8004548 <process_user_input+0x3c4>
 8004426:	ee00 3a10 	vmov	s0, r3
 800442a:	f00b fd8a 	bl	800ff42 <fminf>
 800442e:	eef0 7a40 	vmov.f32	s15, s0
 8004432:	eddf 0a38 	vldr	s1, [pc, #224]	; 8004514 <process_user_input+0x390>
 8004436:	eeb0 0a67 	vmov.f32	s0, s15
 800443a:	f00b fd67 	bl	800ff0c <fmaxf>
 800443e:	eef0 7a40 	vmov.f32	s15, s0
 8004442:	4b35      	ldr	r3, [pc, #212]	; (8004518 <process_user_input+0x394>)
 8004444:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8004448:	4b33      	ldr	r3, [pc, #204]	; (8004518 <process_user_input+0x394>)
 800444a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800444c:	4618      	mov	r0, r3
 800444e:	f7fc f89b 	bl	8000588 <__aeabi_f2d>
 8004452:	4602      	mov	r2, r0
 8004454:	460b      	mov	r3, r1
 8004456:	483d      	ldr	r0, [pc, #244]	; (800454c <process_user_input+0x3c8>)
 8004458:	f008 f862 	bl	800c520 <iprintf>
			 break;
 800445c:	e243      	b.n	80048e6 <process_user_input+0x762>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	3308      	adds	r3, #8
 8004462:	4618      	mov	r0, r3
 8004464:	f007 fbaa 	bl	800bbbc <atof>
 8004468:	ec53 2b10 	vmov	r2, r3, d0
 800446c:	4610      	mov	r0, r2
 800446e:	4619      	mov	r1, r3
 8004470:	f7fc fbda 	bl	8000c28 <__aeabi_d2f>
 8004474:	4603      	mov	r3, r0
 8004476:	eddf 0a36 	vldr	s1, [pc, #216]	; 8004550 <process_user_input+0x3cc>
 800447a:	ee00 3a10 	vmov	s0, r3
 800447e:	f00b fd60 	bl	800ff42 <fminf>
 8004482:	eef0 7a40 	vmov.f32	s15, s0
 8004486:	eddf 0a23 	vldr	s1, [pc, #140]	; 8004514 <process_user_input+0x390>
 800448a:	eeb0 0a67 	vmov.f32	s0, s15
 800448e:	f00b fd3d 	bl	800ff0c <fmaxf>
 8004492:	eef0 7a40 	vmov.f32	s15, s0
 8004496:	4b20      	ldr	r3, [pc, #128]	; (8004518 <process_user_input+0x394>)
 8004498:	edc3 7a04 	vstr	s15, [r3, #16]
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 800449c:	4b1e      	ldr	r3, [pc, #120]	; (8004518 <process_user_input+0x394>)
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7fc f871 	bl	8000588 <__aeabi_f2d>
 80044a6:	4602      	mov	r2, r0
 80044a8:	460b      	mov	r3, r1
 80044aa:	482a      	ldr	r0, [pc, #168]	; (8004554 <process_user_input+0x3d0>)
 80044ac:	f008 f838 	bl	800c520 <iprintf>
			 break;
 80044b0:	e219      	b.n	80048e6 <process_user_input+0x762>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	3308      	adds	r3, #8
 80044b6:	4618      	mov	r0, r3
 80044b8:	f007 fb80 	bl	800bbbc <atof>
 80044bc:	ec53 2b10 	vmov	r2, r3, d0
 80044c0:	4610      	mov	r0, r2
 80044c2:	4619      	mov	r1, r3
 80044c4:	f7fc fbb0 	bl	8000c28 <__aeabi_d2f>
 80044c8:	4603      	mov	r3, r0
 80044ca:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80044ce:	ee00 3a10 	vmov	s0, r3
 80044d2:	f00b fd36 	bl	800ff42 <fminf>
 80044d6:	eef0 7a40 	vmov.f32	s15, s0
 80044da:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8004514 <process_user_input+0x390>
 80044de:	eeb0 0a67 	vmov.f32	s0, s15
 80044e2:	f00b fd13 	bl	800ff0c <fmaxf>
 80044e6:	eef0 7a40 	vmov.f32	s15, s0
 80044ea:	4b0b      	ldr	r3, [pc, #44]	; (8004518 <process_user_input+0x394>)
 80044ec:	edc3 7a05 	vstr	s15, [r3, #20]
			 printf("I_CAL set to %f\r\n", I_CAL);
 80044f0:	4b09      	ldr	r3, [pc, #36]	; (8004518 <process_user_input+0x394>)
 80044f2:	695b      	ldr	r3, [r3, #20]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fc f847 	bl	8000588 <__aeabi_f2d>
 80044fa:	4602      	mov	r2, r0
 80044fc:	460b      	mov	r3, r1
 80044fe:	4816      	ldr	r0, [pc, #88]	; (8004558 <process_user_input+0x3d4>)
 8004500:	f008 f80e 	bl	800c520 <iprintf>
			 break;
 8004504:	e1ef      	b.n	80048e6 <process_user_input+0x762>
 8004506:	bf00      	nop
 8004508:	2000043c 	.word	0x2000043c
 800450c:	08010f8c 	.word	0x08010f8c
 8004510:	08010fac 	.word	0x08010fac
 8004514:	00000000 	.word	0x00000000
 8004518:	2000033c 	.word	0x2000033c
 800451c:	08010fc8 	.word	0x08010fc8
 8004520:	44fa0000 	.word	0x44fa0000
 8004524:	42c80000 	.word	0x42c80000
 8004528:	08010fdc 	.word	0x08010fdc
 800452c:	08010ff0 	.word	0x08010ff0
 8004530:	08011004 	.word	0x08011004
 8004534:	42700000 	.word	0x42700000
 8004538:	0801101c 	.word	0x0801101c
 800453c:	42040000 	.word	0x42040000
 8004540:	08011030 	.word	0x08011030
 8004544:	08011048 	.word	0x08011048
 8004548:	43160000 	.word	0x43160000
 800454c:	08011060 	.word	0x08011060
 8004550:	42200000 	.word	0x42200000
 8004554:	08011078 	.word	0x08011078
 8004558:	08011090 	.word	0x08011090
 800455c:	3a83126f 	.word	0x3a83126f
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3308      	adds	r3, #8
 8004564:	4618      	mov	r0, r3
 8004566:	f007 fb29 	bl	800bbbc <atof>
 800456a:	ec53 2b10 	vmov	r2, r3, d0
 800456e:	4610      	mov	r0, r2
 8004570:	4619      	mov	r1, r3
 8004572:	f7fc fb59 	bl	8000c28 <__aeabi_d2f>
 8004576:	4603      	mov	r3, r0
 8004578:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 800455c <process_user_input+0x3d8>
 800457c:	ee00 3a10 	vmov	s0, r3
 8004580:	f00b fcc4 	bl	800ff0c <fmaxf>
 8004584:	eef0 7a40 	vmov.f32	s15, s0
 8004588:	4bc3      	ldr	r3, [pc, #780]	; (8004898 <process_user_input+0x714>)
 800458a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			 printf("GR set to %f\r\n", GR);
 800458e:	4bc2      	ldr	r3, [pc, #776]	; (8004898 <process_user_input+0x714>)
 8004590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004592:	4618      	mov	r0, r3
 8004594:	f7fb fff8 	bl	8000588 <__aeabi_f2d>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	48bf      	ldr	r0, [pc, #764]	; (800489c <process_user_input+0x718>)
 800459e:	f007 ffbf 	bl	800c520 <iprintf>
			 break;
 80045a2:	e1a0      	b.n	80048e6 <process_user_input+0x762>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	3308      	adds	r3, #8
 80045a8:	4618      	mov	r0, r3
 80045aa:	f007 fb07 	bl	800bbbc <atof>
 80045ae:	ec53 2b10 	vmov	r2, r3, d0
 80045b2:	4610      	mov	r0, r2
 80045b4:	4619      	mov	r1, r3
 80045b6:	f7fc fb37 	bl	8000c28 <__aeabi_d2f>
 80045ba:	4603      	mov	r3, r0
 80045bc:	eddf 0ab8 	vldr	s1, [pc, #736]	; 80048a0 <process_user_input+0x71c>
 80045c0:	ee00 3a10 	vmov	s0, r3
 80045c4:	f00b fca2 	bl	800ff0c <fmaxf>
 80045c8:	eef0 7a40 	vmov.f32	s15, s0
 80045cc:	4bb2      	ldr	r3, [pc, #712]	; (8004898 <process_user_input+0x714>)
 80045ce:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 80045d2:	4bb1      	ldr	r3, [pc, #708]	; (8004898 <process_user_input+0x714>)
 80045d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fb ffd6 	bl	8000588 <__aeabi_f2d>
 80045dc:	4602      	mov	r2, r0
 80045de:	460b      	mov	r3, r1
 80045e0:	48b0      	ldr	r0, [pc, #704]	; (80048a4 <process_user_input+0x720>)
 80045e2:	f007 ff9d 	bl	800c520 <iprintf>
			 break;
 80045e6:	e17e      	b.n	80048e6 <process_user_input+0x762>

		 case 'j':
			 L_D = fmaxf(fminf(atof(fsmstate->cmd_buff), 0.1f), 0.0f);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	3308      	adds	r3, #8
 80045ec:	4618      	mov	r0, r3
 80045ee:	f007 fae5 	bl	800bbbc <atof>
 80045f2:	ec53 2b10 	vmov	r2, r3, d0
 80045f6:	4610      	mov	r0, r2
 80045f8:	4619      	mov	r1, r3
 80045fa:	f7fc fb15 	bl	8000c28 <__aeabi_d2f>
 80045fe:	4603      	mov	r3, r0
 8004600:	eddf 0aa9 	vldr	s1, [pc, #676]	; 80048a8 <process_user_input+0x724>
 8004604:	ee00 3a10 	vmov	s0, r3
 8004608:	f00b fc9b 	bl	800ff42 <fminf>
 800460c:	eef0 7a40 	vmov.f32	s15, s0
 8004610:	eddf 0aa6 	vldr	s1, [pc, #664]	; 80048ac <process_user_input+0x728>
 8004614:	eeb0 0a67 	vmov.f32	s0, s15
 8004618:	f00b fc78 	bl	800ff0c <fmaxf>
 800461c:	eef0 7a40 	vmov.f32	s15, s0
 8004620:	4b9d      	ldr	r3, [pc, #628]	; (8004898 <process_user_input+0x714>)
 8004622:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			 printf("L_D set to %f\r\n", L_D);
 8004626:	4b9c      	ldr	r3, [pc, #624]	; (8004898 <process_user_input+0x714>)
 8004628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800462a:	4618      	mov	r0, r3
 800462c:	f7fb ffac 	bl	8000588 <__aeabi_f2d>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	489e      	ldr	r0, [pc, #632]	; (80048b0 <process_user_input+0x72c>)
 8004636:	f007 ff73 	bl	800c520 <iprintf>
			 break;
 800463a:	e154      	b.n	80048e6 <process_user_input+0x762>
		 case 'e':
			 L_Q = fmaxf(fminf(atof(fsmstate->cmd_buff), 0.1f), 0.0f);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3308      	adds	r3, #8
 8004640:	4618      	mov	r0, r3
 8004642:	f007 fabb 	bl	800bbbc <atof>
 8004646:	ec53 2b10 	vmov	r2, r3, d0
 800464a:	4610      	mov	r0, r2
 800464c:	4619      	mov	r1, r3
 800464e:	f7fc faeb 	bl	8000c28 <__aeabi_d2f>
 8004652:	4603      	mov	r3, r0
 8004654:	eddf 0a94 	vldr	s1, [pc, #592]	; 80048a8 <process_user_input+0x724>
 8004658:	ee00 3a10 	vmov	s0, r3
 800465c:	f00b fc71 	bl	800ff42 <fminf>
 8004660:	eef0 7a40 	vmov.f32	s15, s0
 8004664:	eddf 0a91 	vldr	s1, [pc, #580]	; 80048ac <process_user_input+0x728>
 8004668:	eeb0 0a67 	vmov.f32	s0, s15
 800466c:	f00b fc4e 	bl	800ff0c <fmaxf>
 8004670:	eef0 7a40 	vmov.f32	s15, s0
 8004674:	4b88      	ldr	r3, [pc, #544]	; (8004898 <process_user_input+0x714>)
 8004676:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
			 printf("L_Q set to %f\r\n", L_Q);
 800467a:	4b87      	ldr	r3, [pc, #540]	; (8004898 <process_user_input+0x714>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467e:	4618      	mov	r0, r3
 8004680:	f7fb ff82 	bl	8000588 <__aeabi_f2d>
 8004684:	4602      	mov	r2, r0
 8004686:	460b      	mov	r3, r1
 8004688:	488a      	ldr	r0, [pc, #552]	; (80048b4 <process_user_input+0x730>)
 800468a:	f007 ff49 	bl	800c520 <iprintf>
			 break;
 800468e:	e12a      	b.n	80048e6 <process_user_input+0x762>
		 case 'n':
			 PPAIRS = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3308      	adds	r3, #8
 8004694:	4618      	mov	r0, r3
 8004696:	f007 fa91 	bl	800bbbc <atof>
 800469a:	ec53 2b10 	vmov	r2, r3, d0
 800469e:	4610      	mov	r0, r2
 80046a0:	4619      	mov	r1, r3
 80046a2:	f7fc fac1 	bl	8000c28 <__aeabi_d2f>
 80046a6:	4603      	mov	r3, r0
 80046a8:	eddf 0a83 	vldr	s1, [pc, #524]	; 80048b8 <process_user_input+0x734>
 80046ac:	ee00 3a10 	vmov	s0, r3
 80046b0:	f00b fc47 	bl	800ff42 <fminf>
 80046b4:	eef0 7a40 	vmov.f32	s15, s0
 80046b8:	eddf 0a7c 	vldr	s1, [pc, #496]	; 80048ac <process_user_input+0x728>
 80046bc:	eeb0 0a67 	vmov.f32	s0, s15
 80046c0:	f00b fc24 	bl	800ff0c <fmaxf>
 80046c4:	eef0 7a40 	vmov.f32	s15, s0
 80046c8:	4b73      	ldr	r3, [pc, #460]	; (8004898 <process_user_input+0x714>)
 80046ca:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 if (PPAIRS>40.0) {PPAIRS=40.0f;}
 80046ce:	4b72      	ldr	r3, [pc, #456]	; (8004898 <process_user_input+0x714>)
 80046d0:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80046d4:	ed9f 7a78 	vldr	s14, [pc, #480]	; 80048b8 <process_user_input+0x734>
 80046d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e0:	dd02      	ble.n	80046e8 <process_user_input+0x564>
 80046e2:	4b6d      	ldr	r3, [pc, #436]	; (8004898 <process_user_input+0x714>)
 80046e4:	4a75      	ldr	r2, [pc, #468]	; (80048bc <process_user_input+0x738>)
 80046e6:	631a      	str	r2, [r3, #48]	; 0x30
			 PPAIRS = (float)( (int)PPAIRS ); // remove any decimal part
 80046e8:	4b6b      	ldr	r3, [pc, #428]	; (8004898 <process_user_input+0x714>)
 80046ea:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80046ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046f6:	4b68      	ldr	r3, [pc, #416]	; (8004898 <process_user_input+0x714>)
 80046f8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 printf("PPAIRS set to %f\r\n", PPAIRS);
 80046fc:	4b66      	ldr	r3, [pc, #408]	; (8004898 <process_user_input+0x714>)
 80046fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004700:	4618      	mov	r0, r3
 8004702:	f7fb ff41 	bl	8000588 <__aeabi_f2d>
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	486d      	ldr	r0, [pc, #436]	; (80048c0 <process_user_input+0x73c>)
 800470c:	f007 ff08 	bl	800c520 <iprintf>
			 break;
 8004710:	e0e9      	b.n	80048e6 <process_user_input+0x762>

		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3308      	adds	r3, #8
 8004716:	4618      	mov	r0, r3
 8004718:	f007 fa50 	bl	800bbbc <atof>
 800471c:	ec53 2b10 	vmov	r2, r3, d0
 8004720:	4610      	mov	r0, r2
 8004722:	4619      	mov	r1, r3
 8004724:	f7fc fa80 	bl	8000c28 <__aeabi_d2f>
 8004728:	4603      	mov	r3, r0
 800472a:	eddf 0a60 	vldr	s1, [pc, #384]	; 80048ac <process_user_input+0x728>
 800472e:	ee00 3a10 	vmov	s0, r3
 8004732:	f00b fbeb 	bl	800ff0c <fmaxf>
 8004736:	eef0 7a40 	vmov.f32	s15, s0
 800473a:	4b57      	ldr	r3, [pc, #348]	; (8004898 <process_user_input+0x714>)
 800473c:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8004740:	4b55      	ldr	r3, [pc, #340]	; (8004898 <process_user_input+0x714>)
 8004742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004744:	4618      	mov	r0, r3
 8004746:	f7fb ff1f 	bl	8000588 <__aeabi_f2d>
 800474a:	4602      	mov	r2, r0
 800474c:	460b      	mov	r3, r1
 800474e:	485d      	ldr	r0, [pc, #372]	; (80048c4 <process_user_input+0x740>)
 8004750:	f007 fee6 	bl	800c520 <iprintf>
			 break;
 8004754:	e0c7      	b.n	80048e6 <process_user_input+0x762>
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	3308      	adds	r3, #8
 800475a:	4618      	mov	r0, r3
 800475c:	f007 fa2e 	bl	800bbbc <atof>
 8004760:	ec53 2b10 	vmov	r2, r3, d0
 8004764:	4610      	mov	r0, r2
 8004766:	4619      	mov	r1, r3
 8004768:	f7fc fa5e 	bl	8000c28 <__aeabi_d2f>
 800476c:	4603      	mov	r3, r0
 800476e:	eddf 0a4f 	vldr	s1, [pc, #316]	; 80048ac <process_user_input+0x728>
 8004772:	ee00 3a10 	vmov	s0, r3
 8004776:	f00b fbc9 	bl	800ff0c <fmaxf>
 800477a:	eef0 7a40 	vmov.f32	s15, s0
 800477e:	4b46      	ldr	r3, [pc, #280]	; (8004898 <process_user_input+0x714>)
 8004780:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8004784:	4b44      	ldr	r3, [pc, #272]	; (8004898 <process_user_input+0x714>)
 8004786:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004788:	4618      	mov	r0, r3
 800478a:	f7fb fefd 	bl	8000588 <__aeabi_f2d>
 800478e:	4602      	mov	r2, r0
 8004790:	460b      	mov	r3, r1
 8004792:	484d      	ldr	r0, [pc, #308]	; (80048c8 <process_user_input+0x744>)
 8004794:	f007 fec4 	bl	800c520 <iprintf>
			 break;
 8004798:	e0a5      	b.n	80048e6 <process_user_input+0x762>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	3308      	adds	r3, #8
 800479e:	4618      	mov	r0, r3
 80047a0:	f007 fa0c 	bl	800bbbc <atof>
 80047a4:	ec53 2b10 	vmov	r2, r3, d0
 80047a8:	4610      	mov	r0, r2
 80047aa:	4619      	mov	r1, r3
 80047ac:	f7fc fa3c 	bl	8000c28 <__aeabi_d2f>
 80047b0:	4603      	mov	r3, r0
 80047b2:	eddf 0a3e 	vldr	s1, [pc, #248]	; 80048ac <process_user_input+0x728>
 80047b6:	ee00 3a10 	vmov	s0, r3
 80047ba:	f00b fba7 	bl	800ff0c <fmaxf>
 80047be:	eef0 7a40 	vmov.f32	s15, s0
 80047c2:	4b35      	ldr	r3, [pc, #212]	; (8004898 <process_user_input+0x714>)
 80047c4:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			 P_MIN = -P_MAX;
 80047c8:	4b33      	ldr	r3, [pc, #204]	; (8004898 <process_user_input+0x714>)
 80047ca:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80047ce:	eef1 7a67 	vneg.f32	s15, s15
 80047d2:	4b31      	ldr	r3, [pc, #196]	; (8004898 <process_user_input+0x714>)
 80047d4:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("P_MAX set to %f\r\n", P_MAX);
 80047d8:	4b2f      	ldr	r3, [pc, #188]	; (8004898 <process_user_input+0x714>)
 80047da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047dc:	4618      	mov	r0, r3
 80047de:	f7fb fed3 	bl	8000588 <__aeabi_f2d>
 80047e2:	4602      	mov	r2, r0
 80047e4:	460b      	mov	r3, r1
 80047e6:	4839      	ldr	r0, [pc, #228]	; (80048cc <process_user_input+0x748>)
 80047e8:	f007 fe9a 	bl	800c520 <iprintf>
			 break;
 80047ec:	e07b      	b.n	80048e6 <process_user_input+0x762>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	3308      	adds	r3, #8
 80047f2:	4618      	mov	r0, r3
 80047f4:	f007 f9e2 	bl	800bbbc <atof>
 80047f8:	ec53 2b10 	vmov	r2, r3, d0
 80047fc:	4610      	mov	r0, r2
 80047fe:	4619      	mov	r1, r3
 8004800:	f7fc fa12 	bl	8000c28 <__aeabi_d2f>
 8004804:	4603      	mov	r3, r0
 8004806:	eddf 0a29 	vldr	s1, [pc, #164]	; 80048ac <process_user_input+0x728>
 800480a:	ee00 3a10 	vmov	s0, r3
 800480e:	f00b fb7d 	bl	800ff0c <fmaxf>
 8004812:	eef0 7a40 	vmov.f32	s15, s0
 8004816:	4b20      	ldr	r3, [pc, #128]	; (8004898 <process_user_input+0x714>)
 8004818:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			 V_MIN = -V_MAX;
 800481c:	4b1e      	ldr	r3, [pc, #120]	; (8004898 <process_user_input+0x714>)
 800481e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004822:	eef1 7a67 	vneg.f32	s15, s15
 8004826:	4b1c      	ldr	r3, [pc, #112]	; (8004898 <process_user_input+0x714>)
 8004828:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			 printf("V_MAX set to %f\r\n", V_MAX);
 800482c:	4b1a      	ldr	r3, [pc, #104]	; (8004898 <process_user_input+0x714>)
 800482e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004830:	4618      	mov	r0, r3
 8004832:	f7fb fea9 	bl	8000588 <__aeabi_f2d>
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	4825      	ldr	r0, [pc, #148]	; (80048d0 <process_user_input+0x74c>)
 800483c:	f007 fe70 	bl	800c520 <iprintf>
			 break;
 8004840:	e051      	b.n	80048e6 <process_user_input+0x762>
		 case 'q':
			 T_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	3308      	adds	r3, #8
 8004846:	4618      	mov	r0, r3
 8004848:	f007 f9b8 	bl	800bbbc <atof>
 800484c:	ec53 2b10 	vmov	r2, r3, d0
 8004850:	4610      	mov	r0, r2
 8004852:	4619      	mov	r1, r3
 8004854:	f7fc f9e8 	bl	8000c28 <__aeabi_d2f>
 8004858:	4603      	mov	r3, r0
 800485a:	eddf 0a14 	vldr	s1, [pc, #80]	; 80048ac <process_user_input+0x728>
 800485e:	ee00 3a10 	vmov	s0, r3
 8004862:	f00b fb53 	bl	800ff0c <fmaxf>
 8004866:	eef0 7a40 	vmov.f32	s15, s0
 800486a:	4b0b      	ldr	r3, [pc, #44]	; (8004898 <process_user_input+0x714>)
 800486c:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
			 T_MIN = -T_MAX;
 8004870:	4b09      	ldr	r3, [pc, #36]	; (8004898 <process_user_input+0x714>)
 8004872:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8004876:	eef1 7a67 	vneg.f32	s15, s15
 800487a:	4b07      	ldr	r3, [pc, #28]	; (8004898 <process_user_input+0x714>)
 800487c:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
			 printf("T_MAX set to %f\r\n", T_MAX);
 8004880:	4b05      	ldr	r3, [pc, #20]	; (8004898 <process_user_input+0x714>)
 8004882:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004884:	4618      	mov	r0, r3
 8004886:	f7fb fe7f 	bl	8000588 <__aeabi_f2d>
 800488a:	4602      	mov	r2, r0
 800488c:	460b      	mov	r3, r1
 800488e:	4811      	ldr	r0, [pc, #68]	; (80048d4 <process_user_input+0x750>)
 8004890:	f007 fe46 	bl	800c520 <iprintf>
			 break;
 8004894:	e027      	b.n	80048e6 <process_user_input+0x762>
 8004896:	bf00      	nop
 8004898:	2000033c 	.word	0x2000033c
 800489c:	080110a4 	.word	0x080110a4
 80048a0:	38d1b717 	.word	0x38d1b717
 80048a4:	080110b4 	.word	0x080110b4
 80048a8:	3dcccccd 	.word	0x3dcccccd
 80048ac:	00000000 	.word	0x00000000
 80048b0:	080110c4 	.word	0x080110c4
 80048b4:	080110d4 	.word	0x080110d4
 80048b8:	42200000 	.word	0x42200000
 80048bc:	42200000 	.word	0x42200000
 80048c0:	080110e4 	.word	0x080110e4
 80048c4:	080110f8 	.word	0x080110f8
 80048c8:	0801110c 	.word	0x0801110c
 80048cc:	08011120 	.word	0x08011120
 80048d0:	08011134 	.word	0x08011134
 80048d4:	08011148 	.word	0x08011148
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", (char)fsmstate->cmd_buff[0]);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	7a1b      	ldrb	r3, [r3, #8]
 80048dc:	4619      	mov	r1, r3
 80048de:	4819      	ldr	r0, [pc, #100]	; (8004944 <process_user_input+0x7c0>)
 80048e0:	f007 fe1e 	bl	800c520 <iprintf>
			 break;
 80048e4:	bf00      	nop

		 }

	 /* Write new settings to flash */

	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 80048e6:	4b18      	ldr	r3, [pc, #96]	; (8004948 <process_user_input+0x7c4>)
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	9200      	str	r2, [sp, #0]
 80048ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80048ee:	f001 faa0 	bl	8005e32 <preference_writer_ready>
 80048f2:	4603      	mov	r3, r0
 80048f4:	f083 0301 	eor.w	r3, r3, #1
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d002      	beq.n	8004904 <process_user_input+0x780>
 80048fe:	4812      	ldr	r0, [pc, #72]	; (8004948 <process_user_input+0x7c4>)
 8004900:	f001 fa88 	bl	8005e14 <preference_writer_open>
	 preference_writer_flush(&prefs);
 8004904:	4810      	ldr	r0, [pc, #64]	; (8004948 <process_user_input+0x7c4>)
 8004906:	f001 faa1 	bl	8005e4c <preference_writer_flush>
	 preference_writer_close(&prefs);
 800490a:	480f      	ldr	r0, [pc, #60]	; (8004948 <process_user_input+0x7c4>)
 800490c:	f001 fb1c 	bl	8005f48 <preference_writer_close>
	 preference_writer_load(prefs);
 8004910:	4b0d      	ldr	r3, [pc, #52]	; (8004948 <process_user_input+0x7c4>)
 8004912:	691a      	ldr	r2, [r3, #16]
 8004914:	9200      	str	r2, [sp, #0]
 8004916:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004918:	f001 fad4 	bl	8005ec4 <preference_writer_load>

	 enter_setup_state();
 800491c:	f7ff f968 	bl	8003bf0 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	741a      	strb	r2, [r3, #16]
	 fsmstate->cmd_id = 0;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	745a      	strb	r2, [r3, #17]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3308      	adds	r3, #8
 8004930:	2208      	movs	r2, #8
 8004932:	2100      	movs	r1, #0
 8004934:	4618      	mov	r0, r3
 8004936:	f007 f981 	bl	800bc3c <memset>
 }
 800493a:	bf00      	nop
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	0801115c 	.word	0x0801115c
 8004948:	2000083c 	.word	0x2000083c

0800494c <reset_flash_values>:


 void reset_flash_values(){
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af02      	add	r7, sp, #8

	PHASE_ORDER = 0;
 8004952:	4b43      	ldr	r3, [pc, #268]	; (8004a60 <reset_flash_values+0x114>)
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
	CAN_ID = 1;
 8004958:	4b41      	ldr	r3, [pc, #260]	; (8004a60 <reset_flash_values+0x114>)
 800495a:	2201      	movs	r2, #1
 800495c:	605a      	str	r2, [r3, #4]
	CAN_MASTER = 0;
 800495e:	4b40      	ldr	r3, [pc, #256]	; (8004a60 <reset_flash_values+0x114>)
 8004960:	2200      	movs	r2, #0
 8004962:	609a      	str	r2, [r3, #8]
	CAN_TIMEOUT = 1000;
 8004964:	4b3e      	ldr	r3, [pc, #248]	; (8004a60 <reset_flash_values+0x114>)
 8004966:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800496a:	60da      	str	r2, [r3, #12]
	EN_ENC_FILTER = 0;
 800496c:	4b3c      	ldr	r3, [pc, #240]	; (8004a60 <reset_flash_values+0x114>)
 800496e:	2200      	movs	r2, #0
 8004970:	611a      	str	r2, [r3, #16]
	EN_ENC_LINEARIZE = 0;
 8004972:	4b3b      	ldr	r3, [pc, #236]	; (8004a60 <reset_flash_values+0x114>)
 8004974:	2200      	movs	r2, #0
 8004976:	615a      	str	r2, [r3, #20]
	E_ZERO = 0;
 8004978:	4b39      	ldr	r3, [pc, #228]	; (8004a60 <reset_flash_values+0x114>)
 800497a:	2200      	movs	r2, #0
 800497c:	61da      	str	r2, [r3, #28]
	M_ZERO = 0;
 800497e:	4b38      	ldr	r3, [pc, #224]	; (8004a60 <reset_flash_values+0x114>)
 8004980:	2200      	movs	r2, #0
 8004982:	619a      	str	r2, [r3, #24]

	I_BW = 1000;
 8004984:	4b37      	ldr	r3, [pc, #220]	; (8004a64 <reset_flash_values+0x118>)
 8004986:	4a38      	ldr	r2, [pc, #224]	; (8004a68 <reset_flash_values+0x11c>)
 8004988:	609a      	str	r2, [r3, #8]
	I_MAX=40;
 800498a:	4b36      	ldr	r3, [pc, #216]	; (8004a64 <reset_flash_values+0x118>)
 800498c:	4a37      	ldr	r2, [pc, #220]	; (8004a6c <reset_flash_values+0x120>)
 800498e:	60da      	str	r2, [r3, #12]
	I_MAX_CONT = 14.0f;
 8004990:	4b34      	ldr	r3, [pc, #208]	; (8004a64 <reset_flash_values+0x118>)
 8004992:	4a37      	ldr	r2, [pc, #220]	; (8004a70 <reset_flash_values+0x124>)
 8004994:	611a      	str	r2, [r3, #16]
	I_CAL = 5.0f;
 8004996:	4b33      	ldr	r3, [pc, #204]	; (8004a64 <reset_flash_values+0x118>)
 8004998:	4a36      	ldr	r2, [pc, #216]	; (8004a74 <reset_flash_values+0x128>)
 800499a:	615a      	str	r2, [r3, #20]
	I_FW_MAX=0;
 800499c:	4b31      	ldr	r3, [pc, #196]	; (8004a64 <reset_flash_values+0x118>)
 800499e:	f04f 0200 	mov.w	r2, #0
 80049a2:	619a      	str	r2, [r3, #24]

//	K_SCALE = 0.000133f;          // K_loop/Loop BW (Hz) 0.0042
//	KI_D = 0.0373f;                // PI zero, in radians per sample
//	KI_Q = 0.0373f;                // PI zero, in radians per sample

	PPAIRS = 21.0f;
 80049a4:	4b2f      	ldr	r3, [pc, #188]	; (8004a64 <reset_flash_values+0x118>)
 80049a6:	4a34      	ldr	r2, [pc, #208]	; (8004a78 <reset_flash_values+0x12c>)
 80049a8:	631a      	str	r2, [r3, #48]	; 0x30
	GR = 6.0f;
 80049aa:	4b2e      	ldr	r3, [pc, #184]	; (8004a64 <reset_flash_values+0x118>)
 80049ac:	4a33      	ldr	r2, [pc, #204]	; (8004a7c <reset_flash_values+0x130>)
 80049ae:	635a      	str	r2, [r3, #52]	; 0x34
	KT = 1.0f;
 80049b0:	4b2c      	ldr	r3, [pc, #176]	; (8004a64 <reset_flash_values+0x118>)
 80049b2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80049b6:	639a      	str	r2, [r3, #56]	; 0x38
	L_D = 0.000003f;
 80049b8:	4b2a      	ldr	r3, [pc, #168]	; (8004a64 <reset_flash_values+0x118>)
 80049ba:	4a31      	ldr	r2, [pc, #196]	; (8004a80 <reset_flash_values+0x134>)
 80049bc:	63da      	str	r2, [r3, #60]	; 0x3c
	L_Q = 0.000003f;
 80049be:	4b29      	ldr	r3, [pc, #164]	; (8004a64 <reset_flash_values+0x118>)
 80049c0:	4a2f      	ldr	r2, [pc, #188]	; (8004a80 <reset_flash_values+0x134>)
 80049c2:	641a      	str	r2, [r3, #64]	; 0x40
	R_PHASE = 0.433f;
 80049c4:	4b27      	ldr	r3, [pc, #156]	; (8004a64 <reset_flash_values+0x118>)
 80049c6:	4a2f      	ldr	r2, [pc, #188]	; (8004a84 <reset_flash_values+0x138>)
 80049c8:	645a      	str	r2, [r3, #68]	; 0x44
	R_NOMINAL = 0.0f;
 80049ca:	4b26      	ldr	r3, [pc, #152]	; (8004a64 <reset_flash_values+0x118>)
 80049cc:	f04f 0200 	mov.w	r2, #0
 80049d0:	649a      	str	r2, [r3, #72]	; 0x48

	R_TH = 1.25f;
 80049d2:	4b24      	ldr	r3, [pc, #144]	; (8004a64 <reset_flash_values+0x118>)
 80049d4:	4a2c      	ldr	r2, [pc, #176]	; (8004a88 <reset_flash_values+0x13c>)
 80049d6:	64da      	str	r2, [r3, #76]	; 0x4c
	C_TH = 0.0f;
 80049d8:	4b22      	ldr	r3, [pc, #136]	; (8004a64 <reset_flash_values+0x118>)
 80049da:	f04f 0200 	mov.w	r2, #0
 80049de:	651a      	str	r2, [r3, #80]	; 0x50
	INV_M_TH = 0.02825f;
 80049e0:	4b20      	ldr	r3, [pc, #128]	; (8004a64 <reset_flash_values+0x118>)
 80049e2:	4a2a      	ldr	r2, [pc, #168]	; (8004a8c <reset_flash_values+0x140>)
 80049e4:	655a      	str	r2, [r3, #84]	; 0x54
	T_AMBIENT = 25.0f;
 80049e6:	4b1f      	ldr	r3, [pc, #124]	; (8004a64 <reset_flash_values+0x118>)
 80049e8:	4a29      	ldr	r2, [pc, #164]	; (8004a90 <reset_flash_values+0x144>)
 80049ea:	659a      	str	r2, [r3, #88]	; 0x58
	TEMP_MAX = 125.0f;
 80049ec:	4b1d      	ldr	r3, [pc, #116]	; (8004a64 <reset_flash_values+0x118>)
 80049ee:	4a29      	ldr	r2, [pc, #164]	; (8004a94 <reset_flash_values+0x148>)
 80049f0:	65da      	str	r2, [r3, #92]	; 0x5c

	P_MIN = -12.5f;
 80049f2:	4b1c      	ldr	r3, [pc, #112]	; (8004a64 <reset_flash_values+0x118>)
 80049f4:	4a28      	ldr	r2, [pc, #160]	; (8004a98 <reset_flash_values+0x14c>)
 80049f6:	661a      	str	r2, [r3, #96]	; 0x60
	P_MAX = 12.5f;
 80049f8:	4b1a      	ldr	r3, [pc, #104]	; (8004a64 <reset_flash_values+0x118>)
 80049fa:	4a28      	ldr	r2, [pc, #160]	; (8004a9c <reset_flash_values+0x150>)
 80049fc:	665a      	str	r2, [r3, #100]	; 0x64
	V_MIN = -65.0f;
 80049fe:	4b19      	ldr	r3, [pc, #100]	; (8004a64 <reset_flash_values+0x118>)
 8004a00:	4a27      	ldr	r2, [pc, #156]	; (8004aa0 <reset_flash_values+0x154>)
 8004a02:	669a      	str	r2, [r3, #104]	; 0x68
	V_MAX = 65.0f;
 8004a04:	4b17      	ldr	r3, [pc, #92]	; (8004a64 <reset_flash_values+0x118>)
 8004a06:	4a27      	ldr	r2, [pc, #156]	; (8004aa4 <reset_flash_values+0x158>)
 8004a08:	66da      	str	r2, [r3, #108]	; 0x6c
	KP_MAX = 500.0f;
 8004a0a:	4b16      	ldr	r3, [pc, #88]	; (8004a64 <reset_flash_values+0x118>)
 8004a0c:	4a26      	ldr	r2, [pc, #152]	; (8004aa8 <reset_flash_values+0x15c>)
 8004a0e:	671a      	str	r2, [r3, #112]	; 0x70
	KD_MAX = 10.0f;
 8004a10:	4b14      	ldr	r3, [pc, #80]	; (8004a64 <reset_flash_values+0x118>)
 8004a12:	4a26      	ldr	r2, [pc, #152]	; (8004aac <reset_flash_values+0x160>)
 8004a14:	675a      	str	r2, [r3, #116]	; 0x74
	T_MIN = -72.0f;
 8004a16:	4b13      	ldr	r3, [pc, #76]	; (8004a64 <reset_flash_values+0x118>)
 8004a18:	4a25      	ldr	r2, [pc, #148]	; (8004ab0 <reset_flash_values+0x164>)
 8004a1a:	679a      	str	r2, [r3, #120]	; 0x78
	T_MAX = 72.0f;
 8004a1c:	4b11      	ldr	r3, [pc, #68]	; (8004a64 <reset_flash_values+0x118>)
 8004a1e:	4a25      	ldr	r2, [pc, #148]	; (8004ab4 <reset_flash_values+0x168>)
 8004a20:	67da      	str	r2, [r3, #124]	; 0x7c

	/* Write new settings to flash */
	if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8004a22:	4b25      	ldr	r3, [pc, #148]	; (8004ab8 <reset_flash_values+0x16c>)
 8004a24:	691a      	ldr	r2, [r3, #16]
 8004a26:	9200      	str	r2, [sp, #0]
 8004a28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a2a:	f001 fa02 	bl	8005e32 <preference_writer_ready>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	f083 0301 	eor.w	r3, r3, #1
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d002      	beq.n	8004a40 <reset_flash_values+0xf4>
 8004a3a:	481f      	ldr	r0, [pc, #124]	; (8004ab8 <reset_flash_values+0x16c>)
 8004a3c:	f001 f9ea 	bl	8005e14 <preference_writer_open>
	preference_writer_flush(&prefs);
 8004a40:	481d      	ldr	r0, [pc, #116]	; (8004ab8 <reset_flash_values+0x16c>)
 8004a42:	f001 fa03 	bl	8005e4c <preference_writer_flush>
	preference_writer_close(&prefs);
 8004a46:	481c      	ldr	r0, [pc, #112]	; (8004ab8 <reset_flash_values+0x16c>)
 8004a48:	f001 fa7e 	bl	8005f48 <preference_writer_close>
	preference_writer_load(prefs);
 8004a4c:	4b1a      	ldr	r3, [pc, #104]	; (8004ab8 <reset_flash_values+0x16c>)
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	9200      	str	r2, [sp, #0]
 8004a52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a54:	f001 fa36 	bl	8005ec4 <preference_writer_load>

 }
 8004a58:	bf00      	nop
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	2000043c 	.word	0x2000043c
 8004a64:	2000033c 	.word	0x2000033c
 8004a68:	447a0000 	.word	0x447a0000
 8004a6c:	42200000 	.word	0x42200000
 8004a70:	41600000 	.word	0x41600000
 8004a74:	40a00000 	.word	0x40a00000
 8004a78:	41a80000 	.word	0x41a80000
 8004a7c:	40c00000 	.word	0x40c00000
 8004a80:	3649539c 	.word	0x3649539c
 8004a84:	3eddb22d 	.word	0x3eddb22d
 8004a88:	3fa00000 	.word	0x3fa00000
 8004a8c:	3ce76c8b 	.word	0x3ce76c8b
 8004a90:	41c80000 	.word	0x41c80000
 8004a94:	42fa0000 	.word	0x42fa0000
 8004a98:	c1480000 	.word	0xc1480000
 8004a9c:	41480000 	.word	0x41480000
 8004aa0:	c2820000 	.word	0xc2820000
 8004aa4:	42820000 	.word	0x42820000
 8004aa8:	43fa0000 	.word	0x43fa0000
 8004aac:	41200000 	.word	0x41200000
 8004ab0:	c2900000 	.word	0xc2900000
 8004ab4:	42900000 	.word	0x42900000
 8004ab8:	2000083c 	.word	0x2000083c

08004abc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08a      	sub	sp, #40	; 0x28
 8004ac0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ac2:	f107 0314 	add.w	r3, r7, #20
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	605a      	str	r2, [r3, #4]
 8004acc:	609a      	str	r2, [r3, #8]
 8004ace:	60da      	str	r2, [r3, #12]
 8004ad0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	613b      	str	r3, [r7, #16]
 8004ad6:	4b38      	ldr	r3, [pc, #224]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ada:	4a37      	ldr	r2, [pc, #220]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004adc:	f043 0304 	orr.w	r3, r3, #4
 8004ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ae2:	4b35      	ldr	r3, [pc, #212]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae6:	f003 0304 	and.w	r3, r3, #4
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
 8004af2:	4b31      	ldr	r3, [pc, #196]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af6:	4a30      	ldr	r2, [pc, #192]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004afc:	6313      	str	r3, [r2, #48]	; 0x30
 8004afe:	4b2e      	ldr	r3, [pc, #184]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60bb      	str	r3, [r7, #8]
 8004b0e:	4b2a      	ldr	r3, [pc, #168]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b12:	4a29      	ldr	r2, [pc, #164]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004b14:	f043 0301 	orr.w	r3, r3, #1
 8004b18:	6313      	str	r3, [r2, #48]	; 0x30
 8004b1a:	4b27      	ldr	r3, [pc, #156]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	60bb      	str	r3, [r7, #8]
 8004b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	607b      	str	r3, [r7, #4]
 8004b2a:	4b23      	ldr	r3, [pc, #140]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2e:	4a22      	ldr	r2, [pc, #136]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004b30:	f043 0302 	orr.w	r3, r3, #2
 8004b34:	6313      	str	r3, [r2, #48]	; 0x30
 8004b36:	4b20      	ldr	r3, [pc, #128]	; (8004bb8 <MX_GPIO_Init+0xfc>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	607b      	str	r3, [r7, #4]
 8004b40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|GPIO_PIN_11|SPI3_CS_Pin, GPIO_PIN_RESET);
 8004b42:	2200      	movs	r2, #0
 8004b44:	f648 0110 	movw	r1, #34832	; 0x8810
 8004b48:	481c      	ldr	r0, [pc, #112]	; (8004bbc <MX_GPIO_Init+0x100>)
 8004b4a:	f003 fd77 	bl	800863c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8004b4e:	2200      	movs	r2, #0
 8004b50:	2120      	movs	r1, #32
 8004b52:	481b      	ldr	r0, [pc, #108]	; (8004bc0 <MX_GPIO_Init+0x104>)
 8004b54:	f003 fd72 	bl	800863c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004b58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004b5e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8004b62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b64:	2300      	movs	r3, #0
 8004b66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004b68:	f107 0314 	add.w	r3, r7, #20
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4814      	ldr	r0, [pc, #80]	; (8004bc0 <MX_GPIO_Init+0x104>)
 8004b70:	f003 fbd0 	bl	8008314 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA11 PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|GPIO_PIN_11|SPI3_CS_Pin;
 8004b74:	f648 0310 	movw	r3, #34832	; 0x8810
 8004b78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b82:	2303      	movs	r3, #3
 8004b84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b86:	f107 0314 	add.w	r3, r7, #20
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	480b      	ldr	r0, [pc, #44]	; (8004bbc <MX_GPIO_Init+0x100>)
 8004b8e:	f003 fbc1 	bl	8008314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004b92:	2320      	movs	r3, #32
 8004b94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b96:	2301      	movs	r3, #1
 8004b98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ba2:	f107 0314 	add.w	r3, r7, #20
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	4805      	ldr	r0, [pc, #20]	; (8004bc0 <MX_GPIO_Init+0x104>)
 8004baa:	f003 fbb3 	bl	8008314 <HAL_GPIO_Init>

}
 8004bae:	bf00      	nop
 8004bb0:	3728      	adds	r7, #40	; 0x28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	40020000 	.word	0x40020000
 8004bc0:	40020800 	.word	0x40020800
 8004bc4:	00000000 	.word	0x00000000

08004bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b08a      	sub	sp, #40	; 0x28
 8004bcc:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004bce:	f002 f937 	bl	8006e40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004bd2:	f000 fc15 	bl	8005400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004bd6:	f7ff ff71 	bl	8004abc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004bda:	f002 f869 	bl	8006cb0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8004bde:	f001 fe6f 	bl	80068c0 <MX_TIM1_Init>
  MX_CAN1_Init();
 8004be2:	f7fd f8f7 	bl	8001dd4 <MX_CAN1_Init>
  MX_SPI1_Init();
 8004be6:	f001 f9bf 	bl	8005f68 <MX_SPI1_Init>
  MX_SPI3_Init();
 8004bea:	f001 f9f5 	bl	8005fd8 <MX_SPI3_Init>
  MX_ADC1_Init();
 8004bee:	f7fc fa23 	bl	8001038 <MX_ADC1_Init>
  MX_ADC2_Init();
 8004bf2:	f7fc fa8b 	bl	800110c <MX_ADC2_Init>
  MX_ADC3_Init();
 8004bf6:	f7fc fad3 	bl	80011a0 <MX_ADC3_Init>
  MX_TIM2_Init();
 8004bfa:	f001 ff19 	bl	8006a30 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004bfe:	f001 ff63 	bl	8006ac8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2); // enable this to use delay_us() function
 8004c02:	48ac      	ldr	r0, [pc, #688]	; (8004eb4 <main+0x2ec>)
 8004c04:	f004 feb2 	bl	800996c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3); // enable this to time functions in us
 8004c08:	48ab      	ldr	r0, [pc, #684]	; (8004eb8 <main+0x2f0>)
 8004c0a:	f004 feaf 	bl	800996c <HAL_TIM_Base_Start>

  /* Load settings from flash */
  preference_writer_init(&prefs, 6);
 8004c0e:	2106      	movs	r1, #6
 8004c10:	48aa      	ldr	r0, [pc, #680]	; (8004ebc <main+0x2f4>)
 8004c12:	f001 f8ee 	bl	8005df2 <preference_writer_init>
  preference_writer_load(prefs);
 8004c16:	4ba9      	ldr	r3, [pc, #676]	; (8004ebc <main+0x2f4>)
 8004c18:	691a      	ldr	r2, [r3, #16]
 8004c1a:	9200      	str	r2, [sp, #0]
 8004c1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c1e:	f001 f951 	bl	8005ec4 <preference_writer_load>

  /* Sanitize configs in case flash is empty*/
  if(PHASE_ORDER==-1){PHASE_ORDER = 0;};
 8004c22:	4ba7      	ldr	r3, [pc, #668]	; (8004ec0 <main+0x2f8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c2a:	d102      	bne.n	8004c32 <main+0x6a>
 8004c2c:	4ba4      	ldr	r3, [pc, #656]	; (8004ec0 <main+0x2f8>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	601a      	str	r2, [r3, #0]
  if(CAN_ID==-1){CAN_ID = 1;}
 8004c32:	4ba3      	ldr	r3, [pc, #652]	; (8004ec0 <main+0x2f8>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c3a:	d102      	bne.n	8004c42 <main+0x7a>
 8004c3c:	4ba0      	ldr	r3, [pc, #640]	; (8004ec0 <main+0x2f8>)
 8004c3e:	2201      	movs	r2, #1
 8004c40:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8004c42:	4b9f      	ldr	r3, [pc, #636]	; (8004ec0 <main+0x2f8>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c4a:	d102      	bne.n	8004c52 <main+0x8a>
 8004c4c:	4b9c      	ldr	r3, [pc, #624]	; (8004ec0 <main+0x2f8>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8004c52:	4b9b      	ldr	r3, [pc, #620]	; (8004ec0 <main+0x2f8>)
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c5a:	d103      	bne.n	8004c64 <main+0x9c>
 8004c5c:	4b98      	ldr	r3, [pc, #608]	; (8004ec0 <main+0x2f8>)
 8004c5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c62:	60da      	str	r2, [r3, #12]
  if(EN_ENC_FILTER ==-1){EN_ENC_FILTER = 0;}
 8004c64:	4b96      	ldr	r3, [pc, #600]	; (8004ec0 <main+0x2f8>)
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c6c:	d102      	bne.n	8004c74 <main+0xac>
 8004c6e:	4b94      	ldr	r3, [pc, #592]	; (8004ec0 <main+0x2f8>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	611a      	str	r2, [r3, #16]
  if(EN_ENC_LINEARIZE ==-1){EN_ENC_LINEARIZE = 0;}
 8004c74:	4b92      	ldr	r3, [pc, #584]	; (8004ec0 <main+0x2f8>)
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c7c:	d102      	bne.n	8004c84 <main+0xbc>
 8004c7e:	4b90      	ldr	r3, [pc, #576]	; (8004ec0 <main+0x2f8>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	615a      	str	r2, [r3, #20]
  if(E_ZERO==-1){E_ZERO = 0;}
 8004c84:	4b8e      	ldr	r3, [pc, #568]	; (8004ec0 <main+0x2f8>)
 8004c86:	69db      	ldr	r3, [r3, #28]
 8004c88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c8c:	d102      	bne.n	8004c94 <main+0xcc>
 8004c8e:	4b8c      	ldr	r3, [pc, #560]	; (8004ec0 <main+0x2f8>)
 8004c90:	2200      	movs	r2, #0
 8004c92:	61da      	str	r2, [r3, #28]
  if(M_ZERO==-1){M_ZERO = 0;}
 8004c94:	4b8a      	ldr	r3, [pc, #552]	; (8004ec0 <main+0x2f8>)
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c9c:	d102      	bne.n	8004ca4 <main+0xdc>
 8004c9e:	4b88      	ldr	r3, [pc, #544]	; (8004ec0 <main+0x2f8>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	619a      	str	r2, [r3, #24]

  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8004ca4:	4b87      	ldr	r3, [pc, #540]	; (8004ec4 <main+0x2fc>)
 8004ca6:	edd3 7a02 	vldr	s15, [r3, #8]
 8004caa:	eef4 7a67 	vcmp.f32	s15, s15
 8004cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cb2:	d609      	bvs.n	8004cc8 <main+0x100>
 8004cb4:	4b83      	ldr	r3, [pc, #524]	; (8004ec4 <main+0x2fc>)
 8004cb6:	edd3 7a02 	vldr	s15, [r3, #8]
 8004cba:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004cbe:	eef4 7a47 	vcmp.f32	s15, s14
 8004cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cc6:	d102      	bne.n	8004cce <main+0x106>
 8004cc8:	4b7e      	ldr	r3, [pc, #504]	; (8004ec4 <main+0x2fc>)
 8004cca:	4a7f      	ldr	r2, [pc, #508]	; (8004ec8 <main+0x300>)
 8004ccc:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8004cce:	4b7d      	ldr	r3, [pc, #500]	; (8004ec4 <main+0x2fc>)
 8004cd0:	edd3 7a03 	vldr	s15, [r3, #12]
 8004cd4:	eef4 7a67 	vcmp.f32	s15, s15
 8004cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cdc:	d609      	bvs.n	8004cf2 <main+0x12a>
 8004cde:	4b79      	ldr	r3, [pc, #484]	; (8004ec4 <main+0x2fc>)
 8004ce0:	edd3 7a03 	vldr	s15, [r3, #12]
 8004ce4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ce8:	eef4 7a47 	vcmp.f32	s15, s14
 8004cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf0:	d102      	bne.n	8004cf8 <main+0x130>
 8004cf2:	4b74      	ldr	r3, [pc, #464]	; (8004ec4 <main+0x2fc>)
 8004cf4:	4a75      	ldr	r2, [pc, #468]	; (8004ecc <main+0x304>)
 8004cf6:	60da      	str	r2, [r3, #12]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8004cf8:	4b72      	ldr	r3, [pc, #456]	; (8004ec4 <main+0x2fc>)
 8004cfa:	edd3 7a04 	vldr	s15, [r3, #16]
 8004cfe:	eef4 7a67 	vcmp.f32	s15, s15
 8004d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d06:	d609      	bvs.n	8004d1c <main+0x154>
 8004d08:	4b6e      	ldr	r3, [pc, #440]	; (8004ec4 <main+0x2fc>)
 8004d0a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004d0e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d12:	eef4 7a47 	vcmp.f32	s15, s14
 8004d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d1a:	d102      	bne.n	8004d22 <main+0x15a>
 8004d1c:	4b69      	ldr	r3, [pc, #420]	; (8004ec4 <main+0x2fc>)
 8004d1e:	4a6c      	ldr	r2, [pc, #432]	; (8004ed0 <main+0x308>)
 8004d20:	611a      	str	r2, [r3, #16]
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004d22:	4b68      	ldr	r3, [pc, #416]	; (8004ec4 <main+0x2fc>)
 8004d24:	edd3 7a05 	vldr	s15, [r3, #20]
 8004d28:	eef4 7a67 	vcmp.f32	s15, s15
 8004d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d30:	d609      	bvs.n	8004d46 <main+0x17e>
 8004d32:	4b64      	ldr	r3, [pc, #400]	; (8004ec4 <main+0x2fc>)
 8004d34:	edd3 7a05 	vldr	s15, [r3, #20]
 8004d38:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d3c:	eef4 7a47 	vcmp.f32	s15, s14
 8004d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d44:	d102      	bne.n	8004d4c <main+0x184>
 8004d46:	4b5f      	ldr	r3, [pc, #380]	; (8004ec4 <main+0x2fc>)
 8004d48:	4a62      	ldr	r2, [pc, #392]	; (8004ed4 <main+0x30c>)
 8004d4a:	615a      	str	r2, [r3, #20]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8004d4c:	4b5d      	ldr	r3, [pc, #372]	; (8004ec4 <main+0x2fc>)
 8004d4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d52:	eef4 7a67 	vcmp.f32	s15, s15
 8004d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d5a:	d609      	bvs.n	8004d70 <main+0x1a8>
 8004d5c:	4b59      	ldr	r3, [pc, #356]	; (8004ec4 <main+0x2fc>)
 8004d5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d62:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d66:	eef4 7a47 	vcmp.f32	s15, s14
 8004d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6e:	d103      	bne.n	8004d78 <main+0x1b0>
 8004d70:	4b54      	ldr	r3, [pc, #336]	; (8004ec4 <main+0x2fc>)
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	619a      	str	r2, [r3, #24]

//  if(isnan(K_SCALE) || K_SCALE==-1){K_SCALE = 0.000133f;}
//  if(isnan(KI_D) || KI_D==-1){KI_D = 0.0373f;}
//  if(isnan(KI_Q) || KI_Q ==-1){KI_Q = 0.0373f;}

  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8004d78:	4b52      	ldr	r3, [pc, #328]	; (8004ec4 <main+0x2fc>)
 8004d7a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004d7e:	eef4 7a67 	vcmp.f32	s15, s15
 8004d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d86:	d609      	bvs.n	8004d9c <main+0x1d4>
 8004d88:	4b4e      	ldr	r3, [pc, #312]	; (8004ec4 <main+0x2fc>)
 8004d8a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004d8e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d92:	eef4 7a47 	vcmp.f32	s15, s14
 8004d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d9a:	d102      	bne.n	8004da2 <main+0x1da>
 8004d9c:	4b49      	ldr	r3, [pc, #292]	; (8004ec4 <main+0x2fc>)
 8004d9e:	4a4e      	ldr	r2, [pc, #312]	; (8004ed8 <main+0x310>)
 8004da0:	631a      	str	r2, [r3, #48]	; 0x30
  if(isnan(GR) || GR==-1){GR = 6.0f;}
 8004da2:	4b48      	ldr	r3, [pc, #288]	; (8004ec4 <main+0x2fc>)
 8004da4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004da8:	eef4 7a67 	vcmp.f32	s15, s15
 8004dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004db0:	d609      	bvs.n	8004dc6 <main+0x1fe>
 8004db2:	4b44      	ldr	r3, [pc, #272]	; (8004ec4 <main+0x2fc>)
 8004db4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004db8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004dbc:	eef4 7a47 	vcmp.f32	s15, s14
 8004dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc4:	d102      	bne.n	8004dcc <main+0x204>
 8004dc6:	4b3f      	ldr	r3, [pc, #252]	; (8004ec4 <main+0x2fc>)
 8004dc8:	4a44      	ldr	r2, [pc, #272]	; (8004edc <main+0x314>)
 8004dca:	635a      	str	r2, [r3, #52]	; 0x34
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004dcc:	4b3d      	ldr	r3, [pc, #244]	; (8004ec4 <main+0x2fc>)
 8004dce:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004dd2:	eef4 7a67 	vcmp.f32	s15, s15
 8004dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dda:	d609      	bvs.n	8004df0 <main+0x228>
 8004ddc:	4b39      	ldr	r3, [pc, #228]	; (8004ec4 <main+0x2fc>)
 8004dde:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004de2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004de6:	eef4 7a47 	vcmp.f32	s15, s14
 8004dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dee:	d103      	bne.n	8004df8 <main+0x230>
 8004df0:	4b34      	ldr	r3, [pc, #208]	; (8004ec4 <main+0x2fc>)
 8004df2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004df6:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(L_D) || L_D==-1){L_D = 0.000003f;}
 8004df8:	4b32      	ldr	r3, [pc, #200]	; (8004ec4 <main+0x2fc>)
 8004dfa:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004dfe:	eef4 7a67 	vcmp.f32	s15, s15
 8004e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e06:	d609      	bvs.n	8004e1c <main+0x254>
 8004e08:	4b2e      	ldr	r3, [pc, #184]	; (8004ec4 <main+0x2fc>)
 8004e0a:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004e0e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e12:	eef4 7a47 	vcmp.f32	s15, s14
 8004e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e1a:	d102      	bne.n	8004e22 <main+0x25a>
 8004e1c:	4b29      	ldr	r3, [pc, #164]	; (8004ec4 <main+0x2fc>)
 8004e1e:	4a30      	ldr	r2, [pc, #192]	; (8004ee0 <main+0x318>)
 8004e20:	63da      	str	r2, [r3, #60]	; 0x3c
  if(isnan(L_Q) || L_Q==-1){L_Q = 0.000003f;}
 8004e22:	4b28      	ldr	r3, [pc, #160]	; (8004ec4 <main+0x2fc>)
 8004e24:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004e28:	eef4 7a67 	vcmp.f32	s15, s15
 8004e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e30:	d609      	bvs.n	8004e46 <main+0x27e>
 8004e32:	4b24      	ldr	r3, [pc, #144]	; (8004ec4 <main+0x2fc>)
 8004e34:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004e38:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e3c:	eef4 7a47 	vcmp.f32	s15, s14
 8004e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e44:	d102      	bne.n	8004e4c <main+0x284>
 8004e46:	4b1f      	ldr	r3, [pc, #124]	; (8004ec4 <main+0x2fc>)
 8004e48:	4a25      	ldr	r2, [pc, #148]	; (8004ee0 <main+0x318>)
 8004e4a:	641a      	str	r2, [r3, #64]	; 0x40
  if(isnan(R_PHASE) || R_PHASE==-1){R_PHASE = 0.433f;}
 8004e4c:	4b1d      	ldr	r3, [pc, #116]	; (8004ec4 <main+0x2fc>)
 8004e4e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004e52:	eef4 7a67 	vcmp.f32	s15, s15
 8004e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e5a:	d609      	bvs.n	8004e70 <main+0x2a8>
 8004e5c:	4b19      	ldr	r3, [pc, #100]	; (8004ec4 <main+0x2fc>)
 8004e5e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004e62:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e66:	eef4 7a47 	vcmp.f32	s15, s14
 8004e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e6e:	d102      	bne.n	8004e76 <main+0x2ae>
 8004e70:	4b14      	ldr	r3, [pc, #80]	; (8004ec4 <main+0x2fc>)
 8004e72:	4a1c      	ldr	r2, [pc, #112]	; (8004ee4 <main+0x31c>)
 8004e74:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8004e76:	4b13      	ldr	r3, [pc, #76]	; (8004ec4 <main+0x2fc>)
 8004e78:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004e7c:	eef4 7a67 	vcmp.f32	s15, s15
 8004e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e84:	d609      	bvs.n	8004e9a <main+0x2d2>
 8004e86:	4b0f      	ldr	r3, [pc, #60]	; (8004ec4 <main+0x2fc>)
 8004e88:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004e8c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e90:	eef4 7a47 	vcmp.f32	s15, s14
 8004e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e98:	d103      	bne.n	8004ea2 <main+0x2da>
 8004e9a:	4b0a      	ldr	r3, [pc, #40]	; (8004ec4 <main+0x2fc>)
 8004e9c:	f04f 0200 	mov.w	r2, #0
 8004ea0:	649a      	str	r2, [r3, #72]	; 0x48

  if(isnan(R_TH) || R_TH==-1){R_TH = 1.25f;}
 8004ea2:	4b08      	ldr	r3, [pc, #32]	; (8004ec4 <main+0x2fc>)
 8004ea4:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004ea8:	eef4 7a67 	vcmp.f32	s15, s15
 8004eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eb0:	e01a      	b.n	8004ee8 <main+0x320>
 8004eb2:	bf00      	nop
 8004eb4:	200095bc 	.word	0x200095bc
 8004eb8:	20009604 	.word	0x20009604
 8004ebc:	2000083c 	.word	0x2000083c
 8004ec0:	2000043c 	.word	0x2000043c
 8004ec4:	2000033c 	.word	0x2000033c
 8004ec8:	447a0000 	.word	0x447a0000
 8004ecc:	42200000 	.word	0x42200000
 8004ed0:	41600000 	.word	0x41600000
 8004ed4:	40a00000 	.word	0x40a00000
 8004ed8:	41a80000 	.word	0x41a80000
 8004edc:	40c00000 	.word	0x40c00000
 8004ee0:	3649539c 	.word	0x3649539c
 8004ee4:	3eddb22d 	.word	0x3eddb22d
 8004ee8:	d609      	bvs.n	8004efe <main+0x336>
 8004eea:	4bb5      	ldr	r3, [pc, #724]	; (80051c0 <main+0x5f8>)
 8004eec:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004ef0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ef4:	eef4 7a47 	vcmp.f32	s15, s14
 8004ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004efc:	d102      	bne.n	8004f04 <main+0x33c>
 8004efe:	4bb0      	ldr	r3, [pc, #704]	; (80051c0 <main+0x5f8>)
 8004f00:	4ab0      	ldr	r2, [pc, #704]	; (80051c4 <main+0x5fc>)
 8004f02:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(C_TH) || C_TH==-1){C_TH = 0.0f;}
 8004f04:	4bae      	ldr	r3, [pc, #696]	; (80051c0 <main+0x5f8>)
 8004f06:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004f0a:	eef4 7a67 	vcmp.f32	s15, s15
 8004f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f12:	d609      	bvs.n	8004f28 <main+0x360>
 8004f14:	4baa      	ldr	r3, [pc, #680]	; (80051c0 <main+0x5f8>)
 8004f16:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004f1a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f1e:	eef4 7a47 	vcmp.f32	s15, s14
 8004f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f26:	d103      	bne.n	8004f30 <main+0x368>
 8004f28:	4ba5      	ldr	r3, [pc, #660]	; (80051c0 <main+0x5f8>)
 8004f2a:	f04f 0200 	mov.w	r2, #0
 8004f2e:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(INV_M_TH) || INV_M_TH==-1){INV_M_TH = 0.02825f;}
 8004f30:	4ba3      	ldr	r3, [pc, #652]	; (80051c0 <main+0x5f8>)
 8004f32:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004f36:	eef4 7a67 	vcmp.f32	s15, s15
 8004f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f3e:	d609      	bvs.n	8004f54 <main+0x38c>
 8004f40:	4b9f      	ldr	r3, [pc, #636]	; (80051c0 <main+0x5f8>)
 8004f42:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004f46:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f4a:	eef4 7a47 	vcmp.f32	s15, s14
 8004f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f52:	d102      	bne.n	8004f5a <main+0x392>
 8004f54:	4b9a      	ldr	r3, [pc, #616]	; (80051c0 <main+0x5f8>)
 8004f56:	4a9c      	ldr	r2, [pc, #624]	; (80051c8 <main+0x600>)
 8004f58:	655a      	str	r2, [r3, #84]	; 0x54
  if(isnan(T_AMBIENT) || T_AMBIENT==-1){T_AMBIENT = 25.0f;}
 8004f5a:	4b99      	ldr	r3, [pc, #612]	; (80051c0 <main+0x5f8>)
 8004f5c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004f60:	eef4 7a67 	vcmp.f32	s15, s15
 8004f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f68:	d609      	bvs.n	8004f7e <main+0x3b6>
 8004f6a:	4b95      	ldr	r3, [pc, #596]	; (80051c0 <main+0x5f8>)
 8004f6c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004f70:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f74:	eef4 7a47 	vcmp.f32	s15, s14
 8004f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7c:	d102      	bne.n	8004f84 <main+0x3bc>
 8004f7e:	4b90      	ldr	r3, [pc, #576]	; (80051c0 <main+0x5f8>)
 8004f80:	4a92      	ldr	r2, [pc, #584]	; (80051cc <main+0x604>)
 8004f82:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8004f84:	4b8e      	ldr	r3, [pc, #568]	; (80051c0 <main+0x5f8>)
 8004f86:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004f8a:	eef4 7a67 	vcmp.f32	s15, s15
 8004f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f92:	d609      	bvs.n	8004fa8 <main+0x3e0>
 8004f94:	4b8a      	ldr	r3, [pc, #552]	; (80051c0 <main+0x5f8>)
 8004f96:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004f9a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f9e:	eef4 7a47 	vcmp.f32	s15, s14
 8004fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fa6:	d102      	bne.n	8004fae <main+0x3e6>
 8004fa8:	4b85      	ldr	r3, [pc, #532]	; (80051c0 <main+0x5f8>)
 8004faa:	4a89      	ldr	r2, [pc, #548]	; (80051d0 <main+0x608>)
 8004fac:	65da      	str	r2, [r3, #92]	; 0x5c

  if(isnan(P_MIN) || P_MIN==-1){P_MIN = -12.5f;}
 8004fae:	4b84      	ldr	r3, [pc, #528]	; (80051c0 <main+0x5f8>)
 8004fb0:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004fb4:	eef4 7a67 	vcmp.f32	s15, s15
 8004fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fbc:	d609      	bvs.n	8004fd2 <main+0x40a>
 8004fbe:	4b80      	ldr	r3, [pc, #512]	; (80051c0 <main+0x5f8>)
 8004fc0:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004fc4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004fc8:	eef4 7a47 	vcmp.f32	s15, s14
 8004fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd0:	d102      	bne.n	8004fd8 <main+0x410>
 8004fd2:	4b7b      	ldr	r3, [pc, #492]	; (80051c0 <main+0x5f8>)
 8004fd4:	4a7f      	ldr	r2, [pc, #508]	; (80051d4 <main+0x60c>)
 8004fd6:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX) || P_MAX==-1){P_MAX = 12.5f;}
 8004fd8:	4b79      	ldr	r3, [pc, #484]	; (80051c0 <main+0x5f8>)
 8004fda:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004fde:	eef4 7a67 	vcmp.f32	s15, s15
 8004fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fe6:	d609      	bvs.n	8004ffc <main+0x434>
 8004fe8:	4b75      	ldr	r3, [pc, #468]	; (80051c0 <main+0x5f8>)
 8004fea:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004fee:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ff2:	eef4 7a47 	vcmp.f32	s15, s14
 8004ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ffa:	d102      	bne.n	8005002 <main+0x43a>
 8004ffc:	4b70      	ldr	r3, [pc, #448]	; (80051c0 <main+0x5f8>)
 8004ffe:	4a76      	ldr	r2, [pc, #472]	; (80051d8 <main+0x610>)
 8005000:	665a      	str	r2, [r3, #100]	; 0x64
  if(isnan(V_MIN) || V_MIN==-1){V_MIN = -65.0f;}
 8005002:	4b6f      	ldr	r3, [pc, #444]	; (80051c0 <main+0x5f8>)
 8005004:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8005008:	eef4 7a67 	vcmp.f32	s15, s15
 800500c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005010:	d609      	bvs.n	8005026 <main+0x45e>
 8005012:	4b6b      	ldr	r3, [pc, #428]	; (80051c0 <main+0x5f8>)
 8005014:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8005018:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800501c:	eef4 7a47 	vcmp.f32	s15, s14
 8005020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005024:	d102      	bne.n	800502c <main+0x464>
 8005026:	4b66      	ldr	r3, [pc, #408]	; (80051c0 <main+0x5f8>)
 8005028:	4a6c      	ldr	r2, [pc, #432]	; (80051dc <main+0x614>)
 800502a:	669a      	str	r2, [r3, #104]	; 0x68
  if(isnan(V_MAX) || V_MAX==-1){V_MAX = 65.0f;}
 800502c:	4b64      	ldr	r3, [pc, #400]	; (80051c0 <main+0x5f8>)
 800502e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8005032:	eef4 7a67 	vcmp.f32	s15, s15
 8005036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800503a:	d609      	bvs.n	8005050 <main+0x488>
 800503c:	4b60      	ldr	r3, [pc, #384]	; (80051c0 <main+0x5f8>)
 800503e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8005042:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005046:	eef4 7a47 	vcmp.f32	s15, s14
 800504a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800504e:	d102      	bne.n	8005056 <main+0x48e>
 8005050:	4b5b      	ldr	r3, [pc, #364]	; (80051c0 <main+0x5f8>)
 8005052:	4a63      	ldr	r2, [pc, #396]	; (80051e0 <main+0x618>)
 8005054:	66da      	str	r2, [r3, #108]	; 0x6c
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8005056:	4b5a      	ldr	r3, [pc, #360]	; (80051c0 <main+0x5f8>)
 8005058:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800505c:	eef4 7a67 	vcmp.f32	s15, s15
 8005060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005064:	d609      	bvs.n	800507a <main+0x4b2>
 8005066:	4b56      	ldr	r3, [pc, #344]	; (80051c0 <main+0x5f8>)
 8005068:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800506c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005070:	eef4 7a47 	vcmp.f32	s15, s14
 8005074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005078:	d102      	bne.n	8005080 <main+0x4b8>
 800507a:	4b51      	ldr	r3, [pc, #324]	; (80051c0 <main+0x5f8>)
 800507c:	4a59      	ldr	r2, [pc, #356]	; (80051e4 <main+0x61c>)
 800507e:	671a      	str	r2, [r3, #112]	; 0x70
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 10.0f;}
 8005080:	4b4f      	ldr	r3, [pc, #316]	; (80051c0 <main+0x5f8>)
 8005082:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8005086:	eef4 7a67 	vcmp.f32	s15, s15
 800508a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800508e:	d609      	bvs.n	80050a4 <main+0x4dc>
 8005090:	4b4b      	ldr	r3, [pc, #300]	; (80051c0 <main+0x5f8>)
 8005092:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8005096:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800509a:	eef4 7a47 	vcmp.f32	s15, s14
 800509e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a2:	d102      	bne.n	80050aa <main+0x4e2>
 80050a4:	4b46      	ldr	r3, [pc, #280]	; (80051c0 <main+0x5f8>)
 80050a6:	4a50      	ldr	r2, [pc, #320]	; (80051e8 <main+0x620>)
 80050a8:	675a      	str	r2, [r3, #116]	; 0x74
  if(isnan(T_MIN) || T_MIN==-1){T_MIN = -72.0f;}
 80050aa:	4b45      	ldr	r3, [pc, #276]	; (80051c0 <main+0x5f8>)
 80050ac:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80050b0:	eef4 7a67 	vcmp.f32	s15, s15
 80050b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b8:	d609      	bvs.n	80050ce <main+0x506>
 80050ba:	4b41      	ldr	r3, [pc, #260]	; (80051c0 <main+0x5f8>)
 80050bc:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80050c0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80050c4:	eef4 7a47 	vcmp.f32	s15, s14
 80050c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050cc:	d102      	bne.n	80050d4 <main+0x50c>
 80050ce:	4b3c      	ldr	r3, [pc, #240]	; (80051c0 <main+0x5f8>)
 80050d0:	4a46      	ldr	r2, [pc, #280]	; (80051ec <main+0x624>)
 80050d2:	679a      	str	r2, [r3, #120]	; 0x78
  if(isnan(T_MAX) || T_MAX==-1){T_MAX = 72.0f;}
 80050d4:	4b3a      	ldr	r3, [pc, #232]	; (80051c0 <main+0x5f8>)
 80050d6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80050da:	eef4 7a67 	vcmp.f32	s15, s15
 80050de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050e2:	d609      	bvs.n	80050f8 <main+0x530>
 80050e4:	4b36      	ldr	r3, [pc, #216]	; (80051c0 <main+0x5f8>)
 80050e6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80050ea:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80050ee:	eef4 7a47 	vcmp.f32	s15, s14
 80050f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f6:	d102      	bne.n	80050fe <main+0x536>
 80050f8:	4b31      	ldr	r3, [pc, #196]	; (80051c0 <main+0x5f8>)
 80050fa:	4a3d      	ldr	r2, [pc, #244]	; (80051f0 <main+0x628>)
 80050fc:	67da      	str	r2, [r3, #124]	; 0x7c

  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 80050fe:	a32e      	add	r3, pc, #184	; (adr r3, 80051b8 <main+0x5f0>)
 8005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005104:	483b      	ldr	r0, [pc, #236]	; (80051f4 <main+0x62c>)
 8005106:	f007 fa0b 	bl	800c520 <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 800510a:	483b      	ldr	r0, [pc, #236]	; (80051f8 <main+0x630>)
 800510c:	f7fd fe6a 	bl	8002de4 <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8005110:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8005114:	2100      	movs	r1, #0
 8005116:	4839      	ldr	r0, [pc, #228]	; (80051fc <main+0x634>)
 8005118:	f006 fd90 	bl	800bc3c <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 800511c:	4b38      	ldr	r3, [pc, #224]	; (8005200 <main+0x638>)
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	4a38      	ldr	r2, [pc, #224]	; (8005204 <main+0x63c>)
 8005122:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
  comm_encoder.e_zero = E_ZERO;
 8005126:	4b36      	ldr	r3, [pc, #216]	; (8005200 <main+0x638>)
 8005128:	69db      	ldr	r3, [r3, #28]
 800512a:	4a36      	ldr	r2, [pc, #216]	; (8005204 <main+0x63c>)
 800512c:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
  comm_encoder.ppairs = PPAIRS;
 8005130:	4b23      	ldr	r3, [pc, #140]	; (80051c0 <main+0x5f8>)
 8005132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005134:	4a33      	ldr	r2, [pc, #204]	; (8005204 <main+0x63c>)
 8005136:	6713      	str	r3, [r2, #112]	; 0x70
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8005138:	2164      	movs	r1, #100	; 0x64
 800513a:	4832      	ldr	r0, [pc, #200]	; (8005204 <main+0x63c>)
 800513c:	f000 fb7a 	bl	8005834 <ps_warmup>

  memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));	// Copy the linearization lookup table
 8005140:	4b30      	ldr	r3, [pc, #192]	; (8005204 <main+0x63c>)
 8005142:	4a2f      	ldr	r2, [pc, #188]	; (8005200 <main+0x638>)
 8005144:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005148:	f102 0120 	add.w	r1, r2, #32
 800514c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005150:	4618      	mov	r0, r3
 8005152:	f006 fd65 	bl	800bc20 <memcpy>
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8005156:	482c      	ldr	r0, [pc, #176]	; (8005208 <main+0x640>)
 8005158:	f001 ff4c 	bl	8006ff4 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 800515c:	482b      	ldr	r0, [pc, #172]	; (800520c <main+0x644>)
 800515e:	f001 ff49 	bl	8006ff4 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8005162:	482b      	ldr	r0, [pc, #172]	; (8005210 <main+0x648>)
 8005164:	f001 ff46 	bl	8006ff4 <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8005168:	2201      	movs	r2, #1
 800516a:	2110      	movs	r1, #16
 800516c:	4829      	ldr	r0, [pc, #164]	; (8005214 <main+0x64c>)
 800516e:	f003 fa65 	bl	800863c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8005172:	2201      	movs	r2, #1
 8005174:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005178:	4826      	ldr	r0, [pc, #152]	; (8005214 <main+0x64c>)
 800517a:	f003 fa5f 	bl	800863c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800517e:	2001      	movs	r0, #1
 8005180:	f001 fed0 	bl	8006f24 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_DIS, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1); //  TODO: enable gate drive fault?
 8005184:	4924      	ldr	r1, [pc, #144]	; (8005218 <main+0x650>)
 8005186:	2301      	movs	r3, #1
 8005188:	9306      	str	r3, [sp, #24]
 800518a:	2300      	movs	r3, #0
 800518c:	9305      	str	r3, [sp, #20]
 800518e:	2300      	movs	r3, #0
 8005190:	9304      	str	r3, [sp, #16]
 8005192:	2300      	movs	r3, #0
 8005194:	9303      	str	r3, [sp, #12]
 8005196:	2300      	movs	r3, #0
 8005198:	9302      	str	r3, [sp, #8]
 800519a:	2301      	movs	r3, #1
 800519c:	9301      	str	r3, [sp, #4]
 800519e:	2300      	movs	r3, #0
 80051a0:	9300      	str	r3, [sp, #0]
 80051a2:	2301      	movs	r3, #1
 80051a4:	2200      	movs	r2, #0
 80051a6:	c903      	ldmia	r1, {r0, r1}
 80051a8:	f7fd f863 	bl	8002272 <drv_write_DCR>
  HAL_Delay(1);
 80051ac:	2001      	movs	r0, #1
 80051ae:	f001 feb9 	bl	8006f24 <HAL_Delay>
 80051b2:	e033      	b.n	800521c <main+0x654>
 80051b4:	f3af 8000 	nop.w
 80051b8:	a0000000 	.word	0xa0000000
 80051bc:	40019999 	.word	0x40019999
 80051c0:	2000033c 	.word	0x2000033c
 80051c4:	3fa00000 	.word	0x3fa00000
 80051c8:	3ce76c8b 	.word	0x3ce76c8b
 80051cc:	41c80000 	.word	0x41c80000
 80051d0:	42fa0000 	.word	0x42fa0000
 80051d4:	c1480000 	.word	0xc1480000
 80051d8:	41480000 	.word	0x41480000
 80051dc:	c2820000 	.word	0xc2820000
 80051e0:	42820000 	.word	0x42820000
 80051e4:	43fa0000 	.word	0x43fa0000
 80051e8:	41200000 	.word	0x41200000
 80051ec:	c2900000 	.word	0xc2900000
 80051f0:	42900000 	.word	0x42900000
 80051f4:	08011184 	.word	0x08011184
 80051f8:	20000850 	.word	0x20000850
 80051fc:	200090ec 	.word	0x200090ec
 8005200:	2000043c 	.word	0x2000043c
 8005204:	20000b5c 	.word	0x20000b5c
 8005208:	2000023c 	.word	0x2000023c
 800520c:	20000284 	.word	0x20000284
 8005210:	200002cc 	.word	0x200002cc
 8005214:	40020000 	.word	0x40020000
 8005218:	20000eb8 	.word	0x20000eb8
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, DIS_SEN_EN, 0x1, 0x1, 0x1, SEN_LVL_1_0); // calibrate shunt amplifiers
 800521c:	4968      	ldr	r1, [pc, #416]	; (80053c0 <main+0x7f8>)
 800521e:	2303      	movs	r3, #3
 8005220:	9306      	str	r3, [sp, #24]
 8005222:	2301      	movs	r3, #1
 8005224:	9305      	str	r3, [sp, #20]
 8005226:	2301      	movs	r3, #1
 8005228:	9304      	str	r3, [sp, #16]
 800522a:	2301      	movs	r3, #1
 800522c:	9303      	str	r3, [sp, #12]
 800522e:	2300      	movs	r3, #0
 8005230:	9302      	str	r3, [sp, #8]
 8005232:	2303      	movs	r3, #3
 8005234:	9301      	str	r3, [sp, #4]
 8005236:	2300      	movs	r3, #0
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	2301      	movs	r3, #1
 800523c:	2200      	movs	r2, #0
 800523e:	c903      	ldmia	r1, {r0, r1}
 8005240:	f7fd f887 	bl	8002352 <drv_write_CSACR>
  HAL_Delay(1);
 8005244:	2001      	movs	r0, #1
 8005246:	f001 fe6d 	bl	8006f24 <HAL_Delay>
  zero_current(&controller); // moved this between the two drv_write_CSACR calls to match mbed fw version
 800524a:	485e      	ldr	r0, [pc, #376]	; (80053c4 <main+0x7fc>)
 800524c:	f7fd fd86 	bl	8002d5c <zero_current>
  HAL_Delay(1);
 8005250:	2001      	movs	r0, #1
 8005252:	f001 fe67 	bl	8006f24 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, DIS_SEN_DIS, 0x0, 0x0, 0x0, SEN_LVL_1_0); // TODO: enable sensing of overcurrent fault?
 8005256:	495a      	ldr	r1, [pc, #360]	; (80053c0 <main+0x7f8>)
 8005258:	2303      	movs	r3, #3
 800525a:	9306      	str	r3, [sp, #24]
 800525c:	2300      	movs	r3, #0
 800525e:	9305      	str	r3, [sp, #20]
 8005260:	2300      	movs	r3, #0
 8005262:	9304      	str	r3, [sp, #16]
 8005264:	2300      	movs	r3, #0
 8005266:	9303      	str	r3, [sp, #12]
 8005268:	2301      	movs	r3, #1
 800526a:	9302      	str	r3, [sp, #8]
 800526c:	2303      	movs	r3, #3
 800526e:	9301      	str	r3, [sp, #4]
 8005270:	2300      	movs	r3, #0
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	2301      	movs	r3, #1
 8005276:	2200      	movs	r2, #0
 8005278:	c903      	ldmia	r1, {r0, r1}
 800527a:	f7fd f86a 	bl	8002352 <drv_write_CSACR>
  HAL_Delay(1);
 800527e:	2001      	movs	r0, #1
 8005280:	f001 fe50 	bl	8006f24 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_NONE, OCP_DEG_8US, VDS_LVL_1_88); // TODO: reduce VDS level and add OCP_RETRY?
 8005284:	494e      	ldr	r1, [pc, #312]	; (80053c0 <main+0x7f8>)
 8005286:	230f      	movs	r3, #15
 8005288:	9302      	str	r3, [sp, #8]
 800528a:	2303      	movs	r3, #3
 800528c:	9301      	str	r3, [sp, #4]
 800528e:	2303      	movs	r3, #3
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	2300      	movs	r3, #0
 8005294:	2201      	movs	r2, #1
 8005296:	c903      	ldmia	r1, {r0, r1}
 8005298:	f7fd f82d 	bl	80022f6 <drv_write_OCPCR>
  HAL_Delay(1);
 800529c:	2001      	movs	r0, #1
 800529e:	f001 fe41 	bl	8006f24 <HAL_Delay>
  drv_disable_gd(drv);
 80052a2:	4b47      	ldr	r3, [pc, #284]	; (80053c0 <main+0x7f8>)
 80052a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80052a8:	f7fd f8af 	bl	800240a <drv_disable_gd>
  HAL_Delay(1);
 80052ac:	2001      	movs	r0, #1
 80052ae:	f001 fe39 	bl	8006f24 <HAL_Delay>
  //drv_enable_gd(drv);
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 80052b2:	4b44      	ldr	r3, [pc, #272]	; (80053c4 <main+0x7fc>)
 80052b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052b8:	4a42      	ldr	r2, [pc, #264]	; (80053c4 <main+0x7fc>)
 80052ba:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 80052be:	4619      	mov	r1, r3
 80052c0:	4841      	ldr	r0, [pc, #260]	; (80053c8 <main+0x800>)
 80052c2:	f007 f92d 	bl	800c520 <iprintf>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80052c6:	2100      	movs	r1, #0
 80052c8:	4840      	ldr	r0, [pc, #256]	; (80053cc <main+0x804>)
 80052ca:	f004 fc81 	bl	8009bd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80052ce:	2104      	movs	r1, #4
 80052d0:	483e      	ldr	r0, [pc, #248]	; (80053cc <main+0x804>)
 80052d2:	f004 fc7d 	bl	8009bd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80052d6:	2108      	movs	r1, #8
 80052d8:	483c      	ldr	r0, [pc, #240]	; (80053cc <main+0x804>)
 80052da:	f004 fc79 	bl	8009bd0 <HAL_TIM_PWM_Start>

  /* CAN setup */
  can_rx_init(&can_rx);
 80052de:	483c      	ldr	r0, [pc, #240]	; (80053d0 <main+0x808>)
 80052e0:	f7fc fdf8 	bl	8001ed4 <can_rx_init>
  can_tx_init(&can_tx);
 80052e4:	483b      	ldr	r0, [pc, #236]	; (80053d4 <main+0x80c>)
 80052e6:	f7fc fe23 	bl	8001f30 <can_tx_init>
  HAL_CAN_Start(&CAN_H); //start CAN
 80052ea:	483b      	ldr	r0, [pc, #236]	; (80053d8 <main+0x810>)
 80052ec:	f002 fc3c 	bl	8007b68 <HAL_CAN_Start>
  //__HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt

  /* Set Interrupt Priorities */
  HAL_NVIC_SetPriority(PWM_ISR, 0x01,0x01); // commutation > communication
 80052f0:	2201      	movs	r2, #1
 80052f2:	2101      	movs	r1, #1
 80052f4:	2019      	movs	r0, #25
 80052f6:	f002 ff44 	bl	8008182 <HAL_NVIC_SetPriority>
//  HAL_NVIC_SetPriority(CAN_ISR, 0x02, 0x02);

  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 80052fa:	2201      	movs	r2, #1
 80052fc:	4937      	ldr	r1, [pc, #220]	; (80053dc <main+0x814>)
 80052fe:	4838      	ldr	r0, [pc, #224]	; (80053e0 <main+0x818>)
 8005300:	f005 fcc3 	bl	800ac8a <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1); // start main control interrupt
 8005304:	4831      	ldr	r0, [pc, #196]	; (80053cc <main+0x804>)
 8005306:	f004 fb99 	bl	8009a3c <HAL_TIM_Base_Start_IT>

  // Check encoder initialization here
  int new_offset = 0;
 800530a:	2300      	movs	r3, #0
 800530c:	607b      	str	r3, [r7, #4]
  ps_sample(&comm_encoder, 0.001);
 800530e:	ed9f 0a35 	vldr	s0, [pc, #212]	; 80053e4 <main+0x81c>
 8005312:	4835      	ldr	r0, [pc, #212]	; (80053e8 <main+0x820>)
 8005314:	f000 fad4 	bl	80058c0 <ps_sample>
  HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8005318:	2201      	movs	r2, #1
 800531a:	2120      	movs	r1, #32
 800531c:	4833      	ldr	r0, [pc, #204]	; (80053ec <main+0x824>)
 800531e:	f003 f98d 	bl	800863c <HAL_GPIO_WritePin>
  drv_enable_gd(drv);
 8005322:	4b27      	ldr	r3, [pc, #156]	; (80053c0 <main+0x7f8>)
 8005324:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005328:	f7fd f855 	bl	80023d6 <drv_enable_gd>
  new_offset = check_encoder_init(&comm_encoder, &controller, &comm_encoder_cal);             // status = 1 is good
 800532c:	4a30      	ldr	r2, [pc, #192]	; (80053f0 <main+0x828>)
 800532e:	4925      	ldr	r1, [pc, #148]	; (80053c4 <main+0x7fc>)
 8005330:	482d      	ldr	r0, [pc, #180]	; (80053e8 <main+0x820>)
 8005332:	f7fc fc0b 	bl	8001b4c <check_encoder_init>
 8005336:	6078      	str	r0, [r7, #4]
  HAL_Delay(100);
 8005338:	2064      	movs	r0, #100	; 0x64
 800533a:	f001 fdf3 	bl	8006f24 <HAL_Delay>
  drv_disable_gd(drv);
 800533e:	4b20      	ldr	r3, [pc, #128]	; (80053c0 <main+0x7f8>)
 8005340:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005344:	f7fd f861 	bl	800240a <drv_disable_gd>
  HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 8005348:	2200      	movs	r2, #0
 800534a:	2120      	movs	r1, #32
 800534c:	4827      	ldr	r0, [pc, #156]	; (80053ec <main+0x824>)
 800534e:	f003 f975 	bl	800863c <HAL_GPIO_WritePin>

  E_ZERO = new_offset;
 8005352:	4a28      	ldr	r2, [pc, #160]	; (80053f4 <main+0x82c>)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	61d3      	str	r3, [r2, #28]
  comm_encoder.e_zero = E_ZERO;
 8005358:	4b26      	ldr	r3, [pc, #152]	; (80053f4 <main+0x82c>)
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	4a22      	ldr	r2, [pc, #136]	; (80053e8 <main+0x820>)
 800535e:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
  printf(" Position Sensor Electrical Offset: %d\n\r", E_ZERO);
 8005362:	4b24      	ldr	r3, [pc, #144]	; (80053f4 <main+0x82c>)
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	4619      	mov	r1, r3
 8005368:	4823      	ldr	r0, [pc, #140]	; (80053f8 <main+0x830>)
 800536a:	f007 f8d9 	bl	800c520 <iprintf>

  // initialize filter here for position sensor
  HAL_Delay(100);
 800536e:	2064      	movs	r0, #100	; 0x64
 8005370:	f001 fdd8 	bl	8006f24 <HAL_Delay>
  ps_filter_init(&comm_encoder);
 8005374:	481c      	ldr	r0, [pc, #112]	; (80053e8 <main+0x820>)
 8005376:	f000 fd29 	bl	8005dcc <ps_filter_init>
  if (EN_ENC_FILTER == 1){
 800537a:	4b1e      	ldr	r3, [pc, #120]	; (80053f4 <main+0x82c>)
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	2b01      	cmp	r3, #1
 8005380:	d103      	bne.n	800538a <main+0x7c2>
	  comm_encoder.filt_enable = 1;
 8005382:	4b19      	ldr	r3, [pc, #100]	; (80053e8 <main+0x820>)
 8005384:	2201      	movs	r2, #1
 8005386:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  }
  // reset encoder sample count
  comm_encoder.first_sample = 0;
 800538a:	4b17      	ldr	r3, [pc, #92]	; (80053e8 <main+0x820>)
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358

  /* Start the FSM */
  state.state = MENU_MODE;
 8005392:	4b1a      	ldr	r3, [pc, #104]	; (80053fc <main+0x834>)
 8005394:	2200      	movs	r2, #0
 8005396:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8005398:	4b18      	ldr	r3, [pc, #96]	; (80053fc <main+0x834>)
 800539a:	2200      	movs	r2, #0
 800539c:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 800539e:	4b17      	ldr	r3, [pc, #92]	; (80053fc <main+0x834>)
 80053a0:	2201      	movs	r2, #1
 80053a2:	70da      	strb	r2, [r3, #3]
  fsm_enter_state(&state);
 80053a4:	4815      	ldr	r0, [pc, #84]	; (80053fc <main+0x834>)
 80053a6:	f7fe fa11 	bl	80037cc <fsm_enter_state>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 80053aa:	2064      	movs	r0, #100	; 0x64
 80053ac:	f001 fdba 	bl	8006f24 <HAL_Delay>
//	  printf("%d\n\r", loop_time);
	  drv_check_faults(drv, &state);
 80053b0:	4b03      	ldr	r3, [pc, #12]	; (80053c0 <main+0x7f8>)
 80053b2:	4a12      	ldr	r2, [pc, #72]	; (80053fc <main+0x834>)
 80053b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80053b8:	f7fd f842 	bl	8002440 <drv_check_faults>
	  HAL_Delay(100);
 80053bc:	e7f5      	b.n	80053aa <main+0x7e2>
 80053be:	bf00      	nop
 80053c0:	20000eb8 	.word	0x20000eb8
 80053c4:	20000850 	.word	0x20000850
 80053c8:	080111a8 	.word	0x080111a8
 80053cc:	20009574 	.word	0x20009574
 80053d0:	20009468 	.word	0x20009468
 80053d4:	20009448 	.word	0x20009448
 80053d8:	20000314 	.word	0x20000314
 80053dc:	200094b8 	.word	0x200094b8
 80053e0:	2000964c 	.word	0x2000964c
 80053e4:	3a83126f 	.word	0x3a83126f
 80053e8:	20000b5c 	.word	0x20000b5c
 80053ec:	40020800 	.word	0x40020800
 80053f0:	20000ec0 	.word	0x20000ec0
 80053f4:	2000043c 	.word	0x2000043c
 80053f8:	080111d0 	.word	0x080111d0
 80053fc:	20000b48 	.word	0x20000b48

08005400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b094      	sub	sp, #80	; 0x50
 8005404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005406:	f107 031c 	add.w	r3, r7, #28
 800540a:	2234      	movs	r2, #52	; 0x34
 800540c:	2100      	movs	r1, #0
 800540e:	4618      	mov	r0, r3
 8005410:	f006 fc14 	bl	800bc3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005414:	f107 0308 	add.w	r3, r7, #8
 8005418:	2200      	movs	r2, #0
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	605a      	str	r2, [r3, #4]
 800541e:	609a      	str	r2, [r3, #8]
 8005420:	60da      	str	r2, [r3, #12]
 8005422:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005424:	2300      	movs	r3, #0
 8005426:	607b      	str	r3, [r7, #4]
 8005428:	4b2c      	ldr	r3, [pc, #176]	; (80054dc <SystemClock_Config+0xdc>)
 800542a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542c:	4a2b      	ldr	r2, [pc, #172]	; (80054dc <SystemClock_Config+0xdc>)
 800542e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005432:	6413      	str	r3, [r2, #64]	; 0x40
 8005434:	4b29      	ldr	r3, [pc, #164]	; (80054dc <SystemClock_Config+0xdc>)
 8005436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800543c:	607b      	str	r3, [r7, #4]
 800543e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005440:	2300      	movs	r3, #0
 8005442:	603b      	str	r3, [r7, #0]
 8005444:	4b26      	ldr	r3, [pc, #152]	; (80054e0 <SystemClock_Config+0xe0>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a25      	ldr	r2, [pc, #148]	; (80054e0 <SystemClock_Config+0xe0>)
 800544a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800544e:	6013      	str	r3, [r2, #0]
 8005450:	4b23      	ldr	r3, [pc, #140]	; (80054e0 <SystemClock_Config+0xe0>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005458:	603b      	str	r3, [r7, #0]
 800545a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800545c:	2301      	movs	r3, #1
 800545e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005460:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005464:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005466:	2302      	movs	r3, #2
 8005468:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800546a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800546e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005470:	2304      	movs	r3, #4
 8005472:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005474:	23b4      	movs	r3, #180	; 0xb4
 8005476:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005478:	2302      	movs	r3, #2
 800547a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800547c:	2302      	movs	r3, #2
 800547e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005480:	2302      	movs	r3, #2
 8005482:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005484:	f107 031c 	add.w	r3, r7, #28
 8005488:	4618      	mov	r0, r3
 800548a:	f003 fc8b 	bl	8008da4 <HAL_RCC_OscConfig>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d001      	beq.n	8005498 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8005494:	f000 f826 	bl	80054e4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005498:	f003 f8ea 	bl	8008670 <HAL_PWREx_EnableOverDrive>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80054a2:	f000 f81f 	bl	80054e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054a6:	230f      	movs	r3, #15
 80054a8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054aa:	2302      	movs	r3, #2
 80054ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054ae:	2300      	movs	r3, #0
 80054b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80054b2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80054b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80054b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054bc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80054be:	f107 0308 	add.w	r3, r7, #8
 80054c2:	2105      	movs	r1, #5
 80054c4:	4618      	mov	r0, r3
 80054c6:	f003 f923 	bl	8008710 <HAL_RCC_ClockConfig>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80054d0:	f000 f808 	bl	80054e4 <Error_Handler>
  }
}
 80054d4:	bf00      	nop
 80054d6:	3750      	adds	r7, #80	; 0x50
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	40023800 	.word	0x40023800
 80054e0:	40007000 	.word	0x40007000

080054e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80054e8:	bf00      	nop
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 80054f2:	b480      	push	{r7}
 80054f4:	b083      	sub	sp, #12
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	ed87 0a01 	vstr	s0, [r7, #4]
 80054fc:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8005500:	ed97 7a01 	vldr	s14, [r7, #4]
 8005504:	edd7 7a00 	vldr	s15, [r7]
 8005508:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800550c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005510:	dd01      	ble.n	8005516 <fast_fmaxf+0x24>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	e000      	b.n	8005518 <fast_fmaxf+0x26>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	ee07 3a90 	vmov	s15, r3
    }
 800551c:	eeb0 0a67 	vmov.f32	s0, s15
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <fast_fminf>:

float fast_fminf(float x, float y){
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	ed87 0a01 	vstr	s0, [r7, #4]
 8005534:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8005538:	ed97 7a01 	vldr	s14, [r7, #4]
 800553c:	edd7 7a00 	vldr	s15, [r7]
 8005540:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005548:	d501      	bpl.n	800554e <fast_fminf+0x24>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	e000      	b.n	8005550 <fast_fminf+0x26>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	ee07 3a90 	vmov	s15, r3
    }
 8005554:	eeb0 0a67 	vmov.f32	s0, s15
 8005558:	370c      	adds	r7, #12
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8005562:	b480      	push	{r7}
 8005564:	b085      	sub	sp, #20
 8005566:	af00      	add	r7, sp, #0
 8005568:	ed87 0a03 	vstr	s0, [r7, #12]
 800556c:	edc7 0a02 	vstr	s1, [r7, #8]
 8005570:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8005574:	ed97 7a03 	vldr	s14, [r7, #12]
 8005578:	edd7 7a02 	vldr	s15, [r7, #8]
 800557c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005584:	dd0c      	ble.n	80055a0 <fmaxf3+0x3e>
 8005586:	ed97 7a03 	vldr	s14, [r7, #12]
 800558a:	edd7 7a01 	vldr	s15, [r7, #4]
 800558e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005596:	dd01      	ble.n	800559c <fmaxf3+0x3a>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	e00d      	b.n	80055b8 <fmaxf3+0x56>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	e00b      	b.n	80055b8 <fmaxf3+0x56>
 80055a0:	ed97 7a02 	vldr	s14, [r7, #8]
 80055a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80055a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055b0:	dd01      	ble.n	80055b6 <fmaxf3+0x54>
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	e000      	b.n	80055b8 <fmaxf3+0x56>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	ee07 3a90 	vmov	s15, r3
    }
 80055bc:	eeb0 0a67 	vmov.f32	s0, s15
 80055c0:	3714      	adds	r7, #20
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr

080055ca <fminf3>:

float fminf3(float x, float y, float z){
 80055ca:	b480      	push	{r7}
 80055cc:	b085      	sub	sp, #20
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	ed87 0a03 	vstr	s0, [r7, #12]
 80055d4:	edc7 0a02 	vstr	s1, [r7, #8]
 80055d8:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 80055dc:	ed97 7a03 	vldr	s14, [r7, #12]
 80055e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80055e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ec:	d50c      	bpl.n	8005608 <fminf3+0x3e>
 80055ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80055f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80055f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055fe:	d501      	bpl.n	8005604 <fminf3+0x3a>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	e00d      	b.n	8005620 <fminf3+0x56>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	e00b      	b.n	8005620 <fminf3+0x56>
 8005608:	ed97 7a02 	vldr	s14, [r7, #8]
 800560c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005610:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005618:	d501      	bpl.n	800561e <fminf3+0x54>
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	e000      	b.n	8005620 <fminf3+0x56>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	ee07 3a90 	vmov	s15, r3
    }
 8005624:	eeb0 0a67 	vmov.f32	s0, s15
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr

08005632 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 8005632:	b580      	push	{r7, lr}
 8005634:	b086      	sub	sp, #24
 8005636:	af00      	add	r7, sp, #0
 8005638:	60f8      	str	r0, [r7, #12]
 800563a:	60b9      	str	r1, [r7, #8]
 800563c:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	ed93 7a00 	vldr	s14, [r3]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	edd3 7a00 	vldr	s15, [r3]
 800564c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	edd3 6a00 	vldr	s13, [r3]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	edd3 7a00 	vldr	s15, [r3]
 800565c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005664:	eeb0 0a67 	vmov.f32	s0, s15
 8005668:	f00a fd0a 	bl	8010080 <sqrtf>
 800566c:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 8005670:	ed97 7a05 	vldr	s14, [r7, #20]
 8005674:	edd7 7a01 	vldr	s15, [r7, #4]
 8005678:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800567c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005680:	dc00      	bgt.n	8005684 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8005682:	e01b      	b.n	80056bc <limit_norm+0x8a>
        *x = *x * limit/norm;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	ed93 7a00 	vldr	s14, [r3]
 800568a:	edd7 7a01 	vldr	s15, [r7, #4]
 800568e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005692:	ed97 7a05 	vldr	s14, [r7, #20]
 8005696:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	ed93 7a00 	vldr	s14, [r3]
 80056a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80056aa:	ee67 6a27 	vmul.f32	s13, s14, s15
 80056ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80056b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	edc3 7a00 	vstr	s15, [r3]
    }
 80056bc:	bf00      	nop
 80056be:	3718      	adds	r7, #24
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <float_to_uint>:
    
void limit(float *x, float min, float max){
    *x = fast_fmaxf(fast_fminf(*x, max), min);
    }

int float_to_uint(float x, float x_min, float x_max, int bits){
 80056c4:	b480      	push	{r7}
 80056c6:	b087      	sub	sp, #28
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	ed87 0a03 	vstr	s0, [r7, #12]
 80056ce:	edc7 0a02 	vstr	s1, [r7, #8]
 80056d2:	ed87 1a01 	vstr	s2, [r7, #4]
 80056d6:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 80056d8:	ed97 7a01 	vldr	s14, [r7, #4]
 80056dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80056e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056e4:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 80056ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80056f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80056f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056f8:	2201      	movs	r2, #1
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005700:	3b01      	subs	r3, #1
 8005702:	ee07 3a90 	vmov	s15, r3
 8005706:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800570a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800570e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005716:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800571a:	ee17 3a90 	vmov	r3, s15
    }
 800571e:	4618      	mov	r0, r3
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr

0800572a <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 800572a:	b480      	push	{r7}
 800572c:	b087      	sub	sp, #28
 800572e:	af00      	add	r7, sp, #0
 8005730:	60f8      	str	r0, [r7, #12]
 8005732:	ed87 0a02 	vstr	s0, [r7, #8]
 8005736:	edc7 0a01 	vstr	s1, [r7, #4]
 800573a:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 800573c:	ed97 7a01 	vldr	s14, [r7, #4]
 8005740:	edd7 7a02 	vldr	s15, [r7, #8]
 8005744:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005748:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	ee07 3a90 	vmov	s15, r3
 8005756:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800575a:	edd7 7a05 	vldr	s15, [r7, #20]
 800575e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005762:	2201      	movs	r2, #1
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	fa02 f303 	lsl.w	r3, r2, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	ee07 3a90 	vmov	s15, r3
 8005770:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005774:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005778:	edd7 7a04 	vldr	s15, [r7, #16]
 800577c:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 8005780:	eeb0 0a67 	vmov.f32	s0, s15
 8005784:	371c      	adds	r7, #28
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
	...

08005790 <sin_lut>:

float sin_lut(float theta){
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 800579a:	eddf 0a17 	vldr	s1, [pc, #92]	; 80057f8 <sin_lut+0x68>
 800579e:	ed97 0a01 	vldr	s0, [r7, #4]
 80057a2:	f00a fc4d 	bl	8010040 <fmodf>
 80057a6:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 80057aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80057ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057b6:	d506      	bpl.n	80057c6 <sin_lut+0x36>
 80057b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80057bc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80057f8 <sin_lut+0x68>
 80057c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057c4:	e001      	b.n	80057ca <sin_lut+0x3a>
 80057c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80057ca:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 80057ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80057d2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80057fc <sin_lut+0x6c>
 80057d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80057de:	ee17 3a90 	vmov	r3, s15
 80057e2:	4a07      	ldr	r2, [pc, #28]	; (8005800 <sin_lut+0x70>)
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	4413      	add	r3, r2
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	ee07 3a90 	vmov	s15, r3
}
 80057ee:	eeb0 0a67 	vmov.f32	s0, s15
 80057f2:	3708      	adds	r7, #8
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	40c90fdb 	.word	0x40c90fdb
 80057fc:	42a2f983 	.word	0x42a2f983
 8005800:	0801127c 	.word	0x0801127c

08005804 <cos_lut>:

float cos_lut(float theta){
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 800580e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005830 <cos_lut+0x2c>
 8005812:	edd7 7a01 	vldr	s15, [r7, #4]
 8005816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800581a:	eeb0 0a67 	vmov.f32	s0, s15
 800581e:	f7ff ffb7 	bl	8005790 <sin_lut>
 8005822:	eef0 7a40 	vmov.f32	s15, s0
}
 8005826:	eeb0 0a67 	vmov.f32	s0, s15
 800582a:	3708      	adds	r7, #8
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	3fc90fdb 	.word	0x3fc90fdb

08005834 <ps_warmup>:
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"


void ps_warmup(EncoderStruct * encoder, int n){
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af02      	add	r7, sp, #8
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
//	int raw;
	for(int i = 0; i<n; i++){
 800583e:	2300      	movs	r3, #0
 8005840:	60fb      	str	r3, [r7, #12]
 8005842:	e030      	b.n	80058a6 <ps_warmup+0x72>
		encoder->spi_tx_buff[0] = 0xA6;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	22a6      	movs	r2, #166	; 0xa6
 8005848:	701a      	strb	r2, [r3, #0]
		encoder->spi_tx_buff[1] = 0x00;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	705a      	strb	r2, [r3, #1]
		encoder->spi_tx_buff[2] = 0x00;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	709a      	strb	r2, [r3, #2]
		encoder->spi_tx_buff[3] = 0x00;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	70da      	strb	r2, [r3, #3]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 800585c:	2200      	movs	r2, #0
 800585e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005862:	4815      	ldr	r0, [pc, #84]	; (80058b8 <ps_warmup+0x84>)
 8005864:	f002 feea 	bl	800863c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, encoder->spi_tx_buff, encoder->spi_rx_buff, 4, 100);
 8005868:	6879      	ldr	r1, [r7, #4]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	1d1a      	adds	r2, r3, #4
 800586e:	2364      	movs	r3, #100	; 0x64
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	2304      	movs	r3, #4
 8005874:	4811      	ldr	r0, [pc, #68]	; (80058bc <ps_warmup+0x88>)
 8005876:	f003 fdbc 	bl	80093f2 <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800587a:	bf00      	nop
 800587c:	4b0f      	ldr	r3, [pc, #60]	; (80058bc <ps_warmup+0x88>)
 800587e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005882:	b2db      	uxtb	r3, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d0f9      	beq.n	800587c <ps_warmup+0x48>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005888:	2201      	movs	r2, #1
 800588a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800588e:	480a      	ldr	r0, [pc, #40]	; (80058b8 <ps_warmup+0x84>)
 8005890:	f002 fed4 	bl	800863c <HAL_GPIO_WritePin>
		delay_us(100);
 8005894:	2064      	movs	r0, #100	; 0x64
 8005896:	f001 f9f1 	bl	8006c7c <delay_us>
//		raw = ((encoder->spi_rx_buff[1]<<16)|(encoder->spi_rx_buff[2]<<8)|(encoder->spi_rx_buff[3]))>>5;
//		printf("%d\n\r", raw);
		delay_us(100);
 800589a:	2064      	movs	r0, #100	; 0x64
 800589c:	f001 f9ee 	bl	8006c7c <delay_us>
	for(int i = 0; i<n; i++){
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	3301      	adds	r3, #1
 80058a4:	60fb      	str	r3, [r7, #12]
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	dbca      	blt.n	8005844 <ps_warmup+0x10>
	}
}
 80058ae:	bf00      	nop
 80058b0:	bf00      	nop
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40020000 	.word	0x40020000
 80058bc:	20009518 	.word	0x20009518

080058c0 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b08c      	sub	sp, #48	; 0x30
 80058c4:	af02      	add	r7, sp, #8
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	611a      	str	r2, [r3, #16]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 80058d4:	2313      	movs	r3, #19
 80058d6:	627b      	str	r3, [r7, #36]	; 0x24
 80058d8:	e011      	b.n	80058fe <ps_sample+0x3e>
 80058da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058dc:	3b01      	subs	r3, #1
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	3304      	adds	r3, #4
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	4413      	add	r3, r2
 80058e6:	3304      	adds	r3, #4
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	6879      	ldr	r1, [r7, #4]
 80058ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ee:	3304      	adds	r3, #4
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	440b      	add	r3, r1
 80058f4:	3304      	adds	r3, #4
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	3b01      	subs	r3, #1
 80058fc:	627b      	str	r3, [r7, #36]	; 0x24
 80058fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005900:	2b00      	cmp	r3, #0
 8005902:	dcea      	bgt.n	80058da <ps_sample+0x1a>
	//for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->count_buff[i] = encoder->count_buff[i-1];}
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_buff[0] = 0xA6;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	22a6      	movs	r2, #166	; 0xa6
 8005908:	701a      	strb	r2, [r3, #0]
	encoder->spi_tx_buff[1] = 0x00;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	705a      	strb	r2, [r3, #1]
	encoder->spi_tx_buff[2] = 0x00;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	709a      	strb	r2, [r3, #2]
	encoder->spi_tx_buff[3] = 0x00;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	70da      	strb	r2, [r3, #3]
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 800591c:	2200      	movs	r2, #0
 800591e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005922:	489d      	ldr	r0, [pc, #628]	; (8005b98 <ps_sample+0x2d8>)
 8005924:	f002 fe8a 	bl	800863c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, encoder->spi_tx_buff, encoder->spi_rx_buff, 4, 100);
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	1d1a      	adds	r2, r3, #4
 800592e:	2364      	movs	r3, #100	; 0x64
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	2304      	movs	r3, #4
 8005934:	4899      	ldr	r0, [pc, #612]	; (8005b9c <ps_sample+0x2dc>)
 8005936:	f003 fd5c 	bl	80093f2 <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800593a:	bf00      	nop
 800593c:	4b97      	ldr	r3, [pc, #604]	; (8005b9c <ps_sample+0x2dc>)
 800593e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b02      	cmp	r3, #2
 8005946:	d0f9      	beq.n	800593c <ps_sample+0x7c>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005948:	2201      	movs	r2, #1
 800594a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800594e:	4892      	ldr	r0, [pc, #584]	; (8005b98 <ps_sample+0x2d8>)
 8005950:	f002 fe74 	bl	800863c <HAL_GPIO_WritePin>

	encoder->raw = ((encoder->spi_rx_buff[1]<<16)|(encoder->spi_rx_buff[2]<<8)|(encoder->spi_rx_buff[3]))>>5;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	795b      	ldrb	r3, [r3, #5]
 8005958:	041a      	lsls	r2, r3, #16
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	799b      	ldrb	r3, [r3, #6]
 800595e:	021b      	lsls	r3, r3, #8
 8005960:	4313      	orrs	r3, r2
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	79d2      	ldrb	r2, [r2, #7]
 8005966:	4313      	orrs	r3, r2
 8005968:	115b      	asrs	r3, r3, #5
 800596a:	461a      	mov	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	609a      	str	r2, [r3, #8]

	/* Linearization */
	encoder->offset_ind1 = (encoder->raw)>>LUT_SHIFT;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	0b1b      	lsrs	r3, r3, #12
 8005976:	461a      	mov	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	encoder->offset_ind2 = ((encoder->raw>>LUT_SHIFT)+1)%128;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	0b1b      	lsrs	r3, r3, #12
 8005984:	3301      	adds	r3, #1
 8005986:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	encoder->offset1 = encoder->offset_lut[(encoder->raw)>>LUT_SHIFT];				// lookup table lower entry
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	0b1a      	lsrs	r2, r3, #12
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	3256      	adds	r2, #86	; 0x56
 800599a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	encoder->offset2 = encoder->offset_lut[((encoder->raw>>LUT_SHIFT)+1)%128];		// lookup table higher entry
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	0b1b      	lsrs	r3, r3, #12
 80059aa:	3301      	adds	r3, #1
 80059ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	3256      	adds	r2, #86	; 0x56
 80059b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	int raw_mod = encoder->raw & LUT_MASK;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c6:	617b      	str	r3, [r7, #20]
	encoder->offset_interp = encoder->offset1 + ( (encoder->offset2-encoder->offset1) * raw_mod / (1<<LUT_SHIFT) );     // Interpolate between lookup table entries
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80059da:	1acb      	subs	r3, r1, r3
 80059dc:	6979      	ldr	r1, [r7, #20]
 80059de:	fb01 f303 	mul.w	r3, r1, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	da01      	bge.n	80059ea <ps_sample+0x12a>
 80059e6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80059ea:	131b      	asrs	r3, r3, #12
 80059ec:	441a      	add	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0


	if (EN_ENC_LINEARIZE == 1){
 80059f4:	4b6a      	ldr	r3, [pc, #424]	; (8005ba0 <ps_sample+0x2e0>)
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d10a      	bne.n	8005a12 <ps_sample+0x152>
		encoder->count = encoder->raw + encoder->offset_interp;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	f8d2 20e0 	ldr.w	r2, [r2, #224]	; 0xe0
 8005a06:	4413      	add	r3, r2
 8005a08:	461a      	mov	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8005a10:	e005      	b.n	8005a1e <ps_sample+0x15e>
	} else {
		encoder->count = encoder->raw;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	461a      	mov	r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	}

	/* Real angles in radians */
	// MAPPED FROM -PI to PI, instead of 0 to 2*PI
	encoder->angle_singleturn = TWO_PI_F*((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8005a24:	4b5e      	ldr	r3, [pc, #376]	; (8005ba0 <ps_sample+0x2e0>)
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a32:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8005bb0 <ps_sample+0x2f0>
 8005a36:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005a3a:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8005ba4 <ps_sample+0x2e4>
 8005a3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	edc3 7a03 	vstr	s15, [r3, #12]
//	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
	encoder->angle_singleturn = encoder->angle_singleturn<-PI_F ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a4e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8005ba8 <ps_sample+0x2e8>
 8005a52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a5a:	d507      	bpl.n	8005a6c <ps_sample+0x1ac>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a62:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8005bb0 <ps_sample+0x2f0>
 8005a66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a6a:	e002      	b.n	8005a72 <ps_sample+0x1b2>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	edc3 7a03 	vstr	s15, [r3, #12]
	encoder->angle_singleturn = encoder->angle_singleturn>PI_F  ? encoder->angle_singleturn - TWO_PI_F : encoder->angle_singleturn;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a7e:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8005bac <ps_sample+0x2ec>
 8005a82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a8a:	dd07      	ble.n	8005a9c <ps_sample+0x1dc>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a92:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8005bb0 <ps_sample+0x2f0>
 8005a96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a9a:	e002      	b.n	8005aa2 <ps_sample+0x1e2>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	edc3 7a03 	vstr	s15, [r3, #12]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8005ab4:	4b3a      	ldr	r3, [pc, #232]	; (8005ba0 <ps_sample+0x2e0>)
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	ee07 3a90 	vmov	s15, r3
 8005abe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ac2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ac6:	eddf 6a37 	vldr	s13, [pc, #220]	; 8005ba4 <ps_sample+0x2e4>
 8005aca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	int mod_angle = (int)encoder->elec_angle;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005ada:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ade:	ee17 3a90 	vmov	r3, s15
 8005ae2:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)mod_angle);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	ee07 3a90 	vmov	s15, r3
 8005af0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005af4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005af8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8005bb0 <ps_sample+0x2f0>
 8005afc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005b0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b14:	d507      	bpl.n	8005b26 <ps_sample+0x266>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005b1c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005bb0 <ps_sample+0x2f0>
 8005b20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b24:	e002      	b.n	8005b2c <ps_sample+0x26c>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	/* Rollover */
	int rollover = 0;
 8005b32:	2300      	movs	r3, #0
 8005b34:	623b      	str	r3, [r7, #32]
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	ed93 7a03 	vldr	s14, [r3, #12]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b46:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 8005b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b4e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005bac <ps_sample+0x2ec>
 8005b52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b5a:	dd03      	ble.n	8005b64 <ps_sample+0x2a4>
 8005b5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b60:	623b      	str	r3, [r7, #32]
 8005b62:	e00a      	b.n	8005b7a <ps_sample+0x2ba>
	else if(angle_diff < -PI_F){rollover = 1;}
 8005b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b68:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005ba8 <ps_sample+0x2e8>
 8005b6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b74:	d501      	bpl.n	8005b7a <ps_sample+0x2ba>
 8005b76:	2301      	movs	r3, #1
 8005b78:	623b      	str	r3, [r7, #32]
	if(!encoder->first_sample){
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 3358 	ldrb.w	r3, [r3, #856]	; 0x358
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d117      	bne.n	8005bb4 <ps_sample+0x2f4>
		encoder->turns = 0;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
		encoder->first_sample = 1;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 8005b94:	e016      	b.n	8005bc4 <ps_sample+0x304>
 8005b96:	bf00      	nop
 8005b98:	40020000 	.word	0x40020000
 8005b9c:	20009518 	.word	0x20009518
 8005ba0:	2000043c 	.word	0x2000043c
 8005ba4:	49000000 	.word	0x49000000
 8005ba8:	c0490fdb 	.word	0xc0490fdb
 8005bac:	40490fdb 	.word	0x40490fdb
 8005bb0:	40c90fdb 	.word	0x40c90fdb
	} else {
		encoder->turns += rollover;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	441a      	add	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	}

	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	ed93 7a03 	vldr	s14, [r3, #12]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005bd0:	ee07 3a90 	vmov	s15, r3
 8005bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bd8:	ed5f 6a0b 	vldr	s13, [pc, #-44]	; 8005bb0 <ps_sample+0x2f0>
 8005bdc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005be0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	edc3 7a05 	vstr	s15, [r3, #20]

	/* Velocity */

	// old velocity calculation modified to match MBed code calculation of velocity!
	//encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
	encoder->single_vel = (encoder->angle_multiturn[0] - encoder->angle_multiturn[1])/dt;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	ed93 7a05 	vldr	s14, [r3, #20]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	edd3 7a06 	vldr	s15, [r3, #24]
 8005bf6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005bfa:	ed97 7a00 	vldr	s14, [r7]
 8005bfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4

	// Filter out bad position samples
	if ( (encoder->filt_enable==1) && ((encoder->single_vel > (V_MAX*GR)) || (encoder->single_vel < (V_MIN*GR))) ) {
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d12e      	bne.n	8005c70 <ps_sample+0x3b0>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8005c18:	4b40      	ldr	r3, [pc, #256]	; (8005d1c <ps_sample+0x45c>)
 8005c1a:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8005c1e:	4b3f      	ldr	r3, [pc, #252]	; (8005d1c <ps_sample+0x45c>)
 8005c20:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8005c24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c30:	dc0f      	bgt.n	8005c52 <ps_sample+0x392>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8005c38:	4b38      	ldr	r3, [pc, #224]	; (8005d1c <ps_sample+0x45c>)
 8005c3a:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8005c3e:	4b37      	ldr	r3, [pc, #220]	; (8005d1c <ps_sample+0x45c>)
 8005c40:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8005c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c50:	d50e      	bpl.n	8005c70 <ps_sample+0x3b0>
		encoder->angle_multiturn[0] = encoder->filt_prev_mech;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	615a      	str	r2, [r3, #20]
		encoder->elec_angle = encoder->filt_prev_elec;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	665a      	str	r2, [r3, #100]	; 0x64
		encoder->single_vel = 0.0;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f04f 0200 	mov.w	r2, #0
 8005c6a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005c6e:	e008      	b.n	8005c82 <ps_sample+0x3c2>
	}
	else {
		encoder->filt_prev_mech = encoder->angle_multiturn[0];
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	695a      	ldr	r2, [r3, #20]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	67da      	str	r2, [r3, #124]	; 0x7c
		encoder->filt_prev_elec = encoder->elec_angle;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}

	float sum = encoder->single_vel;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005c88:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < N_POS_SAMPLES; i++){
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	61bb      	str	r3, [r7, #24]
 8005c8e:	e024      	b.n	8005cda <ps_sample+0x41a>
		encoder->vel_vec[N_POS_SAMPLES - i] = encoder->vel_vec[N_POS_SAMPLES-i-1];
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	f1c3 0213 	rsb	r2, r3, #19
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	f1c3 0314 	rsb	r3, r3, #20
 8005c9c:	6879      	ldr	r1, [r7, #4]
 8005c9e:	3220      	adds	r2, #32
 8005ca0:	0092      	lsls	r2, r2, #2
 8005ca2:	440a      	add	r2, r1
 8005ca4:	3204      	adds	r2, #4
 8005ca6:	6812      	ldr	r2, [r2, #0]
 8005ca8:	6879      	ldr	r1, [r7, #4]
 8005caa:	3320      	adds	r3, #32
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	440b      	add	r3, r1
 8005cb0:	3304      	adds	r3, #4
 8005cb2:	601a      	str	r2, [r3, #0]
		sum += encoder->vel_vec[N_POS_SAMPLES-i];
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	f1c3 0314 	rsb	r3, r3, #20
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	3320      	adds	r3, #32
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	3304      	adds	r3, #4
 8005cc4:	edd3 7a00 	vldr	s15, [r3]
 8005cc8:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cd0:	edc7 7a07 	vstr	s15, [r7, #28]
	for (int i = 1; i < N_POS_SAMPLES; i++){
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	61bb      	str	r3, [r7, #24]
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	2b13      	cmp	r3, #19
 8005cde:	ddd7      	ble.n	8005c90 <ps_sample+0x3d0>
		}
	encoder->vel_vec[0] = encoder->single_vel;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	encoder->velocity =  sum/((float)N_POS_SAMPLES);
 8005cec:	ed97 7a07 	vldr	s14, [r7, #28]
 8005cf0:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8005cf4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8005d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

}
 8005d14:	bf00      	nop
 8005d16:	3728      	adds	r7, #40	; 0x28
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	2000033c 	.word	0x2000033c

08005d20 <ps_print>:

void ps_print(EncoderStruct * encoder){
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
	printf("   Raw: %u", (unsigned int)encoder->raw);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	4820      	ldr	r0, [pc, #128]	; (8005db0 <ps_print+0x90>)
 8005d30:	f006 fbf6 	bl	800c520 <iprintf>
//	printf("   LUT ind 1: %d", encoder->offset_ind1);
//	printf("   LUT ind 2: %d", encoder->offset_ind2);
//	printf("   Offset 1: %d", encoder->offset1);
//	printf("   Offset 2: %d", encoder->offset2);
//	printf("   Offset Interp: %d", encoder->offset_interp);
	printf("   Linearized: %d", encoder->count);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	481d      	ldr	r0, [pc, #116]	; (8005db4 <ps_print+0x94>)
 8005d3e:	f006 fbef 	bl	800c520 <iprintf>
	printf("   Single Turn: %.3f", encoder->angle_singleturn);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7fa fc1e 	bl	8000588 <__aeabi_f2d>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	4819      	ldr	r0, [pc, #100]	; (8005db8 <ps_print+0x98>)
 8005d52:	f006 fbe5 	bl	800c520 <iprintf>
	printf("   Multiturn: %.3f", encoder->angle_multiturn[0]);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fa fc14 	bl	8000588 <__aeabi_f2d>
 8005d60:	4602      	mov	r2, r0
 8005d62:	460b      	mov	r3, r1
 8005d64:	4815      	ldr	r0, [pc, #84]	; (8005dbc <ps_print+0x9c>)
 8005d66:	f006 fbdb 	bl	800c520 <iprintf>
	printf("   Electrical: %.3f", encoder->elec_angle);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fa fc0a 	bl	8000588 <__aeabi_f2d>
 8005d74:	4602      	mov	r2, r0
 8005d76:	460b      	mov	r3, r1
 8005d78:	4811      	ldr	r0, [pc, #68]	; (8005dc0 <ps_print+0xa0>)
 8005d7a:	f006 fbd1 	bl	800c520 <iprintf>
	printf("   Turns:  %d", encoder->turns);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005d84:	4619      	mov	r1, r3
 8005d86:	480f      	ldr	r0, [pc, #60]	; (8005dc4 <ps_print+0xa4>)
 8005d88:	f006 fbca 	bl	800c520 <iprintf>
	printf("   Vel: %.4f\n\r", encoder->velocity);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7fa fbf9 	bl	8000588 <__aeabi_f2d>
 8005d96:	4602      	mov	r2, r0
 8005d98:	460b      	mov	r3, r1
 8005d9a:	480b      	ldr	r0, [pc, #44]	; (8005dc8 <ps_print+0xa8>)
 8005d9c:	f006 fbc0 	bl	800c520 <iprintf>
	delay_us(10000);
 8005da0:	f242 7010 	movw	r0, #10000	; 0x2710
 8005da4:	f000 ff6a 	bl	8006c7c <delay_us>
}
 8005da8:	bf00      	nop
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	080111fc 	.word	0x080111fc
 8005db4:	08011208 	.word	0x08011208
 8005db8:	0801121c 	.word	0x0801121c
 8005dbc:	08011234 	.word	0x08011234
 8005dc0:	08011248 	.word	0x08011248
 8005dc4:	0801125c 	.word	0x0801125c
 8005dc8:	0801126c 	.word	0x0801126c

08005dcc <ps_filter_init>:

void WriteLUT(EncoderStruct * encoder,  int new_lut[N_LUT]){
	memcpy(encoder->offset_lut, new_lut, sizeof(encoder->offset_lut));
}

void ps_filter_init(EncoderStruct * encoder){
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
	encoder->filt_prev_mech = encoder->angle_multiturn[0];
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	695a      	ldr	r2, [r3, #20]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	67da      	str	r2, [r3, #124]	; 0x7c
	encoder->filt_prev_elec = encoder->elec_angle;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8005de6:	bf00      	nop
 8005de8:	370c      	adds	r7, #12
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <preference_writer_init>:
    __sector = sector;
    __ready = false;
}
*/

void preference_writer_init(PreferenceWriter * pr, uint32_t sector){
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b082      	sub	sp, #8
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
 8005dfa:	6039      	str	r1, [r7, #0]
	flash_writer_init(&pr->fw, sector);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6839      	ldr	r1, [r7, #0]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7fc fc15 	bl	8002630 <flash_writer_init>
	pr->sector = sector;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	60da      	str	r2, [r3, #12]
}
 8005e0c:	bf00      	nop
 8005e0e:	3708      	adds	r7, #8
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <preference_writer_open>:


void preference_writer_open(PreferenceWriter * pr) {
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b082      	sub	sp, #8
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
    flash_writer_open(&pr->fw);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fc fc24 	bl	800266c <flash_writer_open>
    pr->ready = true;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	741a      	strb	r2, [r3, #16]
}
 8005e2a:	bf00      	nop
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <preference_writer_ready>:

bool  preference_writer_ready(PreferenceWriter pr) {
 8005e32:	b084      	sub	sp, #16
 8005e34:	b490      	push	{r4, r7}
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	f107 0408 	add.w	r4, r7, #8
 8005e3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return pr.ready;
 8005e40:	7e3b      	ldrb	r3, [r7, #24]
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bc90      	pop	{r4, r7}
 8005e48:	b004      	add	sp, #16
 8005e4a:	4770      	bx	lr

08005e4c <preference_writer_flush>:

void preference_writer_write_float(float x, int index) {
    __float_reg[index] = x;
}

void preference_writer_flush(PreferenceWriter * pr) {
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b086      	sub	sp, #24
 8005e50:	af02      	add	r7, sp, #8
 8005e52:	6078      	str	r0, [r7, #4]
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005e54:	2300      	movs	r3, #0
 8005e56:	60fb      	str	r3, [r7, #12]
 8005e58:	e00d      	b.n	8005e76 <preference_writer_flush+0x2a>
        flash_writer_write_int(pr->fw, offs, __int_reg[offs]);
 8005e5a:	68f9      	ldr	r1, [r7, #12]
 8005e5c:	4a17      	ldr	r2, [pc, #92]	; (8005ebc <preference_writer_flush+0x70>)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	460b      	mov	r3, r1
 8005e6a:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e6c:	f7fc fc1a 	bl	80026a4 <flash_writer_write_int>
    for (offs = 0; offs < 256; offs++) {
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	3301      	adds	r3, #1
 8005e74:	60fb      	str	r3, [r7, #12]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2bff      	cmp	r3, #255	; 0xff
 8005e7a:	ddee      	ble.n	8005e5a <preference_writer_flush+0xe>
    }
    for (; offs < 320; offs++) {
 8005e7c:	e012      	b.n	8005ea4 <preference_writer_flush+0x58>
        flash_writer_write_float(pr->fw, offs, __float_reg[offs - 256]);
 8005e7e:	68f9      	ldr	r1, [r7, #12]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005e86:	4a0e      	ldr	r2, [pc, #56]	; (8005ec0 <preference_writer_flush+0x74>)
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	edd3 7a00 	vldr	s15, [r3]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	eeb0 0a67 	vmov.f32	s0, s15
 8005e96:	460b      	mov	r3, r1
 8005e98:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e9a:	f7fc fc19 	bl	80026d0 <flash_writer_write_float>
    for (; offs < 320; offs++) {
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	60fb      	str	r3, [r7, #12]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005eaa:	dbe8      	blt.n	8005e7e <preference_writer_flush+0x32>
    }
    pr->ready = false;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	741a      	strb	r2, [r3, #16]
}
 8005eb2:	bf00      	nop
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	2000043c 	.word	0x2000043c
 8005ec0:	2000033c 	.word	0x2000033c

08005ec4 <preference_writer_load>:

void preference_writer_load(PreferenceWriter pr) {
 8005ec4:	b084      	sub	sp, #16
 8005ec6:	b590      	push	{r4, r7, lr}
 8005ec8:	b083      	sub	sp, #12
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	f107 0418 	add.w	r4, r7, #24
 8005ed0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	607b      	str	r3, [r7, #4]
 8005ed8:	e00d      	b.n	8005ef6 <preference_writer_load+0x32>
        __int_reg[offs] = flash_read_int(pr.fw, offs);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f107 0218 	add.w	r2, r7, #24
 8005ee0:	ca07      	ldmia	r2, {r0, r1, r2}
 8005ee2:	f7fc fc1b 	bl	800271c <flash_read_int>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	4915      	ldr	r1, [pc, #84]	; (8005f40 <preference_writer_load+0x7c>)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (offs = 0; offs < 256; offs++) {
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	607b      	str	r3, [r7, #4]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2bff      	cmp	r3, #255	; 0xff
 8005efa:	ddee      	ble.n	8005eda <preference_writer_load+0x16>
    }
    for(; offs < 320; offs++) {
 8005efc:	e013      	b.n	8005f26 <preference_writer_load+0x62>
        __float_reg[offs - 256] = flash_read_float(pr.fw, offs);
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f5a3 7480 	sub.w	r4, r3, #256	; 0x100
 8005f06:	4613      	mov	r3, r2
 8005f08:	f107 0218 	add.w	r2, r7, #24
 8005f0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f0e:	f7fc fc1b 	bl	8002748 <flash_read_float>
 8005f12:	eef0 7a40 	vmov.f32	s15, s0
 8005f16:	4a0b      	ldr	r2, [pc, #44]	; (8005f44 <preference_writer_load+0x80>)
 8005f18:	00a3      	lsls	r3, r4, #2
 8005f1a:	4413      	add	r3, r2
 8005f1c:	edc3 7a00 	vstr	s15, [r3]
    for(; offs < 320; offs++) {
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3301      	adds	r3, #1
 8005f24:	607b      	str	r3, [r7, #4]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005f2c:	dbe7      	blt.n	8005efe <preference_writer_load+0x3a>
    }
}
 8005f2e:	bf00      	nop
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005f3a:	b004      	add	sp, #16
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	2000043c 	.word	0x2000043c
 8005f44:	2000033c 	.word	0x2000033c

08005f48 <preference_writer_close>:

void preference_writer_close(PreferenceWriter *pr) {
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
    pr->ready = false;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	741a      	strb	r2, [r3, #16]
    flash_writer_close(&pr->fw);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7fc fbd2 	bl	8002702 <flash_writer_close>
}
 8005f5e:	bf00      	nop
 8005f60:	3708      	adds	r7, #8
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
	...

08005f68 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005f6c:	4b18      	ldr	r3, [pc, #96]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f6e:	4a19      	ldr	r2, [pc, #100]	; (8005fd4 <MX_SPI1_Init+0x6c>)
 8005f70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005f72:	4b17      	ldr	r3, [pc, #92]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005f78:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005f7a:	4b15      	ldr	r3, [pc, #84]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8005f80:	4b13      	ldr	r3, [pc, #76]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f86:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f88:	4b11      	ldr	r3, [pc, #68]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005f8e:	4b10      	ldr	r3, [pc, #64]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f90:	2201      	movs	r2, #1
 8005f92:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005f94:	4b0e      	ldr	r3, [pc, #56]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f9a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005f9c:	4b0c      	ldr	r3, [pc, #48]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005f9e:	2228      	movs	r2, #40	; 0x28
 8005fa0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005fa2:	4b0b      	ldr	r3, [pc, #44]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005fa8:	4b09      	ldr	r3, [pc, #36]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fae:	4b08      	ldr	r3, [pc, #32]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005fb4:	4b06      	ldr	r3, [pc, #24]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005fb6:	220a      	movs	r2, #10
 8005fb8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005fba:	4805      	ldr	r0, [pc, #20]	; (8005fd0 <MX_SPI1_Init+0x68>)
 8005fbc:	f003 f990 	bl	80092e0 <HAL_SPI_Init>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d001      	beq.n	8005fca <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8005fc6:	f7ff fa8d 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005fca:	bf00      	nop
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	200094c0 	.word	0x200094c0
 8005fd4:	40013000 	.word	0x40013000

08005fd8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005fdc:	4b17      	ldr	r3, [pc, #92]	; (800603c <MX_SPI3_Init+0x64>)
 8005fde:	4a18      	ldr	r2, [pc, #96]	; (8006040 <MX_SPI3_Init+0x68>)
 8005fe0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005fe2:	4b16      	ldr	r3, [pc, #88]	; (800603c <MX_SPI3_Init+0x64>)
 8005fe4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005fe8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005fea:	4b14      	ldr	r3, [pc, #80]	; (800603c <MX_SPI3_Init+0x64>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005ff0:	4b12      	ldr	r3, [pc, #72]	; (800603c <MX_SPI3_Init+0x64>)
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ff6:	4b11      	ldr	r3, [pc, #68]	; (800603c <MX_SPI3_Init+0x64>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005ffc:	4b0f      	ldr	r3, [pc, #60]	; (800603c <MX_SPI3_Init+0x64>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006002:	4b0e      	ldr	r3, [pc, #56]	; (800603c <MX_SPI3_Init+0x64>)
 8006004:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006008:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800600a:	4b0c      	ldr	r3, [pc, #48]	; (800603c <MX_SPI3_Init+0x64>)
 800600c:	2200      	movs	r2, #0
 800600e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006010:	4b0a      	ldr	r3, [pc, #40]	; (800603c <MX_SPI3_Init+0x64>)
 8006012:	2200      	movs	r2, #0
 8006014:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006016:	4b09      	ldr	r3, [pc, #36]	; (800603c <MX_SPI3_Init+0x64>)
 8006018:	2200      	movs	r2, #0
 800601a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800601c:	4b07      	ldr	r3, [pc, #28]	; (800603c <MX_SPI3_Init+0x64>)
 800601e:	2200      	movs	r2, #0
 8006020:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8006022:	4b06      	ldr	r3, [pc, #24]	; (800603c <MX_SPI3_Init+0x64>)
 8006024:	220a      	movs	r2, #10
 8006026:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006028:	4804      	ldr	r0, [pc, #16]	; (800603c <MX_SPI3_Init+0x64>)
 800602a:	f003 f959 	bl	80092e0 <HAL_SPI_Init>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8006034:	f7ff fa56 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8006038:	bf00      	nop
 800603a:	bd80      	pop	{r7, pc}
 800603c:	20009518 	.word	0x20009518
 8006040:	40003c00 	.word	0x40003c00

08006044 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b08c      	sub	sp, #48	; 0x30
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800604c:	f107 031c 	add.w	r3, r7, #28
 8006050:	2200      	movs	r2, #0
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	605a      	str	r2, [r3, #4]
 8006056:	609a      	str	r2, [r3, #8]
 8006058:	60da      	str	r2, [r3, #12]
 800605a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a32      	ldr	r2, [pc, #200]	; (800612c <HAL_SPI_MspInit+0xe8>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d12c      	bne.n	80060c0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006066:	2300      	movs	r3, #0
 8006068:	61bb      	str	r3, [r7, #24]
 800606a:	4b31      	ldr	r3, [pc, #196]	; (8006130 <HAL_SPI_MspInit+0xec>)
 800606c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800606e:	4a30      	ldr	r2, [pc, #192]	; (8006130 <HAL_SPI_MspInit+0xec>)
 8006070:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006074:	6453      	str	r3, [r2, #68]	; 0x44
 8006076:	4b2e      	ldr	r3, [pc, #184]	; (8006130 <HAL_SPI_MspInit+0xec>)
 8006078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800607e:	61bb      	str	r3, [r7, #24]
 8006080:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006082:	2300      	movs	r3, #0
 8006084:	617b      	str	r3, [r7, #20]
 8006086:	4b2a      	ldr	r3, [pc, #168]	; (8006130 <HAL_SPI_MspInit+0xec>)
 8006088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800608a:	4a29      	ldr	r2, [pc, #164]	; (8006130 <HAL_SPI_MspInit+0xec>)
 800608c:	f043 0301 	orr.w	r3, r3, #1
 8006090:	6313      	str	r3, [r2, #48]	; 0x30
 8006092:	4b27      	ldr	r3, [pc, #156]	; (8006130 <HAL_SPI_MspInit+0xec>)
 8006094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	617b      	str	r3, [r7, #20]
 800609c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800609e:	23e0      	movs	r3, #224	; 0xe0
 80060a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060a2:	2302      	movs	r3, #2
 80060a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060a6:	2300      	movs	r3, #0
 80060a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060aa:	2303      	movs	r3, #3
 80060ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80060ae:	2305      	movs	r3, #5
 80060b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060b2:	f107 031c 	add.w	r3, r7, #28
 80060b6:	4619      	mov	r1, r3
 80060b8:	481e      	ldr	r0, [pc, #120]	; (8006134 <HAL_SPI_MspInit+0xf0>)
 80060ba:	f002 f92b 	bl	8008314 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80060be:	e031      	b.n	8006124 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a1c      	ldr	r2, [pc, #112]	; (8006138 <HAL_SPI_MspInit+0xf4>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d12c      	bne.n	8006124 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80060ca:	2300      	movs	r3, #0
 80060cc:	613b      	str	r3, [r7, #16]
 80060ce:	4b18      	ldr	r3, [pc, #96]	; (8006130 <HAL_SPI_MspInit+0xec>)
 80060d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d2:	4a17      	ldr	r2, [pc, #92]	; (8006130 <HAL_SPI_MspInit+0xec>)
 80060d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060d8:	6413      	str	r3, [r2, #64]	; 0x40
 80060da:	4b15      	ldr	r3, [pc, #84]	; (8006130 <HAL_SPI_MspInit+0xec>)
 80060dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060e2:	613b      	str	r3, [r7, #16]
 80060e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]
 80060ea:	4b11      	ldr	r3, [pc, #68]	; (8006130 <HAL_SPI_MspInit+0xec>)
 80060ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ee:	4a10      	ldr	r2, [pc, #64]	; (8006130 <HAL_SPI_MspInit+0xec>)
 80060f0:	f043 0304 	orr.w	r3, r3, #4
 80060f4:	6313      	str	r3, [r2, #48]	; 0x30
 80060f6:	4b0e      	ldr	r3, [pc, #56]	; (8006130 <HAL_SPI_MspInit+0xec>)
 80060f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fa:	f003 0304 	and.w	r3, r3, #4
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006102:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8006106:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006108:	2302      	movs	r3, #2
 800610a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800610c:	2300      	movs	r3, #0
 800610e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006110:	2303      	movs	r3, #3
 8006112:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006114:	2306      	movs	r3, #6
 8006116:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006118:	f107 031c 	add.w	r3, r7, #28
 800611c:	4619      	mov	r1, r3
 800611e:	4807      	ldr	r0, [pc, #28]	; (800613c <HAL_SPI_MspInit+0xf8>)
 8006120:	f002 f8f8 	bl	8008314 <HAL_GPIO_Init>
}
 8006124:	bf00      	nop
 8006126:	3730      	adds	r7, #48	; 0x30
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	40013000 	.word	0x40013000
 8006130:	40023800 	.word	0x40023800
 8006134:	40020000 	.word	0x40020000
 8006138:	40003c00 	.word	0x40003c00
 800613c:	40020800 	.word	0x40020800

08006140 <FLASH_Unlock>:
  * @brief  Unlocks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8006140:	b480      	push	{r7}
 8006142:	af00      	add	r7, sp, #0
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8006144:	4b07      	ldr	r3, [pc, #28]	; (8006164 <FLASH_Unlock+0x24>)
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	da05      	bge.n	8006158 <FLASH_Unlock+0x18>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 800614c:	4b05      	ldr	r3, [pc, #20]	; (8006164 <FLASH_Unlock+0x24>)
 800614e:	4a06      	ldr	r2, [pc, #24]	; (8006168 <FLASH_Unlock+0x28>)
 8006150:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8006152:	4b04      	ldr	r3, [pc, #16]	; (8006164 <FLASH_Unlock+0x24>)
 8006154:	4a05      	ldr	r2, [pc, #20]	; (800616c <FLASH_Unlock+0x2c>)
 8006156:	605a      	str	r2, [r3, #4]
  }  
}
 8006158:	bf00      	nop
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	40023c00 	.word	0x40023c00
 8006168:	45670123 	.word	0x45670123
 800616c:	cdef89ab 	.word	0xcdef89ab

08006170 <FLASH_Lock>:
  * @brief  Locks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8006170:	b480      	push	{r7}
 8006172:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8006174:	4b05      	ldr	r3, [pc, #20]	; (800618c <FLASH_Lock+0x1c>)
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	4a04      	ldr	r2, [pc, #16]	; (800618c <FLASH_Lock+0x1c>)
 800617a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800617e:	6113      	str	r3, [r2, #16]
}
 8006180:	bf00      	nop
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	40023c00 	.word	0x40023c00

08006190 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	460b      	mov	r3, r1
 800619a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0x0;
 800619c:	2300      	movs	r3, #0
 800619e:	60fb      	str	r3, [r7, #12]
  FLASH_Status status = FLASH_COMPLETE2;
 80061a0:	2309      	movs	r3, #9
 80061a2:	72fb      	strb	r3, [r7, #11]
 
  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d102      	bne.n	80061b0 <FLASH_EraseSector+0x20>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80061aa:	2300      	movs	r3, #0
 80061ac:	60fb      	str	r3, [r7, #12]
 80061ae:	e010      	b.n	80061d2 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_2)
 80061b0:	78fb      	ldrb	r3, [r7, #3]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d103      	bne.n	80061be <FLASH_EraseSector+0x2e>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80061b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80061ba:	60fb      	str	r3, [r7, #12]
 80061bc:	e009      	b.n	80061d2 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_3)
 80061be:	78fb      	ldrb	r3, [r7, #3]
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d103      	bne.n	80061cc <FLASH_EraseSector+0x3c>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80061c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061c8:	60fb      	str	r3, [r7, #12]
 80061ca:	e002      	b.n	80061d2 <FLASH_EraseSector+0x42>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80061cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80061d0:	60fb      	str	r3, [r7, #12]
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 80061d2:	f000 f8bf 	bl	8006354 <FLASH_WaitForLastOperation2>
 80061d6:	4603      	mov	r3, r0
 80061d8:	72fb      	strb	r3, [r7, #11]
  
  if(status == FLASH_COMPLETE2)
 80061da:	7afb      	ldrb	r3, [r7, #11]
 80061dc:	2b09      	cmp	r3, #9
 80061de:	d12f      	bne.n	8006240 <FLASH_EraseSector+0xb0>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 80061e0:	4b1a      	ldr	r3, [pc, #104]	; (800624c <FLASH_EraseSector+0xbc>)
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	4a19      	ldr	r2, [pc, #100]	; (800624c <FLASH_EraseSector+0xbc>)
 80061e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061ea:	6113      	str	r3, [r2, #16]
    FLASH->CR |= tmp_psize;
 80061ec:	4b17      	ldr	r3, [pc, #92]	; (800624c <FLASH_EraseSector+0xbc>)
 80061ee:	691a      	ldr	r2, [r3, #16]
 80061f0:	4916      	ldr	r1, [pc, #88]	; (800624c <FLASH_EraseSector+0xbc>)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	610b      	str	r3, [r1, #16]
    FLASH->CR &= SECTOR_MASK;
 80061f8:	4b14      	ldr	r3, [pc, #80]	; (800624c <FLASH_EraseSector+0xbc>)
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	4a13      	ldr	r2, [pc, #76]	; (800624c <FLASH_EraseSector+0xbc>)
 80061fe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006202:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8006204:	4b11      	ldr	r3, [pc, #68]	; (800624c <FLASH_EraseSector+0xbc>)
 8006206:	691a      	ldr	r2, [r3, #16]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4313      	orrs	r3, r2
 800620c:	4a0f      	ldr	r2, [pc, #60]	; (800624c <FLASH_EraseSector+0xbc>)
 800620e:	f043 0302 	orr.w	r3, r3, #2
 8006212:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8006214:	4b0d      	ldr	r3, [pc, #52]	; (800624c <FLASH_EraseSector+0xbc>)
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	4a0c      	ldr	r2, [pc, #48]	; (800624c <FLASH_EraseSector+0xbc>)
 800621a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800621e:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8006220:	f000 f898 	bl	8006354 <FLASH_WaitForLastOperation2>
 8006224:	4603      	mov	r3, r0
 8006226:	72fb      	strb	r3, [r7, #11]
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 8006228:	4b08      	ldr	r3, [pc, #32]	; (800624c <FLASH_EraseSector+0xbc>)
 800622a:	691b      	ldr	r3, [r3, #16]
 800622c:	4a07      	ldr	r2, [pc, #28]	; (800624c <FLASH_EraseSector+0xbc>)
 800622e:	f023 0302 	bic.w	r3, r3, #2
 8006232:	6113      	str	r3, [r2, #16]
    FLASH->CR &= SECTOR_MASK; 
 8006234:	4b05      	ldr	r3, [pc, #20]	; (800624c <FLASH_EraseSector+0xbc>)
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	4a04      	ldr	r2, [pc, #16]	; (800624c <FLASH_EraseSector+0xbc>)
 800623a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800623e:	6113      	str	r3, [r2, #16]
  }
  /* Return the Erase Status */
  return status;
 8006240:	7afb      	ldrb	r3, [r7, #11]
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	40023c00 	.word	0x40023c00

08006250 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE2;
 800625a:	2309      	movs	r3, #9
 800625c:	73fb      	strb	r3, [r7, #15]
 
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 800625e:	f000 f879 	bl	8006354 <FLASH_WaitForLastOperation2>
 8006262:	4603      	mov	r3, r0
 8006264:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE2)
 8006266:	7bfb      	ldrb	r3, [r7, #15]
 8006268:	2b09      	cmp	r3, #9
 800626a:	d11e      	bne.n	80062aa <FLASH_ProgramWord+0x5a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 800626c:	4b11      	ldr	r3, [pc, #68]	; (80062b4 <FLASH_ProgramWord+0x64>)
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	4a10      	ldr	r2, [pc, #64]	; (80062b4 <FLASH_ProgramWord+0x64>)
 8006272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006276:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 8006278:	4b0e      	ldr	r3, [pc, #56]	; (80062b4 <FLASH_ProgramWord+0x64>)
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	4a0d      	ldr	r2, [pc, #52]	; (80062b4 <FLASH_ProgramWord+0x64>)
 800627e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006282:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 8006284:	4b0b      	ldr	r3, [pc, #44]	; (80062b4 <FLASH_ProgramWord+0x64>)
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	4a0a      	ldr	r2, [pc, #40]	; (80062b4 <FLASH_ProgramWord+0x64>)
 800628a:	f043 0301 	orr.w	r3, r3, #1
 800628e:	6113      	str	r3, [r2, #16]
  
    *(__IO uint32_t*)Address = Data;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	683a      	ldr	r2, [r7, #0]
 8006294:	601a      	str	r2, [r3, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8006296:	f000 f85d 	bl	8006354 <FLASH_WaitForLastOperation2>
 800629a:	4603      	mov	r3, r0
 800629c:	73fb      	strb	r3, [r7, #15]
 
    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800629e:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <FLASH_ProgramWord+0x64>)
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	4a04      	ldr	r2, [pc, #16]	; (80062b4 <FLASH_ProgramWord+0x64>)
 80062a4:	f023 0301 	bic.w	r3, r3, #1
 80062a8:	6113      	str	r3, [r2, #16]
  } 
  /* Return the Program Status */
  return status;
 80062aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40023c00 	.word	0x40023c00

080062b8 <FLASH_ClearFlag>:
  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
  *            @arg FLASH_FLAG_RDERR: FLASH Read Protection error flag (STM32F42xx/43xxx and STM32F401xx/411xE devices)   
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80062c0:	4a04      	ldr	r2, [pc, #16]	; (80062d4 <FLASH_ClearFlag+0x1c>)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	60d3      	str	r3, [r2, #12]
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40023c00 	.word	0x40023c00

080062d8 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_RD2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_GetStatus(void)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE2;
 80062de:	2309      	movs	r3, #9
 80062e0:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80062e2:	4b1b      	ldr	r3, [pc, #108]	; (8006350 <FLASH_GetStatus+0x78>)
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ee:	d102      	bne.n	80062f6 <FLASH_GetStatus+0x1e>
  {
    flashstatus = FLASH_BUSY2;
 80062f0:	2301      	movs	r3, #1
 80062f2:	71fb      	strb	r3, [r7, #7]
 80062f4:	e025      	b.n	8006342 <FLASH_GetStatus+0x6a>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 80062f6:	4b16      	ldr	r3, [pc, #88]	; (8006350 <FLASH_GetStatus+0x78>)
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	f003 0310 	and.w	r3, r3, #16
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <FLASH_GetStatus+0x30>
    { 
      flashstatus = FLASH_ERROR_WRP2;
 8006302:	2306      	movs	r3, #6
 8006304:	71fb      	strb	r3, [r7, #7]
 8006306:	e01c      	b.n	8006342 <FLASH_GetStatus+0x6a>
    }
    else
    {
      if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 8006308:	4b11      	ldr	r3, [pc, #68]	; (8006350 <FLASH_GetStatus+0x78>)
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006310:	2b00      	cmp	r3, #0
 8006312:	d002      	beq.n	800631a <FLASH_GetStatus+0x42>
      { 
        flashstatus = FLASH_ERROR_RD2;
 8006314:	2302      	movs	r3, #2
 8006316:	71fb      	strb	r3, [r7, #7]
 8006318:	e013      	b.n	8006342 <FLASH_GetStatus+0x6a>
      } 
      else 
      {
        if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 800631a:	4b0d      	ldr	r3, [pc, #52]	; (8006350 <FLASH_GetStatus+0x78>)
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d002      	beq.n	800632c <FLASH_GetStatus+0x54>
        {
          flashstatus = FLASH_ERROR_PROGRAM2; 
 8006326:	2307      	movs	r3, #7
 8006328:	71fb      	strb	r3, [r7, #7]
 800632a:	e00a      	b.n	8006342 <FLASH_GetStatus+0x6a>
        }
        else
        {
          if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 800632c:	4b08      	ldr	r3, [pc, #32]	; (8006350 <FLASH_GetStatus+0x78>)
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	f003 0302 	and.w	r3, r3, #2
 8006334:	2b00      	cmp	r3, #0
 8006336:	d002      	beq.n	800633e <FLASH_GetStatus+0x66>
          {
            flashstatus = FLASH_ERROR_OPERATION2;
 8006338:	2308      	movs	r3, #8
 800633a:	71fb      	strb	r3, [r7, #7]
 800633c:	e001      	b.n	8006342 <FLASH_GetStatus+0x6a>
          }
          else
          {
            flashstatus = FLASH_COMPLETE2;
 800633e:	2309      	movs	r3, #9
 8006340:	71fb      	strb	r3, [r7, #7]
        }
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
 8006342:	79fb      	ldrb	r3, [r7, #7]
}
 8006344:	4618      	mov	r0, r3
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr
 8006350:	40023c00 	.word	0x40023c00

08006354 <FLASH_WaitForLastOperation2>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_WaitForLastOperation2(void)
{ 
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
  __IO FLASH_Status status = FLASH_COMPLETE2;
 800635a:	2309      	movs	r3, #9
 800635c:	71fb      	strb	r3, [r7, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 800635e:	f7ff ffbb 	bl	80062d8 <FLASH_GetStatus>
 8006362:	4603      	mov	r3, r0
 8006364:	71fb      	strb	r3, [r7, #7]
 
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY2)
 8006366:	e003      	b.n	8006370 <FLASH_WaitForLastOperation2+0x1c>
  {
    status = FLASH_GetStatus();
 8006368:	f7ff ffb6 	bl	80062d8 <FLASH_GetStatus>
 800636c:	4603      	mov	r3, r0
 800636e:	71fb      	strb	r3, [r7, #7]
  while(status == FLASH_BUSY2)
 8006370:	79fb      	ldrb	r3, [r7, #7]
 8006372:	b2db      	uxtb	r3, r3
 8006374:	2b01      	cmp	r3, #1
 8006376:	d0f7      	beq.n	8006368 <FLASH_WaitForLastOperation2+0x14>
  }
  /* Return the operation status */
  return status;
 8006378:	79fb      	ldrb	r3, [r7, #7]
 800637a:	b2db      	uxtb	r3, r3
}
 800637c:	4618      	mov	r0, r3
 800637e:	3708      	adds	r7, #8
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}

08006384 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800638a:	2300      	movs	r3, #0
 800638c:	607b      	str	r3, [r7, #4]
 800638e:	4b10      	ldr	r3, [pc, #64]	; (80063d0 <HAL_MspInit+0x4c>)
 8006390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006392:	4a0f      	ldr	r2, [pc, #60]	; (80063d0 <HAL_MspInit+0x4c>)
 8006394:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006398:	6453      	str	r3, [r2, #68]	; 0x44
 800639a:	4b0d      	ldr	r3, [pc, #52]	; (80063d0 <HAL_MspInit+0x4c>)
 800639c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800639e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063a2:	607b      	str	r3, [r7, #4]
 80063a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80063a6:	2300      	movs	r3, #0
 80063a8:	603b      	str	r3, [r7, #0]
 80063aa:	4b09      	ldr	r3, [pc, #36]	; (80063d0 <HAL_MspInit+0x4c>)
 80063ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ae:	4a08      	ldr	r2, [pc, #32]	; (80063d0 <HAL_MspInit+0x4c>)
 80063b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063b4:	6413      	str	r3, [r2, #64]	; 0x40
 80063b6:	4b06      	ldr	r3, [pc, #24]	; (80063d0 <HAL_MspInit+0x4c>)
 80063b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063be:	603b      	str	r3, [r7, #0]
 80063c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80063c2:	2005      	movs	r0, #5
 80063c4:	f001 fed2 	bl	800816c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80063c8:	bf00      	nop
 80063ca:	3708      	adds	r7, #8
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	40023800 	.word	0x40023800

080063d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80063d4:	b480      	push	{r7}
 80063d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80063d8:	bf00      	nop
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr

080063e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80063e2:	b480      	push	{r7}
 80063e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80063e6:	e7fe      	b.n	80063e6 <HardFault_Handler+0x4>

080063e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80063e8:	b480      	push	{r7}
 80063ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80063ec:	e7fe      	b.n	80063ec <MemManage_Handler+0x4>

080063ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80063ee:	b480      	push	{r7}
 80063f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80063f2:	e7fe      	b.n	80063f2 <BusFault_Handler+0x4>

080063f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80063f8:	e7fe      	b.n	80063f8 <UsageFault_Handler+0x4>

080063fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80063fa:	b480      	push	{r7}
 80063fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80063fe:	bf00      	nop
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006408:	b480      	push	{r7}
 800640a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800640c:	bf00      	nop
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006416:	b480      	push	{r7}
 8006418:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800641a:	bf00      	nop
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006428:	f000 fd5c 	bl	8006ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800642c:	bf00      	nop
 800642e:	bd80      	pop	{r7, pc}

08006430 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	//HAL_GPIO_WritePin(LED, GPIO_PIN_SET );	// Useful for timing

	// grab timer value and reset
	loop_time = __HAL_TIM_GET_COUNTER(&htim3);
 8006434:	4b11      	ldr	r3, [pc, #68]	; (800647c <TIM1_UP_TIM10_IRQHandler+0x4c>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643a:	461a      	mov	r2, r3
 800643c:	4b10      	ldr	r3, [pc, #64]	; (8006480 <TIM1_UP_TIM10_IRQHandler+0x50>)
 800643e:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
 8006440:	4b0e      	ldr	r3, [pc, #56]	; (800647c <TIM1_UP_TIM10_IRQHandler+0x4c>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2200      	movs	r2, #0
 8006446:	625a      	str	r2, [r3, #36]	; 0x24

	/* Sample ADCs */
	analog_sample(&controller);
 8006448:	480e      	ldr	r0, [pc, #56]	; (8006484 <TIM1_UP_TIM10_IRQHandler+0x54>)
 800644a:	f7fc fa3b 	bl	80028c4 <analog_sample>

	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 800644e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8006488 <TIM1_UP_TIM10_IRQHandler+0x58>
 8006452:	480e      	ldr	r0, [pc, #56]	; (800648c <TIM1_UP_TIM10_IRQHandler+0x5c>)
 8006454:	f7ff fa34 	bl	80058c0 <ps_sample>

	/* Run Finite State Machine */
	run_fsm(&state);
 8006458:	480d      	ldr	r0, [pc, #52]	; (8006490 <TIM1_UP_TIM10_IRQHandler+0x60>)
 800645a:	f7fd f885 	bl	8003568 <run_fsm>

	/* Check for CAN messages */
	can_tx_rx();
 800645e:	f000 f837 	bl	80064d0 <can_tx_rx>

	/* increment loop count */
	controller.loop_count++;
 8006462:	4b08      	ldr	r3, [pc, #32]	; (8006484 <TIM1_UP_TIM10_IRQHandler+0x54>)
 8006464:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006468:	3301      	adds	r3, #1
 800646a:	4a06      	ldr	r2, [pc, #24]	; (8006484 <TIM1_UP_TIM10_IRQHandler+0x54>)
 800646c:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
	//HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006470:	4808      	ldr	r0, [pc, #32]	; (8006494 <TIM1_UP_TIM10_IRQHandler+0x64>)
 8006472:	f003 fc75 	bl	8009d60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */



  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8006476:	bf00      	nop
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	20009604 	.word	0x20009604
 8006480:	200094bc 	.word	0x200094bc
 8006484:	20000850 	.word	0x20000850
 8006488:	3851b717 	.word	0x3851b717
 800648c:	20000b5c 	.word	0x20000b5c
 8006490:	20000b48 	.word	0x20000b48
 8006494:	20009574 	.word	0x20009574

08006498 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 800649e:	4809      	ldr	r0, [pc, #36]	; (80064c4 <USART2_IRQHandler+0x2c>)
 80064a0:	f004 fc24 	bl	800acec <HAL_UART_IRQHandler>

	char c = Serial2RxBuffer[0];
 80064a4:	4b08      	ldr	r3, [pc, #32]	; (80064c8 <USART2_IRQHandler+0x30>)
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	71fb      	strb	r3, [r7, #7]
	update_fsm(&state, c);
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	4619      	mov	r1, r3
 80064ae:	4807      	ldr	r0, [pc, #28]	; (80064cc <USART2_IRQHandler+0x34>)
 80064b0:	f7fd fa7e 	bl	80039b0 <update_fsm>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80064b4:	4803      	ldr	r0, [pc, #12]	; (80064c4 <USART2_IRQHandler+0x2c>)
 80064b6:	f004 fc19 	bl	800acec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 80064ba:	bf00      	nop
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	2000964c 	.word	0x2000964c
 80064c8:	200094b8 	.word	0x200094b8
 80064cc:	20000b48 	.word	0x20000b48

080064d0 <can_tx_rx>:

/* USER CODE BEGIN 1 */

void can_tx_rx(void){
 80064d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064d2:	b095      	sub	sp, #84	; 0x54
 80064d4:	af12      	add	r7, sp, #72	; 0x48

	int no_mesage = HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 80064d6:	4b84      	ldr	r3, [pc, #528]	; (80066e8 <can_tx_rx+0x218>)
 80064d8:	4a84      	ldr	r2, [pc, #528]	; (80066ec <can_tx_rx+0x21c>)
 80064da:	2100      	movs	r1, #0
 80064dc:	4884      	ldr	r0, [pc, #528]	; (80066f0 <can_tx_rx+0x220>)
 80064de:	f001 fc62 	bl	8007da6 <HAL_CAN_GetRxMessage>
 80064e2:	4603      	mov	r3, r0
 80064e4:	607b      	str	r3, [r7, #4]
	if(!no_mesage){
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f040 80f9 	bne.w	80066e0 <can_tx_rx+0x210>
//		printf("RX: %X, %X, %X, %X, %X, %X, %X, %X\n\r", can_rx.data[0], can_rx.data[1], can_rx.data[2], can_rx.data[3], can_rx.data[4], can_rx.data[5], can_rx.data[6], can_rx.data[7]);
//		HAL_GPIO_TogglePin(LED); //Toggle the state of led on can rx
		uint32_t TxMailbox;
		pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 80064ee:	4b81      	ldr	r3, [pc, #516]	; (80066f4 <can_tx_rx+0x224>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	4a80      	ldr	r2, [pc, #512]	; (80066f8 <can_tx_rx+0x228>)
 80064f6:	ed92 7a05 	vldr	s14, [r2, #20]
 80064fa:	4a80      	ldr	r2, [pc, #512]	; (80066fc <can_tx_rx+0x22c>)
 80064fc:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006500:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006504:	4a7c      	ldr	r2, [pc, #496]	; (80066f8 <can_tx_rx+0x228>)
 8006506:	ed92 7a1a 	vldr	s14, [r2, #104]	; 0x68
 800650a:	4a7c      	ldr	r2, [pc, #496]	; (80066fc <can_tx_rx+0x22c>)
 800650c:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006510:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006514:	4a7a      	ldr	r2, [pc, #488]	; (8006700 <can_tx_rx+0x230>)
 8006516:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 800651a:	4a78      	ldr	r2, [pc, #480]	; (80066fc <can_tx_rx+0x22c>)
 800651c:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8006520:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006524:	4a75      	ldr	r2, [pc, #468]	; (80066fc <can_tx_rx+0x22c>)
 8006526:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 800652a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800652e:	eeb0 1a67 	vmov.f32	s2, s15
 8006532:	eef0 0a46 	vmov.f32	s1, s12
 8006536:	eeb0 0a66 	vmov.f32	s0, s13
 800653a:	4619      	mov	r1, r3
 800653c:	4871      	ldr	r0, [pc, #452]	; (8006704 <can_tx_rx+0x234>)
 800653e:	f7fb fd11 	bl	8001f64 <pack_reply>
		HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 8006542:	463b      	mov	r3, r7
 8006544:	4a70      	ldr	r2, [pc, #448]	; (8006708 <can_tx_rx+0x238>)
 8006546:	4971      	ldr	r1, [pc, #452]	; (800670c <can_tx_rx+0x23c>)
 8006548:	4869      	ldr	r0, [pc, #420]	; (80066f0 <can_tx_rx+0x220>)
 800654a:	f001 fb51 	bl	8007bf0 <HAL_CAN_AddTxMessage>

		/* Check for special Commands */
		if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 800654e:	4b70      	ldr	r3, [pc, #448]	; (8006710 <can_tx_rx+0x240>)
 8006550:	785a      	ldrb	r2, [r3, #1]
 8006552:	4b6f      	ldr	r3, [pc, #444]	; (8006710 <can_tx_rx+0x240>)
 8006554:	789b      	ldrb	r3, [r3, #2]
 8006556:	4013      	ands	r3, r2
 8006558:	b2da      	uxtb	r2, r3
 800655a:	4b6d      	ldr	r3, [pc, #436]	; (8006710 <can_tx_rx+0x240>)
 800655c:	78db      	ldrb	r3, [r3, #3]
 800655e:	4013      	ands	r3, r2
 8006560:	b2da      	uxtb	r2, r3
 8006562:	4b6b      	ldr	r3, [pc, #428]	; (8006710 <can_tx_rx+0x240>)
 8006564:	791b      	ldrb	r3, [r3, #4]
 8006566:	4013      	ands	r3, r2
 8006568:	b2da      	uxtb	r2, r3
 800656a:	4b69      	ldr	r3, [pc, #420]	; (8006710 <can_tx_rx+0x240>)
 800656c:	795b      	ldrb	r3, [r3, #5]
 800656e:	4013      	ands	r3, r2
 8006570:	b2da      	uxtb	r2, r3
 8006572:	4b67      	ldr	r3, [pc, #412]	; (8006710 <can_tx_rx+0x240>)
 8006574:	799b      	ldrb	r3, [r3, #6]
 8006576:	4013      	ands	r3, r2
 8006578:	b2da      	uxtb	r2, r3
 800657a:	4b65      	ldr	r3, [pc, #404]	; (8006710 <can_tx_rx+0x240>)
 800657c:	79db      	ldrb	r3, [r3, #7]
 800657e:	4013      	ands	r3, r2
 8006580:	b2db      	uxtb	r3, r3
 8006582:	2bff      	cmp	r3, #255	; 0xff
 8006584:	bf0c      	ite	eq
 8006586:	2301      	moveq	r3, #1
 8006588:	2300      	movne	r3, #0
 800658a:	b2da      	uxtb	r2, r3
 800658c:	4b60      	ldr	r3, [pc, #384]	; (8006710 <can_tx_rx+0x240>)
 800658e:	7a1b      	ldrb	r3, [r3, #8]
 8006590:	2bfc      	cmp	r3, #252	; 0xfc
 8006592:	bf0c      	ite	eq
 8006594:	2301      	moveq	r3, #1
 8006596:	2300      	movne	r3, #0
 8006598:	b2db      	uxtb	r3, r3
 800659a:	4013      	ands	r3, r2
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d004      	beq.n	80065ac <can_tx_rx+0xdc>
			  update_fsm(&state, MOTOR_CMD);
 80065a2:	216d      	movs	r1, #109	; 0x6d
 80065a4:	485b      	ldr	r0, [pc, #364]	; (8006714 <can_tx_rx+0x244>)
 80065a6:	f7fd fa03 	bl	80039b0 <update_fsm>
			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
			  controller.timeout = 0;					// Reset timeout counter
		}
	}

}
 80065aa:	e099      	b.n	80066e0 <can_tx_rx+0x210>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 80065ac:	4b58      	ldr	r3, [pc, #352]	; (8006710 <can_tx_rx+0x240>)
 80065ae:	785a      	ldrb	r2, [r3, #1]
 80065b0:	4b57      	ldr	r3, [pc, #348]	; (8006710 <can_tx_rx+0x240>)
 80065b2:	789b      	ldrb	r3, [r3, #2]
 80065b4:	4013      	ands	r3, r2
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	4b55      	ldr	r3, [pc, #340]	; (8006710 <can_tx_rx+0x240>)
 80065ba:	78db      	ldrb	r3, [r3, #3]
 80065bc:	4013      	ands	r3, r2
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2bff      	cmp	r3, #255	; 0xff
 80065c2:	bf0c      	ite	eq
 80065c4:	2301      	moveq	r3, #1
 80065c6:	2300      	movne	r3, #0
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	461a      	mov	r2, r3
 80065cc:	4b50      	ldr	r3, [pc, #320]	; (8006710 <can_tx_rx+0x240>)
 80065ce:	791b      	ldrb	r3, [r3, #4]
 80065d0:	2bff      	cmp	r3, #255	; 0xff
 80065d2:	bf0c      	ite	eq
 80065d4:	2301      	moveq	r3, #1
 80065d6:	2300      	movne	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	4619      	mov	r1, r3
 80065dc:	4b4c      	ldr	r3, [pc, #304]	; (8006710 <can_tx_rx+0x240>)
 80065de:	795b      	ldrb	r3, [r3, #5]
 80065e0:	2bff      	cmp	r3, #255	; 0xff
 80065e2:	bf0c      	ite	eq
 80065e4:	2301      	moveq	r3, #1
 80065e6:	2300      	movne	r3, #0
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	fb01 f303 	mul.w	r3, r1, r3
 80065ee:	4013      	ands	r3, r2
 80065f0:	4a47      	ldr	r2, [pc, #284]	; (8006710 <can_tx_rx+0x240>)
 80065f2:	7992      	ldrb	r2, [r2, #6]
 80065f4:	2aff      	cmp	r2, #255	; 0xff
 80065f6:	bf0c      	ite	eq
 80065f8:	2201      	moveq	r2, #1
 80065fa:	2200      	movne	r2, #0
 80065fc:	b2d2      	uxtb	r2, r2
 80065fe:	4013      	ands	r3, r2
 8006600:	4a43      	ldr	r2, [pc, #268]	; (8006710 <can_tx_rx+0x240>)
 8006602:	79d2      	ldrb	r2, [r2, #7]
 8006604:	2aff      	cmp	r2, #255	; 0xff
 8006606:	bf0c      	ite	eq
 8006608:	2201      	moveq	r2, #1
 800660a:	2200      	movne	r2, #0
 800660c:	b2d2      	uxtb	r2, r2
 800660e:	4013      	ands	r3, r2
 8006610:	4a3f      	ldr	r2, [pc, #252]	; (8006710 <can_tx_rx+0x240>)
 8006612:	7a12      	ldrb	r2, [r2, #8]
 8006614:	2afd      	cmp	r2, #253	; 0xfd
 8006616:	bf0c      	ite	eq
 8006618:	2201      	moveq	r2, #1
 800661a:	2200      	movne	r2, #0
 800661c:	b2d2      	uxtb	r2, r2
 800661e:	4013      	ands	r3, r2
 8006620:	2b00      	cmp	r3, #0
 8006622:	d004      	beq.n	800662e <can_tx_rx+0x15e>
			update_fsm(&state, MENU_CMD);
 8006624:	211b      	movs	r1, #27
 8006626:	483b      	ldr	r0, [pc, #236]	; (8006714 <can_tx_rx+0x244>)
 8006628:	f7fd f9c2 	bl	80039b0 <update_fsm>
}
 800662c:	e058      	b.n	80066e0 <can_tx_rx+0x210>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 800662e:	4b38      	ldr	r3, [pc, #224]	; (8006710 <can_tx_rx+0x240>)
 8006630:	785a      	ldrb	r2, [r3, #1]
 8006632:	4b37      	ldr	r3, [pc, #220]	; (8006710 <can_tx_rx+0x240>)
 8006634:	789b      	ldrb	r3, [r3, #2]
 8006636:	4013      	ands	r3, r2
 8006638:	b2da      	uxtb	r2, r3
 800663a:	4b35      	ldr	r3, [pc, #212]	; (8006710 <can_tx_rx+0x240>)
 800663c:	78db      	ldrb	r3, [r3, #3]
 800663e:	4013      	ands	r3, r2
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2bff      	cmp	r3, #255	; 0xff
 8006644:	bf0c      	ite	eq
 8006646:	2301      	moveq	r3, #1
 8006648:	2300      	movne	r3, #0
 800664a:	b2db      	uxtb	r3, r3
 800664c:	461a      	mov	r2, r3
 800664e:	4b30      	ldr	r3, [pc, #192]	; (8006710 <can_tx_rx+0x240>)
 8006650:	791b      	ldrb	r3, [r3, #4]
 8006652:	2bff      	cmp	r3, #255	; 0xff
 8006654:	bf0c      	ite	eq
 8006656:	2301      	moveq	r3, #1
 8006658:	2300      	movne	r3, #0
 800665a:	b2db      	uxtb	r3, r3
 800665c:	4619      	mov	r1, r3
 800665e:	4b2c      	ldr	r3, [pc, #176]	; (8006710 <can_tx_rx+0x240>)
 8006660:	795b      	ldrb	r3, [r3, #5]
 8006662:	2bff      	cmp	r3, #255	; 0xff
 8006664:	bf0c      	ite	eq
 8006666:	2301      	moveq	r3, #1
 8006668:	2300      	movne	r3, #0
 800666a:	b2db      	uxtb	r3, r3
 800666c:	fb01 f303 	mul.w	r3, r1, r3
 8006670:	4013      	ands	r3, r2
 8006672:	4a27      	ldr	r2, [pc, #156]	; (8006710 <can_tx_rx+0x240>)
 8006674:	7992      	ldrb	r2, [r2, #6]
 8006676:	2aff      	cmp	r2, #255	; 0xff
 8006678:	bf0c      	ite	eq
 800667a:	2201      	moveq	r2, #1
 800667c:	2200      	movne	r2, #0
 800667e:	b2d2      	uxtb	r2, r2
 8006680:	4013      	ands	r3, r2
 8006682:	4a23      	ldr	r2, [pc, #140]	; (8006710 <can_tx_rx+0x240>)
 8006684:	79d2      	ldrb	r2, [r2, #7]
 8006686:	2aff      	cmp	r2, #255	; 0xff
 8006688:	bf0c      	ite	eq
 800668a:	2201      	moveq	r2, #1
 800668c:	2200      	movne	r2, #0
 800668e:	b2d2      	uxtb	r2, r2
 8006690:	4013      	ands	r3, r2
 8006692:	4a1f      	ldr	r2, [pc, #124]	; (8006710 <can_tx_rx+0x240>)
 8006694:	7a12      	ldrb	r2, [r2, #8]
 8006696:	2afe      	cmp	r2, #254	; 0xfe
 8006698:	bf0c      	ite	eq
 800669a:	2201      	moveq	r2, #1
 800669c:	2200      	movne	r2, #0
 800669e:	b2d2      	uxtb	r2, r2
 80066a0:	4013      	ands	r3, r2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d004      	beq.n	80066b0 <can_tx_rx+0x1e0>
			  update_fsm(&state, ZERO_CMD);
 80066a6:	217a      	movs	r1, #122	; 0x7a
 80066a8:	481a      	ldr	r0, [pc, #104]	; (8006714 <can_tx_rx+0x244>)
 80066aa:	f7fd f981 	bl	80039b0 <update_fsm>
}
 80066ae:	e017      	b.n	80066e0 <can_tx_rx+0x210>
			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 80066b0:	4e17      	ldr	r6, [pc, #92]	; (8006710 <can_tx_rx+0x240>)
 80066b2:	4b19      	ldr	r3, [pc, #100]	; (8006718 <can_tx_rx+0x248>)
 80066b4:	9310      	str	r3, [sp, #64]	; 0x40
 80066b6:	466d      	mov	r5, sp
 80066b8:	f106 0410 	add.w	r4, r6, #16
 80066bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80066cc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80066d0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80066d4:	f7fb fca8 	bl	8002028 <unpack_cmd>
			  controller.timeout = 0;					// Reset timeout counter
 80066d8:	4b09      	ldr	r3, [pc, #36]	; (8006700 <can_tx_rx+0x230>)
 80066da:	2200      	movs	r2, #0
 80066dc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066e8:	20009469 	.word	0x20009469
 80066ec:	20009474 	.word	0x20009474
 80066f0:	20000314 	.word	0x20000314
 80066f4:	2000043c 	.word	0x2000043c
 80066f8:	20000b5c 	.word	0x20000b5c
 80066fc:	2000033c 	.word	0x2000033c
 8006700:	20000850 	.word	0x20000850
 8006704:	20009448 	.word	0x20009448
 8006708:	20009449 	.word	0x20009449
 800670c:	20009450 	.word	0x20009450
 8006710:	20009468 	.word	0x20009468
 8006714:	20000b48 	.word	0x20000b48
 8006718:	2000091c 	.word	0x2000091c

0800671c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800671c:	b480      	push	{r7}
 800671e:	af00      	add	r7, sp, #0
	return 1;
 8006720:	2301      	movs	r3, #1
}
 8006722:	4618      	mov	r0, r3
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <_kill>:

int _kill(int pid, int sig)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b082      	sub	sp, #8
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006736:	f005 fa49 	bl	800bbcc <__errno>
 800673a:	4603      	mov	r3, r0
 800673c:	2216      	movs	r2, #22
 800673e:	601a      	str	r2, [r3, #0]
	return -1;
 8006740:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006744:	4618      	mov	r0, r3
 8006746:	3708      	adds	r7, #8
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <_exit>:

void _exit (int status)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006754:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f7ff ffe7 	bl	800672c <_kill>
	while (1) {}		/* Make sure we hang here */
 800675e:	e7fe      	b.n	800675e <_exit+0x12>

08006760 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800676c:	2300      	movs	r3, #0
 800676e:	617b      	str	r3, [r7, #20]
 8006770:	e00a      	b.n	8006788 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006772:	f3af 8000 	nop.w
 8006776:	4601      	mov	r1, r0
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	1c5a      	adds	r2, r3, #1
 800677c:	60ba      	str	r2, [r7, #8]
 800677e:	b2ca      	uxtb	r2, r1
 8006780:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	3301      	adds	r3, #1
 8006786:	617b      	str	r3, [r7, #20]
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	429a      	cmp	r2, r3
 800678e:	dbf0      	blt.n	8006772 <_read+0x12>
	}

return len;
 8006790:	687b      	ldr	r3, [r7, #4]
}
 8006792:	4618      	mov	r0, r3
 8006794:	3718      	adds	r7, #24
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}

0800679a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800679a:	b580      	push	{r7, lr}
 800679c:	b086      	sub	sp, #24
 800679e:	af00      	add	r7, sp, #0
 80067a0:	60f8      	str	r0, [r7, #12]
 80067a2:	60b9      	str	r1, [r7, #8]
 80067a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067a6:	2300      	movs	r3, #0
 80067a8:	617b      	str	r3, [r7, #20]
 80067aa:	e009      	b.n	80067c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	1c5a      	adds	r2, r3, #1
 80067b0:	60ba      	str	r2, [r7, #8]
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 faf5 	bl	8006da4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	3301      	adds	r3, #1
 80067be:	617b      	str	r3, [r7, #20]
 80067c0:	697a      	ldr	r2, [r7, #20]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	429a      	cmp	r2, r3
 80067c6:	dbf1      	blt.n	80067ac <_write+0x12>
	}
	return len;
 80067c8:	687b      	ldr	r3, [r7, #4]
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3718      	adds	r7, #24
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <_close>:

int _close(int file)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
	return -1;
 80067da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80067de:	4618      	mov	r0, r3
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b083      	sub	sp, #12
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
 80067f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80067fa:	605a      	str	r2, [r3, #4]
	return 0;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <_isatty>:

int _isatty(int file)
{
 800680a:	b480      	push	{r7}
 800680c:	b083      	sub	sp, #12
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
	return 1;
 8006812:	2301      	movs	r3, #1
}
 8006814:	4618      	mov	r0, r3
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
	return 0;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
	...

0800683c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006844:	4b11      	ldr	r3, [pc, #68]	; (800688c <_sbrk+0x50>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d102      	bne.n	8006852 <_sbrk+0x16>
		heap_end = &end;
 800684c:	4b0f      	ldr	r3, [pc, #60]	; (800688c <_sbrk+0x50>)
 800684e:	4a10      	ldr	r2, [pc, #64]	; (8006890 <_sbrk+0x54>)
 8006850:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006852:	4b0e      	ldr	r3, [pc, #56]	; (800688c <_sbrk+0x50>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006858:	4b0c      	ldr	r3, [pc, #48]	; (800688c <_sbrk+0x50>)
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4413      	add	r3, r2
 8006860:	466a      	mov	r2, sp
 8006862:	4293      	cmp	r3, r2
 8006864:	d907      	bls.n	8006876 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006866:	f005 f9b1 	bl	800bbcc <__errno>
 800686a:	4603      	mov	r3, r0
 800686c:	220c      	movs	r2, #12
 800686e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8006870:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006874:	e006      	b.n	8006884 <_sbrk+0x48>
	}

	heap_end += incr;
 8006876:	4b05      	ldr	r3, [pc, #20]	; (800688c <_sbrk+0x50>)
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4413      	add	r3, r2
 800687e:	4a03      	ldr	r2, [pc, #12]	; (800688c <_sbrk+0x50>)
 8006880:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006882:	68fb      	ldr	r3, [r7, #12]
}
 8006884:	4618      	mov	r0, r3
 8006886:	3710      	adds	r7, #16
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	20009570 	.word	0x20009570
 8006890:	200096a8 	.word	0x200096a8

08006894 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006894:	b480      	push	{r7}
 8006896:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006898:	4b08      	ldr	r3, [pc, #32]	; (80068bc <SystemInit+0x28>)
 800689a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800689e:	4a07      	ldr	r2, [pc, #28]	; (80068bc <SystemInit+0x28>)
 80068a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80068a8:	4b04      	ldr	r3, [pc, #16]	; (80068bc <SystemInit+0x28>)
 80068aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80068ae:	609a      	str	r2, [r3, #8]
#endif
}
 80068b0:	bf00      	nop
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	e000ed00 	.word	0xe000ed00

080068c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b096      	sub	sp, #88	; 0x58
 80068c4:	af00      	add	r7, sp, #0
	// - 40kHz loop timing is 2250 timer period


  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80068c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80068ca:	2200      	movs	r2, #0
 80068cc:	601a      	str	r2, [r3, #0]
 80068ce:	605a      	str	r2, [r3, #4]
 80068d0:	609a      	str	r2, [r3, #8]
 80068d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80068d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80068d8:	2200      	movs	r2, #0
 80068da:	601a      	str	r2, [r3, #0]
 80068dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80068de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80068e2:	2200      	movs	r2, #0
 80068e4:	601a      	str	r2, [r3, #0]
 80068e6:	605a      	str	r2, [r3, #4]
 80068e8:	609a      	str	r2, [r3, #8]
 80068ea:	60da      	str	r2, [r3, #12]
 80068ec:	611a      	str	r2, [r3, #16]
 80068ee:	615a      	str	r2, [r3, #20]
 80068f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80068f2:	1d3b      	adds	r3, r7, #4
 80068f4:	2220      	movs	r2, #32
 80068f6:	2100      	movs	r1, #0
 80068f8:	4618      	mov	r0, r3
 80068fa:	f005 f99f 	bl	800bc3c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80068fe:	4b4a      	ldr	r3, [pc, #296]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006900:	4a4a      	ldr	r2, [pc, #296]	; (8006a2c <MX_TIM1_Init+0x16c>)
 8006902:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006904:	4b48      	ldr	r3, [pc, #288]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006906:	2200      	movs	r2, #0
 8006908:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800690a:	4b47      	ldr	r3, [pc, #284]	; (8006a28 <MX_TIM1_Init+0x168>)
 800690c:	2220      	movs	r2, #32
 800690e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4500;
 8006910:	4b45      	ldr	r3, [pc, #276]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006912:	f241 1294 	movw	r2, #4500	; 0x1194
 8006916:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006918:	4b43      	ldr	r3, [pc, #268]	; (8006a28 <MX_TIM1_Init+0x168>)
 800691a:	2200      	movs	r2, #0
 800691c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 800691e:	4b42      	ldr	r3, [pc, #264]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006920:	2201      	movs	r2, #1
 8006922:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006924:	4b40      	ldr	r3, [pc, #256]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006926:	2280      	movs	r2, #128	; 0x80
 8006928:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800692a:	483f      	ldr	r0, [pc, #252]	; (8006a28 <MX_TIM1_Init+0x168>)
 800692c:	f002 ffce 	bl	80098cc <HAL_TIM_Base_Init>
 8006930:	4603      	mov	r3, r0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006936:	f7fe fdd5 	bl	80054e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800693a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800693e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006940:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006944:	4619      	mov	r1, r3
 8006946:	4838      	ldr	r0, [pc, #224]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006948:	f003 fbd4 	bl	800a0f4 <HAL_TIM_ConfigClockSource>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d001      	beq.n	8006956 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8006952:	f7fe fdc7 	bl	80054e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006956:	4834      	ldr	r0, [pc, #208]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006958:	f003 f8e0 	bl	8009b1c <HAL_TIM_PWM_Init>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8006962:	f7fe fdbf 	bl	80054e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006966:	2300      	movs	r3, #0
 8006968:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800696a:	2300      	movs	r3, #0
 800696c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800696e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006972:	4619      	mov	r1, r3
 8006974:	482c      	ldr	r0, [pc, #176]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006976:	f003 ffc7 	bl	800a908 <HAL_TIMEx_MasterConfigSynchronization>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d001      	beq.n	8006984 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8006980:	f7fe fdb0 	bl	80054e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006984:	2360      	movs	r3, #96	; 0x60
 8006986:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8006988:	2300      	movs	r3, #0
 800698a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800698c:	2302      	movs	r3, #2
 800698e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006990:	2300      	movs	r3, #0
 8006992:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8006994:	2304      	movs	r3, #4
 8006996:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006998:	2300      	movs	r3, #0
 800699a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800699c:	2300      	movs	r3, #0
 800699e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80069a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069a4:	2200      	movs	r2, #0
 80069a6:	4619      	mov	r1, r3
 80069a8:	481f      	ldr	r0, [pc, #124]	; (8006a28 <MX_TIM1_Init+0x168>)
 80069aa:	f003 fae1 	bl	8009f70 <HAL_TIM_PWM_ConfigChannel>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d001      	beq.n	80069b8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80069b4:	f7fe fd96 	bl	80054e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80069b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069bc:	2204      	movs	r2, #4
 80069be:	4619      	mov	r1, r3
 80069c0:	4819      	ldr	r0, [pc, #100]	; (8006a28 <MX_TIM1_Init+0x168>)
 80069c2:	f003 fad5 	bl	8009f70 <HAL_TIM_PWM_ConfigChannel>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d001      	beq.n	80069d0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80069cc:	f7fe fd8a 	bl	80054e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80069d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069d4:	2208      	movs	r2, #8
 80069d6:	4619      	mov	r1, r3
 80069d8:	4813      	ldr	r0, [pc, #76]	; (8006a28 <MX_TIM1_Init+0x168>)
 80069da:	f003 fac9 	bl	8009f70 <HAL_TIM_PWM_ConfigChannel>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d001      	beq.n	80069e8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80069e4:	f7fe fd7e 	bl	80054e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80069e8:	2300      	movs	r3, #0
 80069ea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80069ec:	2300      	movs	r3, #0
 80069ee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80069f0:	2300      	movs	r3, #0
 80069f2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80069f4:	2300      	movs	r3, #0
 80069f6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80069f8:	2300      	movs	r3, #0
 80069fa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80069fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006a00:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006a02:	2300      	movs	r3, #0
 8006a04:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006a06:	1d3b      	adds	r3, r7, #4
 8006a08:	4619      	mov	r1, r3
 8006a0a:	4807      	ldr	r0, [pc, #28]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006a0c:	f003 fff8 	bl	800aa00 <HAL_TIMEx_ConfigBreakDeadTime>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d001      	beq.n	8006a1a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8006a16:	f7fe fd65 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006a1a:	4803      	ldr	r0, [pc, #12]	; (8006a28 <MX_TIM1_Init+0x168>)
 8006a1c:	f000 f8f4 	bl	8006c08 <HAL_TIM_MspPostInit>

}
 8006a20:	bf00      	nop
 8006a22:	3758      	adds	r7, #88	; 0x58
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	20009574 	.word	0x20009574
 8006a2c:	40010000 	.word	0x40010000

08006a30 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b086      	sub	sp, #24
 8006a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006a36:	f107 0308 	add.w	r3, r7, #8
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	601a      	str	r2, [r3, #0]
 8006a3e:	605a      	str	r2, [r3, #4]
 8006a40:	609a      	str	r2, [r3, #8]
 8006a42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a44:	463b      	mov	r3, r7
 8006a46:	2200      	movs	r2, #0
 8006a48:	601a      	str	r2, [r3, #0]
 8006a4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006a4c:	4b1d      	ldr	r3, [pc, #116]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006a52:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90;
 8006a54:	4b1b      	ldr	r3, [pc, #108]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a56:	225a      	movs	r2, #90	; 0x5a
 8006a58:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a5a:	4b1a      	ldr	r3, [pc, #104]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8006a60:	4b18      	ldr	r3, [pc, #96]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a66:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a68:	4b16      	ldr	r3, [pc, #88]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a6e:	4b15      	ldr	r3, [pc, #84]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a70:	2200      	movs	r2, #0
 8006a72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006a74:	4813      	ldr	r0, [pc, #76]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a76:	f002 ff29 	bl	80098cc <HAL_TIM_Base_Init>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d001      	beq.n	8006a84 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8006a80:	f7fe fd30 	bl	80054e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006a8a:	f107 0308 	add.w	r3, r7, #8
 8006a8e:	4619      	mov	r1, r3
 8006a90:	480c      	ldr	r0, [pc, #48]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006a92:	f003 fb2f 	bl	800a0f4 <HAL_TIM_ConfigClockSource>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d001      	beq.n	8006aa0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8006a9c:	f7fe fd22 	bl	80054e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006aa8:	463b      	mov	r3, r7
 8006aaa:	4619      	mov	r1, r3
 8006aac:	4805      	ldr	r0, [pc, #20]	; (8006ac4 <MX_TIM2_Init+0x94>)
 8006aae:	f003 ff2b 	bl	800a908 <HAL_TIMEx_MasterConfigSynchronization>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d001      	beq.n	8006abc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8006ab8:	f7fe fd14 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006abc:	bf00      	nop
 8006abe:	3718      	adds	r7, #24
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	200095bc 	.word	0x200095bc

08006ac8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006ace:	f107 0308 	add.w	r3, r7, #8
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	605a      	str	r2, [r3, #4]
 8006ad8:	609a      	str	r2, [r3, #8]
 8006ada:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006adc:	463b      	mov	r3, r7
 8006ade:	2200      	movs	r2, #0
 8006ae0:	601a      	str	r2, [r3, #0]
 8006ae2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006ae4:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006ae6:	4a1e      	ldr	r2, [pc, #120]	; (8006b60 <MX_TIM3_Init+0x98>)
 8006ae8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90;
 8006aea:	4b1c      	ldr	r3, [pc, #112]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006aec:	225a      	movs	r2, #90	; 0x5a
 8006aee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006af0:	4b1a      	ldr	r3, [pc, #104]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006af2:	2200      	movs	r2, #0
 8006af4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006af6:	4b19      	ldr	r3, [pc, #100]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006af8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006afc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006afe:	4b17      	ldr	r3, [pc, #92]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b04:	4b15      	ldr	r3, [pc, #84]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006b06:	2200      	movs	r2, #0
 8006b08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006b0a:	4814      	ldr	r0, [pc, #80]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006b0c:	f002 fede 	bl	80098cc <HAL_TIM_Base_Init>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8006b16:	f7fe fce5 	bl	80054e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006b1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006b20:	f107 0308 	add.w	r3, r7, #8
 8006b24:	4619      	mov	r1, r3
 8006b26:	480d      	ldr	r0, [pc, #52]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006b28:	f003 fae4 	bl	800a0f4 <HAL_TIM_ConfigClockSource>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d001      	beq.n	8006b36 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8006b32:	f7fe fcd7 	bl	80054e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b36:	2300      	movs	r3, #0
 8006b38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006b3e:	463b      	mov	r3, r7
 8006b40:	4619      	mov	r1, r3
 8006b42:	4806      	ldr	r0, [pc, #24]	; (8006b5c <MX_TIM3_Init+0x94>)
 8006b44:	f003 fee0 	bl	800a908 <HAL_TIMEx_MasterConfigSynchronization>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d001      	beq.n	8006b52 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8006b4e:	f7fe fcc9 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006b52:	bf00      	nop
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	20009604 	.word	0x20009604
 8006b60:	40000400 	.word	0x40000400

08006b64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b086      	sub	sp, #24
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a22      	ldr	r2, [pc, #136]	; (8006bfc <HAL_TIM_Base_MspInit+0x98>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d116      	bne.n	8006ba4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006b76:	2300      	movs	r3, #0
 8006b78:	617b      	str	r3, [r7, #20]
 8006b7a:	4b21      	ldr	r3, [pc, #132]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b7e:	4a20      	ldr	r2, [pc, #128]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006b80:	f043 0301 	orr.w	r3, r3, #1
 8006b84:	6453      	str	r3, [r2, #68]	; 0x44
 8006b86:	4b1e      	ldr	r3, [pc, #120]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	617b      	str	r3, [r7, #20]
 8006b90:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8006b92:	2200      	movs	r2, #0
 8006b94:	2101      	movs	r1, #1
 8006b96:	2019      	movs	r0, #25
 8006b98:	f001 faf3 	bl	8008182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8006b9c:	2019      	movs	r0, #25
 8006b9e:	f001 fb0c 	bl	80081ba <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006ba2:	e026      	b.n	8006bf2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bac:	d10e      	bne.n	8006bcc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006bae:	2300      	movs	r3, #0
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	4b13      	ldr	r3, [pc, #76]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb6:	4a12      	ldr	r2, [pc, #72]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006bb8:	f043 0301 	orr.w	r3, r3, #1
 8006bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8006bbe:	4b10      	ldr	r3, [pc, #64]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	613b      	str	r3, [r7, #16]
 8006bc8:	693b      	ldr	r3, [r7, #16]
}
 8006bca:	e012      	b.n	8006bf2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a0c      	ldr	r2, [pc, #48]	; (8006c04 <HAL_TIM_Base_MspInit+0xa0>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d10d      	bne.n	8006bf2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	60fb      	str	r3, [r7, #12]
 8006bda:	4b09      	ldr	r3, [pc, #36]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bde:	4a08      	ldr	r2, [pc, #32]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006be0:	f043 0302 	orr.w	r3, r3, #2
 8006be4:	6413      	str	r3, [r2, #64]	; 0x40
 8006be6:	4b06      	ldr	r3, [pc, #24]	; (8006c00 <HAL_TIM_Base_MspInit+0x9c>)
 8006be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	60fb      	str	r3, [r7, #12]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
}
 8006bf2:	bf00      	nop
 8006bf4:	3718      	adds	r7, #24
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	40010000 	.word	0x40010000
 8006c00:	40023800 	.word	0x40023800
 8006c04:	40000400 	.word	0x40000400

08006c08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b088      	sub	sp, #32
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c10:	f107 030c 	add.w	r3, r7, #12
 8006c14:	2200      	movs	r2, #0
 8006c16:	601a      	str	r2, [r3, #0]
 8006c18:	605a      	str	r2, [r3, #4]
 8006c1a:	609a      	str	r2, [r3, #8]
 8006c1c:	60da      	str	r2, [r3, #12]
 8006c1e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a12      	ldr	r2, [pc, #72]	; (8006c70 <HAL_TIM_MspPostInit+0x68>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d11e      	bne.n	8006c68 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60bb      	str	r3, [r7, #8]
 8006c2e:	4b11      	ldr	r3, [pc, #68]	; (8006c74 <HAL_TIM_MspPostInit+0x6c>)
 8006c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c32:	4a10      	ldr	r2, [pc, #64]	; (8006c74 <HAL_TIM_MspPostInit+0x6c>)
 8006c34:	f043 0301 	orr.w	r3, r3, #1
 8006c38:	6313      	str	r3, [r2, #48]	; 0x30
 8006c3a:	4b0e      	ldr	r3, [pc, #56]	; (8006c74 <HAL_TIM_MspPostInit+0x6c>)
 8006c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	60bb      	str	r3, [r7, #8]
 8006c44:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8006c46:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006c4a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c4c:	2302      	movs	r3, #2
 8006c4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c50:	2300      	movs	r3, #0
 8006c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c54:	2303      	movs	r3, #3
 8006c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c5c:	f107 030c 	add.w	r3, r7, #12
 8006c60:	4619      	mov	r1, r3
 8006c62:	4805      	ldr	r0, [pc, #20]	; (8006c78 <HAL_TIM_MspPostInit+0x70>)
 8006c64:	f001 fb56 	bl	8008314 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006c68:	bf00      	nop
 8006c6a:	3720      	adds	r7, #32
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	40010000 	.word	0x40010000
 8006c74:	40023800 	.word	0x40023800
 8006c78:	40020000 	.word	0x40020000

08006c7c <delay_us>:
}

/* USER CODE BEGIN 1 */

void delay_us (uint16_t us)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	4603      	mov	r3, r0
 8006c84:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8006c86:	4b09      	ldr	r3, [pc, #36]	; (8006cac <delay_us+0x30>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8006c8e:	bf00      	nop
 8006c90:	4b06      	ldr	r3, [pc, #24]	; (8006cac <delay_us+0x30>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c96:	88fb      	ldrh	r3, [r7, #6]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d3f9      	bcc.n	8006c90 <delay_us+0x14>
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	200095bc 	.word	0x200095bc

08006cb0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006cb4:	4b11      	ldr	r3, [pc, #68]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006cb6:	4a12      	ldr	r2, [pc, #72]	; (8006d00 <MX_USART2_UART_Init+0x50>)
 8006cb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 8006cba:	4b10      	ldr	r3, [pc, #64]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006cbc:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8006cc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006cc2:	4b0e      	ldr	r3, [pc, #56]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006cc8:	4b0c      	ldr	r3, [pc, #48]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006cca:	2200      	movs	r2, #0
 8006ccc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006cce:	4b0b      	ldr	r3, [pc, #44]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006cd4:	4b09      	ldr	r3, [pc, #36]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006cd6:	220c      	movs	r2, #12
 8006cd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006cda:	4b08      	ldr	r3, [pc, #32]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006ce0:	4b06      	ldr	r3, [pc, #24]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006ce6:	4805      	ldr	r0, [pc, #20]	; (8006cfc <MX_USART2_UART_Init+0x4c>)
 8006ce8:	f003 fef0 	bl	800aacc <HAL_UART_Init>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d001      	beq.n	8006cf6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006cf2:	f7fe fbf7 	bl	80054e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006cf6:	bf00      	nop
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	2000964c 	.word	0x2000964c
 8006d00:	40004400 	.word	0x40004400

08006d04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b08a      	sub	sp, #40	; 0x28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d0c:	f107 0314 	add.w	r3, r7, #20
 8006d10:	2200      	movs	r2, #0
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	605a      	str	r2, [r3, #4]
 8006d16:	609a      	str	r2, [r3, #8]
 8006d18:	60da      	str	r2, [r3, #12]
 8006d1a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a1d      	ldr	r2, [pc, #116]	; (8006d98 <HAL_UART_MspInit+0x94>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d133      	bne.n	8006d8e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006d26:	2300      	movs	r3, #0
 8006d28:	613b      	str	r3, [r7, #16]
 8006d2a:	4b1c      	ldr	r3, [pc, #112]	; (8006d9c <HAL_UART_MspInit+0x98>)
 8006d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d2e:	4a1b      	ldr	r2, [pc, #108]	; (8006d9c <HAL_UART_MspInit+0x98>)
 8006d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d34:	6413      	str	r3, [r2, #64]	; 0x40
 8006d36:	4b19      	ldr	r3, [pc, #100]	; (8006d9c <HAL_UART_MspInit+0x98>)
 8006d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d3e:	613b      	str	r3, [r7, #16]
 8006d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d42:	2300      	movs	r3, #0
 8006d44:	60fb      	str	r3, [r7, #12]
 8006d46:	4b15      	ldr	r3, [pc, #84]	; (8006d9c <HAL_UART_MspInit+0x98>)
 8006d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d4a:	4a14      	ldr	r2, [pc, #80]	; (8006d9c <HAL_UART_MspInit+0x98>)
 8006d4c:	f043 0301 	orr.w	r3, r3, #1
 8006d50:	6313      	str	r3, [r2, #48]	; 0x30
 8006d52:	4b12      	ldr	r3, [pc, #72]	; (8006d9c <HAL_UART_MspInit+0x98>)
 8006d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d56:	f003 0301 	and.w	r3, r3, #1
 8006d5a:	60fb      	str	r3, [r7, #12]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006d5e:	230c      	movs	r3, #12
 8006d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d62:	2302      	movs	r3, #2
 8006d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d66:	2300      	movs	r3, #0
 8006d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006d6e:	2307      	movs	r3, #7
 8006d70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d72:	f107 0314 	add.w	r3, r7, #20
 8006d76:	4619      	mov	r1, r3
 8006d78:	4809      	ldr	r0, [pc, #36]	; (8006da0 <HAL_UART_MspInit+0x9c>)
 8006d7a:	f001 facb 	bl	8008314 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8006d7e:	2200      	movs	r2, #0
 8006d80:	2102      	movs	r1, #2
 8006d82:	2026      	movs	r0, #38	; 0x26
 8006d84:	f001 f9fd 	bl	8008182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006d88:	2026      	movs	r0, #38	; 0x26
 8006d8a:	f001 fa16 	bl	80081ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006d8e:	bf00      	nop
 8006d90:	3728      	adds	r7, #40	; 0x28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	40004400 	.word	0x40004400
 8006d9c:	40023800 	.word	0x40023800
 8006da0:	40020000 	.word	0x40020000

08006da4 <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
PUTCHAR_PROTOTYPE
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8006dac:	1d39      	adds	r1, r7, #4
 8006dae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006db2:	2201      	movs	r2, #1
 8006db4:	4803      	ldr	r0, [pc, #12]	; (8006dc4 <__io_putchar+0x20>)
 8006db6:	f003 fed6 	bl	800ab66 <HAL_UART_Transmit>
  return ch;
 8006dba:	687b      	ldr	r3, [r7, #4]
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3708      	adds	r7, #8
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	2000964c 	.word	0x2000964c

08006dc8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	4904      	ldr	r1, [pc, #16]	; (8006de4 <HAL_UART_RxCpltCallback+0x1c>)
 8006dd4:	4804      	ldr	r0, [pc, #16]	; (8006de8 <HAL_UART_RxCpltCallback+0x20>)
 8006dd6:	f003 ff58 	bl	800ac8a <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006dda:	bf00      	nop
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	200094b8 	.word	0x200094b8
 8006de8:	2000964c 	.word	0x2000964c

08006dec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006dec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006e24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006df0:	480d      	ldr	r0, [pc, #52]	; (8006e28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006df2:	490e      	ldr	r1, [pc, #56]	; (8006e2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006df4:	4a0e      	ldr	r2, [pc, #56]	; (8006e30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006df8:	e002      	b.n	8006e00 <LoopCopyDataInit>

08006dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006dfe:	3304      	adds	r3, #4

08006e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006e04:	d3f9      	bcc.n	8006dfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006e06:	4a0b      	ldr	r2, [pc, #44]	; (8006e34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006e08:	4c0b      	ldr	r4, [pc, #44]	; (8006e38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006e0c:	e001      	b.n	8006e12 <LoopFillZerobss>

08006e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006e10:	3204      	adds	r2, #4

08006e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006e14:	d3fb      	bcc.n	8006e0e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006e16:	f7ff fd3d 	bl	8006894 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006e1a:	f004 fedd 	bl	800bbd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006e1e:	f7fd fed3 	bl	8004bc8 <main>
  bx  lr    
 8006e22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006e24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006e2c:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8006e30:	08011f88 	.word	0x08011f88
  ldr r2, =_sbss
 8006e34:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8006e38:	200096a4 	.word	0x200096a4

08006e3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006e3c:	e7fe      	b.n	8006e3c <ADC_IRQHandler>
	...

08006e40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006e44:	4b0e      	ldr	r3, [pc, #56]	; (8006e80 <HAL_Init+0x40>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a0d      	ldr	r2, [pc, #52]	; (8006e80 <HAL_Init+0x40>)
 8006e4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006e50:	4b0b      	ldr	r3, [pc, #44]	; (8006e80 <HAL_Init+0x40>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a0a      	ldr	r2, [pc, #40]	; (8006e80 <HAL_Init+0x40>)
 8006e56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e5c:	4b08      	ldr	r3, [pc, #32]	; (8006e80 <HAL_Init+0x40>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a07      	ldr	r2, [pc, #28]	; (8006e80 <HAL_Init+0x40>)
 8006e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e68:	2003      	movs	r0, #3
 8006e6a:	f001 f97f 	bl	800816c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e6e:	2000      	movs	r0, #0
 8006e70:	f000 f808 	bl	8006e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e74:	f7ff fa86 	bl	8006384 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	40023c00 	.word	0x40023c00

08006e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006e8c:	4b12      	ldr	r3, [pc, #72]	; (8006ed8 <HAL_InitTick+0x54>)
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	4b12      	ldr	r3, [pc, #72]	; (8006edc <HAL_InitTick+0x58>)
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	4619      	mov	r1, r3
 8006e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f001 f997 	bl	80081d6 <HAL_SYSTICK_Config>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d001      	beq.n	8006eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e00e      	b.n	8006ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2b0f      	cmp	r3, #15
 8006eb6:	d80a      	bhi.n	8006ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006eb8:	2200      	movs	r2, #0
 8006eba:	6879      	ldr	r1, [r7, #4]
 8006ebc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ec0:	f001 f95f 	bl	8008182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ec4:	4a06      	ldr	r2, [pc, #24]	; (8006ee0 <HAL_InitTick+0x5c>)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	e000      	b.n	8006ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3708      	adds	r7, #8
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	20000040 	.word	0x20000040
 8006edc:	20000048 	.word	0x20000048
 8006ee0:	20000044 	.word	0x20000044

08006ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006ee8:	4b06      	ldr	r3, [pc, #24]	; (8006f04 <HAL_IncTick+0x20>)
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	461a      	mov	r2, r3
 8006eee:	4b06      	ldr	r3, [pc, #24]	; (8006f08 <HAL_IncTick+0x24>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4413      	add	r3, r2
 8006ef4:	4a04      	ldr	r2, [pc, #16]	; (8006f08 <HAL_IncTick+0x24>)
 8006ef6:	6013      	str	r3, [r2, #0]
}
 8006ef8:	bf00      	nop
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	20000048 	.word	0x20000048
 8006f08:	20009690 	.word	0x20009690

08006f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8006f10:	4b03      	ldr	r3, [pc, #12]	; (8006f20 <HAL_GetTick+0x14>)
 8006f12:	681b      	ldr	r3, [r3, #0]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	20009690 	.word	0x20009690

08006f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006f2c:	f7ff ffee 	bl	8006f0c <HAL_GetTick>
 8006f30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f3c:	d005      	beq.n	8006f4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006f3e:	4b0a      	ldr	r3, [pc, #40]	; (8006f68 <HAL_Delay+0x44>)
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	461a      	mov	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	4413      	add	r3, r2
 8006f48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006f4a:	bf00      	nop
 8006f4c:	f7ff ffde 	bl	8006f0c <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d8f7      	bhi.n	8006f4c <HAL_Delay+0x28>
  {
  }
}
 8006f5c:	bf00      	nop
 8006f5e:	bf00      	nop
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000048 	.word	0x20000048

08006f6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f74:	2300      	movs	r3, #0
 8006f76:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d101      	bne.n	8006f82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e033      	b.n	8006fea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d109      	bne.n	8006f9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f7fa f952 	bl	8001234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2200      	movs	r2, #0
 8006f94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa2:	f003 0310 	and.w	r3, r3, #16
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d118      	bne.n	8006fdc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006fb2:	f023 0302 	bic.w	r3, r3, #2
 8006fb6:	f043 0202 	orr.w	r2, r3, #2
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fab4 	bl	800752c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fce:	f023 0303 	bic.w	r3, r3, #3
 8006fd2:	f043 0201 	orr.w	r2, r3, #1
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	641a      	str	r2, [r3, #64]	; 0x40
 8006fda:	e001      	b.n	8006fe0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
	...

08006ff4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007006:	2b01      	cmp	r3, #1
 8007008:	d101      	bne.n	800700e <HAL_ADC_Start+0x1a>
 800700a:	2302      	movs	r3, #2
 800700c:	e0b2      	b.n	8007174 <HAL_ADC_Start+0x180>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2201      	movs	r2, #1
 8007012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	f003 0301 	and.w	r3, r3, #1
 8007020:	2b01      	cmp	r3, #1
 8007022:	d018      	beq.n	8007056 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f042 0201 	orr.w	r2, r2, #1
 8007032:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007034:	4b52      	ldr	r3, [pc, #328]	; (8007180 <HAL_ADC_Start+0x18c>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a52      	ldr	r2, [pc, #328]	; (8007184 <HAL_ADC_Start+0x190>)
 800703a:	fba2 2303 	umull	r2, r3, r2, r3
 800703e:	0c9a      	lsrs	r2, r3, #18
 8007040:	4613      	mov	r3, r2
 8007042:	005b      	lsls	r3, r3, #1
 8007044:	4413      	add	r3, r2
 8007046:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8007048:	e002      	b.n	8007050 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	3b01      	subs	r3, #1
 800704e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1f9      	bne.n	800704a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b01      	cmp	r3, #1
 8007062:	d17a      	bne.n	800715a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007068:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800706c:	f023 0301 	bic.w	r3, r3, #1
 8007070:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007082:	2b00      	cmp	r3, #0
 8007084:	d007      	beq.n	8007096 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800708e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800709e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070a2:	d106      	bne.n	80070b2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070a8:	f023 0206 	bic.w	r2, r3, #6
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	645a      	str	r2, [r3, #68]	; 0x44
 80070b0:	e002      	b.n	80070b8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80070c0:	4b31      	ldr	r3, [pc, #196]	; (8007188 <HAL_ADC_Start+0x194>)
 80070c2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80070cc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	f003 031f 	and.w	r3, r3, #31
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d12a      	bne.n	8007130 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a2b      	ldr	r2, [pc, #172]	; (800718c <HAL_ADC_Start+0x198>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d015      	beq.n	8007110 <HAL_ADC_Start+0x11c>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a29      	ldr	r2, [pc, #164]	; (8007190 <HAL_ADC_Start+0x19c>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d105      	bne.n	80070fa <HAL_ADC_Start+0x106>
 80070ee:	4b26      	ldr	r3, [pc, #152]	; (8007188 <HAL_ADC_Start+0x194>)
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f003 031f 	and.w	r3, r3, #31
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00a      	beq.n	8007110 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a25      	ldr	r2, [pc, #148]	; (8007194 <HAL_ADC_Start+0x1a0>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d136      	bne.n	8007172 <HAL_ADC_Start+0x17e>
 8007104:	4b20      	ldr	r3, [pc, #128]	; (8007188 <HAL_ADC_Start+0x194>)
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	f003 0310 	and.w	r3, r3, #16
 800710c:	2b00      	cmp	r3, #0
 800710e:	d130      	bne.n	8007172 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d129      	bne.n	8007172 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	689a      	ldr	r2, [r3, #8]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800712c:	609a      	str	r2, [r3, #8]
 800712e:	e020      	b.n	8007172 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a15      	ldr	r2, [pc, #84]	; (800718c <HAL_ADC_Start+0x198>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d11b      	bne.n	8007172 <HAL_ADC_Start+0x17e>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007144:	2b00      	cmp	r3, #0
 8007146:	d114      	bne.n	8007172 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689a      	ldr	r2, [r3, #8]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007156:	609a      	str	r2, [r3, #8]
 8007158:	e00b      	b.n	8007172 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800715e:	f043 0210 	orr.w	r2, r3, #16
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800716a:	f043 0201 	orr.w	r2, r3, #1
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr
 8007180:	20000040 	.word	0x20000040
 8007184:	431bde83 	.word	0x431bde83
 8007188:	40012300 	.word	0x40012300
 800718c:	40012000 	.word	0x40012000
 8007190:	40012100 	.word	0x40012100
 8007194:	40012200 	.word	0x40012200

08007198 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80071a2:	2300      	movs	r3, #0
 80071a4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071b4:	d113      	bne.n	80071de <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80071c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071c4:	d10b      	bne.n	80071de <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ca:	f043 0220 	orr.w	r2, r3, #32
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e063      	b.n	80072a6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80071de:	f7ff fe95 	bl	8006f0c <HAL_GetTick>
 80071e2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80071e4:	e021      	b.n	800722a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071ec:	d01d      	beq.n	800722a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d007      	beq.n	8007204 <HAL_ADC_PollForConversion+0x6c>
 80071f4:	f7ff fe8a 	bl	8006f0c <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	429a      	cmp	r2, r3
 8007202:	d212      	bcs.n	800722a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0302 	and.w	r3, r3, #2
 800720e:	2b02      	cmp	r3, #2
 8007210:	d00b      	beq.n	800722a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007216:	f043 0204 	orr.w	r2, r3, #4
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e03d      	b.n	80072a6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0302 	and.w	r3, r3, #2
 8007234:	2b02      	cmp	r3, #2
 8007236:	d1d6      	bne.n	80071e6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f06f 0212 	mvn.w	r2, #18
 8007240:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d123      	bne.n	80072a4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007260:	2b00      	cmp	r3, #0
 8007262:	d11f      	bne.n	80072a4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800726e:	2b00      	cmp	r3, #0
 8007270:	d006      	beq.n	8007280 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800727c:	2b00      	cmp	r3, #0
 800727e:	d111      	bne.n	80072a4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007284:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007290:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d105      	bne.n	80072a4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800729c:	f043 0201 	orr.w	r2, r3, #1
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80072a4:	2300      	movs	r3, #0
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3710      	adds	r7, #16
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}

080072ae <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80072ae:	b480      	push	{r7}
 80072b0:	b083      	sub	sp, #12
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80072bc:	4618      	mov	r0, r3
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b085      	sub	sp, #20
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80072d2:	2300      	movs	r3, #0
 80072d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d101      	bne.n	80072e4 <HAL_ADC_ConfigChannel+0x1c>
 80072e0:	2302      	movs	r3, #2
 80072e2:	e113      	b.n	800750c <HAL_ADC_ConfigChannel+0x244>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b09      	cmp	r3, #9
 80072f2:	d925      	bls.n	8007340 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68d9      	ldr	r1, [r3, #12]
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	b29b      	uxth	r3, r3
 8007300:	461a      	mov	r2, r3
 8007302:	4613      	mov	r3, r2
 8007304:	005b      	lsls	r3, r3, #1
 8007306:	4413      	add	r3, r2
 8007308:	3b1e      	subs	r3, #30
 800730a:	2207      	movs	r2, #7
 800730c:	fa02 f303 	lsl.w	r3, r2, r3
 8007310:	43da      	mvns	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	400a      	ands	r2, r1
 8007318:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68d9      	ldr	r1, [r3, #12]
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	689a      	ldr	r2, [r3, #8]
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	b29b      	uxth	r3, r3
 800732a:	4618      	mov	r0, r3
 800732c:	4603      	mov	r3, r0
 800732e:	005b      	lsls	r3, r3, #1
 8007330:	4403      	add	r3, r0
 8007332:	3b1e      	subs	r3, #30
 8007334:	409a      	lsls	r2, r3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	430a      	orrs	r2, r1
 800733c:	60da      	str	r2, [r3, #12]
 800733e:	e022      	b.n	8007386 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	6919      	ldr	r1, [r3, #16]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	b29b      	uxth	r3, r3
 800734c:	461a      	mov	r2, r3
 800734e:	4613      	mov	r3, r2
 8007350:	005b      	lsls	r3, r3, #1
 8007352:	4413      	add	r3, r2
 8007354:	2207      	movs	r2, #7
 8007356:	fa02 f303 	lsl.w	r3, r2, r3
 800735a:	43da      	mvns	r2, r3
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	400a      	ands	r2, r1
 8007362:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6919      	ldr	r1, [r3, #16]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	689a      	ldr	r2, [r3, #8]
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	b29b      	uxth	r3, r3
 8007374:	4618      	mov	r0, r3
 8007376:	4603      	mov	r3, r0
 8007378:	005b      	lsls	r3, r3, #1
 800737a:	4403      	add	r3, r0
 800737c:	409a      	lsls	r2, r3
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	430a      	orrs	r2, r1
 8007384:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	2b06      	cmp	r3, #6
 800738c:	d824      	bhi.n	80073d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
 8007398:	4613      	mov	r3, r2
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	4413      	add	r3, r2
 800739e:	3b05      	subs	r3, #5
 80073a0:	221f      	movs	r2, #31
 80073a2:	fa02 f303 	lsl.w	r3, r2, r3
 80073a6:	43da      	mvns	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	400a      	ands	r2, r1
 80073ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	4618      	mov	r0, r3
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	685a      	ldr	r2, [r3, #4]
 80073c2:	4613      	mov	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	3b05      	subs	r3, #5
 80073ca:	fa00 f203 	lsl.w	r2, r0, r3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	430a      	orrs	r2, r1
 80073d4:	635a      	str	r2, [r3, #52]	; 0x34
 80073d6:	e04c      	b.n	8007472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	2b0c      	cmp	r3, #12
 80073de:	d824      	bhi.n	800742a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	685a      	ldr	r2, [r3, #4]
 80073ea:	4613      	mov	r3, r2
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	4413      	add	r3, r2
 80073f0:	3b23      	subs	r3, #35	; 0x23
 80073f2:	221f      	movs	r2, #31
 80073f4:	fa02 f303 	lsl.w	r3, r2, r3
 80073f8:	43da      	mvns	r2, r3
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	400a      	ands	r2, r1
 8007400:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	b29b      	uxth	r3, r3
 800740e:	4618      	mov	r0, r3
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	685a      	ldr	r2, [r3, #4]
 8007414:	4613      	mov	r3, r2
 8007416:	009b      	lsls	r3, r3, #2
 8007418:	4413      	add	r3, r2
 800741a:	3b23      	subs	r3, #35	; 0x23
 800741c:	fa00 f203 	lsl.w	r2, r0, r3
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	430a      	orrs	r2, r1
 8007426:	631a      	str	r2, [r3, #48]	; 0x30
 8007428:	e023      	b.n	8007472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	4613      	mov	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	4413      	add	r3, r2
 800743a:	3b41      	subs	r3, #65	; 0x41
 800743c:	221f      	movs	r2, #31
 800743e:	fa02 f303 	lsl.w	r3, r2, r3
 8007442:	43da      	mvns	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	400a      	ands	r2, r1
 800744a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	b29b      	uxth	r3, r3
 8007458:	4618      	mov	r0, r3
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	4613      	mov	r3, r2
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	4413      	add	r3, r2
 8007464:	3b41      	subs	r3, #65	; 0x41
 8007466:	fa00 f203 	lsl.w	r2, r0, r3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	430a      	orrs	r2, r1
 8007470:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007472:	4b29      	ldr	r3, [pc, #164]	; (8007518 <HAL_ADC_ConfigChannel+0x250>)
 8007474:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a28      	ldr	r2, [pc, #160]	; (800751c <HAL_ADC_ConfigChannel+0x254>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d10f      	bne.n	80074a0 <HAL_ADC_ConfigChannel+0x1d8>
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b12      	cmp	r3, #18
 8007486:	d10b      	bne.n	80074a0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a1d      	ldr	r2, [pc, #116]	; (800751c <HAL_ADC_ConfigChannel+0x254>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d12b      	bne.n	8007502 <HAL_ADC_ConfigChannel+0x23a>
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a1c      	ldr	r2, [pc, #112]	; (8007520 <HAL_ADC_ConfigChannel+0x258>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d003      	beq.n	80074bc <HAL_ADC_ConfigChannel+0x1f4>
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b11      	cmp	r3, #17
 80074ba:	d122      	bne.n	8007502 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a11      	ldr	r2, [pc, #68]	; (8007520 <HAL_ADC_ConfigChannel+0x258>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d111      	bne.n	8007502 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80074de:	4b11      	ldr	r3, [pc, #68]	; (8007524 <HAL_ADC_ConfigChannel+0x25c>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a11      	ldr	r2, [pc, #68]	; (8007528 <HAL_ADC_ConfigChannel+0x260>)
 80074e4:	fba2 2303 	umull	r2, r3, r2, r3
 80074e8:	0c9a      	lsrs	r2, r3, #18
 80074ea:	4613      	mov	r3, r2
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	4413      	add	r3, r2
 80074f0:	005b      	lsls	r3, r3, #1
 80074f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80074f4:	e002      	b.n	80074fc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	3b01      	subs	r3, #1
 80074fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1f9      	bne.n	80074f6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3714      	adds	r7, #20
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr
 8007518:	40012300 	.word	0x40012300
 800751c:	40012000 	.word	0x40012000
 8007520:	10000012 	.word	0x10000012
 8007524:	20000040 	.word	0x20000040
 8007528:	431bde83 	.word	0x431bde83

0800752c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007534:	4b79      	ldr	r3, [pc, #484]	; (800771c <ADC_Init+0x1f0>)
 8007536:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	685a      	ldr	r2, [r3, #4]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	431a      	orrs	r2, r3
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	685a      	ldr	r2, [r3, #4]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007560:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	6859      	ldr	r1, [r3, #4]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	021a      	lsls	r2, r3, #8
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	685a      	ldr	r2, [r3, #4]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007584:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6859      	ldr	r1, [r3, #4]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	689a      	ldr	r2, [r3, #8]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	430a      	orrs	r2, r1
 8007596:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689a      	ldr	r2, [r3, #8]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	6899      	ldr	r1, [r3, #8]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	68da      	ldr	r2, [r3, #12]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	430a      	orrs	r2, r1
 80075b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075be:	4a58      	ldr	r2, [pc, #352]	; (8007720 <ADC_Init+0x1f4>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d022      	beq.n	800760a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80075d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6899      	ldr	r1, [r3, #8]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	689a      	ldr	r2, [r3, #8]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80075f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	6899      	ldr	r1, [r3, #8]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	430a      	orrs	r2, r1
 8007606:	609a      	str	r2, [r3, #8]
 8007608:	e00f      	b.n	800762a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	689a      	ldr	r2, [r3, #8]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007618:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	689a      	ldr	r2, [r3, #8]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007628:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	689a      	ldr	r2, [r3, #8]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0202 	bic.w	r2, r2, #2
 8007638:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	6899      	ldr	r1, [r3, #8]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	7e1b      	ldrb	r3, [r3, #24]
 8007644:	005a      	lsls	r2, r3, #1
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	430a      	orrs	r2, r1
 800764c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d01b      	beq.n	8007690 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007666:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	685a      	ldr	r2, [r3, #4]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007676:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	6859      	ldr	r1, [r3, #4]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007682:	3b01      	subs	r3, #1
 8007684:	035a      	lsls	r2, r3, #13
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	430a      	orrs	r2, r1
 800768c:	605a      	str	r2, [r3, #4]
 800768e:	e007      	b.n	80076a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800769e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80076ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	051a      	lsls	r2, r3, #20
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	689a      	ldr	r2, [r3, #8]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80076d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	6899      	ldr	r1, [r3, #8]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076e2:	025a      	lsls	r2, r3, #9
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	430a      	orrs	r2, r1
 80076ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	689a      	ldr	r2, [r3, #8]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6899      	ldr	r1, [r3, #8]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	695b      	ldr	r3, [r3, #20]
 8007706:	029a      	lsls	r2, r3, #10
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	430a      	orrs	r2, r1
 800770e:	609a      	str	r2, [r3, #8]
}
 8007710:	bf00      	nop
 8007712:	3714      	adds	r7, #20
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr
 800771c:	40012300 	.word	0x40012300
 8007720:	0f000001 	.word	0x0f000001

08007724 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8007724:	b480      	push	{r7}
 8007726:	b085      	sub	sp, #20
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007734:	2b01      	cmp	r3, #1
 8007736:	d101      	bne.n	800773c <HAL_ADCEx_MultiModeConfigChannel+0x18>
 8007738:	2302      	movs	r3, #2
 800773a:	e031      	b.n	80077a0 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007744:	4b19      	ldr	r3, [pc, #100]	; (80077ac <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 8007746:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f023 021f 	bic.w	r2, r3, #31
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	685a      	ldr	r2, [r3, #4]
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	431a      	orrs	r2, r3
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	685a      	ldr	r2, [r3, #4]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	431a      	orrs	r2, r3
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	431a      	orrs	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3714      	adds	r7, #20
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr
 80077ac:	40012300 	.word	0x40012300

080077b0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d101      	bne.n	80077c2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e0ed      	b.n	800799e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d102      	bne.n	80077d4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f7fa fb38 	bl	8001e44 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f042 0201 	orr.w	r2, r2, #1
 80077e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80077e4:	f7ff fb92 	bl	8006f0c <HAL_GetTick>
 80077e8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80077ea:	e012      	b.n	8007812 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80077ec:	f7ff fb8e 	bl	8006f0c <HAL_GetTick>
 80077f0:	4602      	mov	r2, r0
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	2b0a      	cmp	r3, #10
 80077f8:	d90b      	bls.n	8007812 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2205      	movs	r2, #5
 800780a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e0c5      	b.n	800799e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f003 0301 	and.w	r3, r3, #1
 800781c:	2b00      	cmp	r3, #0
 800781e:	d0e5      	beq.n	80077ec <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0202 	bic.w	r2, r2, #2
 800782e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007830:	f7ff fb6c 	bl	8006f0c <HAL_GetTick>
 8007834:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007836:	e012      	b.n	800785e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007838:	f7ff fb68 	bl	8006f0c <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	2b0a      	cmp	r3, #10
 8007844:	d90b      	bls.n	800785e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2205      	movs	r2, #5
 8007856:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e09f      	b.n	800799e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	f003 0302 	and.w	r3, r3, #2
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1e5      	bne.n	8007838 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	7e1b      	ldrb	r3, [r3, #24]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d108      	bne.n	8007886 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007882:	601a      	str	r2, [r3, #0]
 8007884:	e007      	b.n	8007896 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007894:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	7e5b      	ldrb	r3, [r3, #25]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d108      	bne.n	80078b0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80078ac:	601a      	str	r2, [r3, #0]
 80078ae:	e007      	b.n	80078c0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078be:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	7e9b      	ldrb	r3, [r3, #26]
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d108      	bne.n	80078da <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f042 0220 	orr.w	r2, r2, #32
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	e007      	b.n	80078ea <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f022 0220 	bic.w	r2, r2, #32
 80078e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	7edb      	ldrb	r3, [r3, #27]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d108      	bne.n	8007904 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f022 0210 	bic.w	r2, r2, #16
 8007900:	601a      	str	r2, [r3, #0]
 8007902:	e007      	b.n	8007914 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f042 0210 	orr.w	r2, r2, #16
 8007912:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	7f1b      	ldrb	r3, [r3, #28]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d108      	bne.n	800792e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f042 0208 	orr.w	r2, r2, #8
 800792a:	601a      	str	r2, [r3, #0]
 800792c:	e007      	b.n	800793e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f022 0208 	bic.w	r2, r2, #8
 800793c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	7f5b      	ldrb	r3, [r3, #29]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d108      	bne.n	8007958 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f042 0204 	orr.w	r2, r2, #4
 8007954:	601a      	str	r2, [r3, #0]
 8007956:	e007      	b.n	8007968 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f022 0204 	bic.w	r2, r2, #4
 8007966:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689a      	ldr	r2, [r3, #8]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	431a      	orrs	r2, r3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	431a      	orrs	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	695b      	ldr	r3, [r3, #20]
 800797c:	ea42 0103 	orr.w	r1, r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	1e5a      	subs	r2, r3, #1
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b087      	sub	sp, #28
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80079be:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80079c0:	7cfb      	ldrb	r3, [r7, #19]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d003      	beq.n	80079ce <HAL_CAN_ConfigFilter+0x26>
 80079c6:	7cfb      	ldrb	r3, [r7, #19]
 80079c8:	2b02      	cmp	r3, #2
 80079ca:	f040 80be 	bne.w	8007b4a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80079ce:	4b65      	ldr	r3, [pc, #404]	; (8007b64 <HAL_CAN_ConfigFilter+0x1bc>)
 80079d0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079d8:	f043 0201 	orr.w	r2, r3, #1
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079e8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fc:	021b      	lsls	r3, r3, #8
 80079fe:	431a      	orrs	r2, r3
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	f003 031f 	and.w	r3, r3, #31
 8007a0e:	2201      	movs	r2, #1
 8007a10:	fa02 f303 	lsl.w	r3, r2, r3
 8007a14:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	43db      	mvns	r3, r3
 8007a20:	401a      	ands	r2, r3
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	69db      	ldr	r3, [r3, #28]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d123      	bne.n	8007a78 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	43db      	mvns	r3, r3
 8007a3a:	401a      	ands	r2, r3
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a4e:	683a      	ldr	r2, [r7, #0]
 8007a50:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007a52:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	3248      	adds	r2, #72	; 0x48
 8007a58:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a6c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007a6e:	6979      	ldr	r1, [r7, #20]
 8007a70:	3348      	adds	r3, #72	; 0x48
 8007a72:	00db      	lsls	r3, r3, #3
 8007a74:	440b      	add	r3, r1
 8007a76:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	69db      	ldr	r3, [r3, #28]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d122      	bne.n	8007ac6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	431a      	orrs	r2, r3
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a9c:	683a      	ldr	r2, [r7, #0]
 8007a9e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007aa0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	3248      	adds	r2, #72	; 0x48
 8007aa6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007aba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007abc:	6979      	ldr	r1, [r7, #20]
 8007abe:	3348      	adds	r3, #72	; 0x48
 8007ac0:	00db      	lsls	r3, r3, #3
 8007ac2:	440b      	add	r3, r1
 8007ac4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	699b      	ldr	r3, [r3, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d109      	bne.n	8007ae2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	43db      	mvns	r3, r3
 8007ad8:	401a      	ands	r2, r3
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8007ae0:	e007      	b.n	8007af2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	431a      	orrs	r2, r3
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d109      	bne.n	8007b0e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	43db      	mvns	r3, r3
 8007b04:	401a      	ands	r2, r3
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007b0c:	e007      	b.n	8007b1e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	431a      	orrs	r2, r3
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	6a1b      	ldr	r3, [r3, #32]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d107      	bne.n	8007b36 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b3c:	f023 0201 	bic.w	r2, r3, #1
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8007b46:	2300      	movs	r3, #0
 8007b48:	e006      	b.n	8007b58 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b4e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
  }
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	371c      	adds	r7, #28
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr
 8007b64:	40006400 	.word	0x40006400

08007b68 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d12e      	bne.n	8007bda <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2202      	movs	r2, #2
 8007b80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f022 0201 	bic.w	r2, r2, #1
 8007b92:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b94:	f7ff f9ba 	bl	8006f0c <HAL_GetTick>
 8007b98:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007b9a:	e012      	b.n	8007bc2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007b9c:	f7ff f9b6 	bl	8006f0c <HAL_GetTick>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	1ad3      	subs	r3, r2, r3
 8007ba6:	2b0a      	cmp	r3, #10
 8007ba8:	d90b      	bls.n	8007bc2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2205      	movs	r2, #5
 8007bba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e012      	b.n	8007be8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	f003 0301 	and.w	r3, r3, #1
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e5      	bne.n	8007b9c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	e006      	b.n	8007be8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bde:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
  }
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3710      	adds	r7, #16
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b089      	sub	sp, #36	; 0x24
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	607a      	str	r2, [r7, #4]
 8007bfc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007c04:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8007c0e:	7ffb      	ldrb	r3, [r7, #31]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d003      	beq.n	8007c1c <HAL_CAN_AddTxMessage+0x2c>
 8007c14:	7ffb      	ldrb	r3, [r7, #31]
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	f040 80b8 	bne.w	8007d8c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d10a      	bne.n	8007c3c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d105      	bne.n	8007c3c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f000 80a0 	beq.w	8007d7c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	0e1b      	lsrs	r3, r3, #24
 8007c40:	f003 0303 	and.w	r3, r3, #3
 8007c44:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d907      	bls.n	8007c5c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c50:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	e09e      	b.n	8007d9a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	409a      	lsls	r2, r3
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10d      	bne.n	8007c8a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007c78:	68f9      	ldr	r1, [r7, #12]
 8007c7a:	6809      	ldr	r1, [r1, #0]
 8007c7c:	431a      	orrs	r2, r3
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	3318      	adds	r3, #24
 8007c82:	011b      	lsls	r3, r3, #4
 8007c84:	440b      	add	r3, r1
 8007c86:	601a      	str	r2, [r3, #0]
 8007c88:	e00f      	b.n	8007caa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007c94:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007c9a:	68f9      	ldr	r1, [r7, #12]
 8007c9c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8007c9e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	3318      	adds	r3, #24
 8007ca4:	011b      	lsls	r3, r3, #4
 8007ca6:	440b      	add	r3, r1
 8007ca8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6819      	ldr	r1, [r3, #0]
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	691a      	ldr	r2, [r3, #16]
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	3318      	adds	r3, #24
 8007cb6:	011b      	lsls	r3, r3, #4
 8007cb8:	440b      	add	r3, r1
 8007cba:	3304      	adds	r3, #4
 8007cbc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	7d1b      	ldrb	r3, [r3, #20]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d111      	bne.n	8007cea <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	3318      	adds	r3, #24
 8007cce:	011b      	lsls	r3, r3, #4
 8007cd0:	4413      	add	r3, r2
 8007cd2:	3304      	adds	r3, #4
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	6811      	ldr	r1, [r2, #0]
 8007cda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	3318      	adds	r3, #24
 8007ce2:	011b      	lsls	r3, r3, #4
 8007ce4:	440b      	add	r3, r1
 8007ce6:	3304      	adds	r3, #4
 8007ce8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	3307      	adds	r3, #7
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	061a      	lsls	r2, r3, #24
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	3306      	adds	r3, #6
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	041b      	lsls	r3, r3, #16
 8007cfa:	431a      	orrs	r2, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	3305      	adds	r3, #5
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	021b      	lsls	r3, r3, #8
 8007d04:	4313      	orrs	r3, r2
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	3204      	adds	r2, #4
 8007d0a:	7812      	ldrb	r2, [r2, #0]
 8007d0c:	4610      	mov	r0, r2
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	6811      	ldr	r1, [r2, #0]
 8007d12:	ea43 0200 	orr.w	r2, r3, r0
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	011b      	lsls	r3, r3, #4
 8007d1a:	440b      	add	r3, r1
 8007d1c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007d20:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	3303      	adds	r3, #3
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	061a      	lsls	r2, r3, #24
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	3302      	adds	r3, #2
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	041b      	lsls	r3, r3, #16
 8007d32:	431a      	orrs	r2, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	3301      	adds	r3, #1
 8007d38:	781b      	ldrb	r3, [r3, #0]
 8007d3a:	021b      	lsls	r3, r3, #8
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	7812      	ldrb	r2, [r2, #0]
 8007d42:	4610      	mov	r0, r2
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	6811      	ldr	r1, [r2, #0]
 8007d48:	ea43 0200 	orr.w	r2, r3, r0
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	011b      	lsls	r3, r3, #4
 8007d50:	440b      	add	r3, r1
 8007d52:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8007d56:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	3318      	adds	r3, #24
 8007d60:	011b      	lsls	r3, r3, #4
 8007d62:	4413      	add	r3, r2
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	68fa      	ldr	r2, [r7, #12]
 8007d68:	6811      	ldr	r1, [r2, #0]
 8007d6a:	f043 0201 	orr.w	r2, r3, #1
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	3318      	adds	r3, #24
 8007d72:	011b      	lsls	r3, r3, #4
 8007d74:	440b      	add	r3, r1
 8007d76:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	e00e      	b.n	8007d9a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d80:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e006      	b.n	8007d9a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d90:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
  }
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3724      	adds	r7, #36	; 0x24
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007da6:	b480      	push	{r7}
 8007da8:	b087      	sub	sp, #28
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	60f8      	str	r0, [r7, #12]
 8007dae:	60b9      	str	r1, [r7, #8]
 8007db0:	607a      	str	r2, [r7, #4]
 8007db2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007dba:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007dbc:	7dfb      	ldrb	r3, [r7, #23]
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d003      	beq.n	8007dca <HAL_CAN_GetRxMessage+0x24>
 8007dc2:	7dfb      	ldrb	r3, [r7, #23]
 8007dc4:	2b02      	cmp	r3, #2
 8007dc6:	f040 80f3 	bne.w	8007fb0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10e      	bne.n	8007dee <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	f003 0303 	and.w	r3, r3, #3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d116      	bne.n	8007e0c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e0e7      	b.n	8007fbe <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	f003 0303 	and.w	r3, r3, #3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d107      	bne.n	8007e0c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e00:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e0d8      	b.n	8007fbe <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	331b      	adds	r3, #27
 8007e14:	011b      	lsls	r3, r3, #4
 8007e16:	4413      	add	r3, r2
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0204 	and.w	r2, r3, #4
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d10c      	bne.n	8007e44 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	331b      	adds	r3, #27
 8007e32:	011b      	lsls	r3, r3, #4
 8007e34:	4413      	add	r3, r2
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	0d5b      	lsrs	r3, r3, #21
 8007e3a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	601a      	str	r2, [r3, #0]
 8007e42:	e00b      	b.n	8007e5c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	331b      	adds	r3, #27
 8007e4c:	011b      	lsls	r3, r3, #4
 8007e4e:	4413      	add	r3, r2
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	08db      	lsrs	r3, r3, #3
 8007e54:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	331b      	adds	r3, #27
 8007e64:	011b      	lsls	r3, r3, #4
 8007e66:	4413      	add	r3, r2
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 0202 	and.w	r2, r3, #2
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	331b      	adds	r3, #27
 8007e7a:	011b      	lsls	r3, r3, #4
 8007e7c:	4413      	add	r3, r2
 8007e7e:	3304      	adds	r3, #4
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 020f 	and.w	r2, r3, #15
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	331b      	adds	r3, #27
 8007e92:	011b      	lsls	r3, r3, #4
 8007e94:	4413      	add	r3, r2
 8007e96:	3304      	adds	r3, #4
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	0a1b      	lsrs	r3, r3, #8
 8007e9c:	b2da      	uxtb	r2, r3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	331b      	adds	r3, #27
 8007eaa:	011b      	lsls	r3, r3, #4
 8007eac:	4413      	add	r3, r2
 8007eae:	3304      	adds	r3, #4
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	0c1b      	lsrs	r3, r3, #16
 8007eb4:	b29a      	uxth	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	011b      	lsls	r3, r3, #4
 8007ec2:	4413      	add	r3, r2
 8007ec4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	b2da      	uxtb	r2, r3
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	011b      	lsls	r3, r3, #4
 8007ed8:	4413      	add	r3, r2
 8007eda:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	0a1a      	lsrs	r2, r3, #8
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	b2d2      	uxtb	r2, r2
 8007ee8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	011b      	lsls	r3, r3, #4
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	0c1a      	lsrs	r2, r3, #16
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	3302      	adds	r3, #2
 8007f00:	b2d2      	uxtb	r2, r2
 8007f02:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	011b      	lsls	r3, r3, #4
 8007f0c:	4413      	add	r3, r2
 8007f0e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	0e1a      	lsrs	r2, r3, #24
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	3303      	adds	r3, #3
 8007f1a:	b2d2      	uxtb	r2, r2
 8007f1c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	011b      	lsls	r3, r3, #4
 8007f26:	4413      	add	r3, r2
 8007f28:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	3304      	adds	r3, #4
 8007f32:	b2d2      	uxtb	r2, r2
 8007f34:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	011b      	lsls	r3, r3, #4
 8007f3e:	4413      	add	r3, r2
 8007f40:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	0a1a      	lsrs	r2, r3, #8
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	3305      	adds	r3, #5
 8007f4c:	b2d2      	uxtb	r2, r2
 8007f4e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	011b      	lsls	r3, r3, #4
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	0c1a      	lsrs	r2, r3, #16
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	3306      	adds	r3, #6
 8007f66:	b2d2      	uxtb	r2, r2
 8007f68:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	011b      	lsls	r3, r3, #4
 8007f72:	4413      	add	r3, r2
 8007f74:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	0e1a      	lsrs	r2, r3, #24
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	3307      	adds	r3, #7
 8007f80:	b2d2      	uxtb	r2, r2
 8007f82:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d108      	bne.n	8007f9c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68da      	ldr	r2, [r3, #12]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f042 0220 	orr.w	r2, r2, #32
 8007f98:	60da      	str	r2, [r3, #12]
 8007f9a:	e007      	b.n	8007fac <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f042 0220 	orr.w	r2, r2, #32
 8007faa:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007fac:	2300      	movs	r3, #0
 8007fae:	e006      	b.n	8007fbe <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
  }
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	371c      	adds	r7, #28
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr
	...

08007fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f003 0307 	and.w	r3, r3, #7
 8007fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007fdc:	4b0c      	ldr	r3, [pc, #48]	; (8008010 <__NVIC_SetPriorityGrouping+0x44>)
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007fe8:	4013      	ands	r3, r2
 8007fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007ff4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ffe:	4a04      	ldr	r2, [pc, #16]	; (8008010 <__NVIC_SetPriorityGrouping+0x44>)
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	60d3      	str	r3, [r2, #12]
}
 8008004:	bf00      	nop
 8008006:	3714      	adds	r7, #20
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr
 8008010:	e000ed00 	.word	0xe000ed00

08008014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008014:	b480      	push	{r7}
 8008016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008018:	4b04      	ldr	r3, [pc, #16]	; (800802c <__NVIC_GetPriorityGrouping+0x18>)
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	0a1b      	lsrs	r3, r3, #8
 800801e:	f003 0307 	and.w	r3, r3, #7
}
 8008022:	4618      	mov	r0, r3
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	e000ed00 	.word	0xe000ed00

08008030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	4603      	mov	r3, r0
 8008038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800803a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800803e:	2b00      	cmp	r3, #0
 8008040:	db0b      	blt.n	800805a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008042:	79fb      	ldrb	r3, [r7, #7]
 8008044:	f003 021f 	and.w	r2, r3, #31
 8008048:	4907      	ldr	r1, [pc, #28]	; (8008068 <__NVIC_EnableIRQ+0x38>)
 800804a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800804e:	095b      	lsrs	r3, r3, #5
 8008050:	2001      	movs	r0, #1
 8008052:	fa00 f202 	lsl.w	r2, r0, r2
 8008056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800805a:	bf00      	nop
 800805c:	370c      	adds	r7, #12
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	e000e100 	.word	0xe000e100

0800806c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
 8008072:	4603      	mov	r3, r0
 8008074:	6039      	str	r1, [r7, #0]
 8008076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800807c:	2b00      	cmp	r3, #0
 800807e:	db0a      	blt.n	8008096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	b2da      	uxtb	r2, r3
 8008084:	490c      	ldr	r1, [pc, #48]	; (80080b8 <__NVIC_SetPriority+0x4c>)
 8008086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800808a:	0112      	lsls	r2, r2, #4
 800808c:	b2d2      	uxtb	r2, r2
 800808e:	440b      	add	r3, r1
 8008090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008094:	e00a      	b.n	80080ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	b2da      	uxtb	r2, r3
 800809a:	4908      	ldr	r1, [pc, #32]	; (80080bc <__NVIC_SetPriority+0x50>)
 800809c:	79fb      	ldrb	r3, [r7, #7]
 800809e:	f003 030f 	and.w	r3, r3, #15
 80080a2:	3b04      	subs	r3, #4
 80080a4:	0112      	lsls	r2, r2, #4
 80080a6:	b2d2      	uxtb	r2, r2
 80080a8:	440b      	add	r3, r1
 80080aa:	761a      	strb	r2, [r3, #24]
}
 80080ac:	bf00      	nop
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr
 80080b8:	e000e100 	.word	0xe000e100
 80080bc:	e000ed00 	.word	0xe000ed00

080080c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b089      	sub	sp, #36	; 0x24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f003 0307 	and.w	r3, r3, #7
 80080d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	f1c3 0307 	rsb	r3, r3, #7
 80080da:	2b04      	cmp	r3, #4
 80080dc:	bf28      	it	cs
 80080de:	2304      	movcs	r3, #4
 80080e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80080e2:	69fb      	ldr	r3, [r7, #28]
 80080e4:	3304      	adds	r3, #4
 80080e6:	2b06      	cmp	r3, #6
 80080e8:	d902      	bls.n	80080f0 <NVIC_EncodePriority+0x30>
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	3b03      	subs	r3, #3
 80080ee:	e000      	b.n	80080f2 <NVIC_EncodePriority+0x32>
 80080f0:	2300      	movs	r3, #0
 80080f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80080f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	fa02 f303 	lsl.w	r3, r2, r3
 80080fe:	43da      	mvns	r2, r3
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	401a      	ands	r2, r3
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008108:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	fa01 f303 	lsl.w	r3, r1, r3
 8008112:	43d9      	mvns	r1, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008118:	4313      	orrs	r3, r2
         );
}
 800811a:	4618      	mov	r0, r3
 800811c:	3724      	adds	r7, #36	; 0x24
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr
	...

08008128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	3b01      	subs	r3, #1
 8008134:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008138:	d301      	bcc.n	800813e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800813a:	2301      	movs	r3, #1
 800813c:	e00f      	b.n	800815e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800813e:	4a0a      	ldr	r2, [pc, #40]	; (8008168 <SysTick_Config+0x40>)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	3b01      	subs	r3, #1
 8008144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008146:	210f      	movs	r1, #15
 8008148:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800814c:	f7ff ff8e 	bl	800806c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008150:	4b05      	ldr	r3, [pc, #20]	; (8008168 <SysTick_Config+0x40>)
 8008152:	2200      	movs	r2, #0
 8008154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008156:	4b04      	ldr	r3, [pc, #16]	; (8008168 <SysTick_Config+0x40>)
 8008158:	2207      	movs	r2, #7
 800815a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
 8008166:	bf00      	nop
 8008168:	e000e010 	.word	0xe000e010

0800816c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f7ff ff29 	bl	8007fcc <__NVIC_SetPriorityGrouping>
}
 800817a:	bf00      	nop
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008182:	b580      	push	{r7, lr}
 8008184:	b086      	sub	sp, #24
 8008186:	af00      	add	r7, sp, #0
 8008188:	4603      	mov	r3, r0
 800818a:	60b9      	str	r1, [r7, #8]
 800818c:	607a      	str	r2, [r7, #4]
 800818e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008190:	2300      	movs	r3, #0
 8008192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008194:	f7ff ff3e 	bl	8008014 <__NVIC_GetPriorityGrouping>
 8008198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	68b9      	ldr	r1, [r7, #8]
 800819e:	6978      	ldr	r0, [r7, #20]
 80081a0:	f7ff ff8e 	bl	80080c0 <NVIC_EncodePriority>
 80081a4:	4602      	mov	r2, r0
 80081a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081aa:	4611      	mov	r1, r2
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7ff ff5d 	bl	800806c <__NVIC_SetPriority>
}
 80081b2:	bf00      	nop
 80081b4:	3718      	adds	r7, #24
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	4603      	mov	r3, r0
 80081c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80081c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7ff ff31 	bl	8008030 <__NVIC_EnableIRQ>
}
 80081ce:	bf00      	nop
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b082      	sub	sp, #8
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f7ff ffa2 	bl	8008128 <SysTick_Config>
 80081e4:	4603      	mov	r3, r0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3708      	adds	r7, #8
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b084      	sub	sp, #16
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081fa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80081fc:	f7fe fe86 	bl	8006f0c <HAL_GetTick>
 8008200:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b02      	cmp	r3, #2
 800820c:	d008      	beq.n	8008220 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2280      	movs	r2, #128	; 0x80
 8008212:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800821c:	2301      	movs	r3, #1
 800821e:	e052      	b.n	80082c6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f022 0216 	bic.w	r2, r2, #22
 800822e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	695a      	ldr	r2, [r3, #20]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800823e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008244:	2b00      	cmp	r3, #0
 8008246:	d103      	bne.n	8008250 <HAL_DMA_Abort+0x62>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800824c:	2b00      	cmp	r3, #0
 800824e:	d007      	beq.n	8008260 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f022 0208 	bic.w	r2, r2, #8
 800825e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f022 0201 	bic.w	r2, r2, #1
 800826e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008270:	e013      	b.n	800829a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008272:	f7fe fe4b 	bl	8006f0c <HAL_GetTick>
 8008276:	4602      	mov	r2, r0
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	1ad3      	subs	r3, r2, r3
 800827c:	2b05      	cmp	r3, #5
 800827e:	d90c      	bls.n	800829a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2220      	movs	r2, #32
 8008284:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2203      	movs	r2, #3
 800828a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8008296:	2303      	movs	r3, #3
 8008298:	e015      	b.n	80082c6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0301 	and.w	r3, r3, #1
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1e4      	bne.n	8008272 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082ac:	223f      	movs	r2, #63	; 0x3f
 80082ae:	409a      	lsls	r2, r3
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80082ce:	b480      	push	{r7}
 80082d0:	b083      	sub	sp, #12
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d004      	beq.n	80082ec <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2280      	movs	r2, #128	; 0x80
 80082e6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e00c      	b.n	8008306 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2205      	movs	r2, #5
 80082f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f022 0201 	bic.w	r2, r2, #1
 8008302:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	370c      	adds	r7, #12
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr
	...

08008314 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008314:	b480      	push	{r7}
 8008316:	b089      	sub	sp, #36	; 0x24
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800831e:	2300      	movs	r3, #0
 8008320:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008322:	2300      	movs	r3, #0
 8008324:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008326:	2300      	movs	r3, #0
 8008328:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800832a:	2300      	movs	r3, #0
 800832c:	61fb      	str	r3, [r7, #28]
 800832e:	e165      	b.n	80085fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008330:	2201      	movs	r2, #1
 8008332:	69fb      	ldr	r3, [r7, #28]
 8008334:	fa02 f303 	lsl.w	r3, r2, r3
 8008338:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	697a      	ldr	r2, [r7, #20]
 8008340:	4013      	ands	r3, r2
 8008342:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008344:	693a      	ldr	r2, [r7, #16]
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	429a      	cmp	r2, r3
 800834a:	f040 8154 	bne.w	80085f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	f003 0303 	and.w	r3, r3, #3
 8008356:	2b01      	cmp	r3, #1
 8008358:	d005      	beq.n	8008366 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008362:	2b02      	cmp	r3, #2
 8008364:	d130      	bne.n	80083c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	005b      	lsls	r3, r3, #1
 8008370:	2203      	movs	r2, #3
 8008372:	fa02 f303 	lsl.w	r3, r2, r3
 8008376:	43db      	mvns	r3, r3
 8008378:	69ba      	ldr	r2, [r7, #24]
 800837a:	4013      	ands	r3, r2
 800837c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	68da      	ldr	r2, [r3, #12]
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	005b      	lsls	r3, r3, #1
 8008386:	fa02 f303 	lsl.w	r3, r2, r3
 800838a:	69ba      	ldr	r2, [r7, #24]
 800838c:	4313      	orrs	r3, r2
 800838e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	69ba      	ldr	r2, [r7, #24]
 8008394:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800839c:	2201      	movs	r2, #1
 800839e:	69fb      	ldr	r3, [r7, #28]
 80083a0:	fa02 f303 	lsl.w	r3, r2, r3
 80083a4:	43db      	mvns	r3, r3
 80083a6:	69ba      	ldr	r2, [r7, #24]
 80083a8:	4013      	ands	r3, r2
 80083aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	091b      	lsrs	r3, r3, #4
 80083b2:	f003 0201 	and.w	r2, r3, #1
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	fa02 f303 	lsl.w	r3, r2, r3
 80083bc:	69ba      	ldr	r2, [r7, #24]
 80083be:	4313      	orrs	r3, r2
 80083c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	69ba      	ldr	r2, [r7, #24]
 80083c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	f003 0303 	and.w	r3, r3, #3
 80083d0:	2b03      	cmp	r3, #3
 80083d2:	d017      	beq.n	8008404 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	005b      	lsls	r3, r3, #1
 80083de:	2203      	movs	r2, #3
 80083e0:	fa02 f303 	lsl.w	r3, r2, r3
 80083e4:	43db      	mvns	r3, r3
 80083e6:	69ba      	ldr	r2, [r7, #24]
 80083e8:	4013      	ands	r3, r2
 80083ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	689a      	ldr	r2, [r3, #8]
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	005b      	lsls	r3, r3, #1
 80083f4:	fa02 f303 	lsl.w	r3, r2, r3
 80083f8:	69ba      	ldr	r2, [r7, #24]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	69ba      	ldr	r2, [r7, #24]
 8008402:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	f003 0303 	and.w	r3, r3, #3
 800840c:	2b02      	cmp	r3, #2
 800840e:	d123      	bne.n	8008458 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	08da      	lsrs	r2, r3, #3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	3208      	adds	r2, #8
 8008418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800841c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	f003 0307 	and.w	r3, r3, #7
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	220f      	movs	r2, #15
 8008428:	fa02 f303 	lsl.w	r3, r2, r3
 800842c:	43db      	mvns	r3, r3
 800842e:	69ba      	ldr	r2, [r7, #24]
 8008430:	4013      	ands	r3, r2
 8008432:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	691a      	ldr	r2, [r3, #16]
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	f003 0307 	and.w	r3, r3, #7
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	fa02 f303 	lsl.w	r3, r2, r3
 8008444:	69ba      	ldr	r2, [r7, #24]
 8008446:	4313      	orrs	r3, r2
 8008448:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800844a:	69fb      	ldr	r3, [r7, #28]
 800844c:	08da      	lsrs	r2, r3, #3
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	3208      	adds	r2, #8
 8008452:	69b9      	ldr	r1, [r7, #24]
 8008454:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800845e:	69fb      	ldr	r3, [r7, #28]
 8008460:	005b      	lsls	r3, r3, #1
 8008462:	2203      	movs	r2, #3
 8008464:	fa02 f303 	lsl.w	r3, r2, r3
 8008468:	43db      	mvns	r3, r3
 800846a:	69ba      	ldr	r2, [r7, #24]
 800846c:	4013      	ands	r3, r2
 800846e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	f003 0203 	and.w	r2, r3, #3
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	005b      	lsls	r3, r3, #1
 800847c:	fa02 f303 	lsl.w	r3, r2, r3
 8008480:	69ba      	ldr	r2, [r7, #24]
 8008482:	4313      	orrs	r3, r2
 8008484:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	69ba      	ldr	r2, [r7, #24]
 800848a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008494:	2b00      	cmp	r3, #0
 8008496:	f000 80ae 	beq.w	80085f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800849a:	2300      	movs	r3, #0
 800849c:	60fb      	str	r3, [r7, #12]
 800849e:	4b5d      	ldr	r3, [pc, #372]	; (8008614 <HAL_GPIO_Init+0x300>)
 80084a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a2:	4a5c      	ldr	r2, [pc, #368]	; (8008614 <HAL_GPIO_Init+0x300>)
 80084a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80084a8:	6453      	str	r3, [r2, #68]	; 0x44
 80084aa:	4b5a      	ldr	r3, [pc, #360]	; (8008614 <HAL_GPIO_Init+0x300>)
 80084ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084b2:	60fb      	str	r3, [r7, #12]
 80084b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80084b6:	4a58      	ldr	r2, [pc, #352]	; (8008618 <HAL_GPIO_Init+0x304>)
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	089b      	lsrs	r3, r3, #2
 80084bc:	3302      	adds	r3, #2
 80084be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	f003 0303 	and.w	r3, r3, #3
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	220f      	movs	r2, #15
 80084ce:	fa02 f303 	lsl.w	r3, r2, r3
 80084d2:	43db      	mvns	r3, r3
 80084d4:	69ba      	ldr	r2, [r7, #24]
 80084d6:	4013      	ands	r3, r2
 80084d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4a4f      	ldr	r2, [pc, #316]	; (800861c <HAL_GPIO_Init+0x308>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d025      	beq.n	800852e <HAL_GPIO_Init+0x21a>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	4a4e      	ldr	r2, [pc, #312]	; (8008620 <HAL_GPIO_Init+0x30c>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d01f      	beq.n	800852a <HAL_GPIO_Init+0x216>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	4a4d      	ldr	r2, [pc, #308]	; (8008624 <HAL_GPIO_Init+0x310>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d019      	beq.n	8008526 <HAL_GPIO_Init+0x212>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a4c      	ldr	r2, [pc, #304]	; (8008628 <HAL_GPIO_Init+0x314>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d013      	beq.n	8008522 <HAL_GPIO_Init+0x20e>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a4b      	ldr	r2, [pc, #300]	; (800862c <HAL_GPIO_Init+0x318>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d00d      	beq.n	800851e <HAL_GPIO_Init+0x20a>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4a4a      	ldr	r2, [pc, #296]	; (8008630 <HAL_GPIO_Init+0x31c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d007      	beq.n	800851a <HAL_GPIO_Init+0x206>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4a49      	ldr	r2, [pc, #292]	; (8008634 <HAL_GPIO_Init+0x320>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d101      	bne.n	8008516 <HAL_GPIO_Init+0x202>
 8008512:	2306      	movs	r3, #6
 8008514:	e00c      	b.n	8008530 <HAL_GPIO_Init+0x21c>
 8008516:	2307      	movs	r3, #7
 8008518:	e00a      	b.n	8008530 <HAL_GPIO_Init+0x21c>
 800851a:	2305      	movs	r3, #5
 800851c:	e008      	b.n	8008530 <HAL_GPIO_Init+0x21c>
 800851e:	2304      	movs	r3, #4
 8008520:	e006      	b.n	8008530 <HAL_GPIO_Init+0x21c>
 8008522:	2303      	movs	r3, #3
 8008524:	e004      	b.n	8008530 <HAL_GPIO_Init+0x21c>
 8008526:	2302      	movs	r3, #2
 8008528:	e002      	b.n	8008530 <HAL_GPIO_Init+0x21c>
 800852a:	2301      	movs	r3, #1
 800852c:	e000      	b.n	8008530 <HAL_GPIO_Init+0x21c>
 800852e:	2300      	movs	r3, #0
 8008530:	69fa      	ldr	r2, [r7, #28]
 8008532:	f002 0203 	and.w	r2, r2, #3
 8008536:	0092      	lsls	r2, r2, #2
 8008538:	4093      	lsls	r3, r2
 800853a:	69ba      	ldr	r2, [r7, #24]
 800853c:	4313      	orrs	r3, r2
 800853e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008540:	4935      	ldr	r1, [pc, #212]	; (8008618 <HAL_GPIO_Init+0x304>)
 8008542:	69fb      	ldr	r3, [r7, #28]
 8008544:	089b      	lsrs	r3, r3, #2
 8008546:	3302      	adds	r3, #2
 8008548:	69ba      	ldr	r2, [r7, #24]
 800854a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800854e:	4b3a      	ldr	r3, [pc, #232]	; (8008638 <HAL_GPIO_Init+0x324>)
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	43db      	mvns	r3, r3
 8008558:	69ba      	ldr	r2, [r7, #24]
 800855a:	4013      	ands	r3, r2
 800855c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008566:	2b00      	cmp	r3, #0
 8008568:	d003      	beq.n	8008572 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800856a:	69ba      	ldr	r2, [r7, #24]
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	4313      	orrs	r3, r2
 8008570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008572:	4a31      	ldr	r2, [pc, #196]	; (8008638 <HAL_GPIO_Init+0x324>)
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008578:	4b2f      	ldr	r3, [pc, #188]	; (8008638 <HAL_GPIO_Init+0x324>)
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	43db      	mvns	r3, r3
 8008582:	69ba      	ldr	r2, [r7, #24]
 8008584:	4013      	ands	r3, r2
 8008586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d003      	beq.n	800859c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8008594:	69ba      	ldr	r2, [r7, #24]
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	4313      	orrs	r3, r2
 800859a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800859c:	4a26      	ldr	r2, [pc, #152]	; (8008638 <HAL_GPIO_Init+0x324>)
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80085a2:	4b25      	ldr	r3, [pc, #148]	; (8008638 <HAL_GPIO_Init+0x324>)
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	43db      	mvns	r3, r3
 80085ac:	69ba      	ldr	r2, [r7, #24]
 80085ae:	4013      	ands	r3, r2
 80085b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d003      	beq.n	80085c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80085be:	69ba      	ldr	r2, [r7, #24]
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80085c6:	4a1c      	ldr	r2, [pc, #112]	; (8008638 <HAL_GPIO_Init+0x324>)
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80085cc:	4b1a      	ldr	r3, [pc, #104]	; (8008638 <HAL_GPIO_Init+0x324>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	43db      	mvns	r3, r3
 80085d6:	69ba      	ldr	r2, [r7, #24]
 80085d8:	4013      	ands	r3, r2
 80085da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d003      	beq.n	80085f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80085e8:	69ba      	ldr	r2, [r7, #24]
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80085f0:	4a11      	ldr	r2, [pc, #68]	; (8008638 <HAL_GPIO_Init+0x324>)
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80085f6:	69fb      	ldr	r3, [r7, #28]
 80085f8:	3301      	adds	r3, #1
 80085fa:	61fb      	str	r3, [r7, #28]
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	2b0f      	cmp	r3, #15
 8008600:	f67f ae96 	bls.w	8008330 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008604:	bf00      	nop
 8008606:	bf00      	nop
 8008608:	3724      	adds	r7, #36	; 0x24
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	40023800 	.word	0x40023800
 8008618:	40013800 	.word	0x40013800
 800861c:	40020000 	.word	0x40020000
 8008620:	40020400 	.word	0x40020400
 8008624:	40020800 	.word	0x40020800
 8008628:	40020c00 	.word	0x40020c00
 800862c:	40021000 	.word	0x40021000
 8008630:	40021400 	.word	0x40021400
 8008634:	40021800 	.word	0x40021800
 8008638:	40013c00 	.word	0x40013c00

0800863c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	460b      	mov	r3, r1
 8008646:	807b      	strh	r3, [r7, #2]
 8008648:	4613      	mov	r3, r2
 800864a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800864c:	787b      	ldrb	r3, [r7, #1]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d003      	beq.n	800865a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008652:	887a      	ldrh	r2, [r7, #2]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008658:	e003      	b.n	8008662 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800865a:	887b      	ldrh	r3, [r7, #2]
 800865c:	041a      	lsls	r2, r3, #16
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	619a      	str	r2, [r3, #24]
}
 8008662:	bf00      	nop
 8008664:	370c      	adds	r7, #12
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr
	...

08008670 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b082      	sub	sp, #8
 8008674:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008676:	2300      	movs	r3, #0
 8008678:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800867a:	2300      	movs	r3, #0
 800867c:	603b      	str	r3, [r7, #0]
 800867e:	4b20      	ldr	r3, [pc, #128]	; (8008700 <HAL_PWREx_EnableOverDrive+0x90>)
 8008680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008682:	4a1f      	ldr	r2, [pc, #124]	; (8008700 <HAL_PWREx_EnableOverDrive+0x90>)
 8008684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008688:	6413      	str	r3, [r2, #64]	; 0x40
 800868a:	4b1d      	ldr	r3, [pc, #116]	; (8008700 <HAL_PWREx_EnableOverDrive+0x90>)
 800868c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008692:	603b      	str	r3, [r7, #0]
 8008694:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008696:	4b1b      	ldr	r3, [pc, #108]	; (8008704 <HAL_PWREx_EnableOverDrive+0x94>)
 8008698:	2201      	movs	r2, #1
 800869a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800869c:	f7fe fc36 	bl	8006f0c <HAL_GetTick>
 80086a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80086a2:	e009      	b.n	80086b8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80086a4:	f7fe fc32 	bl	8006f0c <HAL_GetTick>
 80086a8:	4602      	mov	r2, r0
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086b2:	d901      	bls.n	80086b8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80086b4:	2303      	movs	r3, #3
 80086b6:	e01f      	b.n	80086f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80086b8:	4b13      	ldr	r3, [pc, #76]	; (8008708 <HAL_PWREx_EnableOverDrive+0x98>)
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086c4:	d1ee      	bne.n	80086a4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80086c6:	4b11      	ldr	r3, [pc, #68]	; (800870c <HAL_PWREx_EnableOverDrive+0x9c>)
 80086c8:	2201      	movs	r2, #1
 80086ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80086cc:	f7fe fc1e 	bl	8006f0c <HAL_GetTick>
 80086d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80086d2:	e009      	b.n	80086e8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80086d4:	f7fe fc1a 	bl	8006f0c <HAL_GetTick>
 80086d8:	4602      	mov	r2, r0
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	1ad3      	subs	r3, r2, r3
 80086de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086e2:	d901      	bls.n	80086e8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80086e4:	2303      	movs	r3, #3
 80086e6:	e007      	b.n	80086f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80086e8:	4b07      	ldr	r3, [pc, #28]	; (8008708 <HAL_PWREx_EnableOverDrive+0x98>)
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80086f4:	d1ee      	bne.n	80086d4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3708      	adds	r7, #8
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}
 8008700:	40023800 	.word	0x40023800
 8008704:	420e0040 	.word	0x420e0040
 8008708:	40007000 	.word	0x40007000
 800870c:	420e0044 	.word	0x420e0044

08008710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e0cc      	b.n	80088be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008724:	4b68      	ldr	r3, [pc, #416]	; (80088c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f003 030f 	and.w	r3, r3, #15
 800872c:	683a      	ldr	r2, [r7, #0]
 800872e:	429a      	cmp	r2, r3
 8008730:	d90c      	bls.n	800874c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008732:	4b65      	ldr	r3, [pc, #404]	; (80088c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008734:	683a      	ldr	r2, [r7, #0]
 8008736:	b2d2      	uxtb	r2, r2
 8008738:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800873a:	4b63      	ldr	r3, [pc, #396]	; (80088c8 <HAL_RCC_ClockConfig+0x1b8>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f003 030f 	and.w	r3, r3, #15
 8008742:	683a      	ldr	r2, [r7, #0]
 8008744:	429a      	cmp	r2, r3
 8008746:	d001      	beq.n	800874c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e0b8      	b.n	80088be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f003 0302 	and.w	r3, r3, #2
 8008754:	2b00      	cmp	r3, #0
 8008756:	d020      	beq.n	800879a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 0304 	and.w	r3, r3, #4
 8008760:	2b00      	cmp	r3, #0
 8008762:	d005      	beq.n	8008770 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008764:	4b59      	ldr	r3, [pc, #356]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	4a58      	ldr	r2, [pc, #352]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 800876a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800876e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f003 0308 	and.w	r3, r3, #8
 8008778:	2b00      	cmp	r3, #0
 800877a:	d005      	beq.n	8008788 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800877c:	4b53      	ldr	r3, [pc, #332]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	4a52      	ldr	r2, [pc, #328]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008782:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008786:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008788:	4b50      	ldr	r3, [pc, #320]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	494d      	ldr	r1, [pc, #308]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008796:	4313      	orrs	r3, r2
 8008798:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 0301 	and.w	r3, r3, #1
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d044      	beq.n	8008830 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d107      	bne.n	80087be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087ae:	4b47      	ldr	r3, [pc, #284]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d119      	bne.n	80087ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e07f      	b.n	80088be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	d003      	beq.n	80087ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80087ca:	2b03      	cmp	r3, #3
 80087cc:	d107      	bne.n	80087de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087ce:	4b3f      	ldr	r3, [pc, #252]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d109      	bne.n	80087ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e06f      	b.n	80088be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80087de:	4b3b      	ldr	r3, [pc, #236]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f003 0302 	and.w	r3, r3, #2
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d101      	bne.n	80087ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e067      	b.n	80088be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80087ee:	4b37      	ldr	r3, [pc, #220]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	f023 0203 	bic.w	r2, r3, #3
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	4934      	ldr	r1, [pc, #208]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 80087fc:	4313      	orrs	r3, r2
 80087fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008800:	f7fe fb84 	bl	8006f0c <HAL_GetTick>
 8008804:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008806:	e00a      	b.n	800881e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008808:	f7fe fb80 	bl	8006f0c <HAL_GetTick>
 800880c:	4602      	mov	r2, r0
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	f241 3288 	movw	r2, #5000	; 0x1388
 8008816:	4293      	cmp	r3, r2
 8008818:	d901      	bls.n	800881e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800881a:	2303      	movs	r3, #3
 800881c:	e04f      	b.n	80088be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800881e:	4b2b      	ldr	r3, [pc, #172]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	f003 020c 	and.w	r2, r3, #12
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	429a      	cmp	r2, r3
 800882e:	d1eb      	bne.n	8008808 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008830:	4b25      	ldr	r3, [pc, #148]	; (80088c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f003 030f 	and.w	r3, r3, #15
 8008838:	683a      	ldr	r2, [r7, #0]
 800883a:	429a      	cmp	r2, r3
 800883c:	d20c      	bcs.n	8008858 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800883e:	4b22      	ldr	r3, [pc, #136]	; (80088c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008840:	683a      	ldr	r2, [r7, #0]
 8008842:	b2d2      	uxtb	r2, r2
 8008844:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008846:	4b20      	ldr	r3, [pc, #128]	; (80088c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 030f 	and.w	r3, r3, #15
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	429a      	cmp	r2, r3
 8008852:	d001      	beq.n	8008858 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	e032      	b.n	80088be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f003 0304 	and.w	r3, r3, #4
 8008860:	2b00      	cmp	r3, #0
 8008862:	d008      	beq.n	8008876 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008864:	4b19      	ldr	r3, [pc, #100]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	4916      	ldr	r1, [pc, #88]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008872:	4313      	orrs	r3, r2
 8008874:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 0308 	and.w	r3, r3, #8
 800887e:	2b00      	cmp	r3, #0
 8008880:	d009      	beq.n	8008896 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008882:	4b12      	ldr	r3, [pc, #72]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	691b      	ldr	r3, [r3, #16]
 800888e:	00db      	lsls	r3, r3, #3
 8008890:	490e      	ldr	r1, [pc, #56]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 8008892:	4313      	orrs	r3, r2
 8008894:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008896:	f000 f855 	bl	8008944 <HAL_RCC_GetSysClockFreq>
 800889a:	4602      	mov	r2, r0
 800889c:	4b0b      	ldr	r3, [pc, #44]	; (80088cc <HAL_RCC_ClockConfig+0x1bc>)
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	091b      	lsrs	r3, r3, #4
 80088a2:	f003 030f 	and.w	r3, r3, #15
 80088a6:	490a      	ldr	r1, [pc, #40]	; (80088d0 <HAL_RCC_ClockConfig+0x1c0>)
 80088a8:	5ccb      	ldrb	r3, [r1, r3]
 80088aa:	fa22 f303 	lsr.w	r3, r2, r3
 80088ae:	4a09      	ldr	r2, [pc, #36]	; (80088d4 <HAL_RCC_ClockConfig+0x1c4>)
 80088b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80088b2:	4b09      	ldr	r3, [pc, #36]	; (80088d8 <HAL_RCC_ClockConfig+0x1c8>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4618      	mov	r0, r3
 80088b8:	f7fe fae4 	bl	8006e84 <HAL_InitTick>

  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	40023c00 	.word	0x40023c00
 80088cc:	40023800 	.word	0x40023800
 80088d0:	08011a7c 	.word	0x08011a7c
 80088d4:	20000040 	.word	0x20000040
 80088d8:	20000044 	.word	0x20000044

080088dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088dc:	b480      	push	{r7}
 80088de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80088e0:	4b03      	ldr	r3, [pc, #12]	; (80088f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80088e2:	681b      	ldr	r3, [r3, #0]
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	20000040 	.word	0x20000040

080088f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80088f8:	f7ff fff0 	bl	80088dc <HAL_RCC_GetHCLKFreq>
 80088fc:	4602      	mov	r2, r0
 80088fe:	4b05      	ldr	r3, [pc, #20]	; (8008914 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	0a9b      	lsrs	r3, r3, #10
 8008904:	f003 0307 	and.w	r3, r3, #7
 8008908:	4903      	ldr	r1, [pc, #12]	; (8008918 <HAL_RCC_GetPCLK1Freq+0x24>)
 800890a:	5ccb      	ldrb	r3, [r1, r3]
 800890c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008910:	4618      	mov	r0, r3
 8008912:	bd80      	pop	{r7, pc}
 8008914:	40023800 	.word	0x40023800
 8008918:	08011a8c 	.word	0x08011a8c

0800891c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008920:	f7ff ffdc 	bl	80088dc <HAL_RCC_GetHCLKFreq>
 8008924:	4602      	mov	r2, r0
 8008926:	4b05      	ldr	r3, [pc, #20]	; (800893c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	0b5b      	lsrs	r3, r3, #13
 800892c:	f003 0307 	and.w	r3, r3, #7
 8008930:	4903      	ldr	r1, [pc, #12]	; (8008940 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008932:	5ccb      	ldrb	r3, [r1, r3]
 8008934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008938:	4618      	mov	r0, r3
 800893a:	bd80      	pop	{r7, pc}
 800893c:	40023800 	.word	0x40023800
 8008940:	08011a8c 	.word	0x08011a8c

08008944 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008948:	b0ae      	sub	sp, #184	; 0xb8
 800894a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800894c:	2300      	movs	r3, #0
 800894e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8008952:	2300      	movs	r3, #0
 8008954:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8008958:	2300      	movs	r3, #0
 800895a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800895e:	2300      	movs	r3, #0
 8008960:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8008964:	2300      	movs	r3, #0
 8008966:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800896a:	4bcb      	ldr	r3, [pc, #812]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f003 030c 	and.w	r3, r3, #12
 8008972:	2b0c      	cmp	r3, #12
 8008974:	f200 8206 	bhi.w	8008d84 <HAL_RCC_GetSysClockFreq+0x440>
 8008978:	a201      	add	r2, pc, #4	; (adr r2, 8008980 <HAL_RCC_GetSysClockFreq+0x3c>)
 800897a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800897e:	bf00      	nop
 8008980:	080089b5 	.word	0x080089b5
 8008984:	08008d85 	.word	0x08008d85
 8008988:	08008d85 	.word	0x08008d85
 800898c:	08008d85 	.word	0x08008d85
 8008990:	080089bd 	.word	0x080089bd
 8008994:	08008d85 	.word	0x08008d85
 8008998:	08008d85 	.word	0x08008d85
 800899c:	08008d85 	.word	0x08008d85
 80089a0:	080089c5 	.word	0x080089c5
 80089a4:	08008d85 	.word	0x08008d85
 80089a8:	08008d85 	.word	0x08008d85
 80089ac:	08008d85 	.word	0x08008d85
 80089b0:	08008bb5 	.word	0x08008bb5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80089b4:	4bb9      	ldr	r3, [pc, #740]	; (8008c9c <HAL_RCC_GetSysClockFreq+0x358>)
 80089b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80089ba:	e1e7      	b.n	8008d8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80089bc:	4bb8      	ldr	r3, [pc, #736]	; (8008ca0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80089be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80089c2:	e1e3      	b.n	8008d8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80089c4:	4bb4      	ldr	r3, [pc, #720]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80089cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80089d0:	4bb1      	ldr	r3, [pc, #708]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d071      	beq.n	8008ac0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089dc:	4bae      	ldr	r3, [pc, #696]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	099b      	lsrs	r3, r3, #6
 80089e2:	2200      	movs	r2, #0
 80089e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80089e8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80089ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80089f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80089f8:	2300      	movs	r3, #0
 80089fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80089fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008a02:	4622      	mov	r2, r4
 8008a04:	462b      	mov	r3, r5
 8008a06:	f04f 0000 	mov.w	r0, #0
 8008a0a:	f04f 0100 	mov.w	r1, #0
 8008a0e:	0159      	lsls	r1, r3, #5
 8008a10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008a14:	0150      	lsls	r0, r2, #5
 8008a16:	4602      	mov	r2, r0
 8008a18:	460b      	mov	r3, r1
 8008a1a:	4621      	mov	r1, r4
 8008a1c:	1a51      	subs	r1, r2, r1
 8008a1e:	6439      	str	r1, [r7, #64]	; 0x40
 8008a20:	4629      	mov	r1, r5
 8008a22:	eb63 0301 	sbc.w	r3, r3, r1
 8008a26:	647b      	str	r3, [r7, #68]	; 0x44
 8008a28:	f04f 0200 	mov.w	r2, #0
 8008a2c:	f04f 0300 	mov.w	r3, #0
 8008a30:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8008a34:	4649      	mov	r1, r9
 8008a36:	018b      	lsls	r3, r1, #6
 8008a38:	4641      	mov	r1, r8
 8008a3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008a3e:	4641      	mov	r1, r8
 8008a40:	018a      	lsls	r2, r1, #6
 8008a42:	4641      	mov	r1, r8
 8008a44:	1a51      	subs	r1, r2, r1
 8008a46:	63b9      	str	r1, [r7, #56]	; 0x38
 8008a48:	4649      	mov	r1, r9
 8008a4a:	eb63 0301 	sbc.w	r3, r3, r1
 8008a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a50:	f04f 0200 	mov.w	r2, #0
 8008a54:	f04f 0300 	mov.w	r3, #0
 8008a58:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8008a5c:	4649      	mov	r1, r9
 8008a5e:	00cb      	lsls	r3, r1, #3
 8008a60:	4641      	mov	r1, r8
 8008a62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a66:	4641      	mov	r1, r8
 8008a68:	00ca      	lsls	r2, r1, #3
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	4603      	mov	r3, r0
 8008a70:	4622      	mov	r2, r4
 8008a72:	189b      	adds	r3, r3, r2
 8008a74:	633b      	str	r3, [r7, #48]	; 0x30
 8008a76:	462b      	mov	r3, r5
 8008a78:	460a      	mov	r2, r1
 8008a7a:	eb42 0303 	adc.w	r3, r2, r3
 8008a7e:	637b      	str	r3, [r7, #52]	; 0x34
 8008a80:	f04f 0200 	mov.w	r2, #0
 8008a84:	f04f 0300 	mov.w	r3, #0
 8008a88:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008a8c:	4629      	mov	r1, r5
 8008a8e:	024b      	lsls	r3, r1, #9
 8008a90:	4621      	mov	r1, r4
 8008a92:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008a96:	4621      	mov	r1, r4
 8008a98:	024a      	lsls	r2, r1, #9
 8008a9a:	4610      	mov	r0, r2
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008aa8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008aac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008ab0:	f7f8 f90a 	bl	8000cc8 <__aeabi_uldivmod>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	4613      	mov	r3, r2
 8008aba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008abe:	e067      	b.n	8008b90 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ac0:	4b75      	ldr	r3, [pc, #468]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	099b      	lsrs	r3, r3, #6
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008acc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008ad0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ad8:	67bb      	str	r3, [r7, #120]	; 0x78
 8008ada:	2300      	movs	r3, #0
 8008adc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008ade:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8008ae2:	4622      	mov	r2, r4
 8008ae4:	462b      	mov	r3, r5
 8008ae6:	f04f 0000 	mov.w	r0, #0
 8008aea:	f04f 0100 	mov.w	r1, #0
 8008aee:	0159      	lsls	r1, r3, #5
 8008af0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008af4:	0150      	lsls	r0, r2, #5
 8008af6:	4602      	mov	r2, r0
 8008af8:	460b      	mov	r3, r1
 8008afa:	4621      	mov	r1, r4
 8008afc:	1a51      	subs	r1, r2, r1
 8008afe:	62b9      	str	r1, [r7, #40]	; 0x28
 8008b00:	4629      	mov	r1, r5
 8008b02:	eb63 0301 	sbc.w	r3, r3, r1
 8008b06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b08:	f04f 0200 	mov.w	r2, #0
 8008b0c:	f04f 0300 	mov.w	r3, #0
 8008b10:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8008b14:	4649      	mov	r1, r9
 8008b16:	018b      	lsls	r3, r1, #6
 8008b18:	4641      	mov	r1, r8
 8008b1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b1e:	4641      	mov	r1, r8
 8008b20:	018a      	lsls	r2, r1, #6
 8008b22:	4641      	mov	r1, r8
 8008b24:	ebb2 0a01 	subs.w	sl, r2, r1
 8008b28:	4649      	mov	r1, r9
 8008b2a:	eb63 0b01 	sbc.w	fp, r3, r1
 8008b2e:	f04f 0200 	mov.w	r2, #0
 8008b32:	f04f 0300 	mov.w	r3, #0
 8008b36:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b3a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008b3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b42:	4692      	mov	sl, r2
 8008b44:	469b      	mov	fp, r3
 8008b46:	4623      	mov	r3, r4
 8008b48:	eb1a 0303 	adds.w	r3, sl, r3
 8008b4c:	623b      	str	r3, [r7, #32]
 8008b4e:	462b      	mov	r3, r5
 8008b50:	eb4b 0303 	adc.w	r3, fp, r3
 8008b54:	627b      	str	r3, [r7, #36]	; 0x24
 8008b56:	f04f 0200 	mov.w	r2, #0
 8008b5a:	f04f 0300 	mov.w	r3, #0
 8008b5e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008b62:	4629      	mov	r1, r5
 8008b64:	028b      	lsls	r3, r1, #10
 8008b66:	4621      	mov	r1, r4
 8008b68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008b6c:	4621      	mov	r1, r4
 8008b6e:	028a      	lsls	r2, r1, #10
 8008b70:	4610      	mov	r0, r2
 8008b72:	4619      	mov	r1, r3
 8008b74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008b78:	2200      	movs	r2, #0
 8008b7a:	673b      	str	r3, [r7, #112]	; 0x70
 8008b7c:	677a      	str	r2, [r7, #116]	; 0x74
 8008b7e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008b82:	f7f8 f8a1 	bl	8000cc8 <__aeabi_uldivmod>
 8008b86:	4602      	mov	r2, r0
 8008b88:	460b      	mov	r3, r1
 8008b8a:	4613      	mov	r3, r2
 8008b8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008b90:	4b41      	ldr	r3, [pc, #260]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	0c1b      	lsrs	r3, r3, #16
 8008b96:	f003 0303 	and.w	r3, r3, #3
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	005b      	lsls	r3, r3, #1
 8008b9e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008ba2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008ba6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008bb2:	e0eb      	b.n	8008d8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008bb4:	4b38      	ldr	r3, [pc, #224]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008bc0:	4b35      	ldr	r3, [pc, #212]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d06b      	beq.n	8008ca4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bcc:	4b32      	ldr	r3, [pc, #200]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x354>)
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	099b      	lsrs	r3, r3, #6
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	66bb      	str	r3, [r7, #104]	; 0x68
 8008bd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008bd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bde:	663b      	str	r3, [r7, #96]	; 0x60
 8008be0:	2300      	movs	r3, #0
 8008be2:	667b      	str	r3, [r7, #100]	; 0x64
 8008be4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8008be8:	4622      	mov	r2, r4
 8008bea:	462b      	mov	r3, r5
 8008bec:	f04f 0000 	mov.w	r0, #0
 8008bf0:	f04f 0100 	mov.w	r1, #0
 8008bf4:	0159      	lsls	r1, r3, #5
 8008bf6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008bfa:	0150      	lsls	r0, r2, #5
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	460b      	mov	r3, r1
 8008c00:	4621      	mov	r1, r4
 8008c02:	1a51      	subs	r1, r2, r1
 8008c04:	61b9      	str	r1, [r7, #24]
 8008c06:	4629      	mov	r1, r5
 8008c08:	eb63 0301 	sbc.w	r3, r3, r1
 8008c0c:	61fb      	str	r3, [r7, #28]
 8008c0e:	f04f 0200 	mov.w	r2, #0
 8008c12:	f04f 0300 	mov.w	r3, #0
 8008c16:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008c1a:	4659      	mov	r1, fp
 8008c1c:	018b      	lsls	r3, r1, #6
 8008c1e:	4651      	mov	r1, sl
 8008c20:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c24:	4651      	mov	r1, sl
 8008c26:	018a      	lsls	r2, r1, #6
 8008c28:	4651      	mov	r1, sl
 8008c2a:	ebb2 0801 	subs.w	r8, r2, r1
 8008c2e:	4659      	mov	r1, fp
 8008c30:	eb63 0901 	sbc.w	r9, r3, r1
 8008c34:	f04f 0200 	mov.w	r2, #0
 8008c38:	f04f 0300 	mov.w	r3, #0
 8008c3c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c40:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c44:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c48:	4690      	mov	r8, r2
 8008c4a:	4699      	mov	r9, r3
 8008c4c:	4623      	mov	r3, r4
 8008c4e:	eb18 0303 	adds.w	r3, r8, r3
 8008c52:	613b      	str	r3, [r7, #16]
 8008c54:	462b      	mov	r3, r5
 8008c56:	eb49 0303 	adc.w	r3, r9, r3
 8008c5a:	617b      	str	r3, [r7, #20]
 8008c5c:	f04f 0200 	mov.w	r2, #0
 8008c60:	f04f 0300 	mov.w	r3, #0
 8008c64:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008c68:	4629      	mov	r1, r5
 8008c6a:	024b      	lsls	r3, r1, #9
 8008c6c:	4621      	mov	r1, r4
 8008c6e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008c72:	4621      	mov	r1, r4
 8008c74:	024a      	lsls	r2, r1, #9
 8008c76:	4610      	mov	r0, r2
 8008c78:	4619      	mov	r1, r3
 8008c7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c7e:	2200      	movs	r2, #0
 8008c80:	65bb      	str	r3, [r7, #88]	; 0x58
 8008c82:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008c84:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008c88:	f7f8 f81e 	bl	8000cc8 <__aeabi_uldivmod>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	4613      	mov	r3, r2
 8008c92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008c96:	e065      	b.n	8008d64 <HAL_RCC_GetSysClockFreq+0x420>
 8008c98:	40023800 	.word	0x40023800
 8008c9c:	00f42400 	.word	0x00f42400
 8008ca0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ca4:	4b3d      	ldr	r3, [pc, #244]	; (8008d9c <HAL_RCC_GetSysClockFreq+0x458>)
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	099b      	lsrs	r3, r3, #6
 8008caa:	2200      	movs	r2, #0
 8008cac:	4618      	mov	r0, r3
 8008cae:	4611      	mov	r1, r2
 8008cb0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008cb4:	653b      	str	r3, [r7, #80]	; 0x50
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	657b      	str	r3, [r7, #84]	; 0x54
 8008cba:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008cbe:	4642      	mov	r2, r8
 8008cc0:	464b      	mov	r3, r9
 8008cc2:	f04f 0000 	mov.w	r0, #0
 8008cc6:	f04f 0100 	mov.w	r1, #0
 8008cca:	0159      	lsls	r1, r3, #5
 8008ccc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008cd0:	0150      	lsls	r0, r2, #5
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	460b      	mov	r3, r1
 8008cd6:	4641      	mov	r1, r8
 8008cd8:	1a51      	subs	r1, r2, r1
 8008cda:	60b9      	str	r1, [r7, #8]
 8008cdc:	4649      	mov	r1, r9
 8008cde:	eb63 0301 	sbc.w	r3, r3, r1
 8008ce2:	60fb      	str	r3, [r7, #12]
 8008ce4:	f04f 0200 	mov.w	r2, #0
 8008ce8:	f04f 0300 	mov.w	r3, #0
 8008cec:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008cf0:	4659      	mov	r1, fp
 8008cf2:	018b      	lsls	r3, r1, #6
 8008cf4:	4651      	mov	r1, sl
 8008cf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008cfa:	4651      	mov	r1, sl
 8008cfc:	018a      	lsls	r2, r1, #6
 8008cfe:	4651      	mov	r1, sl
 8008d00:	1a54      	subs	r4, r2, r1
 8008d02:	4659      	mov	r1, fp
 8008d04:	eb63 0501 	sbc.w	r5, r3, r1
 8008d08:	f04f 0200 	mov.w	r2, #0
 8008d0c:	f04f 0300 	mov.w	r3, #0
 8008d10:	00eb      	lsls	r3, r5, #3
 8008d12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d16:	00e2      	lsls	r2, r4, #3
 8008d18:	4614      	mov	r4, r2
 8008d1a:	461d      	mov	r5, r3
 8008d1c:	4643      	mov	r3, r8
 8008d1e:	18e3      	adds	r3, r4, r3
 8008d20:	603b      	str	r3, [r7, #0]
 8008d22:	464b      	mov	r3, r9
 8008d24:	eb45 0303 	adc.w	r3, r5, r3
 8008d28:	607b      	str	r3, [r7, #4]
 8008d2a:	f04f 0200 	mov.w	r2, #0
 8008d2e:	f04f 0300 	mov.w	r3, #0
 8008d32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008d36:	4629      	mov	r1, r5
 8008d38:	028b      	lsls	r3, r1, #10
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008d40:	4621      	mov	r1, r4
 8008d42:	028a      	lsls	r2, r1, #10
 8008d44:	4610      	mov	r0, r2
 8008d46:	4619      	mov	r1, r3
 8008d48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d50:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008d52:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008d56:	f7f7 ffb7 	bl	8000cc8 <__aeabi_uldivmod>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	4613      	mov	r3, r2
 8008d60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008d64:	4b0d      	ldr	r3, [pc, #52]	; (8008d9c <HAL_RCC_GetSysClockFreq+0x458>)
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	0f1b      	lsrs	r3, r3, #28
 8008d6a:	f003 0307 	and.w	r3, r3, #7
 8008d6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008d72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008d76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008d82:	e003      	b.n	8008d8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008d84:	4b06      	ldr	r3, [pc, #24]	; (8008da0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008d86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008d8a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008d8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	37b8      	adds	r7, #184	; 0xb8
 8008d94:	46bd      	mov	sp, r7
 8008d96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d9a:	bf00      	nop
 8008d9c:	40023800 	.word	0x40023800
 8008da0:	00f42400 	.word	0x00f42400

08008da4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b086      	sub	sp, #24
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d101      	bne.n	8008db6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e28d      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f003 0301 	and.w	r3, r3, #1
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	f000 8083 	beq.w	8008eca <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008dc4:	4b94      	ldr	r3, [pc, #592]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	f003 030c 	and.w	r3, r3, #12
 8008dcc:	2b04      	cmp	r3, #4
 8008dce:	d019      	beq.n	8008e04 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008dd0:	4b91      	ldr	r3, [pc, #580]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008dd8:	2b08      	cmp	r3, #8
 8008dda:	d106      	bne.n	8008dea <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008ddc:	4b8e      	ldr	r3, [pc, #568]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008de4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008de8:	d00c      	beq.n	8008e04 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008dea:	4b8b      	ldr	r3, [pc, #556]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008df2:	2b0c      	cmp	r3, #12
 8008df4:	d112      	bne.n	8008e1c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008df6:	4b88      	ldr	r3, [pc, #544]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008dfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e02:	d10b      	bne.n	8008e1c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e04:	4b84      	ldr	r3, [pc, #528]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d05b      	beq.n	8008ec8 <HAL_RCC_OscConfig+0x124>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d157      	bne.n	8008ec8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	e25a      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e24:	d106      	bne.n	8008e34 <HAL_RCC_OscConfig+0x90>
 8008e26:	4b7c      	ldr	r3, [pc, #496]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a7b      	ldr	r2, [pc, #492]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	e01d      	b.n	8008e70 <HAL_RCC_OscConfig+0xcc>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e3c:	d10c      	bne.n	8008e58 <HAL_RCC_OscConfig+0xb4>
 8008e3e:	4b76      	ldr	r3, [pc, #472]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a75      	ldr	r2, [pc, #468]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e48:	6013      	str	r3, [r2, #0]
 8008e4a:	4b73      	ldr	r3, [pc, #460]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a72      	ldr	r2, [pc, #456]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e54:	6013      	str	r3, [r2, #0]
 8008e56:	e00b      	b.n	8008e70 <HAL_RCC_OscConfig+0xcc>
 8008e58:	4b6f      	ldr	r3, [pc, #444]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a6e      	ldr	r2, [pc, #440]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e62:	6013      	str	r3, [r2, #0]
 8008e64:	4b6c      	ldr	r3, [pc, #432]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a6b      	ldr	r2, [pc, #428]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d013      	beq.n	8008ea0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e78:	f7fe f848 	bl	8006f0c <HAL_GetTick>
 8008e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e7e:	e008      	b.n	8008e92 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008e80:	f7fe f844 	bl	8006f0c <HAL_GetTick>
 8008e84:	4602      	mov	r2, r0
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	1ad3      	subs	r3, r2, r3
 8008e8a:	2b64      	cmp	r3, #100	; 0x64
 8008e8c:	d901      	bls.n	8008e92 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008e8e:	2303      	movs	r3, #3
 8008e90:	e21f      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e92:	4b61      	ldr	r3, [pc, #388]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d0f0      	beq.n	8008e80 <HAL_RCC_OscConfig+0xdc>
 8008e9e:	e014      	b.n	8008eca <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ea0:	f7fe f834 	bl	8006f0c <HAL_GetTick>
 8008ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ea6:	e008      	b.n	8008eba <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ea8:	f7fe f830 	bl	8006f0c <HAL_GetTick>
 8008eac:	4602      	mov	r2, r0
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	1ad3      	subs	r3, r2, r3
 8008eb2:	2b64      	cmp	r3, #100	; 0x64
 8008eb4:	d901      	bls.n	8008eba <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008eb6:	2303      	movs	r3, #3
 8008eb8:	e20b      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008eba:	4b57      	ldr	r3, [pc, #348]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d1f0      	bne.n	8008ea8 <HAL_RCC_OscConfig+0x104>
 8008ec6:	e000      	b.n	8008eca <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f003 0302 	and.w	r3, r3, #2
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d06f      	beq.n	8008fb6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008ed6:	4b50      	ldr	r3, [pc, #320]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	f003 030c 	and.w	r3, r3, #12
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d017      	beq.n	8008f12 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008ee2:	4b4d      	ldr	r3, [pc, #308]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008eea:	2b08      	cmp	r3, #8
 8008eec:	d105      	bne.n	8008efa <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008eee:	4b4a      	ldr	r3, [pc, #296]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00b      	beq.n	8008f12 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008efa:	4b47      	ldr	r3, [pc, #284]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008f02:	2b0c      	cmp	r3, #12
 8008f04:	d11c      	bne.n	8008f40 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f06:	4b44      	ldr	r3, [pc, #272]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d116      	bne.n	8008f40 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f12:	4b41      	ldr	r3, [pc, #260]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f003 0302 	and.w	r3, r3, #2
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d005      	beq.n	8008f2a <HAL_RCC_OscConfig+0x186>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	68db      	ldr	r3, [r3, #12]
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	d001      	beq.n	8008f2a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008f26:	2301      	movs	r3, #1
 8008f28:	e1d3      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f2a:	4b3b      	ldr	r3, [pc, #236]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	691b      	ldr	r3, [r3, #16]
 8008f36:	00db      	lsls	r3, r3, #3
 8008f38:	4937      	ldr	r1, [pc, #220]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f3e:	e03a      	b.n	8008fb6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d020      	beq.n	8008f8a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f48:	4b34      	ldr	r3, [pc, #208]	; (800901c <HAL_RCC_OscConfig+0x278>)
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f4e:	f7fd ffdd 	bl	8006f0c <HAL_GetTick>
 8008f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f54:	e008      	b.n	8008f68 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f56:	f7fd ffd9 	bl	8006f0c <HAL_GetTick>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d901      	bls.n	8008f68 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	e1b4      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f68:	4b2b      	ldr	r3, [pc, #172]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0302 	and.w	r3, r3, #2
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d0f0      	beq.n	8008f56 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f74:	4b28      	ldr	r3, [pc, #160]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	00db      	lsls	r3, r3, #3
 8008f82:	4925      	ldr	r1, [pc, #148]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008f84:	4313      	orrs	r3, r2
 8008f86:	600b      	str	r3, [r1, #0]
 8008f88:	e015      	b.n	8008fb6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f8a:	4b24      	ldr	r3, [pc, #144]	; (800901c <HAL_RCC_OscConfig+0x278>)
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f90:	f7fd ffbc 	bl	8006f0c <HAL_GetTick>
 8008f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008f96:	e008      	b.n	8008faa <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f98:	f7fd ffb8 	bl	8006f0c <HAL_GetTick>
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	1ad3      	subs	r3, r2, r3
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d901      	bls.n	8008faa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	e193      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008faa:	4b1b      	ldr	r3, [pc, #108]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f003 0302 	and.w	r3, r3, #2
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d1f0      	bne.n	8008f98 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f003 0308 	and.w	r3, r3, #8
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d036      	beq.n	8009030 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	695b      	ldr	r3, [r3, #20]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d016      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008fca:	4b15      	ldr	r3, [pc, #84]	; (8009020 <HAL_RCC_OscConfig+0x27c>)
 8008fcc:	2201      	movs	r2, #1
 8008fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fd0:	f7fd ff9c 	bl	8006f0c <HAL_GetTick>
 8008fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008fd6:	e008      	b.n	8008fea <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008fd8:	f7fd ff98 	bl	8006f0c <HAL_GetTick>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	1ad3      	subs	r3, r2, r3
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	d901      	bls.n	8008fea <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008fe6:	2303      	movs	r3, #3
 8008fe8:	e173      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008fea:	4b0b      	ldr	r3, [pc, #44]	; (8009018 <HAL_RCC_OscConfig+0x274>)
 8008fec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008fee:	f003 0302 	and.w	r3, r3, #2
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d0f0      	beq.n	8008fd8 <HAL_RCC_OscConfig+0x234>
 8008ff6:	e01b      	b.n	8009030 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ff8:	4b09      	ldr	r3, [pc, #36]	; (8009020 <HAL_RCC_OscConfig+0x27c>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ffe:	f7fd ff85 	bl	8006f0c <HAL_GetTick>
 8009002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009004:	e00e      	b.n	8009024 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009006:	f7fd ff81 	bl	8006f0c <HAL_GetTick>
 800900a:	4602      	mov	r2, r0
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	1ad3      	subs	r3, r2, r3
 8009010:	2b02      	cmp	r3, #2
 8009012:	d907      	bls.n	8009024 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009014:	2303      	movs	r3, #3
 8009016:	e15c      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
 8009018:	40023800 	.word	0x40023800
 800901c:	42470000 	.word	0x42470000
 8009020:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009024:	4b8a      	ldr	r3, [pc, #552]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009026:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009028:	f003 0302 	and.w	r3, r3, #2
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1ea      	bne.n	8009006 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f003 0304 	and.w	r3, r3, #4
 8009038:	2b00      	cmp	r3, #0
 800903a:	f000 8097 	beq.w	800916c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800903e:	2300      	movs	r3, #0
 8009040:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009042:	4b83      	ldr	r3, [pc, #524]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800904a:	2b00      	cmp	r3, #0
 800904c:	d10f      	bne.n	800906e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800904e:	2300      	movs	r3, #0
 8009050:	60bb      	str	r3, [r7, #8]
 8009052:	4b7f      	ldr	r3, [pc, #508]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009056:	4a7e      	ldr	r2, [pc, #504]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800905c:	6413      	str	r3, [r2, #64]	; 0x40
 800905e:	4b7c      	ldr	r3, [pc, #496]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009066:	60bb      	str	r3, [r7, #8]
 8009068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800906a:	2301      	movs	r3, #1
 800906c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800906e:	4b79      	ldr	r3, [pc, #484]	; (8009254 <HAL_RCC_OscConfig+0x4b0>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009076:	2b00      	cmp	r3, #0
 8009078:	d118      	bne.n	80090ac <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800907a:	4b76      	ldr	r3, [pc, #472]	; (8009254 <HAL_RCC_OscConfig+0x4b0>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a75      	ldr	r2, [pc, #468]	; (8009254 <HAL_RCC_OscConfig+0x4b0>)
 8009080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009086:	f7fd ff41 	bl	8006f0c <HAL_GetTick>
 800908a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800908c:	e008      	b.n	80090a0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800908e:	f7fd ff3d 	bl	8006f0c <HAL_GetTick>
 8009092:	4602      	mov	r2, r0
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	1ad3      	subs	r3, r2, r3
 8009098:	2b02      	cmp	r3, #2
 800909a:	d901      	bls.n	80090a0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800909c:	2303      	movs	r3, #3
 800909e:	e118      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090a0:	4b6c      	ldr	r3, [pc, #432]	; (8009254 <HAL_RCC_OscConfig+0x4b0>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d0f0      	beq.n	800908e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d106      	bne.n	80090c2 <HAL_RCC_OscConfig+0x31e>
 80090b4:	4b66      	ldr	r3, [pc, #408]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090b8:	4a65      	ldr	r2, [pc, #404]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090ba:	f043 0301 	orr.w	r3, r3, #1
 80090be:	6713      	str	r3, [r2, #112]	; 0x70
 80090c0:	e01c      	b.n	80090fc <HAL_RCC_OscConfig+0x358>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	689b      	ldr	r3, [r3, #8]
 80090c6:	2b05      	cmp	r3, #5
 80090c8:	d10c      	bne.n	80090e4 <HAL_RCC_OscConfig+0x340>
 80090ca:	4b61      	ldr	r3, [pc, #388]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090ce:	4a60      	ldr	r2, [pc, #384]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090d0:	f043 0304 	orr.w	r3, r3, #4
 80090d4:	6713      	str	r3, [r2, #112]	; 0x70
 80090d6:	4b5e      	ldr	r3, [pc, #376]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090da:	4a5d      	ldr	r2, [pc, #372]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090dc:	f043 0301 	orr.w	r3, r3, #1
 80090e0:	6713      	str	r3, [r2, #112]	; 0x70
 80090e2:	e00b      	b.n	80090fc <HAL_RCC_OscConfig+0x358>
 80090e4:	4b5a      	ldr	r3, [pc, #360]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090e8:	4a59      	ldr	r2, [pc, #356]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090ea:	f023 0301 	bic.w	r3, r3, #1
 80090ee:	6713      	str	r3, [r2, #112]	; 0x70
 80090f0:	4b57      	ldr	r3, [pc, #348]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090f4:	4a56      	ldr	r2, [pc, #344]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80090f6:	f023 0304 	bic.w	r3, r3, #4
 80090fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	689b      	ldr	r3, [r3, #8]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d015      	beq.n	8009130 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009104:	f7fd ff02 	bl	8006f0c <HAL_GetTick>
 8009108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800910a:	e00a      	b.n	8009122 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800910c:	f7fd fefe 	bl	8006f0c <HAL_GetTick>
 8009110:	4602      	mov	r2, r0
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	f241 3288 	movw	r2, #5000	; 0x1388
 800911a:	4293      	cmp	r3, r2
 800911c:	d901      	bls.n	8009122 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800911e:	2303      	movs	r3, #3
 8009120:	e0d7      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009122:	4b4b      	ldr	r3, [pc, #300]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009126:	f003 0302 	and.w	r3, r3, #2
 800912a:	2b00      	cmp	r3, #0
 800912c:	d0ee      	beq.n	800910c <HAL_RCC_OscConfig+0x368>
 800912e:	e014      	b.n	800915a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009130:	f7fd feec 	bl	8006f0c <HAL_GetTick>
 8009134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009136:	e00a      	b.n	800914e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009138:	f7fd fee8 	bl	8006f0c <HAL_GetTick>
 800913c:	4602      	mov	r2, r0
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	1ad3      	subs	r3, r2, r3
 8009142:	f241 3288 	movw	r2, #5000	; 0x1388
 8009146:	4293      	cmp	r3, r2
 8009148:	d901      	bls.n	800914e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800914a:	2303      	movs	r3, #3
 800914c:	e0c1      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800914e:	4b40      	ldr	r3, [pc, #256]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009152:	f003 0302 	and.w	r3, r3, #2
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1ee      	bne.n	8009138 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800915a:	7dfb      	ldrb	r3, [r7, #23]
 800915c:	2b01      	cmp	r3, #1
 800915e:	d105      	bne.n	800916c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009160:	4b3b      	ldr	r3, [pc, #236]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009164:	4a3a      	ldr	r2, [pc, #232]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009166:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800916a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	2b00      	cmp	r3, #0
 8009172:	f000 80ad 	beq.w	80092d0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009176:	4b36      	ldr	r3, [pc, #216]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	f003 030c 	and.w	r3, r3, #12
 800917e:	2b08      	cmp	r3, #8
 8009180:	d060      	beq.n	8009244 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	699b      	ldr	r3, [r3, #24]
 8009186:	2b02      	cmp	r3, #2
 8009188:	d145      	bne.n	8009216 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800918a:	4b33      	ldr	r3, [pc, #204]	; (8009258 <HAL_RCC_OscConfig+0x4b4>)
 800918c:	2200      	movs	r2, #0
 800918e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009190:	f7fd febc 	bl	8006f0c <HAL_GetTick>
 8009194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009196:	e008      	b.n	80091aa <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009198:	f7fd feb8 	bl	8006f0c <HAL_GetTick>
 800919c:	4602      	mov	r2, r0
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	1ad3      	subs	r3, r2, r3
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d901      	bls.n	80091aa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80091a6:	2303      	movs	r3, #3
 80091a8:	e093      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091aa:	4b29      	ldr	r3, [pc, #164]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1f0      	bne.n	8009198 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	69da      	ldr	r2, [r3, #28]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6a1b      	ldr	r3, [r3, #32]
 80091be:	431a      	orrs	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	019b      	lsls	r3, r3, #6
 80091c6:	431a      	orrs	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091cc:	085b      	lsrs	r3, r3, #1
 80091ce:	3b01      	subs	r3, #1
 80091d0:	041b      	lsls	r3, r3, #16
 80091d2:	431a      	orrs	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091d8:	061b      	lsls	r3, r3, #24
 80091da:	431a      	orrs	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e0:	071b      	lsls	r3, r3, #28
 80091e2:	491b      	ldr	r1, [pc, #108]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 80091e4:	4313      	orrs	r3, r2
 80091e6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80091e8:	4b1b      	ldr	r3, [pc, #108]	; (8009258 <HAL_RCC_OscConfig+0x4b4>)
 80091ea:	2201      	movs	r2, #1
 80091ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ee:	f7fd fe8d 	bl	8006f0c <HAL_GetTick>
 80091f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80091f4:	e008      	b.n	8009208 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091f6:	f7fd fe89 	bl	8006f0c <HAL_GetTick>
 80091fa:	4602      	mov	r2, r0
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	1ad3      	subs	r3, r2, r3
 8009200:	2b02      	cmp	r3, #2
 8009202:	d901      	bls.n	8009208 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009204:	2303      	movs	r3, #3
 8009206:	e064      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009208:	4b11      	ldr	r3, [pc, #68]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009210:	2b00      	cmp	r3, #0
 8009212:	d0f0      	beq.n	80091f6 <HAL_RCC_OscConfig+0x452>
 8009214:	e05c      	b.n	80092d0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009216:	4b10      	ldr	r3, [pc, #64]	; (8009258 <HAL_RCC_OscConfig+0x4b4>)
 8009218:	2200      	movs	r2, #0
 800921a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800921c:	f7fd fe76 	bl	8006f0c <HAL_GetTick>
 8009220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009222:	e008      	b.n	8009236 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009224:	f7fd fe72 	bl	8006f0c <HAL_GetTick>
 8009228:	4602      	mov	r2, r0
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	1ad3      	subs	r3, r2, r3
 800922e:	2b02      	cmp	r3, #2
 8009230:	d901      	bls.n	8009236 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e04d      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009236:	4b06      	ldr	r3, [pc, #24]	; (8009250 <HAL_RCC_OscConfig+0x4ac>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800923e:	2b00      	cmp	r3, #0
 8009240:	d1f0      	bne.n	8009224 <HAL_RCC_OscConfig+0x480>
 8009242:	e045      	b.n	80092d0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	699b      	ldr	r3, [r3, #24]
 8009248:	2b01      	cmp	r3, #1
 800924a:	d107      	bne.n	800925c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800924c:	2301      	movs	r3, #1
 800924e:	e040      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
 8009250:	40023800 	.word	0x40023800
 8009254:	40007000 	.word	0x40007000
 8009258:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800925c:	4b1f      	ldr	r3, [pc, #124]	; (80092dc <HAL_RCC_OscConfig+0x538>)
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	699b      	ldr	r3, [r3, #24]
 8009266:	2b01      	cmp	r3, #1
 8009268:	d030      	beq.n	80092cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009274:	429a      	cmp	r2, r3
 8009276:	d129      	bne.n	80092cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009282:	429a      	cmp	r2, r3
 8009284:	d122      	bne.n	80092cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800928c:	4013      	ands	r3, r2
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009292:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009294:	4293      	cmp	r3, r2
 8009296:	d119      	bne.n	80092cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092a2:	085b      	lsrs	r3, r3, #1
 80092a4:	3b01      	subs	r3, #1
 80092a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d10f      	bne.n	80092cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d107      	bne.n	80092cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092c6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d001      	beq.n	80092d0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80092cc:	2301      	movs	r3, #1
 80092ce:	e000      	b.n	80092d2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80092d0:	2300      	movs	r3, #0
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3718      	adds	r7, #24
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	40023800 	.word	0x40023800

080092e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d101      	bne.n	80092f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	e07b      	b.n	80093ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d108      	bne.n	800930c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009302:	d009      	beq.n	8009318 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	61da      	str	r2, [r3, #28]
 800930a:	e005      	b.n	8009318 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d106      	bne.n	8009338 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7fc fe86 	bl	8006044 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2202      	movs	r2, #2
 800933c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800934e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009360:	431a      	orrs	r2, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800936a:	431a      	orrs	r2, r3
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	f003 0302 	and.w	r3, r3, #2
 8009374:	431a      	orrs	r2, r3
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	695b      	ldr	r3, [r3, #20]
 800937a:	f003 0301 	and.w	r3, r3, #1
 800937e:	431a      	orrs	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	699b      	ldr	r3, [r3, #24]
 8009384:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009388:	431a      	orrs	r2, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	69db      	ldr	r3, [r3, #28]
 800938e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009392:	431a      	orrs	r2, r3
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6a1b      	ldr	r3, [r3, #32]
 8009398:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800939c:	ea42 0103 	orr.w	r1, r2, r3
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093a4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	430a      	orrs	r2, r1
 80093ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	699b      	ldr	r3, [r3, #24]
 80093b4:	0c1b      	lsrs	r3, r3, #16
 80093b6:	f003 0104 	and.w	r1, r3, #4
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093be:	f003 0210 	and.w	r2, r3, #16
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	430a      	orrs	r2, r1
 80093c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	69da      	ldr	r2, [r3, #28]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80093d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2201      	movs	r2, #1
 80093e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80093e8:	2300      	movs	r3, #0
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3708      	adds	r7, #8
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}

080093f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80093f2:	b580      	push	{r7, lr}
 80093f4:	b08c      	sub	sp, #48	; 0x30
 80093f6:	af00      	add	r7, sp, #0
 80093f8:	60f8      	str	r0, [r7, #12]
 80093fa:	60b9      	str	r1, [r7, #8]
 80093fc:	607a      	str	r2, [r7, #4]
 80093fe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009400:	2301      	movs	r3, #1
 8009402:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009404:	2300      	movs	r3, #0
 8009406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009410:	2b01      	cmp	r3, #1
 8009412:	d101      	bne.n	8009418 <HAL_SPI_TransmitReceive+0x26>
 8009414:	2302      	movs	r3, #2
 8009416:	e18a      	b.n	800972e <HAL_SPI_TransmitReceive+0x33c>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2201      	movs	r2, #1
 800941c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009420:	f7fd fd74 	bl	8006f0c <HAL_GetTick>
 8009424:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800942c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009436:	887b      	ldrh	r3, [r7, #2]
 8009438:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800943a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800943e:	2b01      	cmp	r3, #1
 8009440:	d00f      	beq.n	8009462 <HAL_SPI_TransmitReceive+0x70>
 8009442:	69fb      	ldr	r3, [r7, #28]
 8009444:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009448:	d107      	bne.n	800945a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d103      	bne.n	800945a <HAL_SPI_TransmitReceive+0x68>
 8009452:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009456:	2b04      	cmp	r3, #4
 8009458:	d003      	beq.n	8009462 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800945a:	2302      	movs	r3, #2
 800945c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009460:	e15b      	b.n	800971a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d005      	beq.n	8009474 <HAL_SPI_TransmitReceive+0x82>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d002      	beq.n	8009474 <HAL_SPI_TransmitReceive+0x82>
 800946e:	887b      	ldrh	r3, [r7, #2]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d103      	bne.n	800947c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800947a:	e14e      	b.n	800971a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009482:	b2db      	uxtb	r3, r3
 8009484:	2b04      	cmp	r3, #4
 8009486:	d003      	beq.n	8009490 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2205      	movs	r2, #5
 800948c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	2200      	movs	r2, #0
 8009494:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	887a      	ldrh	r2, [r7, #2]
 80094a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	887a      	ldrh	r2, [r7, #2]
 80094a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	68ba      	ldr	r2, [r7, #8]
 80094ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	887a      	ldrh	r2, [r7, #2]
 80094b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	887a      	ldrh	r2, [r7, #2]
 80094b8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2200      	movs	r2, #0
 80094be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2200      	movs	r2, #0
 80094c4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094d0:	2b40      	cmp	r3, #64	; 0x40
 80094d2:	d007      	beq.n	80094e4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094ec:	d178      	bne.n	80095e0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	685b      	ldr	r3, [r3, #4]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d002      	beq.n	80094fc <HAL_SPI_TransmitReceive+0x10a>
 80094f6:	8b7b      	ldrh	r3, [r7, #26]
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d166      	bne.n	80095ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009500:	881a      	ldrh	r2, [r3, #0]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800950c:	1c9a      	adds	r2, r3, #2
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009516:	b29b      	uxth	r3, r3
 8009518:	3b01      	subs	r3, #1
 800951a:	b29a      	uxth	r2, r3
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009520:	e053      	b.n	80095ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	f003 0302 	and.w	r3, r3, #2
 800952c:	2b02      	cmp	r3, #2
 800952e:	d11b      	bne.n	8009568 <HAL_SPI_TransmitReceive+0x176>
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009534:	b29b      	uxth	r3, r3
 8009536:	2b00      	cmp	r3, #0
 8009538:	d016      	beq.n	8009568 <HAL_SPI_TransmitReceive+0x176>
 800953a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800953c:	2b01      	cmp	r3, #1
 800953e:	d113      	bne.n	8009568 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009544:	881a      	ldrh	r2, [r3, #0]
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009550:	1c9a      	adds	r2, r3, #2
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800955a:	b29b      	uxth	r3, r3
 800955c:	3b01      	subs	r3, #1
 800955e:	b29a      	uxth	r2, r3
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009564:	2300      	movs	r3, #0
 8009566:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	f003 0301 	and.w	r3, r3, #1
 8009572:	2b01      	cmp	r3, #1
 8009574:	d119      	bne.n	80095aa <HAL_SPI_TransmitReceive+0x1b8>
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800957a:	b29b      	uxth	r3, r3
 800957c:	2b00      	cmp	r3, #0
 800957e:	d014      	beq.n	80095aa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	68da      	ldr	r2, [r3, #12]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800958a:	b292      	uxth	r2, r2
 800958c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009592:	1c9a      	adds	r2, r3, #2
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800959c:	b29b      	uxth	r3, r3
 800959e:	3b01      	subs	r3, #1
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095a6:	2301      	movs	r3, #1
 80095a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80095aa:	f7fd fcaf 	bl	8006f0c <HAL_GetTick>
 80095ae:	4602      	mov	r2, r0
 80095b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b2:	1ad3      	subs	r3, r2, r3
 80095b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d807      	bhi.n	80095ca <HAL_SPI_TransmitReceive+0x1d8>
 80095ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095c0:	d003      	beq.n	80095ca <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80095c2:	2303      	movs	r3, #3
 80095c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80095c8:	e0a7      	b.n	800971a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d1a6      	bne.n	8009522 <HAL_SPI_TransmitReceive+0x130>
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095d8:	b29b      	uxth	r3, r3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d1a1      	bne.n	8009522 <HAL_SPI_TransmitReceive+0x130>
 80095de:	e07c      	b.n	80096da <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d002      	beq.n	80095ee <HAL_SPI_TransmitReceive+0x1fc>
 80095e8:	8b7b      	ldrh	r3, [r7, #26]
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d16b      	bne.n	80096c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	330c      	adds	r3, #12
 80095f8:	7812      	ldrb	r2, [r2, #0]
 80095fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009600:	1c5a      	adds	r2, r3, #1
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800960a:	b29b      	uxth	r3, r3
 800960c:	3b01      	subs	r3, #1
 800960e:	b29a      	uxth	r2, r3
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009614:	e057      	b.n	80096c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	689b      	ldr	r3, [r3, #8]
 800961c:	f003 0302 	and.w	r3, r3, #2
 8009620:	2b02      	cmp	r3, #2
 8009622:	d11c      	bne.n	800965e <HAL_SPI_TransmitReceive+0x26c>
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009628:	b29b      	uxth	r3, r3
 800962a:	2b00      	cmp	r3, #0
 800962c:	d017      	beq.n	800965e <HAL_SPI_TransmitReceive+0x26c>
 800962e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009630:	2b01      	cmp	r3, #1
 8009632:	d114      	bne.n	800965e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	330c      	adds	r3, #12
 800963e:	7812      	ldrb	r2, [r2, #0]
 8009640:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009646:	1c5a      	adds	r2, r3, #1
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009650:	b29b      	uxth	r3, r3
 8009652:	3b01      	subs	r3, #1
 8009654:	b29a      	uxth	r2, r3
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800965a:	2300      	movs	r3, #0
 800965c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f003 0301 	and.w	r3, r3, #1
 8009668:	2b01      	cmp	r3, #1
 800966a:	d119      	bne.n	80096a0 <HAL_SPI_TransmitReceive+0x2ae>
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009670:	b29b      	uxth	r3, r3
 8009672:	2b00      	cmp	r3, #0
 8009674:	d014      	beq.n	80096a0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	68da      	ldr	r2, [r3, #12]
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009680:	b2d2      	uxtb	r2, r2
 8009682:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009688:	1c5a      	adds	r2, r3, #1
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009692:	b29b      	uxth	r3, r3
 8009694:	3b01      	subs	r3, #1
 8009696:	b29a      	uxth	r2, r3
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800969c:	2301      	movs	r3, #1
 800969e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80096a0:	f7fd fc34 	bl	8006f0c <HAL_GetTick>
 80096a4:	4602      	mov	r2, r0
 80096a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a8:	1ad3      	subs	r3, r2, r3
 80096aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d803      	bhi.n	80096b8 <HAL_SPI_TransmitReceive+0x2c6>
 80096b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096b6:	d102      	bne.n	80096be <HAL_SPI_TransmitReceive+0x2cc>
 80096b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d103      	bne.n	80096c6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80096c4:	e029      	b.n	800971a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d1a2      	bne.n	8009616 <HAL_SPI_TransmitReceive+0x224>
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d19d      	bne.n	8009616 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f000 f8b2 	bl	8009848 <SPI_EndRxTxTransaction>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d006      	beq.n	80096f8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80096ea:	2301      	movs	r3, #1
 80096ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2220      	movs	r2, #32
 80096f4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80096f6:	e010      	b.n	800971a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d10b      	bne.n	8009718 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009700:	2300      	movs	r3, #0
 8009702:	617b      	str	r3, [r7, #20]
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	617b      	str	r3, [r7, #20]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	617b      	str	r3, [r7, #20]
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	e000      	b.n	800971a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009718:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2201      	movs	r2, #1
 800971e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2200      	movs	r2, #0
 8009726:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800972a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800972e:	4618      	mov	r0, r3
 8009730:	3730      	adds	r7, #48	; 0x30
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}
	...

08009738 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b088      	sub	sp, #32
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	603b      	str	r3, [r7, #0]
 8009744:	4613      	mov	r3, r2
 8009746:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009748:	f7fd fbe0 	bl	8006f0c <HAL_GetTick>
 800974c:	4602      	mov	r2, r0
 800974e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009750:	1a9b      	subs	r3, r3, r2
 8009752:	683a      	ldr	r2, [r7, #0]
 8009754:	4413      	add	r3, r2
 8009756:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009758:	f7fd fbd8 	bl	8006f0c <HAL_GetTick>
 800975c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800975e:	4b39      	ldr	r3, [pc, #228]	; (8009844 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	015b      	lsls	r3, r3, #5
 8009764:	0d1b      	lsrs	r3, r3, #20
 8009766:	69fa      	ldr	r2, [r7, #28]
 8009768:	fb02 f303 	mul.w	r3, r2, r3
 800976c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800976e:	e054      	b.n	800981a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009776:	d050      	beq.n	800981a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009778:	f7fd fbc8 	bl	8006f0c <HAL_GetTick>
 800977c:	4602      	mov	r2, r0
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	69fa      	ldr	r2, [r7, #28]
 8009784:	429a      	cmp	r2, r3
 8009786:	d902      	bls.n	800978e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d13d      	bne.n	800980a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	685a      	ldr	r2, [r3, #4]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800979c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097a6:	d111      	bne.n	80097cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097b0:	d004      	beq.n	80097bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097ba:	d107      	bne.n	80097cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097d4:	d10f      	bne.n	80097f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80097e4:	601a      	str	r2, [r3, #0]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80097f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2201      	movs	r2, #1
 80097fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2200      	movs	r2, #0
 8009802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009806:	2303      	movs	r3, #3
 8009808:	e017      	b.n	800983a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d101      	bne.n	8009814 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009810:	2300      	movs	r3, #0
 8009812:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	3b01      	subs	r3, #1
 8009818:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	689a      	ldr	r2, [r3, #8]
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	4013      	ands	r3, r2
 8009824:	68ba      	ldr	r2, [r7, #8]
 8009826:	429a      	cmp	r2, r3
 8009828:	bf0c      	ite	eq
 800982a:	2301      	moveq	r3, #1
 800982c:	2300      	movne	r3, #0
 800982e:	b2db      	uxtb	r3, r3
 8009830:	461a      	mov	r2, r3
 8009832:	79fb      	ldrb	r3, [r7, #7]
 8009834:	429a      	cmp	r2, r3
 8009836:	d19b      	bne.n	8009770 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3720      	adds	r7, #32
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	20000040 	.word	0x20000040

08009848 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b088      	sub	sp, #32
 800984c:	af02      	add	r7, sp, #8
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009854:	4b1b      	ldr	r3, [pc, #108]	; (80098c4 <SPI_EndRxTxTransaction+0x7c>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a1b      	ldr	r2, [pc, #108]	; (80098c8 <SPI_EndRxTxTransaction+0x80>)
 800985a:	fba2 2303 	umull	r2, r3, r2, r3
 800985e:	0d5b      	lsrs	r3, r3, #21
 8009860:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009864:	fb02 f303 	mul.w	r3, r2, r3
 8009868:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009872:	d112      	bne.n	800989a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	2200      	movs	r2, #0
 800987c:	2180      	movs	r1, #128	; 0x80
 800987e:	68f8      	ldr	r0, [r7, #12]
 8009880:	f7ff ff5a 	bl	8009738 <SPI_WaitFlagStateUntilTimeout>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d016      	beq.n	80098b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800988e:	f043 0220 	orr.w	r2, r3, #32
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009896:	2303      	movs	r3, #3
 8009898:	e00f      	b.n	80098ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d00a      	beq.n	80098b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	3b01      	subs	r3, #1
 80098a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098b0:	2b80      	cmp	r3, #128	; 0x80
 80098b2:	d0f2      	beq.n	800989a <SPI_EndRxTxTransaction+0x52>
 80098b4:	e000      	b.n	80098b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80098b6:	bf00      	nop
  }

  return HAL_OK;
 80098b8:	2300      	movs	r3, #0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3718      	adds	r7, #24
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	20000040 	.word	0x20000040
 80098c8:	165e9f81 	.word	0x165e9f81

080098cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b082      	sub	sp, #8
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d101      	bne.n	80098de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	e041      	b.n	8009962 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d106      	bne.n	80098f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f7fd f936 	bl	8006b64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2202      	movs	r2, #2
 80098fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	3304      	adds	r3, #4
 8009908:	4619      	mov	r1, r3
 800990a:	4610      	mov	r0, r2
 800990c:	f000 fcec 	bl	800a2e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2201      	movs	r2, #1
 8009914:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2201      	movs	r2, #1
 800991c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2201      	movs	r2, #1
 8009924:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2201      	movs	r2, #1
 800992c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2201      	movs	r2, #1
 8009934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2201      	movs	r2, #1
 8009944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2201      	movs	r2, #1
 800994c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2201      	movs	r2, #1
 8009954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009960:	2300      	movs	r3, #0
}
 8009962:	4618      	mov	r0, r3
 8009964:	3708      	adds	r7, #8
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
	...

0800996c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800996c:	b480      	push	{r7}
 800996e:	b085      	sub	sp, #20
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800997a:	b2db      	uxtb	r3, r3
 800997c:	2b01      	cmp	r3, #1
 800997e:	d001      	beq.n	8009984 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	e046      	b.n	8009a12 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2202      	movs	r2, #2
 8009988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a23      	ldr	r2, [pc, #140]	; (8009a20 <HAL_TIM_Base_Start+0xb4>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d022      	beq.n	80099dc <HAL_TIM_Base_Start+0x70>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800999e:	d01d      	beq.n	80099dc <HAL_TIM_Base_Start+0x70>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a1f      	ldr	r2, [pc, #124]	; (8009a24 <HAL_TIM_Base_Start+0xb8>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d018      	beq.n	80099dc <HAL_TIM_Base_Start+0x70>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a1e      	ldr	r2, [pc, #120]	; (8009a28 <HAL_TIM_Base_Start+0xbc>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d013      	beq.n	80099dc <HAL_TIM_Base_Start+0x70>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a1c      	ldr	r2, [pc, #112]	; (8009a2c <HAL_TIM_Base_Start+0xc0>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d00e      	beq.n	80099dc <HAL_TIM_Base_Start+0x70>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	4a1b      	ldr	r2, [pc, #108]	; (8009a30 <HAL_TIM_Base_Start+0xc4>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d009      	beq.n	80099dc <HAL_TIM_Base_Start+0x70>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a19      	ldr	r2, [pc, #100]	; (8009a34 <HAL_TIM_Base_Start+0xc8>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d004      	beq.n	80099dc <HAL_TIM_Base_Start+0x70>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a18      	ldr	r2, [pc, #96]	; (8009a38 <HAL_TIM_Base_Start+0xcc>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d111      	bne.n	8009a00 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	f003 0307 	and.w	r3, r3, #7
 80099e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b06      	cmp	r3, #6
 80099ec:	d010      	beq.n	8009a10 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f042 0201 	orr.w	r2, r2, #1
 80099fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099fe:	e007      	b.n	8009a10 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f042 0201 	orr.w	r2, r2, #1
 8009a0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3714      	adds	r7, #20
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	40010000 	.word	0x40010000
 8009a24:	40000400 	.word	0x40000400
 8009a28:	40000800 	.word	0x40000800
 8009a2c:	40000c00 	.word	0x40000c00
 8009a30:	40010400 	.word	0x40010400
 8009a34:	40014000 	.word	0x40014000
 8009a38:	40001800 	.word	0x40001800

08009a3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	d001      	beq.n	8009a54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a50:	2301      	movs	r3, #1
 8009a52:	e04e      	b.n	8009af2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2202      	movs	r2, #2
 8009a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	68da      	ldr	r2, [r3, #12]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f042 0201 	orr.w	r2, r2, #1
 8009a6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a23      	ldr	r2, [pc, #140]	; (8009b00 <HAL_TIM_Base_Start_IT+0xc4>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d022      	beq.n	8009abc <HAL_TIM_Base_Start_IT+0x80>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a7e:	d01d      	beq.n	8009abc <HAL_TIM_Base_Start_IT+0x80>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a1f      	ldr	r2, [pc, #124]	; (8009b04 <HAL_TIM_Base_Start_IT+0xc8>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d018      	beq.n	8009abc <HAL_TIM_Base_Start_IT+0x80>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a1e      	ldr	r2, [pc, #120]	; (8009b08 <HAL_TIM_Base_Start_IT+0xcc>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d013      	beq.n	8009abc <HAL_TIM_Base_Start_IT+0x80>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a1c      	ldr	r2, [pc, #112]	; (8009b0c <HAL_TIM_Base_Start_IT+0xd0>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d00e      	beq.n	8009abc <HAL_TIM_Base_Start_IT+0x80>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a1b      	ldr	r2, [pc, #108]	; (8009b10 <HAL_TIM_Base_Start_IT+0xd4>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d009      	beq.n	8009abc <HAL_TIM_Base_Start_IT+0x80>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a19      	ldr	r2, [pc, #100]	; (8009b14 <HAL_TIM_Base_Start_IT+0xd8>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d004      	beq.n	8009abc <HAL_TIM_Base_Start_IT+0x80>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a18      	ldr	r2, [pc, #96]	; (8009b18 <HAL_TIM_Base_Start_IT+0xdc>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d111      	bne.n	8009ae0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	689b      	ldr	r3, [r3, #8]
 8009ac2:	f003 0307 	and.w	r3, r3, #7
 8009ac6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2b06      	cmp	r3, #6
 8009acc:	d010      	beq.n	8009af0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	681a      	ldr	r2, [r3, #0]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f042 0201 	orr.w	r2, r2, #1
 8009adc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ade:	e007      	b.n	8009af0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f042 0201 	orr.w	r2, r2, #1
 8009aee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009af0:	2300      	movs	r3, #0
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3714      	adds	r7, #20
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop
 8009b00:	40010000 	.word	0x40010000
 8009b04:	40000400 	.word	0x40000400
 8009b08:	40000800 	.word	0x40000800
 8009b0c:	40000c00 	.word	0x40000c00
 8009b10:	40010400 	.word	0x40010400
 8009b14:	40014000 	.word	0x40014000
 8009b18:	40001800 	.word	0x40001800

08009b1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b082      	sub	sp, #8
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d101      	bne.n	8009b2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e041      	b.n	8009bb2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d106      	bne.n	8009b48 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 f839 	bl	8009bba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2202      	movs	r2, #2
 8009b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	3304      	adds	r3, #4
 8009b58:	4619      	mov	r1, r3
 8009b5a:	4610      	mov	r0, r2
 8009b5c:	f000 fbc4 	bl	800a2e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2201      	movs	r2, #1
 8009b94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3708      	adds	r7, #8
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009bba:	b480      	push	{r7}
 8009bbc:	b083      	sub	sp, #12
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009bc2:	bf00      	nop
 8009bc4:	370c      	adds	r7, #12
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr
	...

08009bd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d109      	bne.n	8009bf4 <HAL_TIM_PWM_Start+0x24>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	bf14      	ite	ne
 8009bec:	2301      	movne	r3, #1
 8009bee:	2300      	moveq	r3, #0
 8009bf0:	b2db      	uxtb	r3, r3
 8009bf2:	e022      	b.n	8009c3a <HAL_TIM_PWM_Start+0x6a>
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	2b04      	cmp	r3, #4
 8009bf8:	d109      	bne.n	8009c0e <HAL_TIM_PWM_Start+0x3e>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	bf14      	ite	ne
 8009c06:	2301      	movne	r3, #1
 8009c08:	2300      	moveq	r3, #0
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	e015      	b.n	8009c3a <HAL_TIM_PWM_Start+0x6a>
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	2b08      	cmp	r3, #8
 8009c12:	d109      	bne.n	8009c28 <HAL_TIM_PWM_Start+0x58>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	bf14      	ite	ne
 8009c20:	2301      	movne	r3, #1
 8009c22:	2300      	moveq	r3, #0
 8009c24:	b2db      	uxtb	r3, r3
 8009c26:	e008      	b.n	8009c3a <HAL_TIM_PWM_Start+0x6a>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	bf14      	ite	ne
 8009c34:	2301      	movne	r3, #1
 8009c36:	2300      	moveq	r3, #0
 8009c38:	b2db      	uxtb	r3, r3
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d001      	beq.n	8009c42 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e07c      	b.n	8009d3c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d104      	bne.n	8009c52 <HAL_TIM_PWM_Start+0x82>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2202      	movs	r2, #2
 8009c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c50:	e013      	b.n	8009c7a <HAL_TIM_PWM_Start+0xaa>
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	2b04      	cmp	r3, #4
 8009c56:	d104      	bne.n	8009c62 <HAL_TIM_PWM_Start+0x92>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2202      	movs	r2, #2
 8009c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c60:	e00b      	b.n	8009c7a <HAL_TIM_PWM_Start+0xaa>
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	2b08      	cmp	r3, #8
 8009c66:	d104      	bne.n	8009c72 <HAL_TIM_PWM_Start+0xa2>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2202      	movs	r2, #2
 8009c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c70:	e003      	b.n	8009c7a <HAL_TIM_PWM_Start+0xaa>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2202      	movs	r2, #2
 8009c76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	6839      	ldr	r1, [r7, #0]
 8009c82:	4618      	mov	r0, r3
 8009c84:	f000 fe1a 	bl	800a8bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a2d      	ldr	r2, [pc, #180]	; (8009d44 <HAL_TIM_PWM_Start+0x174>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d004      	beq.n	8009c9c <HAL_TIM_PWM_Start+0xcc>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a2c      	ldr	r2, [pc, #176]	; (8009d48 <HAL_TIM_PWM_Start+0x178>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d101      	bne.n	8009ca0 <HAL_TIM_PWM_Start+0xd0>
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	e000      	b.n	8009ca2 <HAL_TIM_PWM_Start+0xd2>
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d007      	beq.n	8009cb6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009cb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4a22      	ldr	r2, [pc, #136]	; (8009d44 <HAL_TIM_PWM_Start+0x174>)
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d022      	beq.n	8009d06 <HAL_TIM_PWM_Start+0x136>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cc8:	d01d      	beq.n	8009d06 <HAL_TIM_PWM_Start+0x136>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a1f      	ldr	r2, [pc, #124]	; (8009d4c <HAL_TIM_PWM_Start+0x17c>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d018      	beq.n	8009d06 <HAL_TIM_PWM_Start+0x136>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a1d      	ldr	r2, [pc, #116]	; (8009d50 <HAL_TIM_PWM_Start+0x180>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d013      	beq.n	8009d06 <HAL_TIM_PWM_Start+0x136>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a1c      	ldr	r2, [pc, #112]	; (8009d54 <HAL_TIM_PWM_Start+0x184>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d00e      	beq.n	8009d06 <HAL_TIM_PWM_Start+0x136>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a16      	ldr	r2, [pc, #88]	; (8009d48 <HAL_TIM_PWM_Start+0x178>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d009      	beq.n	8009d06 <HAL_TIM_PWM_Start+0x136>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a18      	ldr	r2, [pc, #96]	; (8009d58 <HAL_TIM_PWM_Start+0x188>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d004      	beq.n	8009d06 <HAL_TIM_PWM_Start+0x136>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a16      	ldr	r2, [pc, #88]	; (8009d5c <HAL_TIM_PWM_Start+0x18c>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d111      	bne.n	8009d2a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	689b      	ldr	r3, [r3, #8]
 8009d0c:	f003 0307 	and.w	r3, r3, #7
 8009d10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2b06      	cmp	r3, #6
 8009d16:	d010      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f042 0201 	orr.w	r2, r2, #1
 8009d26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d28:	e007      	b.n	8009d3a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f042 0201 	orr.w	r2, r2, #1
 8009d38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}
 8009d44:	40010000 	.word	0x40010000
 8009d48:	40010400 	.word	0x40010400
 8009d4c:	40000400 	.word	0x40000400
 8009d50:	40000800 	.word	0x40000800
 8009d54:	40000c00 	.word	0x40000c00
 8009d58:	40014000 	.word	0x40014000
 8009d5c:	40001800 	.word	0x40001800

08009d60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b082      	sub	sp, #8
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	f003 0302 	and.w	r3, r3, #2
 8009d72:	2b02      	cmp	r3, #2
 8009d74:	d122      	bne.n	8009dbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	f003 0302 	and.w	r3, r3, #2
 8009d80:	2b02      	cmp	r3, #2
 8009d82:	d11b      	bne.n	8009dbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f06f 0202 	mvn.w	r2, #2
 8009d8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2201      	movs	r2, #1
 8009d92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	699b      	ldr	r3, [r3, #24]
 8009d9a:	f003 0303 	and.w	r3, r3, #3
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d003      	beq.n	8009daa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 fa81 	bl	800a2aa <HAL_TIM_IC_CaptureCallback>
 8009da8:	e005      	b.n	8009db6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 fa73 	bl	800a296 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 fa84 	bl	800a2be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	691b      	ldr	r3, [r3, #16]
 8009dc2:	f003 0304 	and.w	r3, r3, #4
 8009dc6:	2b04      	cmp	r3, #4
 8009dc8:	d122      	bne.n	8009e10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	f003 0304 	and.w	r3, r3, #4
 8009dd4:	2b04      	cmp	r3, #4
 8009dd6:	d11b      	bne.n	8009e10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f06f 0204 	mvn.w	r2, #4
 8009de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2202      	movs	r2, #2
 8009de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	699b      	ldr	r3, [r3, #24]
 8009dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d003      	beq.n	8009dfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 fa57 	bl	800a2aa <HAL_TIM_IC_CaptureCallback>
 8009dfc:	e005      	b.n	8009e0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 fa49 	bl	800a296 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 fa5a 	bl	800a2be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	691b      	ldr	r3, [r3, #16]
 8009e16:	f003 0308 	and.w	r3, r3, #8
 8009e1a:	2b08      	cmp	r3, #8
 8009e1c:	d122      	bne.n	8009e64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	68db      	ldr	r3, [r3, #12]
 8009e24:	f003 0308 	and.w	r3, r3, #8
 8009e28:	2b08      	cmp	r3, #8
 8009e2a:	d11b      	bne.n	8009e64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f06f 0208 	mvn.w	r2, #8
 8009e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2204      	movs	r2, #4
 8009e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	69db      	ldr	r3, [r3, #28]
 8009e42:	f003 0303 	and.w	r3, r3, #3
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d003      	beq.n	8009e52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 fa2d 	bl	800a2aa <HAL_TIM_IC_CaptureCallback>
 8009e50:	e005      	b.n	8009e5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fa1f 	bl	800a296 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 fa30 	bl	800a2be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	691b      	ldr	r3, [r3, #16]
 8009e6a:	f003 0310 	and.w	r3, r3, #16
 8009e6e:	2b10      	cmp	r3, #16
 8009e70:	d122      	bne.n	8009eb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	f003 0310 	and.w	r3, r3, #16
 8009e7c:	2b10      	cmp	r3, #16
 8009e7e:	d11b      	bne.n	8009eb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f06f 0210 	mvn.w	r2, #16
 8009e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2208      	movs	r2, #8
 8009e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	69db      	ldr	r3, [r3, #28]
 8009e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d003      	beq.n	8009ea6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 fa03 	bl	800a2aa <HAL_TIM_IC_CaptureCallback>
 8009ea4:	e005      	b.n	8009eb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 f9f5 	bl	800a296 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f000 fa06 	bl	800a2be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	f003 0301 	and.w	r3, r3, #1
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d10e      	bne.n	8009ee4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68db      	ldr	r3, [r3, #12]
 8009ecc:	f003 0301 	and.w	r3, r3, #1
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d107      	bne.n	8009ee4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f06f 0201 	mvn.w	r2, #1
 8009edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 f9cf 	bl	800a282 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	691b      	ldr	r3, [r3, #16]
 8009eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eee:	2b80      	cmp	r3, #128	; 0x80
 8009ef0:	d10e      	bne.n	8009f10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009efc:	2b80      	cmp	r3, #128	; 0x80
 8009efe:	d107      	bne.n	8009f10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 fdd4 	bl	800aab8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f1a:	2b40      	cmp	r3, #64	; 0x40
 8009f1c:	d10e      	bne.n	8009f3c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f28:	2b40      	cmp	r3, #64	; 0x40
 8009f2a:	d107      	bne.n	8009f3c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 f9cb 	bl	800a2d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	f003 0320 	and.w	r3, r3, #32
 8009f46:	2b20      	cmp	r3, #32
 8009f48:	d10e      	bne.n	8009f68 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	f003 0320 	and.w	r3, r3, #32
 8009f54:	2b20      	cmp	r3, #32
 8009f56:	d107      	bne.n	8009f68 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f06f 0220 	mvn.w	r2, #32
 8009f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f000 fd9e 	bl	800aaa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f68:	bf00      	nop
 8009f6a:	3708      	adds	r7, #8
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b086      	sub	sp, #24
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d101      	bne.n	8009f8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009f8a:	2302      	movs	r3, #2
 8009f8c:	e0ae      	b.n	800a0ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2201      	movs	r2, #1
 8009f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2b0c      	cmp	r3, #12
 8009f9a:	f200 809f 	bhi.w	800a0dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009f9e:	a201      	add	r2, pc, #4	; (adr r2, 8009fa4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fa4:	08009fd9 	.word	0x08009fd9
 8009fa8:	0800a0dd 	.word	0x0800a0dd
 8009fac:	0800a0dd 	.word	0x0800a0dd
 8009fb0:	0800a0dd 	.word	0x0800a0dd
 8009fb4:	0800a019 	.word	0x0800a019
 8009fb8:	0800a0dd 	.word	0x0800a0dd
 8009fbc:	0800a0dd 	.word	0x0800a0dd
 8009fc0:	0800a0dd 	.word	0x0800a0dd
 8009fc4:	0800a05b 	.word	0x0800a05b
 8009fc8:	0800a0dd 	.word	0x0800a0dd
 8009fcc:	0800a0dd 	.word	0x0800a0dd
 8009fd0:	0800a0dd 	.word	0x0800a0dd
 8009fd4:	0800a09b 	.word	0x0800a09b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	68b9      	ldr	r1, [r7, #8]
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f000 fa22 	bl	800a428 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	699a      	ldr	r2, [r3, #24]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f042 0208 	orr.w	r2, r2, #8
 8009ff2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	699a      	ldr	r2, [r3, #24]
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f022 0204 	bic.w	r2, r2, #4
 800a002:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	6999      	ldr	r1, [r3, #24]
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	691a      	ldr	r2, [r3, #16]
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	430a      	orrs	r2, r1
 800a014:	619a      	str	r2, [r3, #24]
      break;
 800a016:	e064      	b.n	800a0e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	68b9      	ldr	r1, [r7, #8]
 800a01e:	4618      	mov	r0, r3
 800a020:	f000 fa72 	bl	800a508 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	699a      	ldr	r2, [r3, #24]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a032:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	699a      	ldr	r2, [r3, #24]
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a042:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	6999      	ldr	r1, [r3, #24]
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	691b      	ldr	r3, [r3, #16]
 800a04e:	021a      	lsls	r2, r3, #8
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	430a      	orrs	r2, r1
 800a056:	619a      	str	r2, [r3, #24]
      break;
 800a058:	e043      	b.n	800a0e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	68b9      	ldr	r1, [r7, #8]
 800a060:	4618      	mov	r0, r3
 800a062:	f000 fac7 	bl	800a5f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	69da      	ldr	r2, [r3, #28]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f042 0208 	orr.w	r2, r2, #8
 800a074:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	69da      	ldr	r2, [r3, #28]
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f022 0204 	bic.w	r2, r2, #4
 800a084:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	69d9      	ldr	r1, [r3, #28]
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	691a      	ldr	r2, [r3, #16]
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	430a      	orrs	r2, r1
 800a096:	61da      	str	r2, [r3, #28]
      break;
 800a098:	e023      	b.n	800a0e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	68b9      	ldr	r1, [r7, #8]
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f000 fb1b 	bl	800a6dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	69da      	ldr	r2, [r3, #28]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	69da      	ldr	r2, [r3, #28]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a0c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	69d9      	ldr	r1, [r3, #28]
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	691b      	ldr	r3, [r3, #16]
 800a0d0:	021a      	lsls	r2, r3, #8
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	430a      	orrs	r2, r1
 800a0d8:	61da      	str	r2, [r3, #28]
      break;
 800a0da:	e002      	b.n	800a0e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	75fb      	strb	r3, [r7, #23]
      break;
 800a0e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a0ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3718      	adds	r7, #24
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}

0800a0f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b084      	sub	sp, #16
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a0fe:	2300      	movs	r3, #0
 800a100:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d101      	bne.n	800a110 <HAL_TIM_ConfigClockSource+0x1c>
 800a10c:	2302      	movs	r3, #2
 800a10e:	e0b4      	b.n	800a27a <HAL_TIM_ConfigClockSource+0x186>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2201      	movs	r2, #1
 800a114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2202      	movs	r2, #2
 800a11c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a12e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a136:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	68ba      	ldr	r2, [r7, #8]
 800a13e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a148:	d03e      	beq.n	800a1c8 <HAL_TIM_ConfigClockSource+0xd4>
 800a14a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a14e:	f200 8087 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a156:	f000 8086 	beq.w	800a266 <HAL_TIM_ConfigClockSource+0x172>
 800a15a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a15e:	d87f      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a160:	2b70      	cmp	r3, #112	; 0x70
 800a162:	d01a      	beq.n	800a19a <HAL_TIM_ConfigClockSource+0xa6>
 800a164:	2b70      	cmp	r3, #112	; 0x70
 800a166:	d87b      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a168:	2b60      	cmp	r3, #96	; 0x60
 800a16a:	d050      	beq.n	800a20e <HAL_TIM_ConfigClockSource+0x11a>
 800a16c:	2b60      	cmp	r3, #96	; 0x60
 800a16e:	d877      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a170:	2b50      	cmp	r3, #80	; 0x50
 800a172:	d03c      	beq.n	800a1ee <HAL_TIM_ConfigClockSource+0xfa>
 800a174:	2b50      	cmp	r3, #80	; 0x50
 800a176:	d873      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a178:	2b40      	cmp	r3, #64	; 0x40
 800a17a:	d058      	beq.n	800a22e <HAL_TIM_ConfigClockSource+0x13a>
 800a17c:	2b40      	cmp	r3, #64	; 0x40
 800a17e:	d86f      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a180:	2b30      	cmp	r3, #48	; 0x30
 800a182:	d064      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x15a>
 800a184:	2b30      	cmp	r3, #48	; 0x30
 800a186:	d86b      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a188:	2b20      	cmp	r3, #32
 800a18a:	d060      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x15a>
 800a18c:	2b20      	cmp	r3, #32
 800a18e:	d867      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
 800a190:	2b00      	cmp	r3, #0
 800a192:	d05c      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x15a>
 800a194:	2b10      	cmp	r3, #16
 800a196:	d05a      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x15a>
 800a198:	e062      	b.n	800a260 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6818      	ldr	r0, [r3, #0]
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	6899      	ldr	r1, [r3, #8]
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	685a      	ldr	r2, [r3, #4]
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	f000 fb67 	bl	800a87c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a1bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	609a      	str	r2, [r3, #8]
      break;
 800a1c6:	e04f      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	6818      	ldr	r0, [r3, #0]
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	6899      	ldr	r1, [r3, #8]
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	685a      	ldr	r2, [r3, #4]
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	68db      	ldr	r3, [r3, #12]
 800a1d8:	f000 fb50 	bl	800a87c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	689a      	ldr	r2, [r3, #8]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a1ea:	609a      	str	r2, [r3, #8]
      break;
 800a1ec:	e03c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6818      	ldr	r0, [r3, #0]
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	6859      	ldr	r1, [r3, #4]
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	f000 fac4 	bl	800a788 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2150      	movs	r1, #80	; 0x50
 800a206:	4618      	mov	r0, r3
 800a208:	f000 fb1d 	bl	800a846 <TIM_ITRx_SetConfig>
      break;
 800a20c:	e02c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6818      	ldr	r0, [r3, #0]
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	6859      	ldr	r1, [r3, #4]
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	68db      	ldr	r3, [r3, #12]
 800a21a:	461a      	mov	r2, r3
 800a21c:	f000 fae3 	bl	800a7e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2160      	movs	r1, #96	; 0x60
 800a226:	4618      	mov	r0, r3
 800a228:	f000 fb0d 	bl	800a846 <TIM_ITRx_SetConfig>
      break;
 800a22c:	e01c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6818      	ldr	r0, [r3, #0]
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	6859      	ldr	r1, [r3, #4]
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	461a      	mov	r2, r3
 800a23c:	f000 faa4 	bl	800a788 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	2140      	movs	r1, #64	; 0x40
 800a246:	4618      	mov	r0, r3
 800a248:	f000 fafd 	bl	800a846 <TIM_ITRx_SetConfig>
      break;
 800a24c:	e00c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4619      	mov	r1, r3
 800a258:	4610      	mov	r0, r2
 800a25a:	f000 faf4 	bl	800a846 <TIM_ITRx_SetConfig>
      break;
 800a25e:	e003      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a260:	2301      	movs	r3, #1
 800a262:	73fb      	strb	r3, [r7, #15]
      break;
 800a264:	e000      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a266:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2201      	movs	r2, #1
 800a26c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a278:	7bfb      	ldrb	r3, [r7, #15]
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3710      	adds	r7, #16
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}

0800a282 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a282:	b480      	push	{r7}
 800a284:	b083      	sub	sp, #12
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a28a:	bf00      	nop
 800a28c:	370c      	adds	r7, #12
 800a28e:	46bd      	mov	sp, r7
 800a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a294:	4770      	bx	lr

0800a296 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a296:	b480      	push	{r7}
 800a298:	b083      	sub	sp, #12
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a29e:	bf00      	nop
 800a2a0:	370c      	adds	r7, #12
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr

0800a2aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a2aa:	b480      	push	{r7}
 800a2ac:	b083      	sub	sp, #12
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a2b2:	bf00      	nop
 800a2b4:	370c      	adds	r7, #12
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr

0800a2be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a2be:	b480      	push	{r7}
 800a2c0:	b083      	sub	sp, #12
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a2c6:	bf00      	nop
 800a2c8:	370c      	adds	r7, #12
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr

0800a2d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a2d2:	b480      	push	{r7}
 800a2d4:	b083      	sub	sp, #12
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a2da:	bf00      	nop
 800a2dc:	370c      	adds	r7, #12
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e4:	4770      	bx	lr
	...

0800a2e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	4a40      	ldr	r2, [pc, #256]	; (800a3fc <TIM_Base_SetConfig+0x114>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d013      	beq.n	800a328 <TIM_Base_SetConfig+0x40>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a306:	d00f      	beq.n	800a328 <TIM_Base_SetConfig+0x40>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	4a3d      	ldr	r2, [pc, #244]	; (800a400 <TIM_Base_SetConfig+0x118>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d00b      	beq.n	800a328 <TIM_Base_SetConfig+0x40>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	4a3c      	ldr	r2, [pc, #240]	; (800a404 <TIM_Base_SetConfig+0x11c>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d007      	beq.n	800a328 <TIM_Base_SetConfig+0x40>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	4a3b      	ldr	r2, [pc, #236]	; (800a408 <TIM_Base_SetConfig+0x120>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d003      	beq.n	800a328 <TIM_Base_SetConfig+0x40>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	4a3a      	ldr	r2, [pc, #232]	; (800a40c <TIM_Base_SetConfig+0x124>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d108      	bne.n	800a33a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a32e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	68fa      	ldr	r2, [r7, #12]
 800a336:	4313      	orrs	r3, r2
 800a338:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	4a2f      	ldr	r2, [pc, #188]	; (800a3fc <TIM_Base_SetConfig+0x114>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d02b      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a348:	d027      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	4a2c      	ldr	r2, [pc, #176]	; (800a400 <TIM_Base_SetConfig+0x118>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d023      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	4a2b      	ldr	r2, [pc, #172]	; (800a404 <TIM_Base_SetConfig+0x11c>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d01f      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a2a      	ldr	r2, [pc, #168]	; (800a408 <TIM_Base_SetConfig+0x120>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d01b      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a29      	ldr	r2, [pc, #164]	; (800a40c <TIM_Base_SetConfig+0x124>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d017      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4a28      	ldr	r2, [pc, #160]	; (800a410 <TIM_Base_SetConfig+0x128>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d013      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4a27      	ldr	r2, [pc, #156]	; (800a414 <TIM_Base_SetConfig+0x12c>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d00f      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	4a26      	ldr	r2, [pc, #152]	; (800a418 <TIM_Base_SetConfig+0x130>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d00b      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	4a25      	ldr	r2, [pc, #148]	; (800a41c <TIM_Base_SetConfig+0x134>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d007      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4a24      	ldr	r2, [pc, #144]	; (800a420 <TIM_Base_SetConfig+0x138>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d003      	beq.n	800a39a <TIM_Base_SetConfig+0xb2>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a23      	ldr	r2, [pc, #140]	; (800a424 <TIM_Base_SetConfig+0x13c>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d108      	bne.n	800a3ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	68fa      	ldr	r2, [r7, #12]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	695b      	ldr	r3, [r3, #20]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	68fa      	ldr	r2, [r7, #12]
 800a3be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	689a      	ldr	r2, [r3, #8]
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	4a0a      	ldr	r2, [pc, #40]	; (800a3fc <TIM_Base_SetConfig+0x114>)
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	d003      	beq.n	800a3e0 <TIM_Base_SetConfig+0xf8>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4a0c      	ldr	r2, [pc, #48]	; (800a40c <TIM_Base_SetConfig+0x124>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d103      	bne.n	800a3e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	691a      	ldr	r2, [r3, #16]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	615a      	str	r2, [r3, #20]
}
 800a3ee:	bf00      	nop
 800a3f0:	3714      	adds	r7, #20
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	40010000 	.word	0x40010000
 800a400:	40000400 	.word	0x40000400
 800a404:	40000800 	.word	0x40000800
 800a408:	40000c00 	.word	0x40000c00
 800a40c:	40010400 	.word	0x40010400
 800a410:	40014000 	.word	0x40014000
 800a414:	40014400 	.word	0x40014400
 800a418:	40014800 	.word	0x40014800
 800a41c:	40001800 	.word	0x40001800
 800a420:	40001c00 	.word	0x40001c00
 800a424:	40002000 	.word	0x40002000

0800a428 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a428:	b480      	push	{r7}
 800a42a:	b087      	sub	sp, #28
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a1b      	ldr	r3, [r3, #32]
 800a436:	f023 0201 	bic.w	r2, r3, #1
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6a1b      	ldr	r3, [r3, #32]
 800a442:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	699b      	ldr	r3, [r3, #24]
 800a44e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f023 0303 	bic.w	r3, r3, #3
 800a45e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	68fa      	ldr	r2, [r7, #12]
 800a466:	4313      	orrs	r3, r2
 800a468:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	f023 0302 	bic.w	r3, r3, #2
 800a470:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	689b      	ldr	r3, [r3, #8]
 800a476:	697a      	ldr	r2, [r7, #20]
 800a478:	4313      	orrs	r3, r2
 800a47a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	4a20      	ldr	r2, [pc, #128]	; (800a500 <TIM_OC1_SetConfig+0xd8>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d003      	beq.n	800a48c <TIM_OC1_SetConfig+0x64>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	4a1f      	ldr	r2, [pc, #124]	; (800a504 <TIM_OC1_SetConfig+0xdc>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d10c      	bne.n	800a4a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	f023 0308 	bic.w	r3, r3, #8
 800a492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	68db      	ldr	r3, [r3, #12]
 800a498:	697a      	ldr	r2, [r7, #20]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	f023 0304 	bic.w	r3, r3, #4
 800a4a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	4a15      	ldr	r2, [pc, #84]	; (800a500 <TIM_OC1_SetConfig+0xd8>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d003      	beq.n	800a4b6 <TIM_OC1_SetConfig+0x8e>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	4a14      	ldr	r2, [pc, #80]	; (800a504 <TIM_OC1_SetConfig+0xdc>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d111      	bne.n	800a4da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a4bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a4c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	695b      	ldr	r3, [r3, #20]
 800a4ca:	693a      	ldr	r2, [r7, #16]
 800a4cc:	4313      	orrs	r3, r2
 800a4ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	699b      	ldr	r3, [r3, #24]
 800a4d4:	693a      	ldr	r2, [r7, #16]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	693a      	ldr	r2, [r7, #16]
 800a4de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	68fa      	ldr	r2, [r7, #12]
 800a4e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	685a      	ldr	r2, [r3, #4]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	697a      	ldr	r2, [r7, #20]
 800a4f2:	621a      	str	r2, [r3, #32]
}
 800a4f4:	bf00      	nop
 800a4f6:	371c      	adds	r7, #28
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr
 800a500:	40010000 	.word	0x40010000
 800a504:	40010400 	.word	0x40010400

0800a508 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a508:	b480      	push	{r7}
 800a50a:	b087      	sub	sp, #28
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
 800a510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6a1b      	ldr	r3, [r3, #32]
 800a516:	f023 0210 	bic.w	r2, r3, #16
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6a1b      	ldr	r3, [r3, #32]
 800a522:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	685b      	ldr	r3, [r3, #4]
 800a528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a53e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	021b      	lsls	r3, r3, #8
 800a546:	68fa      	ldr	r2, [r7, #12]
 800a548:	4313      	orrs	r3, r2
 800a54a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	f023 0320 	bic.w	r3, r3, #32
 800a552:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	689b      	ldr	r3, [r3, #8]
 800a558:	011b      	lsls	r3, r3, #4
 800a55a:	697a      	ldr	r2, [r7, #20]
 800a55c:	4313      	orrs	r3, r2
 800a55e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	4a22      	ldr	r2, [pc, #136]	; (800a5ec <TIM_OC2_SetConfig+0xe4>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d003      	beq.n	800a570 <TIM_OC2_SetConfig+0x68>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	4a21      	ldr	r2, [pc, #132]	; (800a5f0 <TIM_OC2_SetConfig+0xe8>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d10d      	bne.n	800a58c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a576:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	011b      	lsls	r3, r3, #4
 800a57e:	697a      	ldr	r2, [r7, #20]
 800a580:	4313      	orrs	r3, r2
 800a582:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a58a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a17      	ldr	r2, [pc, #92]	; (800a5ec <TIM_OC2_SetConfig+0xe4>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d003      	beq.n	800a59c <TIM_OC2_SetConfig+0x94>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	4a16      	ldr	r2, [pc, #88]	; (800a5f0 <TIM_OC2_SetConfig+0xe8>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d113      	bne.n	800a5c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a5a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a5aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	695b      	ldr	r3, [r3, #20]
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	693a      	ldr	r2, [r7, #16]
 800a5b4:	4313      	orrs	r3, r2
 800a5b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	699b      	ldr	r3, [r3, #24]
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	693a      	ldr	r2, [r7, #16]
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	693a      	ldr	r2, [r7, #16]
 800a5c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	68fa      	ldr	r2, [r7, #12]
 800a5ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	685a      	ldr	r2, [r3, #4]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	697a      	ldr	r2, [r7, #20]
 800a5dc:	621a      	str	r2, [r3, #32]
}
 800a5de:	bf00      	nop
 800a5e0:	371c      	adds	r7, #28
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	40010000 	.word	0x40010000
 800a5f0:	40010400 	.word	0x40010400

0800a5f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b087      	sub	sp, #28
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6a1b      	ldr	r3, [r3, #32]
 800a602:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6a1b      	ldr	r3, [r3, #32]
 800a60e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	69db      	ldr	r3, [r3, #28]
 800a61a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f023 0303 	bic.w	r3, r3, #3
 800a62a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	68fa      	ldr	r2, [r7, #12]
 800a632:	4313      	orrs	r3, r2
 800a634:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a63c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	021b      	lsls	r3, r3, #8
 800a644:	697a      	ldr	r2, [r7, #20]
 800a646:	4313      	orrs	r3, r2
 800a648:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	4a21      	ldr	r2, [pc, #132]	; (800a6d4 <TIM_OC3_SetConfig+0xe0>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d003      	beq.n	800a65a <TIM_OC3_SetConfig+0x66>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	4a20      	ldr	r2, [pc, #128]	; (800a6d8 <TIM_OC3_SetConfig+0xe4>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d10d      	bne.n	800a676 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a660:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	68db      	ldr	r3, [r3, #12]
 800a666:	021b      	lsls	r3, r3, #8
 800a668:	697a      	ldr	r2, [r7, #20]
 800a66a:	4313      	orrs	r3, r2
 800a66c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	4a16      	ldr	r2, [pc, #88]	; (800a6d4 <TIM_OC3_SetConfig+0xe0>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d003      	beq.n	800a686 <TIM_OC3_SetConfig+0x92>
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	4a15      	ldr	r2, [pc, #84]	; (800a6d8 <TIM_OC3_SetConfig+0xe4>)
 800a682:	4293      	cmp	r3, r2
 800a684:	d113      	bne.n	800a6ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a68c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a694:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	695b      	ldr	r3, [r3, #20]
 800a69a:	011b      	lsls	r3, r3, #4
 800a69c:	693a      	ldr	r2, [r7, #16]
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	699b      	ldr	r3, [r3, #24]
 800a6a6:	011b      	lsls	r3, r3, #4
 800a6a8:	693a      	ldr	r2, [r7, #16]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	68fa      	ldr	r2, [r7, #12]
 800a6b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	685a      	ldr	r2, [r3, #4]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	697a      	ldr	r2, [r7, #20]
 800a6c6:	621a      	str	r2, [r3, #32]
}
 800a6c8:	bf00      	nop
 800a6ca:	371c      	adds	r7, #28
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr
 800a6d4:	40010000 	.word	0x40010000
 800a6d8:	40010400 	.word	0x40010400

0800a6dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b087      	sub	sp, #28
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6a1b      	ldr	r3, [r3, #32]
 800a6ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6a1b      	ldr	r3, [r3, #32]
 800a6f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	69db      	ldr	r3, [r3, #28]
 800a702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a70a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a712:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	021b      	lsls	r3, r3, #8
 800a71a:	68fa      	ldr	r2, [r7, #12]
 800a71c:	4313      	orrs	r3, r2
 800a71e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a720:	693b      	ldr	r3, [r7, #16]
 800a722:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a726:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	689b      	ldr	r3, [r3, #8]
 800a72c:	031b      	lsls	r3, r3, #12
 800a72e:	693a      	ldr	r2, [r7, #16]
 800a730:	4313      	orrs	r3, r2
 800a732:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	4a12      	ldr	r2, [pc, #72]	; (800a780 <TIM_OC4_SetConfig+0xa4>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d003      	beq.n	800a744 <TIM_OC4_SetConfig+0x68>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	4a11      	ldr	r2, [pc, #68]	; (800a784 <TIM_OC4_SetConfig+0xa8>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d109      	bne.n	800a758 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a74a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	695b      	ldr	r3, [r3, #20]
 800a750:	019b      	lsls	r3, r3, #6
 800a752:	697a      	ldr	r2, [r7, #20]
 800a754:	4313      	orrs	r3, r2
 800a756:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	697a      	ldr	r2, [r7, #20]
 800a75c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	68fa      	ldr	r2, [r7, #12]
 800a762:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	685a      	ldr	r2, [r3, #4]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	693a      	ldr	r2, [r7, #16]
 800a770:	621a      	str	r2, [r3, #32]
}
 800a772:	bf00      	nop
 800a774:	371c      	adds	r7, #28
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	40010000 	.word	0x40010000
 800a784:	40010400 	.word	0x40010400

0800a788 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a788:	b480      	push	{r7}
 800a78a:	b087      	sub	sp, #28
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	6a1b      	ldr	r3, [r3, #32]
 800a798:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	6a1b      	ldr	r3, [r3, #32]
 800a79e:	f023 0201 	bic.w	r2, r3, #1
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	699b      	ldr	r3, [r3, #24]
 800a7aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a7b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	011b      	lsls	r3, r3, #4
 800a7b8:	693a      	ldr	r2, [r7, #16]
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	f023 030a 	bic.w	r3, r3, #10
 800a7c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a7c6:	697a      	ldr	r2, [r7, #20]
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	693a      	ldr	r2, [r7, #16]
 800a7d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	621a      	str	r2, [r3, #32]
}
 800a7da:	bf00      	nop
 800a7dc:	371c      	adds	r7, #28
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e4:	4770      	bx	lr

0800a7e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a7e6:	b480      	push	{r7}
 800a7e8:	b087      	sub	sp, #28
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	60f8      	str	r0, [r7, #12]
 800a7ee:	60b9      	str	r1, [r7, #8]
 800a7f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	6a1b      	ldr	r3, [r3, #32]
 800a7f6:	f023 0210 	bic.w	r2, r3, #16
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	699b      	ldr	r3, [r3, #24]
 800a802:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	6a1b      	ldr	r3, [r3, #32]
 800a808:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a810:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	031b      	lsls	r3, r3, #12
 800a816:	697a      	ldr	r2, [r7, #20]
 800a818:	4313      	orrs	r3, r2
 800a81a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a81c:	693b      	ldr	r3, [r7, #16]
 800a81e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a822:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	011b      	lsls	r3, r3, #4
 800a828:	693a      	ldr	r2, [r7, #16]
 800a82a:	4313      	orrs	r3, r2
 800a82c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	697a      	ldr	r2, [r7, #20]
 800a832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	621a      	str	r2, [r3, #32]
}
 800a83a:	bf00      	nop
 800a83c:	371c      	adds	r7, #28
 800a83e:	46bd      	mov	sp, r7
 800a840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a844:	4770      	bx	lr

0800a846 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a846:	b480      	push	{r7}
 800a848:	b085      	sub	sp, #20
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	6078      	str	r0, [r7, #4]
 800a84e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	689b      	ldr	r3, [r3, #8]
 800a854:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a85c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a85e:	683a      	ldr	r2, [r7, #0]
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	4313      	orrs	r3, r2
 800a864:	f043 0307 	orr.w	r3, r3, #7
 800a868:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	609a      	str	r2, [r3, #8]
}
 800a870:	bf00      	nop
 800a872:	3714      	adds	r7, #20
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b087      	sub	sp, #28
 800a880:	af00      	add	r7, sp, #0
 800a882:	60f8      	str	r0, [r7, #12]
 800a884:	60b9      	str	r1, [r7, #8]
 800a886:	607a      	str	r2, [r7, #4]
 800a888:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	689b      	ldr	r3, [r3, #8]
 800a88e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a896:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	021a      	lsls	r2, r3, #8
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	431a      	orrs	r2, r3
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	4313      	orrs	r3, r2
 800a8a4:	697a      	ldr	r2, [r7, #20]
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	697a      	ldr	r2, [r7, #20]
 800a8ae:	609a      	str	r2, [r3, #8]
}
 800a8b0:	bf00      	nop
 800a8b2:	371c      	adds	r7, #28
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b087      	sub	sp, #28
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	f003 031f 	and.w	r3, r3, #31
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	6a1a      	ldr	r2, [r3, #32]
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	43db      	mvns	r3, r3
 800a8de:	401a      	ands	r2, r3
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	6a1a      	ldr	r2, [r3, #32]
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	f003 031f 	and.w	r3, r3, #31
 800a8ee:	6879      	ldr	r1, [r7, #4]
 800a8f0:	fa01 f303 	lsl.w	r3, r1, r3
 800a8f4:	431a      	orrs	r2, r3
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	621a      	str	r2, [r3, #32]
}
 800a8fa:	bf00      	nop
 800a8fc:	371c      	adds	r7, #28
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr
	...

0800a908 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a908:	b480      	push	{r7}
 800a90a:	b085      	sub	sp, #20
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a918:	2b01      	cmp	r3, #1
 800a91a:	d101      	bne.n	800a920 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a91c:	2302      	movs	r3, #2
 800a91e:	e05a      	b.n	800a9d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2202      	movs	r2, #2
 800a92c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a946:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	68fa      	ldr	r2, [r7, #12]
 800a94e:	4313      	orrs	r3, r2
 800a950:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	68fa      	ldr	r2, [r7, #12]
 800a958:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	4a21      	ldr	r2, [pc, #132]	; (800a9e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d022      	beq.n	800a9aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a96c:	d01d      	beq.n	800a9aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4a1d      	ldr	r2, [pc, #116]	; (800a9e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d018      	beq.n	800a9aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	4a1b      	ldr	r2, [pc, #108]	; (800a9ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d013      	beq.n	800a9aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	4a1a      	ldr	r2, [pc, #104]	; (800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a988:	4293      	cmp	r3, r2
 800a98a:	d00e      	beq.n	800a9aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4a18      	ldr	r2, [pc, #96]	; (800a9f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d009      	beq.n	800a9aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	4a17      	ldr	r2, [pc, #92]	; (800a9f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d004      	beq.n	800a9aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a15      	ldr	r2, [pc, #84]	; (800a9fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d10c      	bne.n	800a9c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a9b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	685b      	ldr	r3, [r3, #4]
 800a9b6:	68ba      	ldr	r2, [r7, #8]
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	68ba      	ldr	r2, [r7, #8]
 800a9c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3714      	adds	r7, #20
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	40010000 	.word	0x40010000
 800a9e8:	40000400 	.word	0x40000400
 800a9ec:	40000800 	.word	0x40000800
 800a9f0:	40000c00 	.word	0x40000c00
 800a9f4:	40010400 	.word	0x40010400
 800a9f8:	40014000 	.word	0x40014000
 800a9fc:	40001800 	.word	0x40001800

0800aa00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b085      	sub	sp, #20
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d101      	bne.n	800aa1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800aa18:	2302      	movs	r3, #2
 800aa1a:	e03d      	b.n	800aa98 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2201      	movs	r2, #1
 800aa20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	68db      	ldr	r3, [r3, #12]
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	689b      	ldr	r3, [r3, #8]
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	4313      	orrs	r3, r2
 800aa4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	691b      	ldr	r3, [r3, #16]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	695b      	ldr	r3, [r3, #20]
 800aa74:	4313      	orrs	r3, r2
 800aa76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	69db      	ldr	r3, [r3, #28]
 800aa82:	4313      	orrs	r3, r2
 800aa84:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	68fa      	ldr	r2, [r7, #12]
 800aa8c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa96:	2300      	movs	r3, #0
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3714      	adds	r7, #20
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr

0800aaa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aaac:	bf00      	nop
 800aaae:	370c      	adds	r7, #12
 800aab0:	46bd      	mov	sp, r7
 800aab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab6:	4770      	bx	lr

0800aab8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b083      	sub	sp, #12
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aac0:	bf00      	nop
 800aac2:	370c      	adds	r7, #12
 800aac4:	46bd      	mov	sp, r7
 800aac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaca:	4770      	bx	lr

0800aacc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b082      	sub	sp, #8
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d101      	bne.n	800aade <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aada:	2301      	movs	r3, #1
 800aadc:	e03f      	b.n	800ab5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d106      	bne.n	800aaf8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2200      	movs	r2, #0
 800aaee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f7fc f906 	bl	8006d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2224      	movs	r2, #36	; 0x24
 800aafc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	68da      	ldr	r2, [r3, #12]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f000 fddf 	bl	800b6d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	691a      	ldr	r2, [r3, #16]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	695a      	ldr	r2, [r3, #20]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	68da      	ldr	r2, [r3, #12]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2220      	movs	r2, #32
 800ab50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2220      	movs	r2, #32
 800ab58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3708      	adds	r7, #8
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab66:	b580      	push	{r7, lr}
 800ab68:	b08a      	sub	sp, #40	; 0x28
 800ab6a:	af02      	add	r7, sp, #8
 800ab6c:	60f8      	str	r0, [r7, #12]
 800ab6e:	60b9      	str	r1, [r7, #8]
 800ab70:	603b      	str	r3, [r7, #0]
 800ab72:	4613      	mov	r3, r2
 800ab74:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ab76:	2300      	movs	r3, #0
 800ab78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab80:	b2db      	uxtb	r3, r3
 800ab82:	2b20      	cmp	r3, #32
 800ab84:	d17c      	bne.n	800ac80 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d002      	beq.n	800ab92 <HAL_UART_Transmit+0x2c>
 800ab8c:	88fb      	ldrh	r3, [r7, #6]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d101      	bne.n	800ab96 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ab92:	2301      	movs	r3, #1
 800ab94:	e075      	b.n	800ac82 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab9c:	2b01      	cmp	r3, #1
 800ab9e:	d101      	bne.n	800aba4 <HAL_UART_Transmit+0x3e>
 800aba0:	2302      	movs	r3, #2
 800aba2:	e06e      	b.n	800ac82 <HAL_UART_Transmit+0x11c>
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	2201      	movs	r2, #1
 800aba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	2200      	movs	r2, #0
 800abb0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2221      	movs	r2, #33	; 0x21
 800abb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800abba:	f7fc f9a7 	bl	8006f0c <HAL_GetTick>
 800abbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	88fa      	ldrh	r2, [r7, #6]
 800abc4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	88fa      	ldrh	r2, [r7, #6]
 800abca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	689b      	ldr	r3, [r3, #8]
 800abd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abd4:	d108      	bne.n	800abe8 <HAL_UART_Transmit+0x82>
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	691b      	ldr	r3, [r3, #16]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d104      	bne.n	800abe8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800abde:	2300      	movs	r3, #0
 800abe0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800abe2:	68bb      	ldr	r3, [r7, #8]
 800abe4:	61bb      	str	r3, [r7, #24]
 800abe6:	e003      	b.n	800abf0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800abec:	2300      	movs	r3, #0
 800abee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	2200      	movs	r2, #0
 800abf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800abf8:	e02a      	b.n	800ac50 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	9300      	str	r3, [sp, #0]
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	2200      	movs	r2, #0
 800ac02:	2180      	movs	r1, #128	; 0x80
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f000 fb1f 	bl	800b248 <UART_WaitOnFlagUntilTimeout>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d001      	beq.n	800ac14 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800ac10:	2303      	movs	r3, #3
 800ac12:	e036      	b.n	800ac82 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d10b      	bne.n	800ac32 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ac1a:	69bb      	ldr	r3, [r7, #24]
 800ac1c:	881b      	ldrh	r3, [r3, #0]
 800ac1e:	461a      	mov	r2, r3
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	3302      	adds	r3, #2
 800ac2e:	61bb      	str	r3, [r7, #24]
 800ac30:	e007      	b.n	800ac42 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	781a      	ldrb	r2, [r3, #0]
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ac3c:	69fb      	ldr	r3, [r7, #28]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	3b01      	subs	r3, #1
 800ac4a:	b29a      	uxth	r2, r3
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac54:	b29b      	uxth	r3, r3
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1cf      	bne.n	800abfa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	9300      	str	r3, [sp, #0]
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	2200      	movs	r2, #0
 800ac62:	2140      	movs	r1, #64	; 0x40
 800ac64:	68f8      	ldr	r0, [r7, #12]
 800ac66:	f000 faef 	bl	800b248 <UART_WaitOnFlagUntilTimeout>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d001      	beq.n	800ac74 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800ac70:	2303      	movs	r3, #3
 800ac72:	e006      	b.n	800ac82 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	2220      	movs	r2, #32
 800ac78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	e000      	b.n	800ac82 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ac80:	2302      	movs	r3, #2
  }
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3720      	adds	r7, #32
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}

0800ac8a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ac8a:	b580      	push	{r7, lr}
 800ac8c:	b084      	sub	sp, #16
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	60f8      	str	r0, [r7, #12]
 800ac92:	60b9      	str	r1, [r7, #8]
 800ac94:	4613      	mov	r3, r2
 800ac96:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac9e:	b2db      	uxtb	r3, r3
 800aca0:	2b20      	cmp	r3, #32
 800aca2:	d11d      	bne.n	800ace0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d002      	beq.n	800acb0 <HAL_UART_Receive_IT+0x26>
 800acaa:	88fb      	ldrh	r3, [r7, #6]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d101      	bne.n	800acb4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800acb0:	2301      	movs	r3, #1
 800acb2:	e016      	b.n	800ace2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acba:	2b01      	cmp	r3, #1
 800acbc:	d101      	bne.n	800acc2 <HAL_UART_Receive_IT+0x38>
 800acbe:	2302      	movs	r3, #2
 800acc0:	e00f      	b.n	800ace2 <HAL_UART_Receive_IT+0x58>
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2201      	movs	r2, #1
 800acc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	2200      	movs	r2, #0
 800acce:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800acd0:	88fb      	ldrh	r3, [r7, #6]
 800acd2:	461a      	mov	r2, r3
 800acd4:	68b9      	ldr	r1, [r7, #8]
 800acd6:	68f8      	ldr	r0, [r7, #12]
 800acd8:	f000 fb24 	bl	800b324 <UART_Start_Receive_IT>
 800acdc:	4603      	mov	r3, r0
 800acde:	e000      	b.n	800ace2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ace0:	2302      	movs	r3, #2
  }
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3710      	adds	r7, #16
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
	...

0800acec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b0ba      	sub	sp, #232	; 0xe8
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	695b      	ldr	r3, [r3, #20]
 800ad0e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ad12:	2300      	movs	r3, #0
 800ad14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ad1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad22:	f003 030f 	and.w	r3, r3, #15
 800ad26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ad2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d10f      	bne.n	800ad52 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad36:	f003 0320 	and.w	r3, r3, #32
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d009      	beq.n	800ad52 <HAL_UART_IRQHandler+0x66>
 800ad3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad42:	f003 0320 	and.w	r3, r3, #32
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d003      	beq.n	800ad52 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 fc07 	bl	800b55e <UART_Receive_IT>
      return;
 800ad50:	e256      	b.n	800b200 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ad52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f000 80de 	beq.w	800af18 <HAL_UART_IRQHandler+0x22c>
 800ad5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad60:	f003 0301 	and.w	r3, r3, #1
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d106      	bne.n	800ad76 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ad68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad6c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f000 80d1 	beq.w	800af18 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ad76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad7a:	f003 0301 	and.w	r3, r3, #1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d00b      	beq.n	800ad9a <HAL_UART_IRQHandler+0xae>
 800ad82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d005      	beq.n	800ad9a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad92:	f043 0201 	orr.w	r2, r3, #1
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad9e:	f003 0304 	and.w	r3, r3, #4
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d00b      	beq.n	800adbe <HAL_UART_IRQHandler+0xd2>
 800ada6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800adaa:	f003 0301 	and.w	r3, r3, #1
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d005      	beq.n	800adbe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb6:	f043 0202 	orr.w	r2, r3, #2
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800adbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adc2:	f003 0302 	and.w	r3, r3, #2
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d00b      	beq.n	800ade2 <HAL_UART_IRQHandler+0xf6>
 800adca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800adce:	f003 0301 	and.w	r3, r3, #1
 800add2:	2b00      	cmp	r3, #0
 800add4:	d005      	beq.n	800ade2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adda:	f043 0204 	orr.w	r2, r3, #4
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ade2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ade6:	f003 0308 	and.w	r3, r3, #8
 800adea:	2b00      	cmp	r3, #0
 800adec:	d011      	beq.n	800ae12 <HAL_UART_IRQHandler+0x126>
 800adee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adf2:	f003 0320 	and.w	r3, r3, #32
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d105      	bne.n	800ae06 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800adfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800adfe:	f003 0301 	and.w	r3, r3, #1
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d005      	beq.n	800ae12 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae0a:	f043 0208 	orr.w	r2, r3, #8
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	f000 81ed 	beq.w	800b1f6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae20:	f003 0320 	and.w	r3, r3, #32
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d008      	beq.n	800ae3a <HAL_UART_IRQHandler+0x14e>
 800ae28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae2c:	f003 0320 	and.w	r3, r3, #32
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d002      	beq.n	800ae3a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f000 fb92 	bl	800b55e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	695b      	ldr	r3, [r3, #20]
 800ae40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae44:	2b40      	cmp	r3, #64	; 0x40
 800ae46:	bf0c      	ite	eq
 800ae48:	2301      	moveq	r3, #1
 800ae4a:	2300      	movne	r3, #0
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae56:	f003 0308 	and.w	r3, r3, #8
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d103      	bne.n	800ae66 <HAL_UART_IRQHandler+0x17a>
 800ae5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d04f      	beq.n	800af06 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 fa9a 	bl	800b3a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	695b      	ldr	r3, [r3, #20]
 800ae72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae76:	2b40      	cmp	r3, #64	; 0x40
 800ae78:	d141      	bne.n	800aefe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	3314      	adds	r3, #20
 800ae80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ae88:	e853 3f00 	ldrex	r3, [r3]
 800ae8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ae90:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ae94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	3314      	adds	r3, #20
 800aea2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aea6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800aeaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800aeb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800aeb6:	e841 2300 	strex	r3, r2, [r1]
 800aeba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800aebe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d1d9      	bne.n	800ae7a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d013      	beq.n	800aef6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aed2:	4a7d      	ldr	r2, [pc, #500]	; (800b0c8 <HAL_UART_IRQHandler+0x3dc>)
 800aed4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeda:	4618      	mov	r0, r3
 800aedc:	f7fd f9f7 	bl	80082ce <HAL_DMA_Abort_IT>
 800aee0:	4603      	mov	r3, r0
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d016      	beq.n	800af14 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800aef0:	4610      	mov	r0, r2
 800aef2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aef4:	e00e      	b.n	800af14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f000 f990 	bl	800b21c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aefc:	e00a      	b.n	800af14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 f98c 	bl	800b21c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af04:	e006      	b.n	800af14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 f988 	bl	800b21c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2200      	movs	r2, #0
 800af10:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800af12:	e170      	b.n	800b1f6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af14:	bf00      	nop
    return;
 800af16:	e16e      	b.n	800b1f6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	f040 814a 	bne.w	800b1b6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800af22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af26:	f003 0310 	and.w	r3, r3, #16
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f000 8143 	beq.w	800b1b6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800af30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af34:	f003 0310 	and.w	r3, r3, #16
 800af38:	2b00      	cmp	r3, #0
 800af3a:	f000 813c 	beq.w	800b1b6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800af3e:	2300      	movs	r3, #0
 800af40:	60bb      	str	r3, [r7, #8]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	60bb      	str	r3, [r7, #8]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	60bb      	str	r3, [r7, #8]
 800af52:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	695b      	ldr	r3, [r3, #20]
 800af5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af5e:	2b40      	cmp	r3, #64	; 0x40
 800af60:	f040 80b4 	bne.w	800b0cc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	685b      	ldr	r3, [r3, #4]
 800af6c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800af74:	2b00      	cmp	r3, #0
 800af76:	f000 8140 	beq.w	800b1fa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800af7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800af82:	429a      	cmp	r2, r3
 800af84:	f080 8139 	bcs.w	800b1fa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800af8e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af94:	69db      	ldr	r3, [r3, #28]
 800af96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af9a:	f000 8088 	beq.w	800b0ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	330c      	adds	r3, #12
 800afa4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800afac:	e853 3f00 	ldrex	r3, [r3]
 800afb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800afb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800afb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800afbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	330c      	adds	r3, #12
 800afc6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800afca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800afce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800afd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800afda:	e841 2300 	strex	r3, r2, [r1]
 800afde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800afe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d1d9      	bne.n	800af9e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	3314      	adds	r3, #20
 800aff0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aff2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aff4:	e853 3f00 	ldrex	r3, [r3]
 800aff8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800affa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800affc:	f023 0301 	bic.w	r3, r3, #1
 800b000:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	3314      	adds	r3, #20
 800b00a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b00e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b012:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b014:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b016:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b01a:	e841 2300 	strex	r3, r2, [r1]
 800b01e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b020:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b022:	2b00      	cmp	r3, #0
 800b024:	d1e1      	bne.n	800afea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	3314      	adds	r3, #20
 800b02c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b02e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b030:	e853 3f00 	ldrex	r3, [r3]
 800b034:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b036:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b038:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b03c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	3314      	adds	r3, #20
 800b046:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b04a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b04c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b04e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b050:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b052:	e841 2300 	strex	r3, r2, [r1]
 800b056:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b058:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d1e3      	bne.n	800b026 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2220      	movs	r2, #32
 800b062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2200      	movs	r2, #0
 800b06a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	330c      	adds	r3, #12
 800b072:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b074:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b076:	e853 3f00 	ldrex	r3, [r3]
 800b07a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b07c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b07e:	f023 0310 	bic.w	r3, r3, #16
 800b082:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	330c      	adds	r3, #12
 800b08c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b090:	65ba      	str	r2, [r7, #88]	; 0x58
 800b092:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b094:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b096:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b098:	e841 2300 	strex	r3, r2, [r1]
 800b09c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b09e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d1e3      	bne.n	800b06c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	f7fd f8a0 	bl	80081ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	1ad3      	subs	r3, r2, r3
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	4619      	mov	r1, r3
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 f8b6 	bl	800b230 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b0c4:	e099      	b.n	800b1fa <HAL_UART_IRQHandler+0x50e>
 800b0c6:	bf00      	nop
 800b0c8:	0800b467 	.word	0x0800b467
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b0d4:	b29b      	uxth	r3, r3
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b0e0:	b29b      	uxth	r3, r3
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	f000 808b 	beq.w	800b1fe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b0e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f000 8086 	beq.w	800b1fe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	330c      	adds	r3, #12
 800b0f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0fc:	e853 3f00 	ldrex	r3, [r3]
 800b100:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b104:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b108:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	330c      	adds	r3, #12
 800b112:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b116:	647a      	str	r2, [r7, #68]	; 0x44
 800b118:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b11a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b11c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b11e:	e841 2300 	strex	r3, r2, [r1]
 800b122:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b126:	2b00      	cmp	r3, #0
 800b128:	d1e3      	bne.n	800b0f2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3314      	adds	r3, #20
 800b130:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b134:	e853 3f00 	ldrex	r3, [r3]
 800b138:	623b      	str	r3, [r7, #32]
   return(result);
 800b13a:	6a3b      	ldr	r3, [r7, #32]
 800b13c:	f023 0301 	bic.w	r3, r3, #1
 800b140:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	3314      	adds	r3, #20
 800b14a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b14e:	633a      	str	r2, [r7, #48]	; 0x30
 800b150:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b152:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b154:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b156:	e841 2300 	strex	r3, r2, [r1]
 800b15a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d1e3      	bne.n	800b12a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2220      	movs	r2, #32
 800b166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2200      	movs	r2, #0
 800b16e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	330c      	adds	r3, #12
 800b176:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	e853 3f00 	ldrex	r3, [r3]
 800b17e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f023 0310 	bic.w	r3, r3, #16
 800b186:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	330c      	adds	r3, #12
 800b190:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b194:	61fa      	str	r2, [r7, #28]
 800b196:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b198:	69b9      	ldr	r1, [r7, #24]
 800b19a:	69fa      	ldr	r2, [r7, #28]
 800b19c:	e841 2300 	strex	r3, r2, [r1]
 800b1a0:	617b      	str	r3, [r7, #20]
   return(result);
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d1e3      	bne.n	800b170 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b1a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f000 f83e 	bl	800b230 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b1b4:	e023      	b.n	800b1fe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b1b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d009      	beq.n	800b1d6 <HAL_UART_IRQHandler+0x4ea>
 800b1c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b1c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d003      	beq.n	800b1d6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 f95d 	bl	800b48e <UART_Transmit_IT>
    return;
 800b1d4:	e014      	b.n	800b200 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b1d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00e      	beq.n	800b200 <HAL_UART_IRQHandler+0x514>
 800b1e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b1e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d008      	beq.n	800b200 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f99d 	bl	800b52e <UART_EndTransmit_IT>
    return;
 800b1f4:	e004      	b.n	800b200 <HAL_UART_IRQHandler+0x514>
    return;
 800b1f6:	bf00      	nop
 800b1f8:	e002      	b.n	800b200 <HAL_UART_IRQHandler+0x514>
      return;
 800b1fa:	bf00      	nop
 800b1fc:	e000      	b.n	800b200 <HAL_UART_IRQHandler+0x514>
      return;
 800b1fe:	bf00      	nop
  }
}
 800b200:	37e8      	adds	r7, #232	; 0xe8
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop

0800b208 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b210:	bf00      	nop
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr

0800b21c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b083      	sub	sp, #12
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b224:	bf00      	nop
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
 800b238:	460b      	mov	r3, r1
 800b23a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b23c:	bf00      	nop
 800b23e:	370c      	adds	r7, #12
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr

0800b248 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b090      	sub	sp, #64	; 0x40
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	603b      	str	r3, [r7, #0]
 800b254:	4613      	mov	r3, r2
 800b256:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b258:	e050      	b.n	800b2fc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b25a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b25c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b260:	d04c      	beq.n	800b2fc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b262:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b264:	2b00      	cmp	r3, #0
 800b266:	d007      	beq.n	800b278 <UART_WaitOnFlagUntilTimeout+0x30>
 800b268:	f7fb fe50 	bl	8006f0c <HAL_GetTick>
 800b26c:	4602      	mov	r2, r0
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	1ad3      	subs	r3, r2, r3
 800b272:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b274:	429a      	cmp	r2, r3
 800b276:	d241      	bcs.n	800b2fc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	330c      	adds	r3, #12
 800b27e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b282:	e853 3f00 	ldrex	r3, [r3]
 800b286:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b28a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b28e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	330c      	adds	r3, #12
 800b296:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b298:	637a      	str	r2, [r7, #52]	; 0x34
 800b29a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b29c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b29e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b2a0:	e841 2300 	strex	r3, r2, [r1]
 800b2a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d1e5      	bne.n	800b278 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	3314      	adds	r3, #20
 800b2b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b4:	697b      	ldr	r3, [r7, #20]
 800b2b6:	e853 3f00 	ldrex	r3, [r3]
 800b2ba:	613b      	str	r3, [r7, #16]
   return(result);
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	f023 0301 	bic.w	r3, r3, #1
 800b2c2:	63bb      	str	r3, [r7, #56]	; 0x38
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	3314      	adds	r3, #20
 800b2ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2cc:	623a      	str	r2, [r7, #32]
 800b2ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2d0:	69f9      	ldr	r1, [r7, #28]
 800b2d2:	6a3a      	ldr	r2, [r7, #32]
 800b2d4:	e841 2300 	strex	r3, r2, [r1]
 800b2d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800b2da:	69bb      	ldr	r3, [r7, #24]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d1e5      	bne.n	800b2ac <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2220      	movs	r2, #32
 800b2e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2220      	movs	r2, #32
 800b2ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	e00f      	b.n	800b31c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	681a      	ldr	r2, [r3, #0]
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	4013      	ands	r3, r2
 800b306:	68ba      	ldr	r2, [r7, #8]
 800b308:	429a      	cmp	r2, r3
 800b30a:	bf0c      	ite	eq
 800b30c:	2301      	moveq	r3, #1
 800b30e:	2300      	movne	r3, #0
 800b310:	b2db      	uxtb	r3, r3
 800b312:	461a      	mov	r2, r3
 800b314:	79fb      	ldrb	r3, [r7, #7]
 800b316:	429a      	cmp	r2, r3
 800b318:	d09f      	beq.n	800b25a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b31a:	2300      	movs	r3, #0
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3740      	adds	r7, #64	; 0x40
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}

0800b324 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	60f8      	str	r0, [r7, #12]
 800b32c:	60b9      	str	r1, [r7, #8]
 800b32e:	4613      	mov	r3, r2
 800b330:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	68ba      	ldr	r2, [r7, #8]
 800b336:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	88fa      	ldrh	r2, [r7, #6]
 800b33c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	88fa      	ldrh	r2, [r7, #6]
 800b342:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	2200      	movs	r2, #0
 800b348:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2222      	movs	r2, #34	; 0x22
 800b34e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2200      	movs	r2, #0
 800b356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	691b      	ldr	r3, [r3, #16]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d007      	beq.n	800b372 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	68da      	ldr	r2, [r3, #12]
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b370:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	695a      	ldr	r2, [r3, #20]
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f042 0201 	orr.w	r2, r2, #1
 800b380:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	68da      	ldr	r2, [r3, #12]
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f042 0220 	orr.w	r2, r2, #32
 800b390:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b392:	2300      	movs	r3, #0
}
 800b394:	4618      	mov	r0, r3
 800b396:	3714      	adds	r7, #20
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr

0800b3a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b095      	sub	sp, #84	; 0x54
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	330c      	adds	r3, #12
 800b3ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3b2:	e853 3f00 	ldrex	r3, [r3]
 800b3b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b3be:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	330c      	adds	r3, #12
 800b3c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b3c8:	643a      	str	r2, [r7, #64]	; 0x40
 800b3ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b3ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b3d0:	e841 2300 	strex	r3, r2, [r1]
 800b3d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d1e5      	bne.n	800b3a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	3314      	adds	r3, #20
 800b3e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3e4:	6a3b      	ldr	r3, [r7, #32]
 800b3e6:	e853 3f00 	ldrex	r3, [r3]
 800b3ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3ec:	69fb      	ldr	r3, [r7, #28]
 800b3ee:	f023 0301 	bic.w	r3, r3, #1
 800b3f2:	64bb      	str	r3, [r7, #72]	; 0x48
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	3314      	adds	r3, #20
 800b3fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b3fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b3fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b400:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b402:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b404:	e841 2300 	strex	r3, r2, [r1]
 800b408:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d1e5      	bne.n	800b3dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b414:	2b01      	cmp	r3, #1
 800b416:	d119      	bne.n	800b44c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	330c      	adds	r3, #12
 800b41e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	e853 3f00 	ldrex	r3, [r3]
 800b426:	60bb      	str	r3, [r7, #8]
   return(result);
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	f023 0310 	bic.w	r3, r3, #16
 800b42e:	647b      	str	r3, [r7, #68]	; 0x44
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	330c      	adds	r3, #12
 800b436:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b438:	61ba      	str	r2, [r7, #24]
 800b43a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b43c:	6979      	ldr	r1, [r7, #20]
 800b43e:	69ba      	ldr	r2, [r7, #24]
 800b440:	e841 2300 	strex	r3, r2, [r1]
 800b444:	613b      	str	r3, [r7, #16]
   return(result);
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d1e5      	bne.n	800b418 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2220      	movs	r2, #32
 800b450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2200      	movs	r2, #0
 800b458:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b45a:	bf00      	nop
 800b45c:	3754      	adds	r7, #84	; 0x54
 800b45e:	46bd      	mov	sp, r7
 800b460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b464:	4770      	bx	lr

0800b466 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b466:	b580      	push	{r7, lr}
 800b468:	b084      	sub	sp, #16
 800b46a:	af00      	add	r7, sp, #0
 800b46c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b472:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2200      	movs	r2, #0
 800b478:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	2200      	movs	r2, #0
 800b47e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b480:	68f8      	ldr	r0, [r7, #12]
 800b482:	f7ff fecb 	bl	800b21c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b486:	bf00      	nop
 800b488:	3710      	adds	r7, #16
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}

0800b48e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b48e:	b480      	push	{r7}
 800b490:	b085      	sub	sp, #20
 800b492:	af00      	add	r7, sp, #0
 800b494:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b49c:	b2db      	uxtb	r3, r3
 800b49e:	2b21      	cmp	r3, #33	; 0x21
 800b4a0:	d13e      	bne.n	800b520 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	689b      	ldr	r3, [r3, #8]
 800b4a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4aa:	d114      	bne.n	800b4d6 <UART_Transmit_IT+0x48>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	691b      	ldr	r3, [r3, #16]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d110      	bne.n	800b4d6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6a1b      	ldr	r3, [r3, #32]
 800b4b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	881b      	ldrh	r3, [r3, #0]
 800b4be:	461a      	mov	r2, r3
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b4c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6a1b      	ldr	r3, [r3, #32]
 800b4ce:	1c9a      	adds	r2, r3, #2
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	621a      	str	r2, [r3, #32]
 800b4d4:	e008      	b.n	800b4e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6a1b      	ldr	r3, [r3, #32]
 800b4da:	1c59      	adds	r1, r3, #1
 800b4dc:	687a      	ldr	r2, [r7, #4]
 800b4de:	6211      	str	r1, [r2, #32]
 800b4e0:	781a      	ldrb	r2, [r3, #0]
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b4ec:	b29b      	uxth	r3, r3
 800b4ee:	3b01      	subs	r3, #1
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	687a      	ldr	r2, [r7, #4]
 800b4f4:	4619      	mov	r1, r3
 800b4f6:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10f      	bne.n	800b51c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	68da      	ldr	r2, [r3, #12]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b50a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	68da      	ldr	r2, [r3, #12]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b51a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b51c:	2300      	movs	r3, #0
 800b51e:	e000      	b.n	800b522 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b520:	2302      	movs	r3, #2
  }
}
 800b522:	4618      	mov	r0, r3
 800b524:	3714      	adds	r7, #20
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr

0800b52e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b52e:	b580      	push	{r7, lr}
 800b530:	b082      	sub	sp, #8
 800b532:	af00      	add	r7, sp, #0
 800b534:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	68da      	ldr	r2, [r3, #12]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b544:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2220      	movs	r2, #32
 800b54a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f7ff fe5a 	bl	800b208 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b554:	2300      	movs	r3, #0
}
 800b556:	4618      	mov	r0, r3
 800b558:	3708      	adds	r7, #8
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}

0800b55e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b55e:	b580      	push	{r7, lr}
 800b560:	b08c      	sub	sp, #48	; 0x30
 800b562:	af00      	add	r7, sp, #0
 800b564:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	2b22      	cmp	r3, #34	; 0x22
 800b570:	f040 80ab 	bne.w	800b6ca <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	689b      	ldr	r3, [r3, #8]
 800b578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b57c:	d117      	bne.n	800b5ae <UART_Receive_IT+0x50>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	691b      	ldr	r3, [r3, #16]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d113      	bne.n	800b5ae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b586:	2300      	movs	r3, #0
 800b588:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b58e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	685b      	ldr	r3, [r3, #4]
 800b596:	b29b      	uxth	r3, r3
 800b598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b59c:	b29a      	uxth	r2, r3
 800b59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5a6:	1c9a      	adds	r2, r3, #2
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	629a      	str	r2, [r3, #40]	; 0x28
 800b5ac:	e026      	b.n	800b5fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	689b      	ldr	r3, [r3, #8]
 800b5bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5c0:	d007      	beq.n	800b5d2 <UART_Receive_IT+0x74>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	689b      	ldr	r3, [r3, #8]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d10a      	bne.n	800b5e0 <UART_Receive_IT+0x82>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d106      	bne.n	800b5e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	b2da      	uxtb	r2, r3
 800b5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5dc:	701a      	strb	r2, [r3, #0]
 800b5de:	e008      	b.n	800b5f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	b2db      	uxtb	r3, r3
 800b5e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b5ec:	b2da      	uxtb	r2, r3
 800b5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5f6:	1c5a      	adds	r2, r3, #1
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b600:	b29b      	uxth	r3, r3
 800b602:	3b01      	subs	r3, #1
 800b604:	b29b      	uxth	r3, r3
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	4619      	mov	r1, r3
 800b60a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d15a      	bne.n	800b6c6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	68da      	ldr	r2, [r3, #12]
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f022 0220 	bic.w	r2, r2, #32
 800b61e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	68da      	ldr	r2, [r3, #12]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b62e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	695a      	ldr	r2, [r3, #20]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f022 0201 	bic.w	r2, r2, #1
 800b63e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2220      	movs	r2, #32
 800b644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b64c:	2b01      	cmp	r3, #1
 800b64e:	d135      	bne.n	800b6bc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	330c      	adds	r3, #12
 800b65c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	e853 3f00 	ldrex	r3, [r3]
 800b664:	613b      	str	r3, [r7, #16]
   return(result);
 800b666:	693b      	ldr	r3, [r7, #16]
 800b668:	f023 0310 	bic.w	r3, r3, #16
 800b66c:	627b      	str	r3, [r7, #36]	; 0x24
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	330c      	adds	r3, #12
 800b674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b676:	623a      	str	r2, [r7, #32]
 800b678:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b67a:	69f9      	ldr	r1, [r7, #28]
 800b67c:	6a3a      	ldr	r2, [r7, #32]
 800b67e:	e841 2300 	strex	r3, r2, [r1]
 800b682:	61bb      	str	r3, [r7, #24]
   return(result);
 800b684:	69bb      	ldr	r3, [r7, #24]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d1e5      	bne.n	800b656 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f003 0310 	and.w	r3, r3, #16
 800b694:	2b10      	cmp	r3, #16
 800b696:	d10a      	bne.n	800b6ae <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b698:	2300      	movs	r3, #0
 800b69a:	60fb      	str	r3, [r7, #12]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	60fb      	str	r3, [r7, #12]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	60fb      	str	r3, [r7, #12]
 800b6ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f7ff fdbb 	bl	800b230 <HAL_UARTEx_RxEventCallback>
 800b6ba:	e002      	b.n	800b6c2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f7fb fb83 	bl	8006dc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	e002      	b.n	800b6cc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	e000      	b.n	800b6cc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b6ca:	2302      	movs	r3, #2
  }
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3730      	adds	r7, #48	; 0x30
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}

0800b6d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b6d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6d8:	b0c0      	sub	sp, #256	; 0x100
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b6e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	691b      	ldr	r3, [r3, #16]
 800b6e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b6ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6f0:	68d9      	ldr	r1, [r3, #12]
 800b6f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6f6:	681a      	ldr	r2, [r3, #0]
 800b6f8:	ea40 0301 	orr.w	r3, r0, r1
 800b6fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b6fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b702:	689a      	ldr	r2, [r3, #8]
 800b704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b708:	691b      	ldr	r3, [r3, #16]
 800b70a:	431a      	orrs	r2, r3
 800b70c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b710:	695b      	ldr	r3, [r3, #20]
 800b712:	431a      	orrs	r2, r3
 800b714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b718:	69db      	ldr	r3, [r3, #28]
 800b71a:	4313      	orrs	r3, r2
 800b71c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	68db      	ldr	r3, [r3, #12]
 800b728:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b72c:	f021 010c 	bic.w	r1, r1, #12
 800b730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b73a:	430b      	orrs	r3, r1
 800b73c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b73e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	695b      	ldr	r3, [r3, #20]
 800b746:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b74a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b74e:	6999      	ldr	r1, [r3, #24]
 800b750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b754:	681a      	ldr	r2, [r3, #0]
 800b756:	ea40 0301 	orr.w	r3, r0, r1
 800b75a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b75c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b760:	681a      	ldr	r2, [r3, #0]
 800b762:	4b8f      	ldr	r3, [pc, #572]	; (800b9a0 <UART_SetConfig+0x2cc>)
 800b764:	429a      	cmp	r2, r3
 800b766:	d005      	beq.n	800b774 <UART_SetConfig+0xa0>
 800b768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b76c:	681a      	ldr	r2, [r3, #0]
 800b76e:	4b8d      	ldr	r3, [pc, #564]	; (800b9a4 <UART_SetConfig+0x2d0>)
 800b770:	429a      	cmp	r2, r3
 800b772:	d104      	bne.n	800b77e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b774:	f7fd f8d2 	bl	800891c <HAL_RCC_GetPCLK2Freq>
 800b778:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b77c:	e003      	b.n	800b786 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b77e:	f7fd f8b9 	bl	80088f4 <HAL_RCC_GetPCLK1Freq>
 800b782:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b78a:	69db      	ldr	r3, [r3, #28]
 800b78c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b790:	f040 810c 	bne.w	800b9ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b794:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b798:	2200      	movs	r2, #0
 800b79a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b79e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b7a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b7a6:	4622      	mov	r2, r4
 800b7a8:	462b      	mov	r3, r5
 800b7aa:	1891      	adds	r1, r2, r2
 800b7ac:	65b9      	str	r1, [r7, #88]	; 0x58
 800b7ae:	415b      	adcs	r3, r3
 800b7b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b7b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b7b6:	4621      	mov	r1, r4
 800b7b8:	eb12 0801 	adds.w	r8, r2, r1
 800b7bc:	4629      	mov	r1, r5
 800b7be:	eb43 0901 	adc.w	r9, r3, r1
 800b7c2:	f04f 0200 	mov.w	r2, #0
 800b7c6:	f04f 0300 	mov.w	r3, #0
 800b7ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b7ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b7d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b7d6:	4690      	mov	r8, r2
 800b7d8:	4699      	mov	r9, r3
 800b7da:	4623      	mov	r3, r4
 800b7dc:	eb18 0303 	adds.w	r3, r8, r3
 800b7e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b7e4:	462b      	mov	r3, r5
 800b7e6:	eb49 0303 	adc.w	r3, r9, r3
 800b7ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b7ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b7fa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b7fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b802:	460b      	mov	r3, r1
 800b804:	18db      	adds	r3, r3, r3
 800b806:	653b      	str	r3, [r7, #80]	; 0x50
 800b808:	4613      	mov	r3, r2
 800b80a:	eb42 0303 	adc.w	r3, r2, r3
 800b80e:	657b      	str	r3, [r7, #84]	; 0x54
 800b810:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b814:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b818:	f7f5 fa56 	bl	8000cc8 <__aeabi_uldivmod>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4b61      	ldr	r3, [pc, #388]	; (800b9a8 <UART_SetConfig+0x2d4>)
 800b822:	fba3 2302 	umull	r2, r3, r3, r2
 800b826:	095b      	lsrs	r3, r3, #5
 800b828:	011c      	lsls	r4, r3, #4
 800b82a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b82e:	2200      	movs	r2, #0
 800b830:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b834:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b838:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b83c:	4642      	mov	r2, r8
 800b83e:	464b      	mov	r3, r9
 800b840:	1891      	adds	r1, r2, r2
 800b842:	64b9      	str	r1, [r7, #72]	; 0x48
 800b844:	415b      	adcs	r3, r3
 800b846:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b848:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b84c:	4641      	mov	r1, r8
 800b84e:	eb12 0a01 	adds.w	sl, r2, r1
 800b852:	4649      	mov	r1, r9
 800b854:	eb43 0b01 	adc.w	fp, r3, r1
 800b858:	f04f 0200 	mov.w	r2, #0
 800b85c:	f04f 0300 	mov.w	r3, #0
 800b860:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b864:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b868:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b86c:	4692      	mov	sl, r2
 800b86e:	469b      	mov	fp, r3
 800b870:	4643      	mov	r3, r8
 800b872:	eb1a 0303 	adds.w	r3, sl, r3
 800b876:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b87a:	464b      	mov	r3, r9
 800b87c:	eb4b 0303 	adc.w	r3, fp, r3
 800b880:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b888:	685b      	ldr	r3, [r3, #4]
 800b88a:	2200      	movs	r2, #0
 800b88c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b890:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b894:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b898:	460b      	mov	r3, r1
 800b89a:	18db      	adds	r3, r3, r3
 800b89c:	643b      	str	r3, [r7, #64]	; 0x40
 800b89e:	4613      	mov	r3, r2
 800b8a0:	eb42 0303 	adc.w	r3, r2, r3
 800b8a4:	647b      	str	r3, [r7, #68]	; 0x44
 800b8a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b8aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b8ae:	f7f5 fa0b 	bl	8000cc8 <__aeabi_uldivmod>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	4611      	mov	r1, r2
 800b8b8:	4b3b      	ldr	r3, [pc, #236]	; (800b9a8 <UART_SetConfig+0x2d4>)
 800b8ba:	fba3 2301 	umull	r2, r3, r3, r1
 800b8be:	095b      	lsrs	r3, r3, #5
 800b8c0:	2264      	movs	r2, #100	; 0x64
 800b8c2:	fb02 f303 	mul.w	r3, r2, r3
 800b8c6:	1acb      	subs	r3, r1, r3
 800b8c8:	00db      	lsls	r3, r3, #3
 800b8ca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b8ce:	4b36      	ldr	r3, [pc, #216]	; (800b9a8 <UART_SetConfig+0x2d4>)
 800b8d0:	fba3 2302 	umull	r2, r3, r3, r2
 800b8d4:	095b      	lsrs	r3, r3, #5
 800b8d6:	005b      	lsls	r3, r3, #1
 800b8d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b8dc:	441c      	add	r4, r3
 800b8de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b8e8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b8ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b8f0:	4642      	mov	r2, r8
 800b8f2:	464b      	mov	r3, r9
 800b8f4:	1891      	adds	r1, r2, r2
 800b8f6:	63b9      	str	r1, [r7, #56]	; 0x38
 800b8f8:	415b      	adcs	r3, r3
 800b8fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b900:	4641      	mov	r1, r8
 800b902:	1851      	adds	r1, r2, r1
 800b904:	6339      	str	r1, [r7, #48]	; 0x30
 800b906:	4649      	mov	r1, r9
 800b908:	414b      	adcs	r3, r1
 800b90a:	637b      	str	r3, [r7, #52]	; 0x34
 800b90c:	f04f 0200 	mov.w	r2, #0
 800b910:	f04f 0300 	mov.w	r3, #0
 800b914:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b918:	4659      	mov	r1, fp
 800b91a:	00cb      	lsls	r3, r1, #3
 800b91c:	4651      	mov	r1, sl
 800b91e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b922:	4651      	mov	r1, sl
 800b924:	00ca      	lsls	r2, r1, #3
 800b926:	4610      	mov	r0, r2
 800b928:	4619      	mov	r1, r3
 800b92a:	4603      	mov	r3, r0
 800b92c:	4642      	mov	r2, r8
 800b92e:	189b      	adds	r3, r3, r2
 800b930:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b934:	464b      	mov	r3, r9
 800b936:	460a      	mov	r2, r1
 800b938:	eb42 0303 	adc.w	r3, r2, r3
 800b93c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b944:	685b      	ldr	r3, [r3, #4]
 800b946:	2200      	movs	r2, #0
 800b948:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b94c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b950:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b954:	460b      	mov	r3, r1
 800b956:	18db      	adds	r3, r3, r3
 800b958:	62bb      	str	r3, [r7, #40]	; 0x28
 800b95a:	4613      	mov	r3, r2
 800b95c:	eb42 0303 	adc.w	r3, r2, r3
 800b960:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b962:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b966:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b96a:	f7f5 f9ad 	bl	8000cc8 <__aeabi_uldivmod>
 800b96e:	4602      	mov	r2, r0
 800b970:	460b      	mov	r3, r1
 800b972:	4b0d      	ldr	r3, [pc, #52]	; (800b9a8 <UART_SetConfig+0x2d4>)
 800b974:	fba3 1302 	umull	r1, r3, r3, r2
 800b978:	095b      	lsrs	r3, r3, #5
 800b97a:	2164      	movs	r1, #100	; 0x64
 800b97c:	fb01 f303 	mul.w	r3, r1, r3
 800b980:	1ad3      	subs	r3, r2, r3
 800b982:	00db      	lsls	r3, r3, #3
 800b984:	3332      	adds	r3, #50	; 0x32
 800b986:	4a08      	ldr	r2, [pc, #32]	; (800b9a8 <UART_SetConfig+0x2d4>)
 800b988:	fba2 2303 	umull	r2, r3, r2, r3
 800b98c:	095b      	lsrs	r3, r3, #5
 800b98e:	f003 0207 	and.w	r2, r3, #7
 800b992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	4422      	add	r2, r4
 800b99a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b99c:	e105      	b.n	800bbaa <UART_SetConfig+0x4d6>
 800b99e:	bf00      	nop
 800b9a0:	40011000 	.word	0x40011000
 800b9a4:	40011400 	.word	0x40011400
 800b9a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b9ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b9b6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b9ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b9be:	4642      	mov	r2, r8
 800b9c0:	464b      	mov	r3, r9
 800b9c2:	1891      	adds	r1, r2, r2
 800b9c4:	6239      	str	r1, [r7, #32]
 800b9c6:	415b      	adcs	r3, r3
 800b9c8:	627b      	str	r3, [r7, #36]	; 0x24
 800b9ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b9ce:	4641      	mov	r1, r8
 800b9d0:	1854      	adds	r4, r2, r1
 800b9d2:	4649      	mov	r1, r9
 800b9d4:	eb43 0501 	adc.w	r5, r3, r1
 800b9d8:	f04f 0200 	mov.w	r2, #0
 800b9dc:	f04f 0300 	mov.w	r3, #0
 800b9e0:	00eb      	lsls	r3, r5, #3
 800b9e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b9e6:	00e2      	lsls	r2, r4, #3
 800b9e8:	4614      	mov	r4, r2
 800b9ea:	461d      	mov	r5, r3
 800b9ec:	4643      	mov	r3, r8
 800b9ee:	18e3      	adds	r3, r4, r3
 800b9f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b9f4:	464b      	mov	r3, r9
 800b9f6:	eb45 0303 	adc.w	r3, r5, r3
 800b9fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b9fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	2200      	movs	r2, #0
 800ba06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ba0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ba0e:	f04f 0200 	mov.w	r2, #0
 800ba12:	f04f 0300 	mov.w	r3, #0
 800ba16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	008b      	lsls	r3, r1, #2
 800ba1e:	4621      	mov	r1, r4
 800ba20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba24:	4621      	mov	r1, r4
 800ba26:	008a      	lsls	r2, r1, #2
 800ba28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ba2c:	f7f5 f94c 	bl	8000cc8 <__aeabi_uldivmod>
 800ba30:	4602      	mov	r2, r0
 800ba32:	460b      	mov	r3, r1
 800ba34:	4b60      	ldr	r3, [pc, #384]	; (800bbb8 <UART_SetConfig+0x4e4>)
 800ba36:	fba3 2302 	umull	r2, r3, r3, r2
 800ba3a:	095b      	lsrs	r3, r3, #5
 800ba3c:	011c      	lsls	r4, r3, #4
 800ba3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba42:	2200      	movs	r2, #0
 800ba44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ba48:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ba4c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ba50:	4642      	mov	r2, r8
 800ba52:	464b      	mov	r3, r9
 800ba54:	1891      	adds	r1, r2, r2
 800ba56:	61b9      	str	r1, [r7, #24]
 800ba58:	415b      	adcs	r3, r3
 800ba5a:	61fb      	str	r3, [r7, #28]
 800ba5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ba60:	4641      	mov	r1, r8
 800ba62:	1851      	adds	r1, r2, r1
 800ba64:	6139      	str	r1, [r7, #16]
 800ba66:	4649      	mov	r1, r9
 800ba68:	414b      	adcs	r3, r1
 800ba6a:	617b      	str	r3, [r7, #20]
 800ba6c:	f04f 0200 	mov.w	r2, #0
 800ba70:	f04f 0300 	mov.w	r3, #0
 800ba74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ba78:	4659      	mov	r1, fp
 800ba7a:	00cb      	lsls	r3, r1, #3
 800ba7c:	4651      	mov	r1, sl
 800ba7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba82:	4651      	mov	r1, sl
 800ba84:	00ca      	lsls	r2, r1, #3
 800ba86:	4610      	mov	r0, r2
 800ba88:	4619      	mov	r1, r3
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	4642      	mov	r2, r8
 800ba8e:	189b      	adds	r3, r3, r2
 800ba90:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ba94:	464b      	mov	r3, r9
 800ba96:	460a      	mov	r2, r1
 800ba98:	eb42 0303 	adc.w	r3, r2, r3
 800ba9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800baa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	2200      	movs	r2, #0
 800baa8:	67bb      	str	r3, [r7, #120]	; 0x78
 800baaa:	67fa      	str	r2, [r7, #124]	; 0x7c
 800baac:	f04f 0200 	mov.w	r2, #0
 800bab0:	f04f 0300 	mov.w	r3, #0
 800bab4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bab8:	4649      	mov	r1, r9
 800baba:	008b      	lsls	r3, r1, #2
 800babc:	4641      	mov	r1, r8
 800babe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bac2:	4641      	mov	r1, r8
 800bac4:	008a      	lsls	r2, r1, #2
 800bac6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800baca:	f7f5 f8fd 	bl	8000cc8 <__aeabi_uldivmod>
 800bace:	4602      	mov	r2, r0
 800bad0:	460b      	mov	r3, r1
 800bad2:	4b39      	ldr	r3, [pc, #228]	; (800bbb8 <UART_SetConfig+0x4e4>)
 800bad4:	fba3 1302 	umull	r1, r3, r3, r2
 800bad8:	095b      	lsrs	r3, r3, #5
 800bada:	2164      	movs	r1, #100	; 0x64
 800badc:	fb01 f303 	mul.w	r3, r1, r3
 800bae0:	1ad3      	subs	r3, r2, r3
 800bae2:	011b      	lsls	r3, r3, #4
 800bae4:	3332      	adds	r3, #50	; 0x32
 800bae6:	4a34      	ldr	r2, [pc, #208]	; (800bbb8 <UART_SetConfig+0x4e4>)
 800bae8:	fba2 2303 	umull	r2, r3, r2, r3
 800baec:	095b      	lsrs	r3, r3, #5
 800baee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800baf2:	441c      	add	r4, r3
 800baf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800baf8:	2200      	movs	r2, #0
 800bafa:	673b      	str	r3, [r7, #112]	; 0x70
 800bafc:	677a      	str	r2, [r7, #116]	; 0x74
 800bafe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bb02:	4642      	mov	r2, r8
 800bb04:	464b      	mov	r3, r9
 800bb06:	1891      	adds	r1, r2, r2
 800bb08:	60b9      	str	r1, [r7, #8]
 800bb0a:	415b      	adcs	r3, r3
 800bb0c:	60fb      	str	r3, [r7, #12]
 800bb0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb12:	4641      	mov	r1, r8
 800bb14:	1851      	adds	r1, r2, r1
 800bb16:	6039      	str	r1, [r7, #0]
 800bb18:	4649      	mov	r1, r9
 800bb1a:	414b      	adcs	r3, r1
 800bb1c:	607b      	str	r3, [r7, #4]
 800bb1e:	f04f 0200 	mov.w	r2, #0
 800bb22:	f04f 0300 	mov.w	r3, #0
 800bb26:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bb2a:	4659      	mov	r1, fp
 800bb2c:	00cb      	lsls	r3, r1, #3
 800bb2e:	4651      	mov	r1, sl
 800bb30:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bb34:	4651      	mov	r1, sl
 800bb36:	00ca      	lsls	r2, r1, #3
 800bb38:	4610      	mov	r0, r2
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	4642      	mov	r2, r8
 800bb40:	189b      	adds	r3, r3, r2
 800bb42:	66bb      	str	r3, [r7, #104]	; 0x68
 800bb44:	464b      	mov	r3, r9
 800bb46:	460a      	mov	r2, r1
 800bb48:	eb42 0303 	adc.w	r3, r2, r3
 800bb4c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bb4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	2200      	movs	r2, #0
 800bb56:	663b      	str	r3, [r7, #96]	; 0x60
 800bb58:	667a      	str	r2, [r7, #100]	; 0x64
 800bb5a:	f04f 0200 	mov.w	r2, #0
 800bb5e:	f04f 0300 	mov.w	r3, #0
 800bb62:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bb66:	4649      	mov	r1, r9
 800bb68:	008b      	lsls	r3, r1, #2
 800bb6a:	4641      	mov	r1, r8
 800bb6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bb70:	4641      	mov	r1, r8
 800bb72:	008a      	lsls	r2, r1, #2
 800bb74:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bb78:	f7f5 f8a6 	bl	8000cc8 <__aeabi_uldivmod>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	460b      	mov	r3, r1
 800bb80:	4b0d      	ldr	r3, [pc, #52]	; (800bbb8 <UART_SetConfig+0x4e4>)
 800bb82:	fba3 1302 	umull	r1, r3, r3, r2
 800bb86:	095b      	lsrs	r3, r3, #5
 800bb88:	2164      	movs	r1, #100	; 0x64
 800bb8a:	fb01 f303 	mul.w	r3, r1, r3
 800bb8e:	1ad3      	subs	r3, r2, r3
 800bb90:	011b      	lsls	r3, r3, #4
 800bb92:	3332      	adds	r3, #50	; 0x32
 800bb94:	4a08      	ldr	r2, [pc, #32]	; (800bbb8 <UART_SetConfig+0x4e4>)
 800bb96:	fba2 2303 	umull	r2, r3, r2, r3
 800bb9a:	095b      	lsrs	r3, r3, #5
 800bb9c:	f003 020f 	and.w	r2, r3, #15
 800bba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	4422      	add	r2, r4
 800bba8:	609a      	str	r2, [r3, #8]
}
 800bbaa:	bf00      	nop
 800bbac:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bbb6:	bf00      	nop
 800bbb8:	51eb851f 	.word	0x51eb851f

0800bbbc <atof>:
 800bbbc:	2100      	movs	r1, #0
 800bbbe:	f001 bb61 	b.w	800d284 <strtod>

0800bbc2 <atoi>:
 800bbc2:	220a      	movs	r2, #10
 800bbc4:	2100      	movs	r1, #0
 800bbc6:	f001 bbeb 	b.w	800d3a0 <strtol>
	...

0800bbcc <__errno>:
 800bbcc:	4b01      	ldr	r3, [pc, #4]	; (800bbd4 <__errno+0x8>)
 800bbce:	6818      	ldr	r0, [r3, #0]
 800bbd0:	4770      	bx	lr
 800bbd2:	bf00      	nop
 800bbd4:	2000004c 	.word	0x2000004c

0800bbd8 <__libc_init_array>:
 800bbd8:	b570      	push	{r4, r5, r6, lr}
 800bbda:	4d0d      	ldr	r5, [pc, #52]	; (800bc10 <__libc_init_array+0x38>)
 800bbdc:	4c0d      	ldr	r4, [pc, #52]	; (800bc14 <__libc_init_array+0x3c>)
 800bbde:	1b64      	subs	r4, r4, r5
 800bbe0:	10a4      	asrs	r4, r4, #2
 800bbe2:	2600      	movs	r6, #0
 800bbe4:	42a6      	cmp	r6, r4
 800bbe6:	d109      	bne.n	800bbfc <__libc_init_array+0x24>
 800bbe8:	4d0b      	ldr	r5, [pc, #44]	; (800bc18 <__libc_init_array+0x40>)
 800bbea:	4c0c      	ldr	r4, [pc, #48]	; (800bc1c <__libc_init_array+0x44>)
 800bbec:	f004 fcaa 	bl	8010544 <_init>
 800bbf0:	1b64      	subs	r4, r4, r5
 800bbf2:	10a4      	asrs	r4, r4, #2
 800bbf4:	2600      	movs	r6, #0
 800bbf6:	42a6      	cmp	r6, r4
 800bbf8:	d105      	bne.n	800bc06 <__libc_init_array+0x2e>
 800bbfa:	bd70      	pop	{r4, r5, r6, pc}
 800bbfc:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc00:	4798      	blx	r3
 800bc02:	3601      	adds	r6, #1
 800bc04:	e7ee      	b.n	800bbe4 <__libc_init_array+0xc>
 800bc06:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc0a:	4798      	blx	r3
 800bc0c:	3601      	adds	r6, #1
 800bc0e:	e7f2      	b.n	800bbf6 <__libc_init_array+0x1e>
 800bc10:	08011f80 	.word	0x08011f80
 800bc14:	08011f80 	.word	0x08011f80
 800bc18:	08011f80 	.word	0x08011f80
 800bc1c:	08011f84 	.word	0x08011f84

0800bc20 <memcpy>:
 800bc20:	440a      	add	r2, r1
 800bc22:	4291      	cmp	r1, r2
 800bc24:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bc28:	d100      	bne.n	800bc2c <memcpy+0xc>
 800bc2a:	4770      	bx	lr
 800bc2c:	b510      	push	{r4, lr}
 800bc2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc32:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc36:	4291      	cmp	r1, r2
 800bc38:	d1f9      	bne.n	800bc2e <memcpy+0xe>
 800bc3a:	bd10      	pop	{r4, pc}

0800bc3c <memset>:
 800bc3c:	4402      	add	r2, r0
 800bc3e:	4603      	mov	r3, r0
 800bc40:	4293      	cmp	r3, r2
 800bc42:	d100      	bne.n	800bc46 <memset+0xa>
 800bc44:	4770      	bx	lr
 800bc46:	f803 1b01 	strb.w	r1, [r3], #1
 800bc4a:	e7f9      	b.n	800bc40 <memset+0x4>

0800bc4c <__cvt>:
 800bc4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc50:	ec55 4b10 	vmov	r4, r5, d0
 800bc54:	2d00      	cmp	r5, #0
 800bc56:	460e      	mov	r6, r1
 800bc58:	4619      	mov	r1, r3
 800bc5a:	462b      	mov	r3, r5
 800bc5c:	bfbb      	ittet	lt
 800bc5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bc62:	461d      	movlt	r5, r3
 800bc64:	2300      	movge	r3, #0
 800bc66:	232d      	movlt	r3, #45	; 0x2d
 800bc68:	700b      	strb	r3, [r1, #0]
 800bc6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bc70:	4691      	mov	r9, r2
 800bc72:	f023 0820 	bic.w	r8, r3, #32
 800bc76:	bfbc      	itt	lt
 800bc78:	4622      	movlt	r2, r4
 800bc7a:	4614      	movlt	r4, r2
 800bc7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bc80:	d005      	beq.n	800bc8e <__cvt+0x42>
 800bc82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bc86:	d100      	bne.n	800bc8a <__cvt+0x3e>
 800bc88:	3601      	adds	r6, #1
 800bc8a:	2102      	movs	r1, #2
 800bc8c:	e000      	b.n	800bc90 <__cvt+0x44>
 800bc8e:	2103      	movs	r1, #3
 800bc90:	ab03      	add	r3, sp, #12
 800bc92:	9301      	str	r3, [sp, #4]
 800bc94:	ab02      	add	r3, sp, #8
 800bc96:	9300      	str	r3, [sp, #0]
 800bc98:	ec45 4b10 	vmov	d0, r4, r5
 800bc9c:	4653      	mov	r3, sl
 800bc9e:	4632      	mov	r2, r6
 800bca0:	f001 fcd6 	bl	800d650 <_dtoa_r>
 800bca4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bca8:	4607      	mov	r7, r0
 800bcaa:	d102      	bne.n	800bcb2 <__cvt+0x66>
 800bcac:	f019 0f01 	tst.w	r9, #1
 800bcb0:	d022      	beq.n	800bcf8 <__cvt+0xac>
 800bcb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bcb6:	eb07 0906 	add.w	r9, r7, r6
 800bcba:	d110      	bne.n	800bcde <__cvt+0x92>
 800bcbc:	783b      	ldrb	r3, [r7, #0]
 800bcbe:	2b30      	cmp	r3, #48	; 0x30
 800bcc0:	d10a      	bne.n	800bcd8 <__cvt+0x8c>
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	4629      	mov	r1, r5
 800bcca:	f7f4 ff1d 	bl	8000b08 <__aeabi_dcmpeq>
 800bcce:	b918      	cbnz	r0, 800bcd8 <__cvt+0x8c>
 800bcd0:	f1c6 0601 	rsb	r6, r6, #1
 800bcd4:	f8ca 6000 	str.w	r6, [sl]
 800bcd8:	f8da 3000 	ldr.w	r3, [sl]
 800bcdc:	4499      	add	r9, r3
 800bcde:	2200      	movs	r2, #0
 800bce0:	2300      	movs	r3, #0
 800bce2:	4620      	mov	r0, r4
 800bce4:	4629      	mov	r1, r5
 800bce6:	f7f4 ff0f 	bl	8000b08 <__aeabi_dcmpeq>
 800bcea:	b108      	cbz	r0, 800bcf0 <__cvt+0xa4>
 800bcec:	f8cd 900c 	str.w	r9, [sp, #12]
 800bcf0:	2230      	movs	r2, #48	; 0x30
 800bcf2:	9b03      	ldr	r3, [sp, #12]
 800bcf4:	454b      	cmp	r3, r9
 800bcf6:	d307      	bcc.n	800bd08 <__cvt+0xbc>
 800bcf8:	9b03      	ldr	r3, [sp, #12]
 800bcfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bcfc:	1bdb      	subs	r3, r3, r7
 800bcfe:	4638      	mov	r0, r7
 800bd00:	6013      	str	r3, [r2, #0]
 800bd02:	b004      	add	sp, #16
 800bd04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd08:	1c59      	adds	r1, r3, #1
 800bd0a:	9103      	str	r1, [sp, #12]
 800bd0c:	701a      	strb	r2, [r3, #0]
 800bd0e:	e7f0      	b.n	800bcf2 <__cvt+0xa6>

0800bd10 <__exponent>:
 800bd10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd12:	4603      	mov	r3, r0
 800bd14:	2900      	cmp	r1, #0
 800bd16:	bfb8      	it	lt
 800bd18:	4249      	neglt	r1, r1
 800bd1a:	f803 2b02 	strb.w	r2, [r3], #2
 800bd1e:	bfb4      	ite	lt
 800bd20:	222d      	movlt	r2, #45	; 0x2d
 800bd22:	222b      	movge	r2, #43	; 0x2b
 800bd24:	2909      	cmp	r1, #9
 800bd26:	7042      	strb	r2, [r0, #1]
 800bd28:	dd2a      	ble.n	800bd80 <__exponent+0x70>
 800bd2a:	f10d 0407 	add.w	r4, sp, #7
 800bd2e:	46a4      	mov	ip, r4
 800bd30:	270a      	movs	r7, #10
 800bd32:	46a6      	mov	lr, r4
 800bd34:	460a      	mov	r2, r1
 800bd36:	fb91 f6f7 	sdiv	r6, r1, r7
 800bd3a:	fb07 1516 	mls	r5, r7, r6, r1
 800bd3e:	3530      	adds	r5, #48	; 0x30
 800bd40:	2a63      	cmp	r2, #99	; 0x63
 800bd42:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800bd46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bd4a:	4631      	mov	r1, r6
 800bd4c:	dcf1      	bgt.n	800bd32 <__exponent+0x22>
 800bd4e:	3130      	adds	r1, #48	; 0x30
 800bd50:	f1ae 0502 	sub.w	r5, lr, #2
 800bd54:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bd58:	1c44      	adds	r4, r0, #1
 800bd5a:	4629      	mov	r1, r5
 800bd5c:	4561      	cmp	r1, ip
 800bd5e:	d30a      	bcc.n	800bd76 <__exponent+0x66>
 800bd60:	f10d 0209 	add.w	r2, sp, #9
 800bd64:	eba2 020e 	sub.w	r2, r2, lr
 800bd68:	4565      	cmp	r5, ip
 800bd6a:	bf88      	it	hi
 800bd6c:	2200      	movhi	r2, #0
 800bd6e:	4413      	add	r3, r2
 800bd70:	1a18      	subs	r0, r3, r0
 800bd72:	b003      	add	sp, #12
 800bd74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd76:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bd7e:	e7ed      	b.n	800bd5c <__exponent+0x4c>
 800bd80:	2330      	movs	r3, #48	; 0x30
 800bd82:	3130      	adds	r1, #48	; 0x30
 800bd84:	7083      	strb	r3, [r0, #2]
 800bd86:	70c1      	strb	r1, [r0, #3]
 800bd88:	1d03      	adds	r3, r0, #4
 800bd8a:	e7f1      	b.n	800bd70 <__exponent+0x60>

0800bd8c <_printf_float>:
 800bd8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd90:	ed2d 8b02 	vpush	{d8}
 800bd94:	b08d      	sub	sp, #52	; 0x34
 800bd96:	460c      	mov	r4, r1
 800bd98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bd9c:	4616      	mov	r6, r2
 800bd9e:	461f      	mov	r7, r3
 800bda0:	4605      	mov	r5, r0
 800bda2:	f002 ff69 	bl	800ec78 <_localeconv_r>
 800bda6:	f8d0 a000 	ldr.w	sl, [r0]
 800bdaa:	4650      	mov	r0, sl
 800bdac:	f7f4 fa30 	bl	8000210 <strlen>
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	930a      	str	r3, [sp, #40]	; 0x28
 800bdb4:	6823      	ldr	r3, [r4, #0]
 800bdb6:	9305      	str	r3, [sp, #20]
 800bdb8:	f8d8 3000 	ldr.w	r3, [r8]
 800bdbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bdc0:	3307      	adds	r3, #7
 800bdc2:	f023 0307 	bic.w	r3, r3, #7
 800bdc6:	f103 0208 	add.w	r2, r3, #8
 800bdca:	f8c8 2000 	str.w	r2, [r8]
 800bdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bdd6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bdda:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bdde:	9307      	str	r3, [sp, #28]
 800bde0:	f8cd 8018 	str.w	r8, [sp, #24]
 800bde4:	ee08 0a10 	vmov	s16, r0
 800bde8:	4b9f      	ldr	r3, [pc, #636]	; (800c068 <_printf_float+0x2dc>)
 800bdea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bdf2:	f7f4 febb 	bl	8000b6c <__aeabi_dcmpun>
 800bdf6:	bb88      	cbnz	r0, 800be5c <_printf_float+0xd0>
 800bdf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdfc:	4b9a      	ldr	r3, [pc, #616]	; (800c068 <_printf_float+0x2dc>)
 800bdfe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be02:	f7f4 fe95 	bl	8000b30 <__aeabi_dcmple>
 800be06:	bb48      	cbnz	r0, 800be5c <_printf_float+0xd0>
 800be08:	2200      	movs	r2, #0
 800be0a:	2300      	movs	r3, #0
 800be0c:	4640      	mov	r0, r8
 800be0e:	4649      	mov	r1, r9
 800be10:	f7f4 fe84 	bl	8000b1c <__aeabi_dcmplt>
 800be14:	b110      	cbz	r0, 800be1c <_printf_float+0x90>
 800be16:	232d      	movs	r3, #45	; 0x2d
 800be18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be1c:	4b93      	ldr	r3, [pc, #588]	; (800c06c <_printf_float+0x2e0>)
 800be1e:	4894      	ldr	r0, [pc, #592]	; (800c070 <_printf_float+0x2e4>)
 800be20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800be24:	bf94      	ite	ls
 800be26:	4698      	movls	r8, r3
 800be28:	4680      	movhi	r8, r0
 800be2a:	2303      	movs	r3, #3
 800be2c:	6123      	str	r3, [r4, #16]
 800be2e:	9b05      	ldr	r3, [sp, #20]
 800be30:	f023 0204 	bic.w	r2, r3, #4
 800be34:	6022      	str	r2, [r4, #0]
 800be36:	f04f 0900 	mov.w	r9, #0
 800be3a:	9700      	str	r7, [sp, #0]
 800be3c:	4633      	mov	r3, r6
 800be3e:	aa0b      	add	r2, sp, #44	; 0x2c
 800be40:	4621      	mov	r1, r4
 800be42:	4628      	mov	r0, r5
 800be44:	f000 f9d8 	bl	800c1f8 <_printf_common>
 800be48:	3001      	adds	r0, #1
 800be4a:	f040 8090 	bne.w	800bf6e <_printf_float+0x1e2>
 800be4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be52:	b00d      	add	sp, #52	; 0x34
 800be54:	ecbd 8b02 	vpop	{d8}
 800be58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be5c:	4642      	mov	r2, r8
 800be5e:	464b      	mov	r3, r9
 800be60:	4640      	mov	r0, r8
 800be62:	4649      	mov	r1, r9
 800be64:	f7f4 fe82 	bl	8000b6c <__aeabi_dcmpun>
 800be68:	b140      	cbz	r0, 800be7c <_printf_float+0xf0>
 800be6a:	464b      	mov	r3, r9
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	bfbc      	itt	lt
 800be70:	232d      	movlt	r3, #45	; 0x2d
 800be72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800be76:	487f      	ldr	r0, [pc, #508]	; (800c074 <_printf_float+0x2e8>)
 800be78:	4b7f      	ldr	r3, [pc, #508]	; (800c078 <_printf_float+0x2ec>)
 800be7a:	e7d1      	b.n	800be20 <_printf_float+0x94>
 800be7c:	6863      	ldr	r3, [r4, #4]
 800be7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800be82:	9206      	str	r2, [sp, #24]
 800be84:	1c5a      	adds	r2, r3, #1
 800be86:	d13f      	bne.n	800bf08 <_printf_float+0x17c>
 800be88:	2306      	movs	r3, #6
 800be8a:	6063      	str	r3, [r4, #4]
 800be8c:	9b05      	ldr	r3, [sp, #20]
 800be8e:	6861      	ldr	r1, [r4, #4]
 800be90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800be94:	2300      	movs	r3, #0
 800be96:	9303      	str	r3, [sp, #12]
 800be98:	ab0a      	add	r3, sp, #40	; 0x28
 800be9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800be9e:	ab09      	add	r3, sp, #36	; 0x24
 800bea0:	ec49 8b10 	vmov	d0, r8, r9
 800bea4:	9300      	str	r3, [sp, #0]
 800bea6:	6022      	str	r2, [r4, #0]
 800bea8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800beac:	4628      	mov	r0, r5
 800beae:	f7ff fecd 	bl	800bc4c <__cvt>
 800beb2:	9b06      	ldr	r3, [sp, #24]
 800beb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800beb6:	2b47      	cmp	r3, #71	; 0x47
 800beb8:	4680      	mov	r8, r0
 800beba:	d108      	bne.n	800bece <_printf_float+0x142>
 800bebc:	1cc8      	adds	r0, r1, #3
 800bebe:	db02      	blt.n	800bec6 <_printf_float+0x13a>
 800bec0:	6863      	ldr	r3, [r4, #4]
 800bec2:	4299      	cmp	r1, r3
 800bec4:	dd41      	ble.n	800bf4a <_printf_float+0x1be>
 800bec6:	f1ab 0b02 	sub.w	fp, fp, #2
 800beca:	fa5f fb8b 	uxtb.w	fp, fp
 800bece:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bed2:	d820      	bhi.n	800bf16 <_printf_float+0x18a>
 800bed4:	3901      	subs	r1, #1
 800bed6:	465a      	mov	r2, fp
 800bed8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bedc:	9109      	str	r1, [sp, #36]	; 0x24
 800bede:	f7ff ff17 	bl	800bd10 <__exponent>
 800bee2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bee4:	1813      	adds	r3, r2, r0
 800bee6:	2a01      	cmp	r2, #1
 800bee8:	4681      	mov	r9, r0
 800beea:	6123      	str	r3, [r4, #16]
 800beec:	dc02      	bgt.n	800bef4 <_printf_float+0x168>
 800beee:	6822      	ldr	r2, [r4, #0]
 800bef0:	07d2      	lsls	r2, r2, #31
 800bef2:	d501      	bpl.n	800bef8 <_printf_float+0x16c>
 800bef4:	3301      	adds	r3, #1
 800bef6:	6123      	str	r3, [r4, #16]
 800bef8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800befc:	2b00      	cmp	r3, #0
 800befe:	d09c      	beq.n	800be3a <_printf_float+0xae>
 800bf00:	232d      	movs	r3, #45	; 0x2d
 800bf02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf06:	e798      	b.n	800be3a <_printf_float+0xae>
 800bf08:	9a06      	ldr	r2, [sp, #24]
 800bf0a:	2a47      	cmp	r2, #71	; 0x47
 800bf0c:	d1be      	bne.n	800be8c <_printf_float+0x100>
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d1bc      	bne.n	800be8c <_printf_float+0x100>
 800bf12:	2301      	movs	r3, #1
 800bf14:	e7b9      	b.n	800be8a <_printf_float+0xfe>
 800bf16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bf1a:	d118      	bne.n	800bf4e <_printf_float+0x1c2>
 800bf1c:	2900      	cmp	r1, #0
 800bf1e:	6863      	ldr	r3, [r4, #4]
 800bf20:	dd0b      	ble.n	800bf3a <_printf_float+0x1ae>
 800bf22:	6121      	str	r1, [r4, #16]
 800bf24:	b913      	cbnz	r3, 800bf2c <_printf_float+0x1a0>
 800bf26:	6822      	ldr	r2, [r4, #0]
 800bf28:	07d0      	lsls	r0, r2, #31
 800bf2a:	d502      	bpl.n	800bf32 <_printf_float+0x1a6>
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	440b      	add	r3, r1
 800bf30:	6123      	str	r3, [r4, #16]
 800bf32:	65a1      	str	r1, [r4, #88]	; 0x58
 800bf34:	f04f 0900 	mov.w	r9, #0
 800bf38:	e7de      	b.n	800bef8 <_printf_float+0x16c>
 800bf3a:	b913      	cbnz	r3, 800bf42 <_printf_float+0x1b6>
 800bf3c:	6822      	ldr	r2, [r4, #0]
 800bf3e:	07d2      	lsls	r2, r2, #31
 800bf40:	d501      	bpl.n	800bf46 <_printf_float+0x1ba>
 800bf42:	3302      	adds	r3, #2
 800bf44:	e7f4      	b.n	800bf30 <_printf_float+0x1a4>
 800bf46:	2301      	movs	r3, #1
 800bf48:	e7f2      	b.n	800bf30 <_printf_float+0x1a4>
 800bf4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bf4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf50:	4299      	cmp	r1, r3
 800bf52:	db05      	blt.n	800bf60 <_printf_float+0x1d4>
 800bf54:	6823      	ldr	r3, [r4, #0]
 800bf56:	6121      	str	r1, [r4, #16]
 800bf58:	07d8      	lsls	r0, r3, #31
 800bf5a:	d5ea      	bpl.n	800bf32 <_printf_float+0x1a6>
 800bf5c:	1c4b      	adds	r3, r1, #1
 800bf5e:	e7e7      	b.n	800bf30 <_printf_float+0x1a4>
 800bf60:	2900      	cmp	r1, #0
 800bf62:	bfd4      	ite	le
 800bf64:	f1c1 0202 	rsble	r2, r1, #2
 800bf68:	2201      	movgt	r2, #1
 800bf6a:	4413      	add	r3, r2
 800bf6c:	e7e0      	b.n	800bf30 <_printf_float+0x1a4>
 800bf6e:	6823      	ldr	r3, [r4, #0]
 800bf70:	055a      	lsls	r2, r3, #21
 800bf72:	d407      	bmi.n	800bf84 <_printf_float+0x1f8>
 800bf74:	6923      	ldr	r3, [r4, #16]
 800bf76:	4642      	mov	r2, r8
 800bf78:	4631      	mov	r1, r6
 800bf7a:	4628      	mov	r0, r5
 800bf7c:	47b8      	blx	r7
 800bf7e:	3001      	adds	r0, #1
 800bf80:	d12c      	bne.n	800bfdc <_printf_float+0x250>
 800bf82:	e764      	b.n	800be4e <_printf_float+0xc2>
 800bf84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bf88:	f240 80e0 	bls.w	800c14c <_printf_float+0x3c0>
 800bf8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bf90:	2200      	movs	r2, #0
 800bf92:	2300      	movs	r3, #0
 800bf94:	f7f4 fdb8 	bl	8000b08 <__aeabi_dcmpeq>
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d034      	beq.n	800c006 <_printf_float+0x27a>
 800bf9c:	4a37      	ldr	r2, [pc, #220]	; (800c07c <_printf_float+0x2f0>)
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	4631      	mov	r1, r6
 800bfa2:	4628      	mov	r0, r5
 800bfa4:	47b8      	blx	r7
 800bfa6:	3001      	adds	r0, #1
 800bfa8:	f43f af51 	beq.w	800be4e <_printf_float+0xc2>
 800bfac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	db02      	blt.n	800bfba <_printf_float+0x22e>
 800bfb4:	6823      	ldr	r3, [r4, #0]
 800bfb6:	07d8      	lsls	r0, r3, #31
 800bfb8:	d510      	bpl.n	800bfdc <_printf_float+0x250>
 800bfba:	ee18 3a10 	vmov	r3, s16
 800bfbe:	4652      	mov	r2, sl
 800bfc0:	4631      	mov	r1, r6
 800bfc2:	4628      	mov	r0, r5
 800bfc4:	47b8      	blx	r7
 800bfc6:	3001      	adds	r0, #1
 800bfc8:	f43f af41 	beq.w	800be4e <_printf_float+0xc2>
 800bfcc:	f04f 0800 	mov.w	r8, #0
 800bfd0:	f104 091a 	add.w	r9, r4, #26
 800bfd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfd6:	3b01      	subs	r3, #1
 800bfd8:	4543      	cmp	r3, r8
 800bfda:	dc09      	bgt.n	800bff0 <_printf_float+0x264>
 800bfdc:	6823      	ldr	r3, [r4, #0]
 800bfde:	079b      	lsls	r3, r3, #30
 800bfe0:	f100 8105 	bmi.w	800c1ee <_printf_float+0x462>
 800bfe4:	68e0      	ldr	r0, [r4, #12]
 800bfe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfe8:	4298      	cmp	r0, r3
 800bfea:	bfb8      	it	lt
 800bfec:	4618      	movlt	r0, r3
 800bfee:	e730      	b.n	800be52 <_printf_float+0xc6>
 800bff0:	2301      	movs	r3, #1
 800bff2:	464a      	mov	r2, r9
 800bff4:	4631      	mov	r1, r6
 800bff6:	4628      	mov	r0, r5
 800bff8:	47b8      	blx	r7
 800bffa:	3001      	adds	r0, #1
 800bffc:	f43f af27 	beq.w	800be4e <_printf_float+0xc2>
 800c000:	f108 0801 	add.w	r8, r8, #1
 800c004:	e7e6      	b.n	800bfd4 <_printf_float+0x248>
 800c006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c008:	2b00      	cmp	r3, #0
 800c00a:	dc39      	bgt.n	800c080 <_printf_float+0x2f4>
 800c00c:	4a1b      	ldr	r2, [pc, #108]	; (800c07c <_printf_float+0x2f0>)
 800c00e:	2301      	movs	r3, #1
 800c010:	4631      	mov	r1, r6
 800c012:	4628      	mov	r0, r5
 800c014:	47b8      	blx	r7
 800c016:	3001      	adds	r0, #1
 800c018:	f43f af19 	beq.w	800be4e <_printf_float+0xc2>
 800c01c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c020:	4313      	orrs	r3, r2
 800c022:	d102      	bne.n	800c02a <_printf_float+0x29e>
 800c024:	6823      	ldr	r3, [r4, #0]
 800c026:	07d9      	lsls	r1, r3, #31
 800c028:	d5d8      	bpl.n	800bfdc <_printf_float+0x250>
 800c02a:	ee18 3a10 	vmov	r3, s16
 800c02e:	4652      	mov	r2, sl
 800c030:	4631      	mov	r1, r6
 800c032:	4628      	mov	r0, r5
 800c034:	47b8      	blx	r7
 800c036:	3001      	adds	r0, #1
 800c038:	f43f af09 	beq.w	800be4e <_printf_float+0xc2>
 800c03c:	f04f 0900 	mov.w	r9, #0
 800c040:	f104 0a1a 	add.w	sl, r4, #26
 800c044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c046:	425b      	negs	r3, r3
 800c048:	454b      	cmp	r3, r9
 800c04a:	dc01      	bgt.n	800c050 <_printf_float+0x2c4>
 800c04c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c04e:	e792      	b.n	800bf76 <_printf_float+0x1ea>
 800c050:	2301      	movs	r3, #1
 800c052:	4652      	mov	r2, sl
 800c054:	4631      	mov	r1, r6
 800c056:	4628      	mov	r0, r5
 800c058:	47b8      	blx	r7
 800c05a:	3001      	adds	r0, #1
 800c05c:	f43f aef7 	beq.w	800be4e <_printf_float+0xc2>
 800c060:	f109 0901 	add.w	r9, r9, #1
 800c064:	e7ee      	b.n	800c044 <_printf_float+0x2b8>
 800c066:	bf00      	nop
 800c068:	7fefffff 	.word	0x7fefffff
 800c06c:	08011a98 	.word	0x08011a98
 800c070:	08011a9c 	.word	0x08011a9c
 800c074:	08011aa4 	.word	0x08011aa4
 800c078:	08011aa0 	.word	0x08011aa0
 800c07c:	08011aa8 	.word	0x08011aa8
 800c080:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c082:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c084:	429a      	cmp	r2, r3
 800c086:	bfa8      	it	ge
 800c088:	461a      	movge	r2, r3
 800c08a:	2a00      	cmp	r2, #0
 800c08c:	4691      	mov	r9, r2
 800c08e:	dc37      	bgt.n	800c100 <_printf_float+0x374>
 800c090:	f04f 0b00 	mov.w	fp, #0
 800c094:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c098:	f104 021a 	add.w	r2, r4, #26
 800c09c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c09e:	9305      	str	r3, [sp, #20]
 800c0a0:	eba3 0309 	sub.w	r3, r3, r9
 800c0a4:	455b      	cmp	r3, fp
 800c0a6:	dc33      	bgt.n	800c110 <_printf_float+0x384>
 800c0a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	db3b      	blt.n	800c128 <_printf_float+0x39c>
 800c0b0:	6823      	ldr	r3, [r4, #0]
 800c0b2:	07da      	lsls	r2, r3, #31
 800c0b4:	d438      	bmi.n	800c128 <_printf_float+0x39c>
 800c0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0b8:	9a05      	ldr	r2, [sp, #20]
 800c0ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c0bc:	1a9a      	subs	r2, r3, r2
 800c0be:	eba3 0901 	sub.w	r9, r3, r1
 800c0c2:	4591      	cmp	r9, r2
 800c0c4:	bfa8      	it	ge
 800c0c6:	4691      	movge	r9, r2
 800c0c8:	f1b9 0f00 	cmp.w	r9, #0
 800c0cc:	dc35      	bgt.n	800c13a <_printf_float+0x3ae>
 800c0ce:	f04f 0800 	mov.w	r8, #0
 800c0d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c0d6:	f104 0a1a 	add.w	sl, r4, #26
 800c0da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0de:	1a9b      	subs	r3, r3, r2
 800c0e0:	eba3 0309 	sub.w	r3, r3, r9
 800c0e4:	4543      	cmp	r3, r8
 800c0e6:	f77f af79 	ble.w	800bfdc <_printf_float+0x250>
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	4652      	mov	r2, sl
 800c0ee:	4631      	mov	r1, r6
 800c0f0:	4628      	mov	r0, r5
 800c0f2:	47b8      	blx	r7
 800c0f4:	3001      	adds	r0, #1
 800c0f6:	f43f aeaa 	beq.w	800be4e <_printf_float+0xc2>
 800c0fa:	f108 0801 	add.w	r8, r8, #1
 800c0fe:	e7ec      	b.n	800c0da <_printf_float+0x34e>
 800c100:	4613      	mov	r3, r2
 800c102:	4631      	mov	r1, r6
 800c104:	4642      	mov	r2, r8
 800c106:	4628      	mov	r0, r5
 800c108:	47b8      	blx	r7
 800c10a:	3001      	adds	r0, #1
 800c10c:	d1c0      	bne.n	800c090 <_printf_float+0x304>
 800c10e:	e69e      	b.n	800be4e <_printf_float+0xc2>
 800c110:	2301      	movs	r3, #1
 800c112:	4631      	mov	r1, r6
 800c114:	4628      	mov	r0, r5
 800c116:	9205      	str	r2, [sp, #20]
 800c118:	47b8      	blx	r7
 800c11a:	3001      	adds	r0, #1
 800c11c:	f43f ae97 	beq.w	800be4e <_printf_float+0xc2>
 800c120:	9a05      	ldr	r2, [sp, #20]
 800c122:	f10b 0b01 	add.w	fp, fp, #1
 800c126:	e7b9      	b.n	800c09c <_printf_float+0x310>
 800c128:	ee18 3a10 	vmov	r3, s16
 800c12c:	4652      	mov	r2, sl
 800c12e:	4631      	mov	r1, r6
 800c130:	4628      	mov	r0, r5
 800c132:	47b8      	blx	r7
 800c134:	3001      	adds	r0, #1
 800c136:	d1be      	bne.n	800c0b6 <_printf_float+0x32a>
 800c138:	e689      	b.n	800be4e <_printf_float+0xc2>
 800c13a:	9a05      	ldr	r2, [sp, #20]
 800c13c:	464b      	mov	r3, r9
 800c13e:	4442      	add	r2, r8
 800c140:	4631      	mov	r1, r6
 800c142:	4628      	mov	r0, r5
 800c144:	47b8      	blx	r7
 800c146:	3001      	adds	r0, #1
 800c148:	d1c1      	bne.n	800c0ce <_printf_float+0x342>
 800c14a:	e680      	b.n	800be4e <_printf_float+0xc2>
 800c14c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c14e:	2a01      	cmp	r2, #1
 800c150:	dc01      	bgt.n	800c156 <_printf_float+0x3ca>
 800c152:	07db      	lsls	r3, r3, #31
 800c154:	d538      	bpl.n	800c1c8 <_printf_float+0x43c>
 800c156:	2301      	movs	r3, #1
 800c158:	4642      	mov	r2, r8
 800c15a:	4631      	mov	r1, r6
 800c15c:	4628      	mov	r0, r5
 800c15e:	47b8      	blx	r7
 800c160:	3001      	adds	r0, #1
 800c162:	f43f ae74 	beq.w	800be4e <_printf_float+0xc2>
 800c166:	ee18 3a10 	vmov	r3, s16
 800c16a:	4652      	mov	r2, sl
 800c16c:	4631      	mov	r1, r6
 800c16e:	4628      	mov	r0, r5
 800c170:	47b8      	blx	r7
 800c172:	3001      	adds	r0, #1
 800c174:	f43f ae6b 	beq.w	800be4e <_printf_float+0xc2>
 800c178:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c17c:	2200      	movs	r2, #0
 800c17e:	2300      	movs	r3, #0
 800c180:	f7f4 fcc2 	bl	8000b08 <__aeabi_dcmpeq>
 800c184:	b9d8      	cbnz	r0, 800c1be <_printf_float+0x432>
 800c186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c188:	f108 0201 	add.w	r2, r8, #1
 800c18c:	3b01      	subs	r3, #1
 800c18e:	4631      	mov	r1, r6
 800c190:	4628      	mov	r0, r5
 800c192:	47b8      	blx	r7
 800c194:	3001      	adds	r0, #1
 800c196:	d10e      	bne.n	800c1b6 <_printf_float+0x42a>
 800c198:	e659      	b.n	800be4e <_printf_float+0xc2>
 800c19a:	2301      	movs	r3, #1
 800c19c:	4652      	mov	r2, sl
 800c19e:	4631      	mov	r1, r6
 800c1a0:	4628      	mov	r0, r5
 800c1a2:	47b8      	blx	r7
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	f43f ae52 	beq.w	800be4e <_printf_float+0xc2>
 800c1aa:	f108 0801 	add.w	r8, r8, #1
 800c1ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1b0:	3b01      	subs	r3, #1
 800c1b2:	4543      	cmp	r3, r8
 800c1b4:	dcf1      	bgt.n	800c19a <_printf_float+0x40e>
 800c1b6:	464b      	mov	r3, r9
 800c1b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c1bc:	e6dc      	b.n	800bf78 <_printf_float+0x1ec>
 800c1be:	f04f 0800 	mov.w	r8, #0
 800c1c2:	f104 0a1a 	add.w	sl, r4, #26
 800c1c6:	e7f2      	b.n	800c1ae <_printf_float+0x422>
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	4642      	mov	r2, r8
 800c1cc:	e7df      	b.n	800c18e <_printf_float+0x402>
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	464a      	mov	r2, r9
 800c1d2:	4631      	mov	r1, r6
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	47b8      	blx	r7
 800c1d8:	3001      	adds	r0, #1
 800c1da:	f43f ae38 	beq.w	800be4e <_printf_float+0xc2>
 800c1de:	f108 0801 	add.w	r8, r8, #1
 800c1e2:	68e3      	ldr	r3, [r4, #12]
 800c1e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c1e6:	1a5b      	subs	r3, r3, r1
 800c1e8:	4543      	cmp	r3, r8
 800c1ea:	dcf0      	bgt.n	800c1ce <_printf_float+0x442>
 800c1ec:	e6fa      	b.n	800bfe4 <_printf_float+0x258>
 800c1ee:	f04f 0800 	mov.w	r8, #0
 800c1f2:	f104 0919 	add.w	r9, r4, #25
 800c1f6:	e7f4      	b.n	800c1e2 <_printf_float+0x456>

0800c1f8 <_printf_common>:
 800c1f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1fc:	4616      	mov	r6, r2
 800c1fe:	4699      	mov	r9, r3
 800c200:	688a      	ldr	r2, [r1, #8]
 800c202:	690b      	ldr	r3, [r1, #16]
 800c204:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c208:	4293      	cmp	r3, r2
 800c20a:	bfb8      	it	lt
 800c20c:	4613      	movlt	r3, r2
 800c20e:	6033      	str	r3, [r6, #0]
 800c210:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c214:	4607      	mov	r7, r0
 800c216:	460c      	mov	r4, r1
 800c218:	b10a      	cbz	r2, 800c21e <_printf_common+0x26>
 800c21a:	3301      	adds	r3, #1
 800c21c:	6033      	str	r3, [r6, #0]
 800c21e:	6823      	ldr	r3, [r4, #0]
 800c220:	0699      	lsls	r1, r3, #26
 800c222:	bf42      	ittt	mi
 800c224:	6833      	ldrmi	r3, [r6, #0]
 800c226:	3302      	addmi	r3, #2
 800c228:	6033      	strmi	r3, [r6, #0]
 800c22a:	6825      	ldr	r5, [r4, #0]
 800c22c:	f015 0506 	ands.w	r5, r5, #6
 800c230:	d106      	bne.n	800c240 <_printf_common+0x48>
 800c232:	f104 0a19 	add.w	sl, r4, #25
 800c236:	68e3      	ldr	r3, [r4, #12]
 800c238:	6832      	ldr	r2, [r6, #0]
 800c23a:	1a9b      	subs	r3, r3, r2
 800c23c:	42ab      	cmp	r3, r5
 800c23e:	dc26      	bgt.n	800c28e <_printf_common+0x96>
 800c240:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c244:	1e13      	subs	r3, r2, #0
 800c246:	6822      	ldr	r2, [r4, #0]
 800c248:	bf18      	it	ne
 800c24a:	2301      	movne	r3, #1
 800c24c:	0692      	lsls	r2, r2, #26
 800c24e:	d42b      	bmi.n	800c2a8 <_printf_common+0xb0>
 800c250:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c254:	4649      	mov	r1, r9
 800c256:	4638      	mov	r0, r7
 800c258:	47c0      	blx	r8
 800c25a:	3001      	adds	r0, #1
 800c25c:	d01e      	beq.n	800c29c <_printf_common+0xa4>
 800c25e:	6823      	ldr	r3, [r4, #0]
 800c260:	68e5      	ldr	r5, [r4, #12]
 800c262:	6832      	ldr	r2, [r6, #0]
 800c264:	f003 0306 	and.w	r3, r3, #6
 800c268:	2b04      	cmp	r3, #4
 800c26a:	bf08      	it	eq
 800c26c:	1aad      	subeq	r5, r5, r2
 800c26e:	68a3      	ldr	r3, [r4, #8]
 800c270:	6922      	ldr	r2, [r4, #16]
 800c272:	bf0c      	ite	eq
 800c274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c278:	2500      	movne	r5, #0
 800c27a:	4293      	cmp	r3, r2
 800c27c:	bfc4      	itt	gt
 800c27e:	1a9b      	subgt	r3, r3, r2
 800c280:	18ed      	addgt	r5, r5, r3
 800c282:	2600      	movs	r6, #0
 800c284:	341a      	adds	r4, #26
 800c286:	42b5      	cmp	r5, r6
 800c288:	d11a      	bne.n	800c2c0 <_printf_common+0xc8>
 800c28a:	2000      	movs	r0, #0
 800c28c:	e008      	b.n	800c2a0 <_printf_common+0xa8>
 800c28e:	2301      	movs	r3, #1
 800c290:	4652      	mov	r2, sl
 800c292:	4649      	mov	r1, r9
 800c294:	4638      	mov	r0, r7
 800c296:	47c0      	blx	r8
 800c298:	3001      	adds	r0, #1
 800c29a:	d103      	bne.n	800c2a4 <_printf_common+0xac>
 800c29c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2a4:	3501      	adds	r5, #1
 800c2a6:	e7c6      	b.n	800c236 <_printf_common+0x3e>
 800c2a8:	18e1      	adds	r1, r4, r3
 800c2aa:	1c5a      	adds	r2, r3, #1
 800c2ac:	2030      	movs	r0, #48	; 0x30
 800c2ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c2b2:	4422      	add	r2, r4
 800c2b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c2b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c2bc:	3302      	adds	r3, #2
 800c2be:	e7c7      	b.n	800c250 <_printf_common+0x58>
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	4622      	mov	r2, r4
 800c2c4:	4649      	mov	r1, r9
 800c2c6:	4638      	mov	r0, r7
 800c2c8:	47c0      	blx	r8
 800c2ca:	3001      	adds	r0, #1
 800c2cc:	d0e6      	beq.n	800c29c <_printf_common+0xa4>
 800c2ce:	3601      	adds	r6, #1
 800c2d0:	e7d9      	b.n	800c286 <_printf_common+0x8e>
	...

0800c2d4 <_printf_i>:
 800c2d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d8:	7e0f      	ldrb	r7, [r1, #24]
 800c2da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c2dc:	2f78      	cmp	r7, #120	; 0x78
 800c2de:	4691      	mov	r9, r2
 800c2e0:	4680      	mov	r8, r0
 800c2e2:	460c      	mov	r4, r1
 800c2e4:	469a      	mov	sl, r3
 800c2e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c2ea:	d807      	bhi.n	800c2fc <_printf_i+0x28>
 800c2ec:	2f62      	cmp	r7, #98	; 0x62
 800c2ee:	d80a      	bhi.n	800c306 <_printf_i+0x32>
 800c2f0:	2f00      	cmp	r7, #0
 800c2f2:	f000 80d8 	beq.w	800c4a6 <_printf_i+0x1d2>
 800c2f6:	2f58      	cmp	r7, #88	; 0x58
 800c2f8:	f000 80a3 	beq.w	800c442 <_printf_i+0x16e>
 800c2fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c300:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c304:	e03a      	b.n	800c37c <_printf_i+0xa8>
 800c306:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c30a:	2b15      	cmp	r3, #21
 800c30c:	d8f6      	bhi.n	800c2fc <_printf_i+0x28>
 800c30e:	a101      	add	r1, pc, #4	; (adr r1, 800c314 <_printf_i+0x40>)
 800c310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c314:	0800c36d 	.word	0x0800c36d
 800c318:	0800c381 	.word	0x0800c381
 800c31c:	0800c2fd 	.word	0x0800c2fd
 800c320:	0800c2fd 	.word	0x0800c2fd
 800c324:	0800c2fd 	.word	0x0800c2fd
 800c328:	0800c2fd 	.word	0x0800c2fd
 800c32c:	0800c381 	.word	0x0800c381
 800c330:	0800c2fd 	.word	0x0800c2fd
 800c334:	0800c2fd 	.word	0x0800c2fd
 800c338:	0800c2fd 	.word	0x0800c2fd
 800c33c:	0800c2fd 	.word	0x0800c2fd
 800c340:	0800c48d 	.word	0x0800c48d
 800c344:	0800c3b1 	.word	0x0800c3b1
 800c348:	0800c46f 	.word	0x0800c46f
 800c34c:	0800c2fd 	.word	0x0800c2fd
 800c350:	0800c2fd 	.word	0x0800c2fd
 800c354:	0800c4af 	.word	0x0800c4af
 800c358:	0800c2fd 	.word	0x0800c2fd
 800c35c:	0800c3b1 	.word	0x0800c3b1
 800c360:	0800c2fd 	.word	0x0800c2fd
 800c364:	0800c2fd 	.word	0x0800c2fd
 800c368:	0800c477 	.word	0x0800c477
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	1d1a      	adds	r2, r3, #4
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	602a      	str	r2, [r5, #0]
 800c374:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c378:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c37c:	2301      	movs	r3, #1
 800c37e:	e0a3      	b.n	800c4c8 <_printf_i+0x1f4>
 800c380:	6820      	ldr	r0, [r4, #0]
 800c382:	6829      	ldr	r1, [r5, #0]
 800c384:	0606      	lsls	r6, r0, #24
 800c386:	f101 0304 	add.w	r3, r1, #4
 800c38a:	d50a      	bpl.n	800c3a2 <_printf_i+0xce>
 800c38c:	680e      	ldr	r6, [r1, #0]
 800c38e:	602b      	str	r3, [r5, #0]
 800c390:	2e00      	cmp	r6, #0
 800c392:	da03      	bge.n	800c39c <_printf_i+0xc8>
 800c394:	232d      	movs	r3, #45	; 0x2d
 800c396:	4276      	negs	r6, r6
 800c398:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c39c:	485e      	ldr	r0, [pc, #376]	; (800c518 <_printf_i+0x244>)
 800c39e:	230a      	movs	r3, #10
 800c3a0:	e019      	b.n	800c3d6 <_printf_i+0x102>
 800c3a2:	680e      	ldr	r6, [r1, #0]
 800c3a4:	602b      	str	r3, [r5, #0]
 800c3a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c3aa:	bf18      	it	ne
 800c3ac:	b236      	sxthne	r6, r6
 800c3ae:	e7ef      	b.n	800c390 <_printf_i+0xbc>
 800c3b0:	682b      	ldr	r3, [r5, #0]
 800c3b2:	6820      	ldr	r0, [r4, #0]
 800c3b4:	1d19      	adds	r1, r3, #4
 800c3b6:	6029      	str	r1, [r5, #0]
 800c3b8:	0601      	lsls	r1, r0, #24
 800c3ba:	d501      	bpl.n	800c3c0 <_printf_i+0xec>
 800c3bc:	681e      	ldr	r6, [r3, #0]
 800c3be:	e002      	b.n	800c3c6 <_printf_i+0xf2>
 800c3c0:	0646      	lsls	r6, r0, #25
 800c3c2:	d5fb      	bpl.n	800c3bc <_printf_i+0xe8>
 800c3c4:	881e      	ldrh	r6, [r3, #0]
 800c3c6:	4854      	ldr	r0, [pc, #336]	; (800c518 <_printf_i+0x244>)
 800c3c8:	2f6f      	cmp	r7, #111	; 0x6f
 800c3ca:	bf0c      	ite	eq
 800c3cc:	2308      	moveq	r3, #8
 800c3ce:	230a      	movne	r3, #10
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c3d6:	6865      	ldr	r5, [r4, #4]
 800c3d8:	60a5      	str	r5, [r4, #8]
 800c3da:	2d00      	cmp	r5, #0
 800c3dc:	bfa2      	ittt	ge
 800c3de:	6821      	ldrge	r1, [r4, #0]
 800c3e0:	f021 0104 	bicge.w	r1, r1, #4
 800c3e4:	6021      	strge	r1, [r4, #0]
 800c3e6:	b90e      	cbnz	r6, 800c3ec <_printf_i+0x118>
 800c3e8:	2d00      	cmp	r5, #0
 800c3ea:	d04d      	beq.n	800c488 <_printf_i+0x1b4>
 800c3ec:	4615      	mov	r5, r2
 800c3ee:	fbb6 f1f3 	udiv	r1, r6, r3
 800c3f2:	fb03 6711 	mls	r7, r3, r1, r6
 800c3f6:	5dc7      	ldrb	r7, [r0, r7]
 800c3f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c3fc:	4637      	mov	r7, r6
 800c3fe:	42bb      	cmp	r3, r7
 800c400:	460e      	mov	r6, r1
 800c402:	d9f4      	bls.n	800c3ee <_printf_i+0x11a>
 800c404:	2b08      	cmp	r3, #8
 800c406:	d10b      	bne.n	800c420 <_printf_i+0x14c>
 800c408:	6823      	ldr	r3, [r4, #0]
 800c40a:	07de      	lsls	r6, r3, #31
 800c40c:	d508      	bpl.n	800c420 <_printf_i+0x14c>
 800c40e:	6923      	ldr	r3, [r4, #16]
 800c410:	6861      	ldr	r1, [r4, #4]
 800c412:	4299      	cmp	r1, r3
 800c414:	bfde      	ittt	le
 800c416:	2330      	movle	r3, #48	; 0x30
 800c418:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c41c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c420:	1b52      	subs	r2, r2, r5
 800c422:	6122      	str	r2, [r4, #16]
 800c424:	f8cd a000 	str.w	sl, [sp]
 800c428:	464b      	mov	r3, r9
 800c42a:	aa03      	add	r2, sp, #12
 800c42c:	4621      	mov	r1, r4
 800c42e:	4640      	mov	r0, r8
 800c430:	f7ff fee2 	bl	800c1f8 <_printf_common>
 800c434:	3001      	adds	r0, #1
 800c436:	d14c      	bne.n	800c4d2 <_printf_i+0x1fe>
 800c438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c43c:	b004      	add	sp, #16
 800c43e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c442:	4835      	ldr	r0, [pc, #212]	; (800c518 <_printf_i+0x244>)
 800c444:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c448:	6829      	ldr	r1, [r5, #0]
 800c44a:	6823      	ldr	r3, [r4, #0]
 800c44c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c450:	6029      	str	r1, [r5, #0]
 800c452:	061d      	lsls	r5, r3, #24
 800c454:	d514      	bpl.n	800c480 <_printf_i+0x1ac>
 800c456:	07df      	lsls	r7, r3, #31
 800c458:	bf44      	itt	mi
 800c45a:	f043 0320 	orrmi.w	r3, r3, #32
 800c45e:	6023      	strmi	r3, [r4, #0]
 800c460:	b91e      	cbnz	r6, 800c46a <_printf_i+0x196>
 800c462:	6823      	ldr	r3, [r4, #0]
 800c464:	f023 0320 	bic.w	r3, r3, #32
 800c468:	6023      	str	r3, [r4, #0]
 800c46a:	2310      	movs	r3, #16
 800c46c:	e7b0      	b.n	800c3d0 <_printf_i+0xfc>
 800c46e:	6823      	ldr	r3, [r4, #0]
 800c470:	f043 0320 	orr.w	r3, r3, #32
 800c474:	6023      	str	r3, [r4, #0]
 800c476:	2378      	movs	r3, #120	; 0x78
 800c478:	4828      	ldr	r0, [pc, #160]	; (800c51c <_printf_i+0x248>)
 800c47a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c47e:	e7e3      	b.n	800c448 <_printf_i+0x174>
 800c480:	0659      	lsls	r1, r3, #25
 800c482:	bf48      	it	mi
 800c484:	b2b6      	uxthmi	r6, r6
 800c486:	e7e6      	b.n	800c456 <_printf_i+0x182>
 800c488:	4615      	mov	r5, r2
 800c48a:	e7bb      	b.n	800c404 <_printf_i+0x130>
 800c48c:	682b      	ldr	r3, [r5, #0]
 800c48e:	6826      	ldr	r6, [r4, #0]
 800c490:	6961      	ldr	r1, [r4, #20]
 800c492:	1d18      	adds	r0, r3, #4
 800c494:	6028      	str	r0, [r5, #0]
 800c496:	0635      	lsls	r5, r6, #24
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	d501      	bpl.n	800c4a0 <_printf_i+0x1cc>
 800c49c:	6019      	str	r1, [r3, #0]
 800c49e:	e002      	b.n	800c4a6 <_printf_i+0x1d2>
 800c4a0:	0670      	lsls	r0, r6, #25
 800c4a2:	d5fb      	bpl.n	800c49c <_printf_i+0x1c8>
 800c4a4:	8019      	strh	r1, [r3, #0]
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	6123      	str	r3, [r4, #16]
 800c4aa:	4615      	mov	r5, r2
 800c4ac:	e7ba      	b.n	800c424 <_printf_i+0x150>
 800c4ae:	682b      	ldr	r3, [r5, #0]
 800c4b0:	1d1a      	adds	r2, r3, #4
 800c4b2:	602a      	str	r2, [r5, #0]
 800c4b4:	681d      	ldr	r5, [r3, #0]
 800c4b6:	6862      	ldr	r2, [r4, #4]
 800c4b8:	2100      	movs	r1, #0
 800c4ba:	4628      	mov	r0, r5
 800c4bc:	f7f3 feb0 	bl	8000220 <memchr>
 800c4c0:	b108      	cbz	r0, 800c4c6 <_printf_i+0x1f2>
 800c4c2:	1b40      	subs	r0, r0, r5
 800c4c4:	6060      	str	r0, [r4, #4]
 800c4c6:	6863      	ldr	r3, [r4, #4]
 800c4c8:	6123      	str	r3, [r4, #16]
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4d0:	e7a8      	b.n	800c424 <_printf_i+0x150>
 800c4d2:	6923      	ldr	r3, [r4, #16]
 800c4d4:	462a      	mov	r2, r5
 800c4d6:	4649      	mov	r1, r9
 800c4d8:	4640      	mov	r0, r8
 800c4da:	47d0      	blx	sl
 800c4dc:	3001      	adds	r0, #1
 800c4de:	d0ab      	beq.n	800c438 <_printf_i+0x164>
 800c4e0:	6823      	ldr	r3, [r4, #0]
 800c4e2:	079b      	lsls	r3, r3, #30
 800c4e4:	d413      	bmi.n	800c50e <_printf_i+0x23a>
 800c4e6:	68e0      	ldr	r0, [r4, #12]
 800c4e8:	9b03      	ldr	r3, [sp, #12]
 800c4ea:	4298      	cmp	r0, r3
 800c4ec:	bfb8      	it	lt
 800c4ee:	4618      	movlt	r0, r3
 800c4f0:	e7a4      	b.n	800c43c <_printf_i+0x168>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	4632      	mov	r2, r6
 800c4f6:	4649      	mov	r1, r9
 800c4f8:	4640      	mov	r0, r8
 800c4fa:	47d0      	blx	sl
 800c4fc:	3001      	adds	r0, #1
 800c4fe:	d09b      	beq.n	800c438 <_printf_i+0x164>
 800c500:	3501      	adds	r5, #1
 800c502:	68e3      	ldr	r3, [r4, #12]
 800c504:	9903      	ldr	r1, [sp, #12]
 800c506:	1a5b      	subs	r3, r3, r1
 800c508:	42ab      	cmp	r3, r5
 800c50a:	dcf2      	bgt.n	800c4f2 <_printf_i+0x21e>
 800c50c:	e7eb      	b.n	800c4e6 <_printf_i+0x212>
 800c50e:	2500      	movs	r5, #0
 800c510:	f104 0619 	add.w	r6, r4, #25
 800c514:	e7f5      	b.n	800c502 <_printf_i+0x22e>
 800c516:	bf00      	nop
 800c518:	08011aaa 	.word	0x08011aaa
 800c51c:	08011abb 	.word	0x08011abb

0800c520 <iprintf>:
 800c520:	b40f      	push	{r0, r1, r2, r3}
 800c522:	4b0a      	ldr	r3, [pc, #40]	; (800c54c <iprintf+0x2c>)
 800c524:	b513      	push	{r0, r1, r4, lr}
 800c526:	681c      	ldr	r4, [r3, #0]
 800c528:	b124      	cbz	r4, 800c534 <iprintf+0x14>
 800c52a:	69a3      	ldr	r3, [r4, #24]
 800c52c:	b913      	cbnz	r3, 800c534 <iprintf+0x14>
 800c52e:	4620      	mov	r0, r4
 800c530:	f001 ff96 	bl	800e460 <__sinit>
 800c534:	ab05      	add	r3, sp, #20
 800c536:	9a04      	ldr	r2, [sp, #16]
 800c538:	68a1      	ldr	r1, [r4, #8]
 800c53a:	9301      	str	r3, [sp, #4]
 800c53c:	4620      	mov	r0, r4
 800c53e:	f003 fa03 	bl	800f948 <_vfiprintf_r>
 800c542:	b002      	add	sp, #8
 800c544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c548:	b004      	add	sp, #16
 800c54a:	4770      	bx	lr
 800c54c:	2000004c 	.word	0x2000004c

0800c550 <_puts_r>:
 800c550:	b570      	push	{r4, r5, r6, lr}
 800c552:	460e      	mov	r6, r1
 800c554:	4605      	mov	r5, r0
 800c556:	b118      	cbz	r0, 800c560 <_puts_r+0x10>
 800c558:	6983      	ldr	r3, [r0, #24]
 800c55a:	b90b      	cbnz	r3, 800c560 <_puts_r+0x10>
 800c55c:	f001 ff80 	bl	800e460 <__sinit>
 800c560:	69ab      	ldr	r3, [r5, #24]
 800c562:	68ac      	ldr	r4, [r5, #8]
 800c564:	b913      	cbnz	r3, 800c56c <_puts_r+0x1c>
 800c566:	4628      	mov	r0, r5
 800c568:	f001 ff7a 	bl	800e460 <__sinit>
 800c56c:	4b2c      	ldr	r3, [pc, #176]	; (800c620 <_puts_r+0xd0>)
 800c56e:	429c      	cmp	r4, r3
 800c570:	d120      	bne.n	800c5b4 <_puts_r+0x64>
 800c572:	686c      	ldr	r4, [r5, #4]
 800c574:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c576:	07db      	lsls	r3, r3, #31
 800c578:	d405      	bmi.n	800c586 <_puts_r+0x36>
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	0598      	lsls	r0, r3, #22
 800c57e:	d402      	bmi.n	800c586 <_puts_r+0x36>
 800c580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c582:	f002 fb7e 	bl	800ec82 <__retarget_lock_acquire_recursive>
 800c586:	89a3      	ldrh	r3, [r4, #12]
 800c588:	0719      	lsls	r1, r3, #28
 800c58a:	d51d      	bpl.n	800c5c8 <_puts_r+0x78>
 800c58c:	6923      	ldr	r3, [r4, #16]
 800c58e:	b1db      	cbz	r3, 800c5c8 <_puts_r+0x78>
 800c590:	3e01      	subs	r6, #1
 800c592:	68a3      	ldr	r3, [r4, #8]
 800c594:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c598:	3b01      	subs	r3, #1
 800c59a:	60a3      	str	r3, [r4, #8]
 800c59c:	bb39      	cbnz	r1, 800c5ee <_puts_r+0x9e>
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	da38      	bge.n	800c614 <_puts_r+0xc4>
 800c5a2:	4622      	mov	r2, r4
 800c5a4:	210a      	movs	r1, #10
 800c5a6:	4628      	mov	r0, r5
 800c5a8:	f000 ff04 	bl	800d3b4 <__swbuf_r>
 800c5ac:	3001      	adds	r0, #1
 800c5ae:	d011      	beq.n	800c5d4 <_puts_r+0x84>
 800c5b0:	250a      	movs	r5, #10
 800c5b2:	e011      	b.n	800c5d8 <_puts_r+0x88>
 800c5b4:	4b1b      	ldr	r3, [pc, #108]	; (800c624 <_puts_r+0xd4>)
 800c5b6:	429c      	cmp	r4, r3
 800c5b8:	d101      	bne.n	800c5be <_puts_r+0x6e>
 800c5ba:	68ac      	ldr	r4, [r5, #8]
 800c5bc:	e7da      	b.n	800c574 <_puts_r+0x24>
 800c5be:	4b1a      	ldr	r3, [pc, #104]	; (800c628 <_puts_r+0xd8>)
 800c5c0:	429c      	cmp	r4, r3
 800c5c2:	bf08      	it	eq
 800c5c4:	68ec      	ldreq	r4, [r5, #12]
 800c5c6:	e7d5      	b.n	800c574 <_puts_r+0x24>
 800c5c8:	4621      	mov	r1, r4
 800c5ca:	4628      	mov	r0, r5
 800c5cc:	f000 ff44 	bl	800d458 <__swsetup_r>
 800c5d0:	2800      	cmp	r0, #0
 800c5d2:	d0dd      	beq.n	800c590 <_puts_r+0x40>
 800c5d4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c5d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c5da:	07da      	lsls	r2, r3, #31
 800c5dc:	d405      	bmi.n	800c5ea <_puts_r+0x9a>
 800c5de:	89a3      	ldrh	r3, [r4, #12]
 800c5e0:	059b      	lsls	r3, r3, #22
 800c5e2:	d402      	bmi.n	800c5ea <_puts_r+0x9a>
 800c5e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5e6:	f002 fb4d 	bl	800ec84 <__retarget_lock_release_recursive>
 800c5ea:	4628      	mov	r0, r5
 800c5ec:	bd70      	pop	{r4, r5, r6, pc}
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	da04      	bge.n	800c5fc <_puts_r+0xac>
 800c5f2:	69a2      	ldr	r2, [r4, #24]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	dc06      	bgt.n	800c606 <_puts_r+0xb6>
 800c5f8:	290a      	cmp	r1, #10
 800c5fa:	d004      	beq.n	800c606 <_puts_r+0xb6>
 800c5fc:	6823      	ldr	r3, [r4, #0]
 800c5fe:	1c5a      	adds	r2, r3, #1
 800c600:	6022      	str	r2, [r4, #0]
 800c602:	7019      	strb	r1, [r3, #0]
 800c604:	e7c5      	b.n	800c592 <_puts_r+0x42>
 800c606:	4622      	mov	r2, r4
 800c608:	4628      	mov	r0, r5
 800c60a:	f000 fed3 	bl	800d3b4 <__swbuf_r>
 800c60e:	3001      	adds	r0, #1
 800c610:	d1bf      	bne.n	800c592 <_puts_r+0x42>
 800c612:	e7df      	b.n	800c5d4 <_puts_r+0x84>
 800c614:	6823      	ldr	r3, [r4, #0]
 800c616:	250a      	movs	r5, #10
 800c618:	1c5a      	adds	r2, r3, #1
 800c61a:	6022      	str	r2, [r4, #0]
 800c61c:	701d      	strb	r5, [r3, #0]
 800c61e:	e7db      	b.n	800c5d8 <_puts_r+0x88>
 800c620:	08011cd4 	.word	0x08011cd4
 800c624:	08011cf4 	.word	0x08011cf4
 800c628:	08011cb4 	.word	0x08011cb4

0800c62c <puts>:
 800c62c:	4b02      	ldr	r3, [pc, #8]	; (800c638 <puts+0xc>)
 800c62e:	4601      	mov	r1, r0
 800c630:	6818      	ldr	r0, [r3, #0]
 800c632:	f7ff bf8d 	b.w	800c550 <_puts_r>
 800c636:	bf00      	nop
 800c638:	2000004c 	.word	0x2000004c

0800c63c <sulp>:
 800c63c:	b570      	push	{r4, r5, r6, lr}
 800c63e:	4604      	mov	r4, r0
 800c640:	460d      	mov	r5, r1
 800c642:	ec45 4b10 	vmov	d0, r4, r5
 800c646:	4616      	mov	r6, r2
 800c648:	f002 ff0e 	bl	800f468 <__ulp>
 800c64c:	ec51 0b10 	vmov	r0, r1, d0
 800c650:	b17e      	cbz	r6, 800c672 <sulp+0x36>
 800c652:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c656:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	dd09      	ble.n	800c672 <sulp+0x36>
 800c65e:	051b      	lsls	r3, r3, #20
 800c660:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c664:	2400      	movs	r4, #0
 800c666:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c66a:	4622      	mov	r2, r4
 800c66c:	462b      	mov	r3, r5
 800c66e:	f7f3 ffe3 	bl	8000638 <__aeabi_dmul>
 800c672:	bd70      	pop	{r4, r5, r6, pc}
 800c674:	0000      	movs	r0, r0
	...

0800c678 <_strtod_l>:
 800c678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c67c:	ed2d 8b02 	vpush	{d8}
 800c680:	b09d      	sub	sp, #116	; 0x74
 800c682:	461f      	mov	r7, r3
 800c684:	2300      	movs	r3, #0
 800c686:	9318      	str	r3, [sp, #96]	; 0x60
 800c688:	4ba2      	ldr	r3, [pc, #648]	; (800c914 <_strtod_l+0x29c>)
 800c68a:	9213      	str	r2, [sp, #76]	; 0x4c
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	9305      	str	r3, [sp, #20]
 800c690:	4604      	mov	r4, r0
 800c692:	4618      	mov	r0, r3
 800c694:	4688      	mov	r8, r1
 800c696:	f7f3 fdbb 	bl	8000210 <strlen>
 800c69a:	f04f 0a00 	mov.w	sl, #0
 800c69e:	4605      	mov	r5, r0
 800c6a0:	f04f 0b00 	mov.w	fp, #0
 800c6a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c6a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6aa:	781a      	ldrb	r2, [r3, #0]
 800c6ac:	2a2b      	cmp	r2, #43	; 0x2b
 800c6ae:	d04e      	beq.n	800c74e <_strtod_l+0xd6>
 800c6b0:	d83b      	bhi.n	800c72a <_strtod_l+0xb2>
 800c6b2:	2a0d      	cmp	r2, #13
 800c6b4:	d834      	bhi.n	800c720 <_strtod_l+0xa8>
 800c6b6:	2a08      	cmp	r2, #8
 800c6b8:	d834      	bhi.n	800c724 <_strtod_l+0xac>
 800c6ba:	2a00      	cmp	r2, #0
 800c6bc:	d03e      	beq.n	800c73c <_strtod_l+0xc4>
 800c6be:	2300      	movs	r3, #0
 800c6c0:	930a      	str	r3, [sp, #40]	; 0x28
 800c6c2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c6c4:	7833      	ldrb	r3, [r6, #0]
 800c6c6:	2b30      	cmp	r3, #48	; 0x30
 800c6c8:	f040 80b0 	bne.w	800c82c <_strtod_l+0x1b4>
 800c6cc:	7873      	ldrb	r3, [r6, #1]
 800c6ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c6d2:	2b58      	cmp	r3, #88	; 0x58
 800c6d4:	d168      	bne.n	800c7a8 <_strtod_l+0x130>
 800c6d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6d8:	9301      	str	r3, [sp, #4]
 800c6da:	ab18      	add	r3, sp, #96	; 0x60
 800c6dc:	9702      	str	r7, [sp, #8]
 800c6de:	9300      	str	r3, [sp, #0]
 800c6e0:	4a8d      	ldr	r2, [pc, #564]	; (800c918 <_strtod_l+0x2a0>)
 800c6e2:	ab19      	add	r3, sp, #100	; 0x64
 800c6e4:	a917      	add	r1, sp, #92	; 0x5c
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	f001 ffbe 	bl	800e668 <__gethex>
 800c6ec:	f010 0707 	ands.w	r7, r0, #7
 800c6f0:	4605      	mov	r5, r0
 800c6f2:	d005      	beq.n	800c700 <_strtod_l+0x88>
 800c6f4:	2f06      	cmp	r7, #6
 800c6f6:	d12c      	bne.n	800c752 <_strtod_l+0xda>
 800c6f8:	3601      	adds	r6, #1
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	9617      	str	r6, [sp, #92]	; 0x5c
 800c6fe:	930a      	str	r3, [sp, #40]	; 0x28
 800c700:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c702:	2b00      	cmp	r3, #0
 800c704:	f040 8590 	bne.w	800d228 <_strtod_l+0xbb0>
 800c708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c70a:	b1eb      	cbz	r3, 800c748 <_strtod_l+0xd0>
 800c70c:	4652      	mov	r2, sl
 800c70e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c712:	ec43 2b10 	vmov	d0, r2, r3
 800c716:	b01d      	add	sp, #116	; 0x74
 800c718:	ecbd 8b02 	vpop	{d8}
 800c71c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c720:	2a20      	cmp	r2, #32
 800c722:	d1cc      	bne.n	800c6be <_strtod_l+0x46>
 800c724:	3301      	adds	r3, #1
 800c726:	9317      	str	r3, [sp, #92]	; 0x5c
 800c728:	e7be      	b.n	800c6a8 <_strtod_l+0x30>
 800c72a:	2a2d      	cmp	r2, #45	; 0x2d
 800c72c:	d1c7      	bne.n	800c6be <_strtod_l+0x46>
 800c72e:	2201      	movs	r2, #1
 800c730:	920a      	str	r2, [sp, #40]	; 0x28
 800c732:	1c5a      	adds	r2, r3, #1
 800c734:	9217      	str	r2, [sp, #92]	; 0x5c
 800c736:	785b      	ldrb	r3, [r3, #1]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d1c2      	bne.n	800c6c2 <_strtod_l+0x4a>
 800c73c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c73e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c742:	2b00      	cmp	r3, #0
 800c744:	f040 856e 	bne.w	800d224 <_strtod_l+0xbac>
 800c748:	4652      	mov	r2, sl
 800c74a:	465b      	mov	r3, fp
 800c74c:	e7e1      	b.n	800c712 <_strtod_l+0x9a>
 800c74e:	2200      	movs	r2, #0
 800c750:	e7ee      	b.n	800c730 <_strtod_l+0xb8>
 800c752:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c754:	b13a      	cbz	r2, 800c766 <_strtod_l+0xee>
 800c756:	2135      	movs	r1, #53	; 0x35
 800c758:	a81a      	add	r0, sp, #104	; 0x68
 800c75a:	f002 ff90 	bl	800f67e <__copybits>
 800c75e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c760:	4620      	mov	r0, r4
 800c762:	f002 fb4f 	bl	800ee04 <_Bfree>
 800c766:	3f01      	subs	r7, #1
 800c768:	2f04      	cmp	r7, #4
 800c76a:	d806      	bhi.n	800c77a <_strtod_l+0x102>
 800c76c:	e8df f007 	tbb	[pc, r7]
 800c770:	1714030a 	.word	0x1714030a
 800c774:	0a          	.byte	0x0a
 800c775:	00          	.byte	0x00
 800c776:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c77a:	0728      	lsls	r0, r5, #28
 800c77c:	d5c0      	bpl.n	800c700 <_strtod_l+0x88>
 800c77e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c782:	e7bd      	b.n	800c700 <_strtod_l+0x88>
 800c784:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c788:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c78a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c78e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c792:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c796:	e7f0      	b.n	800c77a <_strtod_l+0x102>
 800c798:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c91c <_strtod_l+0x2a4>
 800c79c:	e7ed      	b.n	800c77a <_strtod_l+0x102>
 800c79e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c7a2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c7a6:	e7e8      	b.n	800c77a <_strtod_l+0x102>
 800c7a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7aa:	1c5a      	adds	r2, r3, #1
 800c7ac:	9217      	str	r2, [sp, #92]	; 0x5c
 800c7ae:	785b      	ldrb	r3, [r3, #1]
 800c7b0:	2b30      	cmp	r3, #48	; 0x30
 800c7b2:	d0f9      	beq.n	800c7a8 <_strtod_l+0x130>
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d0a3      	beq.n	800c700 <_strtod_l+0x88>
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	f04f 0900 	mov.w	r9, #0
 800c7be:	9304      	str	r3, [sp, #16]
 800c7c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7c2:	9308      	str	r3, [sp, #32]
 800c7c4:	f8cd 901c 	str.w	r9, [sp, #28]
 800c7c8:	464f      	mov	r7, r9
 800c7ca:	220a      	movs	r2, #10
 800c7cc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c7ce:	7806      	ldrb	r6, [r0, #0]
 800c7d0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c7d4:	b2d9      	uxtb	r1, r3
 800c7d6:	2909      	cmp	r1, #9
 800c7d8:	d92a      	bls.n	800c830 <_strtod_l+0x1b8>
 800c7da:	9905      	ldr	r1, [sp, #20]
 800c7dc:	462a      	mov	r2, r5
 800c7de:	f003 fa3e 	bl	800fc5e <strncmp>
 800c7e2:	b398      	cbz	r0, 800c84c <_strtod_l+0x1d4>
 800c7e4:	2000      	movs	r0, #0
 800c7e6:	4632      	mov	r2, r6
 800c7e8:	463d      	mov	r5, r7
 800c7ea:	9005      	str	r0, [sp, #20]
 800c7ec:	4603      	mov	r3, r0
 800c7ee:	2a65      	cmp	r2, #101	; 0x65
 800c7f0:	d001      	beq.n	800c7f6 <_strtod_l+0x17e>
 800c7f2:	2a45      	cmp	r2, #69	; 0x45
 800c7f4:	d118      	bne.n	800c828 <_strtod_l+0x1b0>
 800c7f6:	b91d      	cbnz	r5, 800c800 <_strtod_l+0x188>
 800c7f8:	9a04      	ldr	r2, [sp, #16]
 800c7fa:	4302      	orrs	r2, r0
 800c7fc:	d09e      	beq.n	800c73c <_strtod_l+0xc4>
 800c7fe:	2500      	movs	r5, #0
 800c800:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c804:	f108 0201 	add.w	r2, r8, #1
 800c808:	9217      	str	r2, [sp, #92]	; 0x5c
 800c80a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c80e:	2a2b      	cmp	r2, #43	; 0x2b
 800c810:	d075      	beq.n	800c8fe <_strtod_l+0x286>
 800c812:	2a2d      	cmp	r2, #45	; 0x2d
 800c814:	d07b      	beq.n	800c90e <_strtod_l+0x296>
 800c816:	f04f 0c00 	mov.w	ip, #0
 800c81a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c81e:	2909      	cmp	r1, #9
 800c820:	f240 8082 	bls.w	800c928 <_strtod_l+0x2b0>
 800c824:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c828:	2600      	movs	r6, #0
 800c82a:	e09d      	b.n	800c968 <_strtod_l+0x2f0>
 800c82c:	2300      	movs	r3, #0
 800c82e:	e7c4      	b.n	800c7ba <_strtod_l+0x142>
 800c830:	2f08      	cmp	r7, #8
 800c832:	bfd8      	it	le
 800c834:	9907      	ldrle	r1, [sp, #28]
 800c836:	f100 0001 	add.w	r0, r0, #1
 800c83a:	bfda      	itte	le
 800c83c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c840:	9307      	strle	r3, [sp, #28]
 800c842:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c846:	3701      	adds	r7, #1
 800c848:	9017      	str	r0, [sp, #92]	; 0x5c
 800c84a:	e7bf      	b.n	800c7cc <_strtod_l+0x154>
 800c84c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c84e:	195a      	adds	r2, r3, r5
 800c850:	9217      	str	r2, [sp, #92]	; 0x5c
 800c852:	5d5a      	ldrb	r2, [r3, r5]
 800c854:	2f00      	cmp	r7, #0
 800c856:	d037      	beq.n	800c8c8 <_strtod_l+0x250>
 800c858:	9005      	str	r0, [sp, #20]
 800c85a:	463d      	mov	r5, r7
 800c85c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c860:	2b09      	cmp	r3, #9
 800c862:	d912      	bls.n	800c88a <_strtod_l+0x212>
 800c864:	2301      	movs	r3, #1
 800c866:	e7c2      	b.n	800c7ee <_strtod_l+0x176>
 800c868:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c86a:	1c5a      	adds	r2, r3, #1
 800c86c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c86e:	785a      	ldrb	r2, [r3, #1]
 800c870:	3001      	adds	r0, #1
 800c872:	2a30      	cmp	r2, #48	; 0x30
 800c874:	d0f8      	beq.n	800c868 <_strtod_l+0x1f0>
 800c876:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c87a:	2b08      	cmp	r3, #8
 800c87c:	f200 84d9 	bhi.w	800d232 <_strtod_l+0xbba>
 800c880:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c882:	9005      	str	r0, [sp, #20]
 800c884:	2000      	movs	r0, #0
 800c886:	9308      	str	r3, [sp, #32]
 800c888:	4605      	mov	r5, r0
 800c88a:	3a30      	subs	r2, #48	; 0x30
 800c88c:	f100 0301 	add.w	r3, r0, #1
 800c890:	d014      	beq.n	800c8bc <_strtod_l+0x244>
 800c892:	9905      	ldr	r1, [sp, #20]
 800c894:	4419      	add	r1, r3
 800c896:	9105      	str	r1, [sp, #20]
 800c898:	462b      	mov	r3, r5
 800c89a:	eb00 0e05 	add.w	lr, r0, r5
 800c89e:	210a      	movs	r1, #10
 800c8a0:	4573      	cmp	r3, lr
 800c8a2:	d113      	bne.n	800c8cc <_strtod_l+0x254>
 800c8a4:	182b      	adds	r3, r5, r0
 800c8a6:	2b08      	cmp	r3, #8
 800c8a8:	f105 0501 	add.w	r5, r5, #1
 800c8ac:	4405      	add	r5, r0
 800c8ae:	dc1c      	bgt.n	800c8ea <_strtod_l+0x272>
 800c8b0:	9907      	ldr	r1, [sp, #28]
 800c8b2:	230a      	movs	r3, #10
 800c8b4:	fb03 2301 	mla	r3, r3, r1, r2
 800c8b8:	9307      	str	r3, [sp, #28]
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c8be:	1c51      	adds	r1, r2, #1
 800c8c0:	9117      	str	r1, [sp, #92]	; 0x5c
 800c8c2:	7852      	ldrb	r2, [r2, #1]
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	e7c9      	b.n	800c85c <_strtod_l+0x1e4>
 800c8c8:	4638      	mov	r0, r7
 800c8ca:	e7d2      	b.n	800c872 <_strtod_l+0x1fa>
 800c8cc:	2b08      	cmp	r3, #8
 800c8ce:	dc04      	bgt.n	800c8da <_strtod_l+0x262>
 800c8d0:	9e07      	ldr	r6, [sp, #28]
 800c8d2:	434e      	muls	r6, r1
 800c8d4:	9607      	str	r6, [sp, #28]
 800c8d6:	3301      	adds	r3, #1
 800c8d8:	e7e2      	b.n	800c8a0 <_strtod_l+0x228>
 800c8da:	f103 0c01 	add.w	ip, r3, #1
 800c8de:	f1bc 0f10 	cmp.w	ip, #16
 800c8e2:	bfd8      	it	le
 800c8e4:	fb01 f909 	mulle.w	r9, r1, r9
 800c8e8:	e7f5      	b.n	800c8d6 <_strtod_l+0x25e>
 800c8ea:	2d10      	cmp	r5, #16
 800c8ec:	bfdc      	itt	le
 800c8ee:	230a      	movle	r3, #10
 800c8f0:	fb03 2909 	mlale	r9, r3, r9, r2
 800c8f4:	e7e1      	b.n	800c8ba <_strtod_l+0x242>
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	9305      	str	r3, [sp, #20]
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	e77c      	b.n	800c7f8 <_strtod_l+0x180>
 800c8fe:	f04f 0c00 	mov.w	ip, #0
 800c902:	f108 0202 	add.w	r2, r8, #2
 800c906:	9217      	str	r2, [sp, #92]	; 0x5c
 800c908:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c90c:	e785      	b.n	800c81a <_strtod_l+0x1a2>
 800c90e:	f04f 0c01 	mov.w	ip, #1
 800c912:	e7f6      	b.n	800c902 <_strtod_l+0x28a>
 800c914:	08011d7c 	.word	0x08011d7c
 800c918:	08011acc 	.word	0x08011acc
 800c91c:	7ff00000 	.word	0x7ff00000
 800c920:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c922:	1c51      	adds	r1, r2, #1
 800c924:	9117      	str	r1, [sp, #92]	; 0x5c
 800c926:	7852      	ldrb	r2, [r2, #1]
 800c928:	2a30      	cmp	r2, #48	; 0x30
 800c92a:	d0f9      	beq.n	800c920 <_strtod_l+0x2a8>
 800c92c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c930:	2908      	cmp	r1, #8
 800c932:	f63f af79 	bhi.w	800c828 <_strtod_l+0x1b0>
 800c936:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c93a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c93c:	9206      	str	r2, [sp, #24]
 800c93e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c940:	1c51      	adds	r1, r2, #1
 800c942:	9117      	str	r1, [sp, #92]	; 0x5c
 800c944:	7852      	ldrb	r2, [r2, #1]
 800c946:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c94a:	2e09      	cmp	r6, #9
 800c94c:	d937      	bls.n	800c9be <_strtod_l+0x346>
 800c94e:	9e06      	ldr	r6, [sp, #24]
 800c950:	1b89      	subs	r1, r1, r6
 800c952:	2908      	cmp	r1, #8
 800c954:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c958:	dc02      	bgt.n	800c960 <_strtod_l+0x2e8>
 800c95a:	4576      	cmp	r6, lr
 800c95c:	bfa8      	it	ge
 800c95e:	4676      	movge	r6, lr
 800c960:	f1bc 0f00 	cmp.w	ip, #0
 800c964:	d000      	beq.n	800c968 <_strtod_l+0x2f0>
 800c966:	4276      	negs	r6, r6
 800c968:	2d00      	cmp	r5, #0
 800c96a:	d14d      	bne.n	800ca08 <_strtod_l+0x390>
 800c96c:	9904      	ldr	r1, [sp, #16]
 800c96e:	4301      	orrs	r1, r0
 800c970:	f47f aec6 	bne.w	800c700 <_strtod_l+0x88>
 800c974:	2b00      	cmp	r3, #0
 800c976:	f47f aee1 	bne.w	800c73c <_strtod_l+0xc4>
 800c97a:	2a69      	cmp	r2, #105	; 0x69
 800c97c:	d027      	beq.n	800c9ce <_strtod_l+0x356>
 800c97e:	dc24      	bgt.n	800c9ca <_strtod_l+0x352>
 800c980:	2a49      	cmp	r2, #73	; 0x49
 800c982:	d024      	beq.n	800c9ce <_strtod_l+0x356>
 800c984:	2a4e      	cmp	r2, #78	; 0x4e
 800c986:	f47f aed9 	bne.w	800c73c <_strtod_l+0xc4>
 800c98a:	499f      	ldr	r1, [pc, #636]	; (800cc08 <_strtod_l+0x590>)
 800c98c:	a817      	add	r0, sp, #92	; 0x5c
 800c98e:	f002 f8c3 	bl	800eb18 <__match>
 800c992:	2800      	cmp	r0, #0
 800c994:	f43f aed2 	beq.w	800c73c <_strtod_l+0xc4>
 800c998:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c99a:	781b      	ldrb	r3, [r3, #0]
 800c99c:	2b28      	cmp	r3, #40	; 0x28
 800c99e:	d12d      	bne.n	800c9fc <_strtod_l+0x384>
 800c9a0:	499a      	ldr	r1, [pc, #616]	; (800cc0c <_strtod_l+0x594>)
 800c9a2:	aa1a      	add	r2, sp, #104	; 0x68
 800c9a4:	a817      	add	r0, sp, #92	; 0x5c
 800c9a6:	f002 f8cb 	bl	800eb40 <__hexnan>
 800c9aa:	2805      	cmp	r0, #5
 800c9ac:	d126      	bne.n	800c9fc <_strtod_l+0x384>
 800c9ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c9b0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c9b4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c9b8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c9bc:	e6a0      	b.n	800c700 <_strtod_l+0x88>
 800c9be:	210a      	movs	r1, #10
 800c9c0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c9c4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c9c8:	e7b9      	b.n	800c93e <_strtod_l+0x2c6>
 800c9ca:	2a6e      	cmp	r2, #110	; 0x6e
 800c9cc:	e7db      	b.n	800c986 <_strtod_l+0x30e>
 800c9ce:	4990      	ldr	r1, [pc, #576]	; (800cc10 <_strtod_l+0x598>)
 800c9d0:	a817      	add	r0, sp, #92	; 0x5c
 800c9d2:	f002 f8a1 	bl	800eb18 <__match>
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	f43f aeb0 	beq.w	800c73c <_strtod_l+0xc4>
 800c9dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c9de:	498d      	ldr	r1, [pc, #564]	; (800cc14 <_strtod_l+0x59c>)
 800c9e0:	3b01      	subs	r3, #1
 800c9e2:	a817      	add	r0, sp, #92	; 0x5c
 800c9e4:	9317      	str	r3, [sp, #92]	; 0x5c
 800c9e6:	f002 f897 	bl	800eb18 <__match>
 800c9ea:	b910      	cbnz	r0, 800c9f2 <_strtod_l+0x37a>
 800c9ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c9ee:	3301      	adds	r3, #1
 800c9f0:	9317      	str	r3, [sp, #92]	; 0x5c
 800c9f2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800cc24 <_strtod_l+0x5ac>
 800c9f6:	f04f 0a00 	mov.w	sl, #0
 800c9fa:	e681      	b.n	800c700 <_strtod_l+0x88>
 800c9fc:	4886      	ldr	r0, [pc, #536]	; (800cc18 <_strtod_l+0x5a0>)
 800c9fe:	f003 f8d3 	bl	800fba8 <nan>
 800ca02:	ec5b ab10 	vmov	sl, fp, d0
 800ca06:	e67b      	b.n	800c700 <_strtod_l+0x88>
 800ca08:	9b05      	ldr	r3, [sp, #20]
 800ca0a:	9807      	ldr	r0, [sp, #28]
 800ca0c:	1af3      	subs	r3, r6, r3
 800ca0e:	2f00      	cmp	r7, #0
 800ca10:	bf08      	it	eq
 800ca12:	462f      	moveq	r7, r5
 800ca14:	2d10      	cmp	r5, #16
 800ca16:	9306      	str	r3, [sp, #24]
 800ca18:	46a8      	mov	r8, r5
 800ca1a:	bfa8      	it	ge
 800ca1c:	f04f 0810 	movge.w	r8, #16
 800ca20:	f7f3 fd90 	bl	8000544 <__aeabi_ui2d>
 800ca24:	2d09      	cmp	r5, #9
 800ca26:	4682      	mov	sl, r0
 800ca28:	468b      	mov	fp, r1
 800ca2a:	dd13      	ble.n	800ca54 <_strtod_l+0x3dc>
 800ca2c:	4b7b      	ldr	r3, [pc, #492]	; (800cc1c <_strtod_l+0x5a4>)
 800ca2e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ca32:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ca36:	f7f3 fdff 	bl	8000638 <__aeabi_dmul>
 800ca3a:	4682      	mov	sl, r0
 800ca3c:	4648      	mov	r0, r9
 800ca3e:	468b      	mov	fp, r1
 800ca40:	f7f3 fd80 	bl	8000544 <__aeabi_ui2d>
 800ca44:	4602      	mov	r2, r0
 800ca46:	460b      	mov	r3, r1
 800ca48:	4650      	mov	r0, sl
 800ca4a:	4659      	mov	r1, fp
 800ca4c:	f7f3 fc3e 	bl	80002cc <__adddf3>
 800ca50:	4682      	mov	sl, r0
 800ca52:	468b      	mov	fp, r1
 800ca54:	2d0f      	cmp	r5, #15
 800ca56:	dc38      	bgt.n	800caca <_strtod_l+0x452>
 800ca58:	9b06      	ldr	r3, [sp, #24]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	f43f ae50 	beq.w	800c700 <_strtod_l+0x88>
 800ca60:	dd24      	ble.n	800caac <_strtod_l+0x434>
 800ca62:	2b16      	cmp	r3, #22
 800ca64:	dc0b      	bgt.n	800ca7e <_strtod_l+0x406>
 800ca66:	496d      	ldr	r1, [pc, #436]	; (800cc1c <_strtod_l+0x5a4>)
 800ca68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca70:	4652      	mov	r2, sl
 800ca72:	465b      	mov	r3, fp
 800ca74:	f7f3 fde0 	bl	8000638 <__aeabi_dmul>
 800ca78:	4682      	mov	sl, r0
 800ca7a:	468b      	mov	fp, r1
 800ca7c:	e640      	b.n	800c700 <_strtod_l+0x88>
 800ca7e:	9a06      	ldr	r2, [sp, #24]
 800ca80:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ca84:	4293      	cmp	r3, r2
 800ca86:	db20      	blt.n	800caca <_strtod_l+0x452>
 800ca88:	4c64      	ldr	r4, [pc, #400]	; (800cc1c <_strtod_l+0x5a4>)
 800ca8a:	f1c5 050f 	rsb	r5, r5, #15
 800ca8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ca92:	4652      	mov	r2, sl
 800ca94:	465b      	mov	r3, fp
 800ca96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca9a:	f7f3 fdcd 	bl	8000638 <__aeabi_dmul>
 800ca9e:	9b06      	ldr	r3, [sp, #24]
 800caa0:	1b5d      	subs	r5, r3, r5
 800caa2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800caa6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800caaa:	e7e3      	b.n	800ca74 <_strtod_l+0x3fc>
 800caac:	9b06      	ldr	r3, [sp, #24]
 800caae:	3316      	adds	r3, #22
 800cab0:	db0b      	blt.n	800caca <_strtod_l+0x452>
 800cab2:	9b05      	ldr	r3, [sp, #20]
 800cab4:	1b9e      	subs	r6, r3, r6
 800cab6:	4b59      	ldr	r3, [pc, #356]	; (800cc1c <_strtod_l+0x5a4>)
 800cab8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800cabc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cac0:	4650      	mov	r0, sl
 800cac2:	4659      	mov	r1, fp
 800cac4:	f7f3 fee2 	bl	800088c <__aeabi_ddiv>
 800cac8:	e7d6      	b.n	800ca78 <_strtod_l+0x400>
 800caca:	9b06      	ldr	r3, [sp, #24]
 800cacc:	eba5 0808 	sub.w	r8, r5, r8
 800cad0:	4498      	add	r8, r3
 800cad2:	f1b8 0f00 	cmp.w	r8, #0
 800cad6:	dd74      	ble.n	800cbc2 <_strtod_l+0x54a>
 800cad8:	f018 030f 	ands.w	r3, r8, #15
 800cadc:	d00a      	beq.n	800caf4 <_strtod_l+0x47c>
 800cade:	494f      	ldr	r1, [pc, #316]	; (800cc1c <_strtod_l+0x5a4>)
 800cae0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cae4:	4652      	mov	r2, sl
 800cae6:	465b      	mov	r3, fp
 800cae8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800caec:	f7f3 fda4 	bl	8000638 <__aeabi_dmul>
 800caf0:	4682      	mov	sl, r0
 800caf2:	468b      	mov	fp, r1
 800caf4:	f038 080f 	bics.w	r8, r8, #15
 800caf8:	d04f      	beq.n	800cb9a <_strtod_l+0x522>
 800cafa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800cafe:	dd22      	ble.n	800cb46 <_strtod_l+0x4ce>
 800cb00:	2500      	movs	r5, #0
 800cb02:	462e      	mov	r6, r5
 800cb04:	9507      	str	r5, [sp, #28]
 800cb06:	9505      	str	r5, [sp, #20]
 800cb08:	2322      	movs	r3, #34	; 0x22
 800cb0a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800cc24 <_strtod_l+0x5ac>
 800cb0e:	6023      	str	r3, [r4, #0]
 800cb10:	f04f 0a00 	mov.w	sl, #0
 800cb14:	9b07      	ldr	r3, [sp, #28]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	f43f adf2 	beq.w	800c700 <_strtod_l+0x88>
 800cb1c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb1e:	4620      	mov	r0, r4
 800cb20:	f002 f970 	bl	800ee04 <_Bfree>
 800cb24:	9905      	ldr	r1, [sp, #20]
 800cb26:	4620      	mov	r0, r4
 800cb28:	f002 f96c 	bl	800ee04 <_Bfree>
 800cb2c:	4631      	mov	r1, r6
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f002 f968 	bl	800ee04 <_Bfree>
 800cb34:	9907      	ldr	r1, [sp, #28]
 800cb36:	4620      	mov	r0, r4
 800cb38:	f002 f964 	bl	800ee04 <_Bfree>
 800cb3c:	4629      	mov	r1, r5
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f002 f960 	bl	800ee04 <_Bfree>
 800cb44:	e5dc      	b.n	800c700 <_strtod_l+0x88>
 800cb46:	4b36      	ldr	r3, [pc, #216]	; (800cc20 <_strtod_l+0x5a8>)
 800cb48:	9304      	str	r3, [sp, #16]
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800cb50:	4650      	mov	r0, sl
 800cb52:	4659      	mov	r1, fp
 800cb54:	4699      	mov	r9, r3
 800cb56:	f1b8 0f01 	cmp.w	r8, #1
 800cb5a:	dc21      	bgt.n	800cba0 <_strtod_l+0x528>
 800cb5c:	b10b      	cbz	r3, 800cb62 <_strtod_l+0x4ea>
 800cb5e:	4682      	mov	sl, r0
 800cb60:	468b      	mov	fp, r1
 800cb62:	4b2f      	ldr	r3, [pc, #188]	; (800cc20 <_strtod_l+0x5a8>)
 800cb64:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cb68:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800cb6c:	4652      	mov	r2, sl
 800cb6e:	465b      	mov	r3, fp
 800cb70:	e9d9 0100 	ldrd	r0, r1, [r9]
 800cb74:	f7f3 fd60 	bl	8000638 <__aeabi_dmul>
 800cb78:	4b2a      	ldr	r3, [pc, #168]	; (800cc24 <_strtod_l+0x5ac>)
 800cb7a:	460a      	mov	r2, r1
 800cb7c:	400b      	ands	r3, r1
 800cb7e:	492a      	ldr	r1, [pc, #168]	; (800cc28 <_strtod_l+0x5b0>)
 800cb80:	428b      	cmp	r3, r1
 800cb82:	4682      	mov	sl, r0
 800cb84:	d8bc      	bhi.n	800cb00 <_strtod_l+0x488>
 800cb86:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cb8a:	428b      	cmp	r3, r1
 800cb8c:	bf86      	itte	hi
 800cb8e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800cc2c <_strtod_l+0x5b4>
 800cb92:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800cb96:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	9304      	str	r3, [sp, #16]
 800cb9e:	e084      	b.n	800ccaa <_strtod_l+0x632>
 800cba0:	f018 0f01 	tst.w	r8, #1
 800cba4:	d005      	beq.n	800cbb2 <_strtod_l+0x53a>
 800cba6:	9b04      	ldr	r3, [sp, #16]
 800cba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbac:	f7f3 fd44 	bl	8000638 <__aeabi_dmul>
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	9a04      	ldr	r2, [sp, #16]
 800cbb4:	3208      	adds	r2, #8
 800cbb6:	f109 0901 	add.w	r9, r9, #1
 800cbba:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cbbe:	9204      	str	r2, [sp, #16]
 800cbc0:	e7c9      	b.n	800cb56 <_strtod_l+0x4de>
 800cbc2:	d0ea      	beq.n	800cb9a <_strtod_l+0x522>
 800cbc4:	f1c8 0800 	rsb	r8, r8, #0
 800cbc8:	f018 020f 	ands.w	r2, r8, #15
 800cbcc:	d00a      	beq.n	800cbe4 <_strtod_l+0x56c>
 800cbce:	4b13      	ldr	r3, [pc, #76]	; (800cc1c <_strtod_l+0x5a4>)
 800cbd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbd4:	4650      	mov	r0, sl
 800cbd6:	4659      	mov	r1, fp
 800cbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbdc:	f7f3 fe56 	bl	800088c <__aeabi_ddiv>
 800cbe0:	4682      	mov	sl, r0
 800cbe2:	468b      	mov	fp, r1
 800cbe4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800cbe8:	d0d7      	beq.n	800cb9a <_strtod_l+0x522>
 800cbea:	f1b8 0f1f 	cmp.w	r8, #31
 800cbee:	dd1f      	ble.n	800cc30 <_strtod_l+0x5b8>
 800cbf0:	2500      	movs	r5, #0
 800cbf2:	462e      	mov	r6, r5
 800cbf4:	9507      	str	r5, [sp, #28]
 800cbf6:	9505      	str	r5, [sp, #20]
 800cbf8:	2322      	movs	r3, #34	; 0x22
 800cbfa:	f04f 0a00 	mov.w	sl, #0
 800cbfe:	f04f 0b00 	mov.w	fp, #0
 800cc02:	6023      	str	r3, [r4, #0]
 800cc04:	e786      	b.n	800cb14 <_strtod_l+0x49c>
 800cc06:	bf00      	nop
 800cc08:	08011aa5 	.word	0x08011aa5
 800cc0c:	08011ae0 	.word	0x08011ae0
 800cc10:	08011a9d 	.word	0x08011a9d
 800cc14:	08011c24 	.word	0x08011c24
 800cc18:	08011f38 	.word	0x08011f38
 800cc1c:	08011e18 	.word	0x08011e18
 800cc20:	08011df0 	.word	0x08011df0
 800cc24:	7ff00000 	.word	0x7ff00000
 800cc28:	7ca00000 	.word	0x7ca00000
 800cc2c:	7fefffff 	.word	0x7fefffff
 800cc30:	f018 0310 	ands.w	r3, r8, #16
 800cc34:	bf18      	it	ne
 800cc36:	236a      	movne	r3, #106	; 0x6a
 800cc38:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800cfe8 <_strtod_l+0x970>
 800cc3c:	9304      	str	r3, [sp, #16]
 800cc3e:	4650      	mov	r0, sl
 800cc40:	4659      	mov	r1, fp
 800cc42:	2300      	movs	r3, #0
 800cc44:	f018 0f01 	tst.w	r8, #1
 800cc48:	d004      	beq.n	800cc54 <_strtod_l+0x5dc>
 800cc4a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cc4e:	f7f3 fcf3 	bl	8000638 <__aeabi_dmul>
 800cc52:	2301      	movs	r3, #1
 800cc54:	ea5f 0868 	movs.w	r8, r8, asr #1
 800cc58:	f109 0908 	add.w	r9, r9, #8
 800cc5c:	d1f2      	bne.n	800cc44 <_strtod_l+0x5cc>
 800cc5e:	b10b      	cbz	r3, 800cc64 <_strtod_l+0x5ec>
 800cc60:	4682      	mov	sl, r0
 800cc62:	468b      	mov	fp, r1
 800cc64:	9b04      	ldr	r3, [sp, #16]
 800cc66:	b1c3      	cbz	r3, 800cc9a <_strtod_l+0x622>
 800cc68:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cc6c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	4659      	mov	r1, fp
 800cc74:	dd11      	ble.n	800cc9a <_strtod_l+0x622>
 800cc76:	2b1f      	cmp	r3, #31
 800cc78:	f340 8124 	ble.w	800cec4 <_strtod_l+0x84c>
 800cc7c:	2b34      	cmp	r3, #52	; 0x34
 800cc7e:	bfde      	ittt	le
 800cc80:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cc84:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800cc88:	fa03 f202 	lslle.w	r2, r3, r2
 800cc8c:	f04f 0a00 	mov.w	sl, #0
 800cc90:	bfcc      	ite	gt
 800cc92:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800cc96:	ea02 0b01 	andle.w	fp, r2, r1
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	4650      	mov	r0, sl
 800cca0:	4659      	mov	r1, fp
 800cca2:	f7f3 ff31 	bl	8000b08 <__aeabi_dcmpeq>
 800cca6:	2800      	cmp	r0, #0
 800cca8:	d1a2      	bne.n	800cbf0 <_strtod_l+0x578>
 800ccaa:	9b07      	ldr	r3, [sp, #28]
 800ccac:	9300      	str	r3, [sp, #0]
 800ccae:	9908      	ldr	r1, [sp, #32]
 800ccb0:	462b      	mov	r3, r5
 800ccb2:	463a      	mov	r2, r7
 800ccb4:	4620      	mov	r0, r4
 800ccb6:	f002 f90d 	bl	800eed4 <__s2b>
 800ccba:	9007      	str	r0, [sp, #28]
 800ccbc:	2800      	cmp	r0, #0
 800ccbe:	f43f af1f 	beq.w	800cb00 <_strtod_l+0x488>
 800ccc2:	9b05      	ldr	r3, [sp, #20]
 800ccc4:	1b9e      	subs	r6, r3, r6
 800ccc6:	9b06      	ldr	r3, [sp, #24]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	bfb4      	ite	lt
 800cccc:	4633      	movlt	r3, r6
 800ccce:	2300      	movge	r3, #0
 800ccd0:	930c      	str	r3, [sp, #48]	; 0x30
 800ccd2:	9b06      	ldr	r3, [sp, #24]
 800ccd4:	2500      	movs	r5, #0
 800ccd6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ccda:	9312      	str	r3, [sp, #72]	; 0x48
 800ccdc:	462e      	mov	r6, r5
 800ccde:	9b07      	ldr	r3, [sp, #28]
 800cce0:	4620      	mov	r0, r4
 800cce2:	6859      	ldr	r1, [r3, #4]
 800cce4:	f002 f84e 	bl	800ed84 <_Balloc>
 800cce8:	9005      	str	r0, [sp, #20]
 800ccea:	2800      	cmp	r0, #0
 800ccec:	f43f af0c 	beq.w	800cb08 <_strtod_l+0x490>
 800ccf0:	9b07      	ldr	r3, [sp, #28]
 800ccf2:	691a      	ldr	r2, [r3, #16]
 800ccf4:	3202      	adds	r2, #2
 800ccf6:	f103 010c 	add.w	r1, r3, #12
 800ccfa:	0092      	lsls	r2, r2, #2
 800ccfc:	300c      	adds	r0, #12
 800ccfe:	f7fe ff8f 	bl	800bc20 <memcpy>
 800cd02:	ec4b ab10 	vmov	d0, sl, fp
 800cd06:	aa1a      	add	r2, sp, #104	; 0x68
 800cd08:	a919      	add	r1, sp, #100	; 0x64
 800cd0a:	4620      	mov	r0, r4
 800cd0c:	f002 fc28 	bl	800f560 <__d2b>
 800cd10:	ec4b ab18 	vmov	d8, sl, fp
 800cd14:	9018      	str	r0, [sp, #96]	; 0x60
 800cd16:	2800      	cmp	r0, #0
 800cd18:	f43f aef6 	beq.w	800cb08 <_strtod_l+0x490>
 800cd1c:	2101      	movs	r1, #1
 800cd1e:	4620      	mov	r0, r4
 800cd20:	f002 f972 	bl	800f008 <__i2b>
 800cd24:	4606      	mov	r6, r0
 800cd26:	2800      	cmp	r0, #0
 800cd28:	f43f aeee 	beq.w	800cb08 <_strtod_l+0x490>
 800cd2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cd2e:	9904      	ldr	r1, [sp, #16]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	bfab      	itete	ge
 800cd34:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800cd36:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800cd38:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800cd3a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800cd3e:	bfac      	ite	ge
 800cd40:	eb03 0902 	addge.w	r9, r3, r2
 800cd44:	1ad7      	sublt	r7, r2, r3
 800cd46:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cd48:	eba3 0801 	sub.w	r8, r3, r1
 800cd4c:	4490      	add	r8, r2
 800cd4e:	4ba1      	ldr	r3, [pc, #644]	; (800cfd4 <_strtod_l+0x95c>)
 800cd50:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800cd54:	4598      	cmp	r8, r3
 800cd56:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cd5a:	f280 80c7 	bge.w	800ceec <_strtod_l+0x874>
 800cd5e:	eba3 0308 	sub.w	r3, r3, r8
 800cd62:	2b1f      	cmp	r3, #31
 800cd64:	eba2 0203 	sub.w	r2, r2, r3
 800cd68:	f04f 0101 	mov.w	r1, #1
 800cd6c:	f300 80b1 	bgt.w	800ced2 <_strtod_l+0x85a>
 800cd70:	fa01 f303 	lsl.w	r3, r1, r3
 800cd74:	930d      	str	r3, [sp, #52]	; 0x34
 800cd76:	2300      	movs	r3, #0
 800cd78:	9308      	str	r3, [sp, #32]
 800cd7a:	eb09 0802 	add.w	r8, r9, r2
 800cd7e:	9b04      	ldr	r3, [sp, #16]
 800cd80:	45c1      	cmp	r9, r8
 800cd82:	4417      	add	r7, r2
 800cd84:	441f      	add	r7, r3
 800cd86:	464b      	mov	r3, r9
 800cd88:	bfa8      	it	ge
 800cd8a:	4643      	movge	r3, r8
 800cd8c:	42bb      	cmp	r3, r7
 800cd8e:	bfa8      	it	ge
 800cd90:	463b      	movge	r3, r7
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	bfc2      	ittt	gt
 800cd96:	eba8 0803 	subgt.w	r8, r8, r3
 800cd9a:	1aff      	subgt	r7, r7, r3
 800cd9c:	eba9 0903 	subgt.w	r9, r9, r3
 800cda0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	dd17      	ble.n	800cdd6 <_strtod_l+0x75e>
 800cda6:	4631      	mov	r1, r6
 800cda8:	461a      	mov	r2, r3
 800cdaa:	4620      	mov	r0, r4
 800cdac:	f002 f9ec 	bl	800f188 <__pow5mult>
 800cdb0:	4606      	mov	r6, r0
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	f43f aea8 	beq.w	800cb08 <_strtod_l+0x490>
 800cdb8:	4601      	mov	r1, r0
 800cdba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cdbc:	4620      	mov	r0, r4
 800cdbe:	f002 f939 	bl	800f034 <__multiply>
 800cdc2:	900b      	str	r0, [sp, #44]	; 0x2c
 800cdc4:	2800      	cmp	r0, #0
 800cdc6:	f43f ae9f 	beq.w	800cb08 <_strtod_l+0x490>
 800cdca:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cdcc:	4620      	mov	r0, r4
 800cdce:	f002 f819 	bl	800ee04 <_Bfree>
 800cdd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdd4:	9318      	str	r3, [sp, #96]	; 0x60
 800cdd6:	f1b8 0f00 	cmp.w	r8, #0
 800cdda:	f300 808c 	bgt.w	800cef6 <_strtod_l+0x87e>
 800cdde:	9b06      	ldr	r3, [sp, #24]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	dd08      	ble.n	800cdf6 <_strtod_l+0x77e>
 800cde4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cde6:	9905      	ldr	r1, [sp, #20]
 800cde8:	4620      	mov	r0, r4
 800cdea:	f002 f9cd 	bl	800f188 <__pow5mult>
 800cdee:	9005      	str	r0, [sp, #20]
 800cdf0:	2800      	cmp	r0, #0
 800cdf2:	f43f ae89 	beq.w	800cb08 <_strtod_l+0x490>
 800cdf6:	2f00      	cmp	r7, #0
 800cdf8:	dd08      	ble.n	800ce0c <_strtod_l+0x794>
 800cdfa:	9905      	ldr	r1, [sp, #20]
 800cdfc:	463a      	mov	r2, r7
 800cdfe:	4620      	mov	r0, r4
 800ce00:	f002 fa1c 	bl	800f23c <__lshift>
 800ce04:	9005      	str	r0, [sp, #20]
 800ce06:	2800      	cmp	r0, #0
 800ce08:	f43f ae7e 	beq.w	800cb08 <_strtod_l+0x490>
 800ce0c:	f1b9 0f00 	cmp.w	r9, #0
 800ce10:	dd08      	ble.n	800ce24 <_strtod_l+0x7ac>
 800ce12:	4631      	mov	r1, r6
 800ce14:	464a      	mov	r2, r9
 800ce16:	4620      	mov	r0, r4
 800ce18:	f002 fa10 	bl	800f23c <__lshift>
 800ce1c:	4606      	mov	r6, r0
 800ce1e:	2800      	cmp	r0, #0
 800ce20:	f43f ae72 	beq.w	800cb08 <_strtod_l+0x490>
 800ce24:	9a05      	ldr	r2, [sp, #20]
 800ce26:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ce28:	4620      	mov	r0, r4
 800ce2a:	f002 fa93 	bl	800f354 <__mdiff>
 800ce2e:	4605      	mov	r5, r0
 800ce30:	2800      	cmp	r0, #0
 800ce32:	f43f ae69 	beq.w	800cb08 <_strtod_l+0x490>
 800ce36:	68c3      	ldr	r3, [r0, #12]
 800ce38:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	60c3      	str	r3, [r0, #12]
 800ce3e:	4631      	mov	r1, r6
 800ce40:	f002 fa6c 	bl	800f31c <__mcmp>
 800ce44:	2800      	cmp	r0, #0
 800ce46:	da60      	bge.n	800cf0a <_strtod_l+0x892>
 800ce48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce4a:	ea53 030a 	orrs.w	r3, r3, sl
 800ce4e:	f040 8082 	bne.w	800cf56 <_strtod_l+0x8de>
 800ce52:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d17d      	bne.n	800cf56 <_strtod_l+0x8de>
 800ce5a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ce5e:	0d1b      	lsrs	r3, r3, #20
 800ce60:	051b      	lsls	r3, r3, #20
 800ce62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ce66:	d976      	bls.n	800cf56 <_strtod_l+0x8de>
 800ce68:	696b      	ldr	r3, [r5, #20]
 800ce6a:	b913      	cbnz	r3, 800ce72 <_strtod_l+0x7fa>
 800ce6c:	692b      	ldr	r3, [r5, #16]
 800ce6e:	2b01      	cmp	r3, #1
 800ce70:	dd71      	ble.n	800cf56 <_strtod_l+0x8de>
 800ce72:	4629      	mov	r1, r5
 800ce74:	2201      	movs	r2, #1
 800ce76:	4620      	mov	r0, r4
 800ce78:	f002 f9e0 	bl	800f23c <__lshift>
 800ce7c:	4631      	mov	r1, r6
 800ce7e:	4605      	mov	r5, r0
 800ce80:	f002 fa4c 	bl	800f31c <__mcmp>
 800ce84:	2800      	cmp	r0, #0
 800ce86:	dd66      	ble.n	800cf56 <_strtod_l+0x8de>
 800ce88:	9904      	ldr	r1, [sp, #16]
 800ce8a:	4a53      	ldr	r2, [pc, #332]	; (800cfd8 <_strtod_l+0x960>)
 800ce8c:	465b      	mov	r3, fp
 800ce8e:	2900      	cmp	r1, #0
 800ce90:	f000 8081 	beq.w	800cf96 <_strtod_l+0x91e>
 800ce94:	ea02 010b 	and.w	r1, r2, fp
 800ce98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ce9c:	dc7b      	bgt.n	800cf96 <_strtod_l+0x91e>
 800ce9e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cea2:	f77f aea9 	ble.w	800cbf8 <_strtod_l+0x580>
 800cea6:	4b4d      	ldr	r3, [pc, #308]	; (800cfdc <_strtod_l+0x964>)
 800cea8:	4650      	mov	r0, sl
 800ceaa:	4659      	mov	r1, fp
 800ceac:	2200      	movs	r2, #0
 800ceae:	f7f3 fbc3 	bl	8000638 <__aeabi_dmul>
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	4303      	orrs	r3, r0
 800ceb6:	bf08      	it	eq
 800ceb8:	2322      	moveq	r3, #34	; 0x22
 800ceba:	4682      	mov	sl, r0
 800cebc:	468b      	mov	fp, r1
 800cebe:	bf08      	it	eq
 800cec0:	6023      	streq	r3, [r4, #0]
 800cec2:	e62b      	b.n	800cb1c <_strtod_l+0x4a4>
 800cec4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cec8:	fa02 f303 	lsl.w	r3, r2, r3
 800cecc:	ea03 0a0a 	and.w	sl, r3, sl
 800ced0:	e6e3      	b.n	800cc9a <_strtod_l+0x622>
 800ced2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ced6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ceda:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800cede:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800cee2:	fa01 f308 	lsl.w	r3, r1, r8
 800cee6:	9308      	str	r3, [sp, #32]
 800cee8:	910d      	str	r1, [sp, #52]	; 0x34
 800ceea:	e746      	b.n	800cd7a <_strtod_l+0x702>
 800ceec:	2300      	movs	r3, #0
 800ceee:	9308      	str	r3, [sp, #32]
 800cef0:	2301      	movs	r3, #1
 800cef2:	930d      	str	r3, [sp, #52]	; 0x34
 800cef4:	e741      	b.n	800cd7a <_strtod_l+0x702>
 800cef6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cef8:	4642      	mov	r2, r8
 800cefa:	4620      	mov	r0, r4
 800cefc:	f002 f99e 	bl	800f23c <__lshift>
 800cf00:	9018      	str	r0, [sp, #96]	; 0x60
 800cf02:	2800      	cmp	r0, #0
 800cf04:	f47f af6b 	bne.w	800cdde <_strtod_l+0x766>
 800cf08:	e5fe      	b.n	800cb08 <_strtod_l+0x490>
 800cf0a:	465f      	mov	r7, fp
 800cf0c:	d16e      	bne.n	800cfec <_strtod_l+0x974>
 800cf0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cf10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf14:	b342      	cbz	r2, 800cf68 <_strtod_l+0x8f0>
 800cf16:	4a32      	ldr	r2, [pc, #200]	; (800cfe0 <_strtod_l+0x968>)
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d128      	bne.n	800cf6e <_strtod_l+0x8f6>
 800cf1c:	9b04      	ldr	r3, [sp, #16]
 800cf1e:	4651      	mov	r1, sl
 800cf20:	b1eb      	cbz	r3, 800cf5e <_strtod_l+0x8e6>
 800cf22:	4b2d      	ldr	r3, [pc, #180]	; (800cfd8 <_strtod_l+0x960>)
 800cf24:	403b      	ands	r3, r7
 800cf26:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cf2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cf2e:	d819      	bhi.n	800cf64 <_strtod_l+0x8ec>
 800cf30:	0d1b      	lsrs	r3, r3, #20
 800cf32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cf36:	fa02 f303 	lsl.w	r3, r2, r3
 800cf3a:	4299      	cmp	r1, r3
 800cf3c:	d117      	bne.n	800cf6e <_strtod_l+0x8f6>
 800cf3e:	4b29      	ldr	r3, [pc, #164]	; (800cfe4 <_strtod_l+0x96c>)
 800cf40:	429f      	cmp	r7, r3
 800cf42:	d102      	bne.n	800cf4a <_strtod_l+0x8d2>
 800cf44:	3101      	adds	r1, #1
 800cf46:	f43f addf 	beq.w	800cb08 <_strtod_l+0x490>
 800cf4a:	4b23      	ldr	r3, [pc, #140]	; (800cfd8 <_strtod_l+0x960>)
 800cf4c:	403b      	ands	r3, r7
 800cf4e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800cf52:	f04f 0a00 	mov.w	sl, #0
 800cf56:	9b04      	ldr	r3, [sp, #16]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d1a4      	bne.n	800cea6 <_strtod_l+0x82e>
 800cf5c:	e5de      	b.n	800cb1c <_strtod_l+0x4a4>
 800cf5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cf62:	e7ea      	b.n	800cf3a <_strtod_l+0x8c2>
 800cf64:	4613      	mov	r3, r2
 800cf66:	e7e8      	b.n	800cf3a <_strtod_l+0x8c2>
 800cf68:	ea53 030a 	orrs.w	r3, r3, sl
 800cf6c:	d08c      	beq.n	800ce88 <_strtod_l+0x810>
 800cf6e:	9b08      	ldr	r3, [sp, #32]
 800cf70:	b1db      	cbz	r3, 800cfaa <_strtod_l+0x932>
 800cf72:	423b      	tst	r3, r7
 800cf74:	d0ef      	beq.n	800cf56 <_strtod_l+0x8de>
 800cf76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf78:	9a04      	ldr	r2, [sp, #16]
 800cf7a:	4650      	mov	r0, sl
 800cf7c:	4659      	mov	r1, fp
 800cf7e:	b1c3      	cbz	r3, 800cfb2 <_strtod_l+0x93a>
 800cf80:	f7ff fb5c 	bl	800c63c <sulp>
 800cf84:	4602      	mov	r2, r0
 800cf86:	460b      	mov	r3, r1
 800cf88:	ec51 0b18 	vmov	r0, r1, d8
 800cf8c:	f7f3 f99e 	bl	80002cc <__adddf3>
 800cf90:	4682      	mov	sl, r0
 800cf92:	468b      	mov	fp, r1
 800cf94:	e7df      	b.n	800cf56 <_strtod_l+0x8de>
 800cf96:	4013      	ands	r3, r2
 800cf98:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cf9c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cfa0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cfa4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800cfa8:	e7d5      	b.n	800cf56 <_strtod_l+0x8de>
 800cfaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfac:	ea13 0f0a 	tst.w	r3, sl
 800cfb0:	e7e0      	b.n	800cf74 <_strtod_l+0x8fc>
 800cfb2:	f7ff fb43 	bl	800c63c <sulp>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	460b      	mov	r3, r1
 800cfba:	ec51 0b18 	vmov	r0, r1, d8
 800cfbe:	f7f3 f983 	bl	80002c8 <__aeabi_dsub>
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	4682      	mov	sl, r0
 800cfc8:	468b      	mov	fp, r1
 800cfca:	f7f3 fd9d 	bl	8000b08 <__aeabi_dcmpeq>
 800cfce:	2800      	cmp	r0, #0
 800cfd0:	d0c1      	beq.n	800cf56 <_strtod_l+0x8de>
 800cfd2:	e611      	b.n	800cbf8 <_strtod_l+0x580>
 800cfd4:	fffffc02 	.word	0xfffffc02
 800cfd8:	7ff00000 	.word	0x7ff00000
 800cfdc:	39500000 	.word	0x39500000
 800cfe0:	000fffff 	.word	0x000fffff
 800cfe4:	7fefffff 	.word	0x7fefffff
 800cfe8:	08011af8 	.word	0x08011af8
 800cfec:	4631      	mov	r1, r6
 800cfee:	4628      	mov	r0, r5
 800cff0:	f002 fb12 	bl	800f618 <__ratio>
 800cff4:	ec59 8b10 	vmov	r8, r9, d0
 800cff8:	ee10 0a10 	vmov	r0, s0
 800cffc:	2200      	movs	r2, #0
 800cffe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d002:	4649      	mov	r1, r9
 800d004:	f7f3 fd94 	bl	8000b30 <__aeabi_dcmple>
 800d008:	2800      	cmp	r0, #0
 800d00a:	d07a      	beq.n	800d102 <_strtod_l+0xa8a>
 800d00c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d04a      	beq.n	800d0a8 <_strtod_l+0xa30>
 800d012:	4b95      	ldr	r3, [pc, #596]	; (800d268 <_strtod_l+0xbf0>)
 800d014:	2200      	movs	r2, #0
 800d016:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d01a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d268 <_strtod_l+0xbf0>
 800d01e:	f04f 0800 	mov.w	r8, #0
 800d022:	4b92      	ldr	r3, [pc, #584]	; (800d26c <_strtod_l+0xbf4>)
 800d024:	403b      	ands	r3, r7
 800d026:	930d      	str	r3, [sp, #52]	; 0x34
 800d028:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d02a:	4b91      	ldr	r3, [pc, #580]	; (800d270 <_strtod_l+0xbf8>)
 800d02c:	429a      	cmp	r2, r3
 800d02e:	f040 80b0 	bne.w	800d192 <_strtod_l+0xb1a>
 800d032:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d036:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d03a:	ec4b ab10 	vmov	d0, sl, fp
 800d03e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d042:	f002 fa11 	bl	800f468 <__ulp>
 800d046:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d04a:	ec53 2b10 	vmov	r2, r3, d0
 800d04e:	f7f3 faf3 	bl	8000638 <__aeabi_dmul>
 800d052:	4652      	mov	r2, sl
 800d054:	465b      	mov	r3, fp
 800d056:	f7f3 f939 	bl	80002cc <__adddf3>
 800d05a:	460b      	mov	r3, r1
 800d05c:	4983      	ldr	r1, [pc, #524]	; (800d26c <_strtod_l+0xbf4>)
 800d05e:	4a85      	ldr	r2, [pc, #532]	; (800d274 <_strtod_l+0xbfc>)
 800d060:	4019      	ands	r1, r3
 800d062:	4291      	cmp	r1, r2
 800d064:	4682      	mov	sl, r0
 800d066:	d960      	bls.n	800d12a <_strtod_l+0xab2>
 800d068:	ee18 3a90 	vmov	r3, s17
 800d06c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d070:	4293      	cmp	r3, r2
 800d072:	d104      	bne.n	800d07e <_strtod_l+0xa06>
 800d074:	ee18 3a10 	vmov	r3, s16
 800d078:	3301      	adds	r3, #1
 800d07a:	f43f ad45 	beq.w	800cb08 <_strtod_l+0x490>
 800d07e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d280 <_strtod_l+0xc08>
 800d082:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800d086:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d088:	4620      	mov	r0, r4
 800d08a:	f001 febb 	bl	800ee04 <_Bfree>
 800d08e:	9905      	ldr	r1, [sp, #20]
 800d090:	4620      	mov	r0, r4
 800d092:	f001 feb7 	bl	800ee04 <_Bfree>
 800d096:	4631      	mov	r1, r6
 800d098:	4620      	mov	r0, r4
 800d09a:	f001 feb3 	bl	800ee04 <_Bfree>
 800d09e:	4629      	mov	r1, r5
 800d0a0:	4620      	mov	r0, r4
 800d0a2:	f001 feaf 	bl	800ee04 <_Bfree>
 800d0a6:	e61a      	b.n	800ccde <_strtod_l+0x666>
 800d0a8:	f1ba 0f00 	cmp.w	sl, #0
 800d0ac:	d11b      	bne.n	800d0e6 <_strtod_l+0xa6e>
 800d0ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d0b2:	b9f3      	cbnz	r3, 800d0f2 <_strtod_l+0xa7a>
 800d0b4:	4b6c      	ldr	r3, [pc, #432]	; (800d268 <_strtod_l+0xbf0>)
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	4640      	mov	r0, r8
 800d0ba:	4649      	mov	r1, r9
 800d0bc:	f7f3 fd2e 	bl	8000b1c <__aeabi_dcmplt>
 800d0c0:	b9d0      	cbnz	r0, 800d0f8 <_strtod_l+0xa80>
 800d0c2:	4640      	mov	r0, r8
 800d0c4:	4649      	mov	r1, r9
 800d0c6:	4b6c      	ldr	r3, [pc, #432]	; (800d278 <_strtod_l+0xc00>)
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	f7f3 fab5 	bl	8000638 <__aeabi_dmul>
 800d0ce:	4680      	mov	r8, r0
 800d0d0:	4689      	mov	r9, r1
 800d0d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d0d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d0da:	9315      	str	r3, [sp, #84]	; 0x54
 800d0dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d0e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d0e4:	e79d      	b.n	800d022 <_strtod_l+0x9aa>
 800d0e6:	f1ba 0f01 	cmp.w	sl, #1
 800d0ea:	d102      	bne.n	800d0f2 <_strtod_l+0xa7a>
 800d0ec:	2f00      	cmp	r7, #0
 800d0ee:	f43f ad83 	beq.w	800cbf8 <_strtod_l+0x580>
 800d0f2:	4b62      	ldr	r3, [pc, #392]	; (800d27c <_strtod_l+0xc04>)
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	e78e      	b.n	800d016 <_strtod_l+0x99e>
 800d0f8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d278 <_strtod_l+0xc00>
 800d0fc:	f04f 0800 	mov.w	r8, #0
 800d100:	e7e7      	b.n	800d0d2 <_strtod_l+0xa5a>
 800d102:	4b5d      	ldr	r3, [pc, #372]	; (800d278 <_strtod_l+0xc00>)
 800d104:	4640      	mov	r0, r8
 800d106:	4649      	mov	r1, r9
 800d108:	2200      	movs	r2, #0
 800d10a:	f7f3 fa95 	bl	8000638 <__aeabi_dmul>
 800d10e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d110:	4680      	mov	r8, r0
 800d112:	4689      	mov	r9, r1
 800d114:	b933      	cbnz	r3, 800d124 <_strtod_l+0xaac>
 800d116:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d11a:	900e      	str	r0, [sp, #56]	; 0x38
 800d11c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d11e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d122:	e7dd      	b.n	800d0e0 <_strtod_l+0xa68>
 800d124:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d128:	e7f9      	b.n	800d11e <_strtod_l+0xaa6>
 800d12a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d12e:	9b04      	ldr	r3, [sp, #16]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d1a8      	bne.n	800d086 <_strtod_l+0xa0e>
 800d134:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d138:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d13a:	0d1b      	lsrs	r3, r3, #20
 800d13c:	051b      	lsls	r3, r3, #20
 800d13e:	429a      	cmp	r2, r3
 800d140:	d1a1      	bne.n	800d086 <_strtod_l+0xa0e>
 800d142:	4640      	mov	r0, r8
 800d144:	4649      	mov	r1, r9
 800d146:	f7f3 fdd7 	bl	8000cf8 <__aeabi_d2lz>
 800d14a:	f7f3 fa47 	bl	80005dc <__aeabi_l2d>
 800d14e:	4602      	mov	r2, r0
 800d150:	460b      	mov	r3, r1
 800d152:	4640      	mov	r0, r8
 800d154:	4649      	mov	r1, r9
 800d156:	f7f3 f8b7 	bl	80002c8 <__aeabi_dsub>
 800d15a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d15c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d160:	ea43 030a 	orr.w	r3, r3, sl
 800d164:	4313      	orrs	r3, r2
 800d166:	4680      	mov	r8, r0
 800d168:	4689      	mov	r9, r1
 800d16a:	d055      	beq.n	800d218 <_strtod_l+0xba0>
 800d16c:	a336      	add	r3, pc, #216	; (adr r3, 800d248 <_strtod_l+0xbd0>)
 800d16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d172:	f7f3 fcd3 	bl	8000b1c <__aeabi_dcmplt>
 800d176:	2800      	cmp	r0, #0
 800d178:	f47f acd0 	bne.w	800cb1c <_strtod_l+0x4a4>
 800d17c:	a334      	add	r3, pc, #208	; (adr r3, 800d250 <_strtod_l+0xbd8>)
 800d17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d182:	4640      	mov	r0, r8
 800d184:	4649      	mov	r1, r9
 800d186:	f7f3 fce7 	bl	8000b58 <__aeabi_dcmpgt>
 800d18a:	2800      	cmp	r0, #0
 800d18c:	f43f af7b 	beq.w	800d086 <_strtod_l+0xa0e>
 800d190:	e4c4      	b.n	800cb1c <_strtod_l+0x4a4>
 800d192:	9b04      	ldr	r3, [sp, #16]
 800d194:	b333      	cbz	r3, 800d1e4 <_strtod_l+0xb6c>
 800d196:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d198:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d19c:	d822      	bhi.n	800d1e4 <_strtod_l+0xb6c>
 800d19e:	a32e      	add	r3, pc, #184	; (adr r3, 800d258 <_strtod_l+0xbe0>)
 800d1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a4:	4640      	mov	r0, r8
 800d1a6:	4649      	mov	r1, r9
 800d1a8:	f7f3 fcc2 	bl	8000b30 <__aeabi_dcmple>
 800d1ac:	b1a0      	cbz	r0, 800d1d8 <_strtod_l+0xb60>
 800d1ae:	4649      	mov	r1, r9
 800d1b0:	4640      	mov	r0, r8
 800d1b2:	f7f3 fd19 	bl	8000be8 <__aeabi_d2uiz>
 800d1b6:	2801      	cmp	r0, #1
 800d1b8:	bf38      	it	cc
 800d1ba:	2001      	movcc	r0, #1
 800d1bc:	f7f3 f9c2 	bl	8000544 <__aeabi_ui2d>
 800d1c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1c2:	4680      	mov	r8, r0
 800d1c4:	4689      	mov	r9, r1
 800d1c6:	bb23      	cbnz	r3, 800d212 <_strtod_l+0xb9a>
 800d1c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1cc:	9010      	str	r0, [sp, #64]	; 0x40
 800d1ce:	9311      	str	r3, [sp, #68]	; 0x44
 800d1d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d1d4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d1d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d1dc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d1e0:	1a9b      	subs	r3, r3, r2
 800d1e2:	9309      	str	r3, [sp, #36]	; 0x24
 800d1e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d1e8:	eeb0 0a48 	vmov.f32	s0, s16
 800d1ec:	eef0 0a68 	vmov.f32	s1, s17
 800d1f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d1f4:	f002 f938 	bl	800f468 <__ulp>
 800d1f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d1fc:	ec53 2b10 	vmov	r2, r3, d0
 800d200:	f7f3 fa1a 	bl	8000638 <__aeabi_dmul>
 800d204:	ec53 2b18 	vmov	r2, r3, d8
 800d208:	f7f3 f860 	bl	80002cc <__adddf3>
 800d20c:	4682      	mov	sl, r0
 800d20e:	468b      	mov	fp, r1
 800d210:	e78d      	b.n	800d12e <_strtod_l+0xab6>
 800d212:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d216:	e7db      	b.n	800d1d0 <_strtod_l+0xb58>
 800d218:	a311      	add	r3, pc, #68	; (adr r3, 800d260 <_strtod_l+0xbe8>)
 800d21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21e:	f7f3 fc7d 	bl	8000b1c <__aeabi_dcmplt>
 800d222:	e7b2      	b.n	800d18a <_strtod_l+0xb12>
 800d224:	2300      	movs	r3, #0
 800d226:	930a      	str	r3, [sp, #40]	; 0x28
 800d228:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d22a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d22c:	6013      	str	r3, [r2, #0]
 800d22e:	f7ff ba6b 	b.w	800c708 <_strtod_l+0x90>
 800d232:	2a65      	cmp	r2, #101	; 0x65
 800d234:	f43f ab5f 	beq.w	800c8f6 <_strtod_l+0x27e>
 800d238:	2a45      	cmp	r2, #69	; 0x45
 800d23a:	f43f ab5c 	beq.w	800c8f6 <_strtod_l+0x27e>
 800d23e:	2301      	movs	r3, #1
 800d240:	f7ff bb94 	b.w	800c96c <_strtod_l+0x2f4>
 800d244:	f3af 8000 	nop.w
 800d248:	94a03595 	.word	0x94a03595
 800d24c:	3fdfffff 	.word	0x3fdfffff
 800d250:	35afe535 	.word	0x35afe535
 800d254:	3fe00000 	.word	0x3fe00000
 800d258:	ffc00000 	.word	0xffc00000
 800d25c:	41dfffff 	.word	0x41dfffff
 800d260:	94a03595 	.word	0x94a03595
 800d264:	3fcfffff 	.word	0x3fcfffff
 800d268:	3ff00000 	.word	0x3ff00000
 800d26c:	7ff00000 	.word	0x7ff00000
 800d270:	7fe00000 	.word	0x7fe00000
 800d274:	7c9fffff 	.word	0x7c9fffff
 800d278:	3fe00000 	.word	0x3fe00000
 800d27c:	bff00000 	.word	0xbff00000
 800d280:	7fefffff 	.word	0x7fefffff

0800d284 <strtod>:
 800d284:	460a      	mov	r2, r1
 800d286:	4601      	mov	r1, r0
 800d288:	4802      	ldr	r0, [pc, #8]	; (800d294 <strtod+0x10>)
 800d28a:	4b03      	ldr	r3, [pc, #12]	; (800d298 <strtod+0x14>)
 800d28c:	6800      	ldr	r0, [r0, #0]
 800d28e:	f7ff b9f3 	b.w	800c678 <_strtod_l>
 800d292:	bf00      	nop
 800d294:	2000004c 	.word	0x2000004c
 800d298:	200000b4 	.word	0x200000b4

0800d29c <_strtol_l.constprop.0>:
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2a2:	d001      	beq.n	800d2a8 <_strtol_l.constprop.0+0xc>
 800d2a4:	2b24      	cmp	r3, #36	; 0x24
 800d2a6:	d906      	bls.n	800d2b6 <_strtol_l.constprop.0+0x1a>
 800d2a8:	f7fe fc90 	bl	800bbcc <__errno>
 800d2ac:	2316      	movs	r3, #22
 800d2ae:	6003      	str	r3, [r0, #0]
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2b6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d39c <_strtol_l.constprop.0+0x100>
 800d2ba:	460d      	mov	r5, r1
 800d2bc:	462e      	mov	r6, r5
 800d2be:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d2c2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d2c6:	f017 0708 	ands.w	r7, r7, #8
 800d2ca:	d1f7      	bne.n	800d2bc <_strtol_l.constprop.0+0x20>
 800d2cc:	2c2d      	cmp	r4, #45	; 0x2d
 800d2ce:	d132      	bne.n	800d336 <_strtol_l.constprop.0+0x9a>
 800d2d0:	782c      	ldrb	r4, [r5, #0]
 800d2d2:	2701      	movs	r7, #1
 800d2d4:	1cb5      	adds	r5, r6, #2
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d05b      	beq.n	800d392 <_strtol_l.constprop.0+0xf6>
 800d2da:	2b10      	cmp	r3, #16
 800d2dc:	d109      	bne.n	800d2f2 <_strtol_l.constprop.0+0x56>
 800d2de:	2c30      	cmp	r4, #48	; 0x30
 800d2e0:	d107      	bne.n	800d2f2 <_strtol_l.constprop.0+0x56>
 800d2e2:	782c      	ldrb	r4, [r5, #0]
 800d2e4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d2e8:	2c58      	cmp	r4, #88	; 0x58
 800d2ea:	d14d      	bne.n	800d388 <_strtol_l.constprop.0+0xec>
 800d2ec:	786c      	ldrb	r4, [r5, #1]
 800d2ee:	2310      	movs	r3, #16
 800d2f0:	3502      	adds	r5, #2
 800d2f2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d2f6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d2fa:	f04f 0c00 	mov.w	ip, #0
 800d2fe:	fbb8 f9f3 	udiv	r9, r8, r3
 800d302:	4666      	mov	r6, ip
 800d304:	fb03 8a19 	mls	sl, r3, r9, r8
 800d308:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d30c:	f1be 0f09 	cmp.w	lr, #9
 800d310:	d816      	bhi.n	800d340 <_strtol_l.constprop.0+0xa4>
 800d312:	4674      	mov	r4, lr
 800d314:	42a3      	cmp	r3, r4
 800d316:	dd24      	ble.n	800d362 <_strtol_l.constprop.0+0xc6>
 800d318:	f1bc 0f00 	cmp.w	ip, #0
 800d31c:	db1e      	blt.n	800d35c <_strtol_l.constprop.0+0xc0>
 800d31e:	45b1      	cmp	r9, r6
 800d320:	d31c      	bcc.n	800d35c <_strtol_l.constprop.0+0xc0>
 800d322:	d101      	bne.n	800d328 <_strtol_l.constprop.0+0x8c>
 800d324:	45a2      	cmp	sl, r4
 800d326:	db19      	blt.n	800d35c <_strtol_l.constprop.0+0xc0>
 800d328:	fb06 4603 	mla	r6, r6, r3, r4
 800d32c:	f04f 0c01 	mov.w	ip, #1
 800d330:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d334:	e7e8      	b.n	800d308 <_strtol_l.constprop.0+0x6c>
 800d336:	2c2b      	cmp	r4, #43	; 0x2b
 800d338:	bf04      	itt	eq
 800d33a:	782c      	ldrbeq	r4, [r5, #0]
 800d33c:	1cb5      	addeq	r5, r6, #2
 800d33e:	e7ca      	b.n	800d2d6 <_strtol_l.constprop.0+0x3a>
 800d340:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d344:	f1be 0f19 	cmp.w	lr, #25
 800d348:	d801      	bhi.n	800d34e <_strtol_l.constprop.0+0xb2>
 800d34a:	3c37      	subs	r4, #55	; 0x37
 800d34c:	e7e2      	b.n	800d314 <_strtol_l.constprop.0+0x78>
 800d34e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d352:	f1be 0f19 	cmp.w	lr, #25
 800d356:	d804      	bhi.n	800d362 <_strtol_l.constprop.0+0xc6>
 800d358:	3c57      	subs	r4, #87	; 0x57
 800d35a:	e7db      	b.n	800d314 <_strtol_l.constprop.0+0x78>
 800d35c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800d360:	e7e6      	b.n	800d330 <_strtol_l.constprop.0+0x94>
 800d362:	f1bc 0f00 	cmp.w	ip, #0
 800d366:	da05      	bge.n	800d374 <_strtol_l.constprop.0+0xd8>
 800d368:	2322      	movs	r3, #34	; 0x22
 800d36a:	6003      	str	r3, [r0, #0]
 800d36c:	4646      	mov	r6, r8
 800d36e:	b942      	cbnz	r2, 800d382 <_strtol_l.constprop.0+0xe6>
 800d370:	4630      	mov	r0, r6
 800d372:	e79e      	b.n	800d2b2 <_strtol_l.constprop.0+0x16>
 800d374:	b107      	cbz	r7, 800d378 <_strtol_l.constprop.0+0xdc>
 800d376:	4276      	negs	r6, r6
 800d378:	2a00      	cmp	r2, #0
 800d37a:	d0f9      	beq.n	800d370 <_strtol_l.constprop.0+0xd4>
 800d37c:	f1bc 0f00 	cmp.w	ip, #0
 800d380:	d000      	beq.n	800d384 <_strtol_l.constprop.0+0xe8>
 800d382:	1e69      	subs	r1, r5, #1
 800d384:	6011      	str	r1, [r2, #0]
 800d386:	e7f3      	b.n	800d370 <_strtol_l.constprop.0+0xd4>
 800d388:	2430      	movs	r4, #48	; 0x30
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d1b1      	bne.n	800d2f2 <_strtol_l.constprop.0+0x56>
 800d38e:	2308      	movs	r3, #8
 800d390:	e7af      	b.n	800d2f2 <_strtol_l.constprop.0+0x56>
 800d392:	2c30      	cmp	r4, #48	; 0x30
 800d394:	d0a5      	beq.n	800d2e2 <_strtol_l.constprop.0+0x46>
 800d396:	230a      	movs	r3, #10
 800d398:	e7ab      	b.n	800d2f2 <_strtol_l.constprop.0+0x56>
 800d39a:	bf00      	nop
 800d39c:	08011b21 	.word	0x08011b21

0800d3a0 <strtol>:
 800d3a0:	4613      	mov	r3, r2
 800d3a2:	460a      	mov	r2, r1
 800d3a4:	4601      	mov	r1, r0
 800d3a6:	4802      	ldr	r0, [pc, #8]	; (800d3b0 <strtol+0x10>)
 800d3a8:	6800      	ldr	r0, [r0, #0]
 800d3aa:	f7ff bf77 	b.w	800d29c <_strtol_l.constprop.0>
 800d3ae:	bf00      	nop
 800d3b0:	2000004c 	.word	0x2000004c

0800d3b4 <__swbuf_r>:
 800d3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3b6:	460e      	mov	r6, r1
 800d3b8:	4614      	mov	r4, r2
 800d3ba:	4605      	mov	r5, r0
 800d3bc:	b118      	cbz	r0, 800d3c6 <__swbuf_r+0x12>
 800d3be:	6983      	ldr	r3, [r0, #24]
 800d3c0:	b90b      	cbnz	r3, 800d3c6 <__swbuf_r+0x12>
 800d3c2:	f001 f84d 	bl	800e460 <__sinit>
 800d3c6:	4b21      	ldr	r3, [pc, #132]	; (800d44c <__swbuf_r+0x98>)
 800d3c8:	429c      	cmp	r4, r3
 800d3ca:	d12b      	bne.n	800d424 <__swbuf_r+0x70>
 800d3cc:	686c      	ldr	r4, [r5, #4]
 800d3ce:	69a3      	ldr	r3, [r4, #24]
 800d3d0:	60a3      	str	r3, [r4, #8]
 800d3d2:	89a3      	ldrh	r3, [r4, #12]
 800d3d4:	071a      	lsls	r2, r3, #28
 800d3d6:	d52f      	bpl.n	800d438 <__swbuf_r+0x84>
 800d3d8:	6923      	ldr	r3, [r4, #16]
 800d3da:	b36b      	cbz	r3, 800d438 <__swbuf_r+0x84>
 800d3dc:	6923      	ldr	r3, [r4, #16]
 800d3de:	6820      	ldr	r0, [r4, #0]
 800d3e0:	1ac0      	subs	r0, r0, r3
 800d3e2:	6963      	ldr	r3, [r4, #20]
 800d3e4:	b2f6      	uxtb	r6, r6
 800d3e6:	4283      	cmp	r3, r0
 800d3e8:	4637      	mov	r7, r6
 800d3ea:	dc04      	bgt.n	800d3f6 <__swbuf_r+0x42>
 800d3ec:	4621      	mov	r1, r4
 800d3ee:	4628      	mov	r0, r5
 800d3f0:	f000 ffa2 	bl	800e338 <_fflush_r>
 800d3f4:	bb30      	cbnz	r0, 800d444 <__swbuf_r+0x90>
 800d3f6:	68a3      	ldr	r3, [r4, #8]
 800d3f8:	3b01      	subs	r3, #1
 800d3fa:	60a3      	str	r3, [r4, #8]
 800d3fc:	6823      	ldr	r3, [r4, #0]
 800d3fe:	1c5a      	adds	r2, r3, #1
 800d400:	6022      	str	r2, [r4, #0]
 800d402:	701e      	strb	r6, [r3, #0]
 800d404:	6963      	ldr	r3, [r4, #20]
 800d406:	3001      	adds	r0, #1
 800d408:	4283      	cmp	r3, r0
 800d40a:	d004      	beq.n	800d416 <__swbuf_r+0x62>
 800d40c:	89a3      	ldrh	r3, [r4, #12]
 800d40e:	07db      	lsls	r3, r3, #31
 800d410:	d506      	bpl.n	800d420 <__swbuf_r+0x6c>
 800d412:	2e0a      	cmp	r6, #10
 800d414:	d104      	bne.n	800d420 <__swbuf_r+0x6c>
 800d416:	4621      	mov	r1, r4
 800d418:	4628      	mov	r0, r5
 800d41a:	f000 ff8d 	bl	800e338 <_fflush_r>
 800d41e:	b988      	cbnz	r0, 800d444 <__swbuf_r+0x90>
 800d420:	4638      	mov	r0, r7
 800d422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d424:	4b0a      	ldr	r3, [pc, #40]	; (800d450 <__swbuf_r+0x9c>)
 800d426:	429c      	cmp	r4, r3
 800d428:	d101      	bne.n	800d42e <__swbuf_r+0x7a>
 800d42a:	68ac      	ldr	r4, [r5, #8]
 800d42c:	e7cf      	b.n	800d3ce <__swbuf_r+0x1a>
 800d42e:	4b09      	ldr	r3, [pc, #36]	; (800d454 <__swbuf_r+0xa0>)
 800d430:	429c      	cmp	r4, r3
 800d432:	bf08      	it	eq
 800d434:	68ec      	ldreq	r4, [r5, #12]
 800d436:	e7ca      	b.n	800d3ce <__swbuf_r+0x1a>
 800d438:	4621      	mov	r1, r4
 800d43a:	4628      	mov	r0, r5
 800d43c:	f000 f80c 	bl	800d458 <__swsetup_r>
 800d440:	2800      	cmp	r0, #0
 800d442:	d0cb      	beq.n	800d3dc <__swbuf_r+0x28>
 800d444:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d448:	e7ea      	b.n	800d420 <__swbuf_r+0x6c>
 800d44a:	bf00      	nop
 800d44c:	08011cd4 	.word	0x08011cd4
 800d450:	08011cf4 	.word	0x08011cf4
 800d454:	08011cb4 	.word	0x08011cb4

0800d458 <__swsetup_r>:
 800d458:	4b32      	ldr	r3, [pc, #200]	; (800d524 <__swsetup_r+0xcc>)
 800d45a:	b570      	push	{r4, r5, r6, lr}
 800d45c:	681d      	ldr	r5, [r3, #0]
 800d45e:	4606      	mov	r6, r0
 800d460:	460c      	mov	r4, r1
 800d462:	b125      	cbz	r5, 800d46e <__swsetup_r+0x16>
 800d464:	69ab      	ldr	r3, [r5, #24]
 800d466:	b913      	cbnz	r3, 800d46e <__swsetup_r+0x16>
 800d468:	4628      	mov	r0, r5
 800d46a:	f000 fff9 	bl	800e460 <__sinit>
 800d46e:	4b2e      	ldr	r3, [pc, #184]	; (800d528 <__swsetup_r+0xd0>)
 800d470:	429c      	cmp	r4, r3
 800d472:	d10f      	bne.n	800d494 <__swsetup_r+0x3c>
 800d474:	686c      	ldr	r4, [r5, #4]
 800d476:	89a3      	ldrh	r3, [r4, #12]
 800d478:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d47c:	0719      	lsls	r1, r3, #28
 800d47e:	d42c      	bmi.n	800d4da <__swsetup_r+0x82>
 800d480:	06dd      	lsls	r5, r3, #27
 800d482:	d411      	bmi.n	800d4a8 <__swsetup_r+0x50>
 800d484:	2309      	movs	r3, #9
 800d486:	6033      	str	r3, [r6, #0]
 800d488:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d48c:	81a3      	strh	r3, [r4, #12]
 800d48e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d492:	e03e      	b.n	800d512 <__swsetup_r+0xba>
 800d494:	4b25      	ldr	r3, [pc, #148]	; (800d52c <__swsetup_r+0xd4>)
 800d496:	429c      	cmp	r4, r3
 800d498:	d101      	bne.n	800d49e <__swsetup_r+0x46>
 800d49a:	68ac      	ldr	r4, [r5, #8]
 800d49c:	e7eb      	b.n	800d476 <__swsetup_r+0x1e>
 800d49e:	4b24      	ldr	r3, [pc, #144]	; (800d530 <__swsetup_r+0xd8>)
 800d4a0:	429c      	cmp	r4, r3
 800d4a2:	bf08      	it	eq
 800d4a4:	68ec      	ldreq	r4, [r5, #12]
 800d4a6:	e7e6      	b.n	800d476 <__swsetup_r+0x1e>
 800d4a8:	0758      	lsls	r0, r3, #29
 800d4aa:	d512      	bpl.n	800d4d2 <__swsetup_r+0x7a>
 800d4ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4ae:	b141      	cbz	r1, 800d4c2 <__swsetup_r+0x6a>
 800d4b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4b4:	4299      	cmp	r1, r3
 800d4b6:	d002      	beq.n	800d4be <__swsetup_r+0x66>
 800d4b8:	4630      	mov	r0, r6
 800d4ba:	f002 f93b 	bl	800f734 <_free_r>
 800d4be:	2300      	movs	r3, #0
 800d4c0:	6363      	str	r3, [r4, #52]	; 0x34
 800d4c2:	89a3      	ldrh	r3, [r4, #12]
 800d4c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d4c8:	81a3      	strh	r3, [r4, #12]
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	6063      	str	r3, [r4, #4]
 800d4ce:	6923      	ldr	r3, [r4, #16]
 800d4d0:	6023      	str	r3, [r4, #0]
 800d4d2:	89a3      	ldrh	r3, [r4, #12]
 800d4d4:	f043 0308 	orr.w	r3, r3, #8
 800d4d8:	81a3      	strh	r3, [r4, #12]
 800d4da:	6923      	ldr	r3, [r4, #16]
 800d4dc:	b94b      	cbnz	r3, 800d4f2 <__swsetup_r+0x9a>
 800d4de:	89a3      	ldrh	r3, [r4, #12]
 800d4e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d4e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4e8:	d003      	beq.n	800d4f2 <__swsetup_r+0x9a>
 800d4ea:	4621      	mov	r1, r4
 800d4ec:	4630      	mov	r0, r6
 800d4ee:	f001 fbef 	bl	800ecd0 <__smakebuf_r>
 800d4f2:	89a0      	ldrh	r0, [r4, #12]
 800d4f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d4f8:	f010 0301 	ands.w	r3, r0, #1
 800d4fc:	d00a      	beq.n	800d514 <__swsetup_r+0xbc>
 800d4fe:	2300      	movs	r3, #0
 800d500:	60a3      	str	r3, [r4, #8]
 800d502:	6963      	ldr	r3, [r4, #20]
 800d504:	425b      	negs	r3, r3
 800d506:	61a3      	str	r3, [r4, #24]
 800d508:	6923      	ldr	r3, [r4, #16]
 800d50a:	b943      	cbnz	r3, 800d51e <__swsetup_r+0xc6>
 800d50c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d510:	d1ba      	bne.n	800d488 <__swsetup_r+0x30>
 800d512:	bd70      	pop	{r4, r5, r6, pc}
 800d514:	0781      	lsls	r1, r0, #30
 800d516:	bf58      	it	pl
 800d518:	6963      	ldrpl	r3, [r4, #20]
 800d51a:	60a3      	str	r3, [r4, #8]
 800d51c:	e7f4      	b.n	800d508 <__swsetup_r+0xb0>
 800d51e:	2000      	movs	r0, #0
 800d520:	e7f7      	b.n	800d512 <__swsetup_r+0xba>
 800d522:	bf00      	nop
 800d524:	2000004c 	.word	0x2000004c
 800d528:	08011cd4 	.word	0x08011cd4
 800d52c:	08011cf4 	.word	0x08011cf4
 800d530:	08011cb4 	.word	0x08011cb4

0800d534 <quorem>:
 800d534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d538:	6903      	ldr	r3, [r0, #16]
 800d53a:	690c      	ldr	r4, [r1, #16]
 800d53c:	42a3      	cmp	r3, r4
 800d53e:	4607      	mov	r7, r0
 800d540:	f2c0 8081 	blt.w	800d646 <quorem+0x112>
 800d544:	3c01      	subs	r4, #1
 800d546:	f101 0814 	add.w	r8, r1, #20
 800d54a:	f100 0514 	add.w	r5, r0, #20
 800d54e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d552:	9301      	str	r3, [sp, #4]
 800d554:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d558:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d55c:	3301      	adds	r3, #1
 800d55e:	429a      	cmp	r2, r3
 800d560:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d564:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d568:	fbb2 f6f3 	udiv	r6, r2, r3
 800d56c:	d331      	bcc.n	800d5d2 <quorem+0x9e>
 800d56e:	f04f 0e00 	mov.w	lr, #0
 800d572:	4640      	mov	r0, r8
 800d574:	46ac      	mov	ip, r5
 800d576:	46f2      	mov	sl, lr
 800d578:	f850 2b04 	ldr.w	r2, [r0], #4
 800d57c:	b293      	uxth	r3, r2
 800d57e:	fb06 e303 	mla	r3, r6, r3, lr
 800d582:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d586:	b29b      	uxth	r3, r3
 800d588:	ebaa 0303 	sub.w	r3, sl, r3
 800d58c:	f8dc a000 	ldr.w	sl, [ip]
 800d590:	0c12      	lsrs	r2, r2, #16
 800d592:	fa13 f38a 	uxtah	r3, r3, sl
 800d596:	fb06 e202 	mla	r2, r6, r2, lr
 800d59a:	9300      	str	r3, [sp, #0]
 800d59c:	9b00      	ldr	r3, [sp, #0]
 800d59e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d5a2:	b292      	uxth	r2, r2
 800d5a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d5a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d5ac:	f8bd 3000 	ldrh.w	r3, [sp]
 800d5b0:	4581      	cmp	r9, r0
 800d5b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5b6:	f84c 3b04 	str.w	r3, [ip], #4
 800d5ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d5be:	d2db      	bcs.n	800d578 <quorem+0x44>
 800d5c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800d5c4:	b92b      	cbnz	r3, 800d5d2 <quorem+0x9e>
 800d5c6:	9b01      	ldr	r3, [sp, #4]
 800d5c8:	3b04      	subs	r3, #4
 800d5ca:	429d      	cmp	r5, r3
 800d5cc:	461a      	mov	r2, r3
 800d5ce:	d32e      	bcc.n	800d62e <quorem+0xfa>
 800d5d0:	613c      	str	r4, [r7, #16]
 800d5d2:	4638      	mov	r0, r7
 800d5d4:	f001 fea2 	bl	800f31c <__mcmp>
 800d5d8:	2800      	cmp	r0, #0
 800d5da:	db24      	blt.n	800d626 <quorem+0xf2>
 800d5dc:	3601      	adds	r6, #1
 800d5de:	4628      	mov	r0, r5
 800d5e0:	f04f 0c00 	mov.w	ip, #0
 800d5e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800d5e8:	f8d0 e000 	ldr.w	lr, [r0]
 800d5ec:	b293      	uxth	r3, r2
 800d5ee:	ebac 0303 	sub.w	r3, ip, r3
 800d5f2:	0c12      	lsrs	r2, r2, #16
 800d5f4:	fa13 f38e 	uxtah	r3, r3, lr
 800d5f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d5fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d600:	b29b      	uxth	r3, r3
 800d602:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d606:	45c1      	cmp	r9, r8
 800d608:	f840 3b04 	str.w	r3, [r0], #4
 800d60c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d610:	d2e8      	bcs.n	800d5e4 <quorem+0xb0>
 800d612:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d616:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d61a:	b922      	cbnz	r2, 800d626 <quorem+0xf2>
 800d61c:	3b04      	subs	r3, #4
 800d61e:	429d      	cmp	r5, r3
 800d620:	461a      	mov	r2, r3
 800d622:	d30a      	bcc.n	800d63a <quorem+0x106>
 800d624:	613c      	str	r4, [r7, #16]
 800d626:	4630      	mov	r0, r6
 800d628:	b003      	add	sp, #12
 800d62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d62e:	6812      	ldr	r2, [r2, #0]
 800d630:	3b04      	subs	r3, #4
 800d632:	2a00      	cmp	r2, #0
 800d634:	d1cc      	bne.n	800d5d0 <quorem+0x9c>
 800d636:	3c01      	subs	r4, #1
 800d638:	e7c7      	b.n	800d5ca <quorem+0x96>
 800d63a:	6812      	ldr	r2, [r2, #0]
 800d63c:	3b04      	subs	r3, #4
 800d63e:	2a00      	cmp	r2, #0
 800d640:	d1f0      	bne.n	800d624 <quorem+0xf0>
 800d642:	3c01      	subs	r4, #1
 800d644:	e7eb      	b.n	800d61e <quorem+0xea>
 800d646:	2000      	movs	r0, #0
 800d648:	e7ee      	b.n	800d628 <quorem+0xf4>
 800d64a:	0000      	movs	r0, r0
 800d64c:	0000      	movs	r0, r0
	...

0800d650 <_dtoa_r>:
 800d650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d654:	ed2d 8b04 	vpush	{d8-d9}
 800d658:	ec57 6b10 	vmov	r6, r7, d0
 800d65c:	b093      	sub	sp, #76	; 0x4c
 800d65e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d660:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d664:	9106      	str	r1, [sp, #24]
 800d666:	ee10 aa10 	vmov	sl, s0
 800d66a:	4604      	mov	r4, r0
 800d66c:	9209      	str	r2, [sp, #36]	; 0x24
 800d66e:	930c      	str	r3, [sp, #48]	; 0x30
 800d670:	46bb      	mov	fp, r7
 800d672:	b975      	cbnz	r5, 800d692 <_dtoa_r+0x42>
 800d674:	2010      	movs	r0, #16
 800d676:	f001 fb6b 	bl	800ed50 <malloc>
 800d67a:	4602      	mov	r2, r0
 800d67c:	6260      	str	r0, [r4, #36]	; 0x24
 800d67e:	b920      	cbnz	r0, 800d68a <_dtoa_r+0x3a>
 800d680:	4ba7      	ldr	r3, [pc, #668]	; (800d920 <_dtoa_r+0x2d0>)
 800d682:	21ea      	movs	r1, #234	; 0xea
 800d684:	48a7      	ldr	r0, [pc, #668]	; (800d924 <_dtoa_r+0x2d4>)
 800d686:	f002 fb1d 	bl	800fcc4 <__assert_func>
 800d68a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d68e:	6005      	str	r5, [r0, #0]
 800d690:	60c5      	str	r5, [r0, #12]
 800d692:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d694:	6819      	ldr	r1, [r3, #0]
 800d696:	b151      	cbz	r1, 800d6ae <_dtoa_r+0x5e>
 800d698:	685a      	ldr	r2, [r3, #4]
 800d69a:	604a      	str	r2, [r1, #4]
 800d69c:	2301      	movs	r3, #1
 800d69e:	4093      	lsls	r3, r2
 800d6a0:	608b      	str	r3, [r1, #8]
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	f001 fbae 	bl	800ee04 <_Bfree>
 800d6a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	601a      	str	r2, [r3, #0]
 800d6ae:	1e3b      	subs	r3, r7, #0
 800d6b0:	bfaa      	itet	ge
 800d6b2:	2300      	movge	r3, #0
 800d6b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d6b8:	f8c8 3000 	strge.w	r3, [r8]
 800d6bc:	4b9a      	ldr	r3, [pc, #616]	; (800d928 <_dtoa_r+0x2d8>)
 800d6be:	bfbc      	itt	lt
 800d6c0:	2201      	movlt	r2, #1
 800d6c2:	f8c8 2000 	strlt.w	r2, [r8]
 800d6c6:	ea33 030b 	bics.w	r3, r3, fp
 800d6ca:	d11b      	bne.n	800d704 <_dtoa_r+0xb4>
 800d6cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d6ce:	f242 730f 	movw	r3, #9999	; 0x270f
 800d6d2:	6013      	str	r3, [r2, #0]
 800d6d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d6d8:	4333      	orrs	r3, r6
 800d6da:	f000 8592 	beq.w	800e202 <_dtoa_r+0xbb2>
 800d6de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d6e0:	b963      	cbnz	r3, 800d6fc <_dtoa_r+0xac>
 800d6e2:	4b92      	ldr	r3, [pc, #584]	; (800d92c <_dtoa_r+0x2dc>)
 800d6e4:	e022      	b.n	800d72c <_dtoa_r+0xdc>
 800d6e6:	4b92      	ldr	r3, [pc, #584]	; (800d930 <_dtoa_r+0x2e0>)
 800d6e8:	9301      	str	r3, [sp, #4]
 800d6ea:	3308      	adds	r3, #8
 800d6ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d6ee:	6013      	str	r3, [r2, #0]
 800d6f0:	9801      	ldr	r0, [sp, #4]
 800d6f2:	b013      	add	sp, #76	; 0x4c
 800d6f4:	ecbd 8b04 	vpop	{d8-d9}
 800d6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6fc:	4b8b      	ldr	r3, [pc, #556]	; (800d92c <_dtoa_r+0x2dc>)
 800d6fe:	9301      	str	r3, [sp, #4]
 800d700:	3303      	adds	r3, #3
 800d702:	e7f3      	b.n	800d6ec <_dtoa_r+0x9c>
 800d704:	2200      	movs	r2, #0
 800d706:	2300      	movs	r3, #0
 800d708:	4650      	mov	r0, sl
 800d70a:	4659      	mov	r1, fp
 800d70c:	f7f3 f9fc 	bl	8000b08 <__aeabi_dcmpeq>
 800d710:	ec4b ab19 	vmov	d9, sl, fp
 800d714:	4680      	mov	r8, r0
 800d716:	b158      	cbz	r0, 800d730 <_dtoa_r+0xe0>
 800d718:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d71a:	2301      	movs	r3, #1
 800d71c:	6013      	str	r3, [r2, #0]
 800d71e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d720:	2b00      	cmp	r3, #0
 800d722:	f000 856b 	beq.w	800e1fc <_dtoa_r+0xbac>
 800d726:	4883      	ldr	r0, [pc, #524]	; (800d934 <_dtoa_r+0x2e4>)
 800d728:	6018      	str	r0, [r3, #0]
 800d72a:	1e43      	subs	r3, r0, #1
 800d72c:	9301      	str	r3, [sp, #4]
 800d72e:	e7df      	b.n	800d6f0 <_dtoa_r+0xa0>
 800d730:	ec4b ab10 	vmov	d0, sl, fp
 800d734:	aa10      	add	r2, sp, #64	; 0x40
 800d736:	a911      	add	r1, sp, #68	; 0x44
 800d738:	4620      	mov	r0, r4
 800d73a:	f001 ff11 	bl	800f560 <__d2b>
 800d73e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d742:	ee08 0a10 	vmov	s16, r0
 800d746:	2d00      	cmp	r5, #0
 800d748:	f000 8084 	beq.w	800d854 <_dtoa_r+0x204>
 800d74c:	ee19 3a90 	vmov	r3, s19
 800d750:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d754:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d758:	4656      	mov	r6, sl
 800d75a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d75e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d762:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d766:	4b74      	ldr	r3, [pc, #464]	; (800d938 <_dtoa_r+0x2e8>)
 800d768:	2200      	movs	r2, #0
 800d76a:	4630      	mov	r0, r6
 800d76c:	4639      	mov	r1, r7
 800d76e:	f7f2 fdab 	bl	80002c8 <__aeabi_dsub>
 800d772:	a365      	add	r3, pc, #404	; (adr r3, 800d908 <_dtoa_r+0x2b8>)
 800d774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d778:	f7f2 ff5e 	bl	8000638 <__aeabi_dmul>
 800d77c:	a364      	add	r3, pc, #400	; (adr r3, 800d910 <_dtoa_r+0x2c0>)
 800d77e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d782:	f7f2 fda3 	bl	80002cc <__adddf3>
 800d786:	4606      	mov	r6, r0
 800d788:	4628      	mov	r0, r5
 800d78a:	460f      	mov	r7, r1
 800d78c:	f7f2 feea 	bl	8000564 <__aeabi_i2d>
 800d790:	a361      	add	r3, pc, #388	; (adr r3, 800d918 <_dtoa_r+0x2c8>)
 800d792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d796:	f7f2 ff4f 	bl	8000638 <__aeabi_dmul>
 800d79a:	4602      	mov	r2, r0
 800d79c:	460b      	mov	r3, r1
 800d79e:	4630      	mov	r0, r6
 800d7a0:	4639      	mov	r1, r7
 800d7a2:	f7f2 fd93 	bl	80002cc <__adddf3>
 800d7a6:	4606      	mov	r6, r0
 800d7a8:	460f      	mov	r7, r1
 800d7aa:	f7f3 f9f5 	bl	8000b98 <__aeabi_d2iz>
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	9000      	str	r0, [sp, #0]
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	4630      	mov	r0, r6
 800d7b6:	4639      	mov	r1, r7
 800d7b8:	f7f3 f9b0 	bl	8000b1c <__aeabi_dcmplt>
 800d7bc:	b150      	cbz	r0, 800d7d4 <_dtoa_r+0x184>
 800d7be:	9800      	ldr	r0, [sp, #0]
 800d7c0:	f7f2 fed0 	bl	8000564 <__aeabi_i2d>
 800d7c4:	4632      	mov	r2, r6
 800d7c6:	463b      	mov	r3, r7
 800d7c8:	f7f3 f99e 	bl	8000b08 <__aeabi_dcmpeq>
 800d7cc:	b910      	cbnz	r0, 800d7d4 <_dtoa_r+0x184>
 800d7ce:	9b00      	ldr	r3, [sp, #0]
 800d7d0:	3b01      	subs	r3, #1
 800d7d2:	9300      	str	r3, [sp, #0]
 800d7d4:	9b00      	ldr	r3, [sp, #0]
 800d7d6:	2b16      	cmp	r3, #22
 800d7d8:	d85a      	bhi.n	800d890 <_dtoa_r+0x240>
 800d7da:	9a00      	ldr	r2, [sp, #0]
 800d7dc:	4b57      	ldr	r3, [pc, #348]	; (800d93c <_dtoa_r+0x2ec>)
 800d7de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7e6:	ec51 0b19 	vmov	r0, r1, d9
 800d7ea:	f7f3 f997 	bl	8000b1c <__aeabi_dcmplt>
 800d7ee:	2800      	cmp	r0, #0
 800d7f0:	d050      	beq.n	800d894 <_dtoa_r+0x244>
 800d7f2:	9b00      	ldr	r3, [sp, #0]
 800d7f4:	3b01      	subs	r3, #1
 800d7f6:	9300      	str	r3, [sp, #0]
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d7fe:	1b5d      	subs	r5, r3, r5
 800d800:	1e6b      	subs	r3, r5, #1
 800d802:	9305      	str	r3, [sp, #20]
 800d804:	bf45      	ittet	mi
 800d806:	f1c5 0301 	rsbmi	r3, r5, #1
 800d80a:	9304      	strmi	r3, [sp, #16]
 800d80c:	2300      	movpl	r3, #0
 800d80e:	2300      	movmi	r3, #0
 800d810:	bf4c      	ite	mi
 800d812:	9305      	strmi	r3, [sp, #20]
 800d814:	9304      	strpl	r3, [sp, #16]
 800d816:	9b00      	ldr	r3, [sp, #0]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	db3d      	blt.n	800d898 <_dtoa_r+0x248>
 800d81c:	9b05      	ldr	r3, [sp, #20]
 800d81e:	9a00      	ldr	r2, [sp, #0]
 800d820:	920a      	str	r2, [sp, #40]	; 0x28
 800d822:	4413      	add	r3, r2
 800d824:	9305      	str	r3, [sp, #20]
 800d826:	2300      	movs	r3, #0
 800d828:	9307      	str	r3, [sp, #28]
 800d82a:	9b06      	ldr	r3, [sp, #24]
 800d82c:	2b09      	cmp	r3, #9
 800d82e:	f200 8089 	bhi.w	800d944 <_dtoa_r+0x2f4>
 800d832:	2b05      	cmp	r3, #5
 800d834:	bfc4      	itt	gt
 800d836:	3b04      	subgt	r3, #4
 800d838:	9306      	strgt	r3, [sp, #24]
 800d83a:	9b06      	ldr	r3, [sp, #24]
 800d83c:	f1a3 0302 	sub.w	r3, r3, #2
 800d840:	bfcc      	ite	gt
 800d842:	2500      	movgt	r5, #0
 800d844:	2501      	movle	r5, #1
 800d846:	2b03      	cmp	r3, #3
 800d848:	f200 8087 	bhi.w	800d95a <_dtoa_r+0x30a>
 800d84c:	e8df f003 	tbb	[pc, r3]
 800d850:	59383a2d 	.word	0x59383a2d
 800d854:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d858:	441d      	add	r5, r3
 800d85a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d85e:	2b20      	cmp	r3, #32
 800d860:	bfc1      	itttt	gt
 800d862:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d866:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d86a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d86e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d872:	bfda      	itte	le
 800d874:	f1c3 0320 	rsble	r3, r3, #32
 800d878:	fa06 f003 	lslle.w	r0, r6, r3
 800d87c:	4318      	orrgt	r0, r3
 800d87e:	f7f2 fe61 	bl	8000544 <__aeabi_ui2d>
 800d882:	2301      	movs	r3, #1
 800d884:	4606      	mov	r6, r0
 800d886:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d88a:	3d01      	subs	r5, #1
 800d88c:	930e      	str	r3, [sp, #56]	; 0x38
 800d88e:	e76a      	b.n	800d766 <_dtoa_r+0x116>
 800d890:	2301      	movs	r3, #1
 800d892:	e7b2      	b.n	800d7fa <_dtoa_r+0x1aa>
 800d894:	900b      	str	r0, [sp, #44]	; 0x2c
 800d896:	e7b1      	b.n	800d7fc <_dtoa_r+0x1ac>
 800d898:	9b04      	ldr	r3, [sp, #16]
 800d89a:	9a00      	ldr	r2, [sp, #0]
 800d89c:	1a9b      	subs	r3, r3, r2
 800d89e:	9304      	str	r3, [sp, #16]
 800d8a0:	4253      	negs	r3, r2
 800d8a2:	9307      	str	r3, [sp, #28]
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	930a      	str	r3, [sp, #40]	; 0x28
 800d8a8:	e7bf      	b.n	800d82a <_dtoa_r+0x1da>
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	9308      	str	r3, [sp, #32]
 800d8ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	dc55      	bgt.n	800d960 <_dtoa_r+0x310>
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d8ba:	461a      	mov	r2, r3
 800d8bc:	9209      	str	r2, [sp, #36]	; 0x24
 800d8be:	e00c      	b.n	800d8da <_dtoa_r+0x28a>
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	e7f3      	b.n	800d8ac <_dtoa_r+0x25c>
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8c8:	9308      	str	r3, [sp, #32]
 800d8ca:	9b00      	ldr	r3, [sp, #0]
 800d8cc:	4413      	add	r3, r2
 800d8ce:	9302      	str	r3, [sp, #8]
 800d8d0:	3301      	adds	r3, #1
 800d8d2:	2b01      	cmp	r3, #1
 800d8d4:	9303      	str	r3, [sp, #12]
 800d8d6:	bfb8      	it	lt
 800d8d8:	2301      	movlt	r3, #1
 800d8da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d8dc:	2200      	movs	r2, #0
 800d8de:	6042      	str	r2, [r0, #4]
 800d8e0:	2204      	movs	r2, #4
 800d8e2:	f102 0614 	add.w	r6, r2, #20
 800d8e6:	429e      	cmp	r6, r3
 800d8e8:	6841      	ldr	r1, [r0, #4]
 800d8ea:	d93d      	bls.n	800d968 <_dtoa_r+0x318>
 800d8ec:	4620      	mov	r0, r4
 800d8ee:	f001 fa49 	bl	800ed84 <_Balloc>
 800d8f2:	9001      	str	r0, [sp, #4]
 800d8f4:	2800      	cmp	r0, #0
 800d8f6:	d13b      	bne.n	800d970 <_dtoa_r+0x320>
 800d8f8:	4b11      	ldr	r3, [pc, #68]	; (800d940 <_dtoa_r+0x2f0>)
 800d8fa:	4602      	mov	r2, r0
 800d8fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d900:	e6c0      	b.n	800d684 <_dtoa_r+0x34>
 800d902:	2301      	movs	r3, #1
 800d904:	e7df      	b.n	800d8c6 <_dtoa_r+0x276>
 800d906:	bf00      	nop
 800d908:	636f4361 	.word	0x636f4361
 800d90c:	3fd287a7 	.word	0x3fd287a7
 800d910:	8b60c8b3 	.word	0x8b60c8b3
 800d914:	3fc68a28 	.word	0x3fc68a28
 800d918:	509f79fb 	.word	0x509f79fb
 800d91c:	3fd34413 	.word	0x3fd34413
 800d920:	08011c2e 	.word	0x08011c2e
 800d924:	08011c45 	.word	0x08011c45
 800d928:	7ff00000 	.word	0x7ff00000
 800d92c:	08011c2a 	.word	0x08011c2a
 800d930:	08011c21 	.word	0x08011c21
 800d934:	08011aa9 	.word	0x08011aa9
 800d938:	3ff80000 	.word	0x3ff80000
 800d93c:	08011e18 	.word	0x08011e18
 800d940:	08011ca0 	.word	0x08011ca0
 800d944:	2501      	movs	r5, #1
 800d946:	2300      	movs	r3, #0
 800d948:	9306      	str	r3, [sp, #24]
 800d94a:	9508      	str	r5, [sp, #32]
 800d94c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d950:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d954:	2200      	movs	r2, #0
 800d956:	2312      	movs	r3, #18
 800d958:	e7b0      	b.n	800d8bc <_dtoa_r+0x26c>
 800d95a:	2301      	movs	r3, #1
 800d95c:	9308      	str	r3, [sp, #32]
 800d95e:	e7f5      	b.n	800d94c <_dtoa_r+0x2fc>
 800d960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d962:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d966:	e7b8      	b.n	800d8da <_dtoa_r+0x28a>
 800d968:	3101      	adds	r1, #1
 800d96a:	6041      	str	r1, [r0, #4]
 800d96c:	0052      	lsls	r2, r2, #1
 800d96e:	e7b8      	b.n	800d8e2 <_dtoa_r+0x292>
 800d970:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d972:	9a01      	ldr	r2, [sp, #4]
 800d974:	601a      	str	r2, [r3, #0]
 800d976:	9b03      	ldr	r3, [sp, #12]
 800d978:	2b0e      	cmp	r3, #14
 800d97a:	f200 809d 	bhi.w	800dab8 <_dtoa_r+0x468>
 800d97e:	2d00      	cmp	r5, #0
 800d980:	f000 809a 	beq.w	800dab8 <_dtoa_r+0x468>
 800d984:	9b00      	ldr	r3, [sp, #0]
 800d986:	2b00      	cmp	r3, #0
 800d988:	dd32      	ble.n	800d9f0 <_dtoa_r+0x3a0>
 800d98a:	4ab7      	ldr	r2, [pc, #732]	; (800dc68 <_dtoa_r+0x618>)
 800d98c:	f003 030f 	and.w	r3, r3, #15
 800d990:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d994:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d998:	9b00      	ldr	r3, [sp, #0]
 800d99a:	05d8      	lsls	r0, r3, #23
 800d99c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d9a0:	d516      	bpl.n	800d9d0 <_dtoa_r+0x380>
 800d9a2:	4bb2      	ldr	r3, [pc, #712]	; (800dc6c <_dtoa_r+0x61c>)
 800d9a4:	ec51 0b19 	vmov	r0, r1, d9
 800d9a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d9ac:	f7f2 ff6e 	bl	800088c <__aeabi_ddiv>
 800d9b0:	f007 070f 	and.w	r7, r7, #15
 800d9b4:	4682      	mov	sl, r0
 800d9b6:	468b      	mov	fp, r1
 800d9b8:	2503      	movs	r5, #3
 800d9ba:	4eac      	ldr	r6, [pc, #688]	; (800dc6c <_dtoa_r+0x61c>)
 800d9bc:	b957      	cbnz	r7, 800d9d4 <_dtoa_r+0x384>
 800d9be:	4642      	mov	r2, r8
 800d9c0:	464b      	mov	r3, r9
 800d9c2:	4650      	mov	r0, sl
 800d9c4:	4659      	mov	r1, fp
 800d9c6:	f7f2 ff61 	bl	800088c <__aeabi_ddiv>
 800d9ca:	4682      	mov	sl, r0
 800d9cc:	468b      	mov	fp, r1
 800d9ce:	e028      	b.n	800da22 <_dtoa_r+0x3d2>
 800d9d0:	2502      	movs	r5, #2
 800d9d2:	e7f2      	b.n	800d9ba <_dtoa_r+0x36a>
 800d9d4:	07f9      	lsls	r1, r7, #31
 800d9d6:	d508      	bpl.n	800d9ea <_dtoa_r+0x39a>
 800d9d8:	4640      	mov	r0, r8
 800d9da:	4649      	mov	r1, r9
 800d9dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d9e0:	f7f2 fe2a 	bl	8000638 <__aeabi_dmul>
 800d9e4:	3501      	adds	r5, #1
 800d9e6:	4680      	mov	r8, r0
 800d9e8:	4689      	mov	r9, r1
 800d9ea:	107f      	asrs	r7, r7, #1
 800d9ec:	3608      	adds	r6, #8
 800d9ee:	e7e5      	b.n	800d9bc <_dtoa_r+0x36c>
 800d9f0:	f000 809b 	beq.w	800db2a <_dtoa_r+0x4da>
 800d9f4:	9b00      	ldr	r3, [sp, #0]
 800d9f6:	4f9d      	ldr	r7, [pc, #628]	; (800dc6c <_dtoa_r+0x61c>)
 800d9f8:	425e      	negs	r6, r3
 800d9fa:	4b9b      	ldr	r3, [pc, #620]	; (800dc68 <_dtoa_r+0x618>)
 800d9fc:	f006 020f 	and.w	r2, r6, #15
 800da00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da08:	ec51 0b19 	vmov	r0, r1, d9
 800da0c:	f7f2 fe14 	bl	8000638 <__aeabi_dmul>
 800da10:	1136      	asrs	r6, r6, #4
 800da12:	4682      	mov	sl, r0
 800da14:	468b      	mov	fp, r1
 800da16:	2300      	movs	r3, #0
 800da18:	2502      	movs	r5, #2
 800da1a:	2e00      	cmp	r6, #0
 800da1c:	d17a      	bne.n	800db14 <_dtoa_r+0x4c4>
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d1d3      	bne.n	800d9ca <_dtoa_r+0x37a>
 800da22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da24:	2b00      	cmp	r3, #0
 800da26:	f000 8082 	beq.w	800db2e <_dtoa_r+0x4de>
 800da2a:	4b91      	ldr	r3, [pc, #580]	; (800dc70 <_dtoa_r+0x620>)
 800da2c:	2200      	movs	r2, #0
 800da2e:	4650      	mov	r0, sl
 800da30:	4659      	mov	r1, fp
 800da32:	f7f3 f873 	bl	8000b1c <__aeabi_dcmplt>
 800da36:	2800      	cmp	r0, #0
 800da38:	d079      	beq.n	800db2e <_dtoa_r+0x4de>
 800da3a:	9b03      	ldr	r3, [sp, #12]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d076      	beq.n	800db2e <_dtoa_r+0x4de>
 800da40:	9b02      	ldr	r3, [sp, #8]
 800da42:	2b00      	cmp	r3, #0
 800da44:	dd36      	ble.n	800dab4 <_dtoa_r+0x464>
 800da46:	9b00      	ldr	r3, [sp, #0]
 800da48:	4650      	mov	r0, sl
 800da4a:	4659      	mov	r1, fp
 800da4c:	1e5f      	subs	r7, r3, #1
 800da4e:	2200      	movs	r2, #0
 800da50:	4b88      	ldr	r3, [pc, #544]	; (800dc74 <_dtoa_r+0x624>)
 800da52:	f7f2 fdf1 	bl	8000638 <__aeabi_dmul>
 800da56:	9e02      	ldr	r6, [sp, #8]
 800da58:	4682      	mov	sl, r0
 800da5a:	468b      	mov	fp, r1
 800da5c:	3501      	adds	r5, #1
 800da5e:	4628      	mov	r0, r5
 800da60:	f7f2 fd80 	bl	8000564 <__aeabi_i2d>
 800da64:	4652      	mov	r2, sl
 800da66:	465b      	mov	r3, fp
 800da68:	f7f2 fde6 	bl	8000638 <__aeabi_dmul>
 800da6c:	4b82      	ldr	r3, [pc, #520]	; (800dc78 <_dtoa_r+0x628>)
 800da6e:	2200      	movs	r2, #0
 800da70:	f7f2 fc2c 	bl	80002cc <__adddf3>
 800da74:	46d0      	mov	r8, sl
 800da76:	46d9      	mov	r9, fp
 800da78:	4682      	mov	sl, r0
 800da7a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800da7e:	2e00      	cmp	r6, #0
 800da80:	d158      	bne.n	800db34 <_dtoa_r+0x4e4>
 800da82:	4b7e      	ldr	r3, [pc, #504]	; (800dc7c <_dtoa_r+0x62c>)
 800da84:	2200      	movs	r2, #0
 800da86:	4640      	mov	r0, r8
 800da88:	4649      	mov	r1, r9
 800da8a:	f7f2 fc1d 	bl	80002c8 <__aeabi_dsub>
 800da8e:	4652      	mov	r2, sl
 800da90:	465b      	mov	r3, fp
 800da92:	4680      	mov	r8, r0
 800da94:	4689      	mov	r9, r1
 800da96:	f7f3 f85f 	bl	8000b58 <__aeabi_dcmpgt>
 800da9a:	2800      	cmp	r0, #0
 800da9c:	f040 8295 	bne.w	800dfca <_dtoa_r+0x97a>
 800daa0:	4652      	mov	r2, sl
 800daa2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800daa6:	4640      	mov	r0, r8
 800daa8:	4649      	mov	r1, r9
 800daaa:	f7f3 f837 	bl	8000b1c <__aeabi_dcmplt>
 800daae:	2800      	cmp	r0, #0
 800dab0:	f040 8289 	bne.w	800dfc6 <_dtoa_r+0x976>
 800dab4:	ec5b ab19 	vmov	sl, fp, d9
 800dab8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800daba:	2b00      	cmp	r3, #0
 800dabc:	f2c0 8148 	blt.w	800dd50 <_dtoa_r+0x700>
 800dac0:	9a00      	ldr	r2, [sp, #0]
 800dac2:	2a0e      	cmp	r2, #14
 800dac4:	f300 8144 	bgt.w	800dd50 <_dtoa_r+0x700>
 800dac8:	4b67      	ldr	r3, [pc, #412]	; (800dc68 <_dtoa_r+0x618>)
 800daca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dace:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dad2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	f280 80d5 	bge.w	800dc84 <_dtoa_r+0x634>
 800dada:	9b03      	ldr	r3, [sp, #12]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	f300 80d1 	bgt.w	800dc84 <_dtoa_r+0x634>
 800dae2:	f040 826f 	bne.w	800dfc4 <_dtoa_r+0x974>
 800dae6:	4b65      	ldr	r3, [pc, #404]	; (800dc7c <_dtoa_r+0x62c>)
 800dae8:	2200      	movs	r2, #0
 800daea:	4640      	mov	r0, r8
 800daec:	4649      	mov	r1, r9
 800daee:	f7f2 fda3 	bl	8000638 <__aeabi_dmul>
 800daf2:	4652      	mov	r2, sl
 800daf4:	465b      	mov	r3, fp
 800daf6:	f7f3 f825 	bl	8000b44 <__aeabi_dcmpge>
 800dafa:	9e03      	ldr	r6, [sp, #12]
 800dafc:	4637      	mov	r7, r6
 800dafe:	2800      	cmp	r0, #0
 800db00:	f040 8245 	bne.w	800df8e <_dtoa_r+0x93e>
 800db04:	9d01      	ldr	r5, [sp, #4]
 800db06:	2331      	movs	r3, #49	; 0x31
 800db08:	f805 3b01 	strb.w	r3, [r5], #1
 800db0c:	9b00      	ldr	r3, [sp, #0]
 800db0e:	3301      	adds	r3, #1
 800db10:	9300      	str	r3, [sp, #0]
 800db12:	e240      	b.n	800df96 <_dtoa_r+0x946>
 800db14:	07f2      	lsls	r2, r6, #31
 800db16:	d505      	bpl.n	800db24 <_dtoa_r+0x4d4>
 800db18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db1c:	f7f2 fd8c 	bl	8000638 <__aeabi_dmul>
 800db20:	3501      	adds	r5, #1
 800db22:	2301      	movs	r3, #1
 800db24:	1076      	asrs	r6, r6, #1
 800db26:	3708      	adds	r7, #8
 800db28:	e777      	b.n	800da1a <_dtoa_r+0x3ca>
 800db2a:	2502      	movs	r5, #2
 800db2c:	e779      	b.n	800da22 <_dtoa_r+0x3d2>
 800db2e:	9f00      	ldr	r7, [sp, #0]
 800db30:	9e03      	ldr	r6, [sp, #12]
 800db32:	e794      	b.n	800da5e <_dtoa_r+0x40e>
 800db34:	9901      	ldr	r1, [sp, #4]
 800db36:	4b4c      	ldr	r3, [pc, #304]	; (800dc68 <_dtoa_r+0x618>)
 800db38:	4431      	add	r1, r6
 800db3a:	910d      	str	r1, [sp, #52]	; 0x34
 800db3c:	9908      	ldr	r1, [sp, #32]
 800db3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800db42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800db46:	2900      	cmp	r1, #0
 800db48:	d043      	beq.n	800dbd2 <_dtoa_r+0x582>
 800db4a:	494d      	ldr	r1, [pc, #308]	; (800dc80 <_dtoa_r+0x630>)
 800db4c:	2000      	movs	r0, #0
 800db4e:	f7f2 fe9d 	bl	800088c <__aeabi_ddiv>
 800db52:	4652      	mov	r2, sl
 800db54:	465b      	mov	r3, fp
 800db56:	f7f2 fbb7 	bl	80002c8 <__aeabi_dsub>
 800db5a:	9d01      	ldr	r5, [sp, #4]
 800db5c:	4682      	mov	sl, r0
 800db5e:	468b      	mov	fp, r1
 800db60:	4649      	mov	r1, r9
 800db62:	4640      	mov	r0, r8
 800db64:	f7f3 f818 	bl	8000b98 <__aeabi_d2iz>
 800db68:	4606      	mov	r6, r0
 800db6a:	f7f2 fcfb 	bl	8000564 <__aeabi_i2d>
 800db6e:	4602      	mov	r2, r0
 800db70:	460b      	mov	r3, r1
 800db72:	4640      	mov	r0, r8
 800db74:	4649      	mov	r1, r9
 800db76:	f7f2 fba7 	bl	80002c8 <__aeabi_dsub>
 800db7a:	3630      	adds	r6, #48	; 0x30
 800db7c:	f805 6b01 	strb.w	r6, [r5], #1
 800db80:	4652      	mov	r2, sl
 800db82:	465b      	mov	r3, fp
 800db84:	4680      	mov	r8, r0
 800db86:	4689      	mov	r9, r1
 800db88:	f7f2 ffc8 	bl	8000b1c <__aeabi_dcmplt>
 800db8c:	2800      	cmp	r0, #0
 800db8e:	d163      	bne.n	800dc58 <_dtoa_r+0x608>
 800db90:	4642      	mov	r2, r8
 800db92:	464b      	mov	r3, r9
 800db94:	4936      	ldr	r1, [pc, #216]	; (800dc70 <_dtoa_r+0x620>)
 800db96:	2000      	movs	r0, #0
 800db98:	f7f2 fb96 	bl	80002c8 <__aeabi_dsub>
 800db9c:	4652      	mov	r2, sl
 800db9e:	465b      	mov	r3, fp
 800dba0:	f7f2 ffbc 	bl	8000b1c <__aeabi_dcmplt>
 800dba4:	2800      	cmp	r0, #0
 800dba6:	f040 80b5 	bne.w	800dd14 <_dtoa_r+0x6c4>
 800dbaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbac:	429d      	cmp	r5, r3
 800dbae:	d081      	beq.n	800dab4 <_dtoa_r+0x464>
 800dbb0:	4b30      	ldr	r3, [pc, #192]	; (800dc74 <_dtoa_r+0x624>)
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	4650      	mov	r0, sl
 800dbb6:	4659      	mov	r1, fp
 800dbb8:	f7f2 fd3e 	bl	8000638 <__aeabi_dmul>
 800dbbc:	4b2d      	ldr	r3, [pc, #180]	; (800dc74 <_dtoa_r+0x624>)
 800dbbe:	4682      	mov	sl, r0
 800dbc0:	468b      	mov	fp, r1
 800dbc2:	4640      	mov	r0, r8
 800dbc4:	4649      	mov	r1, r9
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	f7f2 fd36 	bl	8000638 <__aeabi_dmul>
 800dbcc:	4680      	mov	r8, r0
 800dbce:	4689      	mov	r9, r1
 800dbd0:	e7c6      	b.n	800db60 <_dtoa_r+0x510>
 800dbd2:	4650      	mov	r0, sl
 800dbd4:	4659      	mov	r1, fp
 800dbd6:	f7f2 fd2f 	bl	8000638 <__aeabi_dmul>
 800dbda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbdc:	9d01      	ldr	r5, [sp, #4]
 800dbde:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbe0:	4682      	mov	sl, r0
 800dbe2:	468b      	mov	fp, r1
 800dbe4:	4649      	mov	r1, r9
 800dbe6:	4640      	mov	r0, r8
 800dbe8:	f7f2 ffd6 	bl	8000b98 <__aeabi_d2iz>
 800dbec:	4606      	mov	r6, r0
 800dbee:	f7f2 fcb9 	bl	8000564 <__aeabi_i2d>
 800dbf2:	3630      	adds	r6, #48	; 0x30
 800dbf4:	4602      	mov	r2, r0
 800dbf6:	460b      	mov	r3, r1
 800dbf8:	4640      	mov	r0, r8
 800dbfa:	4649      	mov	r1, r9
 800dbfc:	f7f2 fb64 	bl	80002c8 <__aeabi_dsub>
 800dc00:	f805 6b01 	strb.w	r6, [r5], #1
 800dc04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc06:	429d      	cmp	r5, r3
 800dc08:	4680      	mov	r8, r0
 800dc0a:	4689      	mov	r9, r1
 800dc0c:	f04f 0200 	mov.w	r2, #0
 800dc10:	d124      	bne.n	800dc5c <_dtoa_r+0x60c>
 800dc12:	4b1b      	ldr	r3, [pc, #108]	; (800dc80 <_dtoa_r+0x630>)
 800dc14:	4650      	mov	r0, sl
 800dc16:	4659      	mov	r1, fp
 800dc18:	f7f2 fb58 	bl	80002cc <__adddf3>
 800dc1c:	4602      	mov	r2, r0
 800dc1e:	460b      	mov	r3, r1
 800dc20:	4640      	mov	r0, r8
 800dc22:	4649      	mov	r1, r9
 800dc24:	f7f2 ff98 	bl	8000b58 <__aeabi_dcmpgt>
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	d173      	bne.n	800dd14 <_dtoa_r+0x6c4>
 800dc2c:	4652      	mov	r2, sl
 800dc2e:	465b      	mov	r3, fp
 800dc30:	4913      	ldr	r1, [pc, #76]	; (800dc80 <_dtoa_r+0x630>)
 800dc32:	2000      	movs	r0, #0
 800dc34:	f7f2 fb48 	bl	80002c8 <__aeabi_dsub>
 800dc38:	4602      	mov	r2, r0
 800dc3a:	460b      	mov	r3, r1
 800dc3c:	4640      	mov	r0, r8
 800dc3e:	4649      	mov	r1, r9
 800dc40:	f7f2 ff6c 	bl	8000b1c <__aeabi_dcmplt>
 800dc44:	2800      	cmp	r0, #0
 800dc46:	f43f af35 	beq.w	800dab4 <_dtoa_r+0x464>
 800dc4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dc4c:	1e6b      	subs	r3, r5, #1
 800dc4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc50:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dc54:	2b30      	cmp	r3, #48	; 0x30
 800dc56:	d0f8      	beq.n	800dc4a <_dtoa_r+0x5fa>
 800dc58:	9700      	str	r7, [sp, #0]
 800dc5a:	e049      	b.n	800dcf0 <_dtoa_r+0x6a0>
 800dc5c:	4b05      	ldr	r3, [pc, #20]	; (800dc74 <_dtoa_r+0x624>)
 800dc5e:	f7f2 fceb 	bl	8000638 <__aeabi_dmul>
 800dc62:	4680      	mov	r8, r0
 800dc64:	4689      	mov	r9, r1
 800dc66:	e7bd      	b.n	800dbe4 <_dtoa_r+0x594>
 800dc68:	08011e18 	.word	0x08011e18
 800dc6c:	08011df0 	.word	0x08011df0
 800dc70:	3ff00000 	.word	0x3ff00000
 800dc74:	40240000 	.word	0x40240000
 800dc78:	401c0000 	.word	0x401c0000
 800dc7c:	40140000 	.word	0x40140000
 800dc80:	3fe00000 	.word	0x3fe00000
 800dc84:	9d01      	ldr	r5, [sp, #4]
 800dc86:	4656      	mov	r6, sl
 800dc88:	465f      	mov	r7, fp
 800dc8a:	4642      	mov	r2, r8
 800dc8c:	464b      	mov	r3, r9
 800dc8e:	4630      	mov	r0, r6
 800dc90:	4639      	mov	r1, r7
 800dc92:	f7f2 fdfb 	bl	800088c <__aeabi_ddiv>
 800dc96:	f7f2 ff7f 	bl	8000b98 <__aeabi_d2iz>
 800dc9a:	4682      	mov	sl, r0
 800dc9c:	f7f2 fc62 	bl	8000564 <__aeabi_i2d>
 800dca0:	4642      	mov	r2, r8
 800dca2:	464b      	mov	r3, r9
 800dca4:	f7f2 fcc8 	bl	8000638 <__aeabi_dmul>
 800dca8:	4602      	mov	r2, r0
 800dcaa:	460b      	mov	r3, r1
 800dcac:	4630      	mov	r0, r6
 800dcae:	4639      	mov	r1, r7
 800dcb0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800dcb4:	f7f2 fb08 	bl	80002c8 <__aeabi_dsub>
 800dcb8:	f805 6b01 	strb.w	r6, [r5], #1
 800dcbc:	9e01      	ldr	r6, [sp, #4]
 800dcbe:	9f03      	ldr	r7, [sp, #12]
 800dcc0:	1bae      	subs	r6, r5, r6
 800dcc2:	42b7      	cmp	r7, r6
 800dcc4:	4602      	mov	r2, r0
 800dcc6:	460b      	mov	r3, r1
 800dcc8:	d135      	bne.n	800dd36 <_dtoa_r+0x6e6>
 800dcca:	f7f2 faff 	bl	80002cc <__adddf3>
 800dcce:	4642      	mov	r2, r8
 800dcd0:	464b      	mov	r3, r9
 800dcd2:	4606      	mov	r6, r0
 800dcd4:	460f      	mov	r7, r1
 800dcd6:	f7f2 ff3f 	bl	8000b58 <__aeabi_dcmpgt>
 800dcda:	b9d0      	cbnz	r0, 800dd12 <_dtoa_r+0x6c2>
 800dcdc:	4642      	mov	r2, r8
 800dcde:	464b      	mov	r3, r9
 800dce0:	4630      	mov	r0, r6
 800dce2:	4639      	mov	r1, r7
 800dce4:	f7f2 ff10 	bl	8000b08 <__aeabi_dcmpeq>
 800dce8:	b110      	cbz	r0, 800dcf0 <_dtoa_r+0x6a0>
 800dcea:	f01a 0f01 	tst.w	sl, #1
 800dcee:	d110      	bne.n	800dd12 <_dtoa_r+0x6c2>
 800dcf0:	4620      	mov	r0, r4
 800dcf2:	ee18 1a10 	vmov	r1, s16
 800dcf6:	f001 f885 	bl	800ee04 <_Bfree>
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	9800      	ldr	r0, [sp, #0]
 800dcfe:	702b      	strb	r3, [r5, #0]
 800dd00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd02:	3001      	adds	r0, #1
 800dd04:	6018      	str	r0, [r3, #0]
 800dd06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	f43f acf1 	beq.w	800d6f0 <_dtoa_r+0xa0>
 800dd0e:	601d      	str	r5, [r3, #0]
 800dd10:	e4ee      	b.n	800d6f0 <_dtoa_r+0xa0>
 800dd12:	9f00      	ldr	r7, [sp, #0]
 800dd14:	462b      	mov	r3, r5
 800dd16:	461d      	mov	r5, r3
 800dd18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd1c:	2a39      	cmp	r2, #57	; 0x39
 800dd1e:	d106      	bne.n	800dd2e <_dtoa_r+0x6de>
 800dd20:	9a01      	ldr	r2, [sp, #4]
 800dd22:	429a      	cmp	r2, r3
 800dd24:	d1f7      	bne.n	800dd16 <_dtoa_r+0x6c6>
 800dd26:	9901      	ldr	r1, [sp, #4]
 800dd28:	2230      	movs	r2, #48	; 0x30
 800dd2a:	3701      	adds	r7, #1
 800dd2c:	700a      	strb	r2, [r1, #0]
 800dd2e:	781a      	ldrb	r2, [r3, #0]
 800dd30:	3201      	adds	r2, #1
 800dd32:	701a      	strb	r2, [r3, #0]
 800dd34:	e790      	b.n	800dc58 <_dtoa_r+0x608>
 800dd36:	4ba6      	ldr	r3, [pc, #664]	; (800dfd0 <_dtoa_r+0x980>)
 800dd38:	2200      	movs	r2, #0
 800dd3a:	f7f2 fc7d 	bl	8000638 <__aeabi_dmul>
 800dd3e:	2200      	movs	r2, #0
 800dd40:	2300      	movs	r3, #0
 800dd42:	4606      	mov	r6, r0
 800dd44:	460f      	mov	r7, r1
 800dd46:	f7f2 fedf 	bl	8000b08 <__aeabi_dcmpeq>
 800dd4a:	2800      	cmp	r0, #0
 800dd4c:	d09d      	beq.n	800dc8a <_dtoa_r+0x63a>
 800dd4e:	e7cf      	b.n	800dcf0 <_dtoa_r+0x6a0>
 800dd50:	9a08      	ldr	r2, [sp, #32]
 800dd52:	2a00      	cmp	r2, #0
 800dd54:	f000 80d7 	beq.w	800df06 <_dtoa_r+0x8b6>
 800dd58:	9a06      	ldr	r2, [sp, #24]
 800dd5a:	2a01      	cmp	r2, #1
 800dd5c:	f300 80ba 	bgt.w	800ded4 <_dtoa_r+0x884>
 800dd60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd62:	2a00      	cmp	r2, #0
 800dd64:	f000 80b2 	beq.w	800decc <_dtoa_r+0x87c>
 800dd68:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dd6c:	9e07      	ldr	r6, [sp, #28]
 800dd6e:	9d04      	ldr	r5, [sp, #16]
 800dd70:	9a04      	ldr	r2, [sp, #16]
 800dd72:	441a      	add	r2, r3
 800dd74:	9204      	str	r2, [sp, #16]
 800dd76:	9a05      	ldr	r2, [sp, #20]
 800dd78:	2101      	movs	r1, #1
 800dd7a:	441a      	add	r2, r3
 800dd7c:	4620      	mov	r0, r4
 800dd7e:	9205      	str	r2, [sp, #20]
 800dd80:	f001 f942 	bl	800f008 <__i2b>
 800dd84:	4607      	mov	r7, r0
 800dd86:	2d00      	cmp	r5, #0
 800dd88:	dd0c      	ble.n	800dda4 <_dtoa_r+0x754>
 800dd8a:	9b05      	ldr	r3, [sp, #20]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	dd09      	ble.n	800dda4 <_dtoa_r+0x754>
 800dd90:	42ab      	cmp	r3, r5
 800dd92:	9a04      	ldr	r2, [sp, #16]
 800dd94:	bfa8      	it	ge
 800dd96:	462b      	movge	r3, r5
 800dd98:	1ad2      	subs	r2, r2, r3
 800dd9a:	9204      	str	r2, [sp, #16]
 800dd9c:	9a05      	ldr	r2, [sp, #20]
 800dd9e:	1aed      	subs	r5, r5, r3
 800dda0:	1ad3      	subs	r3, r2, r3
 800dda2:	9305      	str	r3, [sp, #20]
 800dda4:	9b07      	ldr	r3, [sp, #28]
 800dda6:	b31b      	cbz	r3, 800ddf0 <_dtoa_r+0x7a0>
 800dda8:	9b08      	ldr	r3, [sp, #32]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	f000 80af 	beq.w	800df0e <_dtoa_r+0x8be>
 800ddb0:	2e00      	cmp	r6, #0
 800ddb2:	dd13      	ble.n	800dddc <_dtoa_r+0x78c>
 800ddb4:	4639      	mov	r1, r7
 800ddb6:	4632      	mov	r2, r6
 800ddb8:	4620      	mov	r0, r4
 800ddba:	f001 f9e5 	bl	800f188 <__pow5mult>
 800ddbe:	ee18 2a10 	vmov	r2, s16
 800ddc2:	4601      	mov	r1, r0
 800ddc4:	4607      	mov	r7, r0
 800ddc6:	4620      	mov	r0, r4
 800ddc8:	f001 f934 	bl	800f034 <__multiply>
 800ddcc:	ee18 1a10 	vmov	r1, s16
 800ddd0:	4680      	mov	r8, r0
 800ddd2:	4620      	mov	r0, r4
 800ddd4:	f001 f816 	bl	800ee04 <_Bfree>
 800ddd8:	ee08 8a10 	vmov	s16, r8
 800dddc:	9b07      	ldr	r3, [sp, #28]
 800ddde:	1b9a      	subs	r2, r3, r6
 800dde0:	d006      	beq.n	800ddf0 <_dtoa_r+0x7a0>
 800dde2:	ee18 1a10 	vmov	r1, s16
 800dde6:	4620      	mov	r0, r4
 800dde8:	f001 f9ce 	bl	800f188 <__pow5mult>
 800ddec:	ee08 0a10 	vmov	s16, r0
 800ddf0:	2101      	movs	r1, #1
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	f001 f908 	bl	800f008 <__i2b>
 800ddf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	4606      	mov	r6, r0
 800ddfe:	f340 8088 	ble.w	800df12 <_dtoa_r+0x8c2>
 800de02:	461a      	mov	r2, r3
 800de04:	4601      	mov	r1, r0
 800de06:	4620      	mov	r0, r4
 800de08:	f001 f9be 	bl	800f188 <__pow5mult>
 800de0c:	9b06      	ldr	r3, [sp, #24]
 800de0e:	2b01      	cmp	r3, #1
 800de10:	4606      	mov	r6, r0
 800de12:	f340 8081 	ble.w	800df18 <_dtoa_r+0x8c8>
 800de16:	f04f 0800 	mov.w	r8, #0
 800de1a:	6933      	ldr	r3, [r6, #16]
 800de1c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800de20:	6918      	ldr	r0, [r3, #16]
 800de22:	f001 f8a1 	bl	800ef68 <__hi0bits>
 800de26:	f1c0 0020 	rsb	r0, r0, #32
 800de2a:	9b05      	ldr	r3, [sp, #20]
 800de2c:	4418      	add	r0, r3
 800de2e:	f010 001f 	ands.w	r0, r0, #31
 800de32:	f000 8092 	beq.w	800df5a <_dtoa_r+0x90a>
 800de36:	f1c0 0320 	rsb	r3, r0, #32
 800de3a:	2b04      	cmp	r3, #4
 800de3c:	f340 808a 	ble.w	800df54 <_dtoa_r+0x904>
 800de40:	f1c0 001c 	rsb	r0, r0, #28
 800de44:	9b04      	ldr	r3, [sp, #16]
 800de46:	4403      	add	r3, r0
 800de48:	9304      	str	r3, [sp, #16]
 800de4a:	9b05      	ldr	r3, [sp, #20]
 800de4c:	4403      	add	r3, r0
 800de4e:	4405      	add	r5, r0
 800de50:	9305      	str	r3, [sp, #20]
 800de52:	9b04      	ldr	r3, [sp, #16]
 800de54:	2b00      	cmp	r3, #0
 800de56:	dd07      	ble.n	800de68 <_dtoa_r+0x818>
 800de58:	ee18 1a10 	vmov	r1, s16
 800de5c:	461a      	mov	r2, r3
 800de5e:	4620      	mov	r0, r4
 800de60:	f001 f9ec 	bl	800f23c <__lshift>
 800de64:	ee08 0a10 	vmov	s16, r0
 800de68:	9b05      	ldr	r3, [sp, #20]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	dd05      	ble.n	800de7a <_dtoa_r+0x82a>
 800de6e:	4631      	mov	r1, r6
 800de70:	461a      	mov	r2, r3
 800de72:	4620      	mov	r0, r4
 800de74:	f001 f9e2 	bl	800f23c <__lshift>
 800de78:	4606      	mov	r6, r0
 800de7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d06e      	beq.n	800df5e <_dtoa_r+0x90e>
 800de80:	ee18 0a10 	vmov	r0, s16
 800de84:	4631      	mov	r1, r6
 800de86:	f001 fa49 	bl	800f31c <__mcmp>
 800de8a:	2800      	cmp	r0, #0
 800de8c:	da67      	bge.n	800df5e <_dtoa_r+0x90e>
 800de8e:	9b00      	ldr	r3, [sp, #0]
 800de90:	3b01      	subs	r3, #1
 800de92:	ee18 1a10 	vmov	r1, s16
 800de96:	9300      	str	r3, [sp, #0]
 800de98:	220a      	movs	r2, #10
 800de9a:	2300      	movs	r3, #0
 800de9c:	4620      	mov	r0, r4
 800de9e:	f000 ffd3 	bl	800ee48 <__multadd>
 800dea2:	9b08      	ldr	r3, [sp, #32]
 800dea4:	ee08 0a10 	vmov	s16, r0
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	f000 81b1 	beq.w	800e210 <_dtoa_r+0xbc0>
 800deae:	2300      	movs	r3, #0
 800deb0:	4639      	mov	r1, r7
 800deb2:	220a      	movs	r2, #10
 800deb4:	4620      	mov	r0, r4
 800deb6:	f000 ffc7 	bl	800ee48 <__multadd>
 800deba:	9b02      	ldr	r3, [sp, #8]
 800debc:	2b00      	cmp	r3, #0
 800debe:	4607      	mov	r7, r0
 800dec0:	f300 808e 	bgt.w	800dfe0 <_dtoa_r+0x990>
 800dec4:	9b06      	ldr	r3, [sp, #24]
 800dec6:	2b02      	cmp	r3, #2
 800dec8:	dc51      	bgt.n	800df6e <_dtoa_r+0x91e>
 800deca:	e089      	b.n	800dfe0 <_dtoa_r+0x990>
 800decc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dece:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ded2:	e74b      	b.n	800dd6c <_dtoa_r+0x71c>
 800ded4:	9b03      	ldr	r3, [sp, #12]
 800ded6:	1e5e      	subs	r6, r3, #1
 800ded8:	9b07      	ldr	r3, [sp, #28]
 800deda:	42b3      	cmp	r3, r6
 800dedc:	bfbf      	itttt	lt
 800dede:	9b07      	ldrlt	r3, [sp, #28]
 800dee0:	9607      	strlt	r6, [sp, #28]
 800dee2:	1af2      	sublt	r2, r6, r3
 800dee4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800dee6:	bfb6      	itet	lt
 800dee8:	189b      	addlt	r3, r3, r2
 800deea:	1b9e      	subge	r6, r3, r6
 800deec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800deee:	9b03      	ldr	r3, [sp, #12]
 800def0:	bfb8      	it	lt
 800def2:	2600      	movlt	r6, #0
 800def4:	2b00      	cmp	r3, #0
 800def6:	bfb7      	itett	lt
 800def8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800defc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800df00:	1a9d      	sublt	r5, r3, r2
 800df02:	2300      	movlt	r3, #0
 800df04:	e734      	b.n	800dd70 <_dtoa_r+0x720>
 800df06:	9e07      	ldr	r6, [sp, #28]
 800df08:	9d04      	ldr	r5, [sp, #16]
 800df0a:	9f08      	ldr	r7, [sp, #32]
 800df0c:	e73b      	b.n	800dd86 <_dtoa_r+0x736>
 800df0e:	9a07      	ldr	r2, [sp, #28]
 800df10:	e767      	b.n	800dde2 <_dtoa_r+0x792>
 800df12:	9b06      	ldr	r3, [sp, #24]
 800df14:	2b01      	cmp	r3, #1
 800df16:	dc18      	bgt.n	800df4a <_dtoa_r+0x8fa>
 800df18:	f1ba 0f00 	cmp.w	sl, #0
 800df1c:	d115      	bne.n	800df4a <_dtoa_r+0x8fa>
 800df1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800df22:	b993      	cbnz	r3, 800df4a <_dtoa_r+0x8fa>
 800df24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800df28:	0d1b      	lsrs	r3, r3, #20
 800df2a:	051b      	lsls	r3, r3, #20
 800df2c:	b183      	cbz	r3, 800df50 <_dtoa_r+0x900>
 800df2e:	9b04      	ldr	r3, [sp, #16]
 800df30:	3301      	adds	r3, #1
 800df32:	9304      	str	r3, [sp, #16]
 800df34:	9b05      	ldr	r3, [sp, #20]
 800df36:	3301      	adds	r3, #1
 800df38:	9305      	str	r3, [sp, #20]
 800df3a:	f04f 0801 	mov.w	r8, #1
 800df3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df40:	2b00      	cmp	r3, #0
 800df42:	f47f af6a 	bne.w	800de1a <_dtoa_r+0x7ca>
 800df46:	2001      	movs	r0, #1
 800df48:	e76f      	b.n	800de2a <_dtoa_r+0x7da>
 800df4a:	f04f 0800 	mov.w	r8, #0
 800df4e:	e7f6      	b.n	800df3e <_dtoa_r+0x8ee>
 800df50:	4698      	mov	r8, r3
 800df52:	e7f4      	b.n	800df3e <_dtoa_r+0x8ee>
 800df54:	f43f af7d 	beq.w	800de52 <_dtoa_r+0x802>
 800df58:	4618      	mov	r0, r3
 800df5a:	301c      	adds	r0, #28
 800df5c:	e772      	b.n	800de44 <_dtoa_r+0x7f4>
 800df5e:	9b03      	ldr	r3, [sp, #12]
 800df60:	2b00      	cmp	r3, #0
 800df62:	dc37      	bgt.n	800dfd4 <_dtoa_r+0x984>
 800df64:	9b06      	ldr	r3, [sp, #24]
 800df66:	2b02      	cmp	r3, #2
 800df68:	dd34      	ble.n	800dfd4 <_dtoa_r+0x984>
 800df6a:	9b03      	ldr	r3, [sp, #12]
 800df6c:	9302      	str	r3, [sp, #8]
 800df6e:	9b02      	ldr	r3, [sp, #8]
 800df70:	b96b      	cbnz	r3, 800df8e <_dtoa_r+0x93e>
 800df72:	4631      	mov	r1, r6
 800df74:	2205      	movs	r2, #5
 800df76:	4620      	mov	r0, r4
 800df78:	f000 ff66 	bl	800ee48 <__multadd>
 800df7c:	4601      	mov	r1, r0
 800df7e:	4606      	mov	r6, r0
 800df80:	ee18 0a10 	vmov	r0, s16
 800df84:	f001 f9ca 	bl	800f31c <__mcmp>
 800df88:	2800      	cmp	r0, #0
 800df8a:	f73f adbb 	bgt.w	800db04 <_dtoa_r+0x4b4>
 800df8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df90:	9d01      	ldr	r5, [sp, #4]
 800df92:	43db      	mvns	r3, r3
 800df94:	9300      	str	r3, [sp, #0]
 800df96:	f04f 0800 	mov.w	r8, #0
 800df9a:	4631      	mov	r1, r6
 800df9c:	4620      	mov	r0, r4
 800df9e:	f000 ff31 	bl	800ee04 <_Bfree>
 800dfa2:	2f00      	cmp	r7, #0
 800dfa4:	f43f aea4 	beq.w	800dcf0 <_dtoa_r+0x6a0>
 800dfa8:	f1b8 0f00 	cmp.w	r8, #0
 800dfac:	d005      	beq.n	800dfba <_dtoa_r+0x96a>
 800dfae:	45b8      	cmp	r8, r7
 800dfb0:	d003      	beq.n	800dfba <_dtoa_r+0x96a>
 800dfb2:	4641      	mov	r1, r8
 800dfb4:	4620      	mov	r0, r4
 800dfb6:	f000 ff25 	bl	800ee04 <_Bfree>
 800dfba:	4639      	mov	r1, r7
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	f000 ff21 	bl	800ee04 <_Bfree>
 800dfc2:	e695      	b.n	800dcf0 <_dtoa_r+0x6a0>
 800dfc4:	2600      	movs	r6, #0
 800dfc6:	4637      	mov	r7, r6
 800dfc8:	e7e1      	b.n	800df8e <_dtoa_r+0x93e>
 800dfca:	9700      	str	r7, [sp, #0]
 800dfcc:	4637      	mov	r7, r6
 800dfce:	e599      	b.n	800db04 <_dtoa_r+0x4b4>
 800dfd0:	40240000 	.word	0x40240000
 800dfd4:	9b08      	ldr	r3, [sp, #32]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	f000 80ca 	beq.w	800e170 <_dtoa_r+0xb20>
 800dfdc:	9b03      	ldr	r3, [sp, #12]
 800dfde:	9302      	str	r3, [sp, #8]
 800dfe0:	2d00      	cmp	r5, #0
 800dfe2:	dd05      	ble.n	800dff0 <_dtoa_r+0x9a0>
 800dfe4:	4639      	mov	r1, r7
 800dfe6:	462a      	mov	r2, r5
 800dfe8:	4620      	mov	r0, r4
 800dfea:	f001 f927 	bl	800f23c <__lshift>
 800dfee:	4607      	mov	r7, r0
 800dff0:	f1b8 0f00 	cmp.w	r8, #0
 800dff4:	d05b      	beq.n	800e0ae <_dtoa_r+0xa5e>
 800dff6:	6879      	ldr	r1, [r7, #4]
 800dff8:	4620      	mov	r0, r4
 800dffa:	f000 fec3 	bl	800ed84 <_Balloc>
 800dffe:	4605      	mov	r5, r0
 800e000:	b928      	cbnz	r0, 800e00e <_dtoa_r+0x9be>
 800e002:	4b87      	ldr	r3, [pc, #540]	; (800e220 <_dtoa_r+0xbd0>)
 800e004:	4602      	mov	r2, r0
 800e006:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e00a:	f7ff bb3b 	b.w	800d684 <_dtoa_r+0x34>
 800e00e:	693a      	ldr	r2, [r7, #16]
 800e010:	3202      	adds	r2, #2
 800e012:	0092      	lsls	r2, r2, #2
 800e014:	f107 010c 	add.w	r1, r7, #12
 800e018:	300c      	adds	r0, #12
 800e01a:	f7fd fe01 	bl	800bc20 <memcpy>
 800e01e:	2201      	movs	r2, #1
 800e020:	4629      	mov	r1, r5
 800e022:	4620      	mov	r0, r4
 800e024:	f001 f90a 	bl	800f23c <__lshift>
 800e028:	9b01      	ldr	r3, [sp, #4]
 800e02a:	f103 0901 	add.w	r9, r3, #1
 800e02e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e032:	4413      	add	r3, r2
 800e034:	9305      	str	r3, [sp, #20]
 800e036:	f00a 0301 	and.w	r3, sl, #1
 800e03a:	46b8      	mov	r8, r7
 800e03c:	9304      	str	r3, [sp, #16]
 800e03e:	4607      	mov	r7, r0
 800e040:	4631      	mov	r1, r6
 800e042:	ee18 0a10 	vmov	r0, s16
 800e046:	f7ff fa75 	bl	800d534 <quorem>
 800e04a:	4641      	mov	r1, r8
 800e04c:	9002      	str	r0, [sp, #8]
 800e04e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e052:	ee18 0a10 	vmov	r0, s16
 800e056:	f001 f961 	bl	800f31c <__mcmp>
 800e05a:	463a      	mov	r2, r7
 800e05c:	9003      	str	r0, [sp, #12]
 800e05e:	4631      	mov	r1, r6
 800e060:	4620      	mov	r0, r4
 800e062:	f001 f977 	bl	800f354 <__mdiff>
 800e066:	68c2      	ldr	r2, [r0, #12]
 800e068:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800e06c:	4605      	mov	r5, r0
 800e06e:	bb02      	cbnz	r2, 800e0b2 <_dtoa_r+0xa62>
 800e070:	4601      	mov	r1, r0
 800e072:	ee18 0a10 	vmov	r0, s16
 800e076:	f001 f951 	bl	800f31c <__mcmp>
 800e07a:	4602      	mov	r2, r0
 800e07c:	4629      	mov	r1, r5
 800e07e:	4620      	mov	r0, r4
 800e080:	9207      	str	r2, [sp, #28]
 800e082:	f000 febf 	bl	800ee04 <_Bfree>
 800e086:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e08a:	ea43 0102 	orr.w	r1, r3, r2
 800e08e:	9b04      	ldr	r3, [sp, #16]
 800e090:	430b      	orrs	r3, r1
 800e092:	464d      	mov	r5, r9
 800e094:	d10f      	bne.n	800e0b6 <_dtoa_r+0xa66>
 800e096:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e09a:	d02a      	beq.n	800e0f2 <_dtoa_r+0xaa2>
 800e09c:	9b03      	ldr	r3, [sp, #12]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	dd02      	ble.n	800e0a8 <_dtoa_r+0xa58>
 800e0a2:	9b02      	ldr	r3, [sp, #8]
 800e0a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e0a8:	f88b a000 	strb.w	sl, [fp]
 800e0ac:	e775      	b.n	800df9a <_dtoa_r+0x94a>
 800e0ae:	4638      	mov	r0, r7
 800e0b0:	e7ba      	b.n	800e028 <_dtoa_r+0x9d8>
 800e0b2:	2201      	movs	r2, #1
 800e0b4:	e7e2      	b.n	800e07c <_dtoa_r+0xa2c>
 800e0b6:	9b03      	ldr	r3, [sp, #12]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	db04      	blt.n	800e0c6 <_dtoa_r+0xa76>
 800e0bc:	9906      	ldr	r1, [sp, #24]
 800e0be:	430b      	orrs	r3, r1
 800e0c0:	9904      	ldr	r1, [sp, #16]
 800e0c2:	430b      	orrs	r3, r1
 800e0c4:	d122      	bne.n	800e10c <_dtoa_r+0xabc>
 800e0c6:	2a00      	cmp	r2, #0
 800e0c8:	ddee      	ble.n	800e0a8 <_dtoa_r+0xa58>
 800e0ca:	ee18 1a10 	vmov	r1, s16
 800e0ce:	2201      	movs	r2, #1
 800e0d0:	4620      	mov	r0, r4
 800e0d2:	f001 f8b3 	bl	800f23c <__lshift>
 800e0d6:	4631      	mov	r1, r6
 800e0d8:	ee08 0a10 	vmov	s16, r0
 800e0dc:	f001 f91e 	bl	800f31c <__mcmp>
 800e0e0:	2800      	cmp	r0, #0
 800e0e2:	dc03      	bgt.n	800e0ec <_dtoa_r+0xa9c>
 800e0e4:	d1e0      	bne.n	800e0a8 <_dtoa_r+0xa58>
 800e0e6:	f01a 0f01 	tst.w	sl, #1
 800e0ea:	d0dd      	beq.n	800e0a8 <_dtoa_r+0xa58>
 800e0ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e0f0:	d1d7      	bne.n	800e0a2 <_dtoa_r+0xa52>
 800e0f2:	2339      	movs	r3, #57	; 0x39
 800e0f4:	f88b 3000 	strb.w	r3, [fp]
 800e0f8:	462b      	mov	r3, r5
 800e0fa:	461d      	mov	r5, r3
 800e0fc:	3b01      	subs	r3, #1
 800e0fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e102:	2a39      	cmp	r2, #57	; 0x39
 800e104:	d071      	beq.n	800e1ea <_dtoa_r+0xb9a>
 800e106:	3201      	adds	r2, #1
 800e108:	701a      	strb	r2, [r3, #0]
 800e10a:	e746      	b.n	800df9a <_dtoa_r+0x94a>
 800e10c:	2a00      	cmp	r2, #0
 800e10e:	dd07      	ble.n	800e120 <_dtoa_r+0xad0>
 800e110:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e114:	d0ed      	beq.n	800e0f2 <_dtoa_r+0xaa2>
 800e116:	f10a 0301 	add.w	r3, sl, #1
 800e11a:	f88b 3000 	strb.w	r3, [fp]
 800e11e:	e73c      	b.n	800df9a <_dtoa_r+0x94a>
 800e120:	9b05      	ldr	r3, [sp, #20]
 800e122:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e126:	4599      	cmp	r9, r3
 800e128:	d047      	beq.n	800e1ba <_dtoa_r+0xb6a>
 800e12a:	ee18 1a10 	vmov	r1, s16
 800e12e:	2300      	movs	r3, #0
 800e130:	220a      	movs	r2, #10
 800e132:	4620      	mov	r0, r4
 800e134:	f000 fe88 	bl	800ee48 <__multadd>
 800e138:	45b8      	cmp	r8, r7
 800e13a:	ee08 0a10 	vmov	s16, r0
 800e13e:	f04f 0300 	mov.w	r3, #0
 800e142:	f04f 020a 	mov.w	r2, #10
 800e146:	4641      	mov	r1, r8
 800e148:	4620      	mov	r0, r4
 800e14a:	d106      	bne.n	800e15a <_dtoa_r+0xb0a>
 800e14c:	f000 fe7c 	bl	800ee48 <__multadd>
 800e150:	4680      	mov	r8, r0
 800e152:	4607      	mov	r7, r0
 800e154:	f109 0901 	add.w	r9, r9, #1
 800e158:	e772      	b.n	800e040 <_dtoa_r+0x9f0>
 800e15a:	f000 fe75 	bl	800ee48 <__multadd>
 800e15e:	4639      	mov	r1, r7
 800e160:	4680      	mov	r8, r0
 800e162:	2300      	movs	r3, #0
 800e164:	220a      	movs	r2, #10
 800e166:	4620      	mov	r0, r4
 800e168:	f000 fe6e 	bl	800ee48 <__multadd>
 800e16c:	4607      	mov	r7, r0
 800e16e:	e7f1      	b.n	800e154 <_dtoa_r+0xb04>
 800e170:	9b03      	ldr	r3, [sp, #12]
 800e172:	9302      	str	r3, [sp, #8]
 800e174:	9d01      	ldr	r5, [sp, #4]
 800e176:	ee18 0a10 	vmov	r0, s16
 800e17a:	4631      	mov	r1, r6
 800e17c:	f7ff f9da 	bl	800d534 <quorem>
 800e180:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e184:	9b01      	ldr	r3, [sp, #4]
 800e186:	f805 ab01 	strb.w	sl, [r5], #1
 800e18a:	1aea      	subs	r2, r5, r3
 800e18c:	9b02      	ldr	r3, [sp, #8]
 800e18e:	4293      	cmp	r3, r2
 800e190:	dd09      	ble.n	800e1a6 <_dtoa_r+0xb56>
 800e192:	ee18 1a10 	vmov	r1, s16
 800e196:	2300      	movs	r3, #0
 800e198:	220a      	movs	r2, #10
 800e19a:	4620      	mov	r0, r4
 800e19c:	f000 fe54 	bl	800ee48 <__multadd>
 800e1a0:	ee08 0a10 	vmov	s16, r0
 800e1a4:	e7e7      	b.n	800e176 <_dtoa_r+0xb26>
 800e1a6:	9b02      	ldr	r3, [sp, #8]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	bfc8      	it	gt
 800e1ac:	461d      	movgt	r5, r3
 800e1ae:	9b01      	ldr	r3, [sp, #4]
 800e1b0:	bfd8      	it	le
 800e1b2:	2501      	movle	r5, #1
 800e1b4:	441d      	add	r5, r3
 800e1b6:	f04f 0800 	mov.w	r8, #0
 800e1ba:	ee18 1a10 	vmov	r1, s16
 800e1be:	2201      	movs	r2, #1
 800e1c0:	4620      	mov	r0, r4
 800e1c2:	f001 f83b 	bl	800f23c <__lshift>
 800e1c6:	4631      	mov	r1, r6
 800e1c8:	ee08 0a10 	vmov	s16, r0
 800e1cc:	f001 f8a6 	bl	800f31c <__mcmp>
 800e1d0:	2800      	cmp	r0, #0
 800e1d2:	dc91      	bgt.n	800e0f8 <_dtoa_r+0xaa8>
 800e1d4:	d102      	bne.n	800e1dc <_dtoa_r+0xb8c>
 800e1d6:	f01a 0f01 	tst.w	sl, #1
 800e1da:	d18d      	bne.n	800e0f8 <_dtoa_r+0xaa8>
 800e1dc:	462b      	mov	r3, r5
 800e1de:	461d      	mov	r5, r3
 800e1e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e1e4:	2a30      	cmp	r2, #48	; 0x30
 800e1e6:	d0fa      	beq.n	800e1de <_dtoa_r+0xb8e>
 800e1e8:	e6d7      	b.n	800df9a <_dtoa_r+0x94a>
 800e1ea:	9a01      	ldr	r2, [sp, #4]
 800e1ec:	429a      	cmp	r2, r3
 800e1ee:	d184      	bne.n	800e0fa <_dtoa_r+0xaaa>
 800e1f0:	9b00      	ldr	r3, [sp, #0]
 800e1f2:	3301      	adds	r3, #1
 800e1f4:	9300      	str	r3, [sp, #0]
 800e1f6:	2331      	movs	r3, #49	; 0x31
 800e1f8:	7013      	strb	r3, [r2, #0]
 800e1fa:	e6ce      	b.n	800df9a <_dtoa_r+0x94a>
 800e1fc:	4b09      	ldr	r3, [pc, #36]	; (800e224 <_dtoa_r+0xbd4>)
 800e1fe:	f7ff ba95 	b.w	800d72c <_dtoa_r+0xdc>
 800e202:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e204:	2b00      	cmp	r3, #0
 800e206:	f47f aa6e 	bne.w	800d6e6 <_dtoa_r+0x96>
 800e20a:	4b07      	ldr	r3, [pc, #28]	; (800e228 <_dtoa_r+0xbd8>)
 800e20c:	f7ff ba8e 	b.w	800d72c <_dtoa_r+0xdc>
 800e210:	9b02      	ldr	r3, [sp, #8]
 800e212:	2b00      	cmp	r3, #0
 800e214:	dcae      	bgt.n	800e174 <_dtoa_r+0xb24>
 800e216:	9b06      	ldr	r3, [sp, #24]
 800e218:	2b02      	cmp	r3, #2
 800e21a:	f73f aea8 	bgt.w	800df6e <_dtoa_r+0x91e>
 800e21e:	e7a9      	b.n	800e174 <_dtoa_r+0xb24>
 800e220:	08011ca0 	.word	0x08011ca0
 800e224:	08011aa8 	.word	0x08011aa8
 800e228:	08011c21 	.word	0x08011c21

0800e22c <__sflush_r>:
 800e22c:	898a      	ldrh	r2, [r1, #12]
 800e22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e232:	4605      	mov	r5, r0
 800e234:	0710      	lsls	r0, r2, #28
 800e236:	460c      	mov	r4, r1
 800e238:	d458      	bmi.n	800e2ec <__sflush_r+0xc0>
 800e23a:	684b      	ldr	r3, [r1, #4]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	dc05      	bgt.n	800e24c <__sflush_r+0x20>
 800e240:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e242:	2b00      	cmp	r3, #0
 800e244:	dc02      	bgt.n	800e24c <__sflush_r+0x20>
 800e246:	2000      	movs	r0, #0
 800e248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e24c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e24e:	2e00      	cmp	r6, #0
 800e250:	d0f9      	beq.n	800e246 <__sflush_r+0x1a>
 800e252:	2300      	movs	r3, #0
 800e254:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e258:	682f      	ldr	r7, [r5, #0]
 800e25a:	602b      	str	r3, [r5, #0]
 800e25c:	d032      	beq.n	800e2c4 <__sflush_r+0x98>
 800e25e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e260:	89a3      	ldrh	r3, [r4, #12]
 800e262:	075a      	lsls	r2, r3, #29
 800e264:	d505      	bpl.n	800e272 <__sflush_r+0x46>
 800e266:	6863      	ldr	r3, [r4, #4]
 800e268:	1ac0      	subs	r0, r0, r3
 800e26a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e26c:	b10b      	cbz	r3, 800e272 <__sflush_r+0x46>
 800e26e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e270:	1ac0      	subs	r0, r0, r3
 800e272:	2300      	movs	r3, #0
 800e274:	4602      	mov	r2, r0
 800e276:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e278:	6a21      	ldr	r1, [r4, #32]
 800e27a:	4628      	mov	r0, r5
 800e27c:	47b0      	blx	r6
 800e27e:	1c43      	adds	r3, r0, #1
 800e280:	89a3      	ldrh	r3, [r4, #12]
 800e282:	d106      	bne.n	800e292 <__sflush_r+0x66>
 800e284:	6829      	ldr	r1, [r5, #0]
 800e286:	291d      	cmp	r1, #29
 800e288:	d82c      	bhi.n	800e2e4 <__sflush_r+0xb8>
 800e28a:	4a2a      	ldr	r2, [pc, #168]	; (800e334 <__sflush_r+0x108>)
 800e28c:	40ca      	lsrs	r2, r1
 800e28e:	07d6      	lsls	r6, r2, #31
 800e290:	d528      	bpl.n	800e2e4 <__sflush_r+0xb8>
 800e292:	2200      	movs	r2, #0
 800e294:	6062      	str	r2, [r4, #4]
 800e296:	04d9      	lsls	r1, r3, #19
 800e298:	6922      	ldr	r2, [r4, #16]
 800e29a:	6022      	str	r2, [r4, #0]
 800e29c:	d504      	bpl.n	800e2a8 <__sflush_r+0x7c>
 800e29e:	1c42      	adds	r2, r0, #1
 800e2a0:	d101      	bne.n	800e2a6 <__sflush_r+0x7a>
 800e2a2:	682b      	ldr	r3, [r5, #0]
 800e2a4:	b903      	cbnz	r3, 800e2a8 <__sflush_r+0x7c>
 800e2a6:	6560      	str	r0, [r4, #84]	; 0x54
 800e2a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2aa:	602f      	str	r7, [r5, #0]
 800e2ac:	2900      	cmp	r1, #0
 800e2ae:	d0ca      	beq.n	800e246 <__sflush_r+0x1a>
 800e2b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2b4:	4299      	cmp	r1, r3
 800e2b6:	d002      	beq.n	800e2be <__sflush_r+0x92>
 800e2b8:	4628      	mov	r0, r5
 800e2ba:	f001 fa3b 	bl	800f734 <_free_r>
 800e2be:	2000      	movs	r0, #0
 800e2c0:	6360      	str	r0, [r4, #52]	; 0x34
 800e2c2:	e7c1      	b.n	800e248 <__sflush_r+0x1c>
 800e2c4:	6a21      	ldr	r1, [r4, #32]
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	4628      	mov	r0, r5
 800e2ca:	47b0      	blx	r6
 800e2cc:	1c41      	adds	r1, r0, #1
 800e2ce:	d1c7      	bne.n	800e260 <__sflush_r+0x34>
 800e2d0:	682b      	ldr	r3, [r5, #0]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d0c4      	beq.n	800e260 <__sflush_r+0x34>
 800e2d6:	2b1d      	cmp	r3, #29
 800e2d8:	d001      	beq.n	800e2de <__sflush_r+0xb2>
 800e2da:	2b16      	cmp	r3, #22
 800e2dc:	d101      	bne.n	800e2e2 <__sflush_r+0xb6>
 800e2de:	602f      	str	r7, [r5, #0]
 800e2e0:	e7b1      	b.n	800e246 <__sflush_r+0x1a>
 800e2e2:	89a3      	ldrh	r3, [r4, #12]
 800e2e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e2e8:	81a3      	strh	r3, [r4, #12]
 800e2ea:	e7ad      	b.n	800e248 <__sflush_r+0x1c>
 800e2ec:	690f      	ldr	r7, [r1, #16]
 800e2ee:	2f00      	cmp	r7, #0
 800e2f0:	d0a9      	beq.n	800e246 <__sflush_r+0x1a>
 800e2f2:	0793      	lsls	r3, r2, #30
 800e2f4:	680e      	ldr	r6, [r1, #0]
 800e2f6:	bf08      	it	eq
 800e2f8:	694b      	ldreq	r3, [r1, #20]
 800e2fa:	600f      	str	r7, [r1, #0]
 800e2fc:	bf18      	it	ne
 800e2fe:	2300      	movne	r3, #0
 800e300:	eba6 0807 	sub.w	r8, r6, r7
 800e304:	608b      	str	r3, [r1, #8]
 800e306:	f1b8 0f00 	cmp.w	r8, #0
 800e30a:	dd9c      	ble.n	800e246 <__sflush_r+0x1a>
 800e30c:	6a21      	ldr	r1, [r4, #32]
 800e30e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e310:	4643      	mov	r3, r8
 800e312:	463a      	mov	r2, r7
 800e314:	4628      	mov	r0, r5
 800e316:	47b0      	blx	r6
 800e318:	2800      	cmp	r0, #0
 800e31a:	dc06      	bgt.n	800e32a <__sflush_r+0xfe>
 800e31c:	89a3      	ldrh	r3, [r4, #12]
 800e31e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e322:	81a3      	strh	r3, [r4, #12]
 800e324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e328:	e78e      	b.n	800e248 <__sflush_r+0x1c>
 800e32a:	4407      	add	r7, r0
 800e32c:	eba8 0800 	sub.w	r8, r8, r0
 800e330:	e7e9      	b.n	800e306 <__sflush_r+0xda>
 800e332:	bf00      	nop
 800e334:	20400001 	.word	0x20400001

0800e338 <_fflush_r>:
 800e338:	b538      	push	{r3, r4, r5, lr}
 800e33a:	690b      	ldr	r3, [r1, #16]
 800e33c:	4605      	mov	r5, r0
 800e33e:	460c      	mov	r4, r1
 800e340:	b913      	cbnz	r3, 800e348 <_fflush_r+0x10>
 800e342:	2500      	movs	r5, #0
 800e344:	4628      	mov	r0, r5
 800e346:	bd38      	pop	{r3, r4, r5, pc}
 800e348:	b118      	cbz	r0, 800e352 <_fflush_r+0x1a>
 800e34a:	6983      	ldr	r3, [r0, #24]
 800e34c:	b90b      	cbnz	r3, 800e352 <_fflush_r+0x1a>
 800e34e:	f000 f887 	bl	800e460 <__sinit>
 800e352:	4b14      	ldr	r3, [pc, #80]	; (800e3a4 <_fflush_r+0x6c>)
 800e354:	429c      	cmp	r4, r3
 800e356:	d11b      	bne.n	800e390 <_fflush_r+0x58>
 800e358:	686c      	ldr	r4, [r5, #4]
 800e35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d0ef      	beq.n	800e342 <_fflush_r+0xa>
 800e362:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e364:	07d0      	lsls	r0, r2, #31
 800e366:	d404      	bmi.n	800e372 <_fflush_r+0x3a>
 800e368:	0599      	lsls	r1, r3, #22
 800e36a:	d402      	bmi.n	800e372 <_fflush_r+0x3a>
 800e36c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e36e:	f000 fc88 	bl	800ec82 <__retarget_lock_acquire_recursive>
 800e372:	4628      	mov	r0, r5
 800e374:	4621      	mov	r1, r4
 800e376:	f7ff ff59 	bl	800e22c <__sflush_r>
 800e37a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e37c:	07da      	lsls	r2, r3, #31
 800e37e:	4605      	mov	r5, r0
 800e380:	d4e0      	bmi.n	800e344 <_fflush_r+0xc>
 800e382:	89a3      	ldrh	r3, [r4, #12]
 800e384:	059b      	lsls	r3, r3, #22
 800e386:	d4dd      	bmi.n	800e344 <_fflush_r+0xc>
 800e388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e38a:	f000 fc7b 	bl	800ec84 <__retarget_lock_release_recursive>
 800e38e:	e7d9      	b.n	800e344 <_fflush_r+0xc>
 800e390:	4b05      	ldr	r3, [pc, #20]	; (800e3a8 <_fflush_r+0x70>)
 800e392:	429c      	cmp	r4, r3
 800e394:	d101      	bne.n	800e39a <_fflush_r+0x62>
 800e396:	68ac      	ldr	r4, [r5, #8]
 800e398:	e7df      	b.n	800e35a <_fflush_r+0x22>
 800e39a:	4b04      	ldr	r3, [pc, #16]	; (800e3ac <_fflush_r+0x74>)
 800e39c:	429c      	cmp	r4, r3
 800e39e:	bf08      	it	eq
 800e3a0:	68ec      	ldreq	r4, [r5, #12]
 800e3a2:	e7da      	b.n	800e35a <_fflush_r+0x22>
 800e3a4:	08011cd4 	.word	0x08011cd4
 800e3a8:	08011cf4 	.word	0x08011cf4
 800e3ac:	08011cb4 	.word	0x08011cb4

0800e3b0 <std>:
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	b510      	push	{r4, lr}
 800e3b4:	4604      	mov	r4, r0
 800e3b6:	e9c0 3300 	strd	r3, r3, [r0]
 800e3ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e3be:	6083      	str	r3, [r0, #8]
 800e3c0:	8181      	strh	r1, [r0, #12]
 800e3c2:	6643      	str	r3, [r0, #100]	; 0x64
 800e3c4:	81c2      	strh	r2, [r0, #14]
 800e3c6:	6183      	str	r3, [r0, #24]
 800e3c8:	4619      	mov	r1, r3
 800e3ca:	2208      	movs	r2, #8
 800e3cc:	305c      	adds	r0, #92	; 0x5c
 800e3ce:	f7fd fc35 	bl	800bc3c <memset>
 800e3d2:	4b05      	ldr	r3, [pc, #20]	; (800e3e8 <std+0x38>)
 800e3d4:	6263      	str	r3, [r4, #36]	; 0x24
 800e3d6:	4b05      	ldr	r3, [pc, #20]	; (800e3ec <std+0x3c>)
 800e3d8:	62a3      	str	r3, [r4, #40]	; 0x28
 800e3da:	4b05      	ldr	r3, [pc, #20]	; (800e3f0 <std+0x40>)
 800e3dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e3de:	4b05      	ldr	r3, [pc, #20]	; (800e3f4 <std+0x44>)
 800e3e0:	6224      	str	r4, [r4, #32]
 800e3e2:	6323      	str	r3, [r4, #48]	; 0x30
 800e3e4:	bd10      	pop	{r4, pc}
 800e3e6:	bf00      	nop
 800e3e8:	0800fbd9 	.word	0x0800fbd9
 800e3ec:	0800fbfb 	.word	0x0800fbfb
 800e3f0:	0800fc33 	.word	0x0800fc33
 800e3f4:	0800fc57 	.word	0x0800fc57

0800e3f8 <_cleanup_r>:
 800e3f8:	4901      	ldr	r1, [pc, #4]	; (800e400 <_cleanup_r+0x8>)
 800e3fa:	f000 b8af 	b.w	800e55c <_fwalk_reent>
 800e3fe:	bf00      	nop
 800e400:	0800e339 	.word	0x0800e339

0800e404 <__sfmoreglue>:
 800e404:	b570      	push	{r4, r5, r6, lr}
 800e406:	2268      	movs	r2, #104	; 0x68
 800e408:	1e4d      	subs	r5, r1, #1
 800e40a:	4355      	muls	r5, r2
 800e40c:	460e      	mov	r6, r1
 800e40e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e412:	f001 f9fb 	bl	800f80c <_malloc_r>
 800e416:	4604      	mov	r4, r0
 800e418:	b140      	cbz	r0, 800e42c <__sfmoreglue+0x28>
 800e41a:	2100      	movs	r1, #0
 800e41c:	e9c0 1600 	strd	r1, r6, [r0]
 800e420:	300c      	adds	r0, #12
 800e422:	60a0      	str	r0, [r4, #8]
 800e424:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e428:	f7fd fc08 	bl	800bc3c <memset>
 800e42c:	4620      	mov	r0, r4
 800e42e:	bd70      	pop	{r4, r5, r6, pc}

0800e430 <__sfp_lock_acquire>:
 800e430:	4801      	ldr	r0, [pc, #4]	; (800e438 <__sfp_lock_acquire+0x8>)
 800e432:	f000 bc26 	b.w	800ec82 <__retarget_lock_acquire_recursive>
 800e436:	bf00      	nop
 800e438:	20009695 	.word	0x20009695

0800e43c <__sfp_lock_release>:
 800e43c:	4801      	ldr	r0, [pc, #4]	; (800e444 <__sfp_lock_release+0x8>)
 800e43e:	f000 bc21 	b.w	800ec84 <__retarget_lock_release_recursive>
 800e442:	bf00      	nop
 800e444:	20009695 	.word	0x20009695

0800e448 <__sinit_lock_acquire>:
 800e448:	4801      	ldr	r0, [pc, #4]	; (800e450 <__sinit_lock_acquire+0x8>)
 800e44a:	f000 bc1a 	b.w	800ec82 <__retarget_lock_acquire_recursive>
 800e44e:	bf00      	nop
 800e450:	20009696 	.word	0x20009696

0800e454 <__sinit_lock_release>:
 800e454:	4801      	ldr	r0, [pc, #4]	; (800e45c <__sinit_lock_release+0x8>)
 800e456:	f000 bc15 	b.w	800ec84 <__retarget_lock_release_recursive>
 800e45a:	bf00      	nop
 800e45c:	20009696 	.word	0x20009696

0800e460 <__sinit>:
 800e460:	b510      	push	{r4, lr}
 800e462:	4604      	mov	r4, r0
 800e464:	f7ff fff0 	bl	800e448 <__sinit_lock_acquire>
 800e468:	69a3      	ldr	r3, [r4, #24]
 800e46a:	b11b      	cbz	r3, 800e474 <__sinit+0x14>
 800e46c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e470:	f7ff bff0 	b.w	800e454 <__sinit_lock_release>
 800e474:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e478:	6523      	str	r3, [r4, #80]	; 0x50
 800e47a:	4b13      	ldr	r3, [pc, #76]	; (800e4c8 <__sinit+0x68>)
 800e47c:	4a13      	ldr	r2, [pc, #76]	; (800e4cc <__sinit+0x6c>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	62a2      	str	r2, [r4, #40]	; 0x28
 800e482:	42a3      	cmp	r3, r4
 800e484:	bf04      	itt	eq
 800e486:	2301      	moveq	r3, #1
 800e488:	61a3      	streq	r3, [r4, #24]
 800e48a:	4620      	mov	r0, r4
 800e48c:	f000 f820 	bl	800e4d0 <__sfp>
 800e490:	6060      	str	r0, [r4, #4]
 800e492:	4620      	mov	r0, r4
 800e494:	f000 f81c 	bl	800e4d0 <__sfp>
 800e498:	60a0      	str	r0, [r4, #8]
 800e49a:	4620      	mov	r0, r4
 800e49c:	f000 f818 	bl	800e4d0 <__sfp>
 800e4a0:	2200      	movs	r2, #0
 800e4a2:	60e0      	str	r0, [r4, #12]
 800e4a4:	2104      	movs	r1, #4
 800e4a6:	6860      	ldr	r0, [r4, #4]
 800e4a8:	f7ff ff82 	bl	800e3b0 <std>
 800e4ac:	68a0      	ldr	r0, [r4, #8]
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	2109      	movs	r1, #9
 800e4b2:	f7ff ff7d 	bl	800e3b0 <std>
 800e4b6:	68e0      	ldr	r0, [r4, #12]
 800e4b8:	2202      	movs	r2, #2
 800e4ba:	2112      	movs	r1, #18
 800e4bc:	f7ff ff78 	bl	800e3b0 <std>
 800e4c0:	2301      	movs	r3, #1
 800e4c2:	61a3      	str	r3, [r4, #24]
 800e4c4:	e7d2      	b.n	800e46c <__sinit+0xc>
 800e4c6:	bf00      	nop
 800e4c8:	08011a94 	.word	0x08011a94
 800e4cc:	0800e3f9 	.word	0x0800e3f9

0800e4d0 <__sfp>:
 800e4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4d2:	4607      	mov	r7, r0
 800e4d4:	f7ff ffac 	bl	800e430 <__sfp_lock_acquire>
 800e4d8:	4b1e      	ldr	r3, [pc, #120]	; (800e554 <__sfp+0x84>)
 800e4da:	681e      	ldr	r6, [r3, #0]
 800e4dc:	69b3      	ldr	r3, [r6, #24]
 800e4de:	b913      	cbnz	r3, 800e4e6 <__sfp+0x16>
 800e4e0:	4630      	mov	r0, r6
 800e4e2:	f7ff ffbd 	bl	800e460 <__sinit>
 800e4e6:	3648      	adds	r6, #72	; 0x48
 800e4e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e4ec:	3b01      	subs	r3, #1
 800e4ee:	d503      	bpl.n	800e4f8 <__sfp+0x28>
 800e4f0:	6833      	ldr	r3, [r6, #0]
 800e4f2:	b30b      	cbz	r3, 800e538 <__sfp+0x68>
 800e4f4:	6836      	ldr	r6, [r6, #0]
 800e4f6:	e7f7      	b.n	800e4e8 <__sfp+0x18>
 800e4f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e4fc:	b9d5      	cbnz	r5, 800e534 <__sfp+0x64>
 800e4fe:	4b16      	ldr	r3, [pc, #88]	; (800e558 <__sfp+0x88>)
 800e500:	60e3      	str	r3, [r4, #12]
 800e502:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e506:	6665      	str	r5, [r4, #100]	; 0x64
 800e508:	f000 fbba 	bl	800ec80 <__retarget_lock_init_recursive>
 800e50c:	f7ff ff96 	bl	800e43c <__sfp_lock_release>
 800e510:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e514:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e518:	6025      	str	r5, [r4, #0]
 800e51a:	61a5      	str	r5, [r4, #24]
 800e51c:	2208      	movs	r2, #8
 800e51e:	4629      	mov	r1, r5
 800e520:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e524:	f7fd fb8a 	bl	800bc3c <memset>
 800e528:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e52c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e530:	4620      	mov	r0, r4
 800e532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e534:	3468      	adds	r4, #104	; 0x68
 800e536:	e7d9      	b.n	800e4ec <__sfp+0x1c>
 800e538:	2104      	movs	r1, #4
 800e53a:	4638      	mov	r0, r7
 800e53c:	f7ff ff62 	bl	800e404 <__sfmoreglue>
 800e540:	4604      	mov	r4, r0
 800e542:	6030      	str	r0, [r6, #0]
 800e544:	2800      	cmp	r0, #0
 800e546:	d1d5      	bne.n	800e4f4 <__sfp+0x24>
 800e548:	f7ff ff78 	bl	800e43c <__sfp_lock_release>
 800e54c:	230c      	movs	r3, #12
 800e54e:	603b      	str	r3, [r7, #0]
 800e550:	e7ee      	b.n	800e530 <__sfp+0x60>
 800e552:	bf00      	nop
 800e554:	08011a94 	.word	0x08011a94
 800e558:	ffff0001 	.word	0xffff0001

0800e55c <_fwalk_reent>:
 800e55c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e560:	4606      	mov	r6, r0
 800e562:	4688      	mov	r8, r1
 800e564:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e568:	2700      	movs	r7, #0
 800e56a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e56e:	f1b9 0901 	subs.w	r9, r9, #1
 800e572:	d505      	bpl.n	800e580 <_fwalk_reent+0x24>
 800e574:	6824      	ldr	r4, [r4, #0]
 800e576:	2c00      	cmp	r4, #0
 800e578:	d1f7      	bne.n	800e56a <_fwalk_reent+0xe>
 800e57a:	4638      	mov	r0, r7
 800e57c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e580:	89ab      	ldrh	r3, [r5, #12]
 800e582:	2b01      	cmp	r3, #1
 800e584:	d907      	bls.n	800e596 <_fwalk_reent+0x3a>
 800e586:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e58a:	3301      	adds	r3, #1
 800e58c:	d003      	beq.n	800e596 <_fwalk_reent+0x3a>
 800e58e:	4629      	mov	r1, r5
 800e590:	4630      	mov	r0, r6
 800e592:	47c0      	blx	r8
 800e594:	4307      	orrs	r7, r0
 800e596:	3568      	adds	r5, #104	; 0x68
 800e598:	e7e9      	b.n	800e56e <_fwalk_reent+0x12>

0800e59a <rshift>:
 800e59a:	6903      	ldr	r3, [r0, #16]
 800e59c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e5a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e5a4:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e5a8:	f100 0414 	add.w	r4, r0, #20
 800e5ac:	dd45      	ble.n	800e63a <rshift+0xa0>
 800e5ae:	f011 011f 	ands.w	r1, r1, #31
 800e5b2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e5b6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e5ba:	d10c      	bne.n	800e5d6 <rshift+0x3c>
 800e5bc:	f100 0710 	add.w	r7, r0, #16
 800e5c0:	4629      	mov	r1, r5
 800e5c2:	42b1      	cmp	r1, r6
 800e5c4:	d334      	bcc.n	800e630 <rshift+0x96>
 800e5c6:	1a9b      	subs	r3, r3, r2
 800e5c8:	009b      	lsls	r3, r3, #2
 800e5ca:	1eea      	subs	r2, r5, #3
 800e5cc:	4296      	cmp	r6, r2
 800e5ce:	bf38      	it	cc
 800e5d0:	2300      	movcc	r3, #0
 800e5d2:	4423      	add	r3, r4
 800e5d4:	e015      	b.n	800e602 <rshift+0x68>
 800e5d6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e5da:	f1c1 0820 	rsb	r8, r1, #32
 800e5de:	40cf      	lsrs	r7, r1
 800e5e0:	f105 0e04 	add.w	lr, r5, #4
 800e5e4:	46a1      	mov	r9, r4
 800e5e6:	4576      	cmp	r6, lr
 800e5e8:	46f4      	mov	ip, lr
 800e5ea:	d815      	bhi.n	800e618 <rshift+0x7e>
 800e5ec:	1a9a      	subs	r2, r3, r2
 800e5ee:	0092      	lsls	r2, r2, #2
 800e5f0:	3a04      	subs	r2, #4
 800e5f2:	3501      	adds	r5, #1
 800e5f4:	42ae      	cmp	r6, r5
 800e5f6:	bf38      	it	cc
 800e5f8:	2200      	movcc	r2, #0
 800e5fa:	18a3      	adds	r3, r4, r2
 800e5fc:	50a7      	str	r7, [r4, r2]
 800e5fe:	b107      	cbz	r7, 800e602 <rshift+0x68>
 800e600:	3304      	adds	r3, #4
 800e602:	1b1a      	subs	r2, r3, r4
 800e604:	42a3      	cmp	r3, r4
 800e606:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e60a:	bf08      	it	eq
 800e60c:	2300      	moveq	r3, #0
 800e60e:	6102      	str	r2, [r0, #16]
 800e610:	bf08      	it	eq
 800e612:	6143      	streq	r3, [r0, #20]
 800e614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e618:	f8dc c000 	ldr.w	ip, [ip]
 800e61c:	fa0c fc08 	lsl.w	ip, ip, r8
 800e620:	ea4c 0707 	orr.w	r7, ip, r7
 800e624:	f849 7b04 	str.w	r7, [r9], #4
 800e628:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e62c:	40cf      	lsrs	r7, r1
 800e62e:	e7da      	b.n	800e5e6 <rshift+0x4c>
 800e630:	f851 cb04 	ldr.w	ip, [r1], #4
 800e634:	f847 cf04 	str.w	ip, [r7, #4]!
 800e638:	e7c3      	b.n	800e5c2 <rshift+0x28>
 800e63a:	4623      	mov	r3, r4
 800e63c:	e7e1      	b.n	800e602 <rshift+0x68>

0800e63e <__hexdig_fun>:
 800e63e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e642:	2b09      	cmp	r3, #9
 800e644:	d802      	bhi.n	800e64c <__hexdig_fun+0xe>
 800e646:	3820      	subs	r0, #32
 800e648:	b2c0      	uxtb	r0, r0
 800e64a:	4770      	bx	lr
 800e64c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e650:	2b05      	cmp	r3, #5
 800e652:	d801      	bhi.n	800e658 <__hexdig_fun+0x1a>
 800e654:	3847      	subs	r0, #71	; 0x47
 800e656:	e7f7      	b.n	800e648 <__hexdig_fun+0xa>
 800e658:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e65c:	2b05      	cmp	r3, #5
 800e65e:	d801      	bhi.n	800e664 <__hexdig_fun+0x26>
 800e660:	3827      	subs	r0, #39	; 0x27
 800e662:	e7f1      	b.n	800e648 <__hexdig_fun+0xa>
 800e664:	2000      	movs	r0, #0
 800e666:	4770      	bx	lr

0800e668 <__gethex>:
 800e668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e66c:	ed2d 8b02 	vpush	{d8}
 800e670:	b089      	sub	sp, #36	; 0x24
 800e672:	ee08 0a10 	vmov	s16, r0
 800e676:	9304      	str	r3, [sp, #16]
 800e678:	4bb4      	ldr	r3, [pc, #720]	; (800e94c <__gethex+0x2e4>)
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	9301      	str	r3, [sp, #4]
 800e67e:	4618      	mov	r0, r3
 800e680:	468b      	mov	fp, r1
 800e682:	4690      	mov	r8, r2
 800e684:	f7f1 fdc4 	bl	8000210 <strlen>
 800e688:	9b01      	ldr	r3, [sp, #4]
 800e68a:	f8db 2000 	ldr.w	r2, [fp]
 800e68e:	4403      	add	r3, r0
 800e690:	4682      	mov	sl, r0
 800e692:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e696:	9305      	str	r3, [sp, #20]
 800e698:	1c93      	adds	r3, r2, #2
 800e69a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e69e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e6a2:	32fe      	adds	r2, #254	; 0xfe
 800e6a4:	18d1      	adds	r1, r2, r3
 800e6a6:	461f      	mov	r7, r3
 800e6a8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e6ac:	9100      	str	r1, [sp, #0]
 800e6ae:	2830      	cmp	r0, #48	; 0x30
 800e6b0:	d0f8      	beq.n	800e6a4 <__gethex+0x3c>
 800e6b2:	f7ff ffc4 	bl	800e63e <__hexdig_fun>
 800e6b6:	4604      	mov	r4, r0
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	d13a      	bne.n	800e732 <__gethex+0xca>
 800e6bc:	9901      	ldr	r1, [sp, #4]
 800e6be:	4652      	mov	r2, sl
 800e6c0:	4638      	mov	r0, r7
 800e6c2:	f001 facc 	bl	800fc5e <strncmp>
 800e6c6:	4605      	mov	r5, r0
 800e6c8:	2800      	cmp	r0, #0
 800e6ca:	d168      	bne.n	800e79e <__gethex+0x136>
 800e6cc:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e6d0:	eb07 060a 	add.w	r6, r7, sl
 800e6d4:	f7ff ffb3 	bl	800e63e <__hexdig_fun>
 800e6d8:	2800      	cmp	r0, #0
 800e6da:	d062      	beq.n	800e7a2 <__gethex+0x13a>
 800e6dc:	4633      	mov	r3, r6
 800e6de:	7818      	ldrb	r0, [r3, #0]
 800e6e0:	2830      	cmp	r0, #48	; 0x30
 800e6e2:	461f      	mov	r7, r3
 800e6e4:	f103 0301 	add.w	r3, r3, #1
 800e6e8:	d0f9      	beq.n	800e6de <__gethex+0x76>
 800e6ea:	f7ff ffa8 	bl	800e63e <__hexdig_fun>
 800e6ee:	2301      	movs	r3, #1
 800e6f0:	fab0 f480 	clz	r4, r0
 800e6f4:	0964      	lsrs	r4, r4, #5
 800e6f6:	4635      	mov	r5, r6
 800e6f8:	9300      	str	r3, [sp, #0]
 800e6fa:	463a      	mov	r2, r7
 800e6fc:	4616      	mov	r6, r2
 800e6fe:	3201      	adds	r2, #1
 800e700:	7830      	ldrb	r0, [r6, #0]
 800e702:	f7ff ff9c 	bl	800e63e <__hexdig_fun>
 800e706:	2800      	cmp	r0, #0
 800e708:	d1f8      	bne.n	800e6fc <__gethex+0x94>
 800e70a:	9901      	ldr	r1, [sp, #4]
 800e70c:	4652      	mov	r2, sl
 800e70e:	4630      	mov	r0, r6
 800e710:	f001 faa5 	bl	800fc5e <strncmp>
 800e714:	b980      	cbnz	r0, 800e738 <__gethex+0xd0>
 800e716:	b94d      	cbnz	r5, 800e72c <__gethex+0xc4>
 800e718:	eb06 050a 	add.w	r5, r6, sl
 800e71c:	462a      	mov	r2, r5
 800e71e:	4616      	mov	r6, r2
 800e720:	3201      	adds	r2, #1
 800e722:	7830      	ldrb	r0, [r6, #0]
 800e724:	f7ff ff8b 	bl	800e63e <__hexdig_fun>
 800e728:	2800      	cmp	r0, #0
 800e72a:	d1f8      	bne.n	800e71e <__gethex+0xb6>
 800e72c:	1bad      	subs	r5, r5, r6
 800e72e:	00ad      	lsls	r5, r5, #2
 800e730:	e004      	b.n	800e73c <__gethex+0xd4>
 800e732:	2400      	movs	r4, #0
 800e734:	4625      	mov	r5, r4
 800e736:	e7e0      	b.n	800e6fa <__gethex+0x92>
 800e738:	2d00      	cmp	r5, #0
 800e73a:	d1f7      	bne.n	800e72c <__gethex+0xc4>
 800e73c:	7833      	ldrb	r3, [r6, #0]
 800e73e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e742:	2b50      	cmp	r3, #80	; 0x50
 800e744:	d13b      	bne.n	800e7be <__gethex+0x156>
 800e746:	7873      	ldrb	r3, [r6, #1]
 800e748:	2b2b      	cmp	r3, #43	; 0x2b
 800e74a:	d02c      	beq.n	800e7a6 <__gethex+0x13e>
 800e74c:	2b2d      	cmp	r3, #45	; 0x2d
 800e74e:	d02e      	beq.n	800e7ae <__gethex+0x146>
 800e750:	1c71      	adds	r1, r6, #1
 800e752:	f04f 0900 	mov.w	r9, #0
 800e756:	7808      	ldrb	r0, [r1, #0]
 800e758:	f7ff ff71 	bl	800e63e <__hexdig_fun>
 800e75c:	1e43      	subs	r3, r0, #1
 800e75e:	b2db      	uxtb	r3, r3
 800e760:	2b18      	cmp	r3, #24
 800e762:	d82c      	bhi.n	800e7be <__gethex+0x156>
 800e764:	f1a0 0210 	sub.w	r2, r0, #16
 800e768:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e76c:	f7ff ff67 	bl	800e63e <__hexdig_fun>
 800e770:	1e43      	subs	r3, r0, #1
 800e772:	b2db      	uxtb	r3, r3
 800e774:	2b18      	cmp	r3, #24
 800e776:	d91d      	bls.n	800e7b4 <__gethex+0x14c>
 800e778:	f1b9 0f00 	cmp.w	r9, #0
 800e77c:	d000      	beq.n	800e780 <__gethex+0x118>
 800e77e:	4252      	negs	r2, r2
 800e780:	4415      	add	r5, r2
 800e782:	f8cb 1000 	str.w	r1, [fp]
 800e786:	b1e4      	cbz	r4, 800e7c2 <__gethex+0x15a>
 800e788:	9b00      	ldr	r3, [sp, #0]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	bf14      	ite	ne
 800e78e:	2700      	movne	r7, #0
 800e790:	2706      	moveq	r7, #6
 800e792:	4638      	mov	r0, r7
 800e794:	b009      	add	sp, #36	; 0x24
 800e796:	ecbd 8b02 	vpop	{d8}
 800e79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e79e:	463e      	mov	r6, r7
 800e7a0:	4625      	mov	r5, r4
 800e7a2:	2401      	movs	r4, #1
 800e7a4:	e7ca      	b.n	800e73c <__gethex+0xd4>
 800e7a6:	f04f 0900 	mov.w	r9, #0
 800e7aa:	1cb1      	adds	r1, r6, #2
 800e7ac:	e7d3      	b.n	800e756 <__gethex+0xee>
 800e7ae:	f04f 0901 	mov.w	r9, #1
 800e7b2:	e7fa      	b.n	800e7aa <__gethex+0x142>
 800e7b4:	230a      	movs	r3, #10
 800e7b6:	fb03 0202 	mla	r2, r3, r2, r0
 800e7ba:	3a10      	subs	r2, #16
 800e7bc:	e7d4      	b.n	800e768 <__gethex+0x100>
 800e7be:	4631      	mov	r1, r6
 800e7c0:	e7df      	b.n	800e782 <__gethex+0x11a>
 800e7c2:	1bf3      	subs	r3, r6, r7
 800e7c4:	3b01      	subs	r3, #1
 800e7c6:	4621      	mov	r1, r4
 800e7c8:	2b07      	cmp	r3, #7
 800e7ca:	dc0b      	bgt.n	800e7e4 <__gethex+0x17c>
 800e7cc:	ee18 0a10 	vmov	r0, s16
 800e7d0:	f000 fad8 	bl	800ed84 <_Balloc>
 800e7d4:	4604      	mov	r4, r0
 800e7d6:	b940      	cbnz	r0, 800e7ea <__gethex+0x182>
 800e7d8:	4b5d      	ldr	r3, [pc, #372]	; (800e950 <__gethex+0x2e8>)
 800e7da:	4602      	mov	r2, r0
 800e7dc:	21de      	movs	r1, #222	; 0xde
 800e7de:	485d      	ldr	r0, [pc, #372]	; (800e954 <__gethex+0x2ec>)
 800e7e0:	f001 fa70 	bl	800fcc4 <__assert_func>
 800e7e4:	3101      	adds	r1, #1
 800e7e6:	105b      	asrs	r3, r3, #1
 800e7e8:	e7ee      	b.n	800e7c8 <__gethex+0x160>
 800e7ea:	f100 0914 	add.w	r9, r0, #20
 800e7ee:	f04f 0b00 	mov.w	fp, #0
 800e7f2:	f1ca 0301 	rsb	r3, sl, #1
 800e7f6:	f8cd 9008 	str.w	r9, [sp, #8]
 800e7fa:	f8cd b000 	str.w	fp, [sp]
 800e7fe:	9306      	str	r3, [sp, #24]
 800e800:	42b7      	cmp	r7, r6
 800e802:	d340      	bcc.n	800e886 <__gethex+0x21e>
 800e804:	9802      	ldr	r0, [sp, #8]
 800e806:	9b00      	ldr	r3, [sp, #0]
 800e808:	f840 3b04 	str.w	r3, [r0], #4
 800e80c:	eba0 0009 	sub.w	r0, r0, r9
 800e810:	1080      	asrs	r0, r0, #2
 800e812:	0146      	lsls	r6, r0, #5
 800e814:	6120      	str	r0, [r4, #16]
 800e816:	4618      	mov	r0, r3
 800e818:	f000 fba6 	bl	800ef68 <__hi0bits>
 800e81c:	1a30      	subs	r0, r6, r0
 800e81e:	f8d8 6000 	ldr.w	r6, [r8]
 800e822:	42b0      	cmp	r0, r6
 800e824:	dd63      	ble.n	800e8ee <__gethex+0x286>
 800e826:	1b87      	subs	r7, r0, r6
 800e828:	4639      	mov	r1, r7
 800e82a:	4620      	mov	r0, r4
 800e82c:	f000 ff4a 	bl	800f6c4 <__any_on>
 800e830:	4682      	mov	sl, r0
 800e832:	b1a8      	cbz	r0, 800e860 <__gethex+0x1f8>
 800e834:	1e7b      	subs	r3, r7, #1
 800e836:	1159      	asrs	r1, r3, #5
 800e838:	f003 021f 	and.w	r2, r3, #31
 800e83c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e840:	f04f 0a01 	mov.w	sl, #1
 800e844:	fa0a f202 	lsl.w	r2, sl, r2
 800e848:	420a      	tst	r2, r1
 800e84a:	d009      	beq.n	800e860 <__gethex+0x1f8>
 800e84c:	4553      	cmp	r3, sl
 800e84e:	dd05      	ble.n	800e85c <__gethex+0x1f4>
 800e850:	1eb9      	subs	r1, r7, #2
 800e852:	4620      	mov	r0, r4
 800e854:	f000 ff36 	bl	800f6c4 <__any_on>
 800e858:	2800      	cmp	r0, #0
 800e85a:	d145      	bne.n	800e8e8 <__gethex+0x280>
 800e85c:	f04f 0a02 	mov.w	sl, #2
 800e860:	4639      	mov	r1, r7
 800e862:	4620      	mov	r0, r4
 800e864:	f7ff fe99 	bl	800e59a <rshift>
 800e868:	443d      	add	r5, r7
 800e86a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e86e:	42ab      	cmp	r3, r5
 800e870:	da4c      	bge.n	800e90c <__gethex+0x2a4>
 800e872:	ee18 0a10 	vmov	r0, s16
 800e876:	4621      	mov	r1, r4
 800e878:	f000 fac4 	bl	800ee04 <_Bfree>
 800e87c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e87e:	2300      	movs	r3, #0
 800e880:	6013      	str	r3, [r2, #0]
 800e882:	27a3      	movs	r7, #163	; 0xa3
 800e884:	e785      	b.n	800e792 <__gethex+0x12a>
 800e886:	1e73      	subs	r3, r6, #1
 800e888:	9a05      	ldr	r2, [sp, #20]
 800e88a:	9303      	str	r3, [sp, #12]
 800e88c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e890:	4293      	cmp	r3, r2
 800e892:	d019      	beq.n	800e8c8 <__gethex+0x260>
 800e894:	f1bb 0f20 	cmp.w	fp, #32
 800e898:	d107      	bne.n	800e8aa <__gethex+0x242>
 800e89a:	9b02      	ldr	r3, [sp, #8]
 800e89c:	9a00      	ldr	r2, [sp, #0]
 800e89e:	f843 2b04 	str.w	r2, [r3], #4
 800e8a2:	9302      	str	r3, [sp, #8]
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	9300      	str	r3, [sp, #0]
 800e8a8:	469b      	mov	fp, r3
 800e8aa:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e8ae:	f7ff fec6 	bl	800e63e <__hexdig_fun>
 800e8b2:	9b00      	ldr	r3, [sp, #0]
 800e8b4:	f000 000f 	and.w	r0, r0, #15
 800e8b8:	fa00 f00b 	lsl.w	r0, r0, fp
 800e8bc:	4303      	orrs	r3, r0
 800e8be:	9300      	str	r3, [sp, #0]
 800e8c0:	f10b 0b04 	add.w	fp, fp, #4
 800e8c4:	9b03      	ldr	r3, [sp, #12]
 800e8c6:	e00d      	b.n	800e8e4 <__gethex+0x27c>
 800e8c8:	9b03      	ldr	r3, [sp, #12]
 800e8ca:	9a06      	ldr	r2, [sp, #24]
 800e8cc:	4413      	add	r3, r2
 800e8ce:	42bb      	cmp	r3, r7
 800e8d0:	d3e0      	bcc.n	800e894 <__gethex+0x22c>
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	9901      	ldr	r1, [sp, #4]
 800e8d6:	9307      	str	r3, [sp, #28]
 800e8d8:	4652      	mov	r2, sl
 800e8da:	f001 f9c0 	bl	800fc5e <strncmp>
 800e8de:	9b07      	ldr	r3, [sp, #28]
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	d1d7      	bne.n	800e894 <__gethex+0x22c>
 800e8e4:	461e      	mov	r6, r3
 800e8e6:	e78b      	b.n	800e800 <__gethex+0x198>
 800e8e8:	f04f 0a03 	mov.w	sl, #3
 800e8ec:	e7b8      	b.n	800e860 <__gethex+0x1f8>
 800e8ee:	da0a      	bge.n	800e906 <__gethex+0x29e>
 800e8f0:	1a37      	subs	r7, r6, r0
 800e8f2:	4621      	mov	r1, r4
 800e8f4:	ee18 0a10 	vmov	r0, s16
 800e8f8:	463a      	mov	r2, r7
 800e8fa:	f000 fc9f 	bl	800f23c <__lshift>
 800e8fe:	1bed      	subs	r5, r5, r7
 800e900:	4604      	mov	r4, r0
 800e902:	f100 0914 	add.w	r9, r0, #20
 800e906:	f04f 0a00 	mov.w	sl, #0
 800e90a:	e7ae      	b.n	800e86a <__gethex+0x202>
 800e90c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e910:	42a8      	cmp	r0, r5
 800e912:	dd72      	ble.n	800e9fa <__gethex+0x392>
 800e914:	1b45      	subs	r5, r0, r5
 800e916:	42ae      	cmp	r6, r5
 800e918:	dc36      	bgt.n	800e988 <__gethex+0x320>
 800e91a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e91e:	2b02      	cmp	r3, #2
 800e920:	d02a      	beq.n	800e978 <__gethex+0x310>
 800e922:	2b03      	cmp	r3, #3
 800e924:	d02c      	beq.n	800e980 <__gethex+0x318>
 800e926:	2b01      	cmp	r3, #1
 800e928:	d11c      	bne.n	800e964 <__gethex+0x2fc>
 800e92a:	42ae      	cmp	r6, r5
 800e92c:	d11a      	bne.n	800e964 <__gethex+0x2fc>
 800e92e:	2e01      	cmp	r6, #1
 800e930:	d112      	bne.n	800e958 <__gethex+0x2f0>
 800e932:	9a04      	ldr	r2, [sp, #16]
 800e934:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e938:	6013      	str	r3, [r2, #0]
 800e93a:	2301      	movs	r3, #1
 800e93c:	6123      	str	r3, [r4, #16]
 800e93e:	f8c9 3000 	str.w	r3, [r9]
 800e942:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e944:	2762      	movs	r7, #98	; 0x62
 800e946:	601c      	str	r4, [r3, #0]
 800e948:	e723      	b.n	800e792 <__gethex+0x12a>
 800e94a:	bf00      	nop
 800e94c:	08011d7c 	.word	0x08011d7c
 800e950:	08011ca0 	.word	0x08011ca0
 800e954:	08011d14 	.word	0x08011d14
 800e958:	1e71      	subs	r1, r6, #1
 800e95a:	4620      	mov	r0, r4
 800e95c:	f000 feb2 	bl	800f6c4 <__any_on>
 800e960:	2800      	cmp	r0, #0
 800e962:	d1e6      	bne.n	800e932 <__gethex+0x2ca>
 800e964:	ee18 0a10 	vmov	r0, s16
 800e968:	4621      	mov	r1, r4
 800e96a:	f000 fa4b 	bl	800ee04 <_Bfree>
 800e96e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e970:	2300      	movs	r3, #0
 800e972:	6013      	str	r3, [r2, #0]
 800e974:	2750      	movs	r7, #80	; 0x50
 800e976:	e70c      	b.n	800e792 <__gethex+0x12a>
 800e978:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d1f2      	bne.n	800e964 <__gethex+0x2fc>
 800e97e:	e7d8      	b.n	800e932 <__gethex+0x2ca>
 800e980:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e982:	2b00      	cmp	r3, #0
 800e984:	d1d5      	bne.n	800e932 <__gethex+0x2ca>
 800e986:	e7ed      	b.n	800e964 <__gethex+0x2fc>
 800e988:	1e6f      	subs	r7, r5, #1
 800e98a:	f1ba 0f00 	cmp.w	sl, #0
 800e98e:	d131      	bne.n	800e9f4 <__gethex+0x38c>
 800e990:	b127      	cbz	r7, 800e99c <__gethex+0x334>
 800e992:	4639      	mov	r1, r7
 800e994:	4620      	mov	r0, r4
 800e996:	f000 fe95 	bl	800f6c4 <__any_on>
 800e99a:	4682      	mov	sl, r0
 800e99c:	117b      	asrs	r3, r7, #5
 800e99e:	2101      	movs	r1, #1
 800e9a0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e9a4:	f007 071f 	and.w	r7, r7, #31
 800e9a8:	fa01 f707 	lsl.w	r7, r1, r7
 800e9ac:	421f      	tst	r7, r3
 800e9ae:	4629      	mov	r1, r5
 800e9b0:	4620      	mov	r0, r4
 800e9b2:	bf18      	it	ne
 800e9b4:	f04a 0a02 	orrne.w	sl, sl, #2
 800e9b8:	1b76      	subs	r6, r6, r5
 800e9ba:	f7ff fdee 	bl	800e59a <rshift>
 800e9be:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e9c2:	2702      	movs	r7, #2
 800e9c4:	f1ba 0f00 	cmp.w	sl, #0
 800e9c8:	d048      	beq.n	800ea5c <__gethex+0x3f4>
 800e9ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e9ce:	2b02      	cmp	r3, #2
 800e9d0:	d015      	beq.n	800e9fe <__gethex+0x396>
 800e9d2:	2b03      	cmp	r3, #3
 800e9d4:	d017      	beq.n	800ea06 <__gethex+0x39e>
 800e9d6:	2b01      	cmp	r3, #1
 800e9d8:	d109      	bne.n	800e9ee <__gethex+0x386>
 800e9da:	f01a 0f02 	tst.w	sl, #2
 800e9de:	d006      	beq.n	800e9ee <__gethex+0x386>
 800e9e0:	f8d9 0000 	ldr.w	r0, [r9]
 800e9e4:	ea4a 0a00 	orr.w	sl, sl, r0
 800e9e8:	f01a 0f01 	tst.w	sl, #1
 800e9ec:	d10e      	bne.n	800ea0c <__gethex+0x3a4>
 800e9ee:	f047 0710 	orr.w	r7, r7, #16
 800e9f2:	e033      	b.n	800ea5c <__gethex+0x3f4>
 800e9f4:	f04f 0a01 	mov.w	sl, #1
 800e9f8:	e7d0      	b.n	800e99c <__gethex+0x334>
 800e9fa:	2701      	movs	r7, #1
 800e9fc:	e7e2      	b.n	800e9c4 <__gethex+0x35c>
 800e9fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ea00:	f1c3 0301 	rsb	r3, r3, #1
 800ea04:	9315      	str	r3, [sp, #84]	; 0x54
 800ea06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d0f0      	beq.n	800e9ee <__gethex+0x386>
 800ea0c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ea10:	f104 0314 	add.w	r3, r4, #20
 800ea14:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ea18:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ea1c:	f04f 0c00 	mov.w	ip, #0
 800ea20:	4618      	mov	r0, r3
 800ea22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea26:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800ea2a:	d01c      	beq.n	800ea66 <__gethex+0x3fe>
 800ea2c:	3201      	adds	r2, #1
 800ea2e:	6002      	str	r2, [r0, #0]
 800ea30:	2f02      	cmp	r7, #2
 800ea32:	f104 0314 	add.w	r3, r4, #20
 800ea36:	d13f      	bne.n	800eab8 <__gethex+0x450>
 800ea38:	f8d8 2000 	ldr.w	r2, [r8]
 800ea3c:	3a01      	subs	r2, #1
 800ea3e:	42b2      	cmp	r2, r6
 800ea40:	d10a      	bne.n	800ea58 <__gethex+0x3f0>
 800ea42:	1171      	asrs	r1, r6, #5
 800ea44:	2201      	movs	r2, #1
 800ea46:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ea4a:	f006 061f 	and.w	r6, r6, #31
 800ea4e:	fa02 f606 	lsl.w	r6, r2, r6
 800ea52:	421e      	tst	r6, r3
 800ea54:	bf18      	it	ne
 800ea56:	4617      	movne	r7, r2
 800ea58:	f047 0720 	orr.w	r7, r7, #32
 800ea5c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea5e:	601c      	str	r4, [r3, #0]
 800ea60:	9b04      	ldr	r3, [sp, #16]
 800ea62:	601d      	str	r5, [r3, #0]
 800ea64:	e695      	b.n	800e792 <__gethex+0x12a>
 800ea66:	4299      	cmp	r1, r3
 800ea68:	f843 cc04 	str.w	ip, [r3, #-4]
 800ea6c:	d8d8      	bhi.n	800ea20 <__gethex+0x3b8>
 800ea6e:	68a3      	ldr	r3, [r4, #8]
 800ea70:	459b      	cmp	fp, r3
 800ea72:	db19      	blt.n	800eaa8 <__gethex+0x440>
 800ea74:	6861      	ldr	r1, [r4, #4]
 800ea76:	ee18 0a10 	vmov	r0, s16
 800ea7a:	3101      	adds	r1, #1
 800ea7c:	f000 f982 	bl	800ed84 <_Balloc>
 800ea80:	4681      	mov	r9, r0
 800ea82:	b918      	cbnz	r0, 800ea8c <__gethex+0x424>
 800ea84:	4b1a      	ldr	r3, [pc, #104]	; (800eaf0 <__gethex+0x488>)
 800ea86:	4602      	mov	r2, r0
 800ea88:	2184      	movs	r1, #132	; 0x84
 800ea8a:	e6a8      	b.n	800e7de <__gethex+0x176>
 800ea8c:	6922      	ldr	r2, [r4, #16]
 800ea8e:	3202      	adds	r2, #2
 800ea90:	f104 010c 	add.w	r1, r4, #12
 800ea94:	0092      	lsls	r2, r2, #2
 800ea96:	300c      	adds	r0, #12
 800ea98:	f7fd f8c2 	bl	800bc20 <memcpy>
 800ea9c:	4621      	mov	r1, r4
 800ea9e:	ee18 0a10 	vmov	r0, s16
 800eaa2:	f000 f9af 	bl	800ee04 <_Bfree>
 800eaa6:	464c      	mov	r4, r9
 800eaa8:	6923      	ldr	r3, [r4, #16]
 800eaaa:	1c5a      	adds	r2, r3, #1
 800eaac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eab0:	6122      	str	r2, [r4, #16]
 800eab2:	2201      	movs	r2, #1
 800eab4:	615a      	str	r2, [r3, #20]
 800eab6:	e7bb      	b.n	800ea30 <__gethex+0x3c8>
 800eab8:	6922      	ldr	r2, [r4, #16]
 800eaba:	455a      	cmp	r2, fp
 800eabc:	dd0b      	ble.n	800ead6 <__gethex+0x46e>
 800eabe:	2101      	movs	r1, #1
 800eac0:	4620      	mov	r0, r4
 800eac2:	f7ff fd6a 	bl	800e59a <rshift>
 800eac6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eaca:	3501      	adds	r5, #1
 800eacc:	42ab      	cmp	r3, r5
 800eace:	f6ff aed0 	blt.w	800e872 <__gethex+0x20a>
 800ead2:	2701      	movs	r7, #1
 800ead4:	e7c0      	b.n	800ea58 <__gethex+0x3f0>
 800ead6:	f016 061f 	ands.w	r6, r6, #31
 800eada:	d0fa      	beq.n	800ead2 <__gethex+0x46a>
 800eadc:	4453      	add	r3, sl
 800eade:	f1c6 0620 	rsb	r6, r6, #32
 800eae2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eae6:	f000 fa3f 	bl	800ef68 <__hi0bits>
 800eaea:	42b0      	cmp	r0, r6
 800eaec:	dbe7      	blt.n	800eabe <__gethex+0x456>
 800eaee:	e7f0      	b.n	800ead2 <__gethex+0x46a>
 800eaf0:	08011ca0 	.word	0x08011ca0

0800eaf4 <L_shift>:
 800eaf4:	f1c2 0208 	rsb	r2, r2, #8
 800eaf8:	0092      	lsls	r2, r2, #2
 800eafa:	b570      	push	{r4, r5, r6, lr}
 800eafc:	f1c2 0620 	rsb	r6, r2, #32
 800eb00:	6843      	ldr	r3, [r0, #4]
 800eb02:	6804      	ldr	r4, [r0, #0]
 800eb04:	fa03 f506 	lsl.w	r5, r3, r6
 800eb08:	432c      	orrs	r4, r5
 800eb0a:	40d3      	lsrs	r3, r2
 800eb0c:	6004      	str	r4, [r0, #0]
 800eb0e:	f840 3f04 	str.w	r3, [r0, #4]!
 800eb12:	4288      	cmp	r0, r1
 800eb14:	d3f4      	bcc.n	800eb00 <L_shift+0xc>
 800eb16:	bd70      	pop	{r4, r5, r6, pc}

0800eb18 <__match>:
 800eb18:	b530      	push	{r4, r5, lr}
 800eb1a:	6803      	ldr	r3, [r0, #0]
 800eb1c:	3301      	adds	r3, #1
 800eb1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb22:	b914      	cbnz	r4, 800eb2a <__match+0x12>
 800eb24:	6003      	str	r3, [r0, #0]
 800eb26:	2001      	movs	r0, #1
 800eb28:	bd30      	pop	{r4, r5, pc}
 800eb2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb2e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800eb32:	2d19      	cmp	r5, #25
 800eb34:	bf98      	it	ls
 800eb36:	3220      	addls	r2, #32
 800eb38:	42a2      	cmp	r2, r4
 800eb3a:	d0f0      	beq.n	800eb1e <__match+0x6>
 800eb3c:	2000      	movs	r0, #0
 800eb3e:	e7f3      	b.n	800eb28 <__match+0x10>

0800eb40 <__hexnan>:
 800eb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb44:	680b      	ldr	r3, [r1, #0]
 800eb46:	115e      	asrs	r6, r3, #5
 800eb48:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800eb4c:	f013 031f 	ands.w	r3, r3, #31
 800eb50:	b087      	sub	sp, #28
 800eb52:	bf18      	it	ne
 800eb54:	3604      	addne	r6, #4
 800eb56:	2500      	movs	r5, #0
 800eb58:	1f37      	subs	r7, r6, #4
 800eb5a:	4690      	mov	r8, r2
 800eb5c:	6802      	ldr	r2, [r0, #0]
 800eb5e:	9301      	str	r3, [sp, #4]
 800eb60:	4682      	mov	sl, r0
 800eb62:	f846 5c04 	str.w	r5, [r6, #-4]
 800eb66:	46b9      	mov	r9, r7
 800eb68:	463c      	mov	r4, r7
 800eb6a:	9502      	str	r5, [sp, #8]
 800eb6c:	46ab      	mov	fp, r5
 800eb6e:	7851      	ldrb	r1, [r2, #1]
 800eb70:	1c53      	adds	r3, r2, #1
 800eb72:	9303      	str	r3, [sp, #12]
 800eb74:	b341      	cbz	r1, 800ebc8 <__hexnan+0x88>
 800eb76:	4608      	mov	r0, r1
 800eb78:	9205      	str	r2, [sp, #20]
 800eb7a:	9104      	str	r1, [sp, #16]
 800eb7c:	f7ff fd5f 	bl	800e63e <__hexdig_fun>
 800eb80:	2800      	cmp	r0, #0
 800eb82:	d14f      	bne.n	800ec24 <__hexnan+0xe4>
 800eb84:	9904      	ldr	r1, [sp, #16]
 800eb86:	9a05      	ldr	r2, [sp, #20]
 800eb88:	2920      	cmp	r1, #32
 800eb8a:	d818      	bhi.n	800ebbe <__hexnan+0x7e>
 800eb8c:	9b02      	ldr	r3, [sp, #8]
 800eb8e:	459b      	cmp	fp, r3
 800eb90:	dd13      	ble.n	800ebba <__hexnan+0x7a>
 800eb92:	454c      	cmp	r4, r9
 800eb94:	d206      	bcs.n	800eba4 <__hexnan+0x64>
 800eb96:	2d07      	cmp	r5, #7
 800eb98:	dc04      	bgt.n	800eba4 <__hexnan+0x64>
 800eb9a:	462a      	mov	r2, r5
 800eb9c:	4649      	mov	r1, r9
 800eb9e:	4620      	mov	r0, r4
 800eba0:	f7ff ffa8 	bl	800eaf4 <L_shift>
 800eba4:	4544      	cmp	r4, r8
 800eba6:	d950      	bls.n	800ec4a <__hexnan+0x10a>
 800eba8:	2300      	movs	r3, #0
 800ebaa:	f1a4 0904 	sub.w	r9, r4, #4
 800ebae:	f844 3c04 	str.w	r3, [r4, #-4]
 800ebb2:	f8cd b008 	str.w	fp, [sp, #8]
 800ebb6:	464c      	mov	r4, r9
 800ebb8:	461d      	mov	r5, r3
 800ebba:	9a03      	ldr	r2, [sp, #12]
 800ebbc:	e7d7      	b.n	800eb6e <__hexnan+0x2e>
 800ebbe:	2929      	cmp	r1, #41	; 0x29
 800ebc0:	d156      	bne.n	800ec70 <__hexnan+0x130>
 800ebc2:	3202      	adds	r2, #2
 800ebc4:	f8ca 2000 	str.w	r2, [sl]
 800ebc8:	f1bb 0f00 	cmp.w	fp, #0
 800ebcc:	d050      	beq.n	800ec70 <__hexnan+0x130>
 800ebce:	454c      	cmp	r4, r9
 800ebd0:	d206      	bcs.n	800ebe0 <__hexnan+0xa0>
 800ebd2:	2d07      	cmp	r5, #7
 800ebd4:	dc04      	bgt.n	800ebe0 <__hexnan+0xa0>
 800ebd6:	462a      	mov	r2, r5
 800ebd8:	4649      	mov	r1, r9
 800ebda:	4620      	mov	r0, r4
 800ebdc:	f7ff ff8a 	bl	800eaf4 <L_shift>
 800ebe0:	4544      	cmp	r4, r8
 800ebe2:	d934      	bls.n	800ec4e <__hexnan+0x10e>
 800ebe4:	f1a8 0204 	sub.w	r2, r8, #4
 800ebe8:	4623      	mov	r3, r4
 800ebea:	f853 1b04 	ldr.w	r1, [r3], #4
 800ebee:	f842 1f04 	str.w	r1, [r2, #4]!
 800ebf2:	429f      	cmp	r7, r3
 800ebf4:	d2f9      	bcs.n	800ebea <__hexnan+0xaa>
 800ebf6:	1b3b      	subs	r3, r7, r4
 800ebf8:	f023 0303 	bic.w	r3, r3, #3
 800ebfc:	3304      	adds	r3, #4
 800ebfe:	3401      	adds	r4, #1
 800ec00:	3e03      	subs	r6, #3
 800ec02:	42b4      	cmp	r4, r6
 800ec04:	bf88      	it	hi
 800ec06:	2304      	movhi	r3, #4
 800ec08:	4443      	add	r3, r8
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	f843 2b04 	str.w	r2, [r3], #4
 800ec10:	429f      	cmp	r7, r3
 800ec12:	d2fb      	bcs.n	800ec0c <__hexnan+0xcc>
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	b91b      	cbnz	r3, 800ec20 <__hexnan+0xe0>
 800ec18:	4547      	cmp	r7, r8
 800ec1a:	d127      	bne.n	800ec6c <__hexnan+0x12c>
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	603b      	str	r3, [r7, #0]
 800ec20:	2005      	movs	r0, #5
 800ec22:	e026      	b.n	800ec72 <__hexnan+0x132>
 800ec24:	3501      	adds	r5, #1
 800ec26:	2d08      	cmp	r5, #8
 800ec28:	f10b 0b01 	add.w	fp, fp, #1
 800ec2c:	dd06      	ble.n	800ec3c <__hexnan+0xfc>
 800ec2e:	4544      	cmp	r4, r8
 800ec30:	d9c3      	bls.n	800ebba <__hexnan+0x7a>
 800ec32:	2300      	movs	r3, #0
 800ec34:	f844 3c04 	str.w	r3, [r4, #-4]
 800ec38:	2501      	movs	r5, #1
 800ec3a:	3c04      	subs	r4, #4
 800ec3c:	6822      	ldr	r2, [r4, #0]
 800ec3e:	f000 000f 	and.w	r0, r0, #15
 800ec42:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ec46:	6022      	str	r2, [r4, #0]
 800ec48:	e7b7      	b.n	800ebba <__hexnan+0x7a>
 800ec4a:	2508      	movs	r5, #8
 800ec4c:	e7b5      	b.n	800ebba <__hexnan+0x7a>
 800ec4e:	9b01      	ldr	r3, [sp, #4]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d0df      	beq.n	800ec14 <__hexnan+0xd4>
 800ec54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec58:	f1c3 0320 	rsb	r3, r3, #32
 800ec5c:	fa22 f303 	lsr.w	r3, r2, r3
 800ec60:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ec64:	401a      	ands	r2, r3
 800ec66:	f846 2c04 	str.w	r2, [r6, #-4]
 800ec6a:	e7d3      	b.n	800ec14 <__hexnan+0xd4>
 800ec6c:	3f04      	subs	r7, #4
 800ec6e:	e7d1      	b.n	800ec14 <__hexnan+0xd4>
 800ec70:	2004      	movs	r0, #4
 800ec72:	b007      	add	sp, #28
 800ec74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec78 <_localeconv_r>:
 800ec78:	4800      	ldr	r0, [pc, #0]	; (800ec7c <_localeconv_r+0x4>)
 800ec7a:	4770      	bx	lr
 800ec7c:	200001a4 	.word	0x200001a4

0800ec80 <__retarget_lock_init_recursive>:
 800ec80:	4770      	bx	lr

0800ec82 <__retarget_lock_acquire_recursive>:
 800ec82:	4770      	bx	lr

0800ec84 <__retarget_lock_release_recursive>:
 800ec84:	4770      	bx	lr

0800ec86 <__swhatbuf_r>:
 800ec86:	b570      	push	{r4, r5, r6, lr}
 800ec88:	460e      	mov	r6, r1
 800ec8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec8e:	2900      	cmp	r1, #0
 800ec90:	b096      	sub	sp, #88	; 0x58
 800ec92:	4614      	mov	r4, r2
 800ec94:	461d      	mov	r5, r3
 800ec96:	da08      	bge.n	800ecaa <__swhatbuf_r+0x24>
 800ec98:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	602a      	str	r2, [r5, #0]
 800eca0:	061a      	lsls	r2, r3, #24
 800eca2:	d410      	bmi.n	800ecc6 <__swhatbuf_r+0x40>
 800eca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eca8:	e00e      	b.n	800ecc8 <__swhatbuf_r+0x42>
 800ecaa:	466a      	mov	r2, sp
 800ecac:	f001 f84a 	bl	800fd44 <_fstat_r>
 800ecb0:	2800      	cmp	r0, #0
 800ecb2:	dbf1      	blt.n	800ec98 <__swhatbuf_r+0x12>
 800ecb4:	9a01      	ldr	r2, [sp, #4]
 800ecb6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ecba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ecbe:	425a      	negs	r2, r3
 800ecc0:	415a      	adcs	r2, r3
 800ecc2:	602a      	str	r2, [r5, #0]
 800ecc4:	e7ee      	b.n	800eca4 <__swhatbuf_r+0x1e>
 800ecc6:	2340      	movs	r3, #64	; 0x40
 800ecc8:	2000      	movs	r0, #0
 800ecca:	6023      	str	r3, [r4, #0]
 800eccc:	b016      	add	sp, #88	; 0x58
 800ecce:	bd70      	pop	{r4, r5, r6, pc}

0800ecd0 <__smakebuf_r>:
 800ecd0:	898b      	ldrh	r3, [r1, #12]
 800ecd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ecd4:	079d      	lsls	r5, r3, #30
 800ecd6:	4606      	mov	r6, r0
 800ecd8:	460c      	mov	r4, r1
 800ecda:	d507      	bpl.n	800ecec <__smakebuf_r+0x1c>
 800ecdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ece0:	6023      	str	r3, [r4, #0]
 800ece2:	6123      	str	r3, [r4, #16]
 800ece4:	2301      	movs	r3, #1
 800ece6:	6163      	str	r3, [r4, #20]
 800ece8:	b002      	add	sp, #8
 800ecea:	bd70      	pop	{r4, r5, r6, pc}
 800ecec:	ab01      	add	r3, sp, #4
 800ecee:	466a      	mov	r2, sp
 800ecf0:	f7ff ffc9 	bl	800ec86 <__swhatbuf_r>
 800ecf4:	9900      	ldr	r1, [sp, #0]
 800ecf6:	4605      	mov	r5, r0
 800ecf8:	4630      	mov	r0, r6
 800ecfa:	f000 fd87 	bl	800f80c <_malloc_r>
 800ecfe:	b948      	cbnz	r0, 800ed14 <__smakebuf_r+0x44>
 800ed00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed04:	059a      	lsls	r2, r3, #22
 800ed06:	d4ef      	bmi.n	800ece8 <__smakebuf_r+0x18>
 800ed08:	f023 0303 	bic.w	r3, r3, #3
 800ed0c:	f043 0302 	orr.w	r3, r3, #2
 800ed10:	81a3      	strh	r3, [r4, #12]
 800ed12:	e7e3      	b.n	800ecdc <__smakebuf_r+0xc>
 800ed14:	4b0d      	ldr	r3, [pc, #52]	; (800ed4c <__smakebuf_r+0x7c>)
 800ed16:	62b3      	str	r3, [r6, #40]	; 0x28
 800ed18:	89a3      	ldrh	r3, [r4, #12]
 800ed1a:	6020      	str	r0, [r4, #0]
 800ed1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed20:	81a3      	strh	r3, [r4, #12]
 800ed22:	9b00      	ldr	r3, [sp, #0]
 800ed24:	6163      	str	r3, [r4, #20]
 800ed26:	9b01      	ldr	r3, [sp, #4]
 800ed28:	6120      	str	r0, [r4, #16]
 800ed2a:	b15b      	cbz	r3, 800ed44 <__smakebuf_r+0x74>
 800ed2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed30:	4630      	mov	r0, r6
 800ed32:	f001 f819 	bl	800fd68 <_isatty_r>
 800ed36:	b128      	cbz	r0, 800ed44 <__smakebuf_r+0x74>
 800ed38:	89a3      	ldrh	r3, [r4, #12]
 800ed3a:	f023 0303 	bic.w	r3, r3, #3
 800ed3e:	f043 0301 	orr.w	r3, r3, #1
 800ed42:	81a3      	strh	r3, [r4, #12]
 800ed44:	89a0      	ldrh	r0, [r4, #12]
 800ed46:	4305      	orrs	r5, r0
 800ed48:	81a5      	strh	r5, [r4, #12]
 800ed4a:	e7cd      	b.n	800ece8 <__smakebuf_r+0x18>
 800ed4c:	0800e3f9 	.word	0x0800e3f9

0800ed50 <malloc>:
 800ed50:	4b02      	ldr	r3, [pc, #8]	; (800ed5c <malloc+0xc>)
 800ed52:	4601      	mov	r1, r0
 800ed54:	6818      	ldr	r0, [r3, #0]
 800ed56:	f000 bd59 	b.w	800f80c <_malloc_r>
 800ed5a:	bf00      	nop
 800ed5c:	2000004c 	.word	0x2000004c

0800ed60 <__ascii_mbtowc>:
 800ed60:	b082      	sub	sp, #8
 800ed62:	b901      	cbnz	r1, 800ed66 <__ascii_mbtowc+0x6>
 800ed64:	a901      	add	r1, sp, #4
 800ed66:	b142      	cbz	r2, 800ed7a <__ascii_mbtowc+0x1a>
 800ed68:	b14b      	cbz	r3, 800ed7e <__ascii_mbtowc+0x1e>
 800ed6a:	7813      	ldrb	r3, [r2, #0]
 800ed6c:	600b      	str	r3, [r1, #0]
 800ed6e:	7812      	ldrb	r2, [r2, #0]
 800ed70:	1e10      	subs	r0, r2, #0
 800ed72:	bf18      	it	ne
 800ed74:	2001      	movne	r0, #1
 800ed76:	b002      	add	sp, #8
 800ed78:	4770      	bx	lr
 800ed7a:	4610      	mov	r0, r2
 800ed7c:	e7fb      	b.n	800ed76 <__ascii_mbtowc+0x16>
 800ed7e:	f06f 0001 	mvn.w	r0, #1
 800ed82:	e7f8      	b.n	800ed76 <__ascii_mbtowc+0x16>

0800ed84 <_Balloc>:
 800ed84:	b570      	push	{r4, r5, r6, lr}
 800ed86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ed88:	4604      	mov	r4, r0
 800ed8a:	460d      	mov	r5, r1
 800ed8c:	b976      	cbnz	r6, 800edac <_Balloc+0x28>
 800ed8e:	2010      	movs	r0, #16
 800ed90:	f7ff ffde 	bl	800ed50 <malloc>
 800ed94:	4602      	mov	r2, r0
 800ed96:	6260      	str	r0, [r4, #36]	; 0x24
 800ed98:	b920      	cbnz	r0, 800eda4 <_Balloc+0x20>
 800ed9a:	4b18      	ldr	r3, [pc, #96]	; (800edfc <_Balloc+0x78>)
 800ed9c:	4818      	ldr	r0, [pc, #96]	; (800ee00 <_Balloc+0x7c>)
 800ed9e:	2166      	movs	r1, #102	; 0x66
 800eda0:	f000 ff90 	bl	800fcc4 <__assert_func>
 800eda4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eda8:	6006      	str	r6, [r0, #0]
 800edaa:	60c6      	str	r6, [r0, #12]
 800edac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800edae:	68f3      	ldr	r3, [r6, #12]
 800edb0:	b183      	cbz	r3, 800edd4 <_Balloc+0x50>
 800edb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800edb4:	68db      	ldr	r3, [r3, #12]
 800edb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800edba:	b9b8      	cbnz	r0, 800edec <_Balloc+0x68>
 800edbc:	2101      	movs	r1, #1
 800edbe:	fa01 f605 	lsl.w	r6, r1, r5
 800edc2:	1d72      	adds	r2, r6, #5
 800edc4:	0092      	lsls	r2, r2, #2
 800edc6:	4620      	mov	r0, r4
 800edc8:	f000 fc9d 	bl	800f706 <_calloc_r>
 800edcc:	b160      	cbz	r0, 800ede8 <_Balloc+0x64>
 800edce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800edd2:	e00e      	b.n	800edf2 <_Balloc+0x6e>
 800edd4:	2221      	movs	r2, #33	; 0x21
 800edd6:	2104      	movs	r1, #4
 800edd8:	4620      	mov	r0, r4
 800edda:	f000 fc94 	bl	800f706 <_calloc_r>
 800edde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ede0:	60f0      	str	r0, [r6, #12]
 800ede2:	68db      	ldr	r3, [r3, #12]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d1e4      	bne.n	800edb2 <_Balloc+0x2e>
 800ede8:	2000      	movs	r0, #0
 800edea:	bd70      	pop	{r4, r5, r6, pc}
 800edec:	6802      	ldr	r2, [r0, #0]
 800edee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800edf2:	2300      	movs	r3, #0
 800edf4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800edf8:	e7f7      	b.n	800edea <_Balloc+0x66>
 800edfa:	bf00      	nop
 800edfc:	08011c2e 	.word	0x08011c2e
 800ee00:	08011d90 	.word	0x08011d90

0800ee04 <_Bfree>:
 800ee04:	b570      	push	{r4, r5, r6, lr}
 800ee06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ee08:	4605      	mov	r5, r0
 800ee0a:	460c      	mov	r4, r1
 800ee0c:	b976      	cbnz	r6, 800ee2c <_Bfree+0x28>
 800ee0e:	2010      	movs	r0, #16
 800ee10:	f7ff ff9e 	bl	800ed50 <malloc>
 800ee14:	4602      	mov	r2, r0
 800ee16:	6268      	str	r0, [r5, #36]	; 0x24
 800ee18:	b920      	cbnz	r0, 800ee24 <_Bfree+0x20>
 800ee1a:	4b09      	ldr	r3, [pc, #36]	; (800ee40 <_Bfree+0x3c>)
 800ee1c:	4809      	ldr	r0, [pc, #36]	; (800ee44 <_Bfree+0x40>)
 800ee1e:	218a      	movs	r1, #138	; 0x8a
 800ee20:	f000 ff50 	bl	800fcc4 <__assert_func>
 800ee24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ee28:	6006      	str	r6, [r0, #0]
 800ee2a:	60c6      	str	r6, [r0, #12]
 800ee2c:	b13c      	cbz	r4, 800ee3e <_Bfree+0x3a>
 800ee2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ee30:	6862      	ldr	r2, [r4, #4]
 800ee32:	68db      	ldr	r3, [r3, #12]
 800ee34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ee38:	6021      	str	r1, [r4, #0]
 800ee3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ee3e:	bd70      	pop	{r4, r5, r6, pc}
 800ee40:	08011c2e 	.word	0x08011c2e
 800ee44:	08011d90 	.word	0x08011d90

0800ee48 <__multadd>:
 800ee48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee4c:	690d      	ldr	r5, [r1, #16]
 800ee4e:	4607      	mov	r7, r0
 800ee50:	460c      	mov	r4, r1
 800ee52:	461e      	mov	r6, r3
 800ee54:	f101 0c14 	add.w	ip, r1, #20
 800ee58:	2000      	movs	r0, #0
 800ee5a:	f8dc 3000 	ldr.w	r3, [ip]
 800ee5e:	b299      	uxth	r1, r3
 800ee60:	fb02 6101 	mla	r1, r2, r1, r6
 800ee64:	0c1e      	lsrs	r6, r3, #16
 800ee66:	0c0b      	lsrs	r3, r1, #16
 800ee68:	fb02 3306 	mla	r3, r2, r6, r3
 800ee6c:	b289      	uxth	r1, r1
 800ee6e:	3001      	adds	r0, #1
 800ee70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ee74:	4285      	cmp	r5, r0
 800ee76:	f84c 1b04 	str.w	r1, [ip], #4
 800ee7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ee7e:	dcec      	bgt.n	800ee5a <__multadd+0x12>
 800ee80:	b30e      	cbz	r6, 800eec6 <__multadd+0x7e>
 800ee82:	68a3      	ldr	r3, [r4, #8]
 800ee84:	42ab      	cmp	r3, r5
 800ee86:	dc19      	bgt.n	800eebc <__multadd+0x74>
 800ee88:	6861      	ldr	r1, [r4, #4]
 800ee8a:	4638      	mov	r0, r7
 800ee8c:	3101      	adds	r1, #1
 800ee8e:	f7ff ff79 	bl	800ed84 <_Balloc>
 800ee92:	4680      	mov	r8, r0
 800ee94:	b928      	cbnz	r0, 800eea2 <__multadd+0x5a>
 800ee96:	4602      	mov	r2, r0
 800ee98:	4b0c      	ldr	r3, [pc, #48]	; (800eecc <__multadd+0x84>)
 800ee9a:	480d      	ldr	r0, [pc, #52]	; (800eed0 <__multadd+0x88>)
 800ee9c:	21b5      	movs	r1, #181	; 0xb5
 800ee9e:	f000 ff11 	bl	800fcc4 <__assert_func>
 800eea2:	6922      	ldr	r2, [r4, #16]
 800eea4:	3202      	adds	r2, #2
 800eea6:	f104 010c 	add.w	r1, r4, #12
 800eeaa:	0092      	lsls	r2, r2, #2
 800eeac:	300c      	adds	r0, #12
 800eeae:	f7fc feb7 	bl	800bc20 <memcpy>
 800eeb2:	4621      	mov	r1, r4
 800eeb4:	4638      	mov	r0, r7
 800eeb6:	f7ff ffa5 	bl	800ee04 <_Bfree>
 800eeba:	4644      	mov	r4, r8
 800eebc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eec0:	3501      	adds	r5, #1
 800eec2:	615e      	str	r6, [r3, #20]
 800eec4:	6125      	str	r5, [r4, #16]
 800eec6:	4620      	mov	r0, r4
 800eec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eecc:	08011ca0 	.word	0x08011ca0
 800eed0:	08011d90 	.word	0x08011d90

0800eed4 <__s2b>:
 800eed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eed8:	460c      	mov	r4, r1
 800eeda:	4615      	mov	r5, r2
 800eedc:	461f      	mov	r7, r3
 800eede:	2209      	movs	r2, #9
 800eee0:	3308      	adds	r3, #8
 800eee2:	4606      	mov	r6, r0
 800eee4:	fb93 f3f2 	sdiv	r3, r3, r2
 800eee8:	2100      	movs	r1, #0
 800eeea:	2201      	movs	r2, #1
 800eeec:	429a      	cmp	r2, r3
 800eeee:	db09      	blt.n	800ef04 <__s2b+0x30>
 800eef0:	4630      	mov	r0, r6
 800eef2:	f7ff ff47 	bl	800ed84 <_Balloc>
 800eef6:	b940      	cbnz	r0, 800ef0a <__s2b+0x36>
 800eef8:	4602      	mov	r2, r0
 800eefa:	4b19      	ldr	r3, [pc, #100]	; (800ef60 <__s2b+0x8c>)
 800eefc:	4819      	ldr	r0, [pc, #100]	; (800ef64 <__s2b+0x90>)
 800eefe:	21ce      	movs	r1, #206	; 0xce
 800ef00:	f000 fee0 	bl	800fcc4 <__assert_func>
 800ef04:	0052      	lsls	r2, r2, #1
 800ef06:	3101      	adds	r1, #1
 800ef08:	e7f0      	b.n	800eeec <__s2b+0x18>
 800ef0a:	9b08      	ldr	r3, [sp, #32]
 800ef0c:	6143      	str	r3, [r0, #20]
 800ef0e:	2d09      	cmp	r5, #9
 800ef10:	f04f 0301 	mov.w	r3, #1
 800ef14:	6103      	str	r3, [r0, #16]
 800ef16:	dd16      	ble.n	800ef46 <__s2b+0x72>
 800ef18:	f104 0909 	add.w	r9, r4, #9
 800ef1c:	46c8      	mov	r8, r9
 800ef1e:	442c      	add	r4, r5
 800ef20:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ef24:	4601      	mov	r1, r0
 800ef26:	3b30      	subs	r3, #48	; 0x30
 800ef28:	220a      	movs	r2, #10
 800ef2a:	4630      	mov	r0, r6
 800ef2c:	f7ff ff8c 	bl	800ee48 <__multadd>
 800ef30:	45a0      	cmp	r8, r4
 800ef32:	d1f5      	bne.n	800ef20 <__s2b+0x4c>
 800ef34:	f1a5 0408 	sub.w	r4, r5, #8
 800ef38:	444c      	add	r4, r9
 800ef3a:	1b2d      	subs	r5, r5, r4
 800ef3c:	1963      	adds	r3, r4, r5
 800ef3e:	42bb      	cmp	r3, r7
 800ef40:	db04      	blt.n	800ef4c <__s2b+0x78>
 800ef42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef46:	340a      	adds	r4, #10
 800ef48:	2509      	movs	r5, #9
 800ef4a:	e7f6      	b.n	800ef3a <__s2b+0x66>
 800ef4c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ef50:	4601      	mov	r1, r0
 800ef52:	3b30      	subs	r3, #48	; 0x30
 800ef54:	220a      	movs	r2, #10
 800ef56:	4630      	mov	r0, r6
 800ef58:	f7ff ff76 	bl	800ee48 <__multadd>
 800ef5c:	e7ee      	b.n	800ef3c <__s2b+0x68>
 800ef5e:	bf00      	nop
 800ef60:	08011ca0 	.word	0x08011ca0
 800ef64:	08011d90 	.word	0x08011d90

0800ef68 <__hi0bits>:
 800ef68:	0c03      	lsrs	r3, r0, #16
 800ef6a:	041b      	lsls	r3, r3, #16
 800ef6c:	b9d3      	cbnz	r3, 800efa4 <__hi0bits+0x3c>
 800ef6e:	0400      	lsls	r0, r0, #16
 800ef70:	2310      	movs	r3, #16
 800ef72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ef76:	bf04      	itt	eq
 800ef78:	0200      	lsleq	r0, r0, #8
 800ef7a:	3308      	addeq	r3, #8
 800ef7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ef80:	bf04      	itt	eq
 800ef82:	0100      	lsleq	r0, r0, #4
 800ef84:	3304      	addeq	r3, #4
 800ef86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ef8a:	bf04      	itt	eq
 800ef8c:	0080      	lsleq	r0, r0, #2
 800ef8e:	3302      	addeq	r3, #2
 800ef90:	2800      	cmp	r0, #0
 800ef92:	db05      	blt.n	800efa0 <__hi0bits+0x38>
 800ef94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ef98:	f103 0301 	add.w	r3, r3, #1
 800ef9c:	bf08      	it	eq
 800ef9e:	2320      	moveq	r3, #32
 800efa0:	4618      	mov	r0, r3
 800efa2:	4770      	bx	lr
 800efa4:	2300      	movs	r3, #0
 800efa6:	e7e4      	b.n	800ef72 <__hi0bits+0xa>

0800efa8 <__lo0bits>:
 800efa8:	6803      	ldr	r3, [r0, #0]
 800efaa:	f013 0207 	ands.w	r2, r3, #7
 800efae:	4601      	mov	r1, r0
 800efb0:	d00b      	beq.n	800efca <__lo0bits+0x22>
 800efb2:	07da      	lsls	r2, r3, #31
 800efb4:	d423      	bmi.n	800effe <__lo0bits+0x56>
 800efb6:	0798      	lsls	r0, r3, #30
 800efb8:	bf49      	itett	mi
 800efba:	085b      	lsrmi	r3, r3, #1
 800efbc:	089b      	lsrpl	r3, r3, #2
 800efbe:	2001      	movmi	r0, #1
 800efc0:	600b      	strmi	r3, [r1, #0]
 800efc2:	bf5c      	itt	pl
 800efc4:	600b      	strpl	r3, [r1, #0]
 800efc6:	2002      	movpl	r0, #2
 800efc8:	4770      	bx	lr
 800efca:	b298      	uxth	r0, r3
 800efcc:	b9a8      	cbnz	r0, 800effa <__lo0bits+0x52>
 800efce:	0c1b      	lsrs	r3, r3, #16
 800efd0:	2010      	movs	r0, #16
 800efd2:	b2da      	uxtb	r2, r3
 800efd4:	b90a      	cbnz	r2, 800efda <__lo0bits+0x32>
 800efd6:	3008      	adds	r0, #8
 800efd8:	0a1b      	lsrs	r3, r3, #8
 800efda:	071a      	lsls	r2, r3, #28
 800efdc:	bf04      	itt	eq
 800efde:	091b      	lsreq	r3, r3, #4
 800efe0:	3004      	addeq	r0, #4
 800efe2:	079a      	lsls	r2, r3, #30
 800efe4:	bf04      	itt	eq
 800efe6:	089b      	lsreq	r3, r3, #2
 800efe8:	3002      	addeq	r0, #2
 800efea:	07da      	lsls	r2, r3, #31
 800efec:	d403      	bmi.n	800eff6 <__lo0bits+0x4e>
 800efee:	085b      	lsrs	r3, r3, #1
 800eff0:	f100 0001 	add.w	r0, r0, #1
 800eff4:	d005      	beq.n	800f002 <__lo0bits+0x5a>
 800eff6:	600b      	str	r3, [r1, #0]
 800eff8:	4770      	bx	lr
 800effa:	4610      	mov	r0, r2
 800effc:	e7e9      	b.n	800efd2 <__lo0bits+0x2a>
 800effe:	2000      	movs	r0, #0
 800f000:	4770      	bx	lr
 800f002:	2020      	movs	r0, #32
 800f004:	4770      	bx	lr
	...

0800f008 <__i2b>:
 800f008:	b510      	push	{r4, lr}
 800f00a:	460c      	mov	r4, r1
 800f00c:	2101      	movs	r1, #1
 800f00e:	f7ff feb9 	bl	800ed84 <_Balloc>
 800f012:	4602      	mov	r2, r0
 800f014:	b928      	cbnz	r0, 800f022 <__i2b+0x1a>
 800f016:	4b05      	ldr	r3, [pc, #20]	; (800f02c <__i2b+0x24>)
 800f018:	4805      	ldr	r0, [pc, #20]	; (800f030 <__i2b+0x28>)
 800f01a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f01e:	f000 fe51 	bl	800fcc4 <__assert_func>
 800f022:	2301      	movs	r3, #1
 800f024:	6144      	str	r4, [r0, #20]
 800f026:	6103      	str	r3, [r0, #16]
 800f028:	bd10      	pop	{r4, pc}
 800f02a:	bf00      	nop
 800f02c:	08011ca0 	.word	0x08011ca0
 800f030:	08011d90 	.word	0x08011d90

0800f034 <__multiply>:
 800f034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f038:	4691      	mov	r9, r2
 800f03a:	690a      	ldr	r2, [r1, #16]
 800f03c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f040:	429a      	cmp	r2, r3
 800f042:	bfb8      	it	lt
 800f044:	460b      	movlt	r3, r1
 800f046:	460c      	mov	r4, r1
 800f048:	bfbc      	itt	lt
 800f04a:	464c      	movlt	r4, r9
 800f04c:	4699      	movlt	r9, r3
 800f04e:	6927      	ldr	r7, [r4, #16]
 800f050:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f054:	68a3      	ldr	r3, [r4, #8]
 800f056:	6861      	ldr	r1, [r4, #4]
 800f058:	eb07 060a 	add.w	r6, r7, sl
 800f05c:	42b3      	cmp	r3, r6
 800f05e:	b085      	sub	sp, #20
 800f060:	bfb8      	it	lt
 800f062:	3101      	addlt	r1, #1
 800f064:	f7ff fe8e 	bl	800ed84 <_Balloc>
 800f068:	b930      	cbnz	r0, 800f078 <__multiply+0x44>
 800f06a:	4602      	mov	r2, r0
 800f06c:	4b44      	ldr	r3, [pc, #272]	; (800f180 <__multiply+0x14c>)
 800f06e:	4845      	ldr	r0, [pc, #276]	; (800f184 <__multiply+0x150>)
 800f070:	f240 115d 	movw	r1, #349	; 0x15d
 800f074:	f000 fe26 	bl	800fcc4 <__assert_func>
 800f078:	f100 0514 	add.w	r5, r0, #20
 800f07c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f080:	462b      	mov	r3, r5
 800f082:	2200      	movs	r2, #0
 800f084:	4543      	cmp	r3, r8
 800f086:	d321      	bcc.n	800f0cc <__multiply+0x98>
 800f088:	f104 0314 	add.w	r3, r4, #20
 800f08c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f090:	f109 0314 	add.w	r3, r9, #20
 800f094:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f098:	9202      	str	r2, [sp, #8]
 800f09a:	1b3a      	subs	r2, r7, r4
 800f09c:	3a15      	subs	r2, #21
 800f09e:	f022 0203 	bic.w	r2, r2, #3
 800f0a2:	3204      	adds	r2, #4
 800f0a4:	f104 0115 	add.w	r1, r4, #21
 800f0a8:	428f      	cmp	r7, r1
 800f0aa:	bf38      	it	cc
 800f0ac:	2204      	movcc	r2, #4
 800f0ae:	9201      	str	r2, [sp, #4]
 800f0b0:	9a02      	ldr	r2, [sp, #8]
 800f0b2:	9303      	str	r3, [sp, #12]
 800f0b4:	429a      	cmp	r2, r3
 800f0b6:	d80c      	bhi.n	800f0d2 <__multiply+0x9e>
 800f0b8:	2e00      	cmp	r6, #0
 800f0ba:	dd03      	ble.n	800f0c4 <__multiply+0x90>
 800f0bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d05a      	beq.n	800f17a <__multiply+0x146>
 800f0c4:	6106      	str	r6, [r0, #16]
 800f0c6:	b005      	add	sp, #20
 800f0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0cc:	f843 2b04 	str.w	r2, [r3], #4
 800f0d0:	e7d8      	b.n	800f084 <__multiply+0x50>
 800f0d2:	f8b3 a000 	ldrh.w	sl, [r3]
 800f0d6:	f1ba 0f00 	cmp.w	sl, #0
 800f0da:	d024      	beq.n	800f126 <__multiply+0xf2>
 800f0dc:	f104 0e14 	add.w	lr, r4, #20
 800f0e0:	46a9      	mov	r9, r5
 800f0e2:	f04f 0c00 	mov.w	ip, #0
 800f0e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f0ea:	f8d9 1000 	ldr.w	r1, [r9]
 800f0ee:	fa1f fb82 	uxth.w	fp, r2
 800f0f2:	b289      	uxth	r1, r1
 800f0f4:	fb0a 110b 	mla	r1, sl, fp, r1
 800f0f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f0fc:	f8d9 2000 	ldr.w	r2, [r9]
 800f100:	4461      	add	r1, ip
 800f102:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f106:	fb0a c20b 	mla	r2, sl, fp, ip
 800f10a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f10e:	b289      	uxth	r1, r1
 800f110:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f114:	4577      	cmp	r7, lr
 800f116:	f849 1b04 	str.w	r1, [r9], #4
 800f11a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f11e:	d8e2      	bhi.n	800f0e6 <__multiply+0xb2>
 800f120:	9a01      	ldr	r2, [sp, #4]
 800f122:	f845 c002 	str.w	ip, [r5, r2]
 800f126:	9a03      	ldr	r2, [sp, #12]
 800f128:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f12c:	3304      	adds	r3, #4
 800f12e:	f1b9 0f00 	cmp.w	r9, #0
 800f132:	d020      	beq.n	800f176 <__multiply+0x142>
 800f134:	6829      	ldr	r1, [r5, #0]
 800f136:	f104 0c14 	add.w	ip, r4, #20
 800f13a:	46ae      	mov	lr, r5
 800f13c:	f04f 0a00 	mov.w	sl, #0
 800f140:	f8bc b000 	ldrh.w	fp, [ip]
 800f144:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f148:	fb09 220b 	mla	r2, r9, fp, r2
 800f14c:	4492      	add	sl, r2
 800f14e:	b289      	uxth	r1, r1
 800f150:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f154:	f84e 1b04 	str.w	r1, [lr], #4
 800f158:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f15c:	f8be 1000 	ldrh.w	r1, [lr]
 800f160:	0c12      	lsrs	r2, r2, #16
 800f162:	fb09 1102 	mla	r1, r9, r2, r1
 800f166:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f16a:	4567      	cmp	r7, ip
 800f16c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f170:	d8e6      	bhi.n	800f140 <__multiply+0x10c>
 800f172:	9a01      	ldr	r2, [sp, #4]
 800f174:	50a9      	str	r1, [r5, r2]
 800f176:	3504      	adds	r5, #4
 800f178:	e79a      	b.n	800f0b0 <__multiply+0x7c>
 800f17a:	3e01      	subs	r6, #1
 800f17c:	e79c      	b.n	800f0b8 <__multiply+0x84>
 800f17e:	bf00      	nop
 800f180:	08011ca0 	.word	0x08011ca0
 800f184:	08011d90 	.word	0x08011d90

0800f188 <__pow5mult>:
 800f188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f18c:	4615      	mov	r5, r2
 800f18e:	f012 0203 	ands.w	r2, r2, #3
 800f192:	4606      	mov	r6, r0
 800f194:	460f      	mov	r7, r1
 800f196:	d007      	beq.n	800f1a8 <__pow5mult+0x20>
 800f198:	4c25      	ldr	r4, [pc, #148]	; (800f230 <__pow5mult+0xa8>)
 800f19a:	3a01      	subs	r2, #1
 800f19c:	2300      	movs	r3, #0
 800f19e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f1a2:	f7ff fe51 	bl	800ee48 <__multadd>
 800f1a6:	4607      	mov	r7, r0
 800f1a8:	10ad      	asrs	r5, r5, #2
 800f1aa:	d03d      	beq.n	800f228 <__pow5mult+0xa0>
 800f1ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f1ae:	b97c      	cbnz	r4, 800f1d0 <__pow5mult+0x48>
 800f1b0:	2010      	movs	r0, #16
 800f1b2:	f7ff fdcd 	bl	800ed50 <malloc>
 800f1b6:	4602      	mov	r2, r0
 800f1b8:	6270      	str	r0, [r6, #36]	; 0x24
 800f1ba:	b928      	cbnz	r0, 800f1c8 <__pow5mult+0x40>
 800f1bc:	4b1d      	ldr	r3, [pc, #116]	; (800f234 <__pow5mult+0xac>)
 800f1be:	481e      	ldr	r0, [pc, #120]	; (800f238 <__pow5mult+0xb0>)
 800f1c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f1c4:	f000 fd7e 	bl	800fcc4 <__assert_func>
 800f1c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f1cc:	6004      	str	r4, [r0, #0]
 800f1ce:	60c4      	str	r4, [r0, #12]
 800f1d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f1d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f1d8:	b94c      	cbnz	r4, 800f1ee <__pow5mult+0x66>
 800f1da:	f240 2171 	movw	r1, #625	; 0x271
 800f1de:	4630      	mov	r0, r6
 800f1e0:	f7ff ff12 	bl	800f008 <__i2b>
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f1ea:	4604      	mov	r4, r0
 800f1ec:	6003      	str	r3, [r0, #0]
 800f1ee:	f04f 0900 	mov.w	r9, #0
 800f1f2:	07eb      	lsls	r3, r5, #31
 800f1f4:	d50a      	bpl.n	800f20c <__pow5mult+0x84>
 800f1f6:	4639      	mov	r1, r7
 800f1f8:	4622      	mov	r2, r4
 800f1fa:	4630      	mov	r0, r6
 800f1fc:	f7ff ff1a 	bl	800f034 <__multiply>
 800f200:	4639      	mov	r1, r7
 800f202:	4680      	mov	r8, r0
 800f204:	4630      	mov	r0, r6
 800f206:	f7ff fdfd 	bl	800ee04 <_Bfree>
 800f20a:	4647      	mov	r7, r8
 800f20c:	106d      	asrs	r5, r5, #1
 800f20e:	d00b      	beq.n	800f228 <__pow5mult+0xa0>
 800f210:	6820      	ldr	r0, [r4, #0]
 800f212:	b938      	cbnz	r0, 800f224 <__pow5mult+0x9c>
 800f214:	4622      	mov	r2, r4
 800f216:	4621      	mov	r1, r4
 800f218:	4630      	mov	r0, r6
 800f21a:	f7ff ff0b 	bl	800f034 <__multiply>
 800f21e:	6020      	str	r0, [r4, #0]
 800f220:	f8c0 9000 	str.w	r9, [r0]
 800f224:	4604      	mov	r4, r0
 800f226:	e7e4      	b.n	800f1f2 <__pow5mult+0x6a>
 800f228:	4638      	mov	r0, r7
 800f22a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f22e:	bf00      	nop
 800f230:	08011ee0 	.word	0x08011ee0
 800f234:	08011c2e 	.word	0x08011c2e
 800f238:	08011d90 	.word	0x08011d90

0800f23c <__lshift>:
 800f23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f240:	460c      	mov	r4, r1
 800f242:	6849      	ldr	r1, [r1, #4]
 800f244:	6923      	ldr	r3, [r4, #16]
 800f246:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f24a:	68a3      	ldr	r3, [r4, #8]
 800f24c:	4607      	mov	r7, r0
 800f24e:	4691      	mov	r9, r2
 800f250:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f254:	f108 0601 	add.w	r6, r8, #1
 800f258:	42b3      	cmp	r3, r6
 800f25a:	db0b      	blt.n	800f274 <__lshift+0x38>
 800f25c:	4638      	mov	r0, r7
 800f25e:	f7ff fd91 	bl	800ed84 <_Balloc>
 800f262:	4605      	mov	r5, r0
 800f264:	b948      	cbnz	r0, 800f27a <__lshift+0x3e>
 800f266:	4602      	mov	r2, r0
 800f268:	4b2a      	ldr	r3, [pc, #168]	; (800f314 <__lshift+0xd8>)
 800f26a:	482b      	ldr	r0, [pc, #172]	; (800f318 <__lshift+0xdc>)
 800f26c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f270:	f000 fd28 	bl	800fcc4 <__assert_func>
 800f274:	3101      	adds	r1, #1
 800f276:	005b      	lsls	r3, r3, #1
 800f278:	e7ee      	b.n	800f258 <__lshift+0x1c>
 800f27a:	2300      	movs	r3, #0
 800f27c:	f100 0114 	add.w	r1, r0, #20
 800f280:	f100 0210 	add.w	r2, r0, #16
 800f284:	4618      	mov	r0, r3
 800f286:	4553      	cmp	r3, sl
 800f288:	db37      	blt.n	800f2fa <__lshift+0xbe>
 800f28a:	6920      	ldr	r0, [r4, #16]
 800f28c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f290:	f104 0314 	add.w	r3, r4, #20
 800f294:	f019 091f 	ands.w	r9, r9, #31
 800f298:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f29c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f2a0:	d02f      	beq.n	800f302 <__lshift+0xc6>
 800f2a2:	f1c9 0e20 	rsb	lr, r9, #32
 800f2a6:	468a      	mov	sl, r1
 800f2a8:	f04f 0c00 	mov.w	ip, #0
 800f2ac:	681a      	ldr	r2, [r3, #0]
 800f2ae:	fa02 f209 	lsl.w	r2, r2, r9
 800f2b2:	ea42 020c 	orr.w	r2, r2, ip
 800f2b6:	f84a 2b04 	str.w	r2, [sl], #4
 800f2ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2be:	4298      	cmp	r0, r3
 800f2c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f2c4:	d8f2      	bhi.n	800f2ac <__lshift+0x70>
 800f2c6:	1b03      	subs	r3, r0, r4
 800f2c8:	3b15      	subs	r3, #21
 800f2ca:	f023 0303 	bic.w	r3, r3, #3
 800f2ce:	3304      	adds	r3, #4
 800f2d0:	f104 0215 	add.w	r2, r4, #21
 800f2d4:	4290      	cmp	r0, r2
 800f2d6:	bf38      	it	cc
 800f2d8:	2304      	movcc	r3, #4
 800f2da:	f841 c003 	str.w	ip, [r1, r3]
 800f2de:	f1bc 0f00 	cmp.w	ip, #0
 800f2e2:	d001      	beq.n	800f2e8 <__lshift+0xac>
 800f2e4:	f108 0602 	add.w	r6, r8, #2
 800f2e8:	3e01      	subs	r6, #1
 800f2ea:	4638      	mov	r0, r7
 800f2ec:	612e      	str	r6, [r5, #16]
 800f2ee:	4621      	mov	r1, r4
 800f2f0:	f7ff fd88 	bl	800ee04 <_Bfree>
 800f2f4:	4628      	mov	r0, r5
 800f2f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800f2fe:	3301      	adds	r3, #1
 800f300:	e7c1      	b.n	800f286 <__lshift+0x4a>
 800f302:	3904      	subs	r1, #4
 800f304:	f853 2b04 	ldr.w	r2, [r3], #4
 800f308:	f841 2f04 	str.w	r2, [r1, #4]!
 800f30c:	4298      	cmp	r0, r3
 800f30e:	d8f9      	bhi.n	800f304 <__lshift+0xc8>
 800f310:	e7ea      	b.n	800f2e8 <__lshift+0xac>
 800f312:	bf00      	nop
 800f314:	08011ca0 	.word	0x08011ca0
 800f318:	08011d90 	.word	0x08011d90

0800f31c <__mcmp>:
 800f31c:	b530      	push	{r4, r5, lr}
 800f31e:	6902      	ldr	r2, [r0, #16]
 800f320:	690c      	ldr	r4, [r1, #16]
 800f322:	1b12      	subs	r2, r2, r4
 800f324:	d10e      	bne.n	800f344 <__mcmp+0x28>
 800f326:	f100 0314 	add.w	r3, r0, #20
 800f32a:	3114      	adds	r1, #20
 800f32c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f330:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f334:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f338:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f33c:	42a5      	cmp	r5, r4
 800f33e:	d003      	beq.n	800f348 <__mcmp+0x2c>
 800f340:	d305      	bcc.n	800f34e <__mcmp+0x32>
 800f342:	2201      	movs	r2, #1
 800f344:	4610      	mov	r0, r2
 800f346:	bd30      	pop	{r4, r5, pc}
 800f348:	4283      	cmp	r3, r0
 800f34a:	d3f3      	bcc.n	800f334 <__mcmp+0x18>
 800f34c:	e7fa      	b.n	800f344 <__mcmp+0x28>
 800f34e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f352:	e7f7      	b.n	800f344 <__mcmp+0x28>

0800f354 <__mdiff>:
 800f354:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f358:	460c      	mov	r4, r1
 800f35a:	4606      	mov	r6, r0
 800f35c:	4611      	mov	r1, r2
 800f35e:	4620      	mov	r0, r4
 800f360:	4690      	mov	r8, r2
 800f362:	f7ff ffdb 	bl	800f31c <__mcmp>
 800f366:	1e05      	subs	r5, r0, #0
 800f368:	d110      	bne.n	800f38c <__mdiff+0x38>
 800f36a:	4629      	mov	r1, r5
 800f36c:	4630      	mov	r0, r6
 800f36e:	f7ff fd09 	bl	800ed84 <_Balloc>
 800f372:	b930      	cbnz	r0, 800f382 <__mdiff+0x2e>
 800f374:	4b3a      	ldr	r3, [pc, #232]	; (800f460 <__mdiff+0x10c>)
 800f376:	4602      	mov	r2, r0
 800f378:	f240 2132 	movw	r1, #562	; 0x232
 800f37c:	4839      	ldr	r0, [pc, #228]	; (800f464 <__mdiff+0x110>)
 800f37e:	f000 fca1 	bl	800fcc4 <__assert_func>
 800f382:	2301      	movs	r3, #1
 800f384:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f38c:	bfa4      	itt	ge
 800f38e:	4643      	movge	r3, r8
 800f390:	46a0      	movge	r8, r4
 800f392:	4630      	mov	r0, r6
 800f394:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f398:	bfa6      	itte	ge
 800f39a:	461c      	movge	r4, r3
 800f39c:	2500      	movge	r5, #0
 800f39e:	2501      	movlt	r5, #1
 800f3a0:	f7ff fcf0 	bl	800ed84 <_Balloc>
 800f3a4:	b920      	cbnz	r0, 800f3b0 <__mdiff+0x5c>
 800f3a6:	4b2e      	ldr	r3, [pc, #184]	; (800f460 <__mdiff+0x10c>)
 800f3a8:	4602      	mov	r2, r0
 800f3aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f3ae:	e7e5      	b.n	800f37c <__mdiff+0x28>
 800f3b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f3b4:	6926      	ldr	r6, [r4, #16]
 800f3b6:	60c5      	str	r5, [r0, #12]
 800f3b8:	f104 0914 	add.w	r9, r4, #20
 800f3bc:	f108 0514 	add.w	r5, r8, #20
 800f3c0:	f100 0e14 	add.w	lr, r0, #20
 800f3c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f3c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f3cc:	f108 0210 	add.w	r2, r8, #16
 800f3d0:	46f2      	mov	sl, lr
 800f3d2:	2100      	movs	r1, #0
 800f3d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800f3d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f3dc:	fa1f f883 	uxth.w	r8, r3
 800f3e0:	fa11 f18b 	uxtah	r1, r1, fp
 800f3e4:	0c1b      	lsrs	r3, r3, #16
 800f3e6:	eba1 0808 	sub.w	r8, r1, r8
 800f3ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f3ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f3f2:	fa1f f888 	uxth.w	r8, r8
 800f3f6:	1419      	asrs	r1, r3, #16
 800f3f8:	454e      	cmp	r6, r9
 800f3fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f3fe:	f84a 3b04 	str.w	r3, [sl], #4
 800f402:	d8e7      	bhi.n	800f3d4 <__mdiff+0x80>
 800f404:	1b33      	subs	r3, r6, r4
 800f406:	3b15      	subs	r3, #21
 800f408:	f023 0303 	bic.w	r3, r3, #3
 800f40c:	3304      	adds	r3, #4
 800f40e:	3415      	adds	r4, #21
 800f410:	42a6      	cmp	r6, r4
 800f412:	bf38      	it	cc
 800f414:	2304      	movcc	r3, #4
 800f416:	441d      	add	r5, r3
 800f418:	4473      	add	r3, lr
 800f41a:	469e      	mov	lr, r3
 800f41c:	462e      	mov	r6, r5
 800f41e:	4566      	cmp	r6, ip
 800f420:	d30e      	bcc.n	800f440 <__mdiff+0xec>
 800f422:	f10c 0203 	add.w	r2, ip, #3
 800f426:	1b52      	subs	r2, r2, r5
 800f428:	f022 0203 	bic.w	r2, r2, #3
 800f42c:	3d03      	subs	r5, #3
 800f42e:	45ac      	cmp	ip, r5
 800f430:	bf38      	it	cc
 800f432:	2200      	movcc	r2, #0
 800f434:	441a      	add	r2, r3
 800f436:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f43a:	b17b      	cbz	r3, 800f45c <__mdiff+0x108>
 800f43c:	6107      	str	r7, [r0, #16]
 800f43e:	e7a3      	b.n	800f388 <__mdiff+0x34>
 800f440:	f856 8b04 	ldr.w	r8, [r6], #4
 800f444:	fa11 f288 	uxtah	r2, r1, r8
 800f448:	1414      	asrs	r4, r2, #16
 800f44a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f44e:	b292      	uxth	r2, r2
 800f450:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f454:	f84e 2b04 	str.w	r2, [lr], #4
 800f458:	1421      	asrs	r1, r4, #16
 800f45a:	e7e0      	b.n	800f41e <__mdiff+0xca>
 800f45c:	3f01      	subs	r7, #1
 800f45e:	e7ea      	b.n	800f436 <__mdiff+0xe2>
 800f460:	08011ca0 	.word	0x08011ca0
 800f464:	08011d90 	.word	0x08011d90

0800f468 <__ulp>:
 800f468:	b082      	sub	sp, #8
 800f46a:	ed8d 0b00 	vstr	d0, [sp]
 800f46e:	9b01      	ldr	r3, [sp, #4]
 800f470:	4912      	ldr	r1, [pc, #72]	; (800f4bc <__ulp+0x54>)
 800f472:	4019      	ands	r1, r3
 800f474:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f478:	2900      	cmp	r1, #0
 800f47a:	dd05      	ble.n	800f488 <__ulp+0x20>
 800f47c:	2200      	movs	r2, #0
 800f47e:	460b      	mov	r3, r1
 800f480:	ec43 2b10 	vmov	d0, r2, r3
 800f484:	b002      	add	sp, #8
 800f486:	4770      	bx	lr
 800f488:	4249      	negs	r1, r1
 800f48a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f48e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f492:	f04f 0200 	mov.w	r2, #0
 800f496:	f04f 0300 	mov.w	r3, #0
 800f49a:	da04      	bge.n	800f4a6 <__ulp+0x3e>
 800f49c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f4a0:	fa41 f300 	asr.w	r3, r1, r0
 800f4a4:	e7ec      	b.n	800f480 <__ulp+0x18>
 800f4a6:	f1a0 0114 	sub.w	r1, r0, #20
 800f4aa:	291e      	cmp	r1, #30
 800f4ac:	bfda      	itte	le
 800f4ae:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f4b2:	fa20 f101 	lsrle.w	r1, r0, r1
 800f4b6:	2101      	movgt	r1, #1
 800f4b8:	460a      	mov	r2, r1
 800f4ba:	e7e1      	b.n	800f480 <__ulp+0x18>
 800f4bc:	7ff00000 	.word	0x7ff00000

0800f4c0 <__b2d>:
 800f4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4c2:	6905      	ldr	r5, [r0, #16]
 800f4c4:	f100 0714 	add.w	r7, r0, #20
 800f4c8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f4cc:	1f2e      	subs	r6, r5, #4
 800f4ce:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f4d2:	4620      	mov	r0, r4
 800f4d4:	f7ff fd48 	bl	800ef68 <__hi0bits>
 800f4d8:	f1c0 0320 	rsb	r3, r0, #32
 800f4dc:	280a      	cmp	r0, #10
 800f4de:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f55c <__b2d+0x9c>
 800f4e2:	600b      	str	r3, [r1, #0]
 800f4e4:	dc14      	bgt.n	800f510 <__b2d+0x50>
 800f4e6:	f1c0 0e0b 	rsb	lr, r0, #11
 800f4ea:	fa24 f10e 	lsr.w	r1, r4, lr
 800f4ee:	42b7      	cmp	r7, r6
 800f4f0:	ea41 030c 	orr.w	r3, r1, ip
 800f4f4:	bf34      	ite	cc
 800f4f6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f4fa:	2100      	movcs	r1, #0
 800f4fc:	3015      	adds	r0, #21
 800f4fe:	fa04 f000 	lsl.w	r0, r4, r0
 800f502:	fa21 f10e 	lsr.w	r1, r1, lr
 800f506:	ea40 0201 	orr.w	r2, r0, r1
 800f50a:	ec43 2b10 	vmov	d0, r2, r3
 800f50e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f510:	42b7      	cmp	r7, r6
 800f512:	bf3a      	itte	cc
 800f514:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f518:	f1a5 0608 	subcc.w	r6, r5, #8
 800f51c:	2100      	movcs	r1, #0
 800f51e:	380b      	subs	r0, #11
 800f520:	d017      	beq.n	800f552 <__b2d+0x92>
 800f522:	f1c0 0c20 	rsb	ip, r0, #32
 800f526:	fa04 f500 	lsl.w	r5, r4, r0
 800f52a:	42be      	cmp	r6, r7
 800f52c:	fa21 f40c 	lsr.w	r4, r1, ip
 800f530:	ea45 0504 	orr.w	r5, r5, r4
 800f534:	bf8c      	ite	hi
 800f536:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f53a:	2400      	movls	r4, #0
 800f53c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f540:	fa01 f000 	lsl.w	r0, r1, r0
 800f544:	fa24 f40c 	lsr.w	r4, r4, ip
 800f548:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f54c:	ea40 0204 	orr.w	r2, r0, r4
 800f550:	e7db      	b.n	800f50a <__b2d+0x4a>
 800f552:	ea44 030c 	orr.w	r3, r4, ip
 800f556:	460a      	mov	r2, r1
 800f558:	e7d7      	b.n	800f50a <__b2d+0x4a>
 800f55a:	bf00      	nop
 800f55c:	3ff00000 	.word	0x3ff00000

0800f560 <__d2b>:
 800f560:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f564:	4689      	mov	r9, r1
 800f566:	2101      	movs	r1, #1
 800f568:	ec57 6b10 	vmov	r6, r7, d0
 800f56c:	4690      	mov	r8, r2
 800f56e:	f7ff fc09 	bl	800ed84 <_Balloc>
 800f572:	4604      	mov	r4, r0
 800f574:	b930      	cbnz	r0, 800f584 <__d2b+0x24>
 800f576:	4602      	mov	r2, r0
 800f578:	4b25      	ldr	r3, [pc, #148]	; (800f610 <__d2b+0xb0>)
 800f57a:	4826      	ldr	r0, [pc, #152]	; (800f614 <__d2b+0xb4>)
 800f57c:	f240 310a 	movw	r1, #778	; 0x30a
 800f580:	f000 fba0 	bl	800fcc4 <__assert_func>
 800f584:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f588:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f58c:	bb35      	cbnz	r5, 800f5dc <__d2b+0x7c>
 800f58e:	2e00      	cmp	r6, #0
 800f590:	9301      	str	r3, [sp, #4]
 800f592:	d028      	beq.n	800f5e6 <__d2b+0x86>
 800f594:	4668      	mov	r0, sp
 800f596:	9600      	str	r6, [sp, #0]
 800f598:	f7ff fd06 	bl	800efa8 <__lo0bits>
 800f59c:	9900      	ldr	r1, [sp, #0]
 800f59e:	b300      	cbz	r0, 800f5e2 <__d2b+0x82>
 800f5a0:	9a01      	ldr	r2, [sp, #4]
 800f5a2:	f1c0 0320 	rsb	r3, r0, #32
 800f5a6:	fa02 f303 	lsl.w	r3, r2, r3
 800f5aa:	430b      	orrs	r3, r1
 800f5ac:	40c2      	lsrs	r2, r0
 800f5ae:	6163      	str	r3, [r4, #20]
 800f5b0:	9201      	str	r2, [sp, #4]
 800f5b2:	9b01      	ldr	r3, [sp, #4]
 800f5b4:	61a3      	str	r3, [r4, #24]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	bf14      	ite	ne
 800f5ba:	2202      	movne	r2, #2
 800f5bc:	2201      	moveq	r2, #1
 800f5be:	6122      	str	r2, [r4, #16]
 800f5c0:	b1d5      	cbz	r5, 800f5f8 <__d2b+0x98>
 800f5c2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f5c6:	4405      	add	r5, r0
 800f5c8:	f8c9 5000 	str.w	r5, [r9]
 800f5cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f5d0:	f8c8 0000 	str.w	r0, [r8]
 800f5d4:	4620      	mov	r0, r4
 800f5d6:	b003      	add	sp, #12
 800f5d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f5dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f5e0:	e7d5      	b.n	800f58e <__d2b+0x2e>
 800f5e2:	6161      	str	r1, [r4, #20]
 800f5e4:	e7e5      	b.n	800f5b2 <__d2b+0x52>
 800f5e6:	a801      	add	r0, sp, #4
 800f5e8:	f7ff fcde 	bl	800efa8 <__lo0bits>
 800f5ec:	9b01      	ldr	r3, [sp, #4]
 800f5ee:	6163      	str	r3, [r4, #20]
 800f5f0:	2201      	movs	r2, #1
 800f5f2:	6122      	str	r2, [r4, #16]
 800f5f4:	3020      	adds	r0, #32
 800f5f6:	e7e3      	b.n	800f5c0 <__d2b+0x60>
 800f5f8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f5fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f600:	f8c9 0000 	str.w	r0, [r9]
 800f604:	6918      	ldr	r0, [r3, #16]
 800f606:	f7ff fcaf 	bl	800ef68 <__hi0bits>
 800f60a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f60e:	e7df      	b.n	800f5d0 <__d2b+0x70>
 800f610:	08011ca0 	.word	0x08011ca0
 800f614:	08011d90 	.word	0x08011d90

0800f618 <__ratio>:
 800f618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f61c:	4688      	mov	r8, r1
 800f61e:	4669      	mov	r1, sp
 800f620:	4681      	mov	r9, r0
 800f622:	f7ff ff4d 	bl	800f4c0 <__b2d>
 800f626:	a901      	add	r1, sp, #4
 800f628:	4640      	mov	r0, r8
 800f62a:	ec55 4b10 	vmov	r4, r5, d0
 800f62e:	f7ff ff47 	bl	800f4c0 <__b2d>
 800f632:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f636:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f63a:	eba3 0c02 	sub.w	ip, r3, r2
 800f63e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f642:	1a9b      	subs	r3, r3, r2
 800f644:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f648:	ec51 0b10 	vmov	r0, r1, d0
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	bfd6      	itet	le
 800f650:	460a      	movle	r2, r1
 800f652:	462a      	movgt	r2, r5
 800f654:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f658:	468b      	mov	fp, r1
 800f65a:	462f      	mov	r7, r5
 800f65c:	bfd4      	ite	le
 800f65e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f662:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f666:	4620      	mov	r0, r4
 800f668:	ee10 2a10 	vmov	r2, s0
 800f66c:	465b      	mov	r3, fp
 800f66e:	4639      	mov	r1, r7
 800f670:	f7f1 f90c 	bl	800088c <__aeabi_ddiv>
 800f674:	ec41 0b10 	vmov	d0, r0, r1
 800f678:	b003      	add	sp, #12
 800f67a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f67e <__copybits>:
 800f67e:	3901      	subs	r1, #1
 800f680:	b570      	push	{r4, r5, r6, lr}
 800f682:	1149      	asrs	r1, r1, #5
 800f684:	6914      	ldr	r4, [r2, #16]
 800f686:	3101      	adds	r1, #1
 800f688:	f102 0314 	add.w	r3, r2, #20
 800f68c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f690:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f694:	1f05      	subs	r5, r0, #4
 800f696:	42a3      	cmp	r3, r4
 800f698:	d30c      	bcc.n	800f6b4 <__copybits+0x36>
 800f69a:	1aa3      	subs	r3, r4, r2
 800f69c:	3b11      	subs	r3, #17
 800f69e:	f023 0303 	bic.w	r3, r3, #3
 800f6a2:	3211      	adds	r2, #17
 800f6a4:	42a2      	cmp	r2, r4
 800f6a6:	bf88      	it	hi
 800f6a8:	2300      	movhi	r3, #0
 800f6aa:	4418      	add	r0, r3
 800f6ac:	2300      	movs	r3, #0
 800f6ae:	4288      	cmp	r0, r1
 800f6b0:	d305      	bcc.n	800f6be <__copybits+0x40>
 800f6b2:	bd70      	pop	{r4, r5, r6, pc}
 800f6b4:	f853 6b04 	ldr.w	r6, [r3], #4
 800f6b8:	f845 6f04 	str.w	r6, [r5, #4]!
 800f6bc:	e7eb      	b.n	800f696 <__copybits+0x18>
 800f6be:	f840 3b04 	str.w	r3, [r0], #4
 800f6c2:	e7f4      	b.n	800f6ae <__copybits+0x30>

0800f6c4 <__any_on>:
 800f6c4:	f100 0214 	add.w	r2, r0, #20
 800f6c8:	6900      	ldr	r0, [r0, #16]
 800f6ca:	114b      	asrs	r3, r1, #5
 800f6cc:	4298      	cmp	r0, r3
 800f6ce:	b510      	push	{r4, lr}
 800f6d0:	db11      	blt.n	800f6f6 <__any_on+0x32>
 800f6d2:	dd0a      	ble.n	800f6ea <__any_on+0x26>
 800f6d4:	f011 011f 	ands.w	r1, r1, #31
 800f6d8:	d007      	beq.n	800f6ea <__any_on+0x26>
 800f6da:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f6de:	fa24 f001 	lsr.w	r0, r4, r1
 800f6e2:	fa00 f101 	lsl.w	r1, r0, r1
 800f6e6:	428c      	cmp	r4, r1
 800f6e8:	d10b      	bne.n	800f702 <__any_on+0x3e>
 800f6ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f6ee:	4293      	cmp	r3, r2
 800f6f0:	d803      	bhi.n	800f6fa <__any_on+0x36>
 800f6f2:	2000      	movs	r0, #0
 800f6f4:	bd10      	pop	{r4, pc}
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	e7f7      	b.n	800f6ea <__any_on+0x26>
 800f6fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f6fe:	2900      	cmp	r1, #0
 800f700:	d0f5      	beq.n	800f6ee <__any_on+0x2a>
 800f702:	2001      	movs	r0, #1
 800f704:	e7f6      	b.n	800f6f4 <__any_on+0x30>

0800f706 <_calloc_r>:
 800f706:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f708:	fba1 2402 	umull	r2, r4, r1, r2
 800f70c:	b94c      	cbnz	r4, 800f722 <_calloc_r+0x1c>
 800f70e:	4611      	mov	r1, r2
 800f710:	9201      	str	r2, [sp, #4]
 800f712:	f000 f87b 	bl	800f80c <_malloc_r>
 800f716:	9a01      	ldr	r2, [sp, #4]
 800f718:	4605      	mov	r5, r0
 800f71a:	b930      	cbnz	r0, 800f72a <_calloc_r+0x24>
 800f71c:	4628      	mov	r0, r5
 800f71e:	b003      	add	sp, #12
 800f720:	bd30      	pop	{r4, r5, pc}
 800f722:	220c      	movs	r2, #12
 800f724:	6002      	str	r2, [r0, #0]
 800f726:	2500      	movs	r5, #0
 800f728:	e7f8      	b.n	800f71c <_calloc_r+0x16>
 800f72a:	4621      	mov	r1, r4
 800f72c:	f7fc fa86 	bl	800bc3c <memset>
 800f730:	e7f4      	b.n	800f71c <_calloc_r+0x16>
	...

0800f734 <_free_r>:
 800f734:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f736:	2900      	cmp	r1, #0
 800f738:	d044      	beq.n	800f7c4 <_free_r+0x90>
 800f73a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f73e:	9001      	str	r0, [sp, #4]
 800f740:	2b00      	cmp	r3, #0
 800f742:	f1a1 0404 	sub.w	r4, r1, #4
 800f746:	bfb8      	it	lt
 800f748:	18e4      	addlt	r4, r4, r3
 800f74a:	f000 fb2f 	bl	800fdac <__malloc_lock>
 800f74e:	4a1e      	ldr	r2, [pc, #120]	; (800f7c8 <_free_r+0x94>)
 800f750:	9801      	ldr	r0, [sp, #4]
 800f752:	6813      	ldr	r3, [r2, #0]
 800f754:	b933      	cbnz	r3, 800f764 <_free_r+0x30>
 800f756:	6063      	str	r3, [r4, #4]
 800f758:	6014      	str	r4, [r2, #0]
 800f75a:	b003      	add	sp, #12
 800f75c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f760:	f000 bb2a 	b.w	800fdb8 <__malloc_unlock>
 800f764:	42a3      	cmp	r3, r4
 800f766:	d908      	bls.n	800f77a <_free_r+0x46>
 800f768:	6825      	ldr	r5, [r4, #0]
 800f76a:	1961      	adds	r1, r4, r5
 800f76c:	428b      	cmp	r3, r1
 800f76e:	bf01      	itttt	eq
 800f770:	6819      	ldreq	r1, [r3, #0]
 800f772:	685b      	ldreq	r3, [r3, #4]
 800f774:	1949      	addeq	r1, r1, r5
 800f776:	6021      	streq	r1, [r4, #0]
 800f778:	e7ed      	b.n	800f756 <_free_r+0x22>
 800f77a:	461a      	mov	r2, r3
 800f77c:	685b      	ldr	r3, [r3, #4]
 800f77e:	b10b      	cbz	r3, 800f784 <_free_r+0x50>
 800f780:	42a3      	cmp	r3, r4
 800f782:	d9fa      	bls.n	800f77a <_free_r+0x46>
 800f784:	6811      	ldr	r1, [r2, #0]
 800f786:	1855      	adds	r5, r2, r1
 800f788:	42a5      	cmp	r5, r4
 800f78a:	d10b      	bne.n	800f7a4 <_free_r+0x70>
 800f78c:	6824      	ldr	r4, [r4, #0]
 800f78e:	4421      	add	r1, r4
 800f790:	1854      	adds	r4, r2, r1
 800f792:	42a3      	cmp	r3, r4
 800f794:	6011      	str	r1, [r2, #0]
 800f796:	d1e0      	bne.n	800f75a <_free_r+0x26>
 800f798:	681c      	ldr	r4, [r3, #0]
 800f79a:	685b      	ldr	r3, [r3, #4]
 800f79c:	6053      	str	r3, [r2, #4]
 800f79e:	4421      	add	r1, r4
 800f7a0:	6011      	str	r1, [r2, #0]
 800f7a2:	e7da      	b.n	800f75a <_free_r+0x26>
 800f7a4:	d902      	bls.n	800f7ac <_free_r+0x78>
 800f7a6:	230c      	movs	r3, #12
 800f7a8:	6003      	str	r3, [r0, #0]
 800f7aa:	e7d6      	b.n	800f75a <_free_r+0x26>
 800f7ac:	6825      	ldr	r5, [r4, #0]
 800f7ae:	1961      	adds	r1, r4, r5
 800f7b0:	428b      	cmp	r3, r1
 800f7b2:	bf04      	itt	eq
 800f7b4:	6819      	ldreq	r1, [r3, #0]
 800f7b6:	685b      	ldreq	r3, [r3, #4]
 800f7b8:	6063      	str	r3, [r4, #4]
 800f7ba:	bf04      	itt	eq
 800f7bc:	1949      	addeq	r1, r1, r5
 800f7be:	6021      	streq	r1, [r4, #0]
 800f7c0:	6054      	str	r4, [r2, #4]
 800f7c2:	e7ca      	b.n	800f75a <_free_r+0x26>
 800f7c4:	b003      	add	sp, #12
 800f7c6:	bd30      	pop	{r4, r5, pc}
 800f7c8:	20009698 	.word	0x20009698

0800f7cc <sbrk_aligned>:
 800f7cc:	b570      	push	{r4, r5, r6, lr}
 800f7ce:	4e0e      	ldr	r6, [pc, #56]	; (800f808 <sbrk_aligned+0x3c>)
 800f7d0:	460c      	mov	r4, r1
 800f7d2:	6831      	ldr	r1, [r6, #0]
 800f7d4:	4605      	mov	r5, r0
 800f7d6:	b911      	cbnz	r1, 800f7de <sbrk_aligned+0x12>
 800f7d8:	f000 f9ee 	bl	800fbb8 <_sbrk_r>
 800f7dc:	6030      	str	r0, [r6, #0]
 800f7de:	4621      	mov	r1, r4
 800f7e0:	4628      	mov	r0, r5
 800f7e2:	f000 f9e9 	bl	800fbb8 <_sbrk_r>
 800f7e6:	1c43      	adds	r3, r0, #1
 800f7e8:	d00a      	beq.n	800f800 <sbrk_aligned+0x34>
 800f7ea:	1cc4      	adds	r4, r0, #3
 800f7ec:	f024 0403 	bic.w	r4, r4, #3
 800f7f0:	42a0      	cmp	r0, r4
 800f7f2:	d007      	beq.n	800f804 <sbrk_aligned+0x38>
 800f7f4:	1a21      	subs	r1, r4, r0
 800f7f6:	4628      	mov	r0, r5
 800f7f8:	f000 f9de 	bl	800fbb8 <_sbrk_r>
 800f7fc:	3001      	adds	r0, #1
 800f7fe:	d101      	bne.n	800f804 <sbrk_aligned+0x38>
 800f800:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f804:	4620      	mov	r0, r4
 800f806:	bd70      	pop	{r4, r5, r6, pc}
 800f808:	2000969c 	.word	0x2000969c

0800f80c <_malloc_r>:
 800f80c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f810:	1ccd      	adds	r5, r1, #3
 800f812:	f025 0503 	bic.w	r5, r5, #3
 800f816:	3508      	adds	r5, #8
 800f818:	2d0c      	cmp	r5, #12
 800f81a:	bf38      	it	cc
 800f81c:	250c      	movcc	r5, #12
 800f81e:	2d00      	cmp	r5, #0
 800f820:	4607      	mov	r7, r0
 800f822:	db01      	blt.n	800f828 <_malloc_r+0x1c>
 800f824:	42a9      	cmp	r1, r5
 800f826:	d905      	bls.n	800f834 <_malloc_r+0x28>
 800f828:	230c      	movs	r3, #12
 800f82a:	603b      	str	r3, [r7, #0]
 800f82c:	2600      	movs	r6, #0
 800f82e:	4630      	mov	r0, r6
 800f830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f834:	4e2e      	ldr	r6, [pc, #184]	; (800f8f0 <_malloc_r+0xe4>)
 800f836:	f000 fab9 	bl	800fdac <__malloc_lock>
 800f83a:	6833      	ldr	r3, [r6, #0]
 800f83c:	461c      	mov	r4, r3
 800f83e:	bb34      	cbnz	r4, 800f88e <_malloc_r+0x82>
 800f840:	4629      	mov	r1, r5
 800f842:	4638      	mov	r0, r7
 800f844:	f7ff ffc2 	bl	800f7cc <sbrk_aligned>
 800f848:	1c43      	adds	r3, r0, #1
 800f84a:	4604      	mov	r4, r0
 800f84c:	d14d      	bne.n	800f8ea <_malloc_r+0xde>
 800f84e:	6834      	ldr	r4, [r6, #0]
 800f850:	4626      	mov	r6, r4
 800f852:	2e00      	cmp	r6, #0
 800f854:	d140      	bne.n	800f8d8 <_malloc_r+0xcc>
 800f856:	6823      	ldr	r3, [r4, #0]
 800f858:	4631      	mov	r1, r6
 800f85a:	4638      	mov	r0, r7
 800f85c:	eb04 0803 	add.w	r8, r4, r3
 800f860:	f000 f9aa 	bl	800fbb8 <_sbrk_r>
 800f864:	4580      	cmp	r8, r0
 800f866:	d13a      	bne.n	800f8de <_malloc_r+0xd2>
 800f868:	6821      	ldr	r1, [r4, #0]
 800f86a:	3503      	adds	r5, #3
 800f86c:	1a6d      	subs	r5, r5, r1
 800f86e:	f025 0503 	bic.w	r5, r5, #3
 800f872:	3508      	adds	r5, #8
 800f874:	2d0c      	cmp	r5, #12
 800f876:	bf38      	it	cc
 800f878:	250c      	movcc	r5, #12
 800f87a:	4629      	mov	r1, r5
 800f87c:	4638      	mov	r0, r7
 800f87e:	f7ff ffa5 	bl	800f7cc <sbrk_aligned>
 800f882:	3001      	adds	r0, #1
 800f884:	d02b      	beq.n	800f8de <_malloc_r+0xd2>
 800f886:	6823      	ldr	r3, [r4, #0]
 800f888:	442b      	add	r3, r5
 800f88a:	6023      	str	r3, [r4, #0]
 800f88c:	e00e      	b.n	800f8ac <_malloc_r+0xa0>
 800f88e:	6822      	ldr	r2, [r4, #0]
 800f890:	1b52      	subs	r2, r2, r5
 800f892:	d41e      	bmi.n	800f8d2 <_malloc_r+0xc6>
 800f894:	2a0b      	cmp	r2, #11
 800f896:	d916      	bls.n	800f8c6 <_malloc_r+0xba>
 800f898:	1961      	adds	r1, r4, r5
 800f89a:	42a3      	cmp	r3, r4
 800f89c:	6025      	str	r5, [r4, #0]
 800f89e:	bf18      	it	ne
 800f8a0:	6059      	strne	r1, [r3, #4]
 800f8a2:	6863      	ldr	r3, [r4, #4]
 800f8a4:	bf08      	it	eq
 800f8a6:	6031      	streq	r1, [r6, #0]
 800f8a8:	5162      	str	r2, [r4, r5]
 800f8aa:	604b      	str	r3, [r1, #4]
 800f8ac:	4638      	mov	r0, r7
 800f8ae:	f104 060b 	add.w	r6, r4, #11
 800f8b2:	f000 fa81 	bl	800fdb8 <__malloc_unlock>
 800f8b6:	f026 0607 	bic.w	r6, r6, #7
 800f8ba:	1d23      	adds	r3, r4, #4
 800f8bc:	1af2      	subs	r2, r6, r3
 800f8be:	d0b6      	beq.n	800f82e <_malloc_r+0x22>
 800f8c0:	1b9b      	subs	r3, r3, r6
 800f8c2:	50a3      	str	r3, [r4, r2]
 800f8c4:	e7b3      	b.n	800f82e <_malloc_r+0x22>
 800f8c6:	6862      	ldr	r2, [r4, #4]
 800f8c8:	42a3      	cmp	r3, r4
 800f8ca:	bf0c      	ite	eq
 800f8cc:	6032      	streq	r2, [r6, #0]
 800f8ce:	605a      	strne	r2, [r3, #4]
 800f8d0:	e7ec      	b.n	800f8ac <_malloc_r+0xa0>
 800f8d2:	4623      	mov	r3, r4
 800f8d4:	6864      	ldr	r4, [r4, #4]
 800f8d6:	e7b2      	b.n	800f83e <_malloc_r+0x32>
 800f8d8:	4634      	mov	r4, r6
 800f8da:	6876      	ldr	r6, [r6, #4]
 800f8dc:	e7b9      	b.n	800f852 <_malloc_r+0x46>
 800f8de:	230c      	movs	r3, #12
 800f8e0:	603b      	str	r3, [r7, #0]
 800f8e2:	4638      	mov	r0, r7
 800f8e4:	f000 fa68 	bl	800fdb8 <__malloc_unlock>
 800f8e8:	e7a1      	b.n	800f82e <_malloc_r+0x22>
 800f8ea:	6025      	str	r5, [r4, #0]
 800f8ec:	e7de      	b.n	800f8ac <_malloc_r+0xa0>
 800f8ee:	bf00      	nop
 800f8f0:	20009698 	.word	0x20009698

0800f8f4 <__sfputc_r>:
 800f8f4:	6893      	ldr	r3, [r2, #8]
 800f8f6:	3b01      	subs	r3, #1
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	b410      	push	{r4}
 800f8fc:	6093      	str	r3, [r2, #8]
 800f8fe:	da08      	bge.n	800f912 <__sfputc_r+0x1e>
 800f900:	6994      	ldr	r4, [r2, #24]
 800f902:	42a3      	cmp	r3, r4
 800f904:	db01      	blt.n	800f90a <__sfputc_r+0x16>
 800f906:	290a      	cmp	r1, #10
 800f908:	d103      	bne.n	800f912 <__sfputc_r+0x1e>
 800f90a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f90e:	f7fd bd51 	b.w	800d3b4 <__swbuf_r>
 800f912:	6813      	ldr	r3, [r2, #0]
 800f914:	1c58      	adds	r0, r3, #1
 800f916:	6010      	str	r0, [r2, #0]
 800f918:	7019      	strb	r1, [r3, #0]
 800f91a:	4608      	mov	r0, r1
 800f91c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f920:	4770      	bx	lr

0800f922 <__sfputs_r>:
 800f922:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f924:	4606      	mov	r6, r0
 800f926:	460f      	mov	r7, r1
 800f928:	4614      	mov	r4, r2
 800f92a:	18d5      	adds	r5, r2, r3
 800f92c:	42ac      	cmp	r4, r5
 800f92e:	d101      	bne.n	800f934 <__sfputs_r+0x12>
 800f930:	2000      	movs	r0, #0
 800f932:	e007      	b.n	800f944 <__sfputs_r+0x22>
 800f934:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f938:	463a      	mov	r2, r7
 800f93a:	4630      	mov	r0, r6
 800f93c:	f7ff ffda 	bl	800f8f4 <__sfputc_r>
 800f940:	1c43      	adds	r3, r0, #1
 800f942:	d1f3      	bne.n	800f92c <__sfputs_r+0xa>
 800f944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f948 <_vfiprintf_r>:
 800f948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f94c:	460d      	mov	r5, r1
 800f94e:	b09d      	sub	sp, #116	; 0x74
 800f950:	4614      	mov	r4, r2
 800f952:	4698      	mov	r8, r3
 800f954:	4606      	mov	r6, r0
 800f956:	b118      	cbz	r0, 800f960 <_vfiprintf_r+0x18>
 800f958:	6983      	ldr	r3, [r0, #24]
 800f95a:	b90b      	cbnz	r3, 800f960 <_vfiprintf_r+0x18>
 800f95c:	f7fe fd80 	bl	800e460 <__sinit>
 800f960:	4b89      	ldr	r3, [pc, #548]	; (800fb88 <_vfiprintf_r+0x240>)
 800f962:	429d      	cmp	r5, r3
 800f964:	d11b      	bne.n	800f99e <_vfiprintf_r+0x56>
 800f966:	6875      	ldr	r5, [r6, #4]
 800f968:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f96a:	07d9      	lsls	r1, r3, #31
 800f96c:	d405      	bmi.n	800f97a <_vfiprintf_r+0x32>
 800f96e:	89ab      	ldrh	r3, [r5, #12]
 800f970:	059a      	lsls	r2, r3, #22
 800f972:	d402      	bmi.n	800f97a <_vfiprintf_r+0x32>
 800f974:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f976:	f7ff f984 	bl	800ec82 <__retarget_lock_acquire_recursive>
 800f97a:	89ab      	ldrh	r3, [r5, #12]
 800f97c:	071b      	lsls	r3, r3, #28
 800f97e:	d501      	bpl.n	800f984 <_vfiprintf_r+0x3c>
 800f980:	692b      	ldr	r3, [r5, #16]
 800f982:	b9eb      	cbnz	r3, 800f9c0 <_vfiprintf_r+0x78>
 800f984:	4629      	mov	r1, r5
 800f986:	4630      	mov	r0, r6
 800f988:	f7fd fd66 	bl	800d458 <__swsetup_r>
 800f98c:	b1c0      	cbz	r0, 800f9c0 <_vfiprintf_r+0x78>
 800f98e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f990:	07dc      	lsls	r4, r3, #31
 800f992:	d50e      	bpl.n	800f9b2 <_vfiprintf_r+0x6a>
 800f994:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f998:	b01d      	add	sp, #116	; 0x74
 800f99a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f99e:	4b7b      	ldr	r3, [pc, #492]	; (800fb8c <_vfiprintf_r+0x244>)
 800f9a0:	429d      	cmp	r5, r3
 800f9a2:	d101      	bne.n	800f9a8 <_vfiprintf_r+0x60>
 800f9a4:	68b5      	ldr	r5, [r6, #8]
 800f9a6:	e7df      	b.n	800f968 <_vfiprintf_r+0x20>
 800f9a8:	4b79      	ldr	r3, [pc, #484]	; (800fb90 <_vfiprintf_r+0x248>)
 800f9aa:	429d      	cmp	r5, r3
 800f9ac:	bf08      	it	eq
 800f9ae:	68f5      	ldreq	r5, [r6, #12]
 800f9b0:	e7da      	b.n	800f968 <_vfiprintf_r+0x20>
 800f9b2:	89ab      	ldrh	r3, [r5, #12]
 800f9b4:	0598      	lsls	r0, r3, #22
 800f9b6:	d4ed      	bmi.n	800f994 <_vfiprintf_r+0x4c>
 800f9b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f9ba:	f7ff f963 	bl	800ec84 <__retarget_lock_release_recursive>
 800f9be:	e7e9      	b.n	800f994 <_vfiprintf_r+0x4c>
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	9309      	str	r3, [sp, #36]	; 0x24
 800f9c4:	2320      	movs	r3, #32
 800f9c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f9ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9ce:	2330      	movs	r3, #48	; 0x30
 800f9d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fb94 <_vfiprintf_r+0x24c>
 800f9d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f9d8:	f04f 0901 	mov.w	r9, #1
 800f9dc:	4623      	mov	r3, r4
 800f9de:	469a      	mov	sl, r3
 800f9e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9e4:	b10a      	cbz	r2, 800f9ea <_vfiprintf_r+0xa2>
 800f9e6:	2a25      	cmp	r2, #37	; 0x25
 800f9e8:	d1f9      	bne.n	800f9de <_vfiprintf_r+0x96>
 800f9ea:	ebba 0b04 	subs.w	fp, sl, r4
 800f9ee:	d00b      	beq.n	800fa08 <_vfiprintf_r+0xc0>
 800f9f0:	465b      	mov	r3, fp
 800f9f2:	4622      	mov	r2, r4
 800f9f4:	4629      	mov	r1, r5
 800f9f6:	4630      	mov	r0, r6
 800f9f8:	f7ff ff93 	bl	800f922 <__sfputs_r>
 800f9fc:	3001      	adds	r0, #1
 800f9fe:	f000 80aa 	beq.w	800fb56 <_vfiprintf_r+0x20e>
 800fa02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa04:	445a      	add	r2, fp
 800fa06:	9209      	str	r2, [sp, #36]	; 0x24
 800fa08:	f89a 3000 	ldrb.w	r3, [sl]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	f000 80a2 	beq.w	800fb56 <_vfiprintf_r+0x20e>
 800fa12:	2300      	movs	r3, #0
 800fa14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fa18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa1c:	f10a 0a01 	add.w	sl, sl, #1
 800fa20:	9304      	str	r3, [sp, #16]
 800fa22:	9307      	str	r3, [sp, #28]
 800fa24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fa28:	931a      	str	r3, [sp, #104]	; 0x68
 800fa2a:	4654      	mov	r4, sl
 800fa2c:	2205      	movs	r2, #5
 800fa2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa32:	4858      	ldr	r0, [pc, #352]	; (800fb94 <_vfiprintf_r+0x24c>)
 800fa34:	f7f0 fbf4 	bl	8000220 <memchr>
 800fa38:	9a04      	ldr	r2, [sp, #16]
 800fa3a:	b9d8      	cbnz	r0, 800fa74 <_vfiprintf_r+0x12c>
 800fa3c:	06d1      	lsls	r1, r2, #27
 800fa3e:	bf44      	itt	mi
 800fa40:	2320      	movmi	r3, #32
 800fa42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa46:	0713      	lsls	r3, r2, #28
 800fa48:	bf44      	itt	mi
 800fa4a:	232b      	movmi	r3, #43	; 0x2b
 800fa4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa50:	f89a 3000 	ldrb.w	r3, [sl]
 800fa54:	2b2a      	cmp	r3, #42	; 0x2a
 800fa56:	d015      	beq.n	800fa84 <_vfiprintf_r+0x13c>
 800fa58:	9a07      	ldr	r2, [sp, #28]
 800fa5a:	4654      	mov	r4, sl
 800fa5c:	2000      	movs	r0, #0
 800fa5e:	f04f 0c0a 	mov.w	ip, #10
 800fa62:	4621      	mov	r1, r4
 800fa64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa68:	3b30      	subs	r3, #48	; 0x30
 800fa6a:	2b09      	cmp	r3, #9
 800fa6c:	d94e      	bls.n	800fb0c <_vfiprintf_r+0x1c4>
 800fa6e:	b1b0      	cbz	r0, 800fa9e <_vfiprintf_r+0x156>
 800fa70:	9207      	str	r2, [sp, #28]
 800fa72:	e014      	b.n	800fa9e <_vfiprintf_r+0x156>
 800fa74:	eba0 0308 	sub.w	r3, r0, r8
 800fa78:	fa09 f303 	lsl.w	r3, r9, r3
 800fa7c:	4313      	orrs	r3, r2
 800fa7e:	9304      	str	r3, [sp, #16]
 800fa80:	46a2      	mov	sl, r4
 800fa82:	e7d2      	b.n	800fa2a <_vfiprintf_r+0xe2>
 800fa84:	9b03      	ldr	r3, [sp, #12]
 800fa86:	1d19      	adds	r1, r3, #4
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	9103      	str	r1, [sp, #12]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	bfbb      	ittet	lt
 800fa90:	425b      	neglt	r3, r3
 800fa92:	f042 0202 	orrlt.w	r2, r2, #2
 800fa96:	9307      	strge	r3, [sp, #28]
 800fa98:	9307      	strlt	r3, [sp, #28]
 800fa9a:	bfb8      	it	lt
 800fa9c:	9204      	strlt	r2, [sp, #16]
 800fa9e:	7823      	ldrb	r3, [r4, #0]
 800faa0:	2b2e      	cmp	r3, #46	; 0x2e
 800faa2:	d10c      	bne.n	800fabe <_vfiprintf_r+0x176>
 800faa4:	7863      	ldrb	r3, [r4, #1]
 800faa6:	2b2a      	cmp	r3, #42	; 0x2a
 800faa8:	d135      	bne.n	800fb16 <_vfiprintf_r+0x1ce>
 800faaa:	9b03      	ldr	r3, [sp, #12]
 800faac:	1d1a      	adds	r2, r3, #4
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	9203      	str	r2, [sp, #12]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	bfb8      	it	lt
 800fab6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800faba:	3402      	adds	r4, #2
 800fabc:	9305      	str	r3, [sp, #20]
 800fabe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fba4 <_vfiprintf_r+0x25c>
 800fac2:	7821      	ldrb	r1, [r4, #0]
 800fac4:	2203      	movs	r2, #3
 800fac6:	4650      	mov	r0, sl
 800fac8:	f7f0 fbaa 	bl	8000220 <memchr>
 800facc:	b140      	cbz	r0, 800fae0 <_vfiprintf_r+0x198>
 800face:	2340      	movs	r3, #64	; 0x40
 800fad0:	eba0 000a 	sub.w	r0, r0, sl
 800fad4:	fa03 f000 	lsl.w	r0, r3, r0
 800fad8:	9b04      	ldr	r3, [sp, #16]
 800fada:	4303      	orrs	r3, r0
 800fadc:	3401      	adds	r4, #1
 800fade:	9304      	str	r3, [sp, #16]
 800fae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fae4:	482c      	ldr	r0, [pc, #176]	; (800fb98 <_vfiprintf_r+0x250>)
 800fae6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800faea:	2206      	movs	r2, #6
 800faec:	f7f0 fb98 	bl	8000220 <memchr>
 800faf0:	2800      	cmp	r0, #0
 800faf2:	d03f      	beq.n	800fb74 <_vfiprintf_r+0x22c>
 800faf4:	4b29      	ldr	r3, [pc, #164]	; (800fb9c <_vfiprintf_r+0x254>)
 800faf6:	bb1b      	cbnz	r3, 800fb40 <_vfiprintf_r+0x1f8>
 800faf8:	9b03      	ldr	r3, [sp, #12]
 800fafa:	3307      	adds	r3, #7
 800fafc:	f023 0307 	bic.w	r3, r3, #7
 800fb00:	3308      	adds	r3, #8
 800fb02:	9303      	str	r3, [sp, #12]
 800fb04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb06:	443b      	add	r3, r7
 800fb08:	9309      	str	r3, [sp, #36]	; 0x24
 800fb0a:	e767      	b.n	800f9dc <_vfiprintf_r+0x94>
 800fb0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb10:	460c      	mov	r4, r1
 800fb12:	2001      	movs	r0, #1
 800fb14:	e7a5      	b.n	800fa62 <_vfiprintf_r+0x11a>
 800fb16:	2300      	movs	r3, #0
 800fb18:	3401      	adds	r4, #1
 800fb1a:	9305      	str	r3, [sp, #20]
 800fb1c:	4619      	mov	r1, r3
 800fb1e:	f04f 0c0a 	mov.w	ip, #10
 800fb22:	4620      	mov	r0, r4
 800fb24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb28:	3a30      	subs	r2, #48	; 0x30
 800fb2a:	2a09      	cmp	r2, #9
 800fb2c:	d903      	bls.n	800fb36 <_vfiprintf_r+0x1ee>
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d0c5      	beq.n	800fabe <_vfiprintf_r+0x176>
 800fb32:	9105      	str	r1, [sp, #20]
 800fb34:	e7c3      	b.n	800fabe <_vfiprintf_r+0x176>
 800fb36:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb3a:	4604      	mov	r4, r0
 800fb3c:	2301      	movs	r3, #1
 800fb3e:	e7f0      	b.n	800fb22 <_vfiprintf_r+0x1da>
 800fb40:	ab03      	add	r3, sp, #12
 800fb42:	9300      	str	r3, [sp, #0]
 800fb44:	462a      	mov	r2, r5
 800fb46:	4b16      	ldr	r3, [pc, #88]	; (800fba0 <_vfiprintf_r+0x258>)
 800fb48:	a904      	add	r1, sp, #16
 800fb4a:	4630      	mov	r0, r6
 800fb4c:	f7fc f91e 	bl	800bd8c <_printf_float>
 800fb50:	4607      	mov	r7, r0
 800fb52:	1c78      	adds	r0, r7, #1
 800fb54:	d1d6      	bne.n	800fb04 <_vfiprintf_r+0x1bc>
 800fb56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb58:	07d9      	lsls	r1, r3, #31
 800fb5a:	d405      	bmi.n	800fb68 <_vfiprintf_r+0x220>
 800fb5c:	89ab      	ldrh	r3, [r5, #12]
 800fb5e:	059a      	lsls	r2, r3, #22
 800fb60:	d402      	bmi.n	800fb68 <_vfiprintf_r+0x220>
 800fb62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb64:	f7ff f88e 	bl	800ec84 <__retarget_lock_release_recursive>
 800fb68:	89ab      	ldrh	r3, [r5, #12]
 800fb6a:	065b      	lsls	r3, r3, #25
 800fb6c:	f53f af12 	bmi.w	800f994 <_vfiprintf_r+0x4c>
 800fb70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb72:	e711      	b.n	800f998 <_vfiprintf_r+0x50>
 800fb74:	ab03      	add	r3, sp, #12
 800fb76:	9300      	str	r3, [sp, #0]
 800fb78:	462a      	mov	r2, r5
 800fb7a:	4b09      	ldr	r3, [pc, #36]	; (800fba0 <_vfiprintf_r+0x258>)
 800fb7c:	a904      	add	r1, sp, #16
 800fb7e:	4630      	mov	r0, r6
 800fb80:	f7fc fba8 	bl	800c2d4 <_printf_i>
 800fb84:	e7e4      	b.n	800fb50 <_vfiprintf_r+0x208>
 800fb86:	bf00      	nop
 800fb88:	08011cd4 	.word	0x08011cd4
 800fb8c:	08011cf4 	.word	0x08011cf4
 800fb90:	08011cb4 	.word	0x08011cb4
 800fb94:	08011eec 	.word	0x08011eec
 800fb98:	08011ef6 	.word	0x08011ef6
 800fb9c:	0800bd8d 	.word	0x0800bd8d
 800fba0:	0800f923 	.word	0x0800f923
 800fba4:	08011ef2 	.word	0x08011ef2

0800fba8 <nan>:
 800fba8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fbb0 <nan+0x8>
 800fbac:	4770      	bx	lr
 800fbae:	bf00      	nop
 800fbb0:	00000000 	.word	0x00000000
 800fbb4:	7ff80000 	.word	0x7ff80000

0800fbb8 <_sbrk_r>:
 800fbb8:	b538      	push	{r3, r4, r5, lr}
 800fbba:	4d06      	ldr	r5, [pc, #24]	; (800fbd4 <_sbrk_r+0x1c>)
 800fbbc:	2300      	movs	r3, #0
 800fbbe:	4604      	mov	r4, r0
 800fbc0:	4608      	mov	r0, r1
 800fbc2:	602b      	str	r3, [r5, #0]
 800fbc4:	f7f6 fe3a 	bl	800683c <_sbrk>
 800fbc8:	1c43      	adds	r3, r0, #1
 800fbca:	d102      	bne.n	800fbd2 <_sbrk_r+0x1a>
 800fbcc:	682b      	ldr	r3, [r5, #0]
 800fbce:	b103      	cbz	r3, 800fbd2 <_sbrk_r+0x1a>
 800fbd0:	6023      	str	r3, [r4, #0]
 800fbd2:	bd38      	pop	{r3, r4, r5, pc}
 800fbd4:	200096a0 	.word	0x200096a0

0800fbd8 <__sread>:
 800fbd8:	b510      	push	{r4, lr}
 800fbda:	460c      	mov	r4, r1
 800fbdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbe0:	f000 f8f0 	bl	800fdc4 <_read_r>
 800fbe4:	2800      	cmp	r0, #0
 800fbe6:	bfab      	itete	ge
 800fbe8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fbea:	89a3      	ldrhlt	r3, [r4, #12]
 800fbec:	181b      	addge	r3, r3, r0
 800fbee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fbf2:	bfac      	ite	ge
 800fbf4:	6563      	strge	r3, [r4, #84]	; 0x54
 800fbf6:	81a3      	strhlt	r3, [r4, #12]
 800fbf8:	bd10      	pop	{r4, pc}

0800fbfa <__swrite>:
 800fbfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbfe:	461f      	mov	r7, r3
 800fc00:	898b      	ldrh	r3, [r1, #12]
 800fc02:	05db      	lsls	r3, r3, #23
 800fc04:	4605      	mov	r5, r0
 800fc06:	460c      	mov	r4, r1
 800fc08:	4616      	mov	r6, r2
 800fc0a:	d505      	bpl.n	800fc18 <__swrite+0x1e>
 800fc0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc10:	2302      	movs	r3, #2
 800fc12:	2200      	movs	r2, #0
 800fc14:	f000 f8b8 	bl	800fd88 <_lseek_r>
 800fc18:	89a3      	ldrh	r3, [r4, #12]
 800fc1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fc22:	81a3      	strh	r3, [r4, #12]
 800fc24:	4632      	mov	r2, r6
 800fc26:	463b      	mov	r3, r7
 800fc28:	4628      	mov	r0, r5
 800fc2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc2e:	f000 b837 	b.w	800fca0 <_write_r>

0800fc32 <__sseek>:
 800fc32:	b510      	push	{r4, lr}
 800fc34:	460c      	mov	r4, r1
 800fc36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc3a:	f000 f8a5 	bl	800fd88 <_lseek_r>
 800fc3e:	1c43      	adds	r3, r0, #1
 800fc40:	89a3      	ldrh	r3, [r4, #12]
 800fc42:	bf15      	itete	ne
 800fc44:	6560      	strne	r0, [r4, #84]	; 0x54
 800fc46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fc4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fc4e:	81a3      	strheq	r3, [r4, #12]
 800fc50:	bf18      	it	ne
 800fc52:	81a3      	strhne	r3, [r4, #12]
 800fc54:	bd10      	pop	{r4, pc}

0800fc56 <__sclose>:
 800fc56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc5a:	f000 b851 	b.w	800fd00 <_close_r>

0800fc5e <strncmp>:
 800fc5e:	b510      	push	{r4, lr}
 800fc60:	b17a      	cbz	r2, 800fc82 <strncmp+0x24>
 800fc62:	4603      	mov	r3, r0
 800fc64:	3901      	subs	r1, #1
 800fc66:	1884      	adds	r4, r0, r2
 800fc68:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fc6c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fc70:	4290      	cmp	r0, r2
 800fc72:	d101      	bne.n	800fc78 <strncmp+0x1a>
 800fc74:	42a3      	cmp	r3, r4
 800fc76:	d101      	bne.n	800fc7c <strncmp+0x1e>
 800fc78:	1a80      	subs	r0, r0, r2
 800fc7a:	bd10      	pop	{r4, pc}
 800fc7c:	2800      	cmp	r0, #0
 800fc7e:	d1f3      	bne.n	800fc68 <strncmp+0xa>
 800fc80:	e7fa      	b.n	800fc78 <strncmp+0x1a>
 800fc82:	4610      	mov	r0, r2
 800fc84:	e7f9      	b.n	800fc7a <strncmp+0x1c>

0800fc86 <__ascii_wctomb>:
 800fc86:	b149      	cbz	r1, 800fc9c <__ascii_wctomb+0x16>
 800fc88:	2aff      	cmp	r2, #255	; 0xff
 800fc8a:	bf85      	ittet	hi
 800fc8c:	238a      	movhi	r3, #138	; 0x8a
 800fc8e:	6003      	strhi	r3, [r0, #0]
 800fc90:	700a      	strbls	r2, [r1, #0]
 800fc92:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800fc96:	bf98      	it	ls
 800fc98:	2001      	movls	r0, #1
 800fc9a:	4770      	bx	lr
 800fc9c:	4608      	mov	r0, r1
 800fc9e:	4770      	bx	lr

0800fca0 <_write_r>:
 800fca0:	b538      	push	{r3, r4, r5, lr}
 800fca2:	4d07      	ldr	r5, [pc, #28]	; (800fcc0 <_write_r+0x20>)
 800fca4:	4604      	mov	r4, r0
 800fca6:	4608      	mov	r0, r1
 800fca8:	4611      	mov	r1, r2
 800fcaa:	2200      	movs	r2, #0
 800fcac:	602a      	str	r2, [r5, #0]
 800fcae:	461a      	mov	r2, r3
 800fcb0:	f7f6 fd73 	bl	800679a <_write>
 800fcb4:	1c43      	adds	r3, r0, #1
 800fcb6:	d102      	bne.n	800fcbe <_write_r+0x1e>
 800fcb8:	682b      	ldr	r3, [r5, #0]
 800fcba:	b103      	cbz	r3, 800fcbe <_write_r+0x1e>
 800fcbc:	6023      	str	r3, [r4, #0]
 800fcbe:	bd38      	pop	{r3, r4, r5, pc}
 800fcc0:	200096a0 	.word	0x200096a0

0800fcc4 <__assert_func>:
 800fcc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fcc6:	4614      	mov	r4, r2
 800fcc8:	461a      	mov	r2, r3
 800fcca:	4b09      	ldr	r3, [pc, #36]	; (800fcf0 <__assert_func+0x2c>)
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	4605      	mov	r5, r0
 800fcd0:	68d8      	ldr	r0, [r3, #12]
 800fcd2:	b14c      	cbz	r4, 800fce8 <__assert_func+0x24>
 800fcd4:	4b07      	ldr	r3, [pc, #28]	; (800fcf4 <__assert_func+0x30>)
 800fcd6:	9100      	str	r1, [sp, #0]
 800fcd8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fcdc:	4906      	ldr	r1, [pc, #24]	; (800fcf8 <__assert_func+0x34>)
 800fcde:	462b      	mov	r3, r5
 800fce0:	f000 f81e 	bl	800fd20 <fiprintf>
 800fce4:	f000 f880 	bl	800fde8 <abort>
 800fce8:	4b04      	ldr	r3, [pc, #16]	; (800fcfc <__assert_func+0x38>)
 800fcea:	461c      	mov	r4, r3
 800fcec:	e7f3      	b.n	800fcd6 <__assert_func+0x12>
 800fcee:	bf00      	nop
 800fcf0:	2000004c 	.word	0x2000004c
 800fcf4:	08011efd 	.word	0x08011efd
 800fcf8:	08011f0a 	.word	0x08011f0a
 800fcfc:	08011f38 	.word	0x08011f38

0800fd00 <_close_r>:
 800fd00:	b538      	push	{r3, r4, r5, lr}
 800fd02:	4d06      	ldr	r5, [pc, #24]	; (800fd1c <_close_r+0x1c>)
 800fd04:	2300      	movs	r3, #0
 800fd06:	4604      	mov	r4, r0
 800fd08:	4608      	mov	r0, r1
 800fd0a:	602b      	str	r3, [r5, #0]
 800fd0c:	f7f6 fd61 	bl	80067d2 <_close>
 800fd10:	1c43      	adds	r3, r0, #1
 800fd12:	d102      	bne.n	800fd1a <_close_r+0x1a>
 800fd14:	682b      	ldr	r3, [r5, #0]
 800fd16:	b103      	cbz	r3, 800fd1a <_close_r+0x1a>
 800fd18:	6023      	str	r3, [r4, #0]
 800fd1a:	bd38      	pop	{r3, r4, r5, pc}
 800fd1c:	200096a0 	.word	0x200096a0

0800fd20 <fiprintf>:
 800fd20:	b40e      	push	{r1, r2, r3}
 800fd22:	b503      	push	{r0, r1, lr}
 800fd24:	4601      	mov	r1, r0
 800fd26:	ab03      	add	r3, sp, #12
 800fd28:	4805      	ldr	r0, [pc, #20]	; (800fd40 <fiprintf+0x20>)
 800fd2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd2e:	6800      	ldr	r0, [r0, #0]
 800fd30:	9301      	str	r3, [sp, #4]
 800fd32:	f7ff fe09 	bl	800f948 <_vfiprintf_r>
 800fd36:	b002      	add	sp, #8
 800fd38:	f85d eb04 	ldr.w	lr, [sp], #4
 800fd3c:	b003      	add	sp, #12
 800fd3e:	4770      	bx	lr
 800fd40:	2000004c 	.word	0x2000004c

0800fd44 <_fstat_r>:
 800fd44:	b538      	push	{r3, r4, r5, lr}
 800fd46:	4d07      	ldr	r5, [pc, #28]	; (800fd64 <_fstat_r+0x20>)
 800fd48:	2300      	movs	r3, #0
 800fd4a:	4604      	mov	r4, r0
 800fd4c:	4608      	mov	r0, r1
 800fd4e:	4611      	mov	r1, r2
 800fd50:	602b      	str	r3, [r5, #0]
 800fd52:	f7f6 fd4a 	bl	80067ea <_fstat>
 800fd56:	1c43      	adds	r3, r0, #1
 800fd58:	d102      	bne.n	800fd60 <_fstat_r+0x1c>
 800fd5a:	682b      	ldr	r3, [r5, #0]
 800fd5c:	b103      	cbz	r3, 800fd60 <_fstat_r+0x1c>
 800fd5e:	6023      	str	r3, [r4, #0]
 800fd60:	bd38      	pop	{r3, r4, r5, pc}
 800fd62:	bf00      	nop
 800fd64:	200096a0 	.word	0x200096a0

0800fd68 <_isatty_r>:
 800fd68:	b538      	push	{r3, r4, r5, lr}
 800fd6a:	4d06      	ldr	r5, [pc, #24]	; (800fd84 <_isatty_r+0x1c>)
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	4604      	mov	r4, r0
 800fd70:	4608      	mov	r0, r1
 800fd72:	602b      	str	r3, [r5, #0]
 800fd74:	f7f6 fd49 	bl	800680a <_isatty>
 800fd78:	1c43      	adds	r3, r0, #1
 800fd7a:	d102      	bne.n	800fd82 <_isatty_r+0x1a>
 800fd7c:	682b      	ldr	r3, [r5, #0]
 800fd7e:	b103      	cbz	r3, 800fd82 <_isatty_r+0x1a>
 800fd80:	6023      	str	r3, [r4, #0]
 800fd82:	bd38      	pop	{r3, r4, r5, pc}
 800fd84:	200096a0 	.word	0x200096a0

0800fd88 <_lseek_r>:
 800fd88:	b538      	push	{r3, r4, r5, lr}
 800fd8a:	4d07      	ldr	r5, [pc, #28]	; (800fda8 <_lseek_r+0x20>)
 800fd8c:	4604      	mov	r4, r0
 800fd8e:	4608      	mov	r0, r1
 800fd90:	4611      	mov	r1, r2
 800fd92:	2200      	movs	r2, #0
 800fd94:	602a      	str	r2, [r5, #0]
 800fd96:	461a      	mov	r2, r3
 800fd98:	f7f6 fd42 	bl	8006820 <_lseek>
 800fd9c:	1c43      	adds	r3, r0, #1
 800fd9e:	d102      	bne.n	800fda6 <_lseek_r+0x1e>
 800fda0:	682b      	ldr	r3, [r5, #0]
 800fda2:	b103      	cbz	r3, 800fda6 <_lseek_r+0x1e>
 800fda4:	6023      	str	r3, [r4, #0]
 800fda6:	bd38      	pop	{r3, r4, r5, pc}
 800fda8:	200096a0 	.word	0x200096a0

0800fdac <__malloc_lock>:
 800fdac:	4801      	ldr	r0, [pc, #4]	; (800fdb4 <__malloc_lock+0x8>)
 800fdae:	f7fe bf68 	b.w	800ec82 <__retarget_lock_acquire_recursive>
 800fdb2:	bf00      	nop
 800fdb4:	20009694 	.word	0x20009694

0800fdb8 <__malloc_unlock>:
 800fdb8:	4801      	ldr	r0, [pc, #4]	; (800fdc0 <__malloc_unlock+0x8>)
 800fdba:	f7fe bf63 	b.w	800ec84 <__retarget_lock_release_recursive>
 800fdbe:	bf00      	nop
 800fdc0:	20009694 	.word	0x20009694

0800fdc4 <_read_r>:
 800fdc4:	b538      	push	{r3, r4, r5, lr}
 800fdc6:	4d07      	ldr	r5, [pc, #28]	; (800fde4 <_read_r+0x20>)
 800fdc8:	4604      	mov	r4, r0
 800fdca:	4608      	mov	r0, r1
 800fdcc:	4611      	mov	r1, r2
 800fdce:	2200      	movs	r2, #0
 800fdd0:	602a      	str	r2, [r5, #0]
 800fdd2:	461a      	mov	r2, r3
 800fdd4:	f7f6 fcc4 	bl	8006760 <_read>
 800fdd8:	1c43      	adds	r3, r0, #1
 800fdda:	d102      	bne.n	800fde2 <_read_r+0x1e>
 800fddc:	682b      	ldr	r3, [r5, #0]
 800fdde:	b103      	cbz	r3, 800fde2 <_read_r+0x1e>
 800fde0:	6023      	str	r3, [r4, #0]
 800fde2:	bd38      	pop	{r3, r4, r5, pc}
 800fde4:	200096a0 	.word	0x200096a0

0800fde8 <abort>:
 800fde8:	b508      	push	{r3, lr}
 800fdea:	2006      	movs	r0, #6
 800fdec:	f000 f82c 	bl	800fe48 <raise>
 800fdf0:	2001      	movs	r0, #1
 800fdf2:	f7f6 fcab 	bl	800674c <_exit>

0800fdf6 <_raise_r>:
 800fdf6:	291f      	cmp	r1, #31
 800fdf8:	b538      	push	{r3, r4, r5, lr}
 800fdfa:	4604      	mov	r4, r0
 800fdfc:	460d      	mov	r5, r1
 800fdfe:	d904      	bls.n	800fe0a <_raise_r+0x14>
 800fe00:	2316      	movs	r3, #22
 800fe02:	6003      	str	r3, [r0, #0]
 800fe04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fe08:	bd38      	pop	{r3, r4, r5, pc}
 800fe0a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fe0c:	b112      	cbz	r2, 800fe14 <_raise_r+0x1e>
 800fe0e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fe12:	b94b      	cbnz	r3, 800fe28 <_raise_r+0x32>
 800fe14:	4620      	mov	r0, r4
 800fe16:	f000 f831 	bl	800fe7c <_getpid_r>
 800fe1a:	462a      	mov	r2, r5
 800fe1c:	4601      	mov	r1, r0
 800fe1e:	4620      	mov	r0, r4
 800fe20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe24:	f000 b818 	b.w	800fe58 <_kill_r>
 800fe28:	2b01      	cmp	r3, #1
 800fe2a:	d00a      	beq.n	800fe42 <_raise_r+0x4c>
 800fe2c:	1c59      	adds	r1, r3, #1
 800fe2e:	d103      	bne.n	800fe38 <_raise_r+0x42>
 800fe30:	2316      	movs	r3, #22
 800fe32:	6003      	str	r3, [r0, #0]
 800fe34:	2001      	movs	r0, #1
 800fe36:	e7e7      	b.n	800fe08 <_raise_r+0x12>
 800fe38:	2400      	movs	r4, #0
 800fe3a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fe3e:	4628      	mov	r0, r5
 800fe40:	4798      	blx	r3
 800fe42:	2000      	movs	r0, #0
 800fe44:	e7e0      	b.n	800fe08 <_raise_r+0x12>
	...

0800fe48 <raise>:
 800fe48:	4b02      	ldr	r3, [pc, #8]	; (800fe54 <raise+0xc>)
 800fe4a:	4601      	mov	r1, r0
 800fe4c:	6818      	ldr	r0, [r3, #0]
 800fe4e:	f7ff bfd2 	b.w	800fdf6 <_raise_r>
 800fe52:	bf00      	nop
 800fe54:	2000004c 	.word	0x2000004c

0800fe58 <_kill_r>:
 800fe58:	b538      	push	{r3, r4, r5, lr}
 800fe5a:	4d07      	ldr	r5, [pc, #28]	; (800fe78 <_kill_r+0x20>)
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	4604      	mov	r4, r0
 800fe60:	4608      	mov	r0, r1
 800fe62:	4611      	mov	r1, r2
 800fe64:	602b      	str	r3, [r5, #0]
 800fe66:	f7f6 fc61 	bl	800672c <_kill>
 800fe6a:	1c43      	adds	r3, r0, #1
 800fe6c:	d102      	bne.n	800fe74 <_kill_r+0x1c>
 800fe6e:	682b      	ldr	r3, [r5, #0]
 800fe70:	b103      	cbz	r3, 800fe74 <_kill_r+0x1c>
 800fe72:	6023      	str	r3, [r4, #0]
 800fe74:	bd38      	pop	{r3, r4, r5, pc}
 800fe76:	bf00      	nop
 800fe78:	200096a0 	.word	0x200096a0

0800fe7c <_getpid_r>:
 800fe7c:	f7f6 bc4e 	b.w	800671c <_getpid>

0800fe80 <round>:
 800fe80:	ec51 0b10 	vmov	r0, r1, d0
 800fe84:	b570      	push	{r4, r5, r6, lr}
 800fe86:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800fe8a:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800fe8e:	2c13      	cmp	r4, #19
 800fe90:	ee10 2a10 	vmov	r2, s0
 800fe94:	460b      	mov	r3, r1
 800fe96:	dc19      	bgt.n	800fecc <round+0x4c>
 800fe98:	2c00      	cmp	r4, #0
 800fe9a:	da09      	bge.n	800feb0 <round+0x30>
 800fe9c:	3401      	adds	r4, #1
 800fe9e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800fea2:	d103      	bne.n	800feac <round+0x2c>
 800fea4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800fea8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800feac:	2200      	movs	r2, #0
 800feae:	e028      	b.n	800ff02 <round+0x82>
 800feb0:	4d15      	ldr	r5, [pc, #84]	; (800ff08 <round+0x88>)
 800feb2:	4125      	asrs	r5, r4
 800feb4:	ea01 0605 	and.w	r6, r1, r5
 800feb8:	4332      	orrs	r2, r6
 800feba:	d00e      	beq.n	800feda <round+0x5a>
 800febc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800fec0:	fa42 f404 	asr.w	r4, r2, r4
 800fec4:	4423      	add	r3, r4
 800fec6:	ea23 0305 	bic.w	r3, r3, r5
 800feca:	e7ef      	b.n	800feac <round+0x2c>
 800fecc:	2c33      	cmp	r4, #51	; 0x33
 800fece:	dd07      	ble.n	800fee0 <round+0x60>
 800fed0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800fed4:	d101      	bne.n	800feda <round+0x5a>
 800fed6:	f7f0 f9f9 	bl	80002cc <__adddf3>
 800feda:	ec41 0b10 	vmov	d0, r0, r1
 800fede:	bd70      	pop	{r4, r5, r6, pc}
 800fee0:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800fee4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800fee8:	40f5      	lsrs	r5, r6
 800feea:	4228      	tst	r0, r5
 800feec:	d0f5      	beq.n	800feda <round+0x5a>
 800feee:	2101      	movs	r1, #1
 800fef0:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800fef4:	fa01 f404 	lsl.w	r4, r1, r4
 800fef8:	1912      	adds	r2, r2, r4
 800fefa:	bf28      	it	cs
 800fefc:	185b      	addcs	r3, r3, r1
 800fefe:	ea22 0205 	bic.w	r2, r2, r5
 800ff02:	4619      	mov	r1, r3
 800ff04:	4610      	mov	r0, r2
 800ff06:	e7e8      	b.n	800feda <round+0x5a>
 800ff08:	000fffff 	.word	0x000fffff

0800ff0c <fmaxf>:
 800ff0c:	b508      	push	{r3, lr}
 800ff0e:	ed2d 8b02 	vpush	{d8}
 800ff12:	eeb0 8a40 	vmov.f32	s16, s0
 800ff16:	eef0 8a60 	vmov.f32	s17, s1
 800ff1a:	f000 f82d 	bl	800ff78 <__fpclassifyf>
 800ff1e:	b148      	cbz	r0, 800ff34 <fmaxf+0x28>
 800ff20:	eeb0 0a68 	vmov.f32	s0, s17
 800ff24:	f000 f828 	bl	800ff78 <__fpclassifyf>
 800ff28:	b130      	cbz	r0, 800ff38 <fmaxf+0x2c>
 800ff2a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff32:	dc01      	bgt.n	800ff38 <fmaxf+0x2c>
 800ff34:	eeb0 8a68 	vmov.f32	s16, s17
 800ff38:	eeb0 0a48 	vmov.f32	s0, s16
 800ff3c:	ecbd 8b02 	vpop	{d8}
 800ff40:	bd08      	pop	{r3, pc}

0800ff42 <fminf>:
 800ff42:	b508      	push	{r3, lr}
 800ff44:	ed2d 8b02 	vpush	{d8}
 800ff48:	eeb0 8a40 	vmov.f32	s16, s0
 800ff4c:	eef0 8a60 	vmov.f32	s17, s1
 800ff50:	f000 f812 	bl	800ff78 <__fpclassifyf>
 800ff54:	b148      	cbz	r0, 800ff6a <fminf+0x28>
 800ff56:	eeb0 0a68 	vmov.f32	s0, s17
 800ff5a:	f000 f80d 	bl	800ff78 <__fpclassifyf>
 800ff5e:	b130      	cbz	r0, 800ff6e <fminf+0x2c>
 800ff60:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff68:	d401      	bmi.n	800ff6e <fminf+0x2c>
 800ff6a:	eeb0 8a68 	vmov.f32	s16, s17
 800ff6e:	eeb0 0a48 	vmov.f32	s0, s16
 800ff72:	ecbd 8b02 	vpop	{d8}
 800ff76:	bd08      	pop	{r3, pc}

0800ff78 <__fpclassifyf>:
 800ff78:	ee10 3a10 	vmov	r3, s0
 800ff7c:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800ff80:	d00d      	beq.n	800ff9e <__fpclassifyf+0x26>
 800ff82:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800ff86:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ff8a:	d30a      	bcc.n	800ffa2 <__fpclassifyf+0x2a>
 800ff8c:	4b07      	ldr	r3, [pc, #28]	; (800ffac <__fpclassifyf+0x34>)
 800ff8e:	1e42      	subs	r2, r0, #1
 800ff90:	429a      	cmp	r2, r3
 800ff92:	d908      	bls.n	800ffa6 <__fpclassifyf+0x2e>
 800ff94:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800ff98:	4258      	negs	r0, r3
 800ff9a:	4158      	adcs	r0, r3
 800ff9c:	4770      	bx	lr
 800ff9e:	2002      	movs	r0, #2
 800ffa0:	4770      	bx	lr
 800ffa2:	2004      	movs	r0, #4
 800ffa4:	4770      	bx	lr
 800ffa6:	2003      	movs	r0, #3
 800ffa8:	4770      	bx	lr
 800ffaa:	bf00      	nop
 800ffac:	007ffffe 	.word	0x007ffffe

0800ffb0 <exp>:
 800ffb0:	b538      	push	{r3, r4, r5, lr}
 800ffb2:	ed2d 8b02 	vpush	{d8}
 800ffb6:	ec55 4b10 	vmov	r4, r5, d0
 800ffba:	f000 f881 	bl	80100c0 <__ieee754_exp>
 800ffbe:	eeb0 8a40 	vmov.f32	s16, s0
 800ffc2:	eef0 8a60 	vmov.f32	s17, s1
 800ffc6:	ec45 4b10 	vmov	d0, r4, r5
 800ffca:	f000 fab0 	bl	801052e <finite>
 800ffce:	b168      	cbz	r0, 800ffec <exp+0x3c>
 800ffd0:	a317      	add	r3, pc, #92	; (adr r3, 8010030 <exp+0x80>)
 800ffd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd6:	4620      	mov	r0, r4
 800ffd8:	4629      	mov	r1, r5
 800ffda:	f7f0 fdbd 	bl	8000b58 <__aeabi_dcmpgt>
 800ffde:	b160      	cbz	r0, 800fffa <exp+0x4a>
 800ffe0:	f7fb fdf4 	bl	800bbcc <__errno>
 800ffe4:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8010020 <exp+0x70>
 800ffe8:	2322      	movs	r3, #34	; 0x22
 800ffea:	6003      	str	r3, [r0, #0]
 800ffec:	eeb0 0a48 	vmov.f32	s0, s16
 800fff0:	eef0 0a68 	vmov.f32	s1, s17
 800fff4:	ecbd 8b02 	vpop	{d8}
 800fff8:	bd38      	pop	{r3, r4, r5, pc}
 800fffa:	a30f      	add	r3, pc, #60	; (adr r3, 8010038 <exp+0x88>)
 800fffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010000:	4620      	mov	r0, r4
 8010002:	4629      	mov	r1, r5
 8010004:	f7f0 fd8a 	bl	8000b1c <__aeabi_dcmplt>
 8010008:	2800      	cmp	r0, #0
 801000a:	d0ef      	beq.n	800ffec <exp+0x3c>
 801000c:	f7fb fdde 	bl	800bbcc <__errno>
 8010010:	2322      	movs	r3, #34	; 0x22
 8010012:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8010028 <exp+0x78>
 8010016:	6003      	str	r3, [r0, #0]
 8010018:	e7e8      	b.n	800ffec <exp+0x3c>
 801001a:	bf00      	nop
 801001c:	f3af 8000 	nop.w
 8010020:	00000000 	.word	0x00000000
 8010024:	7ff00000 	.word	0x7ff00000
	...
 8010030:	fefa39ef 	.word	0xfefa39ef
 8010034:	40862e42 	.word	0x40862e42
 8010038:	d52d3051 	.word	0xd52d3051
 801003c:	c0874910 	.word	0xc0874910

08010040 <fmodf>:
 8010040:	b508      	push	{r3, lr}
 8010042:	ed2d 8b02 	vpush	{d8}
 8010046:	eef0 8a40 	vmov.f32	s17, s0
 801004a:	eeb0 8a60 	vmov.f32	s16, s1
 801004e:	f000 f9b9 	bl	80103c4 <__ieee754_fmodf>
 8010052:	eef4 8a48 	vcmp.f32	s17, s16
 8010056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801005a:	d60c      	bvs.n	8010076 <fmodf+0x36>
 801005c:	eddf 8a07 	vldr	s17, [pc, #28]	; 801007c <fmodf+0x3c>
 8010060:	eeb4 8a68 	vcmp.f32	s16, s17
 8010064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010068:	d105      	bne.n	8010076 <fmodf+0x36>
 801006a:	f7fb fdaf 	bl	800bbcc <__errno>
 801006e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8010072:	2321      	movs	r3, #33	; 0x21
 8010074:	6003      	str	r3, [r0, #0]
 8010076:	ecbd 8b02 	vpop	{d8}
 801007a:	bd08      	pop	{r3, pc}
 801007c:	00000000 	.word	0x00000000

08010080 <sqrtf>:
 8010080:	b508      	push	{r3, lr}
 8010082:	ed2d 8b02 	vpush	{d8}
 8010086:	eeb0 8a40 	vmov.f32	s16, s0
 801008a:	f000 fa1d 	bl	80104c8 <__ieee754_sqrtf>
 801008e:	eeb4 8a48 	vcmp.f32	s16, s16
 8010092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010096:	d60c      	bvs.n	80100b2 <sqrtf+0x32>
 8010098:	eddf 8a07 	vldr	s17, [pc, #28]	; 80100b8 <sqrtf+0x38>
 801009c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80100a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100a4:	d505      	bpl.n	80100b2 <sqrtf+0x32>
 80100a6:	f7fb fd91 	bl	800bbcc <__errno>
 80100aa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80100ae:	2321      	movs	r3, #33	; 0x21
 80100b0:	6003      	str	r3, [r0, #0]
 80100b2:	ecbd 8b02 	vpop	{d8}
 80100b6:	bd08      	pop	{r3, pc}
	...

080100c0 <__ieee754_exp>:
 80100c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100c4:	ec55 4b10 	vmov	r4, r5, d0
 80100c8:	49b5      	ldr	r1, [pc, #724]	; (80103a0 <__ieee754_exp+0x2e0>)
 80100ca:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80100ce:	428b      	cmp	r3, r1
 80100d0:	ed2d 8b04 	vpush	{d8-d9}
 80100d4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80100d8:	d93d      	bls.n	8010156 <__ieee754_exp+0x96>
 80100da:	49b2      	ldr	r1, [pc, #712]	; (80103a4 <__ieee754_exp+0x2e4>)
 80100dc:	428b      	cmp	r3, r1
 80100de:	d918      	bls.n	8010112 <__ieee754_exp+0x52>
 80100e0:	ee10 3a10 	vmov	r3, s0
 80100e4:	f3c5 0213 	ubfx	r2, r5, #0, #20
 80100e8:	4313      	orrs	r3, r2
 80100ea:	d009      	beq.n	8010100 <__ieee754_exp+0x40>
 80100ec:	ee10 2a10 	vmov	r2, s0
 80100f0:	462b      	mov	r3, r5
 80100f2:	4620      	mov	r0, r4
 80100f4:	4629      	mov	r1, r5
 80100f6:	f7f0 f8e9 	bl	80002cc <__adddf3>
 80100fa:	4604      	mov	r4, r0
 80100fc:	460d      	mov	r5, r1
 80100fe:	e002      	b.n	8010106 <__ieee754_exp+0x46>
 8010100:	b10e      	cbz	r6, 8010106 <__ieee754_exp+0x46>
 8010102:	2400      	movs	r4, #0
 8010104:	2500      	movs	r5, #0
 8010106:	ecbd 8b04 	vpop	{d8-d9}
 801010a:	ec45 4b10 	vmov	d0, r4, r5
 801010e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010112:	a38d      	add	r3, pc, #564	; (adr r3, 8010348 <__ieee754_exp+0x288>)
 8010114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010118:	ee10 0a10 	vmov	r0, s0
 801011c:	4629      	mov	r1, r5
 801011e:	f7f0 fd1b 	bl	8000b58 <__aeabi_dcmpgt>
 8010122:	4607      	mov	r7, r0
 8010124:	b130      	cbz	r0, 8010134 <__ieee754_exp+0x74>
 8010126:	ecbd 8b04 	vpop	{d8-d9}
 801012a:	2000      	movs	r0, #0
 801012c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010130:	f000 b9f4 	b.w	801051c <__math_oflow>
 8010134:	a386      	add	r3, pc, #536	; (adr r3, 8010350 <__ieee754_exp+0x290>)
 8010136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801013a:	4620      	mov	r0, r4
 801013c:	4629      	mov	r1, r5
 801013e:	f7f0 fced 	bl	8000b1c <__aeabi_dcmplt>
 8010142:	2800      	cmp	r0, #0
 8010144:	f000 808b 	beq.w	801025e <__ieee754_exp+0x19e>
 8010148:	ecbd 8b04 	vpop	{d8-d9}
 801014c:	4638      	mov	r0, r7
 801014e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010152:	f000 b9da 	b.w	801050a <__math_uflow>
 8010156:	4a94      	ldr	r2, [pc, #592]	; (80103a8 <__ieee754_exp+0x2e8>)
 8010158:	4293      	cmp	r3, r2
 801015a:	f240 80ac 	bls.w	80102b6 <__ieee754_exp+0x1f6>
 801015e:	4a93      	ldr	r2, [pc, #588]	; (80103ac <__ieee754_exp+0x2ec>)
 8010160:	4293      	cmp	r3, r2
 8010162:	d87c      	bhi.n	801025e <__ieee754_exp+0x19e>
 8010164:	4b92      	ldr	r3, [pc, #584]	; (80103b0 <__ieee754_exp+0x2f0>)
 8010166:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801016a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801016e:	ee10 0a10 	vmov	r0, s0
 8010172:	4629      	mov	r1, r5
 8010174:	f7f0 f8a8 	bl	80002c8 <__aeabi_dsub>
 8010178:	4b8e      	ldr	r3, [pc, #568]	; (80103b4 <__ieee754_exp+0x2f4>)
 801017a:	00f7      	lsls	r7, r6, #3
 801017c:	443b      	add	r3, r7
 801017e:	ed93 7b00 	vldr	d7, [r3]
 8010182:	f1c6 0a01 	rsb	sl, r6, #1
 8010186:	4680      	mov	r8, r0
 8010188:	4689      	mov	r9, r1
 801018a:	ebaa 0a06 	sub.w	sl, sl, r6
 801018e:	eeb0 8a47 	vmov.f32	s16, s14
 8010192:	eef0 8a67 	vmov.f32	s17, s15
 8010196:	ec53 2b18 	vmov	r2, r3, d8
 801019a:	4640      	mov	r0, r8
 801019c:	4649      	mov	r1, r9
 801019e:	f7f0 f893 	bl	80002c8 <__aeabi_dsub>
 80101a2:	4604      	mov	r4, r0
 80101a4:	460d      	mov	r5, r1
 80101a6:	4622      	mov	r2, r4
 80101a8:	462b      	mov	r3, r5
 80101aa:	4620      	mov	r0, r4
 80101ac:	4629      	mov	r1, r5
 80101ae:	f7f0 fa43 	bl	8000638 <__aeabi_dmul>
 80101b2:	a369      	add	r3, pc, #420	; (adr r3, 8010358 <__ieee754_exp+0x298>)
 80101b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101b8:	4606      	mov	r6, r0
 80101ba:	460f      	mov	r7, r1
 80101bc:	f7f0 fa3c 	bl	8000638 <__aeabi_dmul>
 80101c0:	a367      	add	r3, pc, #412	; (adr r3, 8010360 <__ieee754_exp+0x2a0>)
 80101c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101c6:	f7f0 f87f 	bl	80002c8 <__aeabi_dsub>
 80101ca:	4632      	mov	r2, r6
 80101cc:	463b      	mov	r3, r7
 80101ce:	f7f0 fa33 	bl	8000638 <__aeabi_dmul>
 80101d2:	a365      	add	r3, pc, #404	; (adr r3, 8010368 <__ieee754_exp+0x2a8>)
 80101d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d8:	f7f0 f878 	bl	80002cc <__adddf3>
 80101dc:	4632      	mov	r2, r6
 80101de:	463b      	mov	r3, r7
 80101e0:	f7f0 fa2a 	bl	8000638 <__aeabi_dmul>
 80101e4:	a362      	add	r3, pc, #392	; (adr r3, 8010370 <__ieee754_exp+0x2b0>)
 80101e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ea:	f7f0 f86d 	bl	80002c8 <__aeabi_dsub>
 80101ee:	4632      	mov	r2, r6
 80101f0:	463b      	mov	r3, r7
 80101f2:	f7f0 fa21 	bl	8000638 <__aeabi_dmul>
 80101f6:	a360      	add	r3, pc, #384	; (adr r3, 8010378 <__ieee754_exp+0x2b8>)
 80101f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101fc:	f7f0 f866 	bl	80002cc <__adddf3>
 8010200:	4632      	mov	r2, r6
 8010202:	463b      	mov	r3, r7
 8010204:	f7f0 fa18 	bl	8000638 <__aeabi_dmul>
 8010208:	4602      	mov	r2, r0
 801020a:	460b      	mov	r3, r1
 801020c:	4620      	mov	r0, r4
 801020e:	4629      	mov	r1, r5
 8010210:	f7f0 f85a 	bl	80002c8 <__aeabi_dsub>
 8010214:	4602      	mov	r2, r0
 8010216:	460b      	mov	r3, r1
 8010218:	4606      	mov	r6, r0
 801021a:	460f      	mov	r7, r1
 801021c:	4620      	mov	r0, r4
 801021e:	4629      	mov	r1, r5
 8010220:	f7f0 fa0a 	bl	8000638 <__aeabi_dmul>
 8010224:	ec41 0b19 	vmov	d9, r0, r1
 8010228:	f1ba 0f00 	cmp.w	sl, #0
 801022c:	d15d      	bne.n	80102ea <__ieee754_exp+0x22a>
 801022e:	2200      	movs	r2, #0
 8010230:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010234:	4630      	mov	r0, r6
 8010236:	4639      	mov	r1, r7
 8010238:	f7f0 f846 	bl	80002c8 <__aeabi_dsub>
 801023c:	4602      	mov	r2, r0
 801023e:	460b      	mov	r3, r1
 8010240:	ec51 0b19 	vmov	r0, r1, d9
 8010244:	f7f0 fb22 	bl	800088c <__aeabi_ddiv>
 8010248:	4622      	mov	r2, r4
 801024a:	462b      	mov	r3, r5
 801024c:	f7f0 f83c 	bl	80002c8 <__aeabi_dsub>
 8010250:	4602      	mov	r2, r0
 8010252:	460b      	mov	r3, r1
 8010254:	2000      	movs	r0, #0
 8010256:	4958      	ldr	r1, [pc, #352]	; (80103b8 <__ieee754_exp+0x2f8>)
 8010258:	f7f0 f836 	bl	80002c8 <__aeabi_dsub>
 801025c:	e74d      	b.n	80100fa <__ieee754_exp+0x3a>
 801025e:	4857      	ldr	r0, [pc, #348]	; (80103bc <__ieee754_exp+0x2fc>)
 8010260:	a347      	add	r3, pc, #284	; (adr r3, 8010380 <__ieee754_exp+0x2c0>)
 8010262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010266:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801026a:	4629      	mov	r1, r5
 801026c:	4620      	mov	r0, r4
 801026e:	f7f0 f9e3 	bl	8000638 <__aeabi_dmul>
 8010272:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010276:	f7f0 f829 	bl	80002cc <__adddf3>
 801027a:	f7f0 fc8d 	bl	8000b98 <__aeabi_d2iz>
 801027e:	4682      	mov	sl, r0
 8010280:	f7f0 f970 	bl	8000564 <__aeabi_i2d>
 8010284:	a340      	add	r3, pc, #256	; (adr r3, 8010388 <__ieee754_exp+0x2c8>)
 8010286:	e9d3 2300 	ldrd	r2, r3, [r3]
 801028a:	4606      	mov	r6, r0
 801028c:	460f      	mov	r7, r1
 801028e:	f7f0 f9d3 	bl	8000638 <__aeabi_dmul>
 8010292:	4602      	mov	r2, r0
 8010294:	460b      	mov	r3, r1
 8010296:	4620      	mov	r0, r4
 8010298:	4629      	mov	r1, r5
 801029a:	f7f0 f815 	bl	80002c8 <__aeabi_dsub>
 801029e:	a33c      	add	r3, pc, #240	; (adr r3, 8010390 <__ieee754_exp+0x2d0>)
 80102a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102a4:	4680      	mov	r8, r0
 80102a6:	4689      	mov	r9, r1
 80102a8:	4630      	mov	r0, r6
 80102aa:	4639      	mov	r1, r7
 80102ac:	f7f0 f9c4 	bl	8000638 <__aeabi_dmul>
 80102b0:	ec41 0b18 	vmov	d8, r0, r1
 80102b4:	e76f      	b.n	8010196 <__ieee754_exp+0xd6>
 80102b6:	4a42      	ldr	r2, [pc, #264]	; (80103c0 <__ieee754_exp+0x300>)
 80102b8:	4293      	cmp	r3, r2
 80102ba:	d811      	bhi.n	80102e0 <__ieee754_exp+0x220>
 80102bc:	a336      	add	r3, pc, #216	; (adr r3, 8010398 <__ieee754_exp+0x2d8>)
 80102be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c2:	ee10 0a10 	vmov	r0, s0
 80102c6:	4629      	mov	r1, r5
 80102c8:	f7f0 f800 	bl	80002cc <__adddf3>
 80102cc:	4b3a      	ldr	r3, [pc, #232]	; (80103b8 <__ieee754_exp+0x2f8>)
 80102ce:	2200      	movs	r2, #0
 80102d0:	f7f0 fc42 	bl	8000b58 <__aeabi_dcmpgt>
 80102d4:	b138      	cbz	r0, 80102e6 <__ieee754_exp+0x226>
 80102d6:	4b38      	ldr	r3, [pc, #224]	; (80103b8 <__ieee754_exp+0x2f8>)
 80102d8:	2200      	movs	r2, #0
 80102da:	4620      	mov	r0, r4
 80102dc:	4629      	mov	r1, r5
 80102de:	e70a      	b.n	80100f6 <__ieee754_exp+0x36>
 80102e0:	f04f 0a00 	mov.w	sl, #0
 80102e4:	e75f      	b.n	80101a6 <__ieee754_exp+0xe6>
 80102e6:	4682      	mov	sl, r0
 80102e8:	e75d      	b.n	80101a6 <__ieee754_exp+0xe6>
 80102ea:	4632      	mov	r2, r6
 80102ec:	463b      	mov	r3, r7
 80102ee:	2000      	movs	r0, #0
 80102f0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80102f4:	f7ef ffe8 	bl	80002c8 <__aeabi_dsub>
 80102f8:	4602      	mov	r2, r0
 80102fa:	460b      	mov	r3, r1
 80102fc:	ec51 0b19 	vmov	r0, r1, d9
 8010300:	f7f0 fac4 	bl	800088c <__aeabi_ddiv>
 8010304:	4602      	mov	r2, r0
 8010306:	460b      	mov	r3, r1
 8010308:	ec51 0b18 	vmov	r0, r1, d8
 801030c:	f7ef ffdc 	bl	80002c8 <__aeabi_dsub>
 8010310:	4642      	mov	r2, r8
 8010312:	464b      	mov	r3, r9
 8010314:	f7ef ffd8 	bl	80002c8 <__aeabi_dsub>
 8010318:	4602      	mov	r2, r0
 801031a:	460b      	mov	r3, r1
 801031c:	2000      	movs	r0, #0
 801031e:	4926      	ldr	r1, [pc, #152]	; (80103b8 <__ieee754_exp+0x2f8>)
 8010320:	f7ef ffd2 	bl	80002c8 <__aeabi_dsub>
 8010324:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8010328:	4592      	cmp	sl, r2
 801032a:	db02      	blt.n	8010332 <__ieee754_exp+0x272>
 801032c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8010330:	e6e3      	b.n	80100fa <__ieee754_exp+0x3a>
 8010332:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8010336:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801033a:	2200      	movs	r2, #0
 801033c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8010340:	f7f0 f97a 	bl	8000638 <__aeabi_dmul>
 8010344:	e6d9      	b.n	80100fa <__ieee754_exp+0x3a>
 8010346:	bf00      	nop
 8010348:	fefa39ef 	.word	0xfefa39ef
 801034c:	40862e42 	.word	0x40862e42
 8010350:	d52d3051 	.word	0xd52d3051
 8010354:	c0874910 	.word	0xc0874910
 8010358:	72bea4d0 	.word	0x72bea4d0
 801035c:	3e663769 	.word	0x3e663769
 8010360:	c5d26bf1 	.word	0xc5d26bf1
 8010364:	3ebbbd41 	.word	0x3ebbbd41
 8010368:	af25de2c 	.word	0xaf25de2c
 801036c:	3f11566a 	.word	0x3f11566a
 8010370:	16bebd93 	.word	0x16bebd93
 8010374:	3f66c16c 	.word	0x3f66c16c
 8010378:	5555553e 	.word	0x5555553e
 801037c:	3fc55555 	.word	0x3fc55555
 8010380:	652b82fe 	.word	0x652b82fe
 8010384:	3ff71547 	.word	0x3ff71547
 8010388:	fee00000 	.word	0xfee00000
 801038c:	3fe62e42 	.word	0x3fe62e42
 8010390:	35793c76 	.word	0x35793c76
 8010394:	3dea39ef 	.word	0x3dea39ef
 8010398:	8800759c 	.word	0x8800759c
 801039c:	7e37e43c 	.word	0x7e37e43c
 80103a0:	40862e41 	.word	0x40862e41
 80103a4:	7fefffff 	.word	0x7fefffff
 80103a8:	3fd62e42 	.word	0x3fd62e42
 80103ac:	3ff0a2b1 	.word	0x3ff0a2b1
 80103b0:	08011f50 	.word	0x08011f50
 80103b4:	08011f60 	.word	0x08011f60
 80103b8:	3ff00000 	.word	0x3ff00000
 80103bc:	08011f40 	.word	0x08011f40
 80103c0:	3defffff 	.word	0x3defffff

080103c4 <__ieee754_fmodf>:
 80103c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103c6:	ee10 5a90 	vmov	r5, s1
 80103ca:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 80103ce:	d009      	beq.n	80103e4 <__ieee754_fmodf+0x20>
 80103d0:	ee10 2a10 	vmov	r2, s0
 80103d4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80103d8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80103dc:	da02      	bge.n	80103e4 <__ieee754_fmodf+0x20>
 80103de:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80103e2:	dd04      	ble.n	80103ee <__ieee754_fmodf+0x2a>
 80103e4:	ee60 0a20 	vmul.f32	s1, s0, s1
 80103e8:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80103ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103ee:	42a3      	cmp	r3, r4
 80103f0:	dbfc      	blt.n	80103ec <__ieee754_fmodf+0x28>
 80103f2:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 80103f6:	d105      	bne.n	8010404 <__ieee754_fmodf+0x40>
 80103f8:	4b32      	ldr	r3, [pc, #200]	; (80104c4 <__ieee754_fmodf+0x100>)
 80103fa:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 80103fe:	ed93 0a00 	vldr	s0, [r3]
 8010402:	e7f3      	b.n	80103ec <__ieee754_fmodf+0x28>
 8010404:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8010408:	d13f      	bne.n	801048a <__ieee754_fmodf+0xc6>
 801040a:	0219      	lsls	r1, r3, #8
 801040c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8010410:	2900      	cmp	r1, #0
 8010412:	dc37      	bgt.n	8010484 <__ieee754_fmodf+0xc0>
 8010414:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8010418:	d13d      	bne.n	8010496 <__ieee754_fmodf+0xd2>
 801041a:	0227      	lsls	r7, r4, #8
 801041c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8010420:	2f00      	cmp	r7, #0
 8010422:	da35      	bge.n	8010490 <__ieee754_fmodf+0xcc>
 8010424:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8010428:	bfbb      	ittet	lt
 801042a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 801042e:	1a12      	sublt	r2, r2, r0
 8010430:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8010434:	4093      	lsllt	r3, r2
 8010436:	bfa8      	it	ge
 8010438:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 801043c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8010440:	bfb5      	itete	lt
 8010442:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8010446:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 801044a:	1a52      	sublt	r2, r2, r1
 801044c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8010450:	bfb8      	it	lt
 8010452:	4094      	lsllt	r4, r2
 8010454:	1a40      	subs	r0, r0, r1
 8010456:	1b1a      	subs	r2, r3, r4
 8010458:	bb00      	cbnz	r0, 801049c <__ieee754_fmodf+0xd8>
 801045a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 801045e:	bf38      	it	cc
 8010460:	4613      	movcc	r3, r2
 8010462:	2b00      	cmp	r3, #0
 8010464:	d0c8      	beq.n	80103f8 <__ieee754_fmodf+0x34>
 8010466:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801046a:	db1f      	blt.n	80104ac <__ieee754_fmodf+0xe8>
 801046c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8010470:	db1f      	blt.n	80104b2 <__ieee754_fmodf+0xee>
 8010472:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8010476:	317f      	adds	r1, #127	; 0x7f
 8010478:	4333      	orrs	r3, r6
 801047a:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 801047e:	ee00 3a10 	vmov	s0, r3
 8010482:	e7b3      	b.n	80103ec <__ieee754_fmodf+0x28>
 8010484:	3801      	subs	r0, #1
 8010486:	0049      	lsls	r1, r1, #1
 8010488:	e7c2      	b.n	8010410 <__ieee754_fmodf+0x4c>
 801048a:	15d8      	asrs	r0, r3, #23
 801048c:	387f      	subs	r0, #127	; 0x7f
 801048e:	e7c1      	b.n	8010414 <__ieee754_fmodf+0x50>
 8010490:	3901      	subs	r1, #1
 8010492:	007f      	lsls	r7, r7, #1
 8010494:	e7c4      	b.n	8010420 <__ieee754_fmodf+0x5c>
 8010496:	15e1      	asrs	r1, r4, #23
 8010498:	397f      	subs	r1, #127	; 0x7f
 801049a:	e7c3      	b.n	8010424 <__ieee754_fmodf+0x60>
 801049c:	2a00      	cmp	r2, #0
 801049e:	da02      	bge.n	80104a6 <__ieee754_fmodf+0xe2>
 80104a0:	005b      	lsls	r3, r3, #1
 80104a2:	3801      	subs	r0, #1
 80104a4:	e7d7      	b.n	8010456 <__ieee754_fmodf+0x92>
 80104a6:	d0a7      	beq.n	80103f8 <__ieee754_fmodf+0x34>
 80104a8:	0053      	lsls	r3, r2, #1
 80104aa:	e7fa      	b.n	80104a2 <__ieee754_fmodf+0xde>
 80104ac:	005b      	lsls	r3, r3, #1
 80104ae:	3901      	subs	r1, #1
 80104b0:	e7d9      	b.n	8010466 <__ieee754_fmodf+0xa2>
 80104b2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80104b6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80104ba:	3182      	adds	r1, #130	; 0x82
 80104bc:	410b      	asrs	r3, r1
 80104be:	4333      	orrs	r3, r6
 80104c0:	e7dd      	b.n	801047e <__ieee754_fmodf+0xba>
 80104c2:	bf00      	nop
 80104c4:	08011f70 	.word	0x08011f70

080104c8 <__ieee754_sqrtf>:
 80104c8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80104cc:	4770      	bx	lr

080104ce <with_errno>:
 80104ce:	b570      	push	{r4, r5, r6, lr}
 80104d0:	4604      	mov	r4, r0
 80104d2:	460d      	mov	r5, r1
 80104d4:	4616      	mov	r6, r2
 80104d6:	f7fb fb79 	bl	800bbcc <__errno>
 80104da:	4629      	mov	r1, r5
 80104dc:	6006      	str	r6, [r0, #0]
 80104de:	4620      	mov	r0, r4
 80104e0:	bd70      	pop	{r4, r5, r6, pc}

080104e2 <xflow>:
 80104e2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80104e4:	4614      	mov	r4, r2
 80104e6:	461d      	mov	r5, r3
 80104e8:	b108      	cbz	r0, 80104ee <xflow+0xc>
 80104ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80104ee:	e9cd 2300 	strd	r2, r3, [sp]
 80104f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104f6:	4620      	mov	r0, r4
 80104f8:	4629      	mov	r1, r5
 80104fa:	f7f0 f89d 	bl	8000638 <__aeabi_dmul>
 80104fe:	2222      	movs	r2, #34	; 0x22
 8010500:	b003      	add	sp, #12
 8010502:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010506:	f7ff bfe2 	b.w	80104ce <with_errno>

0801050a <__math_uflow>:
 801050a:	b508      	push	{r3, lr}
 801050c:	2200      	movs	r2, #0
 801050e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010512:	f7ff ffe6 	bl	80104e2 <xflow>
 8010516:	ec41 0b10 	vmov	d0, r0, r1
 801051a:	bd08      	pop	{r3, pc}

0801051c <__math_oflow>:
 801051c:	b508      	push	{r3, lr}
 801051e:	2200      	movs	r2, #0
 8010520:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010524:	f7ff ffdd 	bl	80104e2 <xflow>
 8010528:	ec41 0b10 	vmov	d0, r0, r1
 801052c:	bd08      	pop	{r3, pc}

0801052e <finite>:
 801052e:	b082      	sub	sp, #8
 8010530:	ed8d 0b00 	vstr	d0, [sp]
 8010534:	9801      	ldr	r0, [sp, #4]
 8010536:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801053a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801053e:	0fc0      	lsrs	r0, r0, #31
 8010540:	b002      	add	sp, #8
 8010542:	4770      	bx	lr

08010544 <_init>:
 8010544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010546:	bf00      	nop
 8010548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801054a:	bc08      	pop	{r3}
 801054c:	469e      	mov	lr, r3
 801054e:	4770      	bx	lr

08010550 <_fini>:
 8010550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010552:	bf00      	nop
 8010554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010556:	bc08      	pop	{r3}
 8010558:	469e      	mov	lr, r3
 801055a:	4770      	bx	lr
