

================================================================
== Synthesis Summary Report of 'crc24a'
================================================================
+ General Information: 
    * Date:           Mon Jun 26 11:20:01 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        vitis_ap
    * Solution:       sol_crc (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ crc24a                            |     -|  3.86|      136|  1.360e+03|         -|      137|     -|        no|     -|   -|  191 (~0%)|  1570 (~0%)|    -|
    | + crc24a_Pipeline_VITIS_LOOP_15_1  |     -|  6.08|       10|    100.000|         -|       10|     -|        no|     -|   -|   14 (~0%)|    48 (~0%)|    -|
    |  o VITIS_LOOP_15_1                 |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_20_2  |     -|  6.09|       26|    260.000|         -|       26|     -|        no|     -|   -|    8 (~0%)|    50 (~0%)|    -|
    |  o VITIS_LOOP_20_2                 |     -|  7.30|       24|    240.000|         1|        1|    24|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_27_3  |     -|  3.86|       10|    100.000|         -|       10|     -|        no|     -|   -|   38 (~0%)|   768 (~0%)|    -|
    |  o VITIS_LOOP_27_3                 |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_39_5  |     -|  5.80|       34|    340.000|         -|       34|     -|        no|     -|   -|    9 (~0%)|   235 (~0%)|    -|
    |  o VITIS_LOOP_39_5                 |     -|  7.30|       32|    320.000|         1|        1|    32|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_46_6  |     -|  4.63|       26|    260.000|         -|       26|     -|        no|     -|   -|    7 (~0%)|   213 (~0%)|    -|
    |  o VITIS_LOOP_46_6                 |     -|  7.30|       24|    240.000|         1|        1|    24|       yes|     -|   -|          -|           -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_54_7  |     -|  6.08|       26|    260.000|         -|       26|     -|        no|     -|   -|   45 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_54_7                 |     -|  7.30|       24|    240.000|         2|        1|    24|       yes|     -|   -|          -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| input_r   | both          | 8     | 1      | 1      |
| output_r  | both          | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| last      | ap_none | 1        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| input    | in        | stream<ap_uint<8>, 0>& |
| output   | out       | stream<ap_uint<8>, 0>& |
| last     | in        | ap_uint<1>             |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
| last     | last         | port      |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------+-----+--------+----------+-----+--------+---------+
| + crc24a                           | 0   |        |          |     |        |         |
|  + crc24a_Pipeline_VITIS_LOOP_15_1 | 0   |        |          |     |        |         |
|    j_2_fu_172_p2                   | -   |        | j_2      | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_20_2 | 0   |        |          |     |        |         |
|    add_ln20_fu_526_p2              | -   |        | add_ln20 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_27_3 | 0   |        |          |     |        |         |
|    add_ln27_fu_966_p2              | -   |        | add_ln27 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_39_5 | 0   |        |          |     |        |         |
|    add_ln40_fu_350_p2              | -   |        | add_ln40 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_46_6 | 0   |        |          |     |        |         |
|    add_ln46_fu_335_p2              | -   |        | add_ln46 | add | fabric | 0       |
|    add_ln48_fu_346_p2              | -   |        | add_ln48 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_54_7 | 0   |        |          |     |        |         |
|    add_ln54_fu_135_p2              | -   |        | add_ln54 | add | fabric | 0       |
+------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + crc24a   | 0    | 0    |        |          |         |      |         |
|   temp_V_U | -    | -    |        | temp_V   | ram_1p  | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------+-----------------------------------+
| Type      | Options                                           | Location                          |
+-----------+---------------------------------------------------+-----------------------------------+
| interface | mode=axis register_mode=both port=input register  | codes/crc.cpp:5 in crc24a, input  |
| interface | mode=axis register_mode=both port=output register | codes/crc.cpp:6 in crc24a, output |
| interface | mode=ap_none port=last                            | codes/crc.cpp:7 in crc24a, last   |
| pipeline  | II=1                                              | codes/crc.cpp:16 in crc24a        |
| pipeline  | II=1                                              | codes/crc.cpp:21 in crc24a        |
| pipeline  | II=1                                              | codes/crc.cpp:28 in crc24a        |
| unroll    |                                                   | codes/crc.cpp:31 in crc24a        |
| pipeline  | II=1                                              | codes/crc.cpp:47 in crc24a        |
| pipeline  | II=1                                              | codes/crc.cpp:55 in crc24a        |
+-----------+---------------------------------------------------+-----------------------------------+

* Inferred Pragmas
+---------------------------+-----------------+-----------------------------------+------------------------+
| Source Pragma             | Inferred Pragma | Options                           | Location               |
+---------------------------+-----------------+-----------------------------------+------------------------+
| pipeline codes/crc.cpp:28 | array_partition | dim=1 type=complete  variable=crc | variable crc in crc24a |
+---------------------------+-----------------+-----------------------------------+------------------------+


