<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › sser_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>sser_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __sser_defs_h</span>
<span class="cp">#define __sser_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/syncser/rtl/sser_regs.r</span>
<span class="cm"> *     id:           sser_regs.r,v 1.24 2005/02/11 14:27:36 gunnard Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:09:48 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile sser_defs.h ../../inst/syncser/rtl/sser_regs.r</span>
<span class="cm"> *      id: $Id: sser_defs.h,v 1.3 2005/04/24 18:30:58 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope sser */</span>

<span class="cm">/* Register rw_cfg, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_div</span>      <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base_freq</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gate_clk</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkgate_ctrl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkgate_in</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_dir</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_od_mode</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_clk_pol</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_clk_src</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_in_sel</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hold_pol</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prepare</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_cfg 0</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_cfg 0</span>

<span class="cm">/* Register rw_frm_cfg, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wordrate</span>       <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rec_delay</span>      <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_delay</span>       <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">early_wend</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">level</span>          <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_pol</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fr_in_rxclk</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_src</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_off</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_on</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">frame_pin_dir</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">frame_pin_use</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status_pin_dir</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status_pin_use</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_frm_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_frm_cfg 4</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_frm_cfg 4</span>

<span class="cm">/* Register rw_tr_cfg, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tr_en</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stop</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">urun_stop</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eop_stop</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sample_size</span>    <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sh_dir</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_pol</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_src</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">use_dma</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>           <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">frm_src</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">use60958</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">iec60958_ckdiv</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rate_ctrl</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">use_md</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dual_i2s</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_pin_use</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">od_mode</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bulk_wspace</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>         <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_tr_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_tr_cfg 8</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_tr_cfg 8</span>

<span class="cm">/* Register rw_rec_cfg, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rec_en</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">force_eop</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stop</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">orun_stop</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eop_stop</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sample_size</span>     <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sh_dir</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_pol</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_src</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">use_dma</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>            <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">frm_src</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">use60958</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">iec60958_ui_len</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave2_en</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave3_en</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_thr</span>        <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>          <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_rec_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_rec_cfg 12</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_rec_cfg 12</span>

<span class="cm">/* Register rw_tr_data, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_tr_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_tr_data 16</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_tr_data 16</span>

<span class="cm">/* Register r_rec_data, scope sser, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span>      <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_clk</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status_in</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">frame_in</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">din</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_in</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_in</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_r_rec_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_r_rec_data 20</span>

<span class="cm">/* Register rw_extra, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkoff_cycles</span> <span class="o">:</span> <span class="mi">20</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkoff_en</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkon_en</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dout_delay</span>    <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>        <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_extra</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_extra 24</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_extra 24</span>

<span class="cm">/* Register rw_intr_mask, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trdy</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rdav</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tidle</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rstop</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">urun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">orun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_rec</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_sent</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r958err</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_intr_mask 28</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_intr_mask 28</span>

<span class="cm">/* Register rw_ack_intr, scope sser, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trdy</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rdav</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tidle</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rstop</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">urun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">orun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_rec</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_sent</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r958err</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_rw_ack_intr 32</span>
<span class="cp">#define REG_WR_ADDR_sser_rw_ack_intr 32</span>

<span class="cm">/* Register r_intr, scope sser, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trdy</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rdav</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tidle</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rstop</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">urun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">orun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_rec</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_sent</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r958err</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_r_intr 36</span>

<span class="cm">/* Register r_masked_intr, scope sser, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trdy</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rdav</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tidle</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rstop</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">urun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">orun</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_rec</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_sent</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r958err</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_sser_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_sser_r_masked_intr 40</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_sser_both</span>                           <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_sser_bulk</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_clk100</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_clk_in</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_const0</span>                         <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_sser_dout</span>                           <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_sser_edge</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_ext</span>                            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_ext_clk</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_f100</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_f29_493</span>                        <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_sser_f32</span>                            <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_sser_f32_768</span>                        <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_sser_frm</span>                            <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_sser_gio0</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_gio1</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_hispeed</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_hold</span>                           <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_sser_in</span>                             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_inf</span>                            <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_sser_intern</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_intern_clk</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_intern_tb</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_iso</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_level</span>                          <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_lospeed</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_lsbfirst</span>                       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_msbfirst</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_neg</span>                            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_neg_lo</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_no</span>                             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_no_clk</span>                         <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_sser_nojitter</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_sser_out</span>                            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_pos</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_pos_hi</span>                         <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_rec</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_rw_cfg_default</span>                 <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_rw_extra_default</span>               <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_rw_frm_cfg_default</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_rw_intr_mask_default</span>           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_rw_rec_cfg_default</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_rw_tr_cfg_default</span>              <span class="o">=</span> <span class="mh">0x01800000</span><span class="p">,</span>
  <span class="n">regk_sser_rw_tr_data_default</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_thr16</span>                          <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_thr32</span>                          <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_sser_thr8</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_sser_tr</span>                             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_sser_ts_out</span>                         <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_sser_tx_bulk</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_sser_wiresave</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_sser_yes</span>                            <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __sser_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
