#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: C:\Users\FH\Documents\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-NJ92LQ7L
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Feb 27 15:42:13 2023
Compiling architecture definition.
File "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v" has been added to project successfully. 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 173)] Syntax error near coe0_1_g
E: Verilog-4014: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 157)] Ordered and named port connection mixed of module instance conv_inst
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 195)] Assignment target valid_in must be of type reg or genvar
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 199)] Assignment target valid_in must be of type reg or genvar
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 201)] Assignment target valid_in must be of type reg or genvar
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 216)] Assignment target din must be of type reg or genvar
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 218)] Assignment target din must be of type reg or genvar
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 220)] Assignment target din must be of type reg or genvar
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 172)] Syntax error near ï
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 216)] Assignment target din must be of type reg or genvar
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 218)] Assignment target din must be of type reg or genvar
E: Verilog-4073: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 220)] Assignment target din must be of type reg or genvar
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 174)] Syntax error near ï
E: Parsing ERROR.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
E: Verilog-4133: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 123)] Connection data_out for output of module instantiation is not wire
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
E: Verilog-4133: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 123)] Connection data_out_en for output of module instantiation is not wire
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
E: Verilog-4133: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 123)] Connection data_out for output of module instantiation is not wire
Compiling architecture definition.


Process "Compile" started.
Current time: Mon Feb 27 15:56:05 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.018808s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
Executing : rtl-elaborate successfully.
 0.044330s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.017730s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (176.3%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.158114s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (39.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.006576s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (237.6%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.051107s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.1%)
Start FSM inference.
Executing : FSM inference successfully.
 0.006648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.120896s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.8%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 3.141 sec
Current time: Mon Feb 27 15:56:12 2023
Action compile: Peak memory pool usage is 122,560,512 bytes
Process "Compile" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
E: Verilog-4133: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 124)] Connection data_out for output of module instantiation is not wire
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
E: Verilog-4133: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 124)] Connection data_out_en for output of module instantiation is not wire
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
