#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Aug  4 22:46:02 2022
# Process ID: 102652
# Current directory: C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent83168 C:\REPOS\EGH400_1\EGH400_1_Thesis\VHDL\initial\Initial_Implementation_FFT\Initial_Implementation_FFT.xpr
# Log file: C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/vivado.log
# Journal file: C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT\vivado.jou
# Running On: DESKTOP-BDA8VGJ, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 25599 MB
#-----------------------------------------------------------
start_gui
open_project C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_implementation_FFT.constraints/arty.xdc
add_files -norecurse C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fpga_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
export_ip_user_files -of_objects  [get_files C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial_2/fpga_top.vhd] -no_script -reset -force -quiet
remove_files  C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial_2/fpga_top.vhd
launch_simulation
open_wave_config C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/DSP_RAM_Twiddle_test1.wcfg
source DSP_RAM_Twiddle.tcl
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
save_wave_config {C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/DSP_RAM_Twiddle_test1.wcfg}
save_wave_config {C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/DSP_RAM_Twiddle_test1.wcfg}
set_property board_part digilentinc.com:arty:part0:1.1 [current_project]
close_sim
