# UMDLoop LabView
#### FPGA Coding Standards
* Implement all math using the high throughput math palette.
* Use Single Cycle Timed Loops (SCTL) in all cases.
* Left terminals are only used for inputs and output terminals are on the right. Top and bottom terminals should be avoided if possible.
