*$
* TPS25944A 
*****************************************************************************
* (C) Copyright 2014, 2015, 2017 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS25944A
* Date: 12JUN2017
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM User's Guide: SLVUAV3–August 2016
* Data sheet: SLVSCE9C –JUNE 2014–REVISED JANUARY 2017
*
* Model Version: Final 1.3
*
*****************************************************************************
*
* Updates:
*
* Final 1.30
*< Made these changes to the model >
*   1. CdVdT discharge during OVP hit is removed
*
* Final 1.20
*< Made these changes to the model >
*	1. Implemented device IMON pin behaviour both in "FET & DIODE" mode
*	2. Implemented "Internal Voltage Drop vs IOUT" in DIODE mode
*	3. Device works in FET mode when DMODE pin left floated
*
* Final 1.10
*< Made these changes to the model >
*   1. Provided the necessary internal dVdT control to MOSFET gate
*	2. In the schematic thermal shutdown is added to SWEN logic
*	3. SWEN switch resistance is changed from 50 ohms to 16 ohms as per DS
*	4. Made changes in the thermal shutdown such that COMP is reset when power drawn is less than 9W 
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features have been modelled
*	1. Startup into pre-biased output
*	2. Adjustable Current Limit
*	3. IMON Current Indicator Output 
*	4. Overvoltage & Undervoltage Threshold
*	5. Reverse Current Blocking 
*	6. Reverse Voltage Shut-off
*	7. Programmable dV/dt Control
*	8. Power Good and Fault Outputs
*	9. Thermal Shutdown time vs Power Dissipation
*
* B. Features haven't been modelled
*	1. Input supply current vs Input voltage during Normal operation
*	2. Input supply current vs Input voltage at Shutdown
*	3. Temperature dependent characteristics 
*
*****************************************************************************
.SUBCKT TPS25944A_TRANS EN_UVLO PGTH PGOOD ILIM DMODE dVdT IMON OVP 
+OUT_5 OUT_1 OUT_2 OUT_3 OUT_4 FLT_N IN_5 IN_1 IN_2 IN_3 IN_4 GND PAD
R_U3_R8         U3_N17417281 U3_N17417277  10  
R_U3_R10         OUT_1 0  1E8  
C_U3_Cgs1         U3_N17357048 U3_N17357078  100p  TC=0,0 
R_U3_U1_R11         U3_U1_N16746169 U3_U1_PW_IN  10  
X_U3_U1_U8         U3_U1_COMP U3_U1_N16718158 U3_U1_N16718188 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U1_U35         U3_U1_N16722794 U3_U1_TSD falling_oneshot PARAMS: 
+  PULSE=1000000n VDD=1 VSS=0 VTHRESH=0.5
V_U3_U1_V5         U3_U1_N16717952 0 2V
E_U3_U1_GAIN1         U3_U1_N16736219 0 VALUE {1 * V(U3_U1_COMP)}
C_U3_U1_C14         U3_U1_PW_IN 0  1n  
X_U3_U1_U11         U3_U1_PW_OUT U3_U1_N16736251 U3_U1_N16736543 N16736419
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_U1_R10         U3_U1_N16736423 U3_U1_N16718158  100  
X_U3_U1_U26         U3_U1_N16718188 U3_U1_N16722794 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U3_U1_ABMI2         0 U3_U1_N16717872 VALUE { V(U3_U1_SET_128MS)*15.625u    }
C_U3_U1_C1         U3_U1_N16717580 0  1n IC=0 TC=0,0 
C_U3_U1_C13         U3_U1_N16718158 0  1n IC=0 
D_U3_U1_D6         U3_U1_N16717580 U3_U1_N16717584 D_D1 
X_U3_U1_U7         U3_U1_N16718296 U3_U1_RESET OTSD N16718572
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U1_U1         U3_U1_N16717580 U3_U1_N16718518 U3_U1_COMP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_U1_V2         U3_U1_N16717584 0 1
X_U3_U1_U24         U3_U1_N16717872 U3_U1_N16717952 U3_U1_RESET COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_U1_R9         U3_U1_N16736219 U3_U1_N16736251  100  
V_U3_U1_V1         U3_U1_N16718518 0 0.5
E_U3_U1_ABM1         U3_U1_N16746169 0 VALUE { ( V(IN_1)  
+ - V(OUT_1) ) * V(I_SENSE)   }
X_U3_U1_U10         U3_U1_N16718296 U3_U1_RESET U3_U1_SET_128MS N16718306
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_U1_C12         U3_U1_N16736251 0  1n IC=0 
E_U3_U1_ABM2         U3_U1_N16736345 0 VALUE { IF(V(U3_U1_PW_IN) > 9 , 1, 0)   
+  }
D_U3_U1_D5         0 U3_U1_N16717580 D_D1 
X_U3_U1_S3    U3_U1_N16717808 0 U3_U1_N16717872 0 Thermal_Fault_U3_U1_S3 
R_U3_U1_R6         U3_U1_PW_OUT U3_U1_N16736345  10 TC=0,0 
C_U3_U1_C2         0 U3_U1_PW_OUT  1n  TC=0,0 
R_U3_U1_R7         U3_U1_SET_128MS U3_U1_N16717808  14.43  
E_U3_U1_E1         U3_U1_DLY 0 TABLE { V(U3_U1_PW_IN,0) } 
+ ( (10,113.5m) (12,64.9m) (15,31.45m)(20,10.72m) (24,5.648m) (30,3.165m)
+  (36,2.42m) (45,1.574m) (54,1.173m) (60,1.010m) (72,0.78m) (80,0.669m)
+  (94.5,0.536m) (105,0.466m) )
C_U3_U1_C3         0 U3_U1_N16717872  1u IC=0 TC=0,0 
D_U3_U1_D3         U3_U1_N16736423 U3_U1_N16718158 D_D1 
C_U3_U1_C10         0 U3_U1_N16717808  1n IC=0 
R_U3_U1_R8         U3_U1_TSD U3_U1_N16718296  14.43  
X_U3_U1_S1    U3_U1_N16718158 0 U3_U1_N16717580 0 Thermal_Fault_U3_U1_S1 
D_U3_U1_D1         0 U3_U1_N16717872 D_D1 
C_U3_U1_C11         U3_U1_N16718296 0  1n IC=0 
E_U3_U1_GAIN2         U3_U1_N16736423 0 VALUE {1 * V(U3_U1_N16736543)}
D_U3_U1_D2         U3_U1_N16736219 U3_U1_N16736251 D_D1 
G_U3_U1_ABMI1         0 U3_U1_N16717580 VALUE { (0.5n/V(U3_U1_DLY))    }
V_U3_V5         U3_N17357222 U3_N17357628 5.5
X_U3_H1    U3_N17357048 U3_N17407690 I_SENSE 0 MOS_U3_H1 
C_U3_C8         U3_N17417281 0  0.01n  TC=0,0 
R_U3_R15         U3_N17417277 U3_N17417101  0.2m  
R_U3_R12         U3_N17417101 U3_N17417084  0.2m  
X_U3_S6    SWEN 0 U3_N17357078 U3_GATE MOS_U3_S6 
X_U3_U14         SWEN SDWN U3_N17356895 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM3         U3_N17365279 0 VALUE { IF( V(I_SENSE)>(V(ILIM_VALUE)*1.5 +
+  0.375), 1,0)    }
G_U3_ABM2I2         U3_N17417084 0 VALUE { IF(V(REVERSE) <0.5 ,10u, 0)    }
X_U3_U17         IN_1 U3_N17357339 d_mode 
C_U3_Cgd1         U3_N17357078 U3_N17357339  100p  TC=0,0 
R_U3_R4         U3_N17360693 U3_N17356998  10 TC=0,0 
X_U3_U7         U3_GATE U3_N17357356 GATE_ENH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_S2    U3_IF_LOW_BLOCK_FET_FROM_OUTTOIN 0 IN_1 U3_N17357339 MOS_U3_S2 
M_U3_M1         U3_N17357339 U3_N17357078 U3_N17357048 U3_N17357048
+  NMOS01_TPS25944A           
C_U3_C3         U3_N17356998 0  1n  TC=0,0 
D_U3_D6         U3_GATE RAMP_CNTRL D_D1 
R_U3_R6         U3_N17417148 U3_N17417049  10  
V_U3_V6         U3_N17357356 OUT_1 4V
E_U3_ABM5         U3_N17360693 0 VALUE { {(-2.7848E-04*V(ILIM_VALUE)**3 +
+  3.5078E-03*V(ILIM_VALUE)**2 - 9.4914E-03*V(ILIM_VALUE) +
+  1.6967E-03)*V(U3_VDIFF)*2  
+ + ( -6.7920E-03*V(ILIM_VALUE)**3 + 5.5244E-02*V(ILIM_VALUE)**2 -
+  1.9168E-01*V(ILIM_VALUE) + 2.7203E-02)*V(U3_VDIFF)  
+ + ( 4.6537E-03*V(ILIM_VALUE)**3 - 3.8618E-02*V(ILIM_VALUE)**2 +
+  1.5673E-01*V(ILIM_VALUE) + 3.8883E-02)}  }
X_U3_U15         REVERSE U3_N17357651 U3_IF_LOW_BLOCK_FET_FROM_OUTTOIN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABM2I6         U3_GATE U3_DOWN VALUE { IF(V(TIME_OUT)-V(0)>0.5,20u,0)    }
R_U3_R5         U3_N17417049 0  1E8  
E_U3_ABM7         U3_N17356966 0 VALUE { IF(V(U3_VDIFF) < 1.001, V(ILIM_VALUE),
+  (V(ILIM_VALUE)+{V(ILIM_VALUE)*V(U3_N17356998)/100}))    }
C_U3_C7         U3_N17417148 0  0.01n  TC=0,0 
X_U3_U16         DIS_BLCK_FET U3_N17357651 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM16         U3_N17393853 0 VALUE { IF(V(U3_N17393812)>0.5, 1, 0)    }
R_U3_R14         U3_N17417049 U3_N17417200  0.2m  
C_U3_C53         U3_N17393812 0  1n IC=0 TC=0,0 
G_U3_ABM2I8         U3_GATE U3_DOWN VALUE { IF(V(GATE_ENH) < 0.5,
+  LIMIT((V(I_SENSE)-V(ILIM_VALUE))*1m, 0,20u),0)    }
G_U3_ABM2I3         U3_GATE U3_DOWN VALUE { IF(V(OTSD)-V(0)>0.5, 6u,0)    }
R_U3_R89         U3_N17365279 U3_N17393812  {200n/(0.7*1n)} TC=0,0 
E_U3_ABM4         U3_VDIFF 0 VALUE { LIMIT(V(IN_1)-V(OUT_1), 1, 10)    }
D_U3_D2         U3_DOWN U3_GATE D_D1 
L_U3_L2         U3_N17417277 U3_N17417200  2nH  
D_U3_D3         U3_GATE U3_N17357222 D_D1 
R_U3_R2         U3_N17356966 U3_ILIM_VALUE_ACTUAL  10 TC=0,0 
R_U3_R9         U3_N17393853 FASTTRIP  {60u/(0.7*1n)} TC=0,0 
E_U3_GAIN1         U3_N17357628 0 VALUE {1 * V(IN_1)}
R_U3_R21         U3_N174172481 U3_N17417218  0.1 TC=0,0 
G_U3_ABM2I5         U3_GATE U3_DOWN VALUE { IF(V(FASTTRIP)-V(0)>0.5,
+  V(I_SENSE)*10,0)    }
C_U3_C1         U3_ILIM_VALUE_ACTUAL 0  1n  TC=0,0 
V_U3_V1         0 U3_N174172481 0.6
G_U3_ABM2I4         U3_GATE U3_DOWN VALUE { IF(V(SET_TIMER2)>0.5,
+  LIMIT((V(I_SENSE)-V(U3_ILIM_VALUE_ACTUAL))*1m, 0,100u),0)    }
G_U3_ABM2I1         U3_N17357222 U3_GATE VALUE { IF(V(U3_N17356895)-V(0)>0.5,
+  2u,0)    }
D_U3_D5         U3_N17417218 U3_N17417049 D_D1 
C_U3_C54         FASTTRIP 0  1n IC=0 TC=0,0 
E_U3_E1         U3_DOWN 0 U3_N17357048 0 1
X_U3_S5    SWEN 0 U3_N17357078 U3_N17357048 MOS_U3_S5 
R_U3_R7         U3_N17417101 0  1E8  
R_U3_R13         U3_N17417084 U3_N17407690  0.2m  
D_U3_D7         U3_N17393853 FASTTRIP D_D1 
D_U3_D4         U3_N17357048 U3_N17357339 D_D1 
C_U3_Cgs2         U3_GATE U3_DOWN  1p  TC=0,0 
R_U3_R16         OUT_1 U3_N17417049  0.2m  
C_U8_C1         U8_N16764863 0  1u  TC=0,0 
V_U8_V54         0 U8_N16766622 0.6
E_U8_GAIN1         U8_N16764617 0 VALUE {1 * V(U8_N16765936)}
E_U8_E4         U8_N16764773 0 PGTH 0 1
X_U8_S1    U8_N16764607 0 PGOOD 0 PGOOD_U8_S1 
R_U8_R108         U8_N16766658 PGOOD  10 TC=0,0 
E_U8_ABM3         U8_PGTH_TH 0 VALUE { IF ( V(U8_PGTH_OUT) < 0.5, 0.99, 0.92)  
+   }
C_U8_C72         U8_N16766658 0  0.001n IC=0 TC=0,0 
D_U8_D7         U8_N16766616 PGOOD D_D1 
X_U8_U8         DVDT_OVER U8_PGTH_OUT U8_N16765936 NAND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U6         U8_N16764863 U8_N16764607 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U8_D5         U8_N16764621 U8_N16764617 D_D1 
D_U8_D6         U8_N16764617 U8_N16764651 D_D1 
R_U8_R2         U8_N16764621 U8_N16764863  {3.62m/0.7u} TC=0,0 
X_U8_U7         U8_N16764773 U8_PGTH_TH U8_PGTH_OUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U8_R20         U8_N16766622 U8_N16766616  0.5 TC=0,0 
R_U8_R1         U8_N16764651 U8_N16764863  {10u/0.7u} TC=0,0 
E_U4_E13         U4_MAX_CLAMP 0 U4_N16834521 0 1
C_U4_C2         0 U4_N16802725  1u IC=0 TC=0,0 
X_U4_U7         U4_N16803036 U4_N16807681 U4_N16803030 N16803013
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U4_GAIN2         TIME_OUT 0 VALUE {1 * V(U4_N16803030)}
C_U4_C8         0 U4_N16803036  1n IC=0 
E_U4_ABM3         U4_IOL 0 VALUE { IF(V(U4_SHT_DET)<0.5, 0.67,
+  IF(V(U4_VILIM_TEMP)< 6u, 0.45, 89k*V(U4_VILIM_TEMP)))    }
X_U4_U8         ILIM U4_N16800199 U4_N16800123 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U4_V5         U4_N16802868 0 2V
R_U4_R39         U4_N16835831 U4_N16834521  10 TC=0,0 
G_U4_ABMI1         0 U4_N16802725 VALUE { IF(V(U4_OCT_SET)>0.5 |
+  V(SET_TIMER2)>0.5, 0.5m, 0)    }
V_U4_V6         U4_N16803084 0 2V
X_U4_S1    U4_N16800123 0 U4_N16800269 ILIM ILIM_U4_S1 
G_U4_ABMI2         0 U4_N16803046 VALUE { V(TIME_OUT)*15.625u    }
V_U4_V1         U4_N16800199 0 0.2V
X_U4_U18         U4_N16802908 U4_N16802725 U4_N16802770 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
D_U4_D8         U4_N16834521 U4_N16836712 D_D1 
G_U4_ABM2I1         U4_N16800221 ILIM VALUE { IF(V(ILIM_EN)>0.5 &
+  V(U4_SHT_DET)< 0.5, 20u, 0)    }
X_U4_U24         U4_N16803046 U4_N16803084 U4_RST COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
G_U4_ABM2I2         U4_MAX_CLAMP U4_N16846768 VALUE { IF(V(ILIM_EN) > 0.5,
+  V(U4_N16800095), 0)    }
V_U4_V2         U4_N16800221 0 5V
X_U4_S3    U4_N16802729 0 U4_N16803046 0 ILIM_U4_S3 
D_U4_D6         U4_N167999901 IMON D_D1 
X_U4_U11         ILIM_EN U4_N16807306 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V4         U4_N167999901 U4_N16815224 54m
X_U4_U23         U4_N16802725 U4_N16802868 U4_N16802826 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_H1    U4_N16800243 U4_N16800269 U4_VILIM_TEMP 0 ILIM_U4_H1 
D_U4_D9         0 U4_N16834521 D_D1 
E_U4_ABM6         U4_DIODE_MODE 0 VALUE { (8*V(I_SENSE)**2 + 4*V(I_SENSE) +
+  0.3)*1u    }
E_U4_GAIN1         U4_N168458771 0 VALUE {1 * V(U4_OCT_4MS)}
X_U4_U10         U4_N16802826 U4_N16802770 U4_OCT_4MS N16802877
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U4_C3         0 U4_N16803046  1u IC=0 TC=0,0 
E_U4_ABM7         U4_FET_MODE 0 VALUE { {V(I_SENSE) * 52.3 + 0.8}*1u    }
X_U4_S2    U4_N16802866 0 U4_N16802725 0 ILIM_U4_S2 
R_U4_R7         0 U4_N16815224  0.1  
L_U4_L2         U4_N16846768 U4_N16832868  1nH  
X_U4_U9         FASTTRIP U4_OCT_4MS SET_TIMER2 N16804389 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U4_D1         0 U4_N16803046 D_D1 
R_U4_R1         U4_SHT_DET U4_N16800123  7.21 TC=0,0 
R_U4_R45         IMON U4_N16832865  1m TC=0,0 
D_U4_D7         IMON U4_MAX_CLAMP D_D1 
C_U4_C1         U4_SHT_DET 0  1n  TC=0,0 
R_U4_R9         U4_N16820496 U4_OCT_SET  100  
R_U4_R5         U4_N16802958 U4_N16802866  14.43  
R_U4_R46         IMON U4_N16832868  1m TC=0,0 
D_U4_D2         0 U4_N16802725 D_D1 
R_U4_R8         U4_N16827081 U4_N16800095  100  
C_U4_C19         U4_N16834521 0  1n IC=0 TC=0,0 
C_U4_C12         U4_OCT_SET 0  1n  
E_U4_ABM5         U4_N16835831 0 VALUE { IF(V(ILIM_EN) > 0.5, min({V(IN_1) -
+  2.2 - 62.22m}, 6), 0)    }
V_U4_V24         U4_N16836712 0 6
E_U4_ABM4         ILIM_VALUE 0 VALUE { IF(V(DMODE)>0.5, 0.5*V(U4_IOL),
+  V(U4_IOL))    }
C_U4_C6         U4_N16832865 0  47p IC=0 TC=0,0 
V_U4_V7         U4_N16802908 0 0.1m
C_U4_C11         U4_N16800095 0  1n  
E_U4_ABM9         U4_N16820496 0 VALUE { IF(V(I_SENSE) > V(ILIM_VALUE), 1, 0)  
+   }
R_U4_R10         U4_N168458771 U4_N16803036  100  
E_U4_ABM8         U4_N16827081 0 VALUE { IF(V(DMODE) > 0.5, V(U4_DIODE_MODE),
+  V(U4_FET_MODE))    }
R_U4_R6         TIME_OUT U4_N16802729  14.43  
C_U4_C9         0 U4_N16802866  1n IC=0 
V_U4_V3         U4_N16800243 0 1V
E_U4_ABM1         U4_N16802958 0 VALUE { IF(V(U4_OCT_4MS) > 0.5, 1, 0)    }
C_U4_C10         0 U4_N16802729  1n IC=0 
X_U4_U788         U4_RST U4_N16807306 U4_N16807681 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U9_U1         U9_N14628976 U9_N14628480 SDWN COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U9_U4         UVLOB SDWN U9_N14628720 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U9_C3         U9_N14627908 0  1n  TC=0,0 
R_U9_R113         0 FLT_N  1E8 TC=0,0 
R_U9_R109         U9_N16785913 U9_N16785039  10 TC=0,0 
D_U9_D11         U9_N14627916 U9_N14627962 D_D1 
X_U9_S1    U9_N16785069 0 U9_N16785039 0 FLTb_U9_S1 
E_U9_E2         U9_N14628976 0 EN_UVLO 0 1
R_U9_R20         U9_N16785945 U9_N16785942  0.5 TC=0,0 
X_U9_U8         OVPB U9_N14642784 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R5         U9_N14627962 U9_N14627908  1.443k TC=0,0 
X_U9_U5         OTSD TIME_OUT U9_N14628736 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U9_V54         0 U9_N16785945 0.6
E_U9_ABM1         U9_N14628480 0 VALUE { IF ( V(SDWN) < 0.5, 0.536, 0.47)    }
R_U9_R2         U9_N14628832 U9_N14627900  86.56k TC=0,0 
R_U9_R6         U9_N14627952 U9_N14627908  4.25k TC=0,0 
X_U9_U10         REVERSE U9_N14643082 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R108         U9_N16785974 U9_N16785959  10 TC=0,0 
E_U9_GAIN2         U9_N14628086 0 VALUE {1 * V(U9_N14642784)}
C_U9_C72         U9_N16785974 0  0.001n IC=0 TC=0,0 
D_U9_D5         U9_N14628832 U9_N14628774 D_D1 
R_U9_R3         U9_N14628132 U9_N14628078  2.886k TC=0,0 
X_U9_U6         U9_N16761546 U9_FLT_DLYS U9_N16761528 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U9_D7         U9_N16785942 U9_N16785959 D_D1 
D_U9_D8         U9_N14628122 U9_N14628086 D_D1 
X_U9_U3         ENCIR U9_N14642398 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R1         U9_N14628880 U9_N14627900  2.886k TC=0,0 
X_U9_U12         U9_N14628736 U9_N14628720 U9_N16761546 N14628746
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U9_GAIN3         U9_N14627916 0 VALUE {1 * V(U9_N14643082)}
L_U9_L1         U9_N16785959 FLT_N  1nH  
X_U9_U11         U9_N16761528 U9_N16761488 U9_N16785069 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
L_U9_L2         U9_N16785913 U9_N16785959  1nH  
C_U9_C1         U9_N14627900 0  1n  TC=0,0 
C_U9_C2         U9_N14628078 0  1n  TC=0,0 
R_U9_R4         U9_N14628122 U9_N14628078  14.43k TC=0,0 
E_U9_GAIN1         U9_N14628774 0 VALUE {1 * V(U9_N14642398)}
X_U9_U13         SWEN U9_N16761488 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U9_D10         U9_N14627952 U9_N14627916 D_D1 
X_U9_U7         U9_N14627900 U9_N14628078 U9_N14628238 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U9         U9_N14628238 U9_N14627908 U9_FLT_DLYS OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U9_D6         U9_N14628774 U9_N14628880 D_D1 
D_U9_D9         U9_N14628086 U9_N14628132 D_D1 
X_U1_U6         U1_N16812834 SWEN BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U7         U1_N16812945 U1_OVP_TH U1_N16812661 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U13         OTSD U1_N16814152 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U11         TIME_OUT U1_N16814110 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R3         U1_REV_COMP U1_N16812446  144 TC=0,0 
D_U1_D6         U1_N16812819 U1_N16812906 D_D1 
E_U1_E4         U1_N16812945 0 OVP GND 1
X_U1_U8         UVLOB ENCIR U1_N16814152 U1_N16814110 DVDT_DISCH AND4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM3         U1_OVP_TH 0 VALUE { IF ( V(U1_N16812661) < 0.5, 0.99, 0.92)  
+   }
C_U1_C2         U1_N16812446 0  1n  TC=0,0 
X_U1_U10         ENCIR UVLOB ILIM_EN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U5         U1_N16812661 OVPB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U12         U1_REV_COMP REVERSE INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1u
X_U1_U1         U1_N16812713 U1_EN_TH ENCIR COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_GAIN1         U1_N16812819 0 VALUE {1 * V(U1_N16815655)}
E_U1_E2         U1_N16812713 0 EN_UVLO GND 1
X_U1_U9         U1_REV_THR IN_1 U1_REV_COMP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_ABM1         U1_EN_TH 0 VALUE { IF ( V(ENCIR) < 0.5, 0.99, 0.92)    }
X_U1_U14         DVDT_DISCH OVPB U1_N16815655 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U3         U1_N16812952 U1_UVLO_TH UVLOB COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
D_U1_D5         U1_N16812901 U1_N16812819 D_D1 
E_U1_E3         U1_N16812952 0 IN_1 GND 1
R_U1_R2         U1_N16812901 U1_N16812834  721.5 TC=0,0 
R_U1_R1         U1_N16812906 U1_N16812834  130k TC=0,0 
E_U1_ABM4         U1_REV_THR 0 VALUE { IF(V(DIS_BLCK_FET) < 0.5, IF (
+  V(U1_N16812446) < 0.5,(V(OUT_1)-9.3m),(V(OUT_1)+100m)) , -1m)    }
C_U1_C1         U1_N16812834 0  1n  TC=0,0 
E_U1_ABM2         U1_UVLO_TH 0 VALUE { IF ( V(UVLOB) < 0.5, 2.3, 2.184)    }
X_U2_U6         U2_N16766325 DIS_BLCK_FET BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_U7         DMODE U2_ENBLKB_TH U2_N16768852 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U2_E1         RAMP_CNTRL 0 DVDT 0 11.9
D_U2_D1         DVDT U2_N16766635 D_D1 
E_U2_GAIN1         U2_N16766333 0 VALUE {1 * V(U2_N16768852)}
C_U2_Cdvdt         0 DVDT  1p  TC=0,0 
E_U2_ABM3         U2_ENBLKB_TH 0 VALUE { IF( V(U2_N16766333) < 0.5, 1.85, 0.96)
+     }
I_U2_Idvdt         U2_N16766635 DVDT DC 1u  
I_U2_IENBLKb         DMODE 0 DC 1u  
V_U2_V1         U2_N16766635 0 2.88
D_U2_D5         U2_N167665111 U2_N16766333 D_D1 
X_U2_U8         RAMP_CNTRL U2_N16766977 DVDT_OVER COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_S1    DVDT_DISCH 0 DVDT 0 dV_by_dT_U2_S1 
R_U2_R2         U2_N167665111 U2_N16766325  {220n/.7n} TC=0,0 
V_U2_V8         U2_N16766977 IN_1 3V
R_U2_R1         U2_N167663490 U2_N16766325  {2u/.7n} TC=0,0 
R_U2_Rpar         DMODE 0  1E9  
D_U2_D2         0 DMODE D_D1 
D_U2_D6         U2_N16766333 U2_N167663490 D_D1 
C_U2_C1         U2_N16766325 0  1n  TC=0,0 
.ENDS TPS25944A_TRANS
*$
.subckt Thermal_Fault_U3_U1_S3 1 2 3 4  
S_U3_U1_S3         3 4 1 2 _U3_U1_S3
RS_U3_U1_S3         1 2 1G
.MODEL         _U3_U1_S3 VSWITCH Roff=1E12 Ron=1 Voff=0.51V Von=0.5
.ends Thermal_Fault_U3_U1_S3
*$
.subckt Thermal_Fault_U3_U1_S1 1 2 3 4  
S_U3_U1_S1         3 4 1 2 _U3_U1_S1
RS_U3_U1_S1         1 2 1G
.MODEL         _U3_U1_S1 VSWITCH Roff=100e6 Ron=1.0 Voff=0.8 Von=0.2
.ends Thermal_Fault_U3_U1_S1
*$
.subckt MOS_U3_H1 1 2 3 4  
H_U3_H1         3 4 VH_U3_H1 1
VH_U3_H1         1 2 0V
.ends MOS_U3_H1
*$
.subckt MOS_U3_S6 1 2 3 4  
S_U3_S6         3 4 1 2 _U3_S6
RS_U3_S6         1 2 1G
.MODEL         _U3_S6 VSWITCH Roff=1E6 Ron=1u Voff=0.2 Von=0.8
.ends MOS_U3_S6
*$
.subckt MOS_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=100E6 Ron=21m Voff=0.2 Von=0.8
.ends MOS_U3_S2
*$
.subckt MOS_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=1E9 Ron=1 Voff=0.8 Von=0.2
.ends MOS_U3_S5
*$
.subckt PGOOD_U8_S1 1 2 3 4  
S_U8_S1         3 4 1 2 _U8_S1
RS_U8_S1         1 2 1G
.MODEL         _U8_S1 VSWITCH Roff=1E9 Ron=20 Voff=0.2 Von=0.8
.ends PGOOD_U8_S1
*$
.subckt ILIM_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=10E6 Ron=1.0 Voff=0.2 Von=0.8
.ends ILIM_U4_S1
*$
.subckt ILIM_U4_S3 1 2 3 4  
S_U4_S3         3 4 1 2 _U4_S3
RS_U4_S3         1 2 1G
.MODEL         _U4_S3 VSWITCH Roff=1E12 Ron=1 Voff=0.51V Von=0.5
.ends ILIM_U4_S3
*$
.subckt ILIM_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends ILIM_U4_H1
*$
.subckt ILIM_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1E6 Ron=1 Voff=0.5V Von=0.51
.ends ILIM_U4_S2
*$
.subckt FLTb_U9_S1 1 2 3 4  
S_U9_S1         3 4 1 2 _U9_S1
RS_U9_S1         1 2 1G
.MODEL         _U9_S1 VSWITCH Roff=1e7 Ron=8 Voff=0.2 Von=0.8
.ends FLTb_U9_S1
*$
.subckt dV_by_dT_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=16 Ron=1E9 Voff=0.2 Von=0.8
.ends dV_by_dT_U2_S1
**************************BASIC COMPONENTS******************************
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.MODEL NMOS01_TPS25944A NMOS (VTO = 1.7 KP = 12.53 LAMBDA = 0.001)
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT D_MODE 1 2
D1 1 2 DD1
.MODEL DD1 D (IS = 1e-5 Rs = 10m N = 2.317)
*The DC characteristics of the diode are determined by the parameters IS, N & RS
.ENDS D_MODE
*$
.SUBCKT FALLING_ONESHOT IN OUT PARAMS: PULSE=100n VDD=1 VSS=0 VTHRESH=0.5
R_R1         IN INT  {PULSE/(0.693 * 1E-9)}  
X_U1         IN_B INT OUT AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
C_C1         0 INT  1n  
D_D1         IN INT DD 
X_U3         IN IN_B INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
*** Switch added to remove any glitches
S_S1 OUT 0 IN 0 S1
.MODEL         S1 VSWITCH Roff=100e6 Ron=1e-3 Voff=0.45V Von=0.55V
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS FALLING_ONESHOT
*$