
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000037                       # Number of seconds simulated
sim_ticks                                    36811500                       # Number of ticks simulated
final_tick                                   36811500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192572                       # Simulator instruction rate (inst/s)
host_op_rate                                   203971                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44804150                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679184                       # Number of bytes of host memory used
host_seconds                                     0.82                       # Real time elapsed on the host
sim_insts                                      158213                       # Number of instructions simulated
sim_ops                                        167581                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1043152276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         547654945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          93883705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27817394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          93883705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          26078807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          93883705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          26078807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          95622292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          29555981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          92145118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          26078807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          93883705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          27817394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          90406531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          27817394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2435760564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1043152276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     93883705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     93883705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     93883705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     95622292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     92145118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     93883705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     90406531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1696861035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13908697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13908697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13908697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1043152276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        547654945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         93883705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27817394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         93883705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         26078807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         93883705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         26078807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         95622292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         29555981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         92145118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         26078807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         93883705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         27817394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         90406531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         27817394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2449669261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  89728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      36804000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.677419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.587643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.389409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          121     43.37%     43.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     19.71%     63.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      7.17%     70.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      5.02%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      5.73%     81.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.87%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.79%     85.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.43%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36     12.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          279                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     34323000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                60610500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24481.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43231.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2437.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2437.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1111                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26102.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1496880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   816750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6403800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21443400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                58500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               32253570                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1025.632244                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1076400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20932965                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               480750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24816480                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.207929                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE       853750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29674500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   8847                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6645                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              930                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6058                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2967                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            48.976560                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    850                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                10                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 191                       # Number of system calls
system.cpu0.numCycles                           73624                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         43065                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       8847                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3817                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        19686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1999                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5115                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  624                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             38592                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.306670                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.720400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   30039     77.84%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     648      1.68%     79.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     800      2.07%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     643      1.67%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     481      1.25%     84.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     524      1.36%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     529      1.37%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     892      2.31%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4036     10.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               38592                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.120165                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.584932                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14377                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                16243                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6227                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1051                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   694                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 910                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  316                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 43638                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1160                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   694                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15029                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2253                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9062                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6590                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 4964                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 41878                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   453                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4224                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              49269                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               195438                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           50181                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               24                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                31647                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   17622                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           138                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3475                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6675                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5632                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              613                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             581                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     38931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                283                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    32614                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              440                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        36917                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        38592                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.845097                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.458272                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              26921     69.76%     69.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2977      7.71%     77.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1760      4.56%     82.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1619      4.20%     86.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               5315     13.77%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          38592                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                21754     66.70%     66.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 124      0.38%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5947     18.23%     85.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4786     14.67%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 32614                       # Type of FU issued
system.cpu0.iq.rate                          0.442981                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          1                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000031                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            104205                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            52156                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        30819                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                32                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 32587                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             114                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2761                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1389                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   694                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1798                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  380                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              39222                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              199                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6675                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5632                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               133                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  355                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            57                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           116                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          558                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 674                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                31777                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5594                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              837                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       10211                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5348                       # Number of branches executed
system.cpu0.iew.exec_stores                      4617                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.431612                       # Inst execution rate
system.cpu0.iew.wb_sent                         31128                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        30847                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    16839                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    35778                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.418980                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.470652                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          12930                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            207                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              625                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        36564                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.719150                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.663308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        27814     76.07%     76.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3207      8.77%     84.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1371      3.75%     88.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1007      2.75%     91.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1175      3.21%     94.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          819      2.24%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          331      0.91%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          176      0.48%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          664      1.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        36564                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               22066                       # Number of instructions committed
system.cpu0.commit.committedOps                 26295                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8157                       # Number of memory references committed
system.cpu0.commit.loads                         3914                       # Number of loads committed
system.cpu0.commit.membars                        118                       # Number of memory barriers committed
system.cpu0.commit.branches                      4470                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    22387                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 322                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           18027     68.56%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            108      0.41%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3914     14.88%     83.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4243     16.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            26295                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  664                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       74695                       # The number of ROB reads
system.cpu0.rob.rob_writes                      80489                       # The number of ROB writes
system.cpu0.timesIdled                            400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          35032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      22066                       # Number of Instructions Simulated
system.cpu0.committedOps                        26295                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.336536                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.336536                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.299712                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.299712                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   36470                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  17255                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   110199                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   19635                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11324                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               18                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          167.402982                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7528                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              303                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.844884                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   167.402982                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.163479                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.163479                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.278320                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            19110                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           19110                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4931                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4931                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2497                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2497                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7428                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7428                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7433                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7433                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          258                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1595                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1853                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1853                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16356500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16356500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     87208727                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     87208727                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    103565227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    103565227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    103565227                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    103565227                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9281                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9286                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9286                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.049721                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049721                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.389785                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.389785                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.199655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.199655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.199548                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.199548                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 63397.286822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63397.286822                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54676.317868                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54676.317868                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 55890.570426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55890.570426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 55890.570426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55890.570426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          468                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu0.dcache.writebacks::total                8                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1428                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1428                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1529                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1529                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1529                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1529                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          157                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          167                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          324                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          324                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10380000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10380000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9591000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9591000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     19971000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     19971000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     19971000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     19971000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.030256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.034910                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.034910                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.034891                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.034891                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66114.649682                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66114.649682                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 57431.137725                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57431.137725                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 61638.888889                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61638.888889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 61638.888889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61638.888889                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              223                       # number of replacements
system.cpu0.icache.tags.tagsinuse          245.625603                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4313                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.188333                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   245.625603                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.479738                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.479738                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            10830                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           10830                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4313                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4313                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4313                       # number of overall hits
system.cpu0.icache.overall_hits::total           4313                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          802                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          802                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          802                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           802                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          802                       # number of overall misses
system.cpu0.icache.overall_misses::total          802                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44543500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44543500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44543500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44543500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44543500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44543500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5115                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5115                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5115                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5115                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5115                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5115                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.156794                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156794                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.156794                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156794                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.156794                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156794                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55540.523691                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55540.523691                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55540.523691                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55540.523691                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55540.523691                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55540.523691                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          201                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          201                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34333750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34333750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34333750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34333750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34333750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34333750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.117498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.117498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.117498                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.117498                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.117498                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.117498                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57127.703827                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57127.703827                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57127.703827                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57127.703827                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57127.703827                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57127.703827                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7990                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7496                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              141                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                5202                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3976                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            76.432141                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    202                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           15306                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         33165                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7990                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4178                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    351                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                      893                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   80                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             11777                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.984037                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.740148                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    6897     58.56%     58.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     171      1.45%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      50      0.42%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     205      1.74%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     139      1.18%     63.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     170      1.44%     64.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     132      1.12%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      45      0.38%     66.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3968     33.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               11777                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.522018                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.166797                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2990                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4259                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1640                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2741                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   146                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 240                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 32674                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   146                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3287                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    383                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2024                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     4053                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1883                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 32030                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1658                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              55458                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               155269                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           42966                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                49330                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6124                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                55                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     4934                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                4463                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1020                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              352                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             434                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     31428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 89                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    29394                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              318                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        11777                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.495882                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.860635                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3833     32.55%     32.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                496      4.21%     36.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                363      3.08%     39.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                168      1.43%     41.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               6917     58.73%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          11777                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                24294     82.65%     82.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.18%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4274     14.54%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                774      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 29394                       # Type of FU issued
system.cpu1.iq.rate                          1.920423                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             70883                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            35233                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        29120                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 29394                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          565                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          382                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   146                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    382                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              31520                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 4463                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1020                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                42                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            40                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 119                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                29299                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4249                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               95                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        4984                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6798                       # Number of branches executed
system.cpu1.iew.exec_stores                       735                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.914217                       # Inst execution rate
system.cpu1.iew.wb_sent                         29170                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        29120                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    20700                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    41863                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.902522                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.494470                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3645                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              112                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11248                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.472173                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.531096                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4115     36.58%     36.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1380     12.27%     48.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          237      2.11%     50.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2157     19.18%     70.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          144      1.28%     71.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2154     19.15%     90.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          139      1.24%     91.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           74      0.66%     92.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          848      7.54%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11248                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               26840                       # Number of instructions committed
system.cpu1.commit.committedOps                 27807                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4536                       # Number of memory references committed
system.cpu1.commit.loads                         3898                       # Number of loads committed
system.cpu1.commit.membars                         40                       # Number of memory barriers committed
system.cpu1.commit.branches                      6545                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    21430                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 104                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           23220     83.50%     83.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.18%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           3898     14.02%     97.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           638      2.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            27807                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  848                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       41462                       # The number of ROB reads
system.cpu1.rob.rob_writes                      63502                       # The number of ROB writes
system.cpu1.timesIdled                             36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       58317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      26840                       # Number of Instructions Simulated
system.cpu1.committedOps                        27807                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.570268                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.570268                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.753561                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.753561                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   39055                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  12496                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   100269                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   38916                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5514                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.831120                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               4665                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           160.862069                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.831120                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             9673                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            9673                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4072                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4072                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          607                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           607                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         4679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         4681                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4681                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           97                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          118                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           118                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          121                       # number of overall misses
system.cpu1.dcache.overall_misses::total          121                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3413999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3413999                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1353500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1353500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        86000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4767499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4767499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4767499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4767499                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4169                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4169                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         4797                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4797                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         4802                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4802                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023267                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023267                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.033439                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.033439                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.024599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025198                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 35195.865979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35195.865979                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 64452.380952                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64452.380952                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12285.714286                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12285.714286                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 40402.533898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40402.533898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 39400.818182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39400.818182                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           48                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           66                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           79                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           79                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           39                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           41                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1416501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1416501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       448250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       448250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        65000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        65000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1864751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1864751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1883251                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1883251                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007436                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007436                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008130                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008130                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008538                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008538                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 45693.580645                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45693.580645                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 56031.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56031.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9285.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9285.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 47814.128205                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47814.128205                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 45932.951220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45932.951220                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.975797                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                797                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.759259                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.975797                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.015578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1840                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1840                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            797                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          797                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          797                       # number of overall hits
system.cpu1.icache.overall_hits::total            797                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           96                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           96                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            96                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           96                       # number of overall misses
system.cpu1.icache.overall_misses::total           96                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      8942500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8942500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      8942500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8942500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      8942500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8942500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          893                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.107503                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.107503                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.107503                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.107503                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.107503                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.107503                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 93151.041667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93151.041667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 93151.041667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93151.041667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 93151.041667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93151.041667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           42                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           42                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           42                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      5405500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5405500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      5405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      5405500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5405500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.060470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.060470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.060470                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.060470                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.060470                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.060470                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 100101.851852                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100101.851852                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 100101.851852                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100101.851852                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 100101.851852                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100101.851852                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   6692                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             6226                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              129                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4242                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3265                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            76.968411                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    187                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           14797                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         27736                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       6692                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3452                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         7478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    321                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                      798                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             10036                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.938322                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.722711                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5904     58.83%     58.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     184      1.83%     60.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      48      0.48%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     162      1.61%     62.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     102      1.02%     63.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     148      1.47%     65.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     128      1.28%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      73      0.73%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3287     32.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               10036                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.452254                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.874434                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2751                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3475                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1442                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2236                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   131                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 219                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 27363                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   131                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3016                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    437                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1504                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     3387                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1560                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 26772                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  1363                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              46222                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               129646                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           35827                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                40983                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    5235                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                47                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            46                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     4186                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                3780                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                829                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              306                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             329                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     26187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 73                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    24442                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              267                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         9773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        10036                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.435432                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.874146                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3405     33.93%     33.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                437      4.35%     38.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                315      3.14%     41.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                141      1.40%     42.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               5738     57.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          10036                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                20164     82.50%     82.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.21%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                3600     14.73%     97.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                626      2.56%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 24442                       # Type of FU issued
system.cpu2.iq.rate                          1.651821                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             59187                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            29391                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        24183                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 24442                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          530                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          287                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   131                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    319                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              26263                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 3780                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 829                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            32                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 105                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                24361                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 3574                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               81                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        4173                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    5633                       # Number of branches executed
system.cpu2.iew.exec_stores                       599                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.646347                       # Inst execution rate
system.cpu2.iew.wb_sent                         24229                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        24183                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    17160                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    34629                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.634318                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.495538                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3061                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              100                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples         9585                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.414189                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.546923                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3663     38.22%     38.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1184     12.35%     50.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          187      1.95%     52.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1758     18.34%     70.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           99      1.03%     71.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1771     18.48%     90.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          127      1.32%     91.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           73      0.76%     92.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          723      7.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         9585                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               22327                       # Number of instructions committed
system.cpu2.commit.committedOps                 23140                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          3792                       # Number of memory references committed
system.cpu2.commit.loads                         3250                       # Number of loads committed
system.cpu2.commit.membars                         34                       # Number of memory barriers committed
system.cpu2.commit.branches                      5433                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    17849                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  88                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           19297     83.39%     83.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.22%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           3250     14.04%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           542      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            23140                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  723                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       34738                       # The number of ROB reads
system.cpu2.rob.rob_writes                      52924                       # The number of ROB writes
system.cpu2.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       58826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      22327                       # Number of Instructions Simulated
system.cpu2.committedOps                        23140                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.662740                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.662740                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.508887                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.508887                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   32435                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  10464                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    83415                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   32171                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   4653                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            4.729691                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               3908                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           130.266667                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     4.729691                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004619                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.004619                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             8111                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            8111                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         3398                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           3398                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          506                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           506                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         3904                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            3904                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         3906                       # number of overall hits
system.cpu2.dcache.overall_hits::total           3906                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           85                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           27                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          112                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           112                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          115                       # number of overall misses
system.cpu2.dcache.overall_misses::total          115                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4619481                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4619481                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1776250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1776250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        78000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        78000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      6395731                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6395731                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      6395731                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6395731                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         3483                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         3483                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          533                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          533                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4016                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4016                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4021                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4021                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.024404                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024404                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.050657                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.050657                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.027888                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027888                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.028600                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028600                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54346.835294                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54346.835294                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 65787.037037                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65787.037037                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        13000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 57104.741071                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 57104.741071                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 55615.052174                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55615.052174                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          210                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          210                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           16                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           70                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           70                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           42                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           44                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1494501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1494501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       516500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       516500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        59500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        59500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      2011001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      2011001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      2030001                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      2030001                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.020638                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020638                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.010458                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010458                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.010943                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010943                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 48209.709677                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48209.709677                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 46954.545455                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46954.545455                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9916.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9916.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 47880.976190                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47880.976190                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 46136.386364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46136.386364                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.503988                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                715                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.240741                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.503988                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.014656                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.014656                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1650                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1650                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          715                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            715                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          715                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             715                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          715                       # number of overall hits
system.cpu2.icache.overall_hits::total            715                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           83                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           83                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           83                       # number of overall misses
system.cpu2.icache.overall_misses::total           83                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      7028750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7028750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      7028750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7028750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      7028750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7028750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          798                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          798                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          798                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          798                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          798                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          798                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.104010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.104010                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.104010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.104010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.104010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.104010                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 84683.734940                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84683.734940                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 84683.734940                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84683.734940                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 84683.734940                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84683.734940                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          240                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           29                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           29                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      5089000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5089000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      5089000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5089000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      5089000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5089000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.067669                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.067669                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.067669                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.067669                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.067669                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.067669                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 94240.740741                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 94240.740741                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 94240.740741                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 94240.740741                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 94240.740741                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 94240.740741                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   5915                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             5461                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              128                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3283                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2880                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.724642                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    168                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14227                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         24690                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       5915                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3048                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         6723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    313                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                      769                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              9314                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.840026                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.688965                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    5584     59.95%     59.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     172      1.85%     61.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      36      0.39%     62.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     167      1.79%     63.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     103      1.11%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     142      1.52%     66.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     114      1.22%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      67      0.72%     68.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2929     31.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                9314                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.415759                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.735433                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2560                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3319                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1290                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2016                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   128                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 224                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 24515                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   128                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2774                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    323                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1705                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     3070                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1313                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 23939                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1172                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              40781                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               115833                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           31964                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                36073                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    4697                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                51                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     3552                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                3376                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                911                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              268                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             357                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     23434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    21692                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              288                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         9805                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         9314                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.328967                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.896383                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3416     36.68%     36.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                392      4.21%     40.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                296      3.18%     44.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                132      1.42%     45.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               5078     54.52%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           9314                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                17806     82.09%     82.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  52      0.24%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                3218     14.83%     97.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                616      2.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 21692                       # Type of FU issued
system.cpu3.iq.rate                          1.524707                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             52986                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            26569                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        21442                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 21692                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          487                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          407                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   128                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    323                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              23503                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 3376                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 911                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                32                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 104                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                21601                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 3192                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               91                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        3771                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    4961                       # Number of branches executed
system.cpu3.iew.exec_stores                       579                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.518310                       # Inst execution rate
system.cpu3.iew.wb_sent                         21485                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        21442                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    15176                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    30733                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.507134                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.493801                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2997                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              100                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         8862                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.306590                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.519577                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3610     40.74%     40.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         1023     11.54%     52.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          175      1.97%     54.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1592     17.96%     72.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           92      1.04%     73.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1592     17.96%     91.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           93      1.05%     92.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           74      0.84%     93.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          611      6.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         8862                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               19686                       # Number of instructions committed
system.cpu3.commit.committedOps                 20441                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          3393                       # Number of memory references committed
system.cpu3.commit.loads                         2889                       # Number of loads committed
system.cpu3.commit.membars                         32                       # Number of memory barriers committed
system.cpu3.commit.branches                      4779                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    15794                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  82                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           16997     83.15%     83.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.25%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           2889     14.13%     97.53% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           504      2.47%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            20441                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  611                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       31390                       # The number of ROB reads
system.cpu3.rob.rob_writes                      47393                       # The number of ROB writes
system.cpu3.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       59396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      19686                       # Number of Instructions Simulated
system.cpu3.committedOps                        20441                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.722696                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.722696                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.383707                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.383707                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   28638                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   9413                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    74034                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   28120                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   4245                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            4.653872                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3522                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           113.612903                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.653872                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004545                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004545                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.030273                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             7298                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            7298                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         3051                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3051                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          470                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           470                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         3521                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            3521                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         3523                       # number of overall hits
system.cpu3.dcache.overall_hits::total           3523                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           65                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           27                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           92                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            92                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           95                       # number of overall misses
system.cpu3.dcache.overall_misses::total           95                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3240492                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3240492                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1741004                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1741004                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        49000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        49000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        38500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4981496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4981496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4981496                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4981496                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         3116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          497                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          497                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         3613                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         3613                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         3618                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         3618                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.020860                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020860                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.054326                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.054326                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.025464                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.025464                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026258                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026258                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 49853.723077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49853.723077                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 64481.629630                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64481.629630                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12833.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12833.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 54146.695652                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54146.695652                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 52436.800000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52436.800000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           35                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           16                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           51                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           51                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           11                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           41                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           43                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1230253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1230253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       521748                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       521748                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1752001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1752001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1771001                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1771001                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.022133                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022133                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011348                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011348                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 41008.433333                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41008.433333                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 47431.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47431.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 42731.731707                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42731.731707                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 41186.069767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 41186.069767                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.077518                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                688                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            12.740741                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.077518                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013823                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.013823                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1592                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1592                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          688                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            688                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          688                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             688                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          688                       # number of overall hits
system.cpu3.icache.overall_hits::total            688                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           81                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           81                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            81                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           81                       # number of overall misses
system.cpu3.icache.overall_misses::total           81                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      6289250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6289250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      6289250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6289250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      6289250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6289250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          769                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          769                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          769                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          769                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.105332                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.105332                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.105332                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.105332                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.105332                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.105332                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 77645.061728                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 77645.061728                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 77645.061728                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 77645.061728                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 77645.061728                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 77645.061728                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           27                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4727000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4727000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4727000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4727000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4727000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4727000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.070221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.070221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.070221                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.070221                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.070221                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.070221                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 87537.037037                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 87537.037037                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 87537.037037                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 87537.037037                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 87537.037037                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 87537.037037                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   5556                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             5070                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              132                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                2981                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   2694                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            90.372358                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    168                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           13686                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2230                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         23115                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       5556                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              2862                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         6363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    311                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                      772                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   67                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples              8781                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.842273                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.677806                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    5245     59.73%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     150      1.71%     61.44% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      33      0.38%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     188      2.14%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                      92      1.05%     65.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     162      1.84%     66.85% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     109      1.24%     68.09% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                      70      0.80%     68.89% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    2732     31.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total                8781                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.405962                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.688952                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2353                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3196                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     1269                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 1836                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   126                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 239                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 23028                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   126                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2567                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    348                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1625                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     2871                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 1243                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 22446                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  1098                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              37971                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               108471                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           29756                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                32968                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    5003                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                54                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     3278                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                3094                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                920                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              219                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             104                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     21819                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    20070                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              349                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           3320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         9732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples         8781                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        2.285617                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.909742                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3338     38.01%     38.01% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                381      4.34%     42.35% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                217      2.47%     44.82% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                125      1.42%     46.25% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4               4720     53.75%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total           8781                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                16490     82.16%     82.16% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                   3      0.01%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.18% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                2907     14.48%     96.66% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                670      3.34%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 20070                       # Type of FU issued
system.cpu4.iq.rate                          1.466462                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             49270                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            25219                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        19812                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 20070                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          512                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          479                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   126                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    349                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              21896                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               72                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 3094                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 920                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            30                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 109                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                19944                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 2887                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              126                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        3480                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    4636                       # Number of branches executed
system.cpu4.iew.exec_stores                       593                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.457256                       # Inst execution rate
system.cpu4.iew.wb_sent                         19846                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        19812                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    13956                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    28387                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.447611                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.491633                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           3253                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              103                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples         8304                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     2.236633                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.518820                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3587     43.20%     43.20% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1          844     10.16%     53.36% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          194      2.34%     55.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1418     17.08%     72.77% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          119      1.43%     74.21% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1419     17.09%     91.29% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          103      1.24%     92.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           62      0.75%     93.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          558      6.72%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total         8304                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               17900                       # Number of instructions committed
system.cpu4.commit.committedOps                 18573                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          3023                       # Number of memory references committed
system.cpu4.commit.loads                         2582                       # Number of loads committed
system.cpu4.commit.membars                         30                       # Number of memory barriers committed
system.cpu4.commit.branches                      4398                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    14293                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  74                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           15548     83.71%     83.71% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult              2      0.01%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           2582     13.90%     97.63% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           441      2.37%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            18573                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  558                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       29312                       # The number of ROB reads
system.cpu4.rob.rob_writes                      44200                       # The number of ROB writes
system.cpu4.timesIdled                             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       59937                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      17900                       # Number of Instructions Simulated
system.cpu4.committedOps                        18573                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.764581                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.764581                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.307906                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.307906                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   26367                       # number of integer regfile reads
system.cpu4.int_regfile_writes                   8559                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    68217                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   26128                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   4011                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            4.040993                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               3168                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               28                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           113.142857                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     4.040993                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.003946                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.003946                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             6587                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            6587                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         2752                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           2752                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          410                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           410                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         3162                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            3162                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         3164                       # number of overall hits
system.cpu4.dcache.overall_hits::total           3164                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           73                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           19                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            9                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data           92                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            92                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data           95                       # number of overall misses
system.cpu4.dcache.overall_misses::total           95                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3045958                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3045958                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2035750                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2035750                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       110000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       110000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      5081708                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      5081708                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      5081708                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      5081708                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         2825                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         2825                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          429                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          429                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         3254                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         3254                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         3259                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         3259                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.025841                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025841                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.044289                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.044289                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.028273                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028273                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.029150                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.029150                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 41725.452055                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 41725.452055                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 107144.736842                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 107144.736842                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 12222.222222                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12222.222222                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 55235.956522                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 55235.956522                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 53491.663158                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 53491.663158                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           45                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           57                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           57                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           28                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            9                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           35                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           37                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1242505                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1242505                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       936500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       936500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        24501                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        24501                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        83000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        83000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      2179005                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      2179005                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      2203506                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      2203506                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.009912                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.009912                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.016317                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016317                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.010756                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.010756                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.011353                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.011353                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 44375.178571                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 44375.178571                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 133785.714286                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 133785.714286                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data 12250.500000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 12250.500000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  9222.222222                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9222.222222                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 62257.285714                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 62257.285714                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 59554.216216                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 59554.216216                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.762093                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                694                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            12.618182                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.762093                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013207                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013207                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1599                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1599                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst          694                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            694                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst          694                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             694                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst          694                       # number of overall hits
system.cpu4.icache.overall_hits::total            694                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           78                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           78                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           78                       # number of overall misses
system.cpu4.icache.overall_misses::total           78                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      7078750                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7078750                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      7078750                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7078750                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      7078750                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7078750                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst          772                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          772                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst          772                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          772                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst          772                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          772                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.101036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.101036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.101036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.101036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.101036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.101036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 90753.205128                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 90753.205128                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 90753.205128                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 90753.205128                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 90753.205128                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 90753.205128                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           23                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           23                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           23                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           55                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           55                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      5311250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5311250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      5311250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5311250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      5311250                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5311250                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.071244                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.071244                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.071244                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.071244                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.071244                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.071244                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 96568.181818                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 96568.181818                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 96568.181818                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 96568.181818                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 96568.181818                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 96568.181818                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   5653                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             5244                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              112                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                3245                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   2769                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            85.331279                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    149                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           13208                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         23289                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       5653                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              2918                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         6276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    271                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                      650                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples              8491                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.926039                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.717776                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    5009     58.99%     58.99% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     151      1.78%     60.77% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      32      0.38%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     152      1.79%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                      89      1.05%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     125      1.47%     65.46% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     101      1.19%     66.65% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                      69      0.81%     67.46% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    2763     32.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total                8491                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.427998                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.763250                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2304                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 2994                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     1163                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 1923                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   106                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 202                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 23034                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  117                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   106                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2511                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    286                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1429                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     2858                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 1300                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 22531                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  1156                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              38848                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               109026                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           30029                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                34405                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    4439                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     3386                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                3105                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                771                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              206                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              91                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     22071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    20524                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              298                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           2776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         8521                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples         8491                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        2.417148                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.888046                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               2962     34.88%     34.88% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                358      4.22%     39.10% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                203      2.39%     41.49% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                112      1.32%     42.81% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4               4856     57.19%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total           8491                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                16985     82.76%     82.76% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                   3      0.01%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.77% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                2953     14.39%     97.16% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                583      2.84%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 20524                       # Type of FU issued
system.cpu5.iq.rate                          1.553907                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             49837                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            24911                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        20324                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 20524                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          423                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          321                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   106                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    288                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              22136                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 3105                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 771                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            26                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                  88                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                20448                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 2936                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts               76                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        3474                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    4780                       # Number of branches executed
system.cpu5.iew.exec_stores                       538                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.548153                       # Inst execution rate
system.cpu5.iew.wb_sent                         20361                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        20324                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    14380                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    29214                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.538764                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.492230                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           2717                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts               83                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples         8096                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     2.390934                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.537129                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3228     39.87%     39.87% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1          829     10.24%     50.11% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          175      2.16%     52.27% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1496     18.48%     70.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          119      1.47%     72.22% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1502     18.55%     90.77% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          107      1.32%     92.09% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           58      0.72%     92.81% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          582      7.19%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total         8096                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               18664                       # Number of instructions committed
system.cpu5.commit.committedOps                 19357                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          3132                       # Number of memory references committed
system.cpu5.commit.loads                         2682                       # Number of loads committed
system.cpu5.commit.membars                         30                       # Number of memory barriers committed
system.cpu5.commit.branches                      4588                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    14891                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  76                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           16223     83.81%     83.81% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult              2      0.01%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.82% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           2682     13.86%     97.68% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           450      2.32%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            19357                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  582                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       29315                       # The number of ROB reads
system.cpu5.rob.rob_writes                      44615                       # The number of ROB writes
system.cpu5.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       60415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      18664                       # Number of Instructions Simulated
system.cpu5.committedOps                        19357                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.707673                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.707673                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.413083                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.413083                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   27146                       # number of integer regfile reads
system.cpu5.int_regfile_writes                   8693                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    69897                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   27188                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   3978                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            3.817564                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               3239                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           124.576923                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     3.817564                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.003728                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.003728                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             6708                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            6708                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         2812                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           2812                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          423                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           423                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         3235                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            3235                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         3237                       # number of overall hits
system.cpu5.dcache.overall_hits::total           3237                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           67                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           19                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            3                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data           86                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data           89                       # number of overall misses
system.cpu5.dcache.overall_misses::total           89                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2871446                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2871446                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1531250                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1531250                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        68000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        68000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4402696                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4402696                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4402696                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4402696                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         2879                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         2879                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          442                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          442                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         3321                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         3321                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         3326                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         3326                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.023272                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.023272                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.042986                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.042986                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.025896                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.025896                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.026759                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.026759                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 42857.402985                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 42857.402985                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 80592.105263                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80592.105263                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data        13600                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total        13600                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 51194.139535                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 51194.139535                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 49468.494382                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 49468.494382                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           40                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           52                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           52                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           27                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           34                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           36                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1285003                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1285003                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       503750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       503750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        52500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        52500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1788753                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1788753                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1806753                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1806753                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.009378                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.009378                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.015837                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.015837                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.010238                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.010238                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.010824                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.010824                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 47592.703704                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 47592.703704                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 71964.285714                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 71964.285714                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data        10500                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10500                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 52610.382353                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 52610.382353                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 50187.583333                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 50187.583333                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.460706                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                576                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            10.867925                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.460706                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.012619                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.012619                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1353                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1353                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst          576                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            576                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst          576                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             576                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst          576                       # number of overall hits
system.cpu5.icache.overall_hits::total            576                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           74                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           74                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           74                       # number of overall misses
system.cpu5.icache.overall_misses::total           74                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      6081000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6081000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      6081000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6081000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      6081000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6081000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst          650                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          650                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst          650                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          650                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst          650                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          650                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.113846                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.113846                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.113846                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.113846                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.113846                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.113846                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 82175.675676                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 82175.675676                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 82175.675676                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 82175.675676                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 82175.675676                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 82175.675676                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           21                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           21                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           21                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           53                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           53                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           53                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4783250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4783250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4783250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4783250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4783250                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4783250                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.081538                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.081538                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.081538                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.081538                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.081538                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.081538                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst        90250                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total        90250                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst        90250                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total        90250                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst        90250                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total        90250                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   5096                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             4638                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              123                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                2659                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   2458                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            92.440767                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    151                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           12723                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         21262                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       5096                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              2609                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         5675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    289                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                      711                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   61                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples              8673                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.654791                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.623647                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    5407     62.34%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     147      1.69%     64.04% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      28      0.32%     64.36% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     169      1.95%     66.31% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                      85      0.98%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     150      1.73%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     102      1.18%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                      67      0.77%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    2518     29.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                8673                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.400534                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.671147                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2234                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 3475                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     1119                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 1729                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   115                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 226                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 21144                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   115                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2410                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    334                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          2057                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     2652                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 1104                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 20563                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                   996                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              34595                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups                99374                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           27281                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                29992                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    4599                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                53                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     2869                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                2825                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                913                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              189                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              95                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     20033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 68                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    18364                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              351                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           3154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         9309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples         8673                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        2.117376                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.930483                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3681     42.44%     42.44% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                357      4.12%     46.56% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                208      2.40%     48.96% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                117      1.35%     50.31% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4               4310     49.69%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total           8673                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                15049     81.95%     81.95% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                   3      0.02%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.96% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                2662     14.50%     96.46% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                650      3.54%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 18364                       # Type of FU issued
system.cpu6.iq.rate                          1.443370                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             45752                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            23257                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        18117                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 18364                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          458                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          491                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   115                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    335                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              20104                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               72                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 2825                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 913                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            24                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 102                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                18240                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 2648                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              124                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        3218                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    4224                       # Number of branches executed
system.cpu6.iew.exec_stores                       570                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.433624                       # Inst execution rate
system.cpu6.iew.wb_sent                         18151                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        18117                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    12741                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    26005                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.423957                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.489944                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           3089                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts               94                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         8222                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     2.061177                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.471446                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3923     47.71%     47.71% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1          712      8.66%     56.37% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          179      2.18%     58.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1347     16.38%     74.93% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          112      1.36%     76.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1327     16.14%     92.43% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           82      1.00%     93.43% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           59      0.72%     94.15% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          481      5.85%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         8222                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               16303                       # Number of instructions committed
system.cpu6.commit.committedOps                 16947                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          2789                       # Number of memory references committed
system.cpu6.commit.loads                         2367                       # Number of loads committed
system.cpu6.commit.membars                         29                       # Number of memory barriers committed
system.cpu6.commit.branches                      4002                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    13058                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  71                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           14156     83.53%     83.53% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult              2      0.01%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           2367     13.97%     97.51% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           422      2.49%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            16947                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  481                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       27530                       # The number of ROB reads
system.cpu6.rob.rob_writes                      40594                       # The number of ROB writes
system.cpu6.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       60900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      16303                       # Number of Instructions Simulated
system.cpu6.committedOps                        16947                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.780409                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.780409                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.281380                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.281380                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   24086                       # number of integer regfile reads
system.cpu6.int_regfile_writes                   7872                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    62412                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   23746                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   3727                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    37                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            3.459266                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               2913                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           112.038462                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     3.459266                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.003378                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.003378                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             6069                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            6069                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         2517                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           2517                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          392                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           392                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         2909                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            2909                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         2911                       # number of overall hits
system.cpu6.dcache.overall_hits::total           2911                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           69                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           19                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            8                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data           88                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data           91                       # number of overall misses
system.cpu6.dcache.overall_misses::total           91                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2844482                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2844482                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2748750                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2748750                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        99500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        99500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      5593232                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      5593232                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      5593232                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      5593232                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         2586                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         2586                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          411                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          411                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         2997                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         2997                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         3002                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         3002                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.026682                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026682                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.046229                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.046229                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.029363                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.029363                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.030313                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.030313                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 41224.376812                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 41224.376812                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 144671.052632                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 144671.052632                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 12437.500000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 12437.500000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 63559.454545                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 63559.454545                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 61464.087912                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 61464.087912                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           42                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           54                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           54                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           27                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           34                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           36                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1198001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1198001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       797750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       797750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        23001                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        23001                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1995751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1995751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      2018752                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      2018752                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.010441                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010441                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.017032                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.017032                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.011345                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.011345                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.011992                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.011992                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 44370.407407                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 44370.407407                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 113964.285714                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 113964.285714                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data 11500.500000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 11500.500000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  9437.500000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9437.500000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 58698.558824                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 58698.558824                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 56076.444444                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 56076.444444                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.217583                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                636                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            11.777778                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.217583                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.012144                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.012144                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1476                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1476                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst          636                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            636                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst          636                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             636                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst          636                       # number of overall hits
system.cpu6.icache.overall_hits::total            636                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           75                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           75                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           75                       # number of overall misses
system.cpu6.icache.overall_misses::total           75                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      6388250                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6388250                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      6388250                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6388250                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      6388250                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6388250                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst          711                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          711                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst          711                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          711                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst          711                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          711                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.105485                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.105485                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.105485                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.105485                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.105485                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.105485                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 85176.666667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 85176.666667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 85176.666667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 85176.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 85176.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 85176.666667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           21                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           21                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           21                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           54                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           54                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4728000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4728000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4728000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4728000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4728000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4728000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.075949                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.075949                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.075949                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.075949                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.075949                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.075949                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 87555.555556                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 87555.555556                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 87555.555556                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 87555.555556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 87555.555556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 87555.555556                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   4445                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             4057                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              103                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                4245                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   2126                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            50.082450                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    124                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           12282                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         18464                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       4445                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              2250                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         5190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    253                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                      604                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   60                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              7743                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.571355                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.602941                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    4927     63.63%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     135      1.74%     65.38% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      27      0.35%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     126      1.63%     67.35% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                      74      0.96%     68.31% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     112      1.45%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                      91      1.18%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                      67      0.87%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    2184     28.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                7743                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.361912                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.503338                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2107                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 3087                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     1052                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 1400                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                    96                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 181                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 18202                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                    96                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2310                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    229                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1850                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     2233                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 1024                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 17691                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                   886                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              30019                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups                85567                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           23541                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                26524                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    3491                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     2846                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                2445                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                691                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              203                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             217                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     17247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 55                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    15991                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              251                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         6992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         7743                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.065220                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.934074                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3397     43.87%     43.87% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                298      3.85%     47.72% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                206      2.66%     50.38% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                 87      1.12%     51.50% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4               3755     48.50%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           7743                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                13161     82.30%     82.30% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                   3      0.02%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.32% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                2326     14.55%     96.87% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                501      3.13%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 15991                       # Type of FU issued
system.cpu7.iq.rate                          1.301987                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             39976                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            19592                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        15829                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 15991                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          346                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          299                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                    96                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    230                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              17305                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 2445                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 691                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            18                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           58                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                  76                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                15912                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 2312                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts               79                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        2765                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    3690                       # Number of branches executed
system.cpu7.iew.exec_stores                       453                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.295554                       # Inst execution rate
system.cpu7.iew.wb_sent                         15861                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        15829                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    11108                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    22602                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.288797                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.491461                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           2216                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts               73                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         7416                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     2.025485                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.475618                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3557     47.96%     47.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1          765     10.32%     58.28% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          114      1.54%     59.82% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1161     15.66%     75.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           54      0.73%     76.20% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1172     15.80%     92.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          104      1.40%     93.41% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           67      0.90%     94.31% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          422      5.69%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         7416                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               14427                       # Number of instructions committed
system.cpu7.commit.committedOps                 15021                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          2491                       # Number of memory references committed
system.cpu7.commit.loads                         2099                       # Number of loads committed
system.cpu7.commit.membars                         27                       # Number of memory barriers committed
system.cpu7.commit.branches                      3533                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    11591                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  65                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           12528     83.40%     83.40% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult              2      0.01%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           2099     13.97%     97.39% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           392      2.61%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            15021                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  422                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       23984                       # The number of ROB reads
system.cpu7.rob.rob_writes                      34871                       # The number of ROB writes
system.cpu7.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       61341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      14427                       # Number of Instructions Simulated
system.cpu7.committedOps                        15021                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.851320                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.851320                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.174646                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.174646                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   20994                       # number of integer regfile reads
system.cpu7.int_regfile_writes                   6943                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    54519                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   20735                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   3292                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    15                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            3.685690                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               2600                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            86.666667                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     3.685690                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.003599                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.003599                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             5374                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            5374                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         2229                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           2229                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          365                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           365                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            2                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         2594                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            2594                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         2596                       # number of overall hits
system.cpu7.dcache.overall_hits::total           2596                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           41                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           20                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           61                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           64                       # number of overall misses
system.cpu7.dcache.overall_misses::total           64                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1863750                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1863750                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2003750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2003750                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        37000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      3867500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3867500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      3867500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3867500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         2270                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2270                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          385                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          385                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         2655                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         2655                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         2660                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         2660                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.018062                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.018062                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.051948                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.051948                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.022976                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.022976                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.024060                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.024060                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 45457.317073                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 45457.317073                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 100187.500000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 100187.500000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 63401.639344                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 63401.639344                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 60429.687500                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 60429.687500                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           14                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           25                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           25                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           27                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           36                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           38                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1144750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1144750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       625500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       625500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1770250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1770250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1788250                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1788250                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.011894                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011894                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.023377                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.023377                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.013559                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.013559                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.014286                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.014286                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 42398.148148                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 42398.148148                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data        69500                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        69500                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 49173.611111                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 49173.611111                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 47059.210526                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 47059.210526                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.679320                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                538                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            10.346154                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.679320                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011092                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011092                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             1260                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            1260                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst          538                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            538                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst          538                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             538                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst          538                       # number of overall hits
system.cpu7.icache.overall_hits::total            538                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           66                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           66                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           66                       # number of overall misses
system.cpu7.icache.overall_misses::total           66                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5465500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5465500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5465500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5465500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5465500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5465500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst          604                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          604                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst          604                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          604                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst          604                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          604                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.109272                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.109272                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.109272                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.109272                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.109272                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.109272                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 82810.606061                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 82810.606061                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 82810.606061                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 82810.606061                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 82810.606061                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 82810.606061                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           52                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           52                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4242750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4242750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4242750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4242750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4242750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4242750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.086093                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.086093                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.086093                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.086093                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.086093                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.086093                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 81591.346154                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 81591.346154                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 81591.346154                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 81591.346154                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 81591.346154                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 81591.346154                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1395                       # Transaction distribution
system.membus.trans_dist::ReadResp               1394                       # Transaction distribution
system.membus.trans_dist::Writeback                 8                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::ReadExReq               212                       # Transaction distribution
system.membus.trans_dist::ReadExResp              212                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   90176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              237                       # Total snoops (count)
system.membus.snoop_fanout::samples              1654                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1654                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2015497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3189750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1742244                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             290000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             246749                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             291000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer10.occupancy            259999                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            291000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            243499                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer17.occupancy            296250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer18.occupancy            238494                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer21.occupancy            280750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer22.occupancy            213747                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer25.occupancy            288500                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer26.occupancy            227248                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer29.occupancy            279250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer30.occupancy            201750                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
