/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 280 176)
	(text "plls_and_photons" (rect 5 0 110 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "input70MHz" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
		(text "input70MHz" (rect 21 27 94 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "50MHzClock" (rect 0 0 74 19)(font "Intel Clear" (font_size 8)))
		(text "50MHzClock" (rect 21 43 95 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "updatepll" (rect 0 0 57 19)(font "Intel Clear" (font_size 8)))
		(text "updatepll" (rect 21 59 78 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "pll_phase[7..0]" (rect 0 0 88 19)(font "Intel Clear" (font_size 8)))
		(text "pll_phase[7..0]" (rect 21 75 109 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "photon_in" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "photon_in" (rect 21 91 80 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 264 32)
		(output)
		(text "decimate" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "decimate" (rect 188 27 243 46)(font "Intel Clear" (font_size 8)))
		(line (pt 264 32)(pt 248 32))
	)
	(port
		(pt 264 48)
		(output)
		(text "detect[1..0]" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "detect[1..0]" (rect 175 43 243 62)(font "Intel Clear" (font_size 8)))
		(line (pt 264 48)(pt 248 48)(line_width 3))
	)
	(port
		(pt 264 64)
		(output)
		(text "clk_phase_shifted" (rect 0 0 107 19)(font "Intel Clear" (font_size 8)))
		(text "clk_phase_shifted" (rect 136 59 243 78)(font "Intel Clear" (font_size 8)))
		(line (pt 264 64)(pt 248 64))
	)
	(port
		(pt 264 80)
		(output)
		(text "in_phase" (rect 0 0 53 19)(font "Intel Clear" (font_size 8)))
		(text "in_phase" (rect 190 75 243 94)(font "Intel Clear" (font_size 8)))
		(line (pt 264 80)(pt 248 80))
	)
	(port
		(pt 264 96)
		(output)
		(text "out_of_phase" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "out_of_phase" (rect 163 91 243 110)(font "Intel Clear" (font_size 8)))
		(line (pt 264 96)(pt 248 96))
	)
	(port
		(pt 264 112)
		(output)
		(text "locked" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "locked" (rect 205 107 243 126)(font "Intel Clear" (font_size 8)))
		(line (pt 264 112)(pt 248 112))
	)
	(port
		(pt 264 128)
		(output)
		(text "photon_unregistered" (rect 0 0 122 19)(font "Intel Clear" (font_size 8)))
		(text "photon_unregistered" (rect 121 123 243 142)(font "Intel Clear" (font_size 8)))
		(line (pt 264 128)(pt 248 128))
	)
	(drawing
		(rectangle (rect 16 16 248 144))
	)
)
