#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555dc0846660 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x555dc086f7a0_0 .net "DataAdr", 31 0, L_0x555dc0871dd0;  1 drivers
v0x555dc086f880_0 .net "MemWrite", 0 0, L_0x555dc0871990;  1 drivers
v0x555dc086f940_0 .net "WriteData", 31 0, v0x555dc08647a0_0;  1 drivers
v0x555dc086f9e0_0 .var "clk", 0 0;
v0x555dc086fa80_0 .var "reset", 0 0;
E_0x555dc0791560 .event negedge, v0x555dc0856820_0;
S_0x555dc07ffcc0 .scope module, "dut" "top" 2 7, 3 1 0, S_0x555dc0846660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x555dc086f1c0_0 .net "Adr", 31 0, L_0x555dc0871dd0;  alias, 1 drivers
v0x555dc086f330_0 .net "MemWrite", 0 0, L_0x555dc0871990;  alias, 1 drivers
v0x555dc086f480_0 .net "ReadData", 31 0, L_0x555dc08875d0;  1 drivers
v0x555dc086f520_0 .net "WriteData", 31 0, v0x555dc08647a0_0;  alias, 1 drivers
v0x555dc086f5c0_0 .net "clk", 0 0, v0x555dc086f9e0_0;  1 drivers
v0x555dc086f660_0 .net "reset", 0 0, v0x555dc086fa80_0;  1 drivers
S_0x555dc0815c60 .scope module, "arm" "arm" 3 17, 4 72 0, S_0x555dc07ffcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v0x555dc085dc70_0 .net "ALUControl", 2 0, v0x555dc085ad80_0;  1 drivers
v0x555dc086c450_0 .net "ALUFlags", 3 0, L_0x555dc0885ed0;  1 drivers
v0x555dc086c5a0_0 .net "ALUSrcA", 1 0, L_0x555dc0870410;  1 drivers
v0x555dc086c6d0_0 .net "ALUSrcB", 1 0, L_0x555dc0870500;  1 drivers
v0x555dc086c790_0 .net "Adr", 31 0, L_0x555dc0871dd0;  alias, 1 drivers
v0x555dc086c850_0 .net "AdrSrc", 0 0, L_0x555dc0870290;  1 drivers
v0x555dc086c8f0_0 .net "IRWrite", 0 0, L_0x555dc08701f0;  1 drivers
v0x555dc086c990_0 .net "ImmSrc", 1 0, L_0x555dc0870bd0;  1 drivers
v0x555dc086cae0_0 .net "Instr", 31 0, v0x555dc0863170_0;  1 drivers
v0x555dc086cc30_0 .net "MemWrite", 0 0, L_0x555dc0871990;  alias, 1 drivers
v0x555dc086ccd0_0 .net "PCWrite", 0 0, L_0x555dc0871b90;  1 drivers
v0x555dc086ce00_0 .net "ReadData", 31 0, L_0x555dc08875d0;  alias, 1 drivers
v0x555dc086cec0_0 .net "RegSrc", 1 0, v0x555dc085b970_0;  1 drivers
v0x555dc086cf80_0 .net "RegWrite", 0 0, L_0x555dc08718d0;  1 drivers
v0x555dc086d0b0_0 .net "ResultSrc", 1 0, L_0x555dc0870370;  1 drivers
v0x555dc086d170_0 .net "WriteData", 31 0, v0x555dc08647a0_0;  alias, 1 drivers
v0x555dc086d230_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc086d2d0_0 .net "isShift", 0 0, L_0x555dc0870ac0;  1 drivers
v0x555dc086d370_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
L_0x555dc0871d30 .part v0x555dc0863170_0, 12, 20;
S_0x555dc0844950 .scope module, "c" "controller" 4 99, 5 1 0, S_0x555dc0815c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "isShift";
    .port_info 5 /OUTPUT 1 "PCWrite";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "IRWrite";
    .port_info 9 /OUTPUT 1 "AdrSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUSrcA";
    .port_info 12 /OUTPUT 2 "ALUSrcB";
    .port_info 13 /OUTPUT 2 "ResultSrc";
    .port_info 14 /OUTPUT 2 "ImmSrc";
    .port_info 15 /OUTPUT 3 "ALUControl";
v0x555dc0858da0_0 .net "ALUControl", 2 0, v0x555dc085ad80_0;  alias, 1 drivers
v0x555dc085c850_0 .net "ALUFlags", 3 0, L_0x555dc0885ed0;  alias, 1 drivers
v0x555dc085c920_0 .net "ALUSrcA", 1 0, L_0x555dc0870410;  alias, 1 drivers
v0x555dc085ca40_0 .net "ALUSrcB", 1 0, L_0x555dc0870500;  alias, 1 drivers
v0x555dc085cb30_0 .net "AdrSrc", 0 0, L_0x555dc0870290;  alias, 1 drivers
v0x555dc085cc70_0 .net "FlagW", 1 0, v0x555dc085b2b0_0;  1 drivers
v0x555dc085cd80_0 .net "IRWrite", 0 0, L_0x555dc08701f0;  alias, 1 drivers
v0x555dc085ce70_0 .net "ImmSrc", 1 0, L_0x555dc0870bd0;  alias, 1 drivers
v0x555dc085cf30_0 .net "Instr", 31 12, L_0x555dc0871d30;  1 drivers
v0x555dc085cff0_0 .net "MemW", 0 0, L_0x555dc086ff00;  1 drivers
v0x555dc085d090_0 .net "MemWrite", 0 0, L_0x555dc0871990;  alias, 1 drivers
v0x555dc085d130_0 .net "NextPC", 0 0, L_0x555dc086fd30;  1 drivers
v0x555dc085d1d0_0 .net "PCS", 0 0, L_0x555dc0870820;  1 drivers
v0x555dc085d270_0 .net "PCWrite", 0 0, L_0x555dc0871b90;  alias, 1 drivers
v0x555dc085d310_0 .net "RegSrc", 1 0, v0x555dc085b970_0;  alias, 1 drivers
v0x555dc085d3b0_0 .net "RegW", 0 0, L_0x555dc0870030;  1 drivers
v0x555dc085d450_0 .net "RegWrite", 0 0, L_0x555dc08718d0;  alias, 1 drivers
v0x555dc085d600_0 .net "ResultSrc", 1 0, L_0x555dc0870370;  alias, 1 drivers
v0x555dc085d6f0_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc085d790_0 .net "isShift", 0 0, L_0x555dc0870ac0;  alias, 1 drivers
v0x555dc085d830_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
L_0x555dc0870c40 .part L_0x555dc0871d30, 14, 2;
L_0x555dc0870ce0 .part L_0x555dc0871d30, 8, 6;
L_0x555dc0870d80 .part L_0x555dc0871d30, 0, 4;
L_0x555dc0871c00 .part L_0x555dc0871d30, 16, 4;
S_0x555dc0828fb0 .scope module, "cl" "condlogic" 5 61, 6 4 0, S_0x555dc0844950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0x555dc0871860 .functor AND 2, v0x555dc085b2b0_0, L_0x555dc08716f0, C4<11>, C4<11>;
L_0x555dc08718d0 .functor AND 1, L_0x555dc0870030, v0x555dc08569c0_0, C4<1>, C4<1>;
L_0x555dc0871990 .functor AND 1, L_0x555dc086ff00, v0x555dc08569c0_0, C4<1>, C4<1>;
L_0x555dc0871a00 .functor AND 1, L_0x555dc0870820, v0x555dc08569c0_0, C4<1>, C4<1>;
L_0x555dc0871b90 .functor OR 1, L_0x555dc0871a00, L_0x555dc086fd30, C4<0>, C4<0>;
v0x555dc0857c90_0 .net "ALUFlags", 3 0, L_0x555dc0885ed0;  alias, 1 drivers
v0x555dc0857d90_0 .net "Cond", 3 0, L_0x555dc0871c00;  1 drivers
v0x555dc0857e50_0 .net "CondEx", 0 0, v0x555dc08193a0_0;  1 drivers
v0x555dc0857f40_0 .net "CondExDelayed", 0 0, v0x555dc08569c0_0;  1 drivers
v0x555dc0857fe0_0 .net "FlagW", 1 0, v0x555dc085b2b0_0;  alias, 1 drivers
v0x555dc08580d0_0 .net "FlagWrite", 1 0, L_0x555dc0871860;  1 drivers
v0x555dc0858190_0 .net "Flags", 3 0, L_0x555dc0871140;  1 drivers
v0x555dc0858250_0 .net "MemW", 0 0, L_0x555dc086ff00;  alias, 1 drivers
v0x555dc08582f0_0 .net "MemWrite", 0 0, L_0x555dc0871990;  alias, 1 drivers
v0x555dc08583b0_0 .net "NextPC", 0 0, L_0x555dc086fd30;  alias, 1 drivers
v0x555dc0858470_0 .net "PCS", 0 0, L_0x555dc0870820;  alias, 1 drivers
v0x555dc0858530_0 .net "PCWrite", 0 0, L_0x555dc0871b90;  alias, 1 drivers
v0x555dc08585f0_0 .net "RegW", 0 0, L_0x555dc0870030;  alias, 1 drivers
v0x555dc08586b0_0 .net "RegWrite", 0 0, L_0x555dc08718d0;  alias, 1 drivers
v0x555dc0858770_0 .net *"_ivl_13", 1 0, L_0x555dc08716f0;  1 drivers
v0x555dc0858850_0 .net *"_ivl_21", 0 0, L_0x555dc0871a00;  1 drivers
v0x555dc0858930_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc08589d0_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
L_0x555dc0870e70 .part L_0x555dc0871860, 1, 1;
L_0x555dc0870f10 .part L_0x555dc0885ed0, 2, 2;
L_0x555dc0870fb0 .part L_0x555dc0871860, 0, 1;
L_0x555dc08710a0 .part L_0x555dc0885ed0, 0, 2;
L_0x555dc0871140 .concat8 [ 2 2 0 0], v0x555dc0857190_0, v0x555dc08579d0_0;
L_0x555dc08716f0 .concat [ 1 1 0 0], v0x555dc08193a0_0, v0x555dc08193a0_0;
S_0x555dc0826d30 .scope module, "cc" "condcheck" 6 39, 7 1 0, S_0x555dc0828fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x555dc08715c0 .functor BUFZ 4, L_0x555dc0871140, C4<0000>, C4<0000>, C4<0000>;
L_0x555dc0871630 .functor XNOR 1, L_0x555dc0871230, L_0x555dc0871460, C4<0>, C4<0>;
v0x555dc080f090_0 .net "Cond", 3 0, L_0x555dc0871c00;  alias, 1 drivers
v0x555dc08193a0_0 .var "CondEx", 0 0;
v0x555dc081a500_0 .net "Flags", 3 0, L_0x555dc0871140;  alias, 1 drivers
v0x555dc081a600_0 .net *"_ivl_6", 3 0, L_0x555dc08715c0;  1 drivers
v0x555dc07be050_0 .net "carry", 0 0, L_0x555dc08713c0;  1 drivers
v0x555dc07aee40_0 .net "ge", 0 0, L_0x555dc0871630;  1 drivers
v0x555dc0856280_0 .net "neg", 0 0, L_0x555dc0871230;  1 drivers
v0x555dc0856340_0 .net "overflow", 0 0, L_0x555dc0871460;  1 drivers
v0x555dc0856400_0 .net "zero", 0 0, L_0x555dc08712d0;  1 drivers
E_0x555dc077b3b0/0 .event edge, v0x555dc080f090_0, v0x555dc0856400_0, v0x555dc07be050_0, v0x555dc0856280_0;
E_0x555dc077b3b0/1 .event edge, v0x555dc0856340_0, v0x555dc07aee40_0;
E_0x555dc077b3b0 .event/or E_0x555dc077b3b0/0, E_0x555dc077b3b0/1;
L_0x555dc0871230 .part L_0x555dc08715c0, 3, 1;
L_0x555dc08712d0 .part L_0x555dc08715c0, 2, 1;
L_0x555dc08713c0 .part L_0x555dc08715c0, 1, 1;
L_0x555dc0871460 .part L_0x555dc08715c0, 0, 1;
S_0x555dc0856540 .scope module, "condreg" "flopr" 6 40, 8 1 0, S_0x555dc0828fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x555dc08566d0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000001>;
v0x555dc0856820_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc0856900_0 .net "d", 0 0, v0x555dc08193a0_0;  alias, 1 drivers
v0x555dc08569c0_0 .var "q", 0 0;
v0x555dc0856a60_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
E_0x555dc081ecf0 .event posedge, v0x555dc0856a60_0, v0x555dc0856820_0;
S_0x555dc0856bd0 .scope module, "flagreg0" "flopenr" 6 36, 9 1 0, S_0x555dc0828fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x555dc0856db0 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v0x555dc0856f30_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc0857000_0 .net "d", 1 0, L_0x555dc08710a0;  1 drivers
v0x555dc08570c0_0 .net "en", 0 0, L_0x555dc0870fb0;  1 drivers
v0x555dc0857190_0 .var "q", 1 0;
v0x555dc0857270_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc0857410 .scope module, "flagreg1" "flopenr" 6 34, 9 1 0, S_0x555dc0828fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x555dc08575f0 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v0x555dc0857740_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc0857850_0 .net "d", 1 0, L_0x555dc0870f10;  1 drivers
v0x555dc0857930_0 .net "en", 0 0, L_0x555dc0870e70;  1 drivers
v0x555dc08579d0_0 .var "q", 1 0;
v0x555dc0857ab0_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc0858bf0 .scope module, "dec" "decode" 5 40, 10 1 0, S_0x555dc0844950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 1 "isShift";
    .port_info 6 /OUTPUT 2 "FlagW";
    .port_info 7 /OUTPUT 1 "PCS";
    .port_info 8 /OUTPUT 1 "NextPC";
    .port_info 9 /OUTPUT 1 "RegW";
    .port_info 10 /OUTPUT 1 "MemW";
    .port_info 11 /OUTPUT 1 "IRWrite";
    .port_info 12 /OUTPUT 1 "AdrSrc";
    .port_info 13 /OUTPUT 2 "ResultSrc";
    .port_info 14 /OUTPUT 2 "ALUSrcA";
    .port_info 15 /OUTPUT 2 "ALUSrcB";
    .port_info 16 /OUTPUT 2 "ImmSrc";
    .port_info 17 /OUTPUT 2 "RegSrc";
    .port_info 18 /OUTPUT 3 "ALUControl";
L_0x555dc08707b0 .functor AND 1, L_0x555dc0870710, L_0x555dc0870030, C4<1>, C4<1>;
L_0x555dc0870820 .functor OR 1, L_0x555dc08707b0, L_0x555dc086fe60, C4<0>, C4<0>;
L_0x555dc0870ac0 .functor AND 1, L_0x555dc0870890, L_0x555dc08709d0, C4<1>, C4<1>;
L_0x555dc0870bd0 .functor BUFZ 2, L_0x555dc0870c40, C4<00>, C4<00>, C4<00>;
v0x555dc085ad80_0 .var "ALUControl", 2 0;
v0x555dc085ae80_0 .net "ALUOp", 0 0, L_0x555dc08705a0;  1 drivers
v0x555dc085af70_0 .net "ALUSrcA", 1 0, L_0x555dc0870410;  alias, 1 drivers
v0x555dc085b070_0 .net "ALUSrcB", 1 0, L_0x555dc0870500;  alias, 1 drivers
v0x555dc085b140_0 .net "AdrSrc", 0 0, L_0x555dc0870290;  alias, 1 drivers
v0x555dc085b1e0_0 .net "Branch", 0 0, L_0x555dc086fe60;  1 drivers
v0x555dc085b2b0_0 .var "FlagW", 1 0;
v0x555dc085b380_0 .net "Funct", 5 0, L_0x555dc0870ce0;  1 drivers
v0x555dc085b450_0 .net "IRWrite", 0 0, L_0x555dc08701f0;  alias, 1 drivers
v0x555dc085b5b0_0 .net "ImmSrc", 1 0, L_0x555dc0870bd0;  alias, 1 drivers
v0x555dc085b650_0 .net "MemW", 0 0, L_0x555dc086ff00;  alias, 1 drivers
v0x555dc085b6f0_0 .net "NextPC", 0 0, L_0x555dc086fd30;  alias, 1 drivers
v0x555dc085b790_0 .net "Op", 1 0, L_0x555dc0870c40;  1 drivers
v0x555dc085b830_0 .net "PCS", 0 0, L_0x555dc0870820;  alias, 1 drivers
v0x555dc085b8d0_0 .net "Rd", 3 0, L_0x555dc0870d80;  1 drivers
v0x555dc085b970_0 .var "RegSrc", 1 0;
v0x555dc085ba10_0 .net "RegW", 0 0, L_0x555dc0870030;  alias, 1 drivers
v0x555dc085bbc0_0 .net "ResultSrc", 1 0, L_0x555dc0870370;  alias, 1 drivers
L_0x7fb4242ce018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555dc085bc60_0 .net/2u *"_ivl_0", 3 0, L_0x7fb4242ce018;  1 drivers
v0x555dc085bd20_0 .net *"_ivl_10", 0 0, L_0x555dc0870890;  1 drivers
v0x555dc085bde0_0 .net *"_ivl_13", 3 0, L_0x555dc0870930;  1 drivers
L_0x7fb4242ce0a8 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x555dc085bec0_0 .net/2u *"_ivl_14", 3 0, L_0x7fb4242ce0a8;  1 drivers
v0x555dc085bfa0_0 .net *"_ivl_16", 0 0, L_0x555dc08709d0;  1 drivers
v0x555dc085c060_0 .net *"_ivl_2", 0 0, L_0x555dc0870710;  1 drivers
v0x555dc085c120_0 .net *"_ivl_4", 0 0, L_0x555dc08707b0;  1 drivers
L_0x7fb4242ce060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555dc085c200_0 .net/2u *"_ivl_8", 1 0, L_0x7fb4242ce060;  1 drivers
v0x555dc085c2e0_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc085c380_0 .net "isShift", 0 0, L_0x555dc0870ac0;  alias, 1 drivers
v0x555dc085c440_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
E_0x555dc081f160 .event edge, v0x555dc085a3c0_0;
E_0x555dc081f9b0 .event edge, v0x555dc0859c30_0, v0x555dc085a0b0_0, v0x555dc085ad80_0;
L_0x555dc0870710 .cmp/eq 4, L_0x555dc0870d80, L_0x7fb4242ce018;
L_0x555dc0870890 .cmp/eq 2, L_0x555dc0870c40, L_0x7fb4242ce060;
L_0x555dc0870930 .part L_0x555dc0870ce0, 1, 4;
L_0x555dc08709d0 .cmp/eq 4, L_0x555dc0870930, L_0x7fb4242ce0a8;
S_0x555dc0859050 .scope module, "fsm" "mainfsm" 10 45, 11 1 0, S_0x555dc0858bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0x555dc0859250 .param/l "ALUWB" 1 11 42, C4<1000>;
P_0x555dc0859290 .param/l "BRANCH" 1 11 43, C4<1001>;
P_0x555dc08592d0 .param/l "DECODE" 1 11 35, C4<0001>;
P_0x555dc0859310 .param/l "EXECUTEI" 1 11 41, C4<0111>;
P_0x555dc0859350 .param/l "EXECUTER" 1 11 40, C4<0110>;
P_0x555dc0859390 .param/l "FETCH" 1 11 34, C4<0000>;
P_0x555dc08593d0 .param/l "MEMADR" 1 11 36, C4<0010>;
P_0x555dc0859410 .param/l "MEMRD" 1 11 37, C4<0011>;
P_0x555dc0859450 .param/l "MEMWB" 1 11 38, C4<0100>;
P_0x555dc0859490 .param/l "MEMWR" 1 11 39, C4<0101>;
P_0x555dc08594d0 .param/l "UNKNOWN" 1 11 44, C4<1010>;
v0x555dc0859c30_0 .net "ALUOp", 0 0, L_0x555dc08705a0;  alias, 1 drivers
v0x555dc0859d10_0 .net "ALUSrcA", 1 0, L_0x555dc0870410;  alias, 1 drivers
v0x555dc0859df0_0 .net "ALUSrcB", 1 0, L_0x555dc0870500;  alias, 1 drivers
v0x555dc0859ee0_0 .net "AdrSrc", 0 0, L_0x555dc0870290;  alias, 1 drivers
v0x555dc0859fa0_0 .net "Branch", 0 0, L_0x555dc086fe60;  alias, 1 drivers
v0x555dc085a0b0_0 .net "Funct", 5 0, L_0x555dc0870ce0;  alias, 1 drivers
v0x555dc085a190_0 .net "IRWrite", 0 0, L_0x555dc08701f0;  alias, 1 drivers
v0x555dc085a250_0 .net "MemW", 0 0, L_0x555dc086ff00;  alias, 1 drivers
v0x555dc085a2f0_0 .net "NextPC", 0 0, L_0x555dc086fd30;  alias, 1 drivers
v0x555dc085a3c0_0 .net "Op", 1 0, L_0x555dc0870c40;  alias, 1 drivers
v0x555dc085a460_0 .net "RegW", 0 0, L_0x555dc0870030;  alias, 1 drivers
v0x555dc085a530_0 .net "ResultSrc", 1 0, L_0x555dc0870370;  alias, 1 drivers
v0x555dc085a5f0_0 .net *"_ivl_12", 12 0, v0x555dc085a800_0;  1 drivers
v0x555dc085a6d0_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc085a800_0 .var "controls", 12 0;
v0x555dc085a8e0_0 .var "nextstate", 3 0;
v0x555dc085a9c0_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
v0x555dc085aa60_0 .var "state", 3 0;
E_0x555dc0834350 .event edge, v0x555dc085aa60_0;
E_0x555dc08482d0 .event edge, v0x555dc085aa60_0, v0x555dc085a3c0_0, v0x555dc085a0b0_0;
L_0x555dc086fd30 .part v0x555dc085a800_0, 12, 1;
L_0x555dc086fe60 .part v0x555dc085a800_0, 11, 1;
L_0x555dc086ff00 .part v0x555dc085a800_0, 10, 1;
L_0x555dc0870030 .part v0x555dc085a800_0, 9, 1;
L_0x555dc08701f0 .part v0x555dc085a800_0, 8, 1;
L_0x555dc0870290 .part v0x555dc085a800_0, 7, 1;
L_0x555dc0870370 .part v0x555dc085a800_0, 5, 2;
L_0x555dc0870410 .part v0x555dc085a800_0, 3, 2;
L_0x555dc0870500 .part v0x555dc085a800_0, 1, 2;
L_0x555dc08705a0 .part v0x555dc085a800_0, 0, 1;
S_0x555dc085da70 .scope module, "dp" "datapath" 4 117, 12 8 0, S_0x555dc0815c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 3 "ALUControl";
    .port_info 17 /INPUT 1 "isShift";
v0x555dc086a150_0 .net "A", 31 0, v0x555dc0864110_0;  1 drivers
v0x555dc086a280_0 .net "ALUControl", 2 0, v0x555dc085ad80_0;  alias, 1 drivers
v0x555dc086a340_0 .net "ALUFlags", 3 0, L_0x555dc0885ed0;  alias, 1 drivers
v0x555dc086a3e0_0 .net "ALUOut", 31 0, v0x555dc0862390_0;  1 drivers
v0x555dc086a4f0_0 .net "ALUResult", 31 0, v0x555dc085f6a0_0;  1 drivers
v0x555dc086a600_0 .net "ALUSrcA", 1 0, L_0x555dc0870410;  alias, 1 drivers
v0x555dc086a6c0_0 .net "ALUSrcB", 1 0, L_0x555dc0870500;  alias, 1 drivers
v0x555dc086a780_0 .net "Adr", 31 0, L_0x555dc0871dd0;  alias, 1 drivers
v0x555dc086a840_0 .net "AdrSrc", 0 0, L_0x555dc0870290;  alias, 1 drivers
v0x555dc086a970_0 .net "Data", 31 0, v0x555dc0865cb0_0;  1 drivers
v0x555dc086aa10_0 .net "ExtImm", 31 0, v0x555dc0862880_0;  1 drivers
v0x555dc086aad0_0 .net "IRWrite", 0 0, L_0x555dc08701f0;  alias, 1 drivers
v0x555dc086ac00_0 .net "ImmSrc", 1 0, L_0x555dc0870bd0;  alias, 1 drivers
v0x555dc086acc0_0 .net "Instr", 31 0, v0x555dc0863170_0;  alias, 1 drivers
v0x555dc086ad80_0 .net "PC", 31 0, v0x555dc0863ad0_0;  1 drivers
v0x555dc086ae20_0 .net "PCWrite", 0 0, L_0x555dc0871b90;  alias, 1 drivers
v0x555dc086aec0_0 .net "RA1", 3 0, L_0x555dc0871f00;  1 drivers
v0x555dc086b090_0 .net "RA2", 3 0, L_0x555dc0872200;  1 drivers
v0x555dc086b150_0 .net "RD1", 31 0, L_0x555dc0872880;  1 drivers
v0x555dc086b260_0 .net "RD2", 31 0, L_0x555dc0872d40;  1 drivers
v0x555dc086b370_0 .net "ReadData", 31 0, L_0x555dc08875d0;  alias, 1 drivers
v0x555dc086b480_0 .net "RegSrc", 1 0, v0x555dc085b970_0;  alias, 1 drivers
v0x555dc086b590_0 .net "RegWrite", 0 0, L_0x555dc08718d0;  alias, 1 drivers
v0x555dc086b630_0 .net "Result", 31 0, L_0x555dc08863a0;  1 drivers
v0x555dc086b6f0_0 .net "ResultSrc", 1 0, L_0x555dc0870370;  alias, 1 drivers
v0x555dc086b7b0_0 .net "SrcA", 31 0, L_0x555dc0883260;  1 drivers
v0x555dc086b870_0 .net "SrcB", 31 0, L_0x555dc08836e0;  1 drivers
v0x555dc086b980_0 .net "WriteData", 31 0, v0x555dc08647a0_0;  alias, 1 drivers
v0x555dc086ba90_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc086bb30_0 .net "isShift", 0 0, L_0x555dc0870ac0;  alias, 1 drivers
v0x555dc086bbd0_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
v0x555dc086bc70_0 .net "toMuxB", 31 0, v0x555dc0868520_0;  1 drivers
v0x555dc086bd80_0 .net "value_A", 31 0, L_0x555dc0873160;  1 drivers
L_0x555dc0871fa0 .part v0x555dc0863170_0, 16, 4;
L_0x555dc08720d0 .part v0x555dc085b970_0, 0, 1;
L_0x555dc08722a0 .part v0x555dc0863170_0, 0, 4;
L_0x555dc0872340 .part v0x555dc0863170_0, 12, 4;
L_0x555dc0872430 .part v0x555dc085b970_0, 1, 1;
L_0x555dc0872ed0 .part v0x555dc0863170_0, 12, 4;
L_0x555dc0872fb0 .part v0x555dc0863170_0, 0, 24;
L_0x555dc0883300 .part L_0x555dc0870410, 0, 1;
L_0x555dc0886510 .part v0x555dc0863170_0, 7, 5;
L_0x555dc08865b0 .part v0x555dc0863170_0, 5, 2;
S_0x555dc085ded0 .scope module, "adrmux" "mux2" 12 76, 13 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x555dc085e0b0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x555dc085e150_0 .net "d0", 31 0, v0x555dc0863ad0_0;  alias, 1 drivers
v0x555dc085e250_0 .net "d1", 31 0, L_0x555dc08863a0;  alias, 1 drivers
v0x555dc085e330_0 .net "s", 0 0, L_0x555dc0870290;  alias, 1 drivers
v0x555dc085e400_0 .net "y", 31 0, L_0x555dc0871dd0;  alias, 1 drivers
L_0x555dc0871dd0 .functor MUXZ 32, v0x555dc0863ad0_0, L_0x555dc08863a0, L_0x555dc0870290, C4<>;
S_0x555dc085e570 .scope module, "alu" "alu" 12 158, 14 2 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x555dc0883910 .functor NOT 32, L_0x555dc08836e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555dc0883db0 .functor AND 1, L_0x555dc0884540, L_0x555dc0884650, C4<1>, C4<1>;
L_0x555dc0884790 .functor OR 1, L_0x555dc0884410, L_0x555dc0883db0, C4<0>, C4<0>;
L_0x555dc08845e0 .functor AND 1, L_0x555dc0884bc0, L_0x555dc0884d90, C4<1>, C4<1>;
L_0x555dc0885430 .functor XOR 1, L_0x555dc08852e0, L_0x555dc0884ff0, C4<0>, C4<0>;
L_0x555dc08856d0 .functor XOR 1, L_0x555dc0885430, L_0x555dc0885570, C4<0>, C4<0>;
L_0x555dc0885820 .functor NOT 1, L_0x555dc08856d0, C4<0>, C4<0>, C4<0>;
L_0x555dc08858e0 .functor AND 1, L_0x555dc08851a0, L_0x555dc0885820, C4<1>, C4<1>;
L_0x555dc0885c50 .functor XOR 1, L_0x555dc0885a40, L_0x555dc0885ae0, C4<0>, C4<0>;
L_0x555dc0885d60 .functor AND 1, L_0x555dc08858e0, L_0x555dc0885c50, C4<1>, C4<1>;
v0x555dc085f4d0_0 .net "ALUControl", 2 0, v0x555dc085ad80_0;  alias, 1 drivers
v0x555dc085f590_0 .net "ALUFlags", 3 0, L_0x555dc0885ed0;  alias, 1 drivers
v0x555dc085f6a0_0 .var "Result", 31 0;
v0x555dc085f760_0 .net *"_ivl_1", 0 0, L_0x555dc0883870;  1 drivers
v0x555dc085f840_0 .net *"_ivl_10", 32 0, L_0x555dc0883ba0;  1 drivers
L_0x7fb4242ce330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555dc085f970_0 .net *"_ivl_13", 0 0, L_0x7fb4242ce330;  1 drivers
v0x555dc085fa50_0 .net *"_ivl_14", 32 0, L_0x555dc0883d10;  1 drivers
v0x555dc085fb30_0 .net *"_ivl_17", 0 0, L_0x555dc0883ec0;  1 drivers
v0x555dc085fc10_0 .net *"_ivl_18", 32 0, L_0x555dc0883fa0;  1 drivers
v0x555dc085fd80_0 .net *"_ivl_2", 31 0, L_0x555dc0883910;  1 drivers
L_0x7fb4242ce378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555dc085fe60_0 .net *"_ivl_21", 31 0, L_0x7fb4242ce378;  1 drivers
v0x555dc085ff40_0 .net *"_ivl_29", 0 0, L_0x555dc0884410;  1 drivers
L_0x7fb4242ce3c0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555dc0860020_0 .net/2u *"_ivl_30", 2 0, L_0x7fb4242ce3c0;  1 drivers
v0x555dc0860100_0 .net *"_ivl_32", 0 0, L_0x555dc0884540;  1 drivers
v0x555dc08601c0_0 .net *"_ivl_35", 0 0, L_0x555dc0884650;  1 drivers
v0x555dc08602a0_0 .net *"_ivl_36", 0 0, L_0x555dc0883db0;  1 drivers
L_0x7fb4242ce408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555dc0860380_0 .net/2u *"_ivl_40", 31 0, L_0x7fb4242ce408;  1 drivers
v0x555dc0860570_0 .net *"_ivl_45", 1 0, L_0x555dc0884a10;  1 drivers
L_0x7fb4242ce450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555dc0860650_0 .net/2u *"_ivl_46", 1 0, L_0x7fb4242ce450;  1 drivers
v0x555dc0860730_0 .net *"_ivl_48", 0 0, L_0x555dc0884bc0;  1 drivers
v0x555dc08607f0_0 .net *"_ivl_51", 0 0, L_0x555dc0884d90;  1 drivers
v0x555dc08608d0_0 .net *"_ivl_55", 1 0, L_0x555dc0884f50;  1 drivers
L_0x7fb4242ce498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555dc08609b0_0 .net/2u *"_ivl_56", 1 0, L_0x7fb4242ce498;  1 drivers
v0x555dc0860a90_0 .net *"_ivl_58", 0 0, L_0x555dc08851a0;  1 drivers
v0x555dc0860b50_0 .net *"_ivl_6", 32 0, L_0x555dc0883a70;  1 drivers
v0x555dc0860c30_0 .net *"_ivl_61", 0 0, L_0x555dc08852e0;  1 drivers
v0x555dc0860d10_0 .net *"_ivl_63", 0 0, L_0x555dc0884ff0;  1 drivers
v0x555dc0860df0_0 .net *"_ivl_64", 0 0, L_0x555dc0885430;  1 drivers
v0x555dc0860ed0_0 .net *"_ivl_67", 0 0, L_0x555dc0885570;  1 drivers
v0x555dc0860fb0_0 .net *"_ivl_68", 0 0, L_0x555dc08856d0;  1 drivers
v0x555dc0861090_0 .net *"_ivl_70", 0 0, L_0x555dc0885820;  1 drivers
v0x555dc0861170_0 .net *"_ivl_72", 0 0, L_0x555dc08858e0;  1 drivers
v0x555dc0861250_0 .net *"_ivl_75", 0 0, L_0x555dc0885a40;  1 drivers
v0x555dc0861540_0 .net *"_ivl_77", 0 0, L_0x555dc0885ae0;  1 drivers
v0x555dc0861620_0 .net *"_ivl_78", 0 0, L_0x555dc0885c50;  1 drivers
L_0x7fb4242ce2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555dc0861700_0 .net *"_ivl_9", 0 0, L_0x7fb4242ce2e8;  1 drivers
v0x555dc08617e0_0 .net "a", 31 0, L_0x555dc0883260;  alias, 1 drivers
v0x555dc08618c0_0 .net "b", 31 0, L_0x555dc08836e0;  alias, 1 drivers
v0x555dc08619a0_0 .net "carry", 0 0, L_0x555dc08845e0;  1 drivers
v0x555dc0861a60_0 .net "condinvb", 31 0, L_0x555dc0883980;  1 drivers
v0x555dc0861b40_0 .net "multiplier", 15 0, v0x555dc085f290_0;  1 drivers
v0x555dc0861c00_0 .net "neg", 0 0, L_0x555dc0884790;  1 drivers
v0x555dc0861ca0_0 .net "overflow", 0 0, L_0x555dc0885d60;  1 drivers
v0x555dc0861d60_0 .net "sum", 32 0, L_0x555dc08840e0;  1 drivers
v0x555dc0861e40_0 .net "zero", 0 0, L_0x555dc08848a0;  1 drivers
E_0x555dc0848310/0 .event edge, v0x555dc085ad80_0, v0x555dc0861d60_0, v0x555dc08617e0_0, v0x555dc08618c0_0;
E_0x555dc0848310/1 .event edge, v0x555dc085f290_0;
E_0x555dc0848310 .event/or E_0x555dc0848310/0, E_0x555dc0848310/1;
L_0x555dc0883870 .part v0x555dc085ad80_0, 0, 1;
L_0x555dc0883980 .functor MUXZ 32, L_0x555dc08836e0, L_0x555dc0883910, L_0x555dc0883870, C4<>;
L_0x555dc0883a70 .concat [ 32 1 0 0], L_0x555dc0883260, L_0x7fb4242ce2e8;
L_0x555dc0883ba0 .concat [ 32 1 0 0], L_0x555dc0883980, L_0x7fb4242ce330;
L_0x555dc0883d10 .arith/sum 33, L_0x555dc0883a70, L_0x555dc0883ba0;
L_0x555dc0883ec0 .part v0x555dc085ad80_0, 0, 1;
L_0x555dc0883fa0 .concat [ 1 32 0 0], L_0x555dc0883ec0, L_0x7fb4242ce378;
L_0x555dc08840e0 .arith/sum 33, L_0x555dc0883d10, L_0x555dc0883fa0;
L_0x555dc0884270 .part L_0x555dc0883260, 0, 16;
L_0x555dc0884310 .part L_0x555dc08836e0, 0, 16;
L_0x555dc0884410 .part v0x555dc085f6a0_0, 31, 1;
L_0x555dc0884540 .cmp/eq 3, v0x555dc085ad80_0, L_0x7fb4242ce3c0;
L_0x555dc0884650 .part v0x555dc085f290_0, 15, 1;
L_0x555dc08848a0 .cmp/eq 32, v0x555dc085f6a0_0, L_0x7fb4242ce408;
L_0x555dc0884a10 .part v0x555dc085ad80_0, 1, 2;
L_0x555dc0884bc0 .cmp/eq 2, L_0x555dc0884a10, L_0x7fb4242ce450;
L_0x555dc0884d90 .part L_0x555dc08840e0, 32, 1;
L_0x555dc0884f50 .part v0x555dc085ad80_0, 1, 2;
L_0x555dc08851a0 .cmp/eq 2, L_0x555dc0884f50, L_0x7fb4242ce498;
L_0x555dc08852e0 .part L_0x555dc0883260, 31, 1;
L_0x555dc0884ff0 .part L_0x555dc08836e0, 31, 1;
L_0x555dc0885570 .part v0x555dc085ad80_0, 0, 1;
L_0x555dc0885a40 .part L_0x555dc0883260, 31, 1;
L_0x555dc0885ae0 .part L_0x555dc08840e0, 31, 1;
L_0x555dc0885ed0 .concat [ 1 1 1 1], L_0x555dc0885d60, L_0x555dc08845e0, L_0x555dc08848a0, L_0x555dc0884790;
S_0x555dc085e7a0 .scope module, "u1_fmul" "fmul" 14 15, 15 1 0, S_0x555dc085e570;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "result";
P_0x555dc07a8240 .param/l "MAX_ITERATIONS" 0 15 12, +C4<00000000000000000000000000010110>;
P_0x555dc07a8280 .param/l "ONE" 0 15 11, C4<011110000000000>;
v0x555dc085ebf0_0 .net "A", 15 0, L_0x555dc0884270;  1 drivers
v0x555dc085ecf0_0 .net "B", 15 0, L_0x555dc0884310;  1 drivers
v0x555dc085edd0_0 .var "E", 4 0;
v0x555dc085eec0_0 .var/i "i", 31 0;
v0x555dc085efa0_0 .var "m1", 10 0;
v0x555dc085f0d0_0 .var "m2", 10 0;
v0x555dc085f1b0_0 .var "mantisa", 9 0;
v0x555dc085f290_0 .var "result", 15 0;
v0x555dc085f370_0 .var "temp_mantisa", 21 0;
E_0x555dc08484b0/0 .event edge, v0x555dc085ebf0_0, v0x555dc085ecf0_0, v0x555dc085efa0_0, v0x555dc085f0d0_0;
E_0x555dc08484b0/1 .event edge, v0x555dc085f370_0, v0x555dc085f1b0_0, v0x555dc085edd0_0;
E_0x555dc08484b0 .event/or E_0x555dc08484b0/0, E_0x555dc08484b0/1;
S_0x555dc0861fa0 .scope module, "aluresultreg" "flopr" 12 165, 8 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x555dc0862130 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v0x555dc0862200_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc08622a0_0 .net "d", 31 0, v0x555dc085f6a0_0;  alias, 1 drivers
v0x555dc0862390_0 .var "q", 31 0;
v0x555dc0862460_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc08625b0 .scope module, "ext" "extend" 12 119, 16 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x555dc0862880_0 .var "ExtImm", 31 0;
v0x555dc0862980_0 .net "ImmSrc", 1 0, L_0x555dc0870bd0;  alias, 1 drivers
v0x555dc0862a90_0 .net "Instr", 23 0, L_0x555dc0872fb0;  1 drivers
E_0x555dc0862800 .event edge, v0x555dc085b5b0_0, v0x555dc0862a90_0;
S_0x555dc0862bd0 .scope module, "instrreg" "flopenr" 12 83, 9 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x555dc0862e00 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v0x555dc0862f20_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc0862fc0_0 .net "d", 31 0, L_0x555dc08875d0;  alias, 1 drivers
v0x555dc08630a0_0 .net "en", 0 0, L_0x555dc08701f0;  alias, 1 drivers
v0x555dc0863170_0 .var "q", 31 0;
v0x555dc0863230_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc08634d0 .scope module, "pcreg" "flopenr" 12 69, 9 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x555dc08636b0 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v0x555dc0863800_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc08638c0_0 .net "d", 31 0, L_0x555dc08863a0;  alias, 1 drivers
v0x555dc08639b0_0 .net "en", 0 0, L_0x555dc0871b90;  alias, 1 drivers
v0x555dc0863ad0_0 .var "q", 31 0;
v0x555dc0863b70_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc0863cc0 .scope module, "r1Reg" "flopr" 12 124, 8 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x555dc0863ea0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v0x555dc0863f70_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc0864030_0 .net "d", 31 0, L_0x555dc0872880;  alias, 1 drivers
v0x555dc0864110_0 .var "q", 31 0;
v0x555dc0864200_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc0864350 .scope module, "r2Reg" "flopr" 12 130, 8 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x555dc0864530 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v0x555dc0864600_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc08646c0_0 .net "d", 31 0, L_0x555dc0872d40;  alias, 1 drivers
v0x555dc08647a0_0 .var "q", 31 0;
v0x555dc0864890_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc08649e0 .scope module, "ra1mux" "mux2" 12 96, 13 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x555dc0862db0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v0x555dc0864c40_0 .net "d0", 3 0, L_0x555dc0871fa0;  1 drivers
L_0x7fb4242ce0f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555dc0864d40_0 .net "d1", 3 0, L_0x7fb4242ce0f0;  1 drivers
v0x555dc0864e20_0 .net "s", 0 0, L_0x555dc08720d0;  1 drivers
v0x555dc0864ef0_0 .net "y", 3 0, L_0x555dc0871f00;  alias, 1 drivers
L_0x555dc0871f00 .functor MUXZ 4, L_0x555dc0871fa0, L_0x7fb4242ce0f0, L_0x555dc08720d0, C4<>;
S_0x555dc0865080 .scope module, "ra2mux" "mux2" 12 102, 13 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x555dc0865260 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v0x555dc08653a0_0 .net "d0", 3 0, L_0x555dc08722a0;  1 drivers
v0x555dc08654a0_0 .net "d1", 3 0, L_0x555dc0872340;  1 drivers
v0x555dc0865580_0 .net "s", 0 0, L_0x555dc0872430;  1 drivers
v0x555dc0865650_0 .net "y", 3 0, L_0x555dc0872200;  alias, 1 drivers
L_0x555dc0872200 .functor MUXZ 4, L_0x555dc08722a0, L_0x555dc0872340, L_0x555dc0872430, C4<>;
S_0x555dc08657e0 .scope module, "readdatareg" "flopr" 12 90, 8 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x555dc08659c0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v0x555dc0865b00_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc0865bc0_0 .net "d", 31 0, L_0x555dc08875d0;  alias, 1 drivers
v0x555dc0865cb0_0 .var "q", 31 0;
v0x555dc0865d80_0 .net "reset", 0 0, v0x555dc086fa80_0;  alias, 1 drivers
S_0x555dc0865ed0 .scope module, "resmux" "mux3" 12 171, 17 7 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x555dc08660b0 .param/l "WIDTH" 0 17 14, +C4<00000000000000000000000000100000>;
v0x555dc0866200_0 .net *"_ivl_1", 0 0, L_0x555dc0886060;  1 drivers
v0x555dc0866300_0 .net *"_ivl_3", 0 0, L_0x555dc0886100;  1 drivers
v0x555dc08663e0_0 .net *"_ivl_4", 31 0, L_0x555dc08862b0;  1 drivers
v0x555dc08664d0_0 .net "d0", 31 0, v0x555dc0862390_0;  alias, 1 drivers
v0x555dc08665c0_0 .net "d1", 31 0, v0x555dc0865cb0_0;  alias, 1 drivers
v0x555dc08666b0_0 .net "d2", 31 0, v0x555dc085f6a0_0;  alias, 1 drivers
v0x555dc08667a0_0 .net "s", 1 0, L_0x555dc0870370;  alias, 1 drivers
v0x555dc0866860_0 .net "y", 31 0, L_0x555dc08863a0;  alias, 1 drivers
L_0x555dc0886060 .part L_0x555dc0870370, 1, 1;
L_0x555dc0886100 .part L_0x555dc0870370, 0, 1;
L_0x555dc08862b0 .functor MUXZ 32, v0x555dc0862390_0, v0x555dc0865cb0_0, L_0x555dc0886100, C4<>;
L_0x555dc08863a0 .functor MUXZ 32, L_0x555dc08862b0, v0x555dc085f6a0_0, L_0x555dc0886060, C4<>;
S_0x555dc0866a10 .scope module, "rf" "regfile" 12 108, 18 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7fb4242ce138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555dc0866da0_0 .net/2u *"_ivl_0", 3 0, L_0x7fb4242ce138;  1 drivers
L_0x7fb4242ce1c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555dc0866ea0_0 .net/2u *"_ivl_12", 3 0, L_0x7fb4242ce1c8;  1 drivers
v0x555dc0866f80_0 .net *"_ivl_14", 0 0, L_0x555dc08729f0;  1 drivers
v0x555dc0867020_0 .net *"_ivl_16", 31 0, L_0x555dc0872b20;  1 drivers
v0x555dc0867100_0 .net *"_ivl_18", 5 0, L_0x555dc0872c00;  1 drivers
v0x555dc0867230_0 .net *"_ivl_2", 0 0, L_0x555dc0872570;  1 drivers
L_0x7fb4242ce210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555dc08672f0_0 .net *"_ivl_21", 1 0, L_0x7fb4242ce210;  1 drivers
v0x555dc08673d0_0 .net *"_ivl_4", 31 0, L_0x555dc08726a0;  1 drivers
v0x555dc08674b0_0 .net *"_ivl_6", 5 0, L_0x555dc0872740;  1 drivers
L_0x7fb4242ce180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555dc0867590_0 .net *"_ivl_9", 1 0, L_0x7fb4242ce180;  1 drivers
v0x555dc0867670_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc0867710_0 .net "r15", 31 0, L_0x555dc08863a0;  alias, 1 drivers
v0x555dc08677d0_0 .net "ra1", 3 0, L_0x555dc0871f00;  alias, 1 drivers
v0x555dc0867890_0 .net "ra2", 3 0, L_0x555dc0872200;  alias, 1 drivers
v0x555dc0867930_0 .net "rd1", 31 0, L_0x555dc0872880;  alias, 1 drivers
v0x555dc0867a00_0 .net "rd2", 31 0, L_0x555dc0872d40;  alias, 1 drivers
v0x555dc0867ad0 .array "rf", 0 14, 31 0;
v0x555dc0867c80_0 .net "wa3", 3 0, L_0x555dc0872ed0;  1 drivers
v0x555dc0867d60_0 .net "wd3", 31 0, L_0x555dc08863a0;  alias, 1 drivers
v0x555dc0867e20_0 .net "we3", 0 0, L_0x555dc08718d0;  alias, 1 drivers
E_0x555dc0866d20 .event posedge, v0x555dc0856820_0;
L_0x555dc0872570 .cmp/eq 4, L_0x555dc0871f00, L_0x7fb4242ce138;
L_0x555dc08726a0 .array/port v0x555dc0867ad0, L_0x555dc0872740;
L_0x555dc0872740 .concat [ 4 2 0 0], L_0x555dc0871f00, L_0x7fb4242ce180;
L_0x555dc0872880 .functor MUXZ 32, L_0x555dc08726a0, L_0x555dc08863a0, L_0x555dc0872570, C4<>;
L_0x555dc08729f0 .cmp/eq 4, L_0x555dc0872200, L_0x7fb4242ce1c8;
L_0x555dc0872b20 .array/port v0x555dc0867ad0, L_0x555dc0872c00;
L_0x555dc0872c00 .concat [ 4 2 0 0], L_0x555dc0872200, L_0x7fb4242ce210;
L_0x555dc0872d40 .functor MUXZ 32, L_0x555dc0872b20, L_0x555dc08863a0, L_0x555dc08729f0, C4<>;
S_0x555dc0867fe0 .scope module, "shft" "shifter" 12 179, 19 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rm";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /INPUT 2 "sh";
    .port_info 3 /OUTPUT 32 "shift";
v0x555dc0868260_0 .net "rm", 31 0, v0x555dc08647a0_0;  alias, 1 drivers
v0x555dc0868370_0 .net "sh", 1 0, L_0x555dc08865b0;  1 drivers
v0x555dc0868430_0 .net "shamt", 4 0, L_0x555dc0886510;  1 drivers
v0x555dc0868520_0 .var "shift", 31 0;
E_0x555dc08681e0 .event edge, v0x555dc0868370_0, v0x555dc08647a0_0, v0x555dc0868430_0;
S_0x555dc08686b0 .scope module, "srcAtoZero" "mux2" 12 137, 13 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x555dc0868890 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x555dc08689d0_0 .net "d0", 31 0, v0x555dc0864110_0;  alias, 1 drivers
L_0x7fb4242ce258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555dc0868ae0_0 .net "d1", 31 0, L_0x7fb4242ce258;  1 drivers
v0x555dc0868ba0_0 .net "s", 0 0, L_0x555dc0870ac0;  alias, 1 drivers
v0x555dc0868cc0_0 .net "y", 31 0, L_0x555dc0873160;  alias, 1 drivers
L_0x555dc0873160 .functor MUXZ 32, v0x555dc0864110_0, L_0x7fb4242ce258, L_0x555dc0870ac0, C4<>;
S_0x555dc0868e00 .scope module, "srcamux" "mux2" 12 145, 13 1 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x555dc0868fe0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x555dc0869120_0 .net "d0", 31 0, L_0x555dc0873160;  alias, 1 drivers
v0x555dc0869230_0 .net "d1", 31 0, v0x555dc0863ad0_0;  alias, 1 drivers
v0x555dc0869320_0 .net "s", 0 0, L_0x555dc0883300;  1 drivers
v0x555dc08693c0_0 .net "y", 31 0, L_0x555dc0883260;  alias, 1 drivers
L_0x555dc0883260 .functor MUXZ 32, L_0x555dc0873160, v0x555dc0863ad0_0, L_0x555dc0883300, C4<>;
S_0x555dc0869540 .scope module, "srcbmux" "mux3" 12 151, 17 7 0, S_0x555dc085da70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x555dc0869830 .param/l "WIDTH" 0 17 14, +C4<00000000000000000000000000100000>;
v0x555dc0869980_0 .net *"_ivl_1", 0 0, L_0x555dc08833f0;  1 drivers
v0x555dc0869a80_0 .net *"_ivl_3", 0 0, L_0x555dc0883490;  1 drivers
v0x555dc0869b60_0 .net *"_ivl_4", 31 0, L_0x555dc0883640;  1 drivers
v0x555dc0869c50_0 .net "d0", 31 0, v0x555dc0868520_0;  alias, 1 drivers
v0x555dc0869d40_0 .net "d1", 31 0, v0x555dc0862880_0;  alias, 1 drivers
L_0x7fb4242ce2a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555dc0869e30_0 .net "d2", 31 0, L_0x7fb4242ce2a0;  1 drivers
v0x555dc0869ef0_0 .net "s", 1 0, L_0x555dc0870500;  alias, 1 drivers
v0x555dc0869fb0_0 .net "y", 31 0, L_0x555dc08836e0;  alias, 1 drivers
L_0x555dc08833f0 .part L_0x555dc0870500, 1, 1;
L_0x555dc0883490 .part L_0x555dc0870500, 0, 1;
L_0x555dc0883640 .functor MUXZ 32, v0x555dc0868520_0, v0x555dc0862880_0, L_0x555dc0883490, C4<>;
L_0x555dc08836e0 .functor MUXZ 32, L_0x555dc0883640, L_0x7fb4242ce2a0, L_0x555dc08833f0, C4<>;
S_0x555dc086d510 .scope module, "mem" "mem" 3 25, 20 1 0, S_0x555dc07ffcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
v0x555dc086d740 .array "RAM", 1024 0, 7 0;
v0x555dc086d800_0 .net *"_ivl_0", 7 0, L_0x555dc08866b0;  1 drivers
v0x555dc086d8e0_0 .net *"_ivl_10", 7 0, L_0x555dc08869f0;  1 drivers
v0x555dc086d9a0_0 .net *"_ivl_12", 32 0, L_0x555dc0886ac0;  1 drivers
L_0x7fb4242ce570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555dc086da80_0 .net *"_ivl_15", 0 0, L_0x7fb4242ce570;  1 drivers
L_0x7fb4242ce5b8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555dc086db60_0 .net/2u *"_ivl_16", 32 0, L_0x7fb4242ce5b8;  1 drivers
v0x555dc086dc40_0 .net *"_ivl_18", 32 0, L_0x555dc0886cc0;  1 drivers
v0x555dc086dd20_0 .net *"_ivl_2", 32 0, L_0x555dc0886750;  1 drivers
v0x555dc086de00_0 .net *"_ivl_20", 7 0, L_0x555dc0886e90;  1 drivers
v0x555dc086df70_0 .net *"_ivl_22", 32 0, L_0x555dc0886f30;  1 drivers
L_0x7fb4242ce600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555dc086e050_0 .net *"_ivl_25", 0 0, L_0x7fb4242ce600;  1 drivers
L_0x7fb4242ce648 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555dc086e130_0 .net/2u *"_ivl_26", 32 0, L_0x7fb4242ce648;  1 drivers
v0x555dc086e210_0 .net *"_ivl_28", 32 0, L_0x555dc0887070;  1 drivers
v0x555dc086e2f0_0 .net *"_ivl_30", 7 0, L_0x555dc0887200;  1 drivers
v0x555dc086e3d0_0 .net *"_ivl_32", 32 0, L_0x555dc0887300;  1 drivers
L_0x7fb4242ce690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555dc086e4b0_0 .net *"_ivl_35", 0 0, L_0x7fb4242ce690;  1 drivers
L_0x7fb4242ce6d8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555dc086e590_0 .net/2u *"_ivl_36", 32 0, L_0x7fb4242ce6d8;  1 drivers
v0x555dc086e780_0 .net *"_ivl_38", 32 0, L_0x555dc08873d0;  1 drivers
L_0x7fb4242ce4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555dc086e860_0 .net *"_ivl_5", 0 0, L_0x7fb4242ce4e0;  1 drivers
L_0x7fb4242ce528 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555dc086e940_0 .net/2u *"_ivl_6", 32 0, L_0x7fb4242ce528;  1 drivers
v0x555dc086ea20_0 .net *"_ivl_8", 32 0, L_0x555dc08867f0;  1 drivers
v0x555dc086eb00_0 .net "a", 31 0, L_0x555dc0871dd0;  alias, 1 drivers
v0x555dc086ebc0_0 .net "clk", 0 0, v0x555dc086f9e0_0;  alias, 1 drivers
v0x555dc086ee70_0 .net "rd", 31 0, L_0x555dc08875d0;  alias, 1 drivers
v0x555dc086ef30_0 .net "wd", 31 0, v0x555dc08647a0_0;  alias, 1 drivers
v0x555dc086f080_0 .net "we", 0 0, L_0x555dc0871990;  alias, 1 drivers
L_0x555dc08866b0 .array/port v0x555dc086d740, L_0x555dc08867f0;
L_0x555dc0886750 .concat [ 32 1 0 0], L_0x555dc0871dd0, L_0x7fb4242ce4e0;
L_0x555dc08867f0 .arith/sum 33, L_0x555dc0886750, L_0x7fb4242ce528;
L_0x555dc08869f0 .array/port v0x555dc086d740, L_0x555dc0886cc0;
L_0x555dc0886ac0 .concat [ 32 1 0 0], L_0x555dc0871dd0, L_0x7fb4242ce570;
L_0x555dc0886cc0 .arith/sum 33, L_0x555dc0886ac0, L_0x7fb4242ce5b8;
L_0x555dc0886e90 .array/port v0x555dc086d740, L_0x555dc0887070;
L_0x555dc0886f30 .concat [ 32 1 0 0], L_0x555dc0871dd0, L_0x7fb4242ce600;
L_0x555dc0887070 .arith/sum 33, L_0x555dc0886f30, L_0x7fb4242ce648;
L_0x555dc0887200 .array/port v0x555dc086d740, L_0x555dc08873d0;
L_0x555dc0887300 .concat [ 32 1 0 0], L_0x555dc0871dd0, L_0x7fb4242ce690;
L_0x555dc08873d0 .arith/sum 33, L_0x555dc0887300, L_0x7fb4242ce6d8;
L_0x555dc08875d0 .concat [ 8 8 8 8], L_0x555dc0887200, L_0x555dc0886e90, L_0x555dc08869f0, L_0x555dc08866b0;
    .scope S_0x555dc0859050;
T_0 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc085a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555dc085aa60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555dc085a8e0_0;
    %assign/vec4 v0x555dc085aa60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555dc0859050;
T_1 ;
    %wait E_0x555dc08482d0;
    %load/vec4 v0x555dc085aa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x555dc085a3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x555dc085a0b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x555dc085a0b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555dc085a8e0_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555dc0859050;
T_2 ;
    %wait E_0x555dc0834350;
    %load/vec4 v0x555dc085aa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v0x555dc085a800_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555dc0858bf0;
T_3 ;
    %wait E_0x555dc081f9b0;
    %load/vec4 v0x555dc085ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555dc085b380_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555dc085ad80_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555dc085ad80_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555dc085ad80_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555dc085ad80_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555dc085ad80_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555dc085ad80_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %load/vec4 v0x555dc085b380_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555dc085b2b0_0, 4, 1;
    %load/vec4 v0x555dc085b380_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555dc085ad80_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dc085ad80_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555dc085b2b0_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555dc085ad80_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555dc085b2b0_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555dc0858bf0;
T_4 ;
    %wait E_0x555dc081f160;
    %load/vec4 v0x555dc085b790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x555dc085b970_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555dc085b970_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555dc085b970_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555dc085b970_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555dc0857410;
T_5 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0857ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555dc08579d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555dc0857930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555dc0857850_0;
    %assign/vec4 v0x555dc08579d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555dc0856bd0;
T_6 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0857270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555dc0857190_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555dc08570c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555dc0857000_0;
    %assign/vec4 v0x555dc0857190_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555dc0826d30;
T_7 ;
    %wait E_0x555dc077b3b0;
    %load/vec4 v0x555dc080f090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v0x555dc0856400_0;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v0x555dc0856400_0;
    %inv;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v0x555dc07be050_0;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v0x555dc07be050_0;
    %inv;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v0x555dc0856280_0;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v0x555dc0856280_0;
    %inv;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v0x555dc0856340_0;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v0x555dc0856340_0;
    %inv;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v0x555dc07be050_0;
    %load/vec4 v0x555dc0856400_0;
    %inv;
    %and;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v0x555dc07be050_0;
    %load/vec4 v0x555dc0856400_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0x555dc07aee40_0;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v0x555dc07aee40_0;
    %inv;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0x555dc0856400_0;
    %inv;
    %load/vec4 v0x555dc07aee40_0;
    %and;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0x555dc0856400_0;
    %inv;
    %load/vec4 v0x555dc07aee40_0;
    %and;
    %inv;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dc08193a0_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555dc0856540;
T_8 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0856a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dc08569c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555dc0856900_0;
    %assign/vec4 v0x555dc08569c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555dc08634d0;
T_9 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0863b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555dc0863ad0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555dc08639b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x555dc08638c0_0;
    %assign/vec4 v0x555dc0863ad0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555dc0862bd0;
T_10 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0863230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555dc0863170_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555dc08630a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555dc0862fc0_0;
    %assign/vec4 v0x555dc0863170_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555dc08657e0;
T_11 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0865d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555dc0865cb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555dc0865bc0_0;
    %assign/vec4 v0x555dc0865cb0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555dc0866a10;
T_12 ;
    %wait E_0x555dc0866d20;
    %load/vec4 v0x555dc0867e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555dc0867d60_0;
    %load/vec4 v0x555dc0867c80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555dc0867ad0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555dc08625b0;
T_13 ;
    %wait E_0x555dc0862800;
    %load/vec4 v0x555dc0862980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555dc0862880_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555dc0862a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dc0862880_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x555dc0862a90_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dc0862880_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x555dc0862a90_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x555dc0862a90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x555dc0862880_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555dc0863cc0;
T_14 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0864200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555dc0864110_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555dc0864030_0;
    %assign/vec4 v0x555dc0864110_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555dc0864350;
T_15 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0864890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555dc08647a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555dc08646c0_0;
    %assign/vec4 v0x555dc08647a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555dc085e7a0;
T_16 ;
    %wait E_0x555dc08484b0;
    %load/vec4 v0x555dc085ebf0_0;
    %parti/s 5, 10, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x555dc085ecf0_0;
    %parti/s 5, 10, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555dc085f290_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555dc085ebf0_0;
    %parti/s 15, 0, 2;
    %cmpi/e 15360, 0, 15;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x555dc085ecf0_0;
    %store/vec4 v0x555dc085f290_0, 0, 16;
    %load/vec4 v0x555dc085ebf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555dc085ecf0_0;
    %parti/s 1, 15, 5;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555dc085f290_0, 4, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x555dc085ecf0_0;
    %parti/s 15, 0, 2;
    %cmpi/e 15360, 0, 15;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x555dc085ebf0_0;
    %store/vec4 v0x555dc085f290_0, 0, 16;
    %load/vec4 v0x555dc085ebf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555dc085ecf0_0;
    %parti/s 1, 15, 5;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555dc085f290_0, 4, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x555dc085ebf0_0;
    %parti/s 5, 10, 5;
    %load/vec4 v0x555dc085ecf0_0;
    %parti/s 5, 10, 5;
    %add;
    %subi 15, 0, 5;
    %store/vec4 v0x555dc085edd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555dc085ebf0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dc085efa0_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555dc085ecf0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dc085f0d0_0, 0, 11;
    %load/vec4 v0x555dc085efa0_0;
    %pad/u 22;
    %load/vec4 v0x555dc085f0d0_0;
    %pad/u 22;
    %mul;
    %store/vec4 v0x555dc085f370_0, 0, 22;
    %load/vec4 v0x555dc085f370_0;
    %parti/s 1, 21, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dc085eec0_0, 0, 32;
T_16.8 ;
    %load/vec4 v0x555dc085eec0_0;
    %cmpi/s 22, 0, 32;
    %jmp/0xz T_16.9, 5;
    %load/vec4 v0x555dc085f370_0;
    %parti/s 1, 21, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %load/vec4 v0x555dc085f370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555dc085f370_0, 0, 22;
T_16.10 ;
    %load/vec4 v0x555dc085eec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dc085eec0_0, 0, 32;
    %jmp T_16.8;
T_16.9 ;
    %load/vec4 v0x555dc085f370_0;
    %parti/s 10, 11, 5;
    %store/vec4 v0x555dc085f1b0_0, 0, 10;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x555dc085f370_0;
    %parti/s 10, 11, 5;
    %store/vec4 v0x555dc085f1b0_0, 0, 10;
    %load/vec4 v0x555dc085f370_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v0x555dc085f1b0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x555dc085f1b0_0, 0, 10;
T_16.12 ;
    %load/vec4 v0x555dc085edd0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555dc085edd0_0, 0, 5;
T_16.7 ;
    %load/vec4 v0x555dc085ebf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555dc085ecf0_0;
    %parti/s 1, 15, 5;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555dc085f290_0, 4, 1;
    %load/vec4 v0x555dc085edd0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555dc085f290_0, 4, 5;
    %load/vec4 v0x555dc085f1b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555dc085f290_0, 4, 10;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555dc085e570;
T_17 ;
    %wait E_0x555dc0848310;
    %load/vec4 v0x555dc085f4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_17.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_17.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_17.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_17.3, 4;
    %load/vec4 v0x555dc0861d60_0;
    %pad/u 32;
    %store/vec4 v0x555dc085f6a0_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x555dc0861d60_0;
    %pad/u 32;
    %store/vec4 v0x555dc085f6a0_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x555dc08617e0_0;
    %load/vec4 v0x555dc08618c0_0;
    %and;
    %store/vec4 v0x555dc085f6a0_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x555dc08617e0_0;
    %load/vec4 v0x555dc08618c0_0;
    %or;
    %store/vec4 v0x555dc085f6a0_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dc0861b40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dc085f6a0_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555dc0861fa0;
T_18 ;
    %wait E_0x555dc081ecf0;
    %load/vec4 v0x555dc0862460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555dc0862390_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x555dc08622a0_0;
    %assign/vec4 v0x555dc0862390_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555dc0867fe0;
T_19 ;
    %wait E_0x555dc08681e0;
    %load/vec4 v0x555dc0868370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dc0868520_0, 0, 32;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v0x555dc0868260_0;
    %ix/getv 4, v0x555dc0868430_0;
    %shiftl 4;
    %store/vec4 v0x555dc0868520_0, 0, 32;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0x555dc0868260_0;
    %ix/getv 4, v0x555dc0868430_0;
    %shiftr 4;
    %store/vec4 v0x555dc0868520_0, 0, 32;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555dc086d510;
T_20 ;
    %vpi_call 20 23 "$readmemh", "memfile.dat", v0x555dc086d740 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x555dc086d510;
T_21 ;
    %wait E_0x555dc0866d20;
    %load/vec4 v0x555dc086f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x555dc086ef30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dc086eb00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555dc086d740, 0, 4;
    %load/vec4 v0x555dc086ef30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555dc086eb00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555dc086d740, 0, 4;
    %load/vec4 v0x555dc086ef30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555dc086eb00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555dc086d740, 0, 4;
    %load/vec4 v0x555dc086ef30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555dc086eb00_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555dc086d740, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555dc0846660;
T_22 ;
    %vpi_call 2 15 "$dumpfile", "multi_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dc0846660 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555dc086fa80_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dc086fa80_0, 0;
    %end;
    .thread T_22;
    .scope S_0x555dc0846660;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555dc086f9e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dc086f9e0_0, 0;
    %delay 5, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x555dc0846660;
T_24 ;
    %wait E_0x555dc0791560;
    %load/vec4 v0x555dc086f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x555dc086f7a0_0;
    %pushi/vec4 80, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x555dc086f940_0;
    %pushi/vec4 81, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %vpi_call 2 33 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 34 "$stop" {0 0 0};
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x555dc086f7a0_0;
    %cmpi/ne 100, 0, 32;
    %jmp/0xz  T_24.4, 6;
    %vpi_call 2 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 38 "$display", "DataAdr: %b, WriteData: %b, MemWrite: %b", v0x555dc086f7a0_0, v0x555dc086f940_0, v0x555dc086f880_0 {0 0 0};
    %vpi_call 2 39 "$stop" {0 0 0};
T_24.4 ;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "arm.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopr.v";
    "flopenr.v";
    "decode.v";
    "mainfsm.v";
    "datapath.v";
    "mux2.v";
    "alu.v";
    "fmul.v";
    "extend.v";
    "mux3.v";
    "regfile.v";
    "shifter.v";
    "mem.v";
