{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 154 04/18/2007 SJ Web Edition " "Info: Version 7.1 Build 154 04/18/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 10:09:04 2007 " "Info: Processing started: Thu Jun 28 10:09:04 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_synthesizer -c DE1_synthesizer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_synthesizer -c DE1_synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "VGA_CLK DE1_synthesizer.v(190) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_synthesizer.v(190): created implicit net for \"VGA_CLK\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "DE1_synthesizer.v 1 1 " "Warning: Using design file DE1_synthesizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_synthesizer " "Info: Found entity 1: DE1_synthesizer" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_synthesizer " "Info: Elaborating entity \"DE1_synthesizer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_synthesizer.v(173) " "Warning (10230): Verilog HDL assignment warning at DE1_synthesizer.v(173): truncated value with size 32 to match size of target (8)" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_synthesizer.v(221) " "Warning (10230): Verilog HDL assignment warning at DE1_synthesizer.v(221): truncated value with size 32 to match size of target (10)" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_synthesizer.v(269) " "Warning (10230): Verilog HDL assignment warning at DE1_synthesizer.v(269): truncated value with size 32 to match size of target (4)" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_synthesizer.v(270) " "Warning (10230): Verilog HDL assignment warning at DE1_synthesizer.v(270): truncated value with size 32 to match size of target (4)" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_synthesizer.v(271) " "Warning (10230): Verilog HDL assignment warning at DE1_synthesizer.v(271): truncated value with size 32 to match size of target (4)" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] DE1_synthesizer.v(80) " "Warning (10034): Output port \"LEDR\[5\]\" at DE1_synthesizer.v(80) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] DE1_synthesizer.v(80) " "Warning (10034): Output port \"LEDR\[4\]\" at DE1_synthesizer.v(80) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] DE1_synthesizer.v(80) " "Warning (10034): Output port \"LEDR\[3\]\" at DE1_synthesizer.v(80) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] DE1_synthesizer.v(80) " "Warning (10034): Output port \"LEDR\[2\]\" at DE1_synthesizer.v(80) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] DE1_synthesizer.v(80) " "Warning (10034): Output port \"LEDR\[1\]\" at DE1_synthesizer.v(80) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE1_synthesizer.v(82) " "Warning (10034): Output port \"UART_TXD\" at DE1_synthesizer.v(82) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[11\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[11\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[10\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[10\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[9\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[9\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[8\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[8\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[7\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[7\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[6\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[6\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[5\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[5\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[4\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[4\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[3\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[3\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[2\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[2\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[1\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[1\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[0\] DE1_synthesizer.v(86) " "Warning (10034): Output port \"DRAM_ADDR\[0\]\" at DE1_synthesizer.v(86) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_synthesizer.v(87) " "Warning (10034): Output port \"DRAM_LDQM\" at DE1_synthesizer.v(87) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_synthesizer.v(88) " "Warning (10034): Output port \"DRAM_UDQM\" at DE1_synthesizer.v(88) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_synthesizer.v(89) " "Warning (10034): Output port \"DRAM_WE_N\" at DE1_synthesizer.v(89) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_synthesizer.v(90) " "Warning (10034): Output port \"DRAM_CAS_N\" at DE1_synthesizer.v(90) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_synthesizer.v(91) " "Warning (10034): Output port \"DRAM_RAS_N\" at DE1_synthesizer.v(91) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_synthesizer.v(92) " "Warning (10034): Output port \"DRAM_CS_N\" at DE1_synthesizer.v(92) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE1_synthesizer.v(93) " "Warning (10034): Output port \"DRAM_BA_0\" at DE1_synthesizer.v(93) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE1_synthesizer.v(94) " "Warning (10034): Output port \"DRAM_BA_1\" at DE1_synthesizer.v(94) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_synthesizer.v(95) " "Warning (10034): Output port \"DRAM_CLK\" at DE1_synthesizer.v(95) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_synthesizer.v(96) " "Warning (10034): Output port \"DRAM_CKE\" at DE1_synthesizer.v(96) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[21\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[21\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[20\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[20\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[19\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[19\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[18\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[18\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[17\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[17\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[16\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[16\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[15\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[15\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[14\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[14\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[13\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[13\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[12\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[12\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[11\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[11\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[10\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[10\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[9\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[9\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[8\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[8\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[7\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[7\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[6\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[6\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[5\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[5\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[4\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[4\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[3\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[3\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[2\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[2\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[1\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[1\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[0\] DE1_synthesizer.v(99) " "Warning (10034): Output port \"FL_ADDR\[0\]\" at DE1_synthesizer.v(99) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE1_synthesizer.v(100) " "Warning (10034): Output port \"FL_WE_N\" at DE1_synthesizer.v(100) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE1_synthesizer.v(101) " "Warning (10034): Output port \"FL_RST_N\" at DE1_synthesizer.v(101) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE1_synthesizer.v(102) " "Warning (10034): Output port \"FL_OE_N\" at DE1_synthesizer.v(102) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE1_synthesizer.v(103) " "Warning (10034): Output port \"FL_CE_N\" at DE1_synthesizer.v(103) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[17\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[17\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[16\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[16\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[15\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[15\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[14\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[14\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[13\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[13\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[12\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[12\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[11\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[11\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[10\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[10\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[9\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[9\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[8\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[8\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[7\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[7\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[6\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[6\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[5\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[5\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[4\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[4\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[3\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[3\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[2\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[2\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[1\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[1\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR\[0\] DE1_synthesizer.v(106) " "Warning (10034): Output port \"SRAM_ADDR\[0\]\" at DE1_synthesizer.v(106) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE1_synthesizer.v(107) " "Warning (10034): Output port \"SRAM_UB_N\" at DE1_synthesizer.v(107) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE1_synthesizer.v(108) " "Warning (10034): Output port \"SRAM_LB_N\" at DE1_synthesizer.v(108) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE1_synthesizer.v(109) " "Warning (10034): Output port \"SRAM_WE_N\" at DE1_synthesizer.v(109) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE1_synthesizer.v(110) " "Warning (10034): Output port \"SRAM_CE_N\" at DE1_synthesizer.v(110) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE1_synthesizer.v(111) " "Warning (10034): Output port \"SRAM_OE_N\" at DE1_synthesizer.v(111) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE1_synthesizer.v(116) " "Warning (10034): Output port \"SD_CLK\" at DE1_synthesizer.v(116) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_synthesizer.v(127) " "Warning (10034): Output port \"TDO\" at DE1_synthesizer.v(127) has no driver" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7_LUT_4.v 1 1 " "Warning: Using design file SEG7_LUT_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_4 " "Info: Found entity 1: SEG7_LUT_4" {  } { { "SEG7_LUT_4.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/SEG7_LUT_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_4 SEG7_LUT_4:u0 " "Info: Elaborating entity \"SEG7_LUT_4\" for hierarchy \"SEG7_LUT_4:u0\"" {  } { { "DE1_synthesizer.v" "u0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7_LUT.v 1 1 " "Warning: Using design file SEG7_LUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_4:u0\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_4:u0\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_4.v" "u0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/SEG7_LUT_4.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "VGA_Audio_PLL.v 1 1 " "Warning: Using design file VGA_Audio_PLL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u1\"" {  } { { "DE1_synthesizer.v" "u1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/VGA_Audio_PLL.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/VGA_Audio_PLL.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "I2C_AV_Config.v 1 1 " "Warning: Using design file I2C_AV_Config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "DE1_synthesizer.v" "u7" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(104) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(104): truncated value with size 32 to match size of target (4)" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "I2C_Controller.v 1 1 " "Warning: Using design file I2C_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound1.v 1 1 " "Warning: Using design file demo_sound1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound1 " "Info: Found entity 1: demo_sound1" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound1 demo_sound1:dd1 " "Info: Elaborating entity \"demo_sound1\" for hierarchy \"demo_sound1:dd1\"" {  } { { "DE1_synthesizer.v" "dd1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(26) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(27) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(28) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(29) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(30) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(50) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(131) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound2.v 1 1 " "Warning: Using design file demo_sound2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound2 " "Info: Found entity 1: demo_sound2" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound2 demo_sound2:dd2 " "Info: Elaborating entity \"demo_sound2\" for hierarchy \"demo_sound2:dd2\"" {  } { { "DE1_synthesizer.v" "dd2" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(26) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(27) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(28) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(29) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(30) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(50) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(144) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(144): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "PS2_KEYBOARD.v 1 1 " "Warning: Using design file PS2_KEYBOARD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_KEYBOARD " "Info: Found entity 1: PS2_KEYBOARD" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_KEYBOARD PS2_KEYBOARD:keyboard " "Info: Elaborating entity \"PS2_KEYBOARD\" for hierarchy \"PS2_KEYBOARD:keyboard\"" {  } { { "DE1_synthesizer.v" "keyboard" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PS2_KEYBOARD.v(32) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(32): truncated value with size 32 to match size of target (11)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(38) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(38): truncated value with size 32 to match size of target (1)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PS2_KEYBOARD.v(44) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(44): truncated value with size 32 to match size of target (8)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(63) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(63): truncated value with size 32 to match size of target (1)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(80) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(80): truncated value with size 32 to match size of target (1)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_KEYBOARD.v(104) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(104): truncated value with size 32 to match size of target (1)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PS2_KEYBOARD.v(106) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(106): truncated value with size 10 to match size of target (8)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PS2_KEYBOARD.v(126) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(126): truncated value with size 10 to match size of target (8)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PS2_KEYBOARD.v(129) " "Warning (10230): Verilog HDL assignment warning at PS2_KEYBOARD.v(129): truncated value with size 10 to match size of target (8)" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode_o\[9\] 0 PS2_KEYBOARD.v(49) " "Warning (10030): Net \"keycode_o\[9\]\" at PS2_KEYBOARD.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode_o\[8\] 0 PS2_KEYBOARD.v(49) " "Warning (10030): Net \"keycode_o\[8\]\" at PS2_KEYBOARD.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "staff.v 1 1 " "Warning: Using design file staff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 staff " "Info: Found entity 1: staff" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staff staff:st1 " "Info: Elaborating entity \"staff\" for hierarchy \"staff:st1\"" {  } { { "DE1_synthesizer.v" "st1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(23) " "Warning (10230): Verilog HDL assignment warning at staff.v(23): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(24) " "Warning (10230): Verilog HDL assignment warning at staff.v(24): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(25) " "Warning (10230): Verilog HDL assignment warning at staff.v(25): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(26) " "Warning (10230): Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(51) " "Warning (10230): Verilog HDL assignment warning at staff.v(51): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(52) " "Warning (10230): Verilog HDL assignment warning at staff.v(52): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(53) " "Warning (10230): Verilog HDL assignment warning at staff.v(53): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(54) " "Warning (10230): Verilog HDL assignment warning at staff.v(54): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(55) " "Warning (10230): Verilog HDL assignment warning at staff.v(55): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(56) " "Warning (10230): Verilog HDL assignment warning at staff.v(56): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(57) " "Warning (10230): Verilog HDL assignment warning at staff.v(57): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(58) " "Warning (10230): Verilog HDL assignment warning at staff.v(58): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(59) " "Warning (10230): Verilog HDL assignment warning at staff.v(59): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(60) " "Warning (10230): Verilog HDL assignment warning at staff.v(60): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(61) " "Warning (10230): Verilog HDL assignment warning at staff.v(61): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(68) " "Warning (10230): Verilog HDL assignment warning at staff.v(68): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(69) " "Warning (10230): Verilog HDL assignment warning at staff.v(69): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(70) " "Warning (10230): Verilog HDL assignment warning at staff.v(70): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(71) " "Warning (10230): Verilog HDL assignment warning at staff.v(71): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(72) " "Warning (10230): Verilog HDL assignment warning at staff.v(72): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(73) " "Warning (10230): Verilog HDL assignment warning at staff.v(73): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(74) " "Warning (10230): Verilog HDL assignment warning at staff.v(74): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(75) " "Warning (10230): Verilog HDL assignment warning at staff.v(75): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(76) " "Warning (10230): Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(78) " "Warning (10230): Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(103) " "Warning (10230): Verilog HDL assignment warning at staff.v(103): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(104) " "Warning (10230): Verilog HDL assignment warning at staff.v(104): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(105) " "Warning (10230): Verilog HDL assignment warning at staff.v(105): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(106) " "Warning (10230): Verilog HDL assignment warning at staff.v(106): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(107) " "Warning (10230): Verilog HDL assignment warning at staff.v(107): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(108) " "Warning (10230): Verilog HDL assignment warning at staff.v(108): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(109) " "Warning (10230): Verilog HDL assignment warning at staff.v(109): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(110) " "Warning (10230): Verilog HDL assignment warning at staff.v(110): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(111) " "Warning (10230): Verilog HDL assignment warning at staff.v(111): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(112) " "Warning (10230): Verilog HDL assignment warning at staff.v(112): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(113) " "Warning (10230): Verilog HDL assignment warning at staff.v(113): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(120) " "Warning (10230): Verilog HDL assignment warning at staff.v(120): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(121) " "Warning (10230): Verilog HDL assignment warning at staff.v(121): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(122) " "Warning (10230): Verilog HDL assignment warning at staff.v(122): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(123) " "Warning (10230): Verilog HDL assignment warning at staff.v(123): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(124) " "Warning (10230): Verilog HDL assignment warning at staff.v(124): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(125) " "Warning (10230): Verilog HDL assignment warning at staff.v(125): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(126) " "Warning (10230): Verilog HDL assignment warning at staff.v(126): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(127) " "Warning (10230): Verilog HDL assignment warning at staff.v(127): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(128) " "Warning (10230): Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(130) " "Warning (10230): Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(155) " "Warning (10230): Verilog HDL assignment warning at staff.v(155): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(156) " "Warning (10230): Verilog HDL assignment warning at staff.v(156): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(157) " "Warning (10230): Verilog HDL assignment warning at staff.v(157): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(158) " "Warning (10230): Verilog HDL assignment warning at staff.v(158): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(159) " "Warning (10230): Verilog HDL assignment warning at staff.v(159): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(160) " "Warning (10230): Verilog HDL assignment warning at staff.v(160): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(161) " "Warning (10230): Verilog HDL assignment warning at staff.v(161): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(162) " "Warning (10230): Verilog HDL assignment warning at staff.v(162): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(163) " "Warning (10230): Verilog HDL assignment warning at staff.v(163): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(164) " "Warning (10230): Verilog HDL assignment warning at staff.v(164): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(165) " "Warning (10230): Verilog HDL assignment warning at staff.v(165): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(172) " "Warning (10230): Verilog HDL assignment warning at staff.v(172): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(173) " "Warning (10230): Verilog HDL assignment warning at staff.v(173): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(174) " "Warning (10230): Verilog HDL assignment warning at staff.v(174): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(175) " "Warning (10230): Verilog HDL assignment warning at staff.v(175): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(176) " "Warning (10230): Verilog HDL assignment warning at staff.v(176): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(177) " "Warning (10230): Verilog HDL assignment warning at staff.v(177): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(178) " "Warning (10230): Verilog HDL assignment warning at staff.v(178): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(179) " "Warning (10230): Verilog HDL assignment warning at staff.v(179): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(180) " "Warning (10230): Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(182) " "Warning (10230): Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(207) " "Warning (10230): Verilog HDL assignment warning at staff.v(207): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(208) " "Warning (10230): Verilog HDL assignment warning at staff.v(208): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(209) " "Warning (10230): Verilog HDL assignment warning at staff.v(209): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(210) " "Warning (10230): Verilog HDL assignment warning at staff.v(210): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(211) " "Warning (10230): Verilog HDL assignment warning at staff.v(211): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(212) " "Warning (10230): Verilog HDL assignment warning at staff.v(212): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(213) " "Warning (10230): Verilog HDL assignment warning at staff.v(213): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(214) " "Warning (10230): Verilog HDL assignment warning at staff.v(214): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(215) " "Warning (10230): Verilog HDL assignment warning at staff.v(215): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(216) " "Warning (10230): Verilog HDL assignment warning at staff.v(216): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(217) " "Warning (10230): Verilog HDL assignment warning at staff.v(217): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(224) " "Warning (10230): Verilog HDL assignment warning at staff.v(224): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(225) " "Warning (10230): Verilog HDL assignment warning at staff.v(225): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(226) " "Warning (10230): Verilog HDL assignment warning at staff.v(226): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(227) " "Warning (10230): Verilog HDL assignment warning at staff.v(227): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(228) " "Warning (10230): Verilog HDL assignment warning at staff.v(228): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(229) " "Warning (10230): Verilog HDL assignment warning at staff.v(229): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(230) " "Warning (10230): Verilog HDL assignment warning at staff.v(230): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(231) " "Warning (10230): Verilog HDL assignment warning at staff.v(231): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(232) " "Warning (10230): Verilog HDL assignment warning at staff.v(232): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(234) " "Warning (10230): Verilog HDL assignment warning at staff.v(234): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(293) " "Warning (10230): Verilog HDL assignment warning at staff.v(293): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(295) " "Warning (10230): Verilog HDL assignment warning at staff.v(295): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(315) " "Warning (10230): Verilog HDL assignment warning at staff.v(315): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(373) " "Warning (10230): Verilog HDL assignment warning at staff.v(373): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(375) " "Warning (10230): Verilog HDL assignment warning at staff.v(375): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(391) " "Warning (10230): Verilog HDL assignment warning at staff.v(391): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_time_generator.v(31) " "Warning (10268): Verilog HDL information at vga_time_generator.v(31): Always Construct contains both blocking and non-blocking assignments" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "vga_time_generator.v 1 1 " "Warning: Using design file vga_time_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Info: Found entity 1: vga_time_generator" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator staff:st1\|vga_time_generator:vga0 " "Info: Elaborating entity \"vga_time_generator\" for hierarchy \"staff:st1\|vga_time_generator:vga0\"" {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(32) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(32): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "vga_time_generator.v(37) " "Warning (10763): Verilog HDL warning at vga_time_generator.v(37): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 37 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(54) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(54): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "vga_time_generator.v(59) " "Warning (10763): Verilog HDL warning at vga_time_generator.v(59): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 59 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(74) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(74): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(79) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(79): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "bar_white.v 1 1 " "Warning: Using design file bar_white.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_white " "Info: Found entity 1: bar_white" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_white staff:st1\|bar_white:bar1 " "Info: Elaborating entity \"bar_white\" for hierarchy \"staff:st1\|bar_white:bar1\"" {  } { { "staff.v" "bar1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_white.v(22) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(22): truncated value with size 32 to match size of target (12)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(23) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(24) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(25) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(26) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(27) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(28) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(29) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(30) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(30): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(31) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(31): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(32) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(32): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(33) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(33): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(34) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(34): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(35) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(35): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(36) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(36): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(37) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(37): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_white.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "bar_big.v 1 1 " "Warning: Using design file bar_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_big " "Info: Found entity 1: bar_big" {  } { { "bar_big.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_big.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_big staff:st1\|bar_big:b0 " "Info: Elaborating entity \"bar_big\" for hierarchy \"staff:st1\|bar_big:b0\"" {  } { { "staff.v" "b0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 343 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_big.v(12) " "Warning (10230): Verilog HDL assignment warning at bar_big.v(12): truncated value with size 32 to match size of target (1)" {  } { { "bar_big.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_big.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "bar_blank.v 1 1 " "Warning: Using design file bar_blank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_blank " "Info: Found entity 1: bar_blank" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_blank staff:st1\|bar_blank:bar_blank1 " "Info: Elaborating entity \"bar_blank\" for hierarchy \"staff:st1\|bar_blank:bar_blank1\"" {  } { { "staff.v" "bar_blank1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_blank.v(17) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(17): truncated value with size 32 to match size of target (12)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(19) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(19): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(20) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(20): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(21) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(21): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(22) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(22): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(23) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(24) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(25) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(26) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(27) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(28) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(29) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/bar_blank.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "adio_codec.v 1 1 " "Warning: Using design file adio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Info: Found entity 1: adio_codec" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec adio_codec:ad1 " "Info: Elaborating entity \"adio_codec\" for hierarchy \"adio_codec:ad1\"" {  } { { "DE1_synthesizer.v" "ad1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(144) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(146) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(187) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(188) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_string.v 1 1 " "Warning: Using design file wave_gen_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Info: Found entity 1: wave_gen_string" {  } { { "wave_gen_string.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_string.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string adio_codec:ad1\|wave_gen_string:r1 " "Info: Elaborating entity \"wave_gen_string\" for hierarchy \"adio_codec:ad1\|wave_gen_string:r1\"" {  } { { "adio_codec.v" "r1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_brass.v 1 1 " "Warning: Using design file wave_gen_brass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Info: Found entity 1: wave_gen_brass" {  } { { "wave_gen_brass.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/wave_gen_brass.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass adio_codec:ad1\|wave_gen_brass:s1 " "Info: Elaborating entity \"wave_gen_brass\" for hierarchy \"adio_codec:ad1\|wave_gen_brass:s1\"" {  } { { "adio_codec.v" "s1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "org_x b2 32 12 " "Warning: Port \"org_x\" on the entity instantiation of \"b2\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "b2" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 415 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "org_x b0 32 12 " "Warning: Port \"org_x\" on the entity instantiation of \"b0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "b0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 343 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "h_bporch vga0 32 12 " "Warning: Port \"h_bporch\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "h_disp vga0 32 12 " "Warning: Port \"h_disp\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "h_fporch vga0 32 12 " "Warning: Port \"h_fporch\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "h_sync vga0 32 12 " "Warning: Port \"h_sync\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "v_bporch vga0 32 12 " "Warning: Port \"v_bporch\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "v_disp vga0 32 12 " "Warning: Port \"v_disp\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "v_fporch vga0 32 12 " "Warning: Port \"v_fporch\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "v_sync vga0 32 12 " "Warning: Port \"v_sync\" on the entity instantiation of \"vga0\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  Extra bits will be ignored." {  } { { "staff.v" "vga0" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 48 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "inclk0 u1 2 1 " "Warning: Port \"inclk0\" on the entity instantiation of \"u1\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "DE1_synthesizer.v" "u1" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 167 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd 5 2 " "Info: Found 5 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_signaltap_pack " "Info: Found design unit 1: sld_signaltap_pack" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_signaltap-rtl " "Info: Found design unit 2: sld_signaltap-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 173 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_signaltap_impl-rtl " "Info: Found design unit 3: sld_signaltap_impl-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 437 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_signaltap " "Info: Found entity 1: sld_signaltap" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_signaltap_impl " "Info: Found entity 2: sld_signaltap_impl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 353 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 284 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_ela_control-rtl " "Info: Found design unit 1: sld_ela_control-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 125 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_ela_level_seq_mgr-rtl " "Info: Found design unit 2: sld_ela_level_seq_mgr-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 912 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_ela_state_machine-rtl " "Info: Found design unit 3: sld_ela_state_machine-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1096 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_ela_seg_state_machine-rtl " "Info: Found design unit 4: sld_ela_seg_state_machine-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1208 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sld_ela_post_trigger_counter-rtl " "Info: Found design unit 5: sld_ela_post_trigger_counter-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1329 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sld_ela_segment_mgr-rtl " "Info: Found design unit 6: sld_ela_segment_mgr-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1464 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sld_ela_basic_multi_level_trigger-rtl " "Info: Found design unit 7: sld_ela_basic_multi_level_trigger-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1651 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_control " "Info: Found entity 1: sld_ela_control" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_ela_level_seq_mgr " "Info: Found entity 2: sld_ela_level_seq_mgr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 sld_ela_state_machine " "Info: Found entity 3: sld_ela_state_machine" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 sld_ela_seg_state_machine " "Info: Found entity 4: sld_ela_seg_state_machine" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1186 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 sld_ela_post_trigger_counter " "Info: Found entity 5: sld_ela_post_trigger_counter" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 sld_ela_segment_mgr " "Info: Found entity 6: sld_ela_segment_mgr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1440 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 sld_ela_basic_multi_level_trigger " "Info: Found entity 7: sld_ela_basic_multi_level_trigger" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1614 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 921 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 485 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 546 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1741 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mbpmg-rtl " "Info: Found design unit 1: sld_mbpmg-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_sbpmg-rtl " "Info: Found design unit 2: sld_sbpmg-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 298 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mbpmg " "Info: Found entity 1: sld_mbpmg" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_sbpmg " "Info: Found entity 2: sld_sbpmg" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 277 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1792 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_mbpmg:\\trigger_in_trigger_module_enabled_gen:trigger_in_match sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_mbpmg:\\trigger_in_trigger_module_enabled_gen:trigger_in_match\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 615 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 646 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 680 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 700 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 734 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1390 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3hj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3hj " "Info: Found entity 1: cntr_3hj" {  } { { "db/cntr_3hj.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/cntr_3hj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 769 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1548 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2qi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2qi " "Info: Found entity 1: cntr_2qi" {  } { { "db/cntr_2qi.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/cntr_2qi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare " "Info: Found entity 1: lpm_compare" {  } { { "lpm_compare.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" 266 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1564 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2vh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_2vh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2vh " "Info: Found entity 1: cmpr_2vh" {  } { { "db/cmpr_2vh.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/cmpr_2vh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_acquisition_buffer-rtl " "Info: Found design unit 1: sld_acquisition_buffer-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_offload_buffer_mgr-rtl " "Info: Found design unit 2: sld_offload_buffer_mgr-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 313 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_acquisition_buffer " "Info: Found entity 1: sld_acquisition_buffer" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_offload_buffer_mgr " "Info: Found entity 2: sld_offload_buffer_mgr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 163 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bmk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bmk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bmk " "Info: Found entity 1: cntr_bmk" {  } { { "db/cntr_bmk.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/cntr_bmk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 237 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1067 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cui2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cui2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cui2 " "Info: Found entity 1: altsyncram_cui2" {  } { { "db/altsyncram_cui2.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/altsyncram_cui2.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4l1 " "Info: Found entity 1: altsyncram_n4l1" {  } { { "db/altsyncram_n4l1.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/altsyncram_n4l1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 492 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5nh " "Info: Found entity 1: cntr_5nh" {  } { { "db/cntr_5nh.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/cntr_5nh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 526 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1gi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1gi " "Info: Found entity 1: cntr_1gi" {  } { { "db/cntr_1gi.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/cntr_1gi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 591 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 2048 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 11 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 1 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 29 " "Info: Parameter \"SLD_DATA_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 29 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 107 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"107\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 43267 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"43267\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 42047 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"42047\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_CLK acq_trigger_in\[0\] " "Info: Source node \"\|DE1_synthesizer\|PS2_CLK\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "DE1_synthesizer.v" "PS2_CLK" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 122 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_CLK acq_data_in\[0\] " "Info: Source node \"\|DE1_synthesizer\|PS2_CLK\" connects to port \"acq_data_in\[0\]\"" {  } { { "DE1_synthesizer.v" "PS2_CLK" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 122 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_DAT acq_trigger_in\[1\] " "Info: Source node \"\|DE1_synthesizer\|PS2_DAT\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "DE1_synthesizer.v" "PS2_DAT" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 121 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_DAT acq_data_in\[1\] " "Info: Source node \"\|DE1_synthesizer\|PS2_DAT\" connects to port \"acq_data_in\[1\]\"" {  } { { "DE1_synthesizer.v" "PS2_DAT" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 121 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|ps2_dat trigger_in " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|ps2_dat\" connects to port \"trigger_in\"" {  } { { "PS2_KEYBOARD.v" "ps2_dat" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 14 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[0\] acq_trigger_in\[2\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[0\]\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[0\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[0\] acq_data_in\[2\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[0\]\" connects to port \"acq_data_in\[2\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[0\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[1\] acq_trigger_in\[3\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[1\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[1\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[1\] acq_data_in\[3\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[1\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[1\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[2\] acq_trigger_in\[4\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[2\]\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[2\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[2\] acq_data_in\[4\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[2\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[2\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[3\] acq_trigger_in\[5\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[3\]\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[3\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[3\] acq_data_in\[5\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[3\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[3\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[4\] acq_trigger_in\[6\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[4\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[4\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[4\] acq_data_in\[6\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[4\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[4\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[5\] acq_trigger_in\[7\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[5\]\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[5\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[5\] acq_data_in\[7\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[5\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[5\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[6\] acq_trigger_in\[8\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[6\]\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[6\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[6\] acq_data_in\[8\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[6\]\" connects to port \"acq_data_in\[8\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[6\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[7\] acq_trigger_in\[9\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[7\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[7\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[7\] acq_data_in\[9\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|revcnt\[7\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "PS2_KEYBOARD.v" "revcnt\[7\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 43 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[0\] acq_trigger_in\[10\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[0\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[0\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[0\] acq_data_in\[10\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[0\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[0\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[1\] acq_trigger_in\[11\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[1\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[1\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[1\] acq_data_in\[11\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[1\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[1\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[2\] acq_trigger_in\[12\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[2\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[2\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[2\] acq_data_in\[12\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[2\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[2\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[3\] acq_trigger_in\[13\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[3\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[3\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[3\] acq_data_in\[13\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[3\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[3\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[4\] acq_trigger_in\[14\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[4\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[4\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[4\] acq_data_in\[14\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[4\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[4\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[5\] acq_trigger_in\[15\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[5\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[5\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[5\] acq_data_in\[15\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[5\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[5\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[6\] acq_trigger_in\[16\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[6\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[6\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[6\] acq_data_in\[16\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[6\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[6\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[7\] acq_trigger_in\[17\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[7\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[7\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[7\] acq_data_in\[17\] " "Info: Source node \"\|DE1_synthesizer\|PS2_KEYBOARD:keyboard\|scandata\[7\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "PS2_KEYBOARD.v" "scandata\[7\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 106 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|VGA_CLK_o\[4\] acq_clk " "Info: Source node \"\|DE1_synthesizer\|VGA_CLK_o\[4\]\" connects to port \"acq_clk\"" {  } { { "DE1_synthesizer.v" "VGA_CLK_o\[4\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_clk acq_trigger_in\[18\] " "Info: Source node \"\|DE1_synthesizer\|ps_clk\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "DE1_synthesizer.v" "ps_clk" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_clk acq_data_in\[18\] " "Info: Source node \"\|DE1_synthesizer\|ps_clk\" connects to port \"acq_data_in\[18\]\"" {  } { { "DE1_synthesizer.v" "ps_clk" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[0\] acq_trigger_in\[19\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[0\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[0\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[0\] acq_data_in\[19\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[0\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[0\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[1\] acq_trigger_in\[20\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[1\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[1\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[1\] acq_data_in\[20\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[1\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[1\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[2\] acq_trigger_in\[21\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[2\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[2\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[2\] acq_data_in\[21\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[2\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[2\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[3\] acq_trigger_in\[22\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[3\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[3\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[3\] acq_data_in\[22\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[3\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[3\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[4\] acq_trigger_in\[23\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[4\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[4\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[4\] acq_data_in\[23\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[4\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[4\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[5\] acq_trigger_in\[24\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[5\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[5\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[5\] acq_data_in\[24\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[5\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[5\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[6\] acq_trigger_in\[25\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[6\]\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[6\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[6\] acq_data_in\[25\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[6\]\" connects to port \"acq_data_in\[25\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[6\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[7\] acq_trigger_in\[26\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[7\]\" connects to port \"acq_trigger_in\[26\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[7\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[7\] acq_data_in\[26\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[7\]\" connects to port \"acq_data_in\[26\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[7\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[8\] acq_trigger_in\[27\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[8\]\" connects to port \"acq_trigger_in\[27\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[8\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[8\] acq_data_in\[27\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[8\]\" connects to port \"acq_data_in\[27\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[8\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[9\] acq_trigger_in\[28\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[9\]\" connects to port \"acq_trigger_in\[28\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[9\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_AE_CONNECT_TO_PORT" "\|DE1_synthesizer\|ps_cnt\[9\] acq_data_in\[28\] " "Info: Source node \"\|DE1_synthesizer\|ps_cnt\[9\]\" connects to port \"acq_data_in\[28\]\"" {  } { { "DE1_synthesizer.v" "ps_cnt\[9\]" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1138 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 567 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 598 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 687 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aoi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_aoi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aoi " "Info: Found entity 1: decode_aoi" {  } { { "db/decode_aoi.tdf" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/db/decode_aoi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 766 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 845 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 913 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[0\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[0\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[15\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[15\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[14\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[14\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[13\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[13\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[12\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[12\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[11\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[11\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[10\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[10\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[9\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[9\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[8\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[8\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[7\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[7\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[6\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[6\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[5\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[5\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[4\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[4\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[3\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[3\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[2\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[2\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[1\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[1\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp3\[0\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp3\[0\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[15\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[15\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[14\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[14\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[13\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[13\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[12\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[12\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[11\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[11\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[10\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[10\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[9\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[9\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[8\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[8\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[7\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[7\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[6\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[6\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[5\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[5\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[4\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[4\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[3\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[3\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[2\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[2\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|ramp4\[1\] clear GND " "Warning: Reduced register \"adio_codec:ad1\|ramp4\[1\]\" with stuck clear port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 182 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[23\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[23\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[22\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[22\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_AV_Config:u7\|mI2C_DATA\[21\] High " "Info: Power-up level of register \"I2C_AV_Config:u7\|mI2C_DATA\[21\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[21\] data_in VCC " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[21\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_AV_Config:u7\|mI2C_DATA\[20\] High " "Info: Power-up level of register \"I2C_AV_Config:u7\|mI2C_DATA\[20\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[20\] data_in VCC " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[20\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[19\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[19\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_AV_Config:u7\|mI2C_DATA\[18\] High " "Info: Power-up level of register \"I2C_AV_Config:u7\|mI2C_DATA\[18\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[18\] data_in VCC " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[18\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[17\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[17\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[16\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[16\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[15\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[15\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[14\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[14\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[13\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[13\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|mI2C_DATA\[8\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|mI2C_DATA\[8\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[23\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[23\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[22\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[22\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[21\] High " "Info: Power-up level of register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[21\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[21\] data_in VCC " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[21\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[20\] High " "Info: Power-up level of register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[20\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[20\] data_in VCC " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[20\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[19\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[19\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[18\] High " "Info: Power-up level of register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[18\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[18\] data_in VCC " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[18\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[17\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[17\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[16\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[16\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[15\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[15\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[14\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[14\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[13\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[13\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[8\] data_in GND " "Warning: Reduced register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[8\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "demo_sound2:dd2\|st\[4\] demo_sound2:dd2\|st\[5\] " "Info: Duplicate register \"demo_sound2:dd2\|st\[4\]\" merged to single register \"demo_sound2:dd2\|st\[5\]\"" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 24 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "demo_sound1:dd1\|st\[4\] demo_sound1:dd1\|st\[5\] " "Info: Duplicate register \"demo_sound1:dd1\|st\[4\]\" merged to single register \"demo_sound1:dd1\|st\[5\]\"" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 24 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_AV_Config:u7\|mI2C_DATA\[5\] I2C_AV_Config:u7\|mI2C_DATA\[6\] " "Info: Duplicate register \"I2C_AV_Config:u7\|mI2C_DATA\[5\]\" merged to single register \"I2C_AV_Config:u7\|mI2C_DATA\[6\]\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_AV_Config:u7\|mI2C_DATA\[3\] I2C_AV_Config:u7\|mI2C_DATA\[4\] " "Info: Duplicate register \"I2C_AV_Config:u7\|mI2C_DATA\[3\]\" merged to single register \"I2C_AV_Config:u7\|mI2C_DATA\[4\]\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[5\] I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[6\] " "Info: Duplicate register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[5\]\" merged to single register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[6\]\"" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[3\] I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[4\] " "Info: Duplicate register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[3\]\" merged to single register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[4\]\"" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "demo_sound1:dd1\|st\[5\] data_in GND " "Warning: Reduced register \"demo_sound1:dd1\|st\[5\]\" with stuck data_in port to stuck value GND" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 24 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "demo_sound1:dd1\|st\[3\] data_in GND " "Warning: Reduced register \"demo_sound1:dd1\|st\[3\]\" with stuck data_in port to stuck value GND" {  } { { "demo_sound1.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound1.v" 24 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "demo_sound2:dd2\|st\[5\] data_in GND " "Warning: Reduced register \"demo_sound2:dd2\|st\[5\]\" with stuck data_in port to stuck value GND" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 24 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "demo_sound2:dd2\|st\[3\] data_in GND " "Warning: Reduced register \"demo_sound2:dd2\|st\[3\]\" with stuck data_in port to stuck value GND" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 24 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST 3 " "Info: State machine \"\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST\" contains 3 states" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST " "Info: Selected Auto state machine encoding method for state machine \"\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST " "Info: Encoding result for state machine \"\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u7\|mSetup_ST.00 " "Info: Encoded state bit \"I2C_AV_Config:u7\|mSetup_ST.00\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u7\|mSetup_ST.10 " "Info: Encoded state bit \"I2C_AV_Config:u7\|mSetup_ST.10\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u7\|mSetup_ST.01 " "Info: Encoded state bit \"I2C_AV_Config:u7\|mSetup_ST.01\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST.00 000 " "Info: State \"\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST.00\" uses code string \"000\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST.01 101 " "Info: State \"\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST.01\" uses code string \"101\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST.10 110 " "Info: State \"\|DE1_synthesizer\|I2C_AV_Config:u7\|mSetup_ST.10\" uses code string \"110\"" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 24 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DELAY\[7\] High " "Info: Power-up level of register \"DELAY\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[7\] data_in VCC " "Warning: Reduced register \"DELAY\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DELAY\[1\] " "Warning: No clock transition on \"DELAY\[1\]\" register due to stuck clock or clock enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[1\] clock_enable GND " "Warning: Reduced register \"DELAY\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DELAY\[0\] " "Warning: No clock transition on \"DELAY\[0\]\" register due to stuck clock or clock enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[0\] clock_enable GND " "Warning: Reduced register \"DELAY\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DELAY\[2\] " "Warning: No clock transition on \"DELAY\[2\]\" register due to stuck clock or clock enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[2\] clock_enable GND " "Warning: Reduced register \"DELAY\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DELAY\[3\] " "Warning: No clock transition on \"DELAY\[3\]\" register due to stuck clock or clock enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[3\] clock_enable GND " "Warning: Reduced register \"DELAY\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DELAY\[4\] " "Warning: No clock transition on \"DELAY\[4\]\" register due to stuck clock or clock enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[4\] clock_enable GND " "Warning: Reduced register \"DELAY\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DELAY\[5\] " "Warning: No clock transition on \"DELAY\[5\]\" register due to stuck clock or clock enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[5\] clock_enable GND " "Warning: Reduced register \"DELAY\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "DELAY\[6\] " "Warning: No clock transition on \"DELAY\[6\]\" register due to stuck clock or clock enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DELAY\[6\] clock_enable GND " "Warning: Reduced register \"DELAY\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Warning: The bidir \"SD_DAT3\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 114 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: The bidir \"SD_CMD\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 115 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_BCLK~0 that it feeds" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT~4 I2C_SDAT~1 " "Warning: Removed fan-in from always-disabled I/O buffer I2C_SDAT~4 to tri-state bus I2C_SDAT~1" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 118 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[28\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[28\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[28\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[28\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_in_reg sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_in_reg\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 706 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_mbpmg:\\trigger_in_trigger_module_enabled_gen:trigger_in_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_mbpmg:\\trigger_in_trigger_module_enabled_gen:trigger_in_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\|holdff\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 313 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[2\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[2\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[3\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[3\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[4\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[4\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[5\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[5\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[6\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[6\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[6\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[6\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[7\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[7\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[8\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[8\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[8\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[8\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[11\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[11\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[12\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[12\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[13\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[13\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[13\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[13\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[14\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[14\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[14\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[15\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[15\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[16\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[16\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[16\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[16\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[17\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[17\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[17\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[17\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[18\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[18\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[18\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[18\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[19\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[19\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[19\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[19\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[20\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[20\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[20\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[21\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[21\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[21\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[21\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[22\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[22\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[22\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[22\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[23\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[23\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[24\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[24\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[24\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[24\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[25\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[25\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[25\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[25\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[27\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[27\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[27\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[27\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[26\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[26\]\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1\|holdff " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1\|holdff\"" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1060 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } } { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 72 -1 0 } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } } { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 68 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "adio_codec:ad1\|BCK_DIV\[3\] data_in GND " "Warning: Reduced register \"adio_codec:ad1\|BCK_DIV\[3\]\" with stuck data_in port to stuck value GND" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 64 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~1 " "Warning: Node \"AUD_BCLK~1\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning: Pin \"HEX0\[0\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning: Pin \"HEX0\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning: Pin \"HEX0\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning: Pin \"HEX0\[3\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning: Pin \"HEX0\[4\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning: Pin \"HEX0\[5\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning: Pin \"HEX0\[6\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning: Pin \"HEX1\[0\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning: Pin \"HEX1\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning: Pin \"HEX1\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning: Pin \"HEX1\[3\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning: Pin \"HEX1\[4\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning: Pin \"HEX1\[5\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning: Pin \"HEX1\[6\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning: Pin \"HEX2\[0\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning: Pin \"HEX2\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning: Pin \"HEX2\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning: Pin \"HEX2\[3\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning: Pin \"HEX2\[4\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning: Pin \"HEX2\[5\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning: Pin \"HEX2\[6\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning: Pin \"HEX3\[0\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning: Pin \"HEX3\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning: Pin \"HEX3\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning: Pin \"HEX3\[3\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning: Pin \"HEX3\[4\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning: Pin \"HEX3\[5\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning: Pin \"HEX3\[6\]\" stuck at VCC" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning: Pin \"LEDR\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning: Pin \"LEDR\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning: Pin \"LEDR\[3\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning: Pin \"LEDR\[4\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning: Pin \"LEDR\[5\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning: Pin \"LEDR\[8\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning: Pin \"LEDR\[9\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning: Pin \"UART_TXD\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 82 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning: Pin \"DRAM_ADDR\[0\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning: Pin \"DRAM_ADDR\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning: Pin \"DRAM_ADDR\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning: Pin \"DRAM_ADDR\[3\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning: Pin \"DRAM_ADDR\[4\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning: Pin \"DRAM_ADDR\[5\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning: Pin \"DRAM_ADDR\[6\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning: Pin \"DRAM_ADDR\[7\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning: Pin \"DRAM_ADDR\[8\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning: Pin \"DRAM_ADDR\[9\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning: Pin \"DRAM_ADDR\[10\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning: Pin \"DRAM_ADDR\[11\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning: Pin \"DRAM_LDQM\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 87 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning: Pin \"DRAM_UDQM\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 88 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning: Pin \"DRAM_WE_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 89 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning: Pin \"DRAM_CAS_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 90 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning: Pin \"DRAM_RAS_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 91 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning: Pin \"DRAM_CS_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 92 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning: Pin \"DRAM_BA_0\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 93 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning: Pin \"DRAM_BA_1\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 94 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning: Pin \"DRAM_CLK\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 95 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning: Pin \"DRAM_CKE\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 96 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning: Pin \"FL_ADDR\[0\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning: Pin \"FL_ADDR\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning: Pin \"FL_ADDR\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning: Pin \"FL_ADDR\[3\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning: Pin \"FL_ADDR\[4\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning: Pin \"FL_ADDR\[5\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning: Pin \"FL_ADDR\[6\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning: Pin \"FL_ADDR\[7\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning: Pin \"FL_ADDR\[8\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning: Pin \"FL_ADDR\[9\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning: Pin \"FL_ADDR\[10\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning: Pin \"FL_ADDR\[11\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning: Pin \"FL_ADDR\[12\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning: Pin \"FL_ADDR\[13\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning: Pin \"FL_ADDR\[14\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning: Pin \"FL_ADDR\[15\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning: Pin \"FL_ADDR\[16\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning: Pin \"FL_ADDR\[17\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning: Pin \"FL_ADDR\[18\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning: Pin \"FL_ADDR\[19\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning: Pin \"FL_ADDR\[20\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning: Pin \"FL_ADDR\[21\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning: Pin \"FL_WE_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 100 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning: Pin \"FL_RST_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 101 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning: Pin \"FL_OE_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 102 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning: Pin \"FL_CE_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 103 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning: Pin \"SRAM_ADDR\[0\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning: Pin \"SRAM_ADDR\[1\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning: Pin \"SRAM_ADDR\[2\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning: Pin \"SRAM_ADDR\[3\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning: Pin \"SRAM_ADDR\[4\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning: Pin \"SRAM_ADDR\[5\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning: Pin \"SRAM_ADDR\[6\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning: Pin \"SRAM_ADDR\[7\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning: Pin \"SRAM_ADDR\[8\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning: Pin \"SRAM_ADDR\[9\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning: Pin \"SRAM_ADDR\[10\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning: Pin \"SRAM_ADDR\[11\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning: Pin \"SRAM_ADDR\[12\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning: Pin \"SRAM_ADDR\[13\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning: Pin \"SRAM_ADDR\[14\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning: Pin \"SRAM_ADDR\[15\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning: Pin \"SRAM_ADDR\[16\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning: Pin \"SRAM_ADDR\[17\]\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning: Pin \"SRAM_UB_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 107 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning: Pin \"SRAM_LB_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 108 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning: Pin \"SRAM_WE_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 109 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning: Pin \"SRAM_CE_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 110 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning: Pin \"SRAM_OE_N\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 111 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning: Pin \"SD_CLK\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 116 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning: Pin \"TDO\" stuck at GND" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 127 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 13 " "Info: 13 registers lost all their fanouts during netlist optimizations. The first 13 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[19\] " "Info: Register \"VGA_CLK_o\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[20\] " "Info: Register \"VGA_CLK_o\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[21\] " "Info: Register \"VGA_CLK_o\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[22\] " "Info: Register \"VGA_CLK_o\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[23\] " "Info: Register \"VGA_CLK_o\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[24\] " "Info: Register \"VGA_CLK_o\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[25\] " "Info: Register \"VGA_CLK_o\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[26\] " "Info: Register \"VGA_CLK_o\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[27\] " "Info: Register \"VGA_CLK_o\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[28\] " "Info: Register \"VGA_CLK_o\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[29\] " "Info: Register \"VGA_CLK_o\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[30\] " "Info: Register \"VGA_CLK_o\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLK_o\[31\] " "Info: Register \"VGA_CLK_o\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "Warning: No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 65 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning: No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 65 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "Warning: No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 66 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning: No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 68 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning: No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning: No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning: No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning: No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning: No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning: No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning: No output dependent on input pin \"UART_RXD\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 83 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning: No output dependent on input pin \"TDI\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 124 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning: No output dependent on input pin \"TCK\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 125 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning: No output dependent on input pin \"TCS\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 126 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning: No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 136 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2445 " "Info: Implemented 2445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Info: Implemented 140 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "118 " "Info: Implemented 118 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2127 " "Info: Implemented 2127 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Info: Implemented 29 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.map.smsg " "Info: Generated suppressed messages file D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 548 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 548 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Allocated 189 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 10:10:04 2007 " "Info: Processing ended: Thu Jun 28 10:10:04 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Info: Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 154 04/18/2007 SJ Web Edition " "Info: Version 7.1 Build 154 04/18/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 10:10:05 2007 " "Info: Processing started: Thu Jun 28 10:10:05 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_synthesizer EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"DE1_synthesizer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:u1\|altpll:altpll_component\|pll clock1 " "Warning: Compensate clock of PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:u1\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 283 " "Warning: No exact pin location assignment(s) for 5 pins of 283 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_CE_N " "Info: Pin FL_CE_N not assigned to an exact location on the device" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 103 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Info: Pin SD_CLK not assigned to an exact location on the device" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Info: Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 114 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Info: Pin SD_CMD not assigned to an exact location on the device" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 115 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Info: Pin SD_DAT not assigned to an exact location on the device" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 113 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Info: Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[18\] " "Info: Destination node VGA_CLK_o\[18\]" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[18] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[0\] " "Info: Destination node VGA_CLK_o\[0\]" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps_clk " "Info: Destination node ps_clk" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_clk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[11\] " "Info: Destination node VGA_CLK_o\[11\]" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[4\] " "Info: Destination node VGA_CLK_o\[4\]" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK_o\[4\]  " "Info: Automatically promoted node VGA_CLK_o\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[4\]~126 " "Info: Destination node VGA_CLK_o\[4\]~126" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[4]~126 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[4]~126 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[4] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK_o\[18\]  " "Info: Automatically promoted node VGA_CLK_o\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[18\]~127 " "Info: Destination node VGA_CLK_o\[18\]~127" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[18]~127 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[18]~127 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[18] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_AV_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~255 " "Info: Destination node I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~255" {  } { { "I2C_Controller.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_Controller.v" 62 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|I2C_Controller:u0|I2C_SCLK~255 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|I2C_Controller:u0|I2C_SCLK~255 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK~79 " "Info: Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK~79" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK~79 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK~79 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adio_codec:ad1\|LRCK_1X  " "Info: Automatically promoted node adio_codec:ad1\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Info: Destination node AUD_DACLRCK" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 137 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK " "Info: Destination node AUD_ADCLRCK" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 135 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|LRCK_1X~51 " "Info: Destination node adio_codec:ad1\|LRCK_1X~51" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|LRCK_1X~51 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|LRCK_1X~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|LRCK_1X } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_KEYBOARD:keyboard\|keyready  " "Info: Automatically promoted node PS2_KEYBOARD:keyboard\|keyready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 69 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o  " "Info: Automatically promoted node staff:st1\|vga_time_generator:vga0\|VGA_HS_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS " "Info: Destination node VGA_HS" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 129 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o~246 " "Info: Destination node staff:st1\|vga_time_generator:vga0\|VGA_HS_o~246" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 29 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o~246 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o~246 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 29 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK_o\[0\]  " "Info: Automatically promoted node VGA_CLK_o\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Info: Destination node staff:st1\|vga_time_generator:vga0\|VGA_HS_o" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 29 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[1\]~134 " "Info: Destination node VGA_CLK_o\[1\]~134" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[1]~134 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[1]~134 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[0\]~162 " "Info: Destination node VGA_CLK_o\[0\]~162" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[0]~162 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[0]~162 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps_clk  " "Info: Automatically promoted node ps_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_KEYBOARD:keyboard\|keyready " "Info: Destination node PS2_KEYBOARD:keyboard\|keyready" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 69 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps_clk~149 " "Info: Destination node ps_clk~149" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_clk~149 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_clk~149 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[18\]~178 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[18\]~178" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]~178 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]~178 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_clk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK_o\[11\]  " "Info: Automatically promoted node VGA_CLK_o\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK_o\[11\]~130 " "Info: Destination node VGA_CLK_o\[11\]~130" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[11]~130 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[11]~130 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK_o[11] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adio_codec:ad1\|oAUD_BCK  " "Info: Automatically promoted node adio_codec:ad1\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Info: Destination node AUD_BCLK" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 139 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|oAUD_BCK~37 " "Info: Destination node adio_codec:ad1\|oAUD_BCK~37" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|oAUD_BCK~37 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|oAUD_BCK~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|oAUD_BCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|oAUD_BCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_KEYBOARD:keyboard\|comb~26  " "Info: Automatically promoted node PS2_KEYBOARD:keyboard\|comb~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|comb~26 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|comb~26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.30 0 2 3 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.30 VCCIO, 0 input, 2 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 40 1 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 36 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 36 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.30V 28 15 " "Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 38 2 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 36 3 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 31 5 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.30V 35 5 " "Info: I/O bank number 7 does not use VREF pins and has 3.30V VCCIO pins. 35 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 41 2 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:u1\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "Warning: PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/VGA_Audio_PLL.v" 93 0 0 } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 167 0 0 } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 140 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.829 ns register register " "Info: Estimated most critical path is register to register delay of 4.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adio_codec:ad1\|ramp2\[1\] 1 REG LAB_X26_Y13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y13; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.178 ns) 0.995 ns adio_codec:ad1\|LessThan3~227 2 COMB LAB_X25_Y13 1 " "Info: 2: + IC(0.817 ns) + CELL(0.178 ns) = 0.995 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 1.671 ns adio_codec:ad1\|LessThan3~228 3 COMB LAB_X25_Y13 1 " "Info: 3: + IC(0.498 ns) + CELL(0.178 ns) = 1.671 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.347 ns adio_codec:ad1\|LessThan3~229 4 COMB LAB_X25_Y13 1 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.347 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 3.023 ns adio_codec:ad1\|LessThan3~230 5 COMB LAB_X25_Y13 1 " "Info: 5: + IC(0.498 ns) + CELL(0.178 ns) = 3.023 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~230'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 3.699 ns adio_codec:ad1\|LessThan3~231 6 COMB LAB_X25_Y13 16 " "Info: 6: + IC(0.498 ns) + CELL(0.178 ns) = 3.699 ns; Loc. = LAB_X25_Y13; Fanout = 16; COMB Node = 'adio_codec:ad1\|LessThan3~231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.580 ns) 4.829 ns adio_codec:ad1\|ramp2\[10\] 7 REG LAB_X26_Y13 83 " "Info: 7: + IC(0.550 ns) + CELL(0.580 ns) = 4.829 ns; Loc. = LAB_X26_Y13; Fanout = 83; REG Node = 'adio_codec:ad1\|ramp2\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[10] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 30.44 % ) " "Info: Total cell delay = 1.470 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.359 ns ( 69.56 % ) " "Info: Total interconnect delay = 3.359 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.829 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 7 " "Info: Average interconnect usage is 2% of the available device resources. Peak interconnect usage is 7%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y0 X37_Y13 " "Info: The peak interconnect region extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "257 " "Warning: Found 257 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Info: Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Info: Node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1137 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[0\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1266 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|buffer_write_enable " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|buffer_write_enable -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1090 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1091 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\] " "Info: Port clear -- assigned as a global for destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1266 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "116 " "Warning: Following 116 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 114 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 115 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 113 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 139 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "224 " "Warning: Following 224 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Info: Pin HEX0\[0\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Info: Pin HEX0\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Info: Pin HEX0\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Info: Pin HEX0\[3\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] VCC " "Info: Pin HEX0\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] VCC " "Info: Pin HEX0\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Info: Pin HEX0\[6\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 74 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] VCC " "Info: Pin HEX1\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Info: Pin HEX1\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Info: Pin HEX1\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] VCC " "Info: Pin HEX1\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] VCC " "Info: Pin HEX1\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] VCC " "Info: Pin HEX1\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] VCC " "Info: Pin HEX1\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] VCC " "Info: Pin HEX2\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Info: Pin HEX2\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Info: Pin HEX2\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] VCC " "Info: Pin HEX2\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] VCC " "Info: Pin HEX2\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] VCC " "Info: Pin HEX2\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] VCC " "Info: Pin HEX2\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 76 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] VCC " "Info: Pin HEX3\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Info: Pin HEX3\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Info: Pin HEX3\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] VCC " "Info: Pin HEX3\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] VCC " "Info: Pin HEX3\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] VCC " "Info: Pin HEX3\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] VCC " "Info: Pin HEX3\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 77 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Info: Pin LEDR\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Info: Pin LEDR\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 80 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 82 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Info: Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Info: Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Info: Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Info: Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Info: Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Info: Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Info: Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Info: Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Info: Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Info: Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Info: Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Info: Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 86 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Info: Pin DRAM_LDQM has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 87 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Info: Pin DRAM_UDQM has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 88 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Info: Pin DRAM_WE_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 89 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Info: Pin DRAM_CAS_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 90 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Info: Pin DRAM_RAS_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 91 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Info: Pin DRAM_CS_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 92 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_0 GND " "Info: Pin DRAM_BA_0 has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 93 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_1 GND " "Info: Pin DRAM_BA_1 has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Info: Pin DRAM_CLK has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 95 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Info: Pin DRAM_CKE has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 96 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 99 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N GND " "Info: Pin FL_WE_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 100 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 101 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N GND " "Info: Pin FL_OE_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 102 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N GND " "Info: Pin FL_CE_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 103 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[0\] GND " "Info: Pin SRAM_ADDR\[0\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[1\] GND " "Info: Pin SRAM_ADDR\[1\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[2\] GND " "Info: Pin SRAM_ADDR\[2\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[3\] GND " "Info: Pin SRAM_ADDR\[3\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[4\] GND " "Info: Pin SRAM_ADDR\[4\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[5\] GND " "Info: Pin SRAM_ADDR\[5\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[6\] GND " "Info: Pin SRAM_ADDR\[6\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[7\] GND " "Info: Pin SRAM_ADDR\[7\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[8\] GND " "Info: Pin SRAM_ADDR\[8\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[9\] GND " "Info: Pin SRAM_ADDR\[9\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[10\] GND " "Info: Pin SRAM_ADDR\[10\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[11\] GND " "Info: Pin SRAM_ADDR\[11\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[12\] GND " "Info: Pin SRAM_ADDR\[12\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[13\] GND " "Info: Pin SRAM_ADDR\[13\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[14\] GND " "Info: Pin SRAM_ADDR\[14\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[15\] GND " "Info: Pin SRAM_ADDR\[15\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[16\] GND " "Info: Pin SRAM_ADDR\[16\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_ADDR\[17\] GND " "Info: Pin SRAM_ADDR\[17\] has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 106 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_UB_N GND " "Info: Pin SRAM_UB_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 107 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_LB_N GND " "Info: Pin SRAM_LB_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 108 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_WE_N GND " "Info: Pin SRAM_WE_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 109 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_CE_N GND " "Info: Pin SRAM_CE_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_OE_N GND " "Info: Pin SRAM_OE_N has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 111 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK GND " "Info: Pin SD_CLK has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 114 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 115 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Info: Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Info: Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Info: Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Info: Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Info: Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Info: Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Info: Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Info: Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Info: Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Info: Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Info: Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Info: Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Info: Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Info: Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Info: Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Info: Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 85 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 98 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[0\] VCC " "Info: Pin SRAM_DQ\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[1\] VCC " "Info: Pin SRAM_DQ\[1\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[2\] VCC " "Info: Pin SRAM_DQ\[2\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[3\] VCC " "Info: Pin SRAM_DQ\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[4\] VCC " "Info: Pin SRAM_DQ\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[5\] VCC " "Info: Pin SRAM_DQ\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[6\] VCC " "Info: Pin SRAM_DQ\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[7\] VCC " "Info: Pin SRAM_DQ\[7\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[8\] VCC " "Info: Pin SRAM_DQ\[8\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[9\] VCC " "Info: Pin SRAM_DQ\[9\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[10\] VCC " "Info: Pin SRAM_DQ\[10\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[11\] VCC " "Info: Pin SRAM_DQ\[11\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[12\] VCC " "Info: Pin SRAM_DQ\[12\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[13\] VCC " "Info: Pin SRAM_DQ\[13\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[14\] VCC " "Info: Pin SRAM_DQ\[14\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[15\] VCC " "Info: Pin SRAM_DQ\[15\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 113 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 142 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "I2C_AV_Config:u7\|I2C_Controller:u0\|SDO " "Info: Following pins have the same output enable: I2C_AV_Config:u7\|I2C_Controller:u0\|SDO" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional I2C_SDAT 3.3-V LVTTL " "Info: Type bidirectional pin I2C_SDAT uses the 3.3-V LVTTL I/O standard" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 118 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "PS2_KEYBOARD:keyboard\|HOST_ACK~1 (inverted) " "Info: Following pins have the same output enable: PS2_KEYBOARD:keyboard\|HOST_ACK~1 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PS2_DAT 3.3-V LVTTL " "Info: Type bidirectional pin PS2_DAT uses the 3.3-V LVTTL I/O standard" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 121 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.fit.smsg " "Info: Generated suppressed messages file D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Allocated 225 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 10:10:29 2007 " "Info: Processing ended: Thu Jun 28 10:10:29 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 154 04/18/2007 SJ Web Edition " "Info: Version 7.1 Build 154 04/18/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 10:10:30 2007 " "Info: Processing started: Thu Jun 28 10:10:30 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Allocated 169 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 10:10:42 2007 " "Info: Processing ended: Thu Jun 28 10:10:42 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 154 04/18/2007 SJ Web Edition " "Info: Version 7.1 Build 154 04/18/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 10:10:43 2007 " "Info: Processing started: Thu Jun 28 10:10:43 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_synthesizer -c DE1_synthesizer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "adio_codec:ad1\|oAUD_BCK " "Info: Detected ripple clock \"adio_codec:ad1\|oAUD_BCK\" as buffer" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "adio_codec:ad1\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "adio_codec:ad1\|LRCK_1X " "Info: Detected ripple clock \"adio_codec:ad1\|LRCK_1X\" as buffer" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "adio_codec:ad1\|LRCK_1X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Info: Detected ripple clock \"staff:st1\|vga_time_generator:vga0\|VGA_HS_o\" as buffer" {  } { { "vga_time_generator.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/vga_time_generator.v" 29 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "staff:st1\|vga_time_generator:vga0\|VGA_HS_o" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[18\] " "Info: Detected ripple clock \"VGA_CLK_o\[18\]\" as buffer" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u7\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/I2C_AV_Config.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u7\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[0\] " "Info: Detected ripple clock \"VGA_CLK_o\[0\]\" as buffer" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[4\] " "Info: Detected ripple clock \"VGA_CLK_o\[4\]\" as buffer" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "VGA_CLK_o\[11\] " "Info: Detected ripple clock \"VGA_CLK_o\[11\]\" as buffer" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK_o\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ps_clk " "Info: Detected ripple clock \"ps_clk\" as buffer" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PS2_KEYBOARD:keyboard\|keyready " "Info: Detected ripple clock \"PS2_KEYBOARD:keyboard\|keyready\" as buffer" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 69 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KEYBOARD:keyboard\|keyready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 register adio_codec:ad1\|ramp2\[1\] register adio_codec:ad1\|ramp2\[3\] 50.961 ns " "Info: Slack time is 50.961 ns for clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" between source register \"adio_codec:ad1\|ramp2\[1\]\" and destination register \"adio_codec:ad1\|ramp2\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "217.68 MHz 4.594 ns " "Info: Fmax is 217.68 MHz (period= 4.594 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "55.316 ns + Largest register register " "Info: + Largest register to register requirement is 55.316 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "55.555 ns + " "Info: + Setup relationship between source and destination is 55.555 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 80.889 ns " "Info: + Latch edge is 80.889 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.334 ns " "Info: - Launch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 destination 6.087 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to destination register is 6.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.879 ns) 2.777 ns adio_codec:ad1\|LRCK_1X 3 REG LCFF_X16_Y24_N25 4 " "Info: 3: + IC(0.980 ns) + CELL(0.879 ns) = 2.777 ns; Loc. = LCFF_X16_Y24_N25; Fanout = 4; REG Node = 'adio_codec:ad1\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.500 ns adio_codec:ad1\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.723 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'adio_codec:ad1\|LRCK_1X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 6.087 ns adio_codec:ad1\|ramp2\[3\] 5 REG LCFF_X26_Y13_N7 3 " "Info: 5: + IC(0.985 ns) + CELL(0.602 ns) = 6.087 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.33 % ) " "Info: Total cell delay = 1.481 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 75.67 % ) " "Info: Total interconnect delay = 4.606 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 source 6.087 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to source register is 6.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.879 ns) 2.777 ns adio_codec:ad1\|LRCK_1X 3 REG LCFF_X16_Y24_N25 4 " "Info: 3: + IC(0.980 ns) + CELL(0.879 ns) = 2.777 ns; Loc. = LCFF_X16_Y24_N25; Fanout = 4; REG Node = 'adio_codec:ad1\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.500 ns adio_codec:ad1\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.723 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'adio_codec:ad1\|LRCK_1X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 6.087 ns adio_codec:ad1\|ramp2\[1\] 5 REG LCFF_X26_Y13_N3 3 " "Info: 5: + IC(0.985 ns) + CELL(0.602 ns) = 6.087 ns; Loc. = LCFF_X26_Y13_N3; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.33 % ) " "Info: Total cell delay = 1.481 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 75.67 % ) " "Info: Total interconnect delay = 4.606 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.355 ns - Longest register register " "Info: - Longest register to register delay is 4.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adio_codec:ad1\|ramp2\[1\] 1 REG LCFF_X26_Y13_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N3; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.521 ns) 1.433 ns adio_codec:ad1\|LessThan3~227 2 COMB LCCOMB_X25_Y13_N0 1 " "Info: 2: + IC(0.912 ns) + CELL(0.521 ns) = 1.433 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 1.899 ns adio_codec:ad1\|LessThan3~228 3 COMB LCCOMB_X25_Y13_N18 1 " "Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 1.899 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 2.371 ns adio_codec:ad1\|LessThan3~229 4 COMB LCCOMB_X25_Y13_N26 1 " "Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 2.371 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 2.845 ns adio_codec:ad1\|LessThan3~230 5 COMB LCCOMB_X25_Y13_N2 1 " "Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 2.845 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 1; COMB Node = 'adio_codec:ad1\|LessThan3~230'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.318 ns adio_codec:ad1\|LessThan3~231 6 COMB LCCOMB_X25_Y13_N14 16 " "Info: 6: + IC(0.295 ns) + CELL(0.178 ns) = 3.318 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 16; COMB Node = 'adio_codec:ad1\|LessThan3~231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.580 ns) 4.355 ns adio_codec:ad1\|ramp2\[3\] 7 REG LCFF_X26_Y13_N7 3 " "Info: 7: + IC(0.457 ns) + CELL(0.580 ns) = 4.355 ns; Loc. = LCFF_X26_Y13_N7; Fanout = 3; REG Node = 'adio_codec:ad1\|ramp2\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.813 ns ( 41.63 % ) " "Info: Total cell delay = 1.813 ns ( 41.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.542 ns ( 58.37 % ) " "Info: Total interconnect delay = 2.542 ns ( 58.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.355 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } { 0.000ns 0.912ns 0.288ns 0.294ns 0.296ns 0.295ns 0.457ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[3] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.087 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp2[1] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.355 ns" { adio_codec:ad1|ramp2[1] adio_codec:ad1|LessThan3~227 adio_codec:ad1|LessThan3~228 adio_codec:ad1|LessThan3~229 adio_codec:ad1|LessThan3~230 adio_codec:ad1|LessThan3~231 adio_codec:ad1|ramp2[3] } { 0.000ns 0.912ns 0.288ns 0.294ns 0.296ns 0.295ns 0.457ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.580ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register PS2_KEYBOARD:keyboard\|keycode_o\[6\] register PS2_KEYBOARD:keyboard\|key2_code\[5\] 65.28 MHz 15.318 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 65.28 MHz between source register \"PS2_KEYBOARD:keyboard\|keycode_o\[6\]\" and destination register \"PS2_KEYBOARD:keyboard\|key2_code\[5\]\" (period= 15.318 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.816 ns + Longest register register " "Info: + Longest register to register delay is 7.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_KEYBOARD:keyboard\|keycode_o\[6\] 1 REG LCFF_X32_Y14_N23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 9; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keycode_o[6] } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.322 ns) 2.201 ns PS2_KEYBOARD:keyboard\|is_key~1110 2 COMB LCCOMB_X34_Y14_N14 1 " "Info: 2: + IC(1.879 ns) + CELL(0.322 ns) = 2.201 ns; Loc. = LCCOMB_X34_Y14_N14; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|is_key~1110'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { PS2_KEYBOARD:keyboard|keycode_o[6] PS2_KEYBOARD:keyboard|is_key~1110 } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.516 ns) 3.011 ns PS2_KEYBOARD:keyboard\|is_key~1111 3 COMB LCCOMB_X34_Y14_N26 1 " "Info: 3: + IC(0.294 ns) + CELL(0.516 ns) = 3.011 ns; Loc. = LCCOMB_X34_Y14_N26; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|is_key~1111'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { PS2_KEYBOARD:keyboard|is_key~1110 PS2_KEYBOARD:keyboard|is_key~1111 } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 3.837 ns PS2_KEYBOARD:keyboard\|is_key~1108 4 COMB LCCOMB_X34_Y14_N6 2 " "Info: 4: + IC(0.305 ns) + CELL(0.521 ns) = 3.837 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 2; COMB Node = 'PS2_KEYBOARD:keyboard\|is_key~1108'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { PS2_KEYBOARD:keyboard|is_key~1111 PS2_KEYBOARD:keyboard|is_key~1108 } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 4.316 ns PS2_KEYBOARD:keyboard\|is_key~1109 5 COMB LCCOMB_X34_Y14_N10 2 " "Info: 5: + IC(0.301 ns) + CELL(0.178 ns) = 4.316 ns; Loc. = LCCOMB_X34_Y14_N10; Fanout = 2; COMB Node = 'PS2_KEYBOARD:keyboard\|is_key~1109'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { PS2_KEYBOARD:keyboard|is_key~1108 PS2_KEYBOARD:keyboard|is_key~1109 } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.545 ns) 5.186 ns PS2_KEYBOARD:keyboard\|key2_code\[3\]~704 6 COMB LCCOMB_X34_Y14_N0 8 " "Info: 6: + IC(0.325 ns) + CELL(0.545 ns) = 5.186 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 8; COMB Node = 'PS2_KEYBOARD:keyboard\|key2_code\[3\]~704'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { PS2_KEYBOARD:keyboard|is_key~1109 PS2_KEYBOARD:keyboard|key2_code[3]~704 } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.758 ns) 7.816 ns PS2_KEYBOARD:keyboard\|key2_code\[5\] 7 REG LCFF_X34_Y14_N3 2 " "Info: 7: + IC(1.872 ns) + CELL(0.758 ns) = 7.816 ns; Loc. = LCFF_X34_Y14_N3; Fanout = 2; REG Node = 'PS2_KEYBOARD:keyboard\|key2_code\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[5] } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 36.34 % ) " "Info: Total cell delay = 2.840 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.976 ns ( 63.66 % ) " "Info: Total interconnect delay = 4.976 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.816 ns" { PS2_KEYBOARD:keyboard|keycode_o[6] PS2_KEYBOARD:keyboard|is_key~1110 PS2_KEYBOARD:keyboard|is_key~1111 PS2_KEYBOARD:keyboard|is_key~1108 PS2_KEYBOARD:keyboard|is_key~1109 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.816 ns" { PS2_KEYBOARD:keyboard|keycode_o[6] PS2_KEYBOARD:keyboard|is_key~1110 PS2_KEYBOARD:keyboard|is_key~1111 PS2_KEYBOARD:keyboard|is_key~1108 PS2_KEYBOARD:keyboard|is_key~1109 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[5] } { 0.000ns 1.879ns 0.294ns 0.305ns 0.301ns 0.325ns 1.872ns } { 0.000ns 0.322ns 0.516ns 0.521ns 0.178ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.396 ns - Smallest " "Info: - Smallest clock skew is 0.396 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.922 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.879 ns) 3.467 ns ps_clk 2 REG LCFF_X34_Y13_N29 4 " "Info: 2: + IC(1.562 ns) + CELL(0.879 ns) = 3.467 ns; Loc. = LCFF_X34_Y13_N29; Fanout = 4; REG Node = 'ps_clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { CLOCK_50 ps_clk } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.879 ns) 5.202 ns PS2_KEYBOARD:keyboard\|keyready 3 REG LCFF_X35_Y12_N13 1 " "Info: 3: + IC(0.856 ns) + CELL(0.879 ns) = 5.202 ns; Loc. = LCFF_X35_Y12_N13; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|keyready'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { ps_clk PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 7.330 ns PS2_KEYBOARD:keyboard\|keyready~clkctrl 4 COMB CLKCTRL_G7 26 " "Info: 4: + IC(2.128 ns) + CELL(0.000 ns) = 7.330 ns; Loc. = CLKCTRL_G7; Fanout = 26; COMB Node = 'PS2_KEYBOARD:keyboard\|keyready~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 8.922 ns PS2_KEYBOARD:keyboard\|key2_code\[5\] 5 REG LCFF_X34_Y14_N3 2 " "Info: 5: + IC(0.990 ns) + CELL(0.602 ns) = 8.922 ns; Loc. = LCFF_X34_Y14_N3; Fanout = 2; REG Node = 'PS2_KEYBOARD:keyboard\|key2_code\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[5] } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 37.95 % ) " "Info: Total cell delay = 3.386 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.536 ns ( 62.05 % ) " "Info: Total interconnect delay = 5.536 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { CLOCK_50 ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { CLOCK_50 CLOCK_50~combout ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[5] } { 0.000ns 0.000ns 1.562ns 0.856ns 2.128ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.526 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 8.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.879 ns) 3.467 ns ps_clk 2 REG LCFF_X34_Y13_N29 4 " "Info: 2: + IC(1.562 ns) + CELL(0.879 ns) = 3.467 ns; Loc. = LCFF_X34_Y13_N29; Fanout = 4; REG Node = 'ps_clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { CLOCK_50 ps_clk } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.467 ns) + CELL(0.000 ns) 6.934 ns ps_clk~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(3.467 ns) + CELL(0.000 ns) = 6.934 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'ps_clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { ps_clk ps_clk~clkctrl } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 8.526 ns PS2_KEYBOARD:keyboard\|keycode_o\[6\] 4 REG LCFF_X32_Y14_N23 9 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 8.526 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 9; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[6] } "NODE_NAME" } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 29.40 % ) " "Info: Total cell delay = 2.507 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.019 ns ( 70.60 % ) " "Info: Total interconnect delay = 6.019 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { CLOCK_50 ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { CLOCK_50 CLOCK_50~combout ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[6] } { 0.000ns 0.000ns 1.562ns 3.467ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { CLOCK_50 ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { CLOCK_50 CLOCK_50~combout ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[5] } { 0.000ns 0.000ns 1.562ns 0.856ns 2.128ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { CLOCK_50 ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { CLOCK_50 CLOCK_50~combout ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[6] } { 0.000ns 0.000ns 1.562ns 3.467ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 50 -1 0 } } { "PS2_KEYBOARD.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/PS2_KEYBOARD.v" 115 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.816 ns" { PS2_KEYBOARD:keyboard|keycode_o[6] PS2_KEYBOARD:keyboard|is_key~1110 PS2_KEYBOARD:keyboard|is_key~1111 PS2_KEYBOARD:keyboard|is_key~1108 PS2_KEYBOARD:keyboard|is_key~1109 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.816 ns" { PS2_KEYBOARD:keyboard|keycode_o[6] PS2_KEYBOARD:keyboard|is_key~1110 PS2_KEYBOARD:keyboard|is_key~1111 PS2_KEYBOARD:keyboard|is_key~1108 PS2_KEYBOARD:keyboard|is_key~1109 PS2_KEYBOARD:keyboard|key2_code[3]~704 PS2_KEYBOARD:keyboard|key2_code[5] } { 0.000ns 1.879ns 0.294ns 0.305ns 0.301ns 0.325ns 1.872ns } { 0.000ns 0.322ns 0.516ns 0.521ns 0.178ns 0.545ns 0.758ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { CLOCK_50 ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { CLOCK_50 CLOCK_50~combout ps_clk PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[5] } { 0.000ns 0.000ns 1.562ns 0.856ns 2.128ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { CLOCK_50 ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { CLOCK_50 CLOCK_50~combout ps_clk ps_clk~clkctrl PS2_KEYBOARD:keyboard|keycode_o[6] } { 0.000ns 0.000ns 1.562ns 3.467ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[5\] register sld_hub:sld_hub_inst\|hub_tdo_reg 102.86 MHz 9.722 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 102.86 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[5\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 9.722 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.622 ns + Longest register register " "Info: + Longest register to register delay is 4.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[5\] 1 REG LCFF_X34_Y7_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y7_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.544 ns) 1.539 ns sld_hub:sld_hub_inst\|hub_tdo_reg~758 2 COMB LCCOMB_X35_Y8_N16 1 " "Info: 2: + IC(0.995 ns) + CELL(0.544 ns) = 1.539 ns; Loc. = LCCOMB_X35_Y8_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~758'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] sld_hub:sld_hub_inst|hub_tdo_reg~758 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.521 ns) 2.862 ns sld_hub:sld_hub_inst\|hub_tdo_reg~760 3 COMB LCCOMB_X33_Y7_N4 1 " "Info: 3: + IC(0.802 ns) + CELL(0.521 ns) = 2.862 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~760'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~758 sld_hub:sld_hub_inst|hub_tdo_reg~760 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 3.674 ns sld_hub:sld_hub_inst\|hub_tdo_reg~762 4 COMB LCCOMB_X33_Y7_N20 1 " "Info: 4: + IC(0.291 ns) + CELL(0.521 ns) = 3.674 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~762'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.545 ns) 4.526 ns sld_hub:sld_hub_inst\|hub_tdo_reg~763 5 COMB LCCOMB_X33_Y7_N22 1 " "Info: 5: + IC(0.307 ns) + CELL(0.545 ns) = 4.526 ns; Loc. = LCCOMB_X33_Y7_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~763'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.622 ns sld_hub:sld_hub_inst\|hub_tdo_reg 6 REG LCFF_X33_Y7_N23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.622 ns; Loc. = LCFF_X33_Y7_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 48.18 % ) " "Info: Total cell delay = 2.227 ns ( 48.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.395 ns ( 51.82 % ) " "Info: Total interconnect delay = 2.395 ns ( 51.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] sld_hub:sld_hub_inst|hub_tdo_reg~758 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.622 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] sld_hub:sld_hub_inst|hub_tdo_reg~758 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.995ns 0.802ns 0.291ns 0.307ns 0.000ns } { 0.000ns 0.544ns 0.521ns 0.521ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.890 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 422 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G0; Fanout = 422; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 4.890 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X33_Y7_N23 2 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 4.890 ns; Loc. = LCFF_X33_Y7_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.31 % ) " "Info: Total cell delay = 0.602 ns ( 12.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.288 ns ( 87.69 % ) " "Info: Total interconnect delay = 4.288 ns ( 87.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.890 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 422 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G0; Fanout = 422; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 4.890 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[5\] 3 REG LCFF_X34_Y7_N29 2 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 4.890 ns; Loc. = LCFF_X34_Y7_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.31 % ) " "Info: Total cell delay = 0.602 ns ( 12.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.288 ns ( 87.69 % ) " "Info: Total interconnect delay = 4.288 ns ( 87.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } { 0.000ns 3.315ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } { 0.000ns 3.315ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] sld_hub:sld_hub_inst|hub_tdo_reg~758 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.622 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] sld_hub:sld_hub_inst|hub_tdo_reg~758 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.995ns 0.802ns 0.291ns 0.307ns 0.000ns } { 0.000ns 0.544ns 0.521ns 0.521ns 0.545ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] } { 0.000ns 3.315ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 register adio_codec:ad1\|SEL_Cont\[3\] register adio_codec:ad1\|SEL_Cont\[3\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" between source register \"adio_codec:ad1\|SEL_Cont\[3\]\" and destination register \"adio_codec:ad1\|SEL_Cont\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adio_codec:ad1\|SEL_Cont\[3\] 1 REG LCFF_X27_Y12_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns adio_codec:ad1\|SEL_Cont\[3\]~49 2 COMB LCCOMB_X27_Y12_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 1; COMB Node = 'adio_codec:ad1\|SEL_Cont\[3\]~49'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns adio_codec:ad1\|SEL_Cont\[3\] 3 REG LCFF_X27_Y12_N9 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.334 ns " "Info: + Latch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.334 ns " "Info: - Launch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 destination 6.160 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to destination register is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.879 ns) 2.777 ns adio_codec:ad1\|oAUD_BCK 3 REG LCFF_X16_Y24_N21 3 " "Info: 3: + IC(0.980 ns) + CELL(0.879 ns) = 2.777 ns; Loc. = LCFF_X16_Y24_N21; Fanout = 3; REG Node = 'adio_codec:ad1\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 4.575 ns adio_codec:ad1\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(1.798 ns) + CELL(0.000 ns) = 4.575 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'adio_codec:ad1\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 6.160 ns adio_codec:ad1\|SEL_Cont\[3\] 5 REG LCFF_X27_Y12_N9 7 " "Info: 5: + IC(0.983 ns) + CELL(0.602 ns) = 6.160 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.04 % ) " "Info: Total cell delay = 1.481 ns ( 24.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 75.96 % ) " "Info: Total interconnect delay = 4.679 ns ( 75.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 source 6.160 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to source register is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.879 ns) 2.777 ns adio_codec:ad1\|oAUD_BCK 3 REG LCFF_X16_Y24_N21 3 " "Info: 3: + IC(0.980 ns) + CELL(0.879 ns) = 2.777 ns; Loc. = LCFF_X16_Y24_N21; Fanout = 3; REG Node = 'adio_codec:ad1\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 4.575 ns adio_codec:ad1\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(1.798 ns) + CELL(0.000 ns) = 4.575 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'adio_codec:ad1\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 6.160 ns adio_codec:ad1\|SEL_Cont\[3\] 5 REG LCFF_X27_Y12_N9 7 " "Info: 5: + IC(0.983 ns) + CELL(0.602 ns) = 6.160 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 7; REG Node = 'adio_codec:ad1\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.04 % ) " "Info: Total cell delay = 1.481 ns ( 24.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 75.96 % ) " "Info: Total interconnect delay = 4.679 ns ( 75.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 144 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { adio_codec:ad1|SEL_Cont[3] adio_codec:ad1|SEL_Cont[3]~49 adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|oAUD_BCK adio_codec:ad1|oAUD_BCK~clkctrl adio_codec:ad1|SEL_Cont[3] } { 0.000ns 0.918ns 0.980ns 1.798ns 0.983ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ps_cnt\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] CLOCK_50 4.37 ns " "Info: Found hold time violation between source  pin or register \"ps_cnt\[4\]\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]\" for clock \"CLOCK_50\" (Hold time is 4.37 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.380 ns + Largest " "Info: + Largest clock skew is 5.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.244 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.879 ns) 3.231 ns VGA_CLK_o\[4\] 2 REG LCFF_X1_Y13_N21 3 " "Info: 2: + IC(1.326 ns) + CELL(0.879 ns) = 3.231 ns; Loc. = LCFF_X1_Y13_N21; Fanout = 3; REG Node = 'VGA_CLK_o\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { CLOCK_50 VGA_CLK_o[4] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.421 ns) + CELL(0.000 ns) 6.652 ns VGA_CLK_o\[4\]~clkctrl 3 COMB CLKCTRL_G5 413 " "Info: 3: + IC(3.421 ns) + CELL(0.000 ns) = 6.652 ns; Loc. = CLKCTRL_G5; Fanout = 413; COMB Node = 'VGA_CLK_o\[4\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 8.244 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] 4 REG LCFF_X33_Y13_N5 3 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 8.244 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 30.41 % ) " "Info: Total cell delay = 2.507 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.737 ns ( 69.59 % ) " "Info: Total interconnect delay = 5.737 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.244 ns" { CLOCK_50 VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.244 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 1.326ns 3.421ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns ps_cnt\[4\] 3 REG LCFF_X34_Y13_N17 4 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'ps_cnt\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl ps_cnt[4] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.244 ns" { CLOCK_50 VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.244 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 1.326ns 3.421ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl ps_cnt[4] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.019 ns - Shortest register register " "Info: - Shortest register to register delay is 1.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps_cnt\[4\] 1 REG LCFF_X34_Y13_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'ps_cnt\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps_cnt[4] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.413 ns) 1.019 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] 2 REG LCFF_X33_Y13_N5 3 " "Info: 2: + IC(0.606 ns) + CELL(0.413 ns) = 1.019 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 40.53 % ) " "Info: Total cell delay = 0.413 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.606 ns ( 59.47 % ) " "Info: Total interconnect delay = 0.606 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.019 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.606ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.244 ns" { CLOCK_50 VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.244 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[4] VGA_CLK_o[4]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 1.326ns 3.421ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl ps_cnt[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl ps_cnt[4] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.019 ns" { ps_cnt[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.606ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "adio_codec:ad1\|ramp1\[15\] SW\[9\] CLOCK_27\[0\] 14.231 ns register " "Info: tsu for register \"adio_codec:ad1\|ramp1\[15\]\" (data pin = \"SW\[9\]\", clock pin = \"CLOCK_27\[0\]\") is 14.231 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.915 ns + Longest pin register " "Info: + Longest pin to register delay is 17.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L2 29 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 29; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.450 ns) 3.245 ns sound_code1\[2\]~1217 2 COMB LCCOMB_X32_Y14_N6 1 " "Info: 2: + IC(1.769 ns) + CELL(0.450 ns) = 3.245 ns; Loc. = LCCOMB_X32_Y14_N6; Fanout = 1; COMB Node = 'sound_code1\[2\]~1217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { SW[9] sound_code1[2]~1217 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 3.713 ns sound_code1\[2\]~1219 3 COMB LCCOMB_X32_Y14_N12 30 " "Info: 3: + IC(0.290 ns) + CELL(0.178 ns) = 3.713 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 30; COMB Node = 'sound_code1\[2\]~1219'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { sound_code1[2]~1217 sound_code1[2]~1219 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.178 ns) 5.098 ns staff:st1\|Equal17~56 4 COMB LCCOMB_X34_Y11_N28 3 " "Info: 4: + IC(1.207 ns) + CELL(0.178 ns) = 5.098 ns; Loc. = LCCOMB_X34_Y11_N28; Fanout = 3; COMB Node = 'staff:st1\|Equal17~56'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { sound_code1[2]~1219 staff:st1|Equal17~56 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.512 ns) 6.797 ns staff:st1\|Equal16~54 5 COMB LCCOMB_X30_Y13_N22 2 " "Info: 5: + IC(1.187 ns) + CELL(0.512 ns) = 6.797 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'staff:st1\|Equal16~54'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { staff:st1|Equal17~56 staff:st1|Equal16~54 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.322 ns) 8.568 ns staff:st1\|sound1~13259 6 COMB LCCOMB_X35_Y11_N16 5 " "Info: 6: + IC(1.449 ns) + CELL(0.322 ns) = 8.568 ns; Loc. = LCCOMB_X35_Y11_N16; Fanout = 5; COMB Node = 'staff:st1\|sound1~13259'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { staff:st1|Equal16~54 staff:st1|sound1~13259 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.319 ns) 10.338 ns staff:st1\|sound1~13302 7 COMB LCCOMB_X30_Y13_N26 7 " "Info: 7: + IC(1.451 ns) + CELL(0.319 ns) = 10.338 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 7; COMB Node = 'staff:st1\|sound1~13302'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { staff:st1|sound1~13259 staff:st1|sound1~13302 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.545 ns) 12.186 ns staff:st1\|sound1\[5\]~13303 8 COMB LCCOMB_X33_Y11_N16 2 " "Info: 8: + IC(1.303 ns) + CELL(0.545 ns) = 12.186 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 2; COMB Node = 'staff:st1\|sound1\[5\]~13303'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { staff:st1|sound1~13302 staff:st1|sound1[5]~13303 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.521 ns) 13.239 ns staff:st1\|sound1\[5\]~13311 9 COMB LCCOMB_X34_Y11_N26 1 " "Info: 9: + IC(0.532 ns) + CELL(0.521 ns) = 13.239 ns; Loc. = LCCOMB_X34_Y11_N26; Fanout = 1; COMB Node = 'staff:st1\|sound1\[5\]~13311'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { staff:st1|sound1[5]~13303 staff:st1|sound1[5]~13311 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 14.060 ns staff:st1\|sound1\[5\]~13345 10 COMB LCCOMB_X34_Y11_N6 1 " "Info: 10: + IC(0.300 ns) + CELL(0.521 ns) = 14.060 ns; Loc. = LCCOMB_X34_Y11_N6; Fanout = 1; COMB Node = 'staff:st1\|sound1\[5\]~13345'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { staff:st1|sound1[5]~13311 staff:st1|sound1[5]~13345 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.544 ns) 14.924 ns staff:st1\|sound1\[5\]~13312 11 COMB LCCOMB_X34_Y11_N20 2 " "Info: 11: + IC(0.320 ns) + CELL(0.544 ns) = 14.924 ns; Loc. = LCCOMB_X34_Y11_N20; Fanout = 2; COMB Node = 'staff:st1\|sound1\[5\]~13312'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { staff:st1|sound1[5]~13345 staff:st1|sound1[5]~13312 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.495 ns) 16.547 ns adio_codec:ad1\|ramp1\[5\]~249 12 COMB LCCOMB_X36_Y10_N10 2 " "Info: 12: + IC(1.128 ns) + CELL(0.495 ns) = 16.547 ns; Loc. = LCCOMB_X36_Y10_N10; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[5\]~249'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { staff:st1|sound1[5]~13312 adio_codec:ad1|ramp1[5]~249 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.627 ns adio_codec:ad1\|ramp1\[6\]~250 13 COMB LCCOMB_X36_Y10_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 16.627 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[6\]~250'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[5]~249 adio_codec:ad1|ramp1[6]~250 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 16.801 ns adio_codec:ad1\|ramp1\[7\]~251 14 COMB LCCOMB_X36_Y10_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 16.801 ns; Loc. = LCCOMB_X36_Y10_N14; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[7\]~251'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { adio_codec:ad1|ramp1[6]~250 adio_codec:ad1|ramp1[7]~251 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.881 ns adio_codec:ad1\|ramp1\[8\]~252 15 COMB LCCOMB_X36_Y10_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 16.881 ns; Loc. = LCCOMB_X36_Y10_N16; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[8\]~252'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[7]~251 adio_codec:ad1|ramp1[8]~252 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.961 ns adio_codec:ad1\|ramp1\[9\]~253 16 COMB LCCOMB_X36_Y10_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 16.961 ns; Loc. = LCCOMB_X36_Y10_N18; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[9\]~253'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[8]~252 adio_codec:ad1|ramp1[9]~253 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.041 ns adio_codec:ad1\|ramp1\[10\]~254 17 COMB LCCOMB_X36_Y10_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 17.041 ns; Loc. = LCCOMB_X36_Y10_N20; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[10\]~254'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[9]~253 adio_codec:ad1|ramp1[10]~254 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.121 ns adio_codec:ad1\|ramp1\[11\]~255 18 COMB LCCOMB_X36_Y10_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 17.121 ns; Loc. = LCCOMB_X36_Y10_N22; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[11\]~255'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[10]~254 adio_codec:ad1|ramp1[11]~255 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.201 ns adio_codec:ad1\|ramp1\[12\]~256 19 COMB LCCOMB_X36_Y10_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 17.201 ns; Loc. = LCCOMB_X36_Y10_N24; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[12\]~256'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[11]~255 adio_codec:ad1|ramp1[12]~256 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.281 ns adio_codec:ad1\|ramp1\[13\]~257 20 COMB LCCOMB_X36_Y10_N26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 17.281 ns; Loc. = LCCOMB_X36_Y10_N26; Fanout = 2; COMB Node = 'adio_codec:ad1\|ramp1\[13\]~257'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[12]~256 adio_codec:ad1|ramp1[13]~257 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.361 ns adio_codec:ad1\|ramp1\[14\]~258 21 COMB LCCOMB_X36_Y10_N28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 17.361 ns; Loc. = LCCOMB_X36_Y10_N28; Fanout = 1; COMB Node = 'adio_codec:ad1\|ramp1\[14\]~258'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { adio_codec:ad1|ramp1[13]~257 adio_codec:ad1|ramp1[14]~258 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.819 ns adio_codec:ad1\|ramp1\[15\]~133 22 COMB LCCOMB_X36_Y10_N30 1 " "Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 17.819 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 1; COMB Node = 'adio_codec:ad1\|ramp1\[15\]~133'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { adio_codec:ad1|ramp1[14]~258 adio_codec:ad1|ramp1[15]~133 } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 17.915 ns adio_codec:ad1\|ramp1\[15\] 23 REG LCFF_X36_Y10_N31 71 " "Info: 23: + IC(0.000 ns) + CELL(0.096 ns) = 17.915 ns; Loc. = LCFF_X36_Y10_N31; Fanout = 71; REG Node = 'adio_codec:ad1\|ramp1\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { adio_codec:ad1|ramp1[15]~133 adio_codec:ad1|ramp1[15] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.979 ns ( 38.96 % ) " "Info: Total cell delay = 6.979 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.936 ns ( 61.04 % ) " "Info: Total interconnect delay = 10.936 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.915 ns" { SW[9] sound_code1[2]~1217 sound_code1[2]~1219 staff:st1|Equal17~56 staff:st1|Equal16~54 staff:st1|sound1~13259 staff:st1|sound1~13302 staff:st1|sound1[5]~13303 staff:st1|sound1[5]~13311 staff:st1|sound1[5]~13345 staff:st1|sound1[5]~13312 adio_codec:ad1|ramp1[5]~249 adio_codec:ad1|ramp1[6]~250 adio_codec:ad1|ramp1[7]~251 adio_codec:ad1|ramp1[8]~252 adio_codec:ad1|ramp1[9]~253 adio_codec:ad1|ramp1[10]~254 adio_codec:ad1|ramp1[11]~255 adio_codec:ad1|ramp1[12]~256 adio_codec:ad1|ramp1[13]~257 adio_codec:ad1|ramp1[14]~258 adio_codec:ad1|ramp1[15]~133 adio_codec:ad1|ramp1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "17.915 ns" { SW[9] SW[9]~combout sound_code1[2]~1217 sound_code1[2]~1219 staff:st1|Equal17~56 staff:st1|Equal16~54 staff:st1|sound1~13259 staff:st1|sound1~13302 staff:st1|sound1[5]~13303 staff:st1|sound1[5]~13311 staff:st1|sound1[5]~13345 staff:st1|sound1[5]~13312 adio_codec:ad1|ramp1[5]~249 adio_codec:ad1|ramp1[6]~250 adio_codec:ad1|ramp1[7]~251 adio_codec:ad1|ramp1[8]~252 adio_codec:ad1|ramp1[9]~253 adio_codec:ad1|ramp1[10]~254 adio_codec:ad1|ramp1[11]~255 adio_codec:ad1|ramp1[12]~256 adio_codec:ad1|ramp1[13]~257 adio_codec:ad1|ramp1[14]~258 adio_codec:ad1|ramp1[15]~133 adio_codec:ad1|ramp1[15] } { 0.000ns 0.000ns 1.769ns 0.290ns 1.207ns 1.187ns 1.449ns 1.451ns 1.303ns 0.532ns 0.300ns 0.320ns 1.128ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.026ns 0.450ns 0.178ns 0.178ns 0.512ns 0.322ns 0.319ns 0.545ns 0.521ns 0.521ns 0.544ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27\[0\] VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 -2.443 ns - " "Info: - Offset between input clock \"CLOCK_27\[0\]\" and output clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" is -2.443 ns" {  } { { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 destination 6.089 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1\" to destination register is 6.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.879 ns) 2.777 ns adio_codec:ad1\|LRCK_1X 3 REG LCFF_X16_Y24_N25 4 " "Info: 3: + IC(0.980 ns) + CELL(0.879 ns) = 2.777 ns; Loc. = LCFF_X16_Y24_N25; Fanout = 4; REG Node = 'adio_codec:ad1\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.500 ns adio_codec:ad1\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.723 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'adio_codec:ad1\|LRCK_1X~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 6.089 ns adio_codec:ad1\|ramp1\[15\] 5 REG LCFF_X36_Y10_N31 71 " "Info: 5: + IC(0.987 ns) + CELL(0.602 ns) = 6.089 ns; Loc. = LCFF_X36_Y10_N31; Fanout = 71; REG Node = 'adio_codec:ad1\|ramp1\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp1[15] } "NODE_NAME" } } { "adio_codec.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/adio_codec.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.32 % ) " "Info: Total cell delay = 1.481 ns ( 24.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.608 ns ( 75.68 % ) " "Info: Total interconnect delay = 4.608 ns ( 75.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.089 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.089 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp1[15] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.987ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.915 ns" { SW[9] sound_code1[2]~1217 sound_code1[2]~1219 staff:st1|Equal17~56 staff:st1|Equal16~54 staff:st1|sound1~13259 staff:st1|sound1~13302 staff:st1|sound1[5]~13303 staff:st1|sound1[5]~13311 staff:st1|sound1[5]~13345 staff:st1|sound1[5]~13312 adio_codec:ad1|ramp1[5]~249 adio_codec:ad1|ramp1[6]~250 adio_codec:ad1|ramp1[7]~251 adio_codec:ad1|ramp1[8]~252 adio_codec:ad1|ramp1[9]~253 adio_codec:ad1|ramp1[10]~254 adio_codec:ad1|ramp1[11]~255 adio_codec:ad1|ramp1[12]~256 adio_codec:ad1|ramp1[13]~257 adio_codec:ad1|ramp1[14]~258 adio_codec:ad1|ramp1[15]~133 adio_codec:ad1|ramp1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "17.915 ns" { SW[9] SW[9]~combout sound_code1[2]~1217 sound_code1[2]~1219 staff:st1|Equal17~56 staff:st1|Equal16~54 staff:st1|sound1~13259 staff:st1|sound1~13302 staff:st1|sound1[5]~13303 staff:st1|sound1[5]~13311 staff:st1|sound1[5]~13345 staff:st1|sound1[5]~13312 adio_codec:ad1|ramp1[5]~249 adio_codec:ad1|ramp1[6]~250 adio_codec:ad1|ramp1[7]~251 adio_codec:ad1|ramp1[8]~252 adio_codec:ad1|ramp1[9]~253 adio_codec:ad1|ramp1[10]~254 adio_codec:ad1|ramp1[11]~255 adio_codec:ad1|ramp1[12]~256 adio_codec:ad1|ramp1[13]~257 adio_codec:ad1|ramp1[14]~258 adio_codec:ad1|ramp1[15]~133 adio_codec:ad1|ramp1[15] } { 0.000ns 0.000ns 1.769ns 0.290ns 1.207ns 1.187ns 1.449ns 1.451ns 1.303ns 0.532ns 0.300ns 0.320ns 1.128ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.026ns 0.450ns 0.178ns 0.178ns 0.512ns 0.322ns 0.319ns 0.545ns 0.521ns 0.521ns 0.544ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.089 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.089 ns" { VGA_Audio_PLL:u1|altpll:altpll_component|_clk1 VGA_Audio_PLL:u1|altpll:altpll_component|_clk1~clkctrl adio_codec:ad1|LRCK_1X adio_codec:ad1|LRCK_1X~clkctrl adio_codec:ad1|ramp1[15] } { 0.000ns 0.918ns 0.980ns 1.723ns 0.987ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[1\] demo_sound2:dd2\|TT\[6\] 37.353 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[1\]\" through register \"demo_sound2:dd2\|TT\[6\]\" is 37.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.144 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 8.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.879 ns) 2.642 ns VGA_CLK_o\[18\] 2 REG LCFF_X1_Y12_N17 2 " "Info: 2: + IC(0.737 ns) + CELL(0.879 ns) = 2.642 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 2; REG Node = 'VGA_CLK_o\[18\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { CLOCK_50 VGA_CLK_o[18] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.928 ns) + CELL(0.000 ns) 6.570 ns VGA_CLK_o\[18\]~clkctrl 3 COMB CLKCTRL_G13 90 " "Info: 3: + IC(3.928 ns) + CELL(0.000 ns) = 6.570 ns; Loc. = CLKCTRL_G13; Fanout = 90; COMB Node = 'VGA_CLK_o\[18\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 8.144 ns demo_sound2:dd2\|TT\[6\] 4 REG LCFF_X26_Y16_N31 10 " "Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 8.144 ns; Loc. = LCFF_X26_Y16_N31; Fanout = 10; REG Node = 'demo_sound2:dd2\|TT\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { VGA_CLK_o[18]~clkctrl demo_sound2:dd2|TT[6] } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 30.78 % ) " "Info: Total cell delay = 2.507 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.637 ns ( 69.22 % ) " "Info: Total interconnect delay = 5.637 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.144 ns" { CLOCK_50 VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound2:dd2|TT[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.144 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound2:dd2|TT[6] } { 0.000ns 0.000ns 0.737ns 3.928ns 0.972ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.932 ns + Longest register pin " "Info: + Longest register to pin delay is 28.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns demo_sound2:dd2\|TT\[6\] 1 REG LCFF_X26_Y16_N31 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N31; Fanout = 10; REG Node = 'demo_sound2:dd2\|TT\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound2:dd2|TT[6] } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.449 ns) 1.699 ns demo_sound2:dd2\|tmpa\[7\]~340 2 COMB LCCOMB_X25_Y15_N18 3 " "Info: 2: + IC(1.250 ns) + CELL(0.449 ns) = 1.699 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 3; COMB Node = 'demo_sound2:dd2\|tmpa\[7\]~340'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { demo_sound2:dd2|TT[6] demo_sound2:dd2|tmpa[7]~340 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.517 ns) 3.542 ns demo_sound2:dd2\|Add2~214 3 COMB LCCOMB_X25_Y17_N10 2 " "Info: 3: + IC(1.326 ns) + CELL(0.517 ns) = 3.542 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 2; COMB Node = 'demo_sound2:dd2\|Add2~214'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { demo_sound2:dd2|tmpa[7]~340 demo_sound2:dd2|Add2~214 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.622 ns demo_sound2:dd2\|Add2~216 4 COMB LCCOMB_X25_Y17_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.622 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 2; COMB Node = 'demo_sound2:dd2\|Add2~216'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound2:dd2|Add2~214 demo_sound2:dd2|Add2~216 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.796 ns demo_sound2:dd2\|Add2~218 5 COMB LCCOMB_X25_Y17_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 3.796 ns; Loc. = LCCOMB_X25_Y17_N14; Fanout = 2; COMB Node = 'demo_sound2:dd2\|Add2~218'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { demo_sound2:dd2|Add2~216 demo_sound2:dd2|Add2~218 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.876 ns demo_sound2:dd2\|Add2~220 6 COMB LCCOMB_X25_Y17_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.876 ns; Loc. = LCCOMB_X25_Y17_N16; Fanout = 2; COMB Node = 'demo_sound2:dd2\|Add2~220'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound2:dd2|Add2~218 demo_sound2:dd2|Add2~220 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.956 ns demo_sound2:dd2\|Add2~222 7 COMB LCCOMB_X25_Y17_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.956 ns; Loc. = LCCOMB_X25_Y17_N18; Fanout = 2; COMB Node = 'demo_sound2:dd2\|Add2~222'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound2:dd2|Add2~220 demo_sound2:dd2|Add2~222 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.036 ns demo_sound2:dd2\|Add2~224 8 COMB LCCOMB_X25_Y17_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.036 ns; Loc. = LCCOMB_X25_Y17_N20; Fanout = 2; COMB Node = 'demo_sound2:dd2\|Add2~224'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound2:dd2|Add2~222 demo_sound2:dd2|Add2~224 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.494 ns demo_sound2:dd2\|Add2~225 9 COMB LCCOMB_X25_Y17_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 4.494 ns; Loc. = LCCOMB_X25_Y17_N22; Fanout = 1; COMB Node = 'demo_sound2:dd2\|Add2~225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { demo_sound2:dd2|Add2~224 demo_sound2:dd2|Add2~225 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.517 ns) 6.560 ns demo_sound2:dd2\|LessThan2~387 10 COMB LCCOMB_X24_Y17_N20 1 " "Info: 10: + IC(1.549 ns) + CELL(0.517 ns) = 6.560 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 1; COMB Node = 'demo_sound2:dd2\|LessThan2~387'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.066 ns" { demo_sound2:dd2|Add2~225 demo_sound2:dd2|LessThan2~387 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.640 ns demo_sound2:dd2\|LessThan2~389 11 COMB LCCOMB_X24_Y17_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.640 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 1; COMB Node = 'demo_sound2:dd2\|LessThan2~389'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { demo_sound2:dd2|LessThan2~387 demo_sound2:dd2|LessThan2~389 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.098 ns demo_sound2:dd2\|LessThan2~390 12 COMB LCCOMB_X24_Y17_N24 3 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 7.098 ns; Loc. = LCCOMB_X24_Y17_N24; Fanout = 3; COMB Node = 'demo_sound2:dd2\|LessThan2~390'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { demo_sound2:dd2|LessThan2~389 demo_sound2:dd2|LessThan2~390 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.278 ns) 8.605 ns demo_sound2:dd2\|LessThan2~392 13 COMB LCCOMB_X26_Y14_N18 8 " "Info: 13: + IC(1.229 ns) + CELL(0.278 ns) = 8.605 ns; Loc. = LCCOMB_X26_Y14_N18; Fanout = 8; COMB Node = 'demo_sound2:dd2\|LessThan2~392'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { demo_sound2:dd2|LessThan2~390 demo_sound2:dd2|LessThan2~392 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.545 ns) 10.038 ns demo_sound2:dd2\|key_code1\[0\]~296 14 COMB LCCOMB_X30_Y14_N16 5 " "Info: 14: + IC(0.888 ns) + CELL(0.545 ns) = 10.038 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 5; COMB Node = 'demo_sound2:dd2\|key_code1\[0\]~296'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { demo_sound2:dd2|LessThan2~392 demo_sound2:dd2|key_code1[0]~296 } "NODE_NAME" } } { "demo_sound2.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/demo_sound2.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.521 ns) 11.356 ns sound_code2\[0\]~1209 15 COMB LCCOMB_X32_Y14_N4 37 " "Info: 15: + IC(0.797 ns) + CELL(0.521 ns) = 11.356 ns; Loc. = LCCOMB_X32_Y14_N4; Fanout = 37; COMB Node = 'sound_code2\[0\]~1209'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { demo_sound2:dd2|key_code1[0]~296 sound_code2[0]~1209 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.542 ns) 13.082 ns staff:st1\|Equal25~45 16 COMB LCCOMB_X26_Y14_N22 5 " "Info: 16: + IC(1.184 ns) + CELL(0.542 ns) = 13.082 ns; Loc. = LCCOMB_X26_Y14_N22; Fanout = 5; COMB Node = 'staff:st1\|Equal25~45'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { sound_code2[0]~1209 staff:st1|Equal25~45 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.483 ns) 14.898 ns staff:st1\|Equal35~154 17 COMB LCCOMB_X23_Y13_N14 6 " "Info: 17: + IC(1.333 ns) + CELL(0.483 ns) = 14.898 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 6; COMB Node = 'staff:st1\|Equal35~154'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { staff:st1|Equal25~45 staff:st1|Equal35~154 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.322 ns) 16.365 ns staff:st1\|blank_x\[2\]~278 18 COMB LCCOMB_X30_Y13_N18 1 " "Info: 18: + IC(1.145 ns) + CELL(0.322 ns) = 16.365 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 1; COMB Node = 'staff:st1\|blank_x\[2\]~278'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { staff:st1|Equal35~154 staff:st1|blank_x[2]~278 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.521 ns) 17.426 ns staff:st1\|blank_x\[2\]~283 19 COMB LCCOMB_X29_Y13_N0 1 " "Info: 19: + IC(0.540 ns) + CELL(0.521 ns) = 17.426 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 1; COMB Node = 'staff:st1\|blank_x\[2\]~283'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.278 ns) 18.879 ns staff:st1\|blank_x\[2\]~285 20 COMB LCCOMB_X27_Y10_N30 2 " "Info: 20: + IC(1.175 ns) + CELL(0.278 ns) = 18.879 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 2; COMB Node = 'staff:st1\|blank_x\[2\]~285'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.544 ns) 20.264 ns staff:st1\|bar_key~1126 21 COMB LCCOMB_X25_Y10_N24 1 " "Info: 21: + IC(0.841 ns) + CELL(0.544 ns) = 20.264 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 20.992 ns staff:st1\|bar_key~1127 22 COMB LCCOMB_X26_Y10_N22 1 " "Info: 22: + IC(0.550 ns) + CELL(0.178 ns) = 20.992 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1127'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { staff:st1|bar_key~1126 staff:st1|bar_key~1127 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 21.468 ns staff:st1\|bar_key~1129 23 COMB LCCOMB_X26_Y10_N26 1 " "Info: 23: + IC(0.298 ns) + CELL(0.178 ns) = 21.468 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { staff:st1|bar_key~1127 staff:st1|bar_key~1129 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 22.278 ns staff:st1\|vga_R 24 COMB LCCOMB_X26_Y10_N28 12 " "Info: 24: + IC(0.289 ns) + CELL(0.521 ns) = 22.278 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 12; COMB Node = 'staff:st1\|vga_R'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { staff:st1|bar_key~1129 staff:st1|vga_R } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.668 ns) + CELL(2.986 ns) 28.932 ns VGA_R\[1\] 25 PIN PIN_C9 0 " "Info: 25: + IC(3.668 ns) + CELL(2.986 ns) = 28.932 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.870 ns ( 37.57 % ) " "Info: Total cell delay = 10.870 ns ( 37.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.062 ns ( 62.43 % ) " "Info: Total interconnect delay = 18.062 ns ( 62.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "28.932 ns" { demo_sound2:dd2|TT[6] demo_sound2:dd2|tmpa[7]~340 demo_sound2:dd2|Add2~214 demo_sound2:dd2|Add2~216 demo_sound2:dd2|Add2~218 demo_sound2:dd2|Add2~220 demo_sound2:dd2|Add2~222 demo_sound2:dd2|Add2~224 demo_sound2:dd2|Add2~225 demo_sound2:dd2|LessThan2~387 demo_sound2:dd2|LessThan2~389 demo_sound2:dd2|LessThan2~390 demo_sound2:dd2|LessThan2~392 demo_sound2:dd2|key_code1[0]~296 sound_code2[0]~1209 staff:st1|Equal25~45 staff:st1|Equal35~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "28.932 ns" { demo_sound2:dd2|TT[6] demo_sound2:dd2|tmpa[7]~340 demo_sound2:dd2|Add2~214 demo_sound2:dd2|Add2~216 demo_sound2:dd2|Add2~218 demo_sound2:dd2|Add2~220 demo_sound2:dd2|Add2~222 demo_sound2:dd2|Add2~224 demo_sound2:dd2|Add2~225 demo_sound2:dd2|LessThan2~387 demo_sound2:dd2|LessThan2~389 demo_sound2:dd2|LessThan2~390 demo_sound2:dd2|LessThan2~392 demo_sound2:dd2|key_code1[0]~296 sound_code2[0]~1209 staff:st1|Equal25~45 staff:st1|Equal35~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } { 0.000ns 1.250ns 1.326ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.549ns 0.000ns 0.000ns 1.229ns 0.888ns 0.797ns 1.184ns 1.333ns 1.145ns 0.540ns 1.175ns 0.841ns 0.550ns 0.298ns 0.289ns 3.668ns } { 0.000ns 0.449ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.278ns 0.545ns 0.521ns 0.542ns 0.483ns 0.322ns 0.521ns 0.278ns 0.544ns 0.178ns 0.178ns 0.521ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.144 ns" { CLOCK_50 VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound2:dd2|TT[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.144 ns" { CLOCK_50 CLOCK_50~combout VGA_CLK_o[18] VGA_CLK_o[18]~clkctrl demo_sound2:dd2|TT[6] } { 0.000ns 0.000ns 0.737ns 3.928ns 0.972ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "28.932 ns" { demo_sound2:dd2|TT[6] demo_sound2:dd2|tmpa[7]~340 demo_sound2:dd2|Add2~214 demo_sound2:dd2|Add2~216 demo_sound2:dd2|Add2~218 demo_sound2:dd2|Add2~220 demo_sound2:dd2|Add2~222 demo_sound2:dd2|Add2~224 demo_sound2:dd2|Add2~225 demo_sound2:dd2|LessThan2~387 demo_sound2:dd2|LessThan2~389 demo_sound2:dd2|LessThan2~390 demo_sound2:dd2|LessThan2~392 demo_sound2:dd2|key_code1[0]~296 sound_code2[0]~1209 staff:st1|Equal25~45 staff:st1|Equal35~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "28.932 ns" { demo_sound2:dd2|TT[6] demo_sound2:dd2|tmpa[7]~340 demo_sound2:dd2|Add2~214 demo_sound2:dd2|Add2~216 demo_sound2:dd2|Add2~218 demo_sound2:dd2|Add2~220 demo_sound2:dd2|Add2~222 demo_sound2:dd2|Add2~224 demo_sound2:dd2|Add2~225 demo_sound2:dd2|LessThan2~387 demo_sound2:dd2|LessThan2~389 demo_sound2:dd2|LessThan2~390 demo_sound2:dd2|LessThan2~392 demo_sound2:dd2|key_code1[0]~296 sound_code2[0]~1209 staff:st1|Equal25~45 staff:st1|Equal35~154 staff:st1|blank_x[2]~278 staff:st1|blank_x[2]~283 staff:st1|blank_x[2]~285 staff:st1|bar_key~1126 staff:st1|bar_key~1127 staff:st1|bar_key~1129 staff:st1|vga_R VGA_R[1] } { 0.000ns 1.250ns 1.326ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.549ns 0.000ns 0.000ns 1.229ns 0.888ns 0.797ns 1.184ns 1.333ns 1.145ns 0.540ns 1.175ns 0.841ns 0.550ns 0.298ns 0.289ns 3.668ns } { 0.000ns 0.449ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.278ns 0.545ns 0.521ns 0.542ns 0.483ns 0.322ns 0.521ns 0.278ns 0.544ns 0.178ns 0.178ns 0.521ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[9\] VGA_R\[1\] 22.408 ns Longest " "Info: Longest tpd from source pin \"SW\[9\]\" to destination pin \"VGA_R\[1\]\" is 22.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L2 29 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 29; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.322 ns) 3.428 ns sound_code1\[1\]~1216 2 COMB LCCOMB_X30_Y14_N6 24 " "Info: 2: + IC(2.080 ns) + CELL(0.322 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 24; COMB Node = 'sound_code1\[1\]~1216'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { SW[9] sound_code1[1]~1216 } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.461 ns) 5.369 ns staff:st1\|Equal14~161 3 COMB LCCOMB_X33_Y12_N0 7 " "Info: 3: + IC(1.480 ns) + CELL(0.461 ns) = 5.369 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 7; COMB Node = 'staff:st1\|Equal14~161'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { sound_code1[1]~1216 staff:st1|Equal14~161 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.505 ns) 7.048 ns staff:st1\|Equal6~45 4 COMB LCCOMB_X36_Y11_N14 4 " "Info: 4: + IC(1.174 ns) + CELL(0.505 ns) = 7.048 ns; Loc. = LCCOMB_X36_Y11_N14; Fanout = 4; COMB Node = 'staff:st1\|Equal6~45'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { staff:st1|Equal14~161 staff:st1|Equal6~45 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.319 ns) 9.545 ns staff:st1\|white_x\[3\]~383 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(2.178 ns) + CELL(0.319 ns) = 9.545 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'staff:st1\|white_x\[3\]~383'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { staff:st1|Equal6~45 staff:st1|white_x[3]~383 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.322 ns) 10.926 ns staff:st1\|white_x\[3\]~384 6 COMB LCCOMB_X26_Y11_N14 1 " "Info: 6: + IC(1.059 ns) + CELL(0.322 ns) = 10.926 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 1; COMB Node = 'staff:st1\|white_x\[3\]~384'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { staff:st1|white_x[3]~383 staff:st1|white_x[3]~384 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.545 ns) 12.936 ns staff:st1\|white_x\[3\]~385 7 COMB LCCOMB_X30_Y12_N2 1 " "Info: 7: + IC(1.465 ns) + CELL(0.545 ns) = 12.936 ns; Loc. = LCCOMB_X30_Y12_N2; Fanout = 1; COMB Node = 'staff:st1\|white_x\[3\]~385'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { staff:st1|white_x[3]~384 staff:st1|white_x[3]~385 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 13.406 ns staff:st1\|bar_key~1116 8 COMB LCCOMB_X30_Y12_N24 1 " "Info: 8: + IC(0.292 ns) + CELL(0.178 ns) = 13.406 ns; Loc. = LCCOMB_X30_Y12_N24; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1116'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { staff:st1|white_x[3]~385 staff:st1|bar_key~1116 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.322 ns) 14.893 ns staff:st1\|bar_key~1118 9 COMB LCCOMB_X26_Y10_N16 1 " "Info: 9: + IC(1.165 ns) + CELL(0.322 ns) = 14.893 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'staff:st1\|bar_key~1118'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { staff:st1|bar_key~1116 staff:st1|bar_key~1118 } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.544 ns) 15.754 ns staff:st1\|vga_R 10 COMB LCCOMB_X26_Y10_N28 12 " "Info: 10: + IC(0.317 ns) + CELL(0.544 ns) = 15.754 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 12; COMB Node = 'staff:st1\|vga_R'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { staff:st1|bar_key~1118 staff:st1|vga_R } "NODE_NAME" } } { "staff.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/staff.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.668 ns) + CELL(2.986 ns) 22.408 ns VGA_R\[1\] 11 PIN PIN_C9 0 " "Info: 11: + IC(3.668 ns) + CELL(2.986 ns) = 22.408 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "DE1_synthesizer.v" "" { Text "D:/Home/User/Desktop/DE1_demonstrations_6.1/DE1_synthesizer_V1.1/DE1_synthesizer.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.530 ns ( 33.60 % ) " "Info: Total cell delay = 7.530 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.878 ns ( 66.40 % ) " "Info: Total interconnect delay = 14.878 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "22.408 ns" { SW[9] sound_code1[1]~1216 staff:st1|Equal14~161 staff:st1|Equal6~45 staff:st1|white_x[3]~383 staff:st1|white_x[3]~384 staff:st1|white_x[3]~385 staff:st1|bar_key~1116 staff:st1|bar_key~1118 staff:st1|vga_R VGA_R[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "22.408 ns" { SW[9] SW[9]~combout sound_code1[1]~1216 staff:st1|Equal14~161 staff:st1|Equal6~45 staff:st1|white_x[3]~383 staff:st1|white_x[3]~384 staff:st1|white_x[3]~385 staff:st1|bar_key~1116 staff:st1|bar_key~1118 staff:st1|vga_R VGA_R[1] } { 0.000ns 0.000ns 2.080ns 1.480ns 1.174ns 2.178ns 1.059ns 1.465ns 0.292ns 1.165ns 0.317ns 3.668ns } { 0.000ns 1.026ns 0.322ns 0.461ns 0.505ns 0.319ns 0.322ns 0.545ns 0.178ns 0.322ns 0.544ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\] altera_internal_jtag altera_internal_jtag~TCKUTAP 1.387 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.909 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 422 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G0; Fanout = 422; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 4.909 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\] 3 REG LCFF_X34_Y10_N15 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 4.909 ns; Loc. = LCFF_X34_Y10_N15; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.26 % ) " "Info: Total cell delay = 0.602 ns ( 12.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.307 ns ( 87.74 % ) " "Info: Total interconnect delay = 4.307 ns ( 87.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.315ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.808 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y14_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 9; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.413 ns) 3.808 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\] 2 REG LCFF_X34_Y10_N15 3 " "Info: 2: + IC(3.395 ns) + CELL(0.413 ns) = 3.808 ns; Loc. = LCFF_X34_Y10_N15; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[86\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 10.85 % ) " "Info: Total cell delay = 0.413 ns ( 10.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.395 ns ( 89.15 % ) " "Info: Total interconnect delay = 3.395 ns ( 89.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.395ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.315ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { altera_internal_jtag sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] } { 0.000ns 3.395ns } { 0.000ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Allocated 132 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 10:10:47 2007 " "Info: Processing ended: Thu Jun 28 10:10:47 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 559 s " "Info: Quartus II Full Compilation was successful. 0 errors, 559 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
