DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_11"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1186,0
)
(Instance
name "U_12"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1216,0
)
(Instance
name "U_13"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1238,0
)
(Instance
name "U_19"
duLibraryName "gates"
duName "mux2to1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1787,0
)
(Instance
name "U_9"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 3338,0
)
(Instance
name "U_23"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 4359,0
)
(Instance
name "U_21"
duLibraryName "gates"
duName "and4inv4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5346,0
)
(Instance
name "U_17"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5402,0
)
(Instance
name "U_3"
duLibraryName "Cursor"
duName "CNT_UpDown8Bits"
elements [
]
mwi 0
uid 6136,0
)
(Instance
name "U_0"
duLibraryName "Cursor"
duName "CNT_Up8Bits"
elements [
]
mwi 0
uid 6410,0
)
(Instance
name "U_14"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 6444,0
)
(Instance
name "U_2"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 6632,0
)
(Instance
name "U_4"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 6642,0
)
(Instance
name "U_1"
duLibraryName "Cursor"
duName "divider"
elements [
]
mwi 0
uid 8336,0
)
(Instance
name "U_15"
duLibraryName "gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 8539,0
)
(Instance
name "U_10"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 8688,0
)
]
frameInstances [
(FrameInstance
name "g0"
lb "1"
rb "7"
insts [
(Instance
name "U_6"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3137,0
)
(Instance
name "U_8"
duLibraryName "gates"
duName "or2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3184,0
)
(Instance
name "U_5"
duLibraryName "gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3236,0
)
(Instance
name "U_7"
duLibraryName "gates"
duName "or2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3259,0
)
]
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator"
)
(vvPair
variable "d_logical"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\PWM_Generator"
)
(vvPair
variable "date"
value "17.01.2022"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "PWM_Generator"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "robin"
)
(vvPair
variable "graphical_source_date"
value "17.01.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-93FHAQ3"
)
(vvPair
variable "graphical_source_time"
value "16:17:48"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-93FHAQ3"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "PWM_Generator"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\PWM_Generator\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:17:48"
)
(vvPair
variable "unit"
value "PWM_Generator"
)
(vvPair
variable "user"
value "robin"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 132,0
optionalChildren [
*1 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "143500,33625,145000,34375"
)
(Line
uid 26,0
sl 0
ro 270
xt "143000,34000,143500,34000"
pts [
"143000,34000"
"143500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "146000,33400,150800,34600"
st "pwmOut"
blo "146000,34400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 35,0
lang 11
decl (Decl
n "pwmOut"
t "std_ulogic"
o 7
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-9200,-13500,-8400"
st "pwmOut      : std_ulogic"
)
)
*3 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "20000,11625,21500,12375"
)
(Line
uid 54,0
sl 0
ro 270
xt "21500,12000,22000,12000"
pts [
"21500,12000"
"22000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "15000,11400,19000,12600"
st "enable"
ju 2
blo "19000,12400"
tm "WireNameMgr"
)
)
)
*4 (Grouping
uid 89,0
optionalChildren [
*5 (CommentText
uid 91,0
shape (Rectangle
uid 92,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,113000,134000,114000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 93,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "117200,113000,126700,114000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 94,0
shape (Rectangle
uid 95,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,109000,138000,110000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 96,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "134200,109000,137200,110000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 97,0
shape (Rectangle
uid 98,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,111000,134000,112000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 99,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "117200,111000,127200,112000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 100,0
shape (Rectangle
uid 101,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "113000,111000,117000,112000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 102,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "113200,111000,115300,112000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 103,0
shape (Rectangle
uid 104,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,110000,154000,114000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 105,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "134200,110200,143600,111200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 106,0
shape (Rectangle
uid 107,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,109000,154000,110000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 108,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "138200,109000,139800,110000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 109,0
shape (Rectangle
uid 110,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "113000,109000,134000,111000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 111,0
va (VaSet
fg "32768,0,0"
)
xt "118350,109400,128650,110600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "113000,112000,117000,113000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "113200,112000,115300,113000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "113000,113000,117000,114000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 117,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "113200,113000,115900,114000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,112000,134000,113000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "117200,112000,128900,113000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 90,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "113000,109000,154000,114000"
)
oxt "14000,66000,55000,71000"
)
*15 (PortIoIn
uid 228,0
shape (CompositeShape
uid 229,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 230,0
sl 0
ro 270
xt "-3000,11625,-1500,12375"
)
(Line
uid 231,0
sl 0
ro 270
xt "-1500,12000,-1000,12000"
pts [
"-1500,12000"
"-1000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 232,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 233,0
va (VaSet
)
xt "-7400,11500,-4000,12700"
st "clock"
ju 2
blo "-4000,12500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 240,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 6,0
)
declText (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-14000,-13500,-13200"
st "clock       : std_ulogic"
)
)
*17 (PortIoIn
uid 242,0
shape (CompositeShape
uid 243,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 244,0
sl 0
ro 270
xt "-3000,15625,-1500,16375"
)
(Line
uid 245,0
sl 0
ro 270
xt "-1500,16000,-1000,16000"
pts [
"-1500,16000"
"-1000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 246,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 247,0
va (VaSet
)
xt "-7300,15500,-4000,16700"
st "reset"
ju 2
blo "-4000,16500"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 254,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 255,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-12400,-13500,-11600"
st "reset       : std_ulogic"
)
)
*19 (PortIoIn
uid 256,0
shape (CompositeShape
uid 257,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 258,0
sl 0
ro 270
xt "61000,3625,62500,4375"
)
(Line
uid 259,0
sl 0
ro 270
xt "62500,4000,63000,4000"
pts [
"62500,4000"
"63000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 260,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "55400,3400,60000,4600"
st "upDown"
ju 2
blo "60000,4400"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 268,0
lang 11
decl (Decl
n "upDown"
t "std_ulogic"
o 6
suid 8,0
)
declText (MLText
uid 269,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-10000,-13500,-9200"
st "upDown      : std_ulogic"
)
)
*21 (Net
uid 494,0
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 15,0
)
declText (MLText
uid 495,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-13200,-13500,-12400"
st "enable      : std_ulogic"
)
)
*22 (Net
uid 548,0
decl (Decl
n "PWMControl"
t "unsigned"
b "(7 DOWNTO 0)"
o 11
suid 22,0
)
declText (MLText
uid 549,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-5600,-4500,-4800"
st "SIGNAL PWMControl  : unsigned(7 DOWNTO 0)"
)
)
*23 (Net
uid 558,0
decl (Decl
n "rampSig"
t "unsigned"
b "(7 DOWNTO 0)"
o 24
suid 24,0
)
declText (MLText
uid 559,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,5600,-4500,6400"
st "SIGNAL rampSig     : unsigned(7 DOWNTO 0)"
)
)
*24 (SaComponent
uid 1186,0
optionalChildren [
*25 (CptPort
uid 1166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1167,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,51625,84000,52375"
)
tg (CPTG
uid 1168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1169,0
va (VaSet
isHidden 1
)
xt "84000,51400,93500,52600"
st "in1 : std_uLogic"
blo "84000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*26 (CptPort
uid 1170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1171,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,54625,84000,55375"
)
tg (CPTG
uid 1172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1173,0
va (VaSet
isHidden 1
)
xt "84000,54400,93500,55600"
st "in3 : std_uLogic"
blo "84000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*27 (CptPort
uid 1174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1175,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,52625,84000,53375"
)
tg (CPTG
uid 1176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1177,0
va (VaSet
isHidden 1
)
xt "84000,52250,93500,53450"
st "in2 : std_uLogic"
blo "84000,53250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*28 (CptPort
uid 1178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1179,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90950,53625,91700,54375"
)
tg (CPTG
uid 1180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1181,0
va (VaSet
isHidden 1
)
xt "80750,53400,90950,54600"
st "out1 : std_uLogic"
ju 2
blo "90950,54400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*29 (CptPort
uid 1182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1183,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,55625,84000,56375"
)
tg (CPTG
uid 1184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1185,0
va (VaSet
isHidden 1
)
xt "84000,55400,93500,56600"
st "in4 : std_uLogic"
blo "84000,56400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 1187,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,51000,91000,57000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 1188,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 1189,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,56700,87700,57700"
st "gates"
blo "84600,57500"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 1190,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,57700,87500,58700"
st "and4"
blo "84600,58500"
tm "CptNameMgr"
)
*32 (Text
uid 1191,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,58700,87700,59700"
st "U_11"
blo "84600,59500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1192,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1193,0
text (MLText
uid 1194,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "84000,59600,98100,60600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1195,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,55250,85750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*33 (SaComponent
uid 1216,0
optionalChildren [
*34 (CptPort
uid 1196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1197,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,60625,84000,61375"
)
tg (CPTG
uid 1198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1199,0
va (VaSet
isHidden 1
)
xt "84000,60400,93500,61600"
st "in1 : std_uLogic"
blo "84000,61400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*35 (CptPort
uid 1200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1201,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,63625,84000,64375"
)
tg (CPTG
uid 1202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1203,0
va (VaSet
isHidden 1
)
xt "84000,63400,93500,64600"
st "in3 : std_uLogic"
blo "84000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*36 (CptPort
uid 1204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1205,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,61625,84000,62375"
)
tg (CPTG
uid 1206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1207,0
va (VaSet
isHidden 1
)
xt "84000,61250,93500,62450"
st "in2 : std_uLogic"
blo "84000,62250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*37 (CptPort
uid 1208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1209,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90950,62625,91700,63375"
)
tg (CPTG
uid 1210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1211,0
va (VaSet
isHidden 1
)
xt "80750,62400,90950,63600"
st "out1 : std_uLogic"
ju 2
blo "90950,63400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*38 (CptPort
uid 1212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,64625,84000,65375"
)
tg (CPTG
uid 1214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1215,0
va (VaSet
isHidden 1
)
xt "84000,64400,93500,65600"
st "in4 : std_uLogic"
blo "84000,65400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 1217,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,60000,91000,66000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 1218,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 1219,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,65700,87700,66700"
st "gates"
blo "84600,66500"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 1220,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,66700,87500,67700"
st "and4"
blo "84600,67500"
tm "CptNameMgr"
)
*41 (Text
uid 1221,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,67700,87700,68700"
st "U_12"
blo "84600,68500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1222,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1223,0
text (MLText
uid 1224,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "84000,68600,98100,69600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1225,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,64250,85750,65750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*42 (SaComponent
uid 1238,0
optionalChildren [
*43 (CptPort
uid 1226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1227,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "94250,55625,95000,56375"
)
tg (CPTG
uid 1228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1229,0
va (VaSet
isHidden 1
)
xt "95000,55600,104500,56800"
st "in1 : std_uLogic"
blo "95000,56600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*44 (CptPort
uid 1230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1231,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "94250,59625,95000,60375"
)
tg (CPTG
uid 1232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1233,0
va (VaSet
isHidden 1
)
xt "95000,59600,104500,60800"
st "in2 : std_uLogic"
blo "95000,60600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*45 (CptPort
uid 1234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1235,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "101950,57625,102700,58375"
)
tg (CPTG
uid 1236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1237,0
va (VaSet
isHidden 1
)
xt "91800,57550,102000,58750"
st "out1 : std_uLogic"
ju 2
blo "102000,58550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 1239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,55000,102000,61000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 1240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 1241,0
va (VaSet
font "Verdana,8,1"
)
xt "95600,60700,98700,61700"
st "gates"
blo "95600,61500"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 1242,0
va (VaSet
font "Verdana,8,1"
)
xt "95600,61700,98500,62700"
st "and2"
blo "95600,62500"
tm "CptNameMgr"
)
*48 (Text
uid 1243,0
va (VaSet
font "Verdana,8,1"
)
xt "95600,62700,98700,63700"
st "U_13"
blo "95600,63500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1245,0
text (MLText
uid 1246,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "95000,64600,109100,65600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1247,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "95250,59250,96750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*49 (Net
uid 1248,0
decl (Decl
n "out4"
t "std_uLogic"
o 20
suid 39,0
)
declText (MLText
uid 1249,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,3200,-10000,4000"
st "SIGNAL out4        : std_uLogic"
)
)
*50 (Net
uid 1254,0
decl (Decl
n "out5"
t "std_uLogic"
o 21
suid 40,0
)
declText (MLText
uid 1255,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,4000,-10000,4800"
st "SIGNAL out5        : std_uLogic"
)
)
*51 (SaComponent
uid 1787,0
optionalChildren [
*52 (CptPort
uid 1771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1772,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "113250,66625,114000,67375"
)
tg (CPTG
uid 1773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1774,0
sl 0
va (VaSet
)
xt "114000,66500,116300,67700"
st "in0"
blo "114000,67500"
)
s (Text
uid 1797,0
sl 0
va (VaSet
)
xt "114000,67700,114000,67700"
blo "114000,67700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*53 (CptPort
uid 1775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1776,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "113250,72625,114000,73375"
)
tg (CPTG
uid 1777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1778,0
sl 0
va (VaSet
)
xt "113550,72400,115850,73600"
st "in1"
blo "113550,73400"
)
s (Text
uid 1798,0
sl 0
va (VaSet
)
xt "113550,73600,113550,73600"
blo "113550,73600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 4
suid 2,0
)
)
)
*54 (CptPort
uid 1779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1780,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,69625,120750,70375"
)
tg (CPTG
uid 1781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1782,0
sl 0
va (VaSet
)
xt "115300,69400,120000,70600"
st "MuxOut"
ju 2
blo "120000,70400"
)
s (Text
uid 1799,0
sl 0
va (VaSet
)
xt "120000,70600,120000,70600"
ju 2
blo "120000,70600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MuxOut"
t "std_uLogic"
o 7
suid 3,0
)
)
)
*55 (CptPort
uid 1783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1784,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "116625,74667,117375,75417"
)
tg (CPTG
uid 1785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1786,0
sl 0
va (VaSet
)
xt "116000,73800,118200,75000"
st "sel"
blo "116000,74800"
)
s (Text
uid 1800,0
sl 0
va (VaSet
)
xt "116000,75000,116000,75000"
blo "116000,75000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 1
suid 4,0
)
)
)
]
shape (Mux
uid 1788,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "114000,63000,120000,77000"
)
showPorts 0
oxt "34000,10000,40000,24000"
ttg (MlTextGroup
uid 1789,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 1790,0
va (VaSet
font "Verdana,8,1"
)
xt "119600,74700,122700,75700"
st "gates"
blo "119600,75500"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 1791,0
va (VaSet
font "Verdana,8,1"
)
xt "119600,75700,124300,76700"
st "mux2to1"
blo "119600,76500"
tm "CptNameMgr"
)
*58 (Text
uid 1792,0
va (VaSet
font "Verdana,8,1"
)
xt "119600,76700,122700,77700"
st "U_19"
blo "119600,77500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1793,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1794,0
text (MLText
uid 1795,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "114000,79600,128100,80600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1796,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "114250,75250,115750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
selT 0
)
archFileType "UNKNOWN"
)
*59 (Net
uid 1809,0
decl (Decl
n "out8"
t "std_uLogic"
o 22
suid 51,0
)
declText (MLText
uid 1810,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,4800,-10000,5600"
st "SIGNAL out8        : std_uLogic"
)
)
*60 (SaComponent
uid 3137,0
optionalChildren [
*61 (CptPort
uid 3125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3126,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,11625,128000,12375"
)
tg (CPTG
uid 3127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3128,0
va (VaSet
isHidden 1
)
xt "128000,11600,137500,12800"
st "in1 : std_uLogic"
blo "128000,12600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*62 (CptPort
uid 3129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3130,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,15625,128000,16375"
)
tg (CPTG
uid 3131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3132,0
va (VaSet
isHidden 1
)
xt "128000,15600,137500,16800"
st "in2 : std_uLogic"
blo "128000,16600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*63 (CptPort
uid 3133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3134,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "134950,13625,135700,14375"
)
tg (CPTG
uid 3135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3136,0
va (VaSet
isHidden 1
)
xt "124800,13550,135000,14750"
st "out1 : std_uLogic"
ju 2
blo "135000,14550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 3138,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,11000,135000,17000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 3139,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 3140,0
va (VaSet
font "Verdana,8,1"
)
xt "128600,16700,131700,17700"
st "gates"
blo "128600,17500"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 3141,0
va (VaSet
font "Verdana,8,1"
)
xt "128600,17700,131500,18700"
st "and2"
blo "128600,18500"
tm "CptNameMgr"
)
*66 (Text
uid 3142,0
va (VaSet
font "Verdana,8,1"
)
xt "128600,18700,131100,19700"
st "U_6"
blo "128600,19500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3143,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3144,0
text (MLText
uid 3145,0
va (VaSet
font "Verdana,8,0"
)
xt "128000,20600,142100,21600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3146,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "128250,15250,129750,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*67 (SaComponent
uid 3184,0
optionalChildren [
*68 (CptPort
uid 3172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3173,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "139585,5625,140335,6375"
)
tg (CPTG
uid 3174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3175,0
va (VaSet
isHidden 1
)
xt "140557,5250,142857,6450"
st "in1"
blo "140557,6250"
)
s (Text
uid 3194,0
va (VaSet
isHidden 1
)
xt "140557,6450,140557,6450"
blo "140557,6450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*69 (CptPort
uid 3176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3177,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "139584,9625,140334,10375"
)
tg (CPTG
uid 3178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3179,0
va (VaSet
isHidden 1
)
xt "140557,9250,142857,10450"
st "in2"
blo "140557,10250"
)
s (Text
uid 3195,0
va (VaSet
isHidden 1
)
xt "140557,10450,140557,10450"
blo "140557,10450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*70 (CptPort
uid 3180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3181,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "147000,7625,147750,8375"
)
tg (CPTG
uid 3182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3183,0
va (VaSet
isHidden 1
)
xt "143000,7250,146000,8450"
st "out1"
ju 2
blo "146000,8250"
)
s (Text
uid 3196,0
va (VaSet
isHidden 1
)
xt "146000,8450,146000,8450"
ju 2
blo "146000,8450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (Or
uid 3185,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "140000,5000,147000,11000"
)
showPorts 0
oxt "35000,14000,42000,20000"
ttg (MlTextGroup
uid 3186,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 3187,0
va (VaSet
font "Verdana,8,1"
)
xt "140600,10700,143700,11700"
st "gates"
blo "140600,11500"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 3188,0
va (VaSet
font "Verdana,8,1"
)
xt "140600,11700,142800,12700"
st "or2"
blo "140600,12500"
tm "CptNameMgr"
)
*73 (Text
uid 3189,0
va (VaSet
font "Verdana,8,1"
)
xt "140600,12700,143100,13700"
st "U_8"
blo "140600,13500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3190,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3191,0
text (MLText
uid 3192,0
va (VaSet
font "Verdana,8,0"
)
xt "140000,13600,154100,14600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3193,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "140250,9250,141750,10750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*74 (Frame
uid 3197,0
shape (RectFrame
uid 3198,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "104000,-15000,159000,29000"
)
title (TextAssociate
uid 3199,0
ps "TopLeftStrategy"
text (MLText
uid 3200,0
va (VaSet
)
xt "103700,-16600,122300,-15400"
st "g0: FOR i IN 1 TO 7 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 3201,0
ps "TopLeftStrategy"
shape (Rectangle
uid 3202,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "104100,-14800,105900,-13200"
)
num (Text
uid 3203,0
va (VaSet
)
xt "104300,-14600,105700,-13400"
st "1"
blo "104300,-13600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 3204,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 3205,0
va (VaSet
font "Verdana,9,1"
)
xt "150000,29000,160800,30200"
st "Frame Declarations"
blo "150000,30000"
)
*76 (MLText
uid 3206,0
va (VaSet
)
xt "150000,30200,150000,30200"
tm "BdFrameDeclTextMgr"
)
]
)
lb "1"
rb "7"
)
*77 (SaComponent
uid 3236,0
optionalChildren [
*78 (CptPort
uid 3223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3224,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "119250,-10375,120000,-9625"
)
tg (CPTG
uid 3225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3226,0
va (VaSet
isHidden 1
)
xt "120000,-10400,129500,-9200"
st "in1 : std_uLogic"
blo "120000,-9400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*79 (CptPort
uid 3227,0
optionalChildren [
*80 (Circle
uid 3231,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "119250,-6375,120000,-5625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3228,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "118500,-6375,119250,-5625"
)
tg (CPTG
uid 3229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3230,0
va (VaSet
isHidden 1
)
xt "120000,-6400,129500,-5200"
st "in2 : std_uLogic"
blo "120000,-5400"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*81 (CptPort
uid 3232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3233,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126950,-8375,127700,-7625"
)
tg (CPTG
uid 3234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3235,0
va (VaSet
isHidden 1
)
xt "116800,-8450,127000,-7250"
st "out1 : std_uLogic"
ju 2
blo "127000,-7450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 3237,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,-11000,127000,-5000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 3238,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 3239,0
va (VaSet
font "Verdana,8,1"
)
xt "120600,-5300,123700,-4300"
st "gates"
blo "120600,-4500"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 3240,0
va (VaSet
font "Verdana,8,1"
)
xt "120600,-4300,125500,-3300"
st "and2inv1"
blo "120600,-3500"
tm "CptNameMgr"
)
*84 (Text
uid 3241,0
va (VaSet
font "Verdana,8,1"
)
xt "120600,-3300,123100,-2300"
st "U_5"
blo "120600,-2500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3242,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3243,0
text (MLText
uid 3244,0
va (VaSet
font "Verdana,8,0"
)
xt "120000,-2400,134100,-1400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3245,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,-6750,121750,-5250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*85 (SaComponent
uid 3259,0
optionalChildren [
*86 (CptPort
uid 3246,0
optionalChildren [
*87 (Circle
uid 3250,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "113585,16625,114335,17375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3247,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "112835,16625,113585,17375"
)
tg (CPTG
uid 3248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3249,0
va (VaSet
isHidden 1
)
xt "114557,16250,116857,17450"
st "in1"
blo "114557,17250"
)
s (Text
uid 3269,0
va (VaSet
isHidden 1
)
xt "114557,17450,114557,17450"
blo "114557,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*88 (CptPort
uid 3251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3252,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "113584,20625,114334,21375"
)
tg (CPTG
uid 3253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3254,0
va (VaSet
isHidden 1
)
xt "114557,20250,116857,21450"
st "in2"
blo "114557,21250"
)
s (Text
uid 3270,0
va (VaSet
isHidden 1
)
xt "114557,21450,114557,21450"
blo "114557,21450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*89 (CptPort
uid 3255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3256,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "121000,18625,121750,19375"
)
tg (CPTG
uid 3257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3258,0
va (VaSet
isHidden 1
)
xt "117000,18250,120000,19450"
st "out1"
ju 2
blo "120000,19250"
)
s (Text
uid 3271,0
va (VaSet
isHidden 1
)
xt "120000,19450,120000,19450"
ju 2
blo "120000,19450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (Or
uid 3260,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "114000,16000,121000,22000"
)
showPorts 0
oxt "32000,13000,39000,19000"
ttg (MlTextGroup
uid 3261,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 3262,0
va (VaSet
font "Verdana,8,1"
)
xt "114600,21700,117700,22700"
st "gates"
blo "114600,22500"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 3263,0
va (VaSet
font "Verdana,8,1"
)
xt "114600,22700,118800,23700"
st "or2inv1"
blo "114600,23500"
tm "CptNameMgr"
)
*92 (Text
uid 3264,0
va (VaSet
font "Verdana,8,1"
)
xt "114600,23700,117100,24700"
st "U_7"
blo "114600,24500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3265,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3266,0
text (MLText
uid 3267,0
va (VaSet
font "Verdana,8,0"
)
xt "114000,24600,128100,25600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3268,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "114250,20250,115750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*93 (Net
uid 3288,0
decl (Decl
n "out2"
t "unsigned"
b "(7 DOWNTO 0)"
o 18
suid 63,0
)
declText (MLText
uid 3289,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,1600,-4500,2400"
st "SIGNAL out2        : unsigned(7 DOWNTO 0)"
)
)
*94 (Net
uid 3302,0
decl (Decl
n "greaterThan"
t "unsigned"
b "(7 DOWNTO 0)"
o 12
suid 65,0
)
declText (MLText
uid 3303,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-3200,-4500,-2400"
st "SIGNAL greaterThan : unsigned(7 DOWNTO 0)"
)
)
*95 (Net
uid 3304,0
decl (Decl
n "out3"
t "unsigned"
b "(7 DOWNTO 0)"
o 19
suid 66,0
)
declText (MLText
uid 3305,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,2400,-4500,3200"
st "SIGNAL out3        : unsigned(7 DOWNTO 0)"
)
)
*96 (SaComponent
uid 3338,0
optionalChildren [
*97 (CptPort
uid 3334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3335,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "98625,7250,99375,8000"
)
tg (CPTG
uid 3336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3337,0
va (VaSet
isHidden 1
)
xt "98100,8000,102500,9200"
st "logic_0"
ju 2
blo "102500,9000"
)
s (Text
uid 3348,0
va (VaSet
)
xt "102500,9200,102500,9200"
ju 2
blo "102500,9200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 3339,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "96000,8000,101000,14000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3340,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 3341,0
va (VaSet
font "Verdana,8,1"
)
xt "95910,13700,99010,14700"
st "gates"
blo "95910,14500"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 3342,0
va (VaSet
font "Verdana,8,1"
)
xt "95910,14700,99410,15700"
st "logic0"
blo "95910,15500"
tm "CptNameMgr"
)
*100 (Text
uid 3343,0
va (VaSet
font "Verdana,8,1"
)
xt "95910,15700,98410,16700"
st "U_9"
blo "95910,16500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3344,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3345,0
text (MLText
uid 3346,0
va (VaSet
font "Verdana,8,0"
)
xt "96000,16600,96000,16600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3347,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "96250,12250,97750,13750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*101 (Net
uid 3468,0
decl (Decl
n "out11"
t "unsigned"
b "(7 DOWNTO 0)"
o 15
suid 72,0
)
declText (MLText
uid 3469,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,0,-4500,800"
st "SIGNAL out11       : unsigned(7 DOWNTO 0)"
)
)
*102 (Net
uid 4207,0
decl (Decl
n "out10"
t "std_uLogic"
o 14
suid 73,0
)
declText (MLText
uid 4208,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-800,-10000,0"
st "SIGNAL out10       : std_uLogic"
)
)
*103 (Net
uid 4213,0
decl (Decl
n "out12"
t "std_uLogic"
o 16
suid 74,0
)
declText (MLText
uid 4214,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,800,-10000,1600"
st "SIGNAL out12       : std_uLogic"
)
)
*104 (SaComponent
uid 4359,0
optionalChildren [
*105 (CptPort
uid 4369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4370,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,93625,78000,94375"
)
tg (CPTG
uid 4371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4372,0
va (VaSet
isHidden 1
)
xt "78000,93700,80300,94900"
st "in1"
blo "78000,94700"
)
s (Text
uid 4373,0
va (VaSet
)
xt "78000,94900,78000,94900"
blo "78000,94900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*106 (CptPort
uid 4374,0
optionalChildren [
*107 (Circle
uid 4379,0
va (VaSet
fg "0,65535,0"
)
xt "83000,93625,83750,94375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4375,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83750,93625,84500,94375"
)
tg (CPTG
uid 4376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4377,0
va (VaSet
isHidden 1
)
xt "259418,-3302,262418,-2102"
st "out1"
ju 2
blo "262418,-2302"
)
s (Text
uid 4378,0
va (VaSet
)
xt "262418,-2102,262418,-2102"
ju 2
blo "262418,-2102"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 4360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "78000,91000,83000,97000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 4361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 4362,0
va (VaSet
font "Verdana,8,1"
)
xt "80910,96700,84010,97700"
st "gates"
blo "80910,97500"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 4363,0
va (VaSet
font "Verdana,8,1"
)
xt "80910,97700,85110,98700"
st "inverter"
blo "80910,98500"
tm "CptNameMgr"
)
*110 (Text
uid 4364,0
va (VaSet
font "Verdana,8,1"
)
xt "80910,98700,84010,99700"
st "U_23"
blo "80910,99500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4366,0
text (MLText
uid 4367,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "79000,85600,93100,86600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 4368,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "78250,95250,79750,96750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*111 (Net
uid 4584,0
decl (Decl
n "stop"
t "std_uLogic"
o 25
suid 78,0
)
declText (MLText
uid 4585,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,6400,-10000,7200"
st "SIGNAL stop        : std_uLogic"
)
)
*112 (PortIoIn
uid 4768,0
shape (CompositeShape
uid 4769,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4770,0
sl 0
ro 270
xt "67000,-1375,68500,-625"
)
(Line
uid 4771,0
sl 0
ro 270
xt "68500,-1000,69000,-1000"
pts [
"68500,-1000"
"69000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4772,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4773,0
va (VaSet
)
xt "61900,-1600,66000,-400"
st "restart"
ju 2
blo "66000,-600"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 4780,0
lang 11
decl (Decl
n "restart"
t "std_ulogic"
o 4
suid 83,0
)
declText (MLText
uid 4781,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-11600,-13500,-10800"
st "restart     : std_ulogic"
)
)
*114 (SaComponent
uid 5346,0
optionalChildren [
*115 (CptPort
uid 5356,0
optionalChildren [
*116 (Circle
uid 5360,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "86250,84625,87000,85375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5357,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85500,84625,86250,85375"
)
tg (CPTG
uid 5358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5359,0
va (VaSet
isHidden 1
)
xt "87000,84400,96500,85600"
st "in1 : std_uLogic"
blo "87000,85400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*117 (CptPort
uid 5361,0
optionalChildren [
*118 (Circle
uid 5365,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "86250,87625,87000,88375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5362,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85500,87625,86250,88375"
)
tg (CPTG
uid 5363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5364,0
va (VaSet
isHidden 1
)
xt "87000,87400,96500,88600"
st "in3 : std_uLogic"
blo "87000,88400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*119 (CptPort
uid 5366,0
optionalChildren [
*120 (Circle
uid 5370,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "86250,85625,87000,86375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5367,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85500,85625,86250,86375"
)
tg (CPTG
uid 5368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5369,0
va (VaSet
isHidden 1
)
xt "87000,85250,96500,86450"
st "in2 : std_uLogic"
blo "87000,86250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*121 (CptPort
uid 5371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5372,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "93950,86625,94700,87375"
)
tg (CPTG
uid 5373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5374,0
va (VaSet
isHidden 1
)
xt "83750,86400,93950,87600"
st "out1 : std_uLogic"
ju 2
blo "93950,87400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
)
)
)
*122 (CptPort
uid 5375,0
optionalChildren [
*123 (Circle
uid 5379,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "86250,88625,87000,89375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5376,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85500,88625,86250,89375"
)
tg (CPTG
uid 5377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5378,0
va (VaSet
isHidden 1
)
xt "87000,88400,96500,89600"
st "in4 : std_uLogic"
blo "87000,89400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 5347,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "87000,84000,94000,90000"
)
showPorts 0
oxt "33000,15000,40000,21000"
ttg (MlTextGroup
uid 5348,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
uid 5349,0
va (VaSet
font "Verdana,8,1"
)
xt "87600,89700,90700,90700"
st "gates"
blo "87600,90500"
tm "BdLibraryNameMgr"
)
*125 (Text
uid 5350,0
va (VaSet
font "Verdana,8,1"
)
xt "87600,90700,92500,91700"
st "and4inv4"
blo "87600,91500"
tm "CptNameMgr"
)
*126 (Text
uid 5351,0
va (VaSet
font "Verdana,8,1"
)
xt "87600,91700,90700,92700"
st "U_21"
blo "87600,92500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5352,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5353,0
text (MLText
uid 5354,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "87000,92600,101100,93600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 5355,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "87250,88250,88750,89750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*127 (SaComponent
uid 5402,0
optionalChildren [
*128 (CptPort
uid 5412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5413,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,75625,84000,76375"
)
tg (CPTG
uid 5414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5415,0
va (VaSet
isHidden 1
)
xt "84000,75400,93500,76600"
st "in1 : std_uLogic"
blo "84000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*129 (CptPort
uid 5416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5417,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,78625,84000,79375"
)
tg (CPTG
uid 5418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5419,0
va (VaSet
isHidden 1
)
xt "84000,78400,93500,79600"
st "in3 : std_uLogic"
blo "84000,79400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*130 (CptPort
uid 5420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5421,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,76625,84000,77375"
)
tg (CPTG
uid 5422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5423,0
va (VaSet
isHidden 1
)
xt "84000,76250,93500,77450"
st "in2 : std_uLogic"
blo "84000,77250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*131 (CptPort
uid 5424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5425,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90950,77625,91700,78375"
)
tg (CPTG
uid 5426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5427,0
va (VaSet
isHidden 1
)
xt "80750,77400,90950,78600"
st "out1 : std_uLogic"
ju 2
blo "90950,78400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
)
)
)
*132 (CptPort
uid 5428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5429,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "83250,79625,84000,80375"
)
tg (CPTG
uid 5430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5431,0
va (VaSet
isHidden 1
)
xt "84000,79400,93500,80600"
st "in4 : std_uLogic"
blo "84000,80400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 5403,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,75000,91000,81000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 5404,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 5405,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,80700,87700,81700"
st "gates"
blo "84600,81500"
tm "BdLibraryNameMgr"
)
*134 (Text
uid 5406,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,81700,87500,82700"
st "and4"
blo "84600,82500"
tm "CptNameMgr"
)
*135 (Text
uid 5407,0
va (VaSet
font "Verdana,8,1"
)
xt "84600,82700,87700,83700"
st "U_17"
blo "84600,83500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5408,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5409,0
text (MLText
uid 5410,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "84000,83600,98100,84600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 5411,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,79250,85750,80750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*136 (Net
uid 5818,0
decl (Decl
n "in1"
t "std_uLogic"
o 13
suid 88,0
)
declText (MLText
uid 5819,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-2400,-10000,-1600"
st "SIGNAL in1         : std_uLogic"
)
)
*137 (SaComponent
uid 6136,0
optionalChildren [
*138 (CptPort
uid 6108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,14625,63000,15375"
)
tg (CPTG
uid 6110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6111,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,14300,66400,15700"
st "clk"
blo "64000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 3
suid 1,0
)
)
)
*139 (CptPort
uid 6112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,11625,63000,12375"
)
tg (CPTG
uid 6114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6115,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,11300,69100,12700"
st "Enable"
blo "64000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Enable"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*140 (CptPort
uid 6116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,12625,78750,13375"
)
tg (CPTG
uid 6118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6119,0
va (VaSet
font "Verdana,12,0"
)
xt "69600,12300,77000,13700"
st "EnableOut"
ju 2
blo "77000,13500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "EnableOut"
t "std_ulogic"
o 6
suid 3,0
)
)
)
*141 (CptPort
uid 6120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6121,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72625,7250,73375,8000"
)
tg (CPTG
uid 6122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6123,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,9000,77100,10400"
st "Remise0"
blo "71000,10200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Remise0"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*142 (CptPort
uid 6124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,16625,63000,17375"
)
tg (CPTG
uid 6126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6127,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,16300,66500,17700"
st "rst"
blo "64000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*143 (CptPort
uid 6128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6129,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,7250,68375,8000"
)
tg (CPTG
uid 6130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6131,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,9000,70000,10400"
st "upDown"
blo "64000,10200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "upDown"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*144 (CptPort
uid 6132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,15625,78750,16375"
)
tg (CPTG
uid 6134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6135,0
va (VaSet
font "Verdana,12,0"
)
xt "72700,15300,77000,16700"
st "Value"
ju 2
blo "77000,16500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Value"
t "unsigned"
b "(7 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 6137,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,8000,78000,19000"
)
oxt "17000,16000,32000,27000"
ttg (MlTextGroup
uid 6138,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 6139,0
va (VaSet
font "Verdana,9,1"
)
xt "64800,18800,68500,20000"
st "Cursor"
blo "64800,19800"
tm "BdLibraryNameMgr"
)
*146 (Text
uid 6140,0
va (VaSet
font "Verdana,9,1"
)
xt "64800,20000,75200,21200"
st "CNT_UpDown8Bits"
blo "64800,21000"
tm "CptNameMgr"
)
*147 (Text
uid 6141,0
va (VaSet
font "Verdana,9,1"
)
xt "64800,21200,67300,22400"
st "U_3"
blo "64800,22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6142,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6143,0
text (MLText
uid 6144,0
va (VaSet
font "Courier New,8,0"
)
xt "37500,3800,37500,3800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6145,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,17250,64750,18750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*148 (SaComponent
uid 6410,0
optionalChildren [
*149 (CptPort
uid 6386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,44625,35000,45375"
)
tg (CPTG
uid 6388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6389,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,44300,38400,45700"
st "clk"
blo "36000,45500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 7,0
)
)
)
*150 (CptPort
uid 6390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,39625,35000,40375"
)
tg (CPTG
uid 6392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6393,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,39300,41100,40700"
st "Enable"
blo "36000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Enable"
t "std_uLogic"
o 1
suid 8,0
)
)
)
*151 (CptPort
uid 6394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,45625,48750,46375"
)
tg (CPTG
uid 6396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6397,0
va (VaSet
font "Verdana,12,0"
)
xt "39600,45300,47000,46700"
st "EnableOut"
ju 2
blo "47000,46500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "EnableOut"
t "std_ulogic"
o 5
suid 9,0
)
)
)
*152 (CptPort
uid 6398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,41625,35000,42375"
)
tg (CPTG
uid 6400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6401,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,41300,41800,42700"
st "remise0"
blo "36000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "remise0"
t "std_uLogic"
o 3
suid 10,0
)
)
)
*153 (CptPort
uid 6402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,46625,35000,47375"
)
tg (CPTG
uid 6404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6405,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,46300,38500,47700"
st "rst"
blo "36000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_uLogic"
o 4
suid 11,0
)
)
)
*154 (CptPort
uid 6406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,40625,48750,41375"
)
tg (CPTG
uid 6408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6409,0
va (VaSet
font "Verdana,12,0"
)
xt "42800,40300,47000,41700"
st "value"
ju 2
blo "47000,41500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "value"
t "unsigned"
b "(7 DOWNTO 0)"
o 6
suid 12,0
)
)
)
]
shape (Rectangle
uid 6411,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,38000,48000,49000"
)
oxt "15000,6000,28000,17000"
ttg (MlTextGroup
uid 6412,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
uid 6413,0
va (VaSet
font "Verdana,9,1"
)
xt "35200,48800,38900,50000"
st "Cursor"
blo "35200,49800"
tm "BdLibraryNameMgr"
)
*156 (Text
uid 6414,0
va (VaSet
font "Verdana,9,1"
)
xt "35200,50000,42800,51200"
st "CNT_Up8Bits"
blo "35200,51000"
tm "CptNameMgr"
)
*157 (Text
uid 6415,0
va (VaSet
font "Verdana,9,1"
)
xt "35200,51200,37700,52400"
st "U_0"
blo "35200,52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6416,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6417,0
text (MLText
uid 6418,0
va (VaSet
font "Courier New,8,0"
)
xt "5500,39000,5500,39000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6419,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,47250,36750,48750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*158 (SaComponent
uid 6444,0
optionalChildren [
*159 (CptPort
uid 6454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6455,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "98250,79625,99000,80375"
)
tg (CPTG
uid 6456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6457,0
va (VaSet
isHidden 1
)
xt "99000,79600,108500,80800"
st "in1 : std_uLogic"
blo "99000,80600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*160 (CptPort
uid 6458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6459,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "98250,83625,99000,84375"
)
tg (CPTG
uid 6460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6461,0
va (VaSet
isHidden 1
)
xt "99000,83600,108500,84800"
st "in2 : std_uLogic"
blo "99000,84600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*161 (CptPort
uid 6462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6463,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "105950,81625,106700,82375"
)
tg (CPTG
uid 6464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6465,0
va (VaSet
isHidden 1
)
xt "95800,81550,106000,82750"
st "out1 : std_uLogic"
ju 2
blo "106000,82550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 6445,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "99000,79000,106000,85000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 6446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 6447,0
va (VaSet
font "Verdana,8,1"
)
xt "99600,84700,102700,85700"
st "gates"
blo "99600,85500"
tm "BdLibraryNameMgr"
)
*163 (Text
uid 6448,0
va (VaSet
font "Verdana,8,1"
)
xt "99600,85700,102500,86700"
st "and2"
blo "99600,86500"
tm "CptNameMgr"
)
*164 (Text
uid 6449,0
va (VaSet
font "Verdana,8,1"
)
xt "99600,86700,102700,87700"
st "U_14"
blo "99600,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6451,0
text (MLText
uid 6452,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "99000,88600,113100,89600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 6453,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "99250,83250,100750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*165 (Net
uid 6496,0
decl (Decl
n "xorOut"
t "std_ulogic"
o 26
suid 95,0
)
declText (MLText
uid 6497,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,7200,-10000,8000"
st "SIGNAL xorOut      : std_ulogic"
)
)
*166 (Net
uid 6527,0
decl (Decl
n "MuxOut"
t "std_uLogic"
o 8
suid 97,0
)
declText (MLText
uid 6528,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-7200,-10000,-6400"
st "SIGNAL MuxOut      : std_uLogic"
)
)
*167 (Net
uid 6594,0
decl (Decl
n "MuxOut1"
t "std_uLogic"
o 9
suid 99,0
)
declText (MLText
uid 6595,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-6400,-10000,-5600"
st "SIGNAL MuxOut1     : std_uLogic"
)
)
*168 (SaComponent
uid 6632,0
optionalChildren [
*169 (CptPort
uid 6620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6621,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13250,37625,14000,38375"
)
tg (CPTG
uid 6622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6623,0
va (VaSet
isHidden 1
)
xt "14000,37600,23500,38800"
st "in1 : std_uLogic"
blo "14000,38600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*170 (CptPort
uid 6624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6625,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13250,41625,14000,42375"
)
tg (CPTG
uid 6626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6627,0
va (VaSet
isHidden 1
)
xt "14000,41600,23500,42800"
st "in2 : std_uLogic"
blo "14000,42600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*171 (CptPort
uid 6628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6629,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20950,39625,21700,40375"
)
tg (CPTG
uid 6630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6631,0
va (VaSet
isHidden 1
)
xt "10800,39550,21000,40750"
st "out1 : std_uLogic"
ju 2
blo "21000,40550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 6633,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,37000,21000,43000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 6634,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 6635,0
va (VaSet
font "Verdana,8,1"
)
xt "14600,42700,17700,43700"
st "gates"
blo "14600,43500"
tm "BdLibraryNameMgr"
)
*173 (Text
uid 6636,0
va (VaSet
font "Verdana,8,1"
)
xt "14600,43700,17500,44700"
st "and2"
blo "14600,44500"
tm "CptNameMgr"
)
*174 (Text
uid 6637,0
va (VaSet
font "Verdana,8,1"
)
xt "14600,44700,17100,45700"
st "U_2"
blo "14600,45500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6638,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6639,0
text (MLText
uid 6640,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "14000,46600,28100,47600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 6641,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,41250,15750,42750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*175 (SaComponent
uid 6642,0
optionalChildren [
*176 (CptPort
uid 6652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "43250,9625,44000,10375"
)
tg (CPTG
uid 6654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6655,0
va (VaSet
isHidden 1
)
xt "44000,9600,53500,10800"
st "in1 : std_uLogic"
blo "44000,10600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*177 (CptPort
uid 6656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6657,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "43250,13625,44000,14375"
)
tg (CPTG
uid 6658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6659,0
va (VaSet
isHidden 1
)
xt "44000,13600,53500,14800"
st "in2 : std_uLogic"
blo "44000,14600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*178 (CptPort
uid 6660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6661,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50950,11625,51700,12375"
)
tg (CPTG
uid 6662,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6663,0
va (VaSet
isHidden 1
)
xt "40800,11550,51000,12750"
st "out1 : std_uLogic"
ju 2
blo "51000,12550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 6643,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,9000,51000,15000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 6644,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 6645,0
va (VaSet
font "Verdana,8,1"
)
xt "44600,14700,47700,15700"
st "gates"
blo "44600,15500"
tm "BdLibraryNameMgr"
)
*180 (Text
uid 6646,0
va (VaSet
font "Verdana,8,1"
)
xt "44600,15700,47500,16700"
st "and2"
blo "44600,16500"
tm "CptNameMgr"
)
*181 (Text
uid 6647,0
va (VaSet
font "Verdana,8,1"
)
xt "44600,16700,47100,17700"
st "U_4"
blo "44600,17500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6648,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6649,0
text (MLText
uid 6650,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,18600,58100,19600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 6651,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "44250,13250,45750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*182 (Net
uid 6706,0
decl (Decl
n "enPWM"
t "std_uLogic"
o 10
suid 102,0
)
declText (MLText
uid 6707,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-4800,-10000,-4000"
st "SIGNAL enPWM       : std_uLogic"
)
)
*183 (Net
uid 6714,0
decl (Decl
n "enRamp"
t "std_uLogic"
o 23
suid 103,0
)
declText (MLText
uid 6715,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-4000,-10000,-3200"
st "SIGNAL enRamp      : std_uLogic"
)
)
*184 (PortIoIn
uid 6760,0
shape (CompositeShape
uid 6761,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6762,0
sl 0
ro 270
xt "5000,73625,6500,74375"
)
(Line
uid 6763,0
sl 0
ro 270
xt "6500,74000,7000,74000"
pts [
"6500,74000"
"7000,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6764,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6765,0
va (VaSet
)
xt "-1400,73500,4000,74700"
st "testMode"
ju 2
blo "4000,74500"
tm "WireNameMgr"
)
)
)
*185 (Net
uid 6772,0
decl (Decl
n "testMode"
t "std_uLogic"
o 5
suid 108,0
)
declText (MLText
uid 6773,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-10800,-13500,-10000"
st "testMode    : std_uLogic"
)
)
*186 (Net
uid 7692,0
decl (Decl
n "out1"
t "std_uLogic"
o 26
suid 113,0
)
declText (MLText
uid 7693,0
va (VaSet
font "Courier New,8,0"
)
xt "-27000,-1600,-10000,-800"
st "SIGNAL out1        : std_uLogic"
)
)
*187 (SaComponent
uid 8336,0
optionalChildren [
*188 (CptPort
uid 8312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,65625,16000,66375"
)
tg (CPTG
uid 8314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8315,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,65300,20800,66700"
st "clock"
blo "17000,66500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*189 (CptPort
uid 8316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,68625,41750,69375"
)
tg (CPTG
uid 8318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8319,0
va (VaSet
font "Verdana,12,0"
)
xt "34500,68300,40000,69700"
st "enPWM"
ju 2
blo "40000,69500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "enPWM"
t "std_uLogic"
o 5
suid 2,0
)
)
)
*190 (CptPort
uid 8320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,74625,41750,75375"
)
tg (CPTG
uid 8322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8323,0
va (VaSet
font "Verdana,12,0"
)
xt "34100,74300,40000,75700"
st "enRamp"
ju 2
blo "40000,75500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "enRamp"
t "std_uLogic"
o 6
suid 3,0
)
)
)
*191 (CptPort
uid 8324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,69625,16000,70375"
)
tg (CPTG
uid 8326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8327,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,69300,21100,70700"
st "reset"
blo "17000,70500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*192 (CptPort
uid 8328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,73625,16000,74375"
)
tg (CPTG
uid 8330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8331,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,73300,23700,74700"
st "testMode"
blo "17000,74500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 5,0
)
)
)
*193 (CptPort
uid 8332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,77625,16000,78375"
)
tg (CPTG
uid 8334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8335,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,77300,22100,78700"
st "restart"
blo "17000,78500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "restart"
t "std_ulogic"
o 3
suid 6,0
)
)
)
]
shape (Rectangle
uid 8337,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,64000,41000,81000"
)
oxt "16000,12000,41000,29000"
ttg (MlTextGroup
uid 8338,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 8339,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,70800,31500,72000"
st "Cursor"
blo "27800,71800"
tm "BdLibraryNameMgr"
)
*195 (Text
uid 8340,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,72000,31800,73200"
st "divider"
blo "27800,73000"
tm "CptNameMgr"
)
*196 (Text
uid 8341,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,73200,30300,74400"
st "U_1"
blo "27800,74200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8342,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8343,0
text (MLText
uid 8344,0
va (VaSet
font "Courier New,8,0"
)
xt "1000,70000,1000,70000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8345,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,79250,17750,80750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*197 (CommentText
uid 8433,0
shape (Rectangle
uid 8434,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "6000,33000,59000,54000"
)
oxt "0,0,15000,5000"
text (MLText
uid 8435,0
va (VaSet
)
xt "28350,33200,36650,34400"
st "
PWM contrle
"
tm "CommentText"
wrapOption 3
visibleHeight 21000
visibleWidth 53000
)
position 3
)
*198 (CommentText
uid 8523,0
shape (Rectangle
uid 8524,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "15000,-4000,90000,23000"
)
oxt "0,0,15000,5000"
text (MLText
uid 8525,0
va (VaSet
)
xt "48700,-3800,56300,-2600"
st "
Ramp Signal
"
tm "CommentText"
wrapOption 3
visibleHeight 27000
visibleWidth 75000
)
position 3
)
*199 (SaComponent
uid 8539,0
optionalChildren [
*200 (CptPort
uid 8526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8527,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "27250,11625,28000,12375"
)
tg (CPTG
uid 8528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8529,0
va (VaSet
isHidden 1
)
xt "28000,11600,37500,12800"
st "in1 : std_uLogic"
blo "28000,12600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*201 (CptPort
uid 8530,0
optionalChildren [
*202 (Circle
uid 8534,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27250,15625,28000,16375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8531,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "26500,15625,27250,16375"
)
tg (CPTG
uid 8532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8533,0
va (VaSet
isHidden 1
)
xt "28000,15600,37500,16800"
st "in2 : std_uLogic"
blo "28000,16600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*203 (CptPort
uid 8535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8536,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "34950,13625,35700,14375"
)
tg (CPTG
uid 8537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8538,0
va (VaSet
isHidden 1
)
xt "24800,13550,35000,14750"
st "out1 : std_uLogic"
ju 2
blo "35000,14550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 8540,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,11000,35000,17000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 8541,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 8542,0
va (VaSet
font "Verdana,8,1"
)
xt "28600,16700,31700,17700"
st "gates"
blo "28600,17500"
tm "BdLibraryNameMgr"
)
*205 (Text
uid 8543,0
va (VaSet
font "Verdana,8,1"
)
xt "28600,17700,33500,18700"
st "and2inv1"
blo "28600,18500"
tm "CptNameMgr"
)
*206 (Text
uid 8544,0
va (VaSet
font "Verdana,8,1"
)
xt "28600,18700,31700,19700"
st "U_15"
blo "28600,19500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8545,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8546,0
text (MLText
uid 8547,0
va (VaSet
font "Verdana,8,0"
)
xt "28000,19600,42100,20600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 8548,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "28250,15250,29750,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*207 (CommentText
uid 8549,0
shape (Rectangle
uid 8550,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "70000,47000,129000,103000"
)
oxt "0,0,15000,5000"
text (MLText
uid 8551,0
va (VaSet
)
xt "96050,47200,102950,48400"
st "
stop signal
"
tm "CommentText"
wrapOption 3
visibleHeight 56000
visibleWidth 59000
)
position 3
)
*208 (CommentText
uid 8555,0
shape (Rectangle
uid 8556,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "94000,50000,103000,54000"
)
oxt "0,0,15000,5000"
text (MLText
uid 8557,0
va (VaSet
fg "0,0,32768"
)
xt "94200,50200,102800,53800"
st "
Acclration
0b1111'1111
255 dec
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 9000
)
)
*209 (CommentText
uid 8558,0
shape (Rectangle
uid 8559,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "97000,74000,106000,78000"
)
oxt "0,0,15000,5000"
text (MLText
uid 8560,0
va (VaSet
fg "0,0,32768"
)
xt "97200,74200,105800,77800"
st "
Dclration
0b0100'1111
79 dec
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 9000
)
)
*210 (SaComponent
uid 8688,0
optionalChildren [
*211 (CptPort
uid 8680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8681,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "128250,33625,129000,34375"
)
tg (CPTG
uid 8682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8683,0
va (VaSet
isHidden 1
)
xt "129000,33700,131300,34900"
st "in1"
blo "129000,34700"
)
s (Text
uid 8698,0
va (VaSet
isHidden 1
)
xt "129000,34900,129000,34900"
blo "129000,34900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*212 (CptPort
uid 8684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8685,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "134000,33625,134750,34375"
)
tg (CPTG
uid 8686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8687,0
va (VaSet
isHidden 1
)
xt "131000,33700,134000,34900"
st "out1"
ju 2
blo "134000,34700"
)
s (Text
uid 8699,0
va (VaSet
isHidden 1
)
xt "134000,34900,134000,34900"
ju 2
blo "134000,34900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 8689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,31000,134000,37000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 8690,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
uid 8691,0
va (VaSet
font "Verdana,8,1"
)
xt "129910,36700,133010,37700"
st "gates"
blo "129910,37500"
tm "BdLibraryNameMgr"
)
*214 (Text
uid 8692,0
va (VaSet
font "Verdana,8,1"
)
xt "129910,37700,136810,38700"
st "bufferUlogic"
blo "129910,38500"
tm "CptNameMgr"
)
*215 (Text
uid 8693,0
va (VaSet
font "Verdana,8,1"
)
xt "129910,38700,133010,39700"
st "U_10"
blo "129910,39500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8694,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8695,0
text (MLText
uid 8696,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "129000,39600,143100,40600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 8697,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "129250,35250,130750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*216 (CommentText
uid 8700,0
shape (Rectangle
uid 8701,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "94000,-18000,161000,40000"
)
oxt "0,0,15000,5000"
text (MLText
uid 8702,0
va (VaSet
)
xt "120650,-17800,134350,-16600"
st "
rampSig > PWMControl
"
tm "CommentText"
wrapOption 3
visibleHeight 58000
visibleWidth 67000
)
position 3
)
*217 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "134000,34000,143000,34000"
pts [
"143000,34000"
"134000,34000"
]
)
start &1
end &212
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "142000,32800,146800,34000"
st "pwmOut"
blo "142000,33800"
tm "WireNameMgr"
)
)
on &2
)
*218 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "22000,12000,28000,12000"
pts [
"22000,12000"
"28000,12000"
]
)
start &3
end &200
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "26000,10800,30000,12000"
st "enable"
blo "26000,11800"
tm "WireNameMgr"
)
)
on &21
)
*219 (Wire
uid 234,0
shape (OrthoPolyLine
uid 235,0
va (VaSet
vasetType 3
)
xt "-1000,12000,9000,12000"
pts [
"-1000,12000"
"9000,12000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
va (VaSet
isHidden 1
)
xt "1000,10800,4400,12000"
st "clock"
blo "1000,11800"
tm "WireNameMgr"
)
)
on &16
)
*220 (Wire
uid 248,0
shape (OrthoPolyLine
uid 249,0
va (VaSet
vasetType 3
)
xt "-1000,16000,9000,16000"
pts [
"-1000,16000"
"9000,16000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 253,0
va (VaSet
isHidden 1
)
xt "1000,14800,4300,16000"
st "reset"
blo "1000,15800"
tm "WireNameMgr"
)
)
on &18
)
*221 (Wire
uid 262,0
shape (OrthoPolyLine
uid 263,0
va (VaSet
vasetType 3
)
xt "63000,4000,68000,7250"
pts [
"63000,4000"
"68000,4000"
"68000,7250"
]
)
start &19
end &143
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 267,0
va (VaSet
isHidden 1
)
xt "65000,4800,69600,6000"
st "upDown"
blo "65000,5800"
tm "WireNameMgr"
)
)
on &20
)
*222 (Wire
uid 552,0
shape (OrthoPolyLine
uid 553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,16000,87000,16000"
pts [
"78750,16000"
"87000,16000"
]
)
start &144
sat 32
eat 16
sty 1
stc 0
sf 1
tg (WTG
uid 556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "84750,14800,89550,16000"
st "rampSig"
blo "84750,15800"
tm "WireNameMgr"
)
)
on &23
)
*223 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
)
xt "90950,54000,95000,56000"
pts [
"90950,54000"
"93000,54000"
"93000,56000"
"95000,56000"
]
)
start &28
end &43
sat 32
eat 32
sf 1
tg (WTG
uid 1252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
isHidden 1
)
xt "92950,52800,103150,54000"
st "out4 : std_uLogic"
blo "92950,53800"
tm "WireNameMgr"
)
)
on &49
)
*224 (Wire
uid 1256,0
shape (OrthoPolyLine
uid 1257,0
va (VaSet
vasetType 3
)
xt "90950,60000,95000,63000"
pts [
"90950,63000"
"92000,63000"
"92000,60000"
"95000,60000"
]
)
start &37
end &44
sat 32
eat 32
sf 1
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
isHidden 1
)
xt "92950,61800,103150,63000"
st "out5 : std_uLogic"
blo "92950,62800"
tm "WireNameMgr"
)
)
on &50
)
*225 (Wire
uid 1262,0
optionalChildren [
*226 (Ripper
uid 1274,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,51000"
"76000,52000"
]
uid 1275,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,51000,76000,52000"
)
)
*227 (Ripper
uid 1280,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,52000"
"76000,53000"
]
uid 1281,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,52000,76000,53000"
)
)
*228 (Ripper
uid 1286,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,54000"
"76000,55000"
]
uid 1287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,54000,76000,55000"
)
)
*229 (Ripper
uid 1292,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,55000"
"76000,56000"
]
uid 1293,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,55000,76000,56000"
)
)
*230 (Ripper
uid 1298,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,60000"
"76000,61000"
]
uid 1299,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,60000,76000,61000"
)
)
*231 (Ripper
uid 1310,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,63000"
"76000,64000"
]
uid 1311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,63000,76000,64000"
)
)
*232 (Ripper
uid 1316,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,64000"
"76000,65000"
]
uid 1317,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,64000,76000,65000"
)
)
*233 (Ripper
uid 1304,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,61000"
"76000,62000"
]
uid 1305,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,61000,76000,62000"
)
)
]
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,49000,75000,69000"
pts [
"75000,49000"
"75000,69000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
ro 270
va (VaSet
)
xt "73800,50000,75000,59100"
st "rampSig : (7:0)"
blo "74800,59100"
tm "WireNameMgr"
)
)
on &23
)
*234 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,52000,84000,52000"
pts [
"84000,52000"
"76000,52000"
]
)
start &25
end &226
sat 32
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
)
xt "78000,50800,85000,52000"
st "rampSig(0)"
blo "78000,51800"
tm "WireNameMgr"
)
)
on &23
)
*235 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,53000,84000,53000"
pts [
"84000,53000"
"76000,53000"
]
)
start &27
end &227
sat 32
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1279,0
va (VaSet
)
xt "78000,51800,85000,53000"
st "rampSig(1)"
blo "78000,52800"
tm "WireNameMgr"
)
)
on &23
)
*236 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,55000,84000,55000"
pts [
"84000,55000"
"76000,55000"
]
)
start &26
end &228
sat 32
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
)
xt "78000,53800,85000,55000"
st "rampSig(2)"
blo "78000,54800"
tm "WireNameMgr"
)
)
on &23
)
*237 (Wire
uid 1288,0
shape (OrthoPolyLine
uid 1289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,56000,84000,56000"
pts [
"84000,56000"
"76000,56000"
]
)
start &29
end &229
sat 32
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1291,0
va (VaSet
)
xt "78000,54800,85000,56000"
st "rampSig(3)"
blo "78000,55800"
tm "WireNameMgr"
)
)
on &23
)
*238 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,61000,84000,61000"
pts [
"84000,61000"
"76000,61000"
]
)
start &34
end &230
sat 32
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1297,0
va (VaSet
)
xt "78000,59800,85000,61000"
st "rampSig(4)"
blo "78000,60800"
tm "WireNameMgr"
)
)
on &23
)
*239 (Wire
uid 1300,0
shape (OrthoPolyLine
uid 1301,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,62000,84000,62000"
pts [
"84000,62000"
"76000,62000"
]
)
start &36
end &233
sat 32
eat 32
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1303,0
va (VaSet
)
xt "78000,60800,85000,62000"
st "rampSig(5)"
blo "78000,61800"
tm "WireNameMgr"
)
)
on &23
)
*240 (Wire
uid 1306,0
shape (OrthoPolyLine
uid 1307,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,64000,84000,64000"
pts [
"84000,64000"
"76000,64000"
]
)
start &35
end &231
sat 32
eat 32
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
)
xt "78000,62800,85000,64000"
st "rampSig(6)"
blo "78000,63800"
tm "WireNameMgr"
)
)
on &23
)
*241 (Wire
uid 1312,0
shape (OrthoPolyLine
uid 1313,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,65000,84000,65000"
pts [
"84000,65000"
"76000,65000"
]
)
start &38
end &232
sat 32
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1315,0
va (VaSet
)
xt "78000,63800,85000,65000"
st "rampSig(7)"
blo "78000,64800"
tm "WireNameMgr"
)
)
on &23
)
*242 (Wire
uid 1803,0
shape (OrthoPolyLine
uid 1804,0
va (VaSet
vasetType 3
)
xt "117000,74667,117000,82000"
pts [
"117000,74667"
"117000,82000"
]
)
start &55
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 1807,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1808,0
ro 270
va (VaSet
)
xt "115800,76400,117000,81000"
st "upDown"
blo "116800,81000"
tm "WireNameMgr"
)
s (Text
uid 1930,0
ro 270
va (VaSet
)
xt "117000,81000,117000,81000"
blo "117000,81000"
tm "SignalTypeMgr"
)
)
on &20
)
*243 (Wire
uid 1811,0
shape (OrthoPolyLine
uid 1812,0
va (VaSet
vasetType 3
)
xt "101950,58000,114000,67000"
pts [
"101950,58000"
"109000,58000"
"109000,67000"
"114000,67000"
]
)
start &45
end &52
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 1813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1814,0
va (VaSet
isHidden 1
)
xt "103950,56800,114150,58000"
st "out8 : std_uLogic"
blo "103950,57800"
tm "WireNameMgr"
)
)
on &59
)
*244 (Wire
uid 3290,0
shape (OrthoPolyLine
uid 3291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,16000,128000,19000"
pts [
"121000,19000"
"124000,19000"
"124000,16000"
"128000,16000"
]
)
start &89
end &62
sat 32
eat 32
sty 1
sl "(i)"
stc 0
sf 1
si 0
tg (WTG
uid 3292,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3293,0
va (VaSet
isHidden 1
)
xt "123000,17800,127100,19000"
st "out2(i)"
blo "123000,18800"
tm "WireNameMgr"
)
s (Text
uid 3456,0
va (VaSet
isHidden 1
)
xt "123000,19000,123000,19000"
blo "123000,19000"
tm "SignalTypeMgr"
)
)
on &93
)
*245 (Wire
uid 3296,0
shape (OrthoPolyLine
uid 3297,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117000,12000,128000,12000"
pts [
"128000,12000"
"117000,12000"
]
)
start &61
sat 32
eat 16
sty 1
sl "(i-1)"
stc 0
sf 1
si 0
tg (WTG
uid 3300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3301,0
va (VaSet
)
xt "119000,10800,128800,12000"
st "greaterThan(i-1)"
blo "119000,11800"
tm "WireNameMgr"
)
)
on &94
)
*246 (Wire
uid 3306,0
shape (OrthoPolyLine
uid 3307,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134950,10000,140334,14000"
pts [
"134950,14000"
"138000,14000"
"138000,10000"
"140334,10000"
]
)
start &63
end &69
sat 32
eat 32
sty 1
sl "(i)"
sf 1
si 0
tg (WTG
uid 3308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3309,0
va (VaSet
isHidden 1
)
xt "136950,12800,150550,14000"
st "out3(i) : unsigned(7:0)"
blo "136950,13800"
tm "WireNameMgr"
)
)
on &95
)
*247 (Wire
uid 3312,0
shape (OrthoPolyLine
uid 3313,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126950,-8000,140335,6000"
pts [
"126950,-8000"
"138000,-8000"
"138000,6000"
"140335,6000"
]
)
start &81
end &68
sat 32
eat 32
sty 1
sl "(i)"
sf 1
si 0
tg (WTG
uid 3314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3315,0
va (VaSet
isHidden 1
)
xt "128950,-9200,143250,-8000"
st "out11(i) : unsigned(7:0)"
blo "128950,-8200"
tm "WireNameMgr"
)
)
on &101
)
*248 (Wire
uid 3318,0
shape (OrthoPolyLine
uid 3319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "147000,8000,155000,8000"
pts [
"147000,8000"
"155000,8000"
]
)
start &70
sat 32
eat 16
sty 1
sl "(i)"
stc 0
sf 1
si 0
tg (WTG
uid 3322,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3323,0
va (VaSet
)
xt "148000,5800,156600,7000"
st "greaterThan(i)"
blo "148000,6800"
tm "WireNameMgr"
)
s (Text
uid 3461,0
va (VaSet
)
xt "148000,7000,148000,7000"
blo "148000,7000"
tm "SignalTypeMgr"
)
)
on &94
)
*249 (Wire
uid 3351,0
shape (OrthoPolyLine
uid 3352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,3000,99000,8000"
pts [
"99000,8000"
"99000,3000"
]
)
start &97
sat 32
eat 16
sty 1
sl "(0)"
stc 0
sf 1
si 0
tg (WTG
uid 3355,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3356,0
va (VaSet
)
xt "95000,800,104000,2000"
st "greaterThan(0)"
blo "95000,1800"
tm "WireNameMgr"
)
s (Text
uid 3464,0
va (VaSet
isHidden 1
)
xt "95000,2000,95000,2000"
blo "100100,5900"
tm "SignalTypeMgr"
)
)
on &94
)
*250 (Wire
uid 3379,0
shape (OrthoPolyLine
uid 3380,0
va (VaSet
vasetType 3
)
xt "118000,34000,129000,34000"
pts [
"129000,34000"
"118000,34000"
]
)
start &211
sat 32
eat 16
sl "(7)"
stc 0
sf 1
si 0
tg (WTG
uid 3383,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3384,0
va (VaSet
)
xt "119000,31800,128000,33000"
st "greaterThan(7)"
blo "119000,32800"
tm "WireNameMgr"
)
s (Text
uid 3467,0
va (VaSet
isHidden 1
)
xt "119000,33000,119000,33000"
blo "119000,33000"
tm "SignalTypeMgr"
)
)
on &94
)
*251 (Wire
uid 4209,0
shape (OrthoPolyLine
uid 4210,0
va (VaSet
vasetType 3
)
xt "90950,78000,99000,80000"
pts [
"90950,78000"
"93000,78000"
"93000,80000"
"99000,80000"
]
)
start &131
end &159
es 0
sat 32
eat 32
sf 1
tg (WTG
uid 4211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4212,0
va (VaSet
isHidden 1
)
xt "97950,76800,108850,78000"
st "out10 : std_uLogic"
blo "97950,77800"
tm "WireNameMgr"
)
)
on &102
)
*252 (Wire
uid 4215,0
shape (OrthoPolyLine
uid 4216,0
va (VaSet
vasetType 3
)
xt "93950,84000,99000,87000"
pts [
"93950,87000"
"95000,87000"
"95000,84000"
"99000,84000"
]
)
start &121
end &160
ss 0
sat 32
eat 32
sf 1
tg (WTG
uid 4217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4218,0
va (VaSet
isHidden 1
)
xt "97950,84800,108850,86000"
st "out12 : std_uLogic"
blo "97950,85800"
tm "WireNameMgr"
)
)
on &103
)
*253 (Wire
uid 4219,0
optionalChildren [
*254 (Ripper
uid 4227,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,75000"
"76000,76000"
]
uid 4228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,75000,76000,76000"
)
)
*255 (Ripper
uid 4229,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,76000"
"76000,77000"
]
uid 4230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,76000,76000,77000"
)
)
*256 (Ripper
uid 4231,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,78000"
"76000,79000"
]
uid 4232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,78000,76000,79000"
)
)
*257 (Ripper
uid 4233,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,79000"
"76000,80000"
]
uid 4234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,79000,76000,80000"
)
)
*258 (Ripper
uid 4235,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,84000"
"76000,85000"
]
uid 4236,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,84000,76000,85000"
)
)
*259 (Ripper
uid 4239,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,88000"
"76000,89000"
]
uid 4240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,88000,76000,89000"
)
)
*260 (Ripper
uid 4406,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,93000"
"76000,94000"
]
uid 4407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,93000,76000,94000"
)
)
*261 (Ripper
uid 7702,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,85000"
"76000,86000"
]
uid 7703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,85000,76000,86000"
)
)
]
shape (OrthoPolyLine
uid 4220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,73000,75000,97000"
pts [
"75000,73000"
"75000,97000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4226,0
ro 270
va (VaSet
)
xt "72800,80900,74000,90000"
st "rampSig : (7:0)"
blo "73800,90000"
tm "WireNameMgr"
)
)
on &23
)
*262 (Wire
uid 4243,0
shape (OrthoPolyLine
uid 4244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,76000,84000,76000"
pts [
"84000,76000"
"76000,76000"
]
)
start &128
end &254
sat 32
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4248,0
va (VaSet
)
xt "78000,74800,85000,76000"
st "rampSig(0)"
blo "78000,75800"
tm "WireNameMgr"
)
)
on &23
)
*263 (Wire
uid 4249,0
shape (OrthoPolyLine
uid 4250,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,77000,84000,77000"
pts [
"84000,77000"
"76000,77000"
]
)
start &130
end &255
sat 32
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4254,0
va (VaSet
)
xt "78000,75800,85000,77000"
st "rampSig(1)"
blo "78000,76800"
tm "WireNameMgr"
)
)
on &23
)
*264 (Wire
uid 4255,0
shape (OrthoPolyLine
uid 4256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,79000,84000,79000"
pts [
"84000,79000"
"76000,79000"
]
)
start &129
end &256
sat 32
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4260,0
va (VaSet
)
xt "78000,77800,85000,79000"
st "rampSig(2)"
blo "78000,78800"
tm "WireNameMgr"
)
)
on &23
)
*265 (Wire
uid 4261,0
shape (OrthoPolyLine
uid 4262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,80000,84000,80000"
pts [
"84000,80000"
"76000,80000"
]
)
start &132
end &257
sat 32
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4266,0
va (VaSet
)
xt "78000,78800,85000,80000"
st "rampSig(3)"
blo "78000,79800"
tm "WireNameMgr"
)
)
on &23
)
*266 (Wire
uid 4267,0
shape (OrthoPolyLine
uid 4268,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,85000,86250,85000"
pts [
"86250,85000"
"76000,85000"
]
)
start &115
end &258
sat 32
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4272,0
va (VaSet
)
xt "80000,83800,87000,85000"
st "rampSig(4)"
blo "80000,84800"
tm "WireNameMgr"
)
)
on &23
)
*267 (Wire
uid 4285,0
shape (OrthoPolyLine
uid 4286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,89000,86250,89000"
pts [
"86250,89000"
"76000,89000"
]
)
start &122
end &259
sat 32
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4290,0
va (VaSet
)
xt "80000,87800,87000,89000"
st "rampSig(7)"
blo "80000,88800"
tm "WireNameMgr"
)
)
on &23
)
*268 (Wire
uid 4402,0
shape (OrthoPolyLine
uid 4403,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,94000,78000,94000"
pts [
"78000,94000"
"76000,94000"
]
)
start &105
end &260
sat 32
eat 32
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4405,0
va (VaSet
)
xt "76000,92800,83000,94000"
st "rampSig(6)"
blo "76000,93800"
tm "WireNameMgr"
)
)
on &23
)
*269 (Wire
uid 4588,0
shape (OrthoPolyLine
uid 4589,0
va (VaSet
vasetType 3
)
xt "22000,16000,27250,16000"
pts [
"27250,16000"
"22000,16000"
]
)
start &201
ss 0
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 4592,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4593,0
va (VaSet
)
xt "24000,14800,26900,16000"
st "stop"
blo "24000,15800"
tm "WireNameMgr"
)
s (Text
uid 4762,0
va (VaSet
)
xt "24000,16000,24000,16000"
blo "24000,16000"
tm "SignalTypeMgr"
)
)
on &111
)
*270 (Wire
uid 4652,0
shape (OrthoPolyLine
uid 4653,0
va (VaSet
vasetType 3
)
xt "55000,17000,62250,17000"
pts [
"62250,17000"
"55000,17000"
]
)
start &142
ss 0
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 4656,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4657,0
va (VaSet
)
xt "56000,15800,59300,17000"
st "reset"
blo "56000,16800"
tm "WireNameMgr"
)
s (Text
uid 4765,0
va (VaSet
)
xt "56000,17000,56000,17000"
blo "56000,17000"
tm "SignalTypeMgr"
)
)
on &18
)
*271 (Wire
uid 4774,0
shape (OrthoPolyLine
uid 4775,0
va (VaSet
vasetType 3
)
xt "69000,-1000,73000,7250"
pts [
"69000,-1000"
"72334,-1000"
"73000,-1000"
"73000,0"
"73000,7250"
]
)
start &112
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4779,0
va (VaSet
isHidden 1
)
xt "71000,-2200,75100,-1000"
st "restart"
blo "71000,-1200"
tm "WireNameMgr"
)
)
on &113
)
*272 (Wire
uid 5820,0
shape (OrthoPolyLine
uid 5821,0
va (VaSet
vasetType 3
)
xt "105950,73000,114000,82000"
pts [
"114000,73000"
"109000,73000"
"109000,82000"
"105950,82000"
]
)
start &53
end &161
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5822,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5823,0
va (VaSet
)
xt "111000,71800,113300,73000"
st "in1"
blo "111000,72800"
tm "WireNameMgr"
)
s (Text
uid 5911,0
va (VaSet
)
xt "111000,73000,111000,73000"
blo "111000,73000"
tm "SignalTypeMgr"
)
)
on &136
)
*273 (Wire
uid 5826,0
shape (OrthoPolyLine
uid 5827,0
va (VaSet
vasetType 3
)
xt "120000,70000,126000,70000"
pts [
"120000,70000"
"126000,70000"
]
)
start &54
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 5830,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5831,0
va (VaSet
)
xt "122000,68800,124900,70000"
st "stop"
blo "122000,69800"
tm "WireNameMgr"
)
s (Text
uid 5914,0
va (VaSet
)
xt "122000,70000,122000,70000"
blo "122000,70000"
tm "SignalTypeMgr"
)
)
on &111
)
*274 (Wire
uid 6312,0
shape (OrthoPolyLine
uid 6313,0
va (VaSet
vasetType 3
)
xt "55000,15000,62250,15000"
pts [
"62250,15000"
"55000,15000"
]
)
start &138
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 6316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6317,0
va (VaSet
)
xt "56000,13800,59400,15000"
st "clock"
blo "56000,14800"
tm "WireNameMgr"
)
)
on &16
)
*275 (Wire
uid 6422,0
shape (OrthoPolyLine
uid 6423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,41000,56000,41000"
pts [
"48750,41000"
"56000,41000"
]
)
start &154
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6427,0
va (VaSet
)
xt "50000,39800,57600,41000"
st "PWMControl"
blo "50000,40800"
tm "WireNameMgr"
)
)
on &22
)
*276 (Wire
uid 6430,0
shape (OrthoPolyLine
uid 6431,0
va (VaSet
vasetType 3
)
xt "28000,47000,34250,47000"
pts [
"34250,47000"
"28000,47000"
]
)
start &153
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 6434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6435,0
va (VaSet
)
xt "30000,45800,33300,47000"
st "reset"
blo "30000,46800"
tm "WireNameMgr"
)
)
on &18
)
*277 (Wire
uid 6438,0
shape (OrthoPolyLine
uid 6439,0
va (VaSet
vasetType 3
)
xt "28000,45000,34250,45000"
pts [
"34250,45000"
"28000,45000"
]
)
start &149
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 6442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6443,0
va (VaSet
)
xt "30000,43800,33400,45000"
st "clock"
blo "30000,44800"
tm "WireNameMgr"
)
)
on &16
)
*278 (Wire
uid 6498,0
shape (OrthoPolyLine
uid 6499,0
va (VaSet
vasetType 3
)
xt "34950,14000,44000,14000"
pts [
"34950,14000"
"44000,14000"
]
)
start &203
end &177
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 6500,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6501,0
va (VaSet
isHidden 1
)
xt "37000,12800,41200,14000"
st "xorOut"
blo "37000,13800"
tm "WireNameMgr"
)
s (Text
uid 6843,0
va (VaSet
isHidden 1
)
xt "37000,14000,37000,14000"
blo "37000,14000"
tm "SignalTypeMgr"
)
)
on &165
)
*279 (Wire
uid 6529,0
shape (OrthoPolyLine
uid 6530,0
va (VaSet
vasetType 3
)
xt "50950,12000,62250,12000"
pts [
"50950,12000"
"62250,12000"
]
)
start &178
end &139
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 6531,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6532,0
va (VaSet
)
xt "52950,10800,57650,12000"
st "MuxOut"
blo "52950,11800"
tm "WireNameMgr"
)
s (Text
uid 6844,0
va (VaSet
)
xt "52950,12000,52950,12000"
blo "52950,12000"
tm "SignalTypeMgr"
)
)
on &166
)
*280 (Wire
uid 6586,0
shape (OrthoPolyLine
uid 6587,0
va (VaSet
vasetType 3
)
xt "8000,42000,14000,42000"
pts [
"8000,42000"
"14000,42000"
]
)
end &170
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6593,0
va (VaSet
)
xt "9000,40800,13000,42000"
st "enable"
blo "9000,41800"
tm "WireNameMgr"
)
)
on &21
)
*281 (Wire
uid 6596,0
shape (OrthoPolyLine
uid 6597,0
va (VaSet
vasetType 3
)
xt "20950,40000,34250,40000"
pts [
"20950,40000"
"34250,40000"
]
)
start &171
end &150
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 6598,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6599,0
va (VaSet
)
xt "23000,38800,28400,40000"
st "MuxOut1"
blo "23000,39800"
tm "WireNameMgr"
)
s (Text
uid 6847,0
va (VaSet
)
xt "23000,40000,23000,40000"
blo "23000,40000"
tm "SignalTypeMgr"
)
)
on &167
)
*282 (Wire
uid 6610,0
shape (OrthoPolyLine
uid 6611,0
va (VaSet
vasetType 3
)
xt "28000,42000,34250,42000"
pts [
"34250,42000"
"28000,42000"
]
)
start &152
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 6614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6615,0
va (VaSet
)
xt "29000,40800,33100,42000"
st "restart"
blo "29000,41800"
tm "WireNameMgr"
)
)
on &113
)
*283 (Wire
uid 6708,0
shape (OrthoPolyLine
uid 6709,0
va (VaSet
vasetType 3
)
xt "8000,38000,14000,38000"
pts [
"14000,38000"
"8000,38000"
]
)
start &169
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 6712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6713,0
va (VaSet
)
xt "9000,36800,13400,38000"
st "enPWM"
blo "9000,37800"
tm "WireNameMgr"
)
)
on &182
)
*284 (Wire
uid 6728,0
shape (OrthoPolyLine
uid 6729,0
va (VaSet
vasetType 3
)
xt "41750,75000,51000,75000"
pts [
"41750,75000"
"51000,75000"
]
)
start &190
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6733,0
va (VaSet
)
xt "45000,73800,49700,75000"
st "enRamp"
blo "45000,74800"
tm "WireNameMgr"
)
)
on &183
)
*285 (Wire
uid 6736,0
shape (OrthoPolyLine
uid 6737,0
va (VaSet
vasetType 3
)
xt "41750,69000,51000,69000"
pts [
"41750,69000"
"51000,69000"
]
)
start &189
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6741,0
va (VaSet
)
xt "45000,67800,49400,69000"
st "enPWM"
blo "45000,68800"
tm "WireNameMgr"
)
)
on &182
)
*286 (Wire
uid 6744,0
shape (OrthoPolyLine
uid 6745,0
va (VaSet
vasetType 3
)
xt "10000,66000,15250,66000"
pts [
"15250,66000"
"10000,66000"
]
)
start &188
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6749,0
va (VaSet
)
xt "10250,64800,13650,66000"
st "clock"
blo "10250,65800"
tm "WireNameMgr"
)
)
on &16
)
*287 (Wire
uid 6752,0
shape (OrthoPolyLine
uid 6753,0
va (VaSet
vasetType 3
)
xt "10000,70000,15250,70000"
pts [
"15250,70000"
"10000,70000"
]
)
start &191
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6757,0
va (VaSet
)
xt "10250,68800,13550,70000"
st "reset"
blo "10250,69800"
tm "WireNameMgr"
)
)
on &18
)
*288 (Wire
uid 6766,0
shape (OrthoPolyLine
uid 6767,0
va (VaSet
vasetType 3
)
xt "7000,74000,15250,74000"
pts [
"7000,74000"
"15250,74000"
]
)
start &184
end &192
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6771,0
va (VaSet
isHidden 1
)
xt "9000,72800,14400,74000"
st "testMode"
blo "9000,73800"
tm "WireNameMgr"
)
)
on &185
)
*289 (Wire
uid 6953,0
shape (OrthoPolyLine
uid 6954,0
va (VaSet
vasetType 3
)
xt "10000,78000,15250,78000"
pts [
"15250,78000"
"10000,78000"
]
)
start &193
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6958,0
va (VaSet
)
xt "11000,76800,15100,78000"
st "restart"
blo "11000,77800"
tm "WireNameMgr"
)
)
on &113
)
*290 (Wire
uid 7476,0
shape (OrthoPolyLine
uid 7477,0
va (VaSet
vasetType 3
)
xt "35750,10000,44000,10000"
pts [
"35750,10000"
"44000,10000"
]
)
end &176
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7483,0
va (VaSet
)
xt "38000,8800,42700,10000"
st "enRamp"
blo "38000,9800"
tm "WireNameMgr"
)
)
on &183
)
*291 (Wire
uid 7694,0
shape (OrthoPolyLine
uid 7695,0
va (VaSet
vasetType 3
)
xt "83750,88000,86250,94000"
pts [
"83750,94000"
"83750,88000"
"86250,88000"
]
)
start &106
end &117
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7696,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7697,0
ro 270
va (VaSet
isHidden 1
)
xt "82550,90000,83750,93000"
st "out1"
blo "83550,93000"
tm "WireNameMgr"
)
s (Text
uid 7827,0
ro 270
va (VaSet
isHidden 1
)
xt "83750,93000,83750,93000"
blo "83750,93000"
tm "SignalTypeMgr"
)
)
on &186
)
*292 (Wire
uid 7698,0
shape (OrthoPolyLine
uid 7699,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,86000,86250,86000"
pts [
"86250,86000"
"76000,86000"
]
)
start &119
end &261
sat 32
eat 32
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7701,0
va (VaSet
)
xt "80000,84800,87000,86000"
st "rampSig(5)"
blo "80000,85800"
tm "WireNameMgr"
)
)
on &23
)
*293 (Wire
uid 8648,0
shape (OrthoPolyLine
uid 8649,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,17000,113585,17000"
pts [
"113585,17000"
"106000,17000"
]
)
start &86
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8655,0
va (VaSet
)
xt "107000,15800,115700,17000"
st "PWMControl(i)"
blo "107000,16800"
tm "WireNameMgr"
)
)
on &22
)
*294 (Wire
uid 8656,0
shape (OrthoPolyLine
uid 8657,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112000,-6000,119250,-6000"
pts [
"119250,-6000"
"112000,-6000"
]
)
start &79
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8663,0
va (VaSet
)
xt "113000,-7200,121700,-6000"
st "PWMControl(i)"
blo "113000,-6200"
tm "WireNameMgr"
)
)
on &22
)
*295 (Wire
uid 8664,0
shape (OrthoPolyLine
uid 8665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112000,-10000,120000,-10000"
pts [
"120000,-10000"
"112000,-10000"
]
)
start &78
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8671,0
va (VaSet
)
xt "114000,-11200,120600,-10000"
st "rampSig(i)"
blo "114000,-10200"
tm "WireNameMgr"
)
)
on &23
)
*296 (Wire
uid 8672,0
shape (OrthoPolyLine
uid 8673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,21000,114334,21000"
pts [
"114334,21000"
"106000,21000"
]
)
start &88
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8679,0
va (VaSet
)
xt "108000,19800,114600,21000"
st "rampSig(i)"
blo "108000,20800"
tm "WireNameMgr"
)
)
on &23
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *297 (PackageList
uid 121,0
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
uid 122,0
va (VaSet
font "Verdana,9,1"
)
xt "-6000,-24200,1600,-23000"
st "Package List"
blo "-6000,-23200"
)
*299 (MLText
uid 123,0
va (VaSet
)
xt "-6000,-23000,11500,-17000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 124,0
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
uid 125,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*301 (Text
uid 126,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*302 (MLText
uid 127,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*303 (Text
uid 128,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*304 (MLText
uid 129,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*305 (Text
uid 130,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*306 (MLText
uid 131,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1537,864"
viewArea "56941,17895,182701,88551"
cachedDiagramExtent "-29000,-24200,262418,114000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-8000,0"
lastUid 8702,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*308 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*309 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*311 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*312 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*314 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*315 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*316 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*317 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*318 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*319 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*320 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*321 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*322 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*323 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*325 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*327 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "-29000,-16400,-21600,-15200"
st "Declarations"
blo "-29000,-15400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "-29000,-15200,-25300,-14000"
st "Ports:"
blo "-29000,-14200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "-29000,-16400,-23800,-15200"
st "Pre User:"
blo "-29000,-15400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-29000,-16400,-29000,-16400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "-29000,-8400,-19500,-7200"
st "Diagram Signals:"
blo "-29000,-7400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "-29000,-16400,-22600,-15200"
st "Post User:"
blo "-29000,-15400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-29000,-16400,-29000,-16400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 113,0
usingSuid 1
emptyRow *328 (LEmptyRow
)
uid 134,0
optionalChildren [
*329 (RefLabelRowHdr
)
*330 (TitleRowHdr
)
*331 (FilterRowHdr
)
*332 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*333 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*334 (GroupColHdr
tm "GroupColHdrMgr"
)
*335 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*336 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*337 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*338 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*339 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*340 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*341 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "pwmOut"
t "std_ulogic"
o 7
suid 2,0
)
)
uid 87,0
)
*342 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 6,0
)
)
uid 223,0
)
*343 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 225,0
)
*344 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "upDown"
t "std_ulogic"
o 6
suid 8,0
)
)
uid 227,0
)
*345 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 15,0
)
)
uid 630,0
)
*346 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PWMControl"
t "unsigned"
b "(7 DOWNTO 0)"
o 11
suid 22,0
)
)
uid 634,0
)
*347 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rampSig"
t "unsigned"
b "(7 DOWNTO 0)"
o 24
suid 24,0
)
)
uid 636,0
)
*348 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out4"
t "std_uLogic"
o 20
suid 39,0
)
)
uid 1829,0
)
*349 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out5"
t "std_uLogic"
o 21
suid 40,0
)
)
uid 1831,0
)
*350 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out8"
t "std_uLogic"
o 22
suid 51,0
)
)
uid 1839,0
)
*351 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "unsigned"
b "(7 DOWNTO 0)"
o 18
suid 63,0
)
)
uid 3326,0
)
*352 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "greaterThan"
t "unsigned"
b "(7 DOWNTO 0)"
o 12
suid 65,0
)
)
uid 3328,0
)
*353 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out3"
t "unsigned"
b "(7 DOWNTO 0)"
o 19
suid 66,0
)
)
uid 3330,0
)
*354 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out11"
t "unsigned"
b "(7 DOWNTO 0)"
o 15
suid 72,0
)
)
uid 3470,0
)
*355 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out10"
t "std_uLogic"
o 14
suid 73,0
)
)
uid 4666,0
)
*356 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out12"
t "std_uLogic"
o 16
suid 74,0
)
)
uid 4668,0
)
*357 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stop"
t "std_uLogic"
o 25
suid 78,0
)
)
uid 4674,0
)
*358 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "restart"
t "std_ulogic"
o 4
suid 83,0
)
)
uid 4767,0
)
*359 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in1"
t "std_uLogic"
o 13
suid 88,0
)
)
uid 5832,0
)
*360 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xorOut"
t "std_ulogic"
o 26
suid 95,0
)
)
uid 6523,0
)
*361 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MuxOut"
t "std_uLogic"
o 8
suid 97,0
)
)
uid 6533,0
)
*362 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MuxOut1"
t "std_uLogic"
o 9
suid 99,0
)
)
uid 6618,0
)
*363 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enPWM"
t "std_uLogic"
o 10
suid 102,0
)
)
uid 6722,0
)
*364 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enRamp"
t "std_uLogic"
o 23
suid 103,0
)
)
uid 6724,0
)
*365 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 5
suid 108,0
)
)
uid 6758,0
scheme 0
)
*366 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 26
suid 113,0
)
)
uid 7704,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 147,0
optionalChildren [
*367 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *368 (MRCItem
litem &328
pos 26
dimension 20
)
uid 149,0
optionalChildren [
*369 (MRCItem
litem &329
pos 0
dimension 20
uid 150,0
)
*370 (MRCItem
litem &330
pos 1
dimension 23
uid 151,0
)
*371 (MRCItem
litem &331
pos 2
hidden 1
dimension 20
uid 152,0
)
*372 (MRCItem
litem &341
pos 3
dimension 20
uid 88,0
)
*373 (MRCItem
litem &342
pos 0
dimension 20
uid 222,0
)
*374 (MRCItem
litem &343
pos 1
dimension 20
uid 224,0
)
*375 (MRCItem
litem &344
pos 2
dimension 20
uid 226,0
)
*376 (MRCItem
litem &345
pos 4
dimension 20
uid 631,0
)
*377 (MRCItem
litem &346
pos 7
dimension 20
uid 635,0
)
*378 (MRCItem
litem &347
pos 8
dimension 20
uid 637,0
)
*379 (MRCItem
litem &348
pos 9
dimension 20
uid 1830,0
)
*380 (MRCItem
litem &349
pos 10
dimension 20
uid 1832,0
)
*381 (MRCItem
litem &350
pos 11
dimension 20
uid 1840,0
)
*382 (MRCItem
litem &351
pos 12
dimension 20
uid 3327,0
)
*383 (MRCItem
litem &352
pos 13
dimension 20
uid 3329,0
)
*384 (MRCItem
litem &353
pos 14
dimension 20
uid 3331,0
)
*385 (MRCItem
litem &354
pos 15
dimension 20
uid 3471,0
)
*386 (MRCItem
litem &355
pos 16
dimension 20
uid 4667,0
)
*387 (MRCItem
litem &356
pos 17
dimension 20
uid 4669,0
)
*388 (MRCItem
litem &357
pos 18
dimension 20
uid 4675,0
)
*389 (MRCItem
litem &358
pos 5
dimension 20
uid 4766,0
)
*390 (MRCItem
litem &359
pos 19
dimension 20
uid 5833,0
)
*391 (MRCItem
litem &360
pos 20
dimension 20
uid 6524,0
)
*392 (MRCItem
litem &361
pos 21
dimension 20
uid 6534,0
)
*393 (MRCItem
litem &362
pos 22
dimension 20
uid 6619,0
)
*394 (MRCItem
litem &363
pos 23
dimension 20
uid 6723,0
)
*395 (MRCItem
litem &364
pos 24
dimension 20
uid 6725,0
)
*396 (MRCItem
litem &365
pos 6
dimension 20
uid 6759,0
)
*397 (MRCItem
litem &366
pos 25
dimension 20
uid 7705,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 153,0
optionalChildren [
*398 (MRCItem
litem &332
pos 0
dimension 20
uid 154,0
)
*399 (MRCItem
litem &334
pos 1
dimension 50
uid 155,0
)
*400 (MRCItem
litem &335
pos 2
dimension 100
uid 156,0
)
*401 (MRCItem
litem &336
pos 3
dimension 50
uid 157,0
)
*402 (MRCItem
litem &337
pos 4
dimension 100
uid 158,0
)
*403 (MRCItem
litem &338
pos 5
dimension 100
uid 159,0
)
*404 (MRCItem
litem &339
pos 6
dimension 50
uid 160,0
)
*405 (MRCItem
litem &340
pos 7
dimension 80
uid 161,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 148,0
vaOverrides [
]
)
]
)
uid 133,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *406 (LEmptyRow
)
uid 163,0
optionalChildren [
*407 (RefLabelRowHdr
)
*408 (TitleRowHdr
)
*409 (FilterRowHdr
)
*410 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*411 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*412 (GroupColHdr
tm "GroupColHdrMgr"
)
*413 (NameColHdr
tm "GenericNameColHdrMgr"
)
*414 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*415 (InitColHdr
tm "GenericValueColHdrMgr"
)
*416 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*417 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 175,0
optionalChildren [
*418 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *419 (MRCItem
litem &406
pos 0
dimension 20
)
uid 177,0
optionalChildren [
*420 (MRCItem
litem &407
pos 0
dimension 20
uid 178,0
)
*421 (MRCItem
litem &408
pos 1
dimension 23
uid 179,0
)
*422 (MRCItem
litem &409
pos 2
hidden 1
dimension 20
uid 180,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 181,0
optionalChildren [
*423 (MRCItem
litem &410
pos 0
dimension 20
uid 182,0
)
*424 (MRCItem
litem &412
pos 1
dimension 50
uid 183,0
)
*425 (MRCItem
litem &413
pos 2
dimension 100
uid 184,0
)
*426 (MRCItem
litem &414
pos 3
dimension 100
uid 185,0
)
*427 (MRCItem
litem &415
pos 4
dimension 50
uid 186,0
)
*428 (MRCItem
litem &416
pos 5
dimension 50
uid 187,0
)
*429 (MRCItem
litem &417
pos 6
dimension 80
uid 188,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 176,0
vaOverrides [
]
)
]
)
uid 162,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
