Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat May  3 15:22:22 2025
| Host         : JARVIS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_compare_timing_summary_routed.rpt -pb top_compare_timing_summary_routed.pb -rpx top_compare_timing_summary_routed.rpx -warn_on_violation
| Design       : top_compare
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.363ns (61.928%)  route 2.683ns (38.072%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.823     1.279    display/refresh_counter[1]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.431 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.860     3.291    an_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.755     7.046 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.046    an[0]
    F2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 4.343ns (62.483%)  route 2.608ns (37.517%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    display/refresh_counter[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.152     1.297 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.918     3.216    seg_OBUF[5]
    J4                   OBUF (Prop_obuf_I_O)         3.735     6.950 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.950    seg[5]
    J4                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 4.337ns (62.893%)  route 2.559ns (37.107%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    display/refresh_counter[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.152     1.297 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.870     3.167    seg_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.729     6.896 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.896    seg[6]
    H2                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 4.110ns (60.035%)  route 2.736ns (39.965%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.890     1.346    display/refresh_counter[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.470 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.846     3.316    seg_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.530     6.846 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.846    seg[4]
    J5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 4.105ns (59.980%)  route 2.739ns (40.020%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.890     1.346    display/refresh_counter[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.470 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.849     3.319    seg_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525     6.844 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.844    seg[0]
    G2                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 4.331ns (63.452%)  route 2.495ns (36.548%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.821     1.277    display/refresh_counter[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.150     1.427 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.101    an_OBUF[2]
    G5                   OBUF (Prop_obuf_I_O)         3.725     6.825 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.825    an[2]
    G5                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 4.129ns (61.115%)  route 2.627ns (38.885%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.821     1.277    display/refresh_counter[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124     1.401 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.207    an_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.549     6.756 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.756    an[1]
    E1                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 4.351ns (64.891%)  route 2.354ns (35.109%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    display/refresh_counter[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     2.962    seg_OBUF[2]
    H5                   OBUF (Prop_obuf_I_O)         3.743     6.705 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.705    seg[2]
    H5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 4.106ns (63.476%)  route 2.362ns (36.524%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    display/refresh_counter[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.270 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     2.942    seg_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526     6.468 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.468    seg[1]
    G1                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 4.111ns (63.571%)  route 2.356ns (36.429%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    display/refresh_counter[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     2.936    seg_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.531     6.467 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.467    seg[3]
    H4                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/refresh_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.186ns (33.710%)  route 0.366ns (66.290%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.225     0.366    display/refresh_counter[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.411 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.141     0.552    display/seg_OBUF[0]
    SLICE_X65Y64         FDRE                                         r  display/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.186ns (30.938%)  route 0.415ns (69.062%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.225     0.366    display/refresh_counter[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.411 r  display/refresh_counter0/O
                         net (fo=1, routed)           0.191     0.601    display/refresh_counter0_n_0
    SLICE_X65Y64         FDRE                                         r  display/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.404ns (72.855%)  route 0.523ns (27.145%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.243     0.384    display/refresh_counter[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.709    an_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         1.218     1.927 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.927    an[3]
    G4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.413ns (73.142%)  route 0.519ns (26.858%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.192     0.333    display/refresh_counter[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.378 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.705    seg_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.931 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.931    seg[1]
    G1                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.418ns (72.862%)  route 0.528ns (27.138%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.194     0.335    display/refresh_counter[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.714    seg_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.232     1.946 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.946    seg[3]
    H4                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.487ns (73.851%)  route 0.526ns (26.149%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.192     0.333    display/refresh_counter[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.042     0.375 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.709    seg_OBUF[2]
    H5                   OBUF (Prop_obuf_I_O)         1.304     2.013 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.013    seg[2]
    H5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.412ns (69.529%)  route 0.619ns (30.471%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.225     0.366    display/refresh_counter[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.411 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.394     0.805    seg_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.030 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.030    seg[0]
    G2                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.417ns (69.636%)  route 0.618ns (30.364%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/refresh_counter_reg[0]/Q
                         net (fo=10, routed)          0.225     0.366    display/refresh_counter[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.411 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.393     0.804    seg_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     2.034 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.034    seg[4]
    J5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.475ns (72.249%)  route 0.566ns (27.751%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.239     0.380    display/refresh_counter[1]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.428 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.755    an_OBUF[2]
    G5                   OBUF (Prop_obuf_I_O)         1.286     2.041 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.041    an[2]
    G5                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.436ns (69.499%)  route 0.630ns (30.501%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE                         0.000     0.000 r  display/refresh_counter_reg[1]/C
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/refresh_counter_reg[1]/Q
                         net (fo=9, routed)           0.239     0.380    display/refresh_counter[1]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.425 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.816    an_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.066 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.066    an[1]
    E1                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





