{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699090379571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699090379571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 04 17:32:59 2023 " "Processing started: Sat Nov 04 17:32:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699090379571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699090379571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699090379571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699090379899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/15.ram/rtl/touch_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/15.ram/rtl/touch_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Touch_key " "Found entity 1: Touch_key" {  } { { "../RTL/Touch_key.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Touch_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/15.ram/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/15.ram/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_LED " "Found entity 1: Seg_LED" {  } { { "../RTL/Seg_LED.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Seg_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/15.ram/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/15.ram/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_Ctrl " "Found entity 1: Seg_Ctrl" {  } { { "../RTL/Seg_Ctrl.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Seg_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/15.ram/rtl/ram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/15.ram/rtl/ram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Ctrl " "Found entity 1: RAM_Ctrl" {  } { { "../RTL/RAM_Ctrl.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/15.ram/rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/15.ram/rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RTL/RAM.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/15.ram/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/15.ram/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram_256x8/ram_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ram_256x8/ram_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_256x8 " "Found entity 1: ram_256x8" {  } { { "IP_core/ram_256x8/ram_256x8.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/Project/IP_core/ram_256x8/ram_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/15.ram/sim/ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/15.ram/sim/ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TB " "Found entity 1: RAM_TB" {  } { { "../Sim/RAM_TB.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/Sim/RAM_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090379959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090379959 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren RAM.v(21) " "Verilog HDL Implicit Net warning at RAM.v(21): created implicit net for \"wren\"" {  } { { "../RTL/RAM.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699090379959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699090380001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x8 ram_256x8:ram_256x8_inst " "Elaborating entity \"ram_256x8\" for hierarchy \"ram_256x8:ram_256x8_inst\"" {  } { { "../RTL/RAM.v" "ram_256x8_inst" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_core/ram_256x8/ram_256x8.v" "altsyncram_component" { Text "U:/Projects/FPGA/Examples/15.RAM/Project/IP_core/ram_256x8/ram_256x8.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_core/ram_256x8/ram_256x8.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/Project/IP_core/ram_256x8/ram_256x8.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380050 ""}  } { { "IP_core/ram_256x8/ram_256x8.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/Project/IP_core/ram_256x8/ram_256x8.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1699090380050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqh1 " "Found entity 1: altsyncram_pqh1" {  } { { "db/altsyncram_pqh1.tdf" "" { Text "U:/Projects/FPGA/Examples/15.RAM/Project/db/altsyncram_pqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699090380110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699090380110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqh1 ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_pqh1:auto_generated " "Elaborating entity \"altsyncram_pqh1\" for hierarchy \"ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_pqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus ii 13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_LED Seg_LED:Seg_LED_inst " "Elaborating entity \"Seg_LED\" for hierarchy \"Seg_LED:Seg_LED_inst\"" {  } { { "../RTL/RAM.v" "Seg_LED_inst" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Seg_LED:Seg_LED_inst\|Bin2BCD:Bin2BCD_inst " "Elaborating entity \"Bin2BCD\" for hierarchy \"Seg_LED:Seg_LED_inst\|Bin2BCD:Bin2BCD_inst\"" {  } { { "../RTL/Seg_LED.v" "Bin2BCD_inst" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Seg_LED.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Ctrl Seg_LED:Seg_LED_inst\|Seg_Ctrl:Seg_Ctrl_inst " "Elaborating entity \"Seg_Ctrl\" for hierarchy \"Seg_LED:Seg_LED_inst\|Seg_Ctrl:Seg_Ctrl_inst\"" {  } { { "../RTL/Seg_LED.v" "Seg_Ctrl_inst" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Seg_LED.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Touch_key Touch_key:Touch_key_inst " "Elaborating entity \"Touch_key\" for hierarchy \"Touch_key:Touch_key_inst\"" {  } { { "../RTL/RAM.v" "Touch_key_inst" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Touch_key.v(21) " "Verilog HDL assignment warning at Touch_key.v(21): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Touch_key.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Touch_key.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699090380124 "|RAM|Touch_key:Touch_key_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Ctrl RAM_Ctrl:RAM_Ctrl_inst " "Elaborating entity \"RAM_Ctrl\" for hierarchy \"RAM_Ctrl:RAM_Ctrl_inst\"" {  } { { "../RTL/RAM.v" "RAM_Ctrl_inst" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699090380125 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/Seg_Ctrl.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Seg_Ctrl.v" 49 -1 0 } } { "../RTL/Seg_Ctrl.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/Seg_Ctrl.v" 100 -1 0 } } { "../RTL/RAM_Ctrl.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM_Ctrl.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1699090380561 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1699090380562 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../RTL/RAM.v" "" { Text "U:/Projects/FPGA/Examples/15.RAM/RTL/RAM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699090381068 "|RAM|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699090381068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699090381145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699090381482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699090381482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699090381520 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699090381520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699090381520 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1699090381520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699090381520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699090381547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 04 17:33:01 2023 " "Processing ended: Sat Nov 04 17:33:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699090381547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699090381547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699090381547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699090381547 ""}
