// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 */

&i2c6 {
	#address-cells = <1>;
	#size-cells = <0>;
	rt9759_slave@66 {
		compatible = "richtek,rt9759";
		status = "okay";
		reg = <0x66>;
		/* Please modify this to rt9759_slave if there is dual rt9759 */
		rm_name = "rt9759_slave";
		rm_slave_addr = /bits/ 8 <0x66>;
		rt9759,intr-gpios = <&pio 40 0x0>;
		standalone {
			chg_name = "primary_dvchg";
			vbatovp = <4500000>;
			vbatovp_alm = <4400000>;
			ibatocp = <6100000>;
			ibatocp_alm = <6000000>;
			ibatucp_alm = <1000000>;
			vbusovp = <10000000>;
			vbusovp_alm = <9000000>;
			ibusocp = <4250000>;
			ibusocp_alm = <4000000>;
			vacovp = <11000000>;
			wdt = <30000000>;
			ibat_rsense = <0>; /* 0: 2mohm, 1: 5mohm */
			ibusucpf_deglitch = <1>; /* 0: 10us, 1: 5ms */
			/* vbatovp_dis; */
			/* vbatovp_alm_dis; */
			/* ibatocp_dis; */
			ibatocp_alm_dis;
			ibatucp_alm_dis;
			/* vbusovp_alm_dis; */
			/* ibusocp_dis; */
			ibusocp_alm_dis;
			/* wdt_dis; */
			/* tsbusotp_dis; */
			/* tsbatotp_dis; */
			/* tdieotp_dis; */
			/* reg_en; */
			/* voutovp_dis; */
			/* ibusadc_dis; */
			/* vbusadc_dis; */
			/* vacadc_dis; */
			/* voutadc_dis; */
			/* vbatadc_dis; */
			/* ibatadc_dis; */
			/* tsbusadc_dis; */
			/* tsbatadc_dis; */
			/* tdieadc_dis; */
			ibat_rsense_half;
		};
		slave {
			chg_name = "secondary_dvchg";
			vbatovp = <4500000>;
			vbatovp_alm = <4400000>;
			ibatocp = <6100000>;
			ibatocp_alm = <6000000>;
			ibatucp_alm = <1000000>;
			vbusovp = <10000000>;
			vbusovp_alm = <9000000>;
			ibusocp = <4250000>;
			ibusocp_alm = <4000000>;
			vacovp = <11000000>;
			wdt = <1000000>;
			ibat_rsense = <0>; /* 0: 2mohm, 1: 5mohm */
			ibusucpf_deglitch = <1>; /* 0: 10us, 1: 5ms */
			vbatovp_dis;
			vbatovp_alm_dis;
			ibatocp_dis;
			ibatocp_alm_dis;
			ibatucp_alm_dis;
			vbusovp_alm_dis;
			/* ibusocp_dis; */
			ibusocp_alm_dis;
			wdt_dis;
			/* tsbusotp_dis; */
			/* tsbatotp_dis; */
			/* tdieotp_dis; */
			/* reg_en; */
			/* voutovp_dis; */
			/* ibusadc_dis; */
			/* vbusadc_dis; */
			/* vacadc_dis; */
			/* voutadc_dis; */
			vbatadc_dis;
			ibatadc_dis;
			/* tsbusadc_dis; */
			/* tsbatadc_dis; */
			/* tdieadc_dis; */
			ibat_rsense_half;
		};
	};
	rt9759_master@65 {
		compatible = "richtek,rt9759";
		status = "okay";
		reg = <0x65>;
		rm_name = "rt9759_master";
		rm_slave_addr = /bits/ 8 <0x65>;
		rt9759,intr-gpios = <&pio 38 0x0>;
		standalone {
			chg_name = "primary_dvchg";
			vbatovp = <4500000>;
			vbatovp_alm = <4400000>;
			ibatocp = <6100000>;
			ibatocp_alm = <6000000>;
			ibatucp_alm = <1000000>;
			vbusovp = <10000000>;
			vbusovp_alm = <9000000>;
			ibusocp = <4250000>;
			ibusocp_alm = <4000000>;
			vacovp = <11000000>;
			wdt = <30000000>;
			ibat_rsense = <0>; /* 0: 2mohm, 1: 5mohm */
			ibusucpf_deglitch = <1>; /* 0: 10us, 1: 5ms */
			/* vbatovp_dis; */
			/* vbatovp_alm_dis; */
			/* ibatocp_dis; */
			ibatocp_alm_dis;
			ibatucp_alm_dis;
			/* vbusovp_alm_dis; */
			/* ibusocp_dis; */
			ibusocp_alm_dis;
			/* wdt_dis; */
			/* tsbusotp_dis; */
			/* tsbatotp_dis; */
			/* tdieotp_dis; */
			/* reg_en; */
			/* voutovp_dis; */
			/* ibusadc_dis; */
			/* vbusadc_dis; */
			/* vacadc_dis; */
			/* voutadc_dis; */
			/* vbatadc_dis; */
			/* ibatadc_dis; */
			/* tsbusadc_dis; */
			/* tsbatadc_dis; */
			/* tdieadc_dis; */
			ibat_rsense_half;
		};
		master {
			chg_name = "primary_dvchg";
			vbatovp = <4500000>;
			vbatovp_alm = <4400000>;
			ibatocp = <6100000>;
			ibatocp_alm = <6000000>;
			ibatucp_alm = <1000000>;
			vbusovp = <10000000>;
			vbusovp_alm = <9000000>;
			ibusocp = <4250000>;
			ibusocp_alm = <4000000>;
			vacovp = <11000000>;
			wdt = <30000000>;
			ibat_rsense = <0>; /* 0: 2mohm, 1: 5mohm */
			ibusucpf_deglitch = <1>; /* 0: 10us, 1: 5ms */
			/* vbatovp_dis; */
			/* vbatovp_alm_dis; */
			/* ibatocp_dis; */
			ibatocp_alm_dis;
			/* ibatucp_alm_dis; */
			/* vbusovp_alm_dis; */
			/* ibusocp_dis; */
			ibusocp_alm_dis;
			/* wdt_dis; */
			tsbusotp_dis;
			tsbatotp_dis;
			/* tdieotp_dis; */
			/* reg_en; */
			/* voutovp_dis; */
			/* ibusadc_dis; */
			/* vbusadc_dis; */
			/* vacadc_dis; */
			/* voutadc_dis; */
			/* vbatadc_dis; */
			/* ibatadc_dis; */
			tsbusadc_dis;
			tsbatadc_dis;
			/* tdieadc_dis; */
			ibat_rsense_half;
		};
	};
};
