
Teltail.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00015d64  00002000  00002000  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000014c  20000000  00017d64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000f00  20000150  00017ec0  00020150  2**4
                  ALLOC
  3 .stack        00002000  20001050  00018dc0  00020150  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020174  2**0
                  CONTENTS, READONLY
  6 .debug_info   00053253  00000000  00000000  000201cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004fff  00000000  00000000  00073420  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000062ff  00000000  00000000  0007841f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000010d8  00000000  00000000  0007e71e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f78  00000000  00000000  0007f7f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00009c14  00000000  00000000  0008076e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00014b83  00000000  00000000  0008a382  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000912e3  00000000  00000000  0009ef05  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004284  00000000  00000000  001301e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00002000 <exception_table>:
    2000:	50 30 00 20 81 89 00 00 79 8a 00 00 79 8a 00 00     P0. ....y...y...
	...
    202c:	79 8a 00 00 00 00 00 00 00 00 00 00 79 8a 00 00     y...........y...
    203c:	79 8a 00 00 79 8a 00 00 79 8a 00 00 79 8a 00 00     y...y...y...y...
    204c:	79 8a 00 00 79 8a 00 00 79 8a 00 00 0d 29 00 00     y...y...y....)..
    205c:	79 8a 00 00 79 8a 00 00 a1 70 00 00 b9 70 00 00     y...y....p...p..
    206c:	d1 70 00 00 e9 70 00 00 01 71 00 00 19 71 00 00     .p...p...q...q..
    207c:	5d 30 00 00 71 30 00 00 85 30 00 00 15 31 00 00     ]0..q0...0...1..
    208c:	29 31 00 00 3d 31 00 00 00 00 00 00 00 00 00 00     )1..=1..........
    209c:	79 8a 00 00 79 8a 00 00 79 8a 00 00 79 8a 00 00     y...y...y...y...
    20ac:	79 8a 00 00 00 00 00 00                             y.......

000020b4 <__do_global_dtors_aux>:
    20b4:	b510      	push	{r4, lr}
    20b6:	4c06      	ldr	r4, [pc, #24]	; (20d0 <__do_global_dtors_aux+0x1c>)
    20b8:	7823      	ldrb	r3, [r4, #0]
    20ba:	2b00      	cmp	r3, #0
    20bc:	d107      	bne.n	20ce <__do_global_dtors_aux+0x1a>
    20be:	4b05      	ldr	r3, [pc, #20]	; (20d4 <__do_global_dtors_aux+0x20>)
    20c0:	2b00      	cmp	r3, #0
    20c2:	d002      	beq.n	20ca <__do_global_dtors_aux+0x16>
    20c4:	4804      	ldr	r0, [pc, #16]	; (20d8 <__do_global_dtors_aux+0x24>)
    20c6:	e000      	b.n	20ca <__do_global_dtors_aux+0x16>
    20c8:	bf00      	nop
    20ca:	2301      	movs	r3, #1
    20cc:	7023      	strb	r3, [r4, #0]
    20ce:	bd10      	pop	{r4, pc}
    20d0:	20000150 	.word	0x20000150
    20d4:	00000000 	.word	0x00000000
    20d8:	00017d64 	.word	0x00017d64

000020dc <frame_dummy>:
    20dc:	4b08      	ldr	r3, [pc, #32]	; (2100 <frame_dummy+0x24>)
    20de:	b510      	push	{r4, lr}
    20e0:	2b00      	cmp	r3, #0
    20e2:	d003      	beq.n	20ec <frame_dummy+0x10>
    20e4:	4907      	ldr	r1, [pc, #28]	; (2104 <frame_dummy+0x28>)
    20e6:	4808      	ldr	r0, [pc, #32]	; (2108 <frame_dummy+0x2c>)
    20e8:	e000      	b.n	20ec <frame_dummy+0x10>
    20ea:	bf00      	nop
    20ec:	4807      	ldr	r0, [pc, #28]	; (210c <frame_dummy+0x30>)
    20ee:	6803      	ldr	r3, [r0, #0]
    20f0:	2b00      	cmp	r3, #0
    20f2:	d100      	bne.n	20f6 <frame_dummy+0x1a>
    20f4:	bd10      	pop	{r4, pc}
    20f6:	4b06      	ldr	r3, [pc, #24]	; (2110 <frame_dummy+0x34>)
    20f8:	2b00      	cmp	r3, #0
    20fa:	d0fb      	beq.n	20f4 <frame_dummy+0x18>
    20fc:	4798      	blx	r3
    20fe:	e7f9      	b.n	20f4 <frame_dummy+0x18>
    2100:	00000000 	.word	0x00000000
    2104:	20000154 	.word	0x20000154
    2108:	00017d64 	.word	0x00017d64
    210c:	00017d64 	.word	0x00017d64
    2110:	00000000 	.word	0x00000000

00002114 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    2114:	b580      	push	{r7, lr}
    2116:	b082      	sub	sp, #8
    2118:	af00      	add	r7, sp, #0
    211a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    211c:	687b      	ldr	r3, [r7, #4]
    211e:	2200      	movs	r2, #0
    2120:	701a      	strb	r2, [r3, #0]
}
    2122:	46c0      	nop			; (mov r8, r8)
    2124:	46bd      	mov	sp, r7
    2126:	b002      	add	sp, #8
    2128:	bd80      	pop	{r7, pc}
	...

0000212c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    212c:	b580      	push	{r7, lr}
    212e:	b082      	sub	sp, #8
    2130:	af00      	add	r7, sp, #0
    2132:	0002      	movs	r2, r0
    2134:	6039      	str	r1, [r7, #0]
    2136:	1dfb      	adds	r3, r7, #7
    2138:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    213a:	1dfb      	adds	r3, r7, #7
    213c:	781b      	ldrb	r3, [r3, #0]
    213e:	2b01      	cmp	r3, #1
    2140:	d00a      	beq.n	2158 <system_apb_clock_set_mask+0x2c>
    2142:	2b02      	cmp	r3, #2
    2144:	d00f      	beq.n	2166 <system_apb_clock_set_mask+0x3a>
    2146:	2b00      	cmp	r3, #0
    2148:	d114      	bne.n	2174 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    214a:	4b0e      	ldr	r3, [pc, #56]	; (2184 <system_apb_clock_set_mask+0x58>)
    214c:	4a0d      	ldr	r2, [pc, #52]	; (2184 <system_apb_clock_set_mask+0x58>)
    214e:	6991      	ldr	r1, [r2, #24]
    2150:	683a      	ldr	r2, [r7, #0]
    2152:	430a      	orrs	r2, r1
    2154:	619a      	str	r2, [r3, #24]
			break;
    2156:	e00f      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    2158:	4b0a      	ldr	r3, [pc, #40]	; (2184 <system_apb_clock_set_mask+0x58>)
    215a:	4a0a      	ldr	r2, [pc, #40]	; (2184 <system_apb_clock_set_mask+0x58>)
    215c:	69d1      	ldr	r1, [r2, #28]
    215e:	683a      	ldr	r2, [r7, #0]
    2160:	430a      	orrs	r2, r1
    2162:	61da      	str	r2, [r3, #28]
			break;
    2164:	e008      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2166:	4b07      	ldr	r3, [pc, #28]	; (2184 <system_apb_clock_set_mask+0x58>)
    2168:	4a06      	ldr	r2, [pc, #24]	; (2184 <system_apb_clock_set_mask+0x58>)
    216a:	6a11      	ldr	r1, [r2, #32]
    216c:	683a      	ldr	r2, [r7, #0]
    216e:	430a      	orrs	r2, r1
    2170:	621a      	str	r2, [r3, #32]
			break;
    2172:	e001      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2174:	2317      	movs	r3, #23
    2176:	e000      	b.n	217a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    2178:	2300      	movs	r3, #0
}
    217a:	0018      	movs	r0, r3
    217c:	46bd      	mov	sp, r7
    217e:	b002      	add	sp, #8
    2180:	bd80      	pop	{r7, pc}
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	40000400 	.word	0x40000400

00002188 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    2188:	b580      	push	{r7, lr}
    218a:	b082      	sub	sp, #8
    218c:	af00      	add	r7, sp, #0
    218e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2190:	687b      	ldr	r3, [r7, #4]
    2192:	2280      	movs	r2, #128	; 0x80
    2194:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2196:	687b      	ldr	r3, [r7, #4]
    2198:	2200      	movs	r2, #0
    219a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    219c:	687b      	ldr	r3, [r7, #4]
    219e:	2201      	movs	r2, #1
    21a0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    21a2:	687b      	ldr	r3, [r7, #4]
    21a4:	2200      	movs	r2, #0
    21a6:	70da      	strb	r2, [r3, #3]
}
    21a8:	46c0      	nop			; (mov r8, r8)
    21aa:	46bd      	mov	sp, r7
    21ac:	b002      	add	sp, #8
    21ae:	bd80      	pop	{r7, pc}

000021b0 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
    21b0:	b580      	push	{r7, lr}
    21b2:	b082      	sub	sp, #8
    21b4:	af00      	add	r7, sp, #0
    21b6:	0002      	movs	r2, r0
    21b8:	1dfb      	adds	r3, r7, #7
    21ba:	701a      	strb	r2, [r3, #0]
	switch (vref) {
    21bc:	1dfb      	adds	r3, r7, #7
    21be:	781b      	ldrb	r3, [r3, #0]
    21c0:	2b00      	cmp	r3, #0
    21c2:	d002      	beq.n	21ca <system_voltage_reference_enable+0x1a>
    21c4:	2b01      	cmp	r3, #1
    21c6:	d007      	beq.n	21d8 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
    21c8:	e00d      	b.n	21e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    21ca:	4b08      	ldr	r3, [pc, #32]	; (21ec <system_voltage_reference_enable+0x3c>)
    21cc:	4a07      	ldr	r2, [pc, #28]	; (21ec <system_voltage_reference_enable+0x3c>)
    21ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
    21d0:	2102      	movs	r1, #2
    21d2:	430a      	orrs	r2, r1
    21d4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    21d6:	e006      	b.n	21e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    21d8:	4b04      	ldr	r3, [pc, #16]	; (21ec <system_voltage_reference_enable+0x3c>)
    21da:	4a04      	ldr	r2, [pc, #16]	; (21ec <system_voltage_reference_enable+0x3c>)
    21dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
    21de:	2104      	movs	r1, #4
    21e0:	430a      	orrs	r2, r1
    21e2:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    21e4:	46c0      	nop			; (mov r8, r8)
	}
}
    21e6:	46bd      	mov	sp, r7
    21e8:	b002      	add	sp, #8
    21ea:	bd80      	pop	{r7, pc}
    21ec:	40000800 	.word	0x40000800

000021f0 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    21f0:	b580      	push	{r7, lr}
    21f2:	b084      	sub	sp, #16
    21f4:	af00      	add	r7, sp, #0
    21f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    21f8:	687b      	ldr	r3, [r7, #4]
    21fa:	681b      	ldr	r3, [r3, #0]
    21fc:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    21fe:	68fb      	ldr	r3, [r7, #12]
    2200:	7e5b      	ldrb	r3, [r3, #25]
    2202:	b2db      	uxtb	r3, r3
    2204:	b25b      	sxtb	r3, r3
    2206:	2b00      	cmp	r3, #0
    2208:	da01      	bge.n	220e <adc_is_syncing+0x1e>
		return true;
    220a:	2301      	movs	r3, #1
    220c:	e000      	b.n	2210 <adc_is_syncing+0x20>
	}

	return false;
    220e:	2300      	movs	r3, #0
}
    2210:	0018      	movs	r0, r3
    2212:	46bd      	mov	sp, r7
    2214:	b004      	add	sp, #16
    2216:	bd80      	pop	{r7, pc}

00002218 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    2218:	b580      	push	{r7, lr}
    221a:	b082      	sub	sp, #8
    221c:	af00      	add	r7, sp, #0
    221e:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    2220:	687b      	ldr	r3, [r7, #4]
    2222:	2200      	movs	r2, #0
    2224:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    2226:	687b      	ldr	r3, [r7, #4]
    2228:	2200      	movs	r2, #0
    222a:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    222c:	687b      	ldr	r3, [r7, #4]
    222e:	2200      	movs	r2, #0
    2230:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    2232:	687b      	ldr	r3, [r7, #4]
    2234:	2200      	movs	r2, #0
    2236:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    2238:	687b      	ldr	r3, [r7, #4]
    223a:	2200      	movs	r2, #0
    223c:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
    223e:	687b      	ldr	r3, [r7, #4]
    2240:	2200      	movs	r2, #0
    2242:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
    2244:	687b      	ldr	r3, [r7, #4]
    2246:	2200      	movs	r2, #0
    2248:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    224a:	687b      	ldr	r3, [r7, #4]
    224c:	2200      	movs	r2, #0
    224e:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    2250:	687b      	ldr	r3, [r7, #4]
    2252:	2200      	movs	r2, #0
    2254:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    2256:	687b      	ldr	r3, [r7, #4]
    2258:	22c0      	movs	r2, #192	; 0xc0
    225a:	0152      	lsls	r2, r2, #5
    225c:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    225e:	687b      	ldr	r3, [r7, #4]
    2260:	2200      	movs	r2, #0
    2262:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2264:	687b      	ldr	r3, [r7, #4]
    2266:	2200      	movs	r2, #0
    2268:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	2200      	movs	r2, #0
    226e:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
    2270:	687b      	ldr	r3, [r7, #4]
    2272:	2200      	movs	r2, #0
    2274:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
    2276:	687b      	ldr	r3, [r7, #4]
    2278:	2200      	movs	r2, #0
    227a:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    227c:	687b      	ldr	r3, [r7, #4]
    227e:	222a      	movs	r2, #42	; 0x2a
    2280:	2100      	movs	r1, #0
    2282:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	2200      	movs	r2, #0
    2288:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
    228a:	687b      	ldr	r3, [r7, #4]
    228c:	2200      	movs	r2, #0
    228e:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
    2290:	687b      	ldr	r3, [r7, #4]
    2292:	2224      	movs	r2, #36	; 0x24
    2294:	2100      	movs	r1, #0
    2296:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    2298:	687b      	ldr	r3, [r7, #4]
    229a:	2200      	movs	r2, #0
    229c:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    229e:	687b      	ldr	r3, [r7, #4]
    22a0:	2200      	movs	r2, #0
    22a2:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
    22a4:	687b      	ldr	r3, [r7, #4]
    22a6:	2200      	movs	r2, #0
    22a8:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
    22aa:	687b      	ldr	r3, [r7, #4]
    22ac:	222b      	movs	r2, #43	; 0x2b
    22ae:	2100      	movs	r1, #0
    22b0:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	222c      	movs	r2, #44	; 0x2c
    22b6:	2100      	movs	r1, #0
    22b8:	5499      	strb	r1, [r3, r2]
}
    22ba:	46c0      	nop			; (mov r8, r8)
    22bc:	46bd      	mov	sp, r7
    22be:	b002      	add	sp, #8
    22c0:	bd80      	pop	{r7, pc}
	...

000022c4 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
    22c4:	b580      	push	{r7, lr}
    22c6:	b098      	sub	sp, #96	; 0x60
    22c8:	af00      	add	r7, sp, #0
    22ca:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    22cc:	230c      	movs	r3, #12
    22ce:	18fa      	adds	r2, r7, r3
    22d0:	4b15      	ldr	r3, [pc, #84]	; (2328 <_adc_configure_ain_pin+0x64>)
    22d2:	0010      	movs	r0, r2
    22d4:	0019      	movs	r1, r3
    22d6:	2350      	movs	r3, #80	; 0x50
    22d8:	001a      	movs	r2, r3
    22da:	4b14      	ldr	r3, [pc, #80]	; (232c <_adc_configure_ain_pin+0x68>)
    22dc:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
    22de:	4b14      	ldr	r3, [pc, #80]	; (2330 <_adc_configure_ain_pin+0x6c>)
    22e0:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
    22e2:	687b      	ldr	r3, [r7, #4]
    22e4:	2b13      	cmp	r3, #19
    22e6:	d81a      	bhi.n	231e <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    22e8:	230c      	movs	r3, #12
    22ea:	18fb      	adds	r3, r7, r3
    22ec:	687a      	ldr	r2, [r7, #4]
    22ee:	0092      	lsls	r2, r2, #2
    22f0:	58d3      	ldr	r3, [r2, r3]
    22f2:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
    22f4:	2308      	movs	r3, #8
    22f6:	18fb      	adds	r3, r7, r3
    22f8:	0018      	movs	r0, r3
    22fa:	4b0e      	ldr	r3, [pc, #56]	; (2334 <_adc_configure_ain_pin+0x70>)
    22fc:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    22fe:	2308      	movs	r3, #8
    2300:	18fb      	adds	r3, r7, r3
    2302:	2200      	movs	r2, #0
    2304:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
    2306:	2308      	movs	r3, #8
    2308:	18fb      	adds	r3, r7, r3
    230a:	2201      	movs	r2, #1
    230c:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    230e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2310:	b2db      	uxtb	r3, r3
    2312:	2208      	movs	r2, #8
    2314:	18ba      	adds	r2, r7, r2
    2316:	0011      	movs	r1, r2
    2318:	0018      	movs	r0, r3
    231a:	4b07      	ldr	r3, [pc, #28]	; (2338 <_adc_configure_ain_pin+0x74>)
    231c:	4798      	blx	r3
	}
}
    231e:	46c0      	nop			; (mov r8, r8)
    2320:	46bd      	mov	sp, r7
    2322:	b018      	add	sp, #96	; 0x60
    2324:	bd80      	pop	{r7, pc}
    2326:	46c0      	nop			; (mov r8, r8)
    2328:	000172ac 	.word	0x000172ac
    232c:	00017289 	.word	0x00017289
    2330:	0000ffff 	.word	0x0000ffff
    2334:	00002189 	.word	0x00002189
    2338:	00007e65 	.word	0x00007e65

0000233c <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
    233c:	b5f0      	push	{r4, r5, r6, r7, lr}
    233e:	b089      	sub	sp, #36	; 0x24
    2340:	af00      	add	r7, sp, #0
    2342:	6078      	str	r0, [r7, #4]
    2344:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
    2346:	231f      	movs	r3, #31
    2348:	18fb      	adds	r3, r7, r3
    234a:	2200      	movs	r2, #0
    234c:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
    234e:	2310      	movs	r3, #16
    2350:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2352:	2317      	movs	r3, #23
    2354:	18fb      	adds	r3, r7, r3
    2356:	2200      	movs	r2, #0
    2358:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    235a:	687b      	ldr	r3, [r7, #4]
    235c:	681b      	ldr	r3, [r3, #0]
    235e:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2360:	230c      	movs	r3, #12
    2362:	18fb      	adds	r3, r7, r3
    2364:	0018      	movs	r0, r3
    2366:	4bce      	ldr	r3, [pc, #824]	; (26a0 <_adc_set_config+0x364>)
    2368:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
    236a:	683b      	ldr	r3, [r7, #0]
    236c:	781a      	ldrb	r2, [r3, #0]
    236e:	230c      	movs	r3, #12
    2370:	18fb      	adds	r3, r7, r3
    2372:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    2374:	230c      	movs	r3, #12
    2376:	18fb      	adds	r3, r7, r3
    2378:	0019      	movs	r1, r3
    237a:	201e      	movs	r0, #30
    237c:	4bc9      	ldr	r3, [pc, #804]	; (26a4 <_adc_set_config+0x368>)
    237e:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    2380:	201e      	movs	r0, #30
    2382:	4bc9      	ldr	r3, [pc, #804]	; (26a8 <_adc_set_config+0x36c>)
    2384:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    2386:	683b      	ldr	r3, [r7, #0]
    2388:	222c      	movs	r2, #44	; 0x2c
    238a:	5c9b      	ldrb	r3, [r3, r2]
    238c:	2b00      	cmp	r3, #0
    238e:	d040      	beq.n	2412 <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
    2390:	2316      	movs	r3, #22
    2392:	18fb      	adds	r3, r7, r3
    2394:	683a      	ldr	r2, [r7, #0]
    2396:	212b      	movs	r1, #43	; 0x2b
    2398:	5c52      	ldrb	r2, [r2, r1]
    239a:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    239c:	683b      	ldr	r3, [r7, #0]
    239e:	7b19      	ldrb	r1, [r3, #12]
		uint8_t start_pin =
    23a0:	2315      	movs	r3, #21
    23a2:	18fb      	adds	r3, r7, r3
    23a4:	2216      	movs	r2, #22
    23a6:	18ba      	adds	r2, r7, r2
    23a8:	7812      	ldrb	r2, [r2, #0]
    23aa:	188a      	adds	r2, r1, r2
    23ac:	701a      	strb	r2, [r3, #0]
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
    23ae:	683b      	ldr	r3, [r7, #0]
    23b0:	222c      	movs	r2, #44	; 0x2c
    23b2:	5c99      	ldrb	r1, [r3, r2]
		uint8_t end_pin =
    23b4:	230f      	movs	r3, #15
    23b6:	18fb      	adds	r3, r7, r3
    23b8:	2215      	movs	r2, #21
    23ba:	18ba      	adds	r2, r7, r2
    23bc:	7812      	ldrb	r2, [r2, #0]
    23be:	188a      	adds	r2, r1, r2
    23c0:	701a      	strb	r2, [r3, #0]

		while (start_pin < end_pin) {
    23c2:	e018      	b.n	23f6 <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    23c4:	2316      	movs	r3, #22
    23c6:	18fb      	adds	r3, r7, r3
    23c8:	781b      	ldrb	r3, [r3, #0]
    23ca:	220f      	movs	r2, #15
    23cc:	4013      	ands	r3, r2
    23ce:	683a      	ldr	r2, [r7, #0]
    23d0:	7b12      	ldrb	r2, [r2, #12]
    23d2:	189b      	adds	r3, r3, r2
    23d4:	0018      	movs	r0, r3
    23d6:	4bb5      	ldr	r3, [pc, #724]	; (26ac <_adc_set_config+0x370>)
    23d8:	4798      	blx	r3
			start_pin++;
    23da:	2315      	movs	r3, #21
    23dc:	18fb      	adds	r3, r7, r3
    23de:	781a      	ldrb	r2, [r3, #0]
    23e0:	2315      	movs	r3, #21
    23e2:	18fb      	adds	r3, r7, r3
    23e4:	3201      	adds	r2, #1
    23e6:	701a      	strb	r2, [r3, #0]
			offset++;
    23e8:	2316      	movs	r3, #22
    23ea:	18fb      	adds	r3, r7, r3
    23ec:	781a      	ldrb	r2, [r3, #0]
    23ee:	2316      	movs	r3, #22
    23f0:	18fb      	adds	r3, r7, r3
    23f2:	3201      	adds	r2, #1
    23f4:	701a      	strb	r2, [r3, #0]
		while (start_pin < end_pin) {
    23f6:	2315      	movs	r3, #21
    23f8:	18fa      	adds	r2, r7, r3
    23fa:	230f      	movs	r3, #15
    23fc:	18fb      	adds	r3, r7, r3
    23fe:	7812      	ldrb	r2, [r2, #0]
    2400:	781b      	ldrb	r3, [r3, #0]
    2402:	429a      	cmp	r2, r3
    2404:	d3de      	bcc.n	23c4 <_adc_set_config+0x88>
		}
		_adc_configure_ain_pin(config->negative_input);
    2406:	683b      	ldr	r3, [r7, #0]
    2408:	89db      	ldrh	r3, [r3, #14]
    240a:	0018      	movs	r0, r3
    240c:	4ba7      	ldr	r3, [pc, #668]	; (26ac <_adc_set_config+0x370>)
    240e:	4798      	blx	r3
    2410:	e009      	b.n	2426 <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
    2412:	683b      	ldr	r3, [r7, #0]
    2414:	7b1b      	ldrb	r3, [r3, #12]
    2416:	0018      	movs	r0, r3
    2418:	4ba4      	ldr	r3, [pc, #656]	; (26ac <_adc_set_config+0x370>)
    241a:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
    241c:	683b      	ldr	r3, [r7, #0]
    241e:	89db      	ldrh	r3, [r3, #14]
    2420:	0018      	movs	r0, r3
    2422:	4ba2      	ldr	r3, [pc, #648]	; (26ac <_adc_set_config+0x370>)
    2424:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    2426:	683b      	ldr	r3, [r7, #0]
    2428:	7d5b      	ldrb	r3, [r3, #21]
    242a:	009b      	lsls	r3, r3, #2
    242c:	b2da      	uxtb	r2, r3
    242e:	693b      	ldr	r3, [r7, #16]
    2430:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    2432:	683b      	ldr	r3, [r7, #0]
    2434:	7d9b      	ldrb	r3, [r3, #22]
    2436:	01db      	lsls	r3, r3, #7
    2438:	b25a      	sxtb	r2, r3
			(config->reference);
    243a:	683b      	ldr	r3, [r7, #0]
    243c:	785b      	ldrb	r3, [r3, #1]
    243e:	b25b      	sxtb	r3, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    2440:	4313      	orrs	r3, r2
    2442:	b25b      	sxtb	r3, r3
    2444:	b2da      	uxtb	r2, r3
	adc_module->REFCTRL.reg =
    2446:	693b      	ldr	r3, [r7, #16]
    2448:	705a      	strb	r2, [r3, #1]

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    244a:	683b      	ldr	r3, [r7, #0]
    244c:	791b      	ldrb	r3, [r3, #4]
    244e:	2b34      	cmp	r3, #52	; 0x34
    2450:	d846      	bhi.n	24e0 <_adc_set_config+0x1a4>
    2452:	009a      	lsls	r2, r3, #2
    2454:	4b96      	ldr	r3, [pc, #600]	; (26b0 <_adc_set_config+0x374>)
    2456:	18d3      	adds	r3, r2, r3
    2458:	681b      	ldr	r3, [r3, #0]
    245a:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    245c:	231f      	movs	r3, #31
    245e:	18fb      	adds	r3, r7, r3
    2460:	683a      	ldr	r2, [r7, #0]
    2462:	7c52      	ldrb	r2, [r2, #17]
    2464:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
    2466:	2317      	movs	r3, #23
    2468:	18fb      	adds	r3, r7, r3
    246a:	683a      	ldr	r2, [r7, #0]
    246c:	7c12      	ldrb	r2, [r2, #16]
    246e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2470:	2310      	movs	r3, #16
    2472:	61bb      	str	r3, [r7, #24]
		break;
    2474:	e036      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2476:	231f      	movs	r3, #31
    2478:	18fb      	adds	r3, r7, r3
    247a:	2201      	movs	r2, #1
    247c:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    247e:	2317      	movs	r3, #23
    2480:	18fb      	adds	r3, r7, r3
    2482:	2202      	movs	r2, #2
    2484:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2486:	2310      	movs	r3, #16
    2488:	61bb      	str	r3, [r7, #24]
		break;
    248a:	e02b      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    248c:	231f      	movs	r3, #31
    248e:	18fb      	adds	r3, r7, r3
    2490:	2202      	movs	r2, #2
    2492:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    2494:	2317      	movs	r3, #23
    2496:	18fb      	adds	r3, r7, r3
    2498:	2204      	movs	r2, #4
    249a:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    249c:	2310      	movs	r3, #16
    249e:	61bb      	str	r3, [r7, #24]
		break;
    24a0:	e020      	b.n	24e4 <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    24a2:	231f      	movs	r3, #31
    24a4:	18fb      	adds	r3, r7, r3
    24a6:	2201      	movs	r2, #1
    24a8:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    24aa:	2317      	movs	r3, #23
    24ac:	18fb      	adds	r3, r7, r3
    24ae:	2206      	movs	r2, #6
    24b0:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24b2:	2310      	movs	r3, #16
    24b4:	61bb      	str	r3, [r7, #24]
		break;
    24b6:	e015      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    24b8:	231f      	movs	r3, #31
    24ba:	18fb      	adds	r3, r7, r3
    24bc:	2200      	movs	r2, #0
    24be:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    24c0:	2317      	movs	r3, #23
    24c2:	18fb      	adds	r3, r7, r3
    24c4:	2208      	movs	r2, #8
    24c6:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24c8:	2310      	movs	r3, #16
    24ca:	61bb      	str	r3, [r7, #24]
		break;
    24cc:	e00a      	b.n	24e4 <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    24ce:	2330      	movs	r3, #48	; 0x30
    24d0:	61bb      	str	r3, [r7, #24]
		break;
    24d2:	e007      	b.n	24e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    24d4:	2320      	movs	r3, #32
    24d6:	61bb      	str	r3, [r7, #24]
		break;
    24d8:	e004      	b.n	24e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    24da:	2300      	movs	r3, #0
    24dc:	61bb      	str	r3, [r7, #24]
		break;
    24de:	e001      	b.n	24e4 <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    24e0:	2317      	movs	r3, #23
    24e2:	e1ae      	b.n	2842 <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    24e4:	231f      	movs	r3, #31
    24e6:	18fb      	adds	r3, r7, r3
    24e8:	781b      	ldrb	r3, [r3, #0]
    24ea:	011b      	lsls	r3, r3, #4
    24ec:	b2db      	uxtb	r3, r3
    24ee:	2270      	movs	r2, #112	; 0x70
    24f0:	4013      	ands	r3, r2
    24f2:	b2da      	uxtb	r2, r3
    24f4:	2317      	movs	r3, #23
    24f6:	18fb      	adds	r3, r7, r3
    24f8:	781b      	ldrb	r3, [r3, #0]
    24fa:	4313      	orrs	r3, r2
    24fc:	b2da      	uxtb	r2, r3
    24fe:	693b      	ldr	r3, [r7, #16]
    2500:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2502:	683b      	ldr	r3, [r7, #0]
    2504:	7ddb      	ldrb	r3, [r3, #23]
    2506:	2b3f      	cmp	r3, #63	; 0x3f
    2508:	d901      	bls.n	250e <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
    250a:	2317      	movs	r3, #23
    250c:	e199      	b.n	2842 <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
    250e:	683b      	ldr	r3, [r7, #0]
    2510:	7dda      	ldrb	r2, [r3, #23]
		adc_module->SAMPCTRL.reg =
    2512:	693b      	ldr	r3, [r7, #16]
    2514:	70da      	strb	r2, [r3, #3]
	}

	while (adc_is_syncing(module_inst)) {
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	687b      	ldr	r3, [r7, #4]
    251a:	0018      	movs	r0, r3
    251c:	4b65      	ldr	r3, [pc, #404]	; (26b4 <_adc_set_config+0x378>)
    251e:	4798      	blx	r3
    2520:	1e03      	subs	r3, r0, #0
    2522:	d1f9      	bne.n	2518 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
    2524:	683b      	ldr	r3, [r7, #0]
    2526:	885a      	ldrh	r2, [r3, #2]
    2528:	69bb      	ldr	r3, [r7, #24]
    252a:	b29b      	uxth	r3, r3
    252c:	4313      	orrs	r3, r2
    252e:	b29a      	uxth	r2, r3
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    2530:	683b      	ldr	r3, [r7, #0]
    2532:	2124      	movs	r1, #36	; 0x24
    2534:	5c5b      	ldrb	r3, [r3, r1]
    2536:	b29b      	uxth	r3, r3
    2538:	00db      	lsls	r3, r3, #3
    253a:	b29b      	uxth	r3, r3
			resolution |
    253c:	4313      	orrs	r3, r2
    253e:	b29a      	uxth	r2, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    2540:	683b      	ldr	r3, [r7, #0]
    2542:	7d1b      	ldrb	r3, [r3, #20]
    2544:	b29b      	uxth	r3, r3
    2546:	009b      	lsls	r3, r3, #2
    2548:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    254a:	4313      	orrs	r3, r2
    254c:	b29a      	uxth	r2, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    254e:	683b      	ldr	r3, [r7, #0]
    2550:	7c9b      	ldrb	r3, [r3, #18]
    2552:	b29b      	uxth	r3, r3
    2554:	18db      	adds	r3, r3, r3
    2556:	b29b      	uxth	r3, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    2558:	4313      	orrs	r3, r2
    255a:	b29a      	uxth	r2, r3
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
    255c:	683b      	ldr	r3, [r7, #0]
    255e:	7cdb      	ldrb	r3, [r3, #19]
    2560:	b29b      	uxth	r3, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    2562:	4313      	orrs	r3, r2
    2564:	b29a      	uxth	r2, r3
	adc_module->CTRLB.reg =
    2566:	693b      	ldr	r3, [r7, #16]
    2568:	809a      	strh	r2, [r3, #4]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    256a:	683b      	ldr	r3, [r7, #0]
    256c:	7e1b      	ldrb	r3, [r3, #24]
    256e:	2b00      	cmp	r3, #0
    2570:	d100      	bne.n	2574 <_adc_set_config+0x238>
    2572:	e0c4      	b.n	26fe <_adc_set_config+0x3c2>
		switch (resolution) {
    2574:	69bb      	ldr	r3, [r7, #24]
    2576:	2b10      	cmp	r3, #16
    2578:	d100      	bne.n	257c <_adc_set_config+0x240>
    257a:	e076      	b.n	266a <_adc_set_config+0x32e>
    257c:	d802      	bhi.n	2584 <_adc_set_config+0x248>
    257e:	2b00      	cmp	r3, #0
    2580:	d04d      	beq.n	261e <_adc_set_config+0x2e2>
    2582:	e0bc      	b.n	26fe <_adc_set_config+0x3c2>
    2584:	2b20      	cmp	r3, #32
    2586:	d023      	beq.n	25d0 <_adc_set_config+0x294>
    2588:	2b30      	cmp	r3, #48	; 0x30
    258a:	d000      	beq.n	258e <_adc_set_config+0x252>
    258c:	e0b7      	b.n	26fe <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    258e:	683b      	ldr	r3, [r7, #0]
    2590:	7cdb      	ldrb	r3, [r3, #19]
    2592:	2b00      	cmp	r3, #0
    2594:	d011      	beq.n	25ba <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
    2596:	683b      	ldr	r3, [r7, #0]
    2598:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    259a:	2b7f      	cmp	r3, #127	; 0x7f
    259c:	dc0b      	bgt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
    259e:	683b      	ldr	r3, [r7, #0]
    25a0:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 127 ||
    25a2:	3380      	adds	r3, #128	; 0x80
    25a4:	db07      	blt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
    25a6:	683b      	ldr	r3, [r7, #0]
    25a8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
    25aa:	2b7f      	cmp	r3, #127	; 0x7f
    25ac:	dc03      	bgt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_upper_value < -128)) {
    25ae:	683b      	ldr	r3, [r7, #0]
    25b0:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 127 ||
    25b2:	3380      	adds	r3, #128	; 0x80
    25b4:	da01      	bge.n	25ba <_adc_set_config+0x27e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25b6:	2317      	movs	r3, #23
    25b8:	e143      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
    25ba:	683b      	ldr	r3, [r7, #0]
    25bc:	69db      	ldr	r3, [r3, #28]
    25be:	2bff      	cmp	r3, #255	; 0xff
    25c0:	dc04      	bgt.n	25cc <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
    25c2:	683b      	ldr	r3, [r7, #0]
    25c4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 255 ||
    25c6:	2bff      	cmp	r3, #255	; 0xff
    25c8:	dc00      	bgt.n	25cc <_adc_set_config+0x290>
    25ca:	e091      	b.n	26f0 <_adc_set_config+0x3b4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25cc:	2317      	movs	r3, #23
    25ce:	e138      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    25d0:	683b      	ldr	r3, [r7, #0]
    25d2:	7cdb      	ldrb	r3, [r3, #19]
    25d4:	2b00      	cmp	r3, #0
    25d6:	d015      	beq.n	2604 <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
    25d8:	683b      	ldr	r3, [r7, #0]
    25da:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    25dc:	4a36      	ldr	r2, [pc, #216]	; (26b8 <_adc_set_config+0x37c>)
    25de:	4293      	cmp	r3, r2
    25e0:	dc0e      	bgt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
    25e2:	683b      	ldr	r3, [r7, #0]
    25e4:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 511 ||
    25e6:	4a35      	ldr	r2, [pc, #212]	; (26bc <_adc_set_config+0x380>)
    25e8:	4293      	cmp	r3, r2
    25ea:	db09      	blt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
    25ec:	683b      	ldr	r3, [r7, #0]
    25ee:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
    25f0:	4a31      	ldr	r2, [pc, #196]	; (26b8 <_adc_set_config+0x37c>)
    25f2:	4293      	cmp	r3, r2
    25f4:	dc04      	bgt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_upper_value < -512)) {
    25f6:	683b      	ldr	r3, [r7, #0]
    25f8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 511 ||
    25fa:	4a30      	ldr	r2, [pc, #192]	; (26bc <_adc_set_config+0x380>)
    25fc:	4293      	cmp	r3, r2
    25fe:	da01      	bge.n	2604 <_adc_set_config+0x2c8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2600:	2317      	movs	r3, #23
    2602:	e11e      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
    2604:	683b      	ldr	r3, [r7, #0]
    2606:	69db      	ldr	r3, [r3, #28]
    2608:	4a2d      	ldr	r2, [pc, #180]	; (26c0 <_adc_set_config+0x384>)
    260a:	4293      	cmp	r3, r2
    260c:	dc05      	bgt.n	261a <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
    260e:	683b      	ldr	r3, [r7, #0]
    2610:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 1023 ||
    2612:	4a2b      	ldr	r2, [pc, #172]	; (26c0 <_adc_set_config+0x384>)
    2614:	4293      	cmp	r3, r2
    2616:	dc00      	bgt.n	261a <_adc_set_config+0x2de>
    2618:	e06c      	b.n	26f4 <_adc_set_config+0x3b8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    261a:	2317      	movs	r3, #23
    261c:	e111      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    261e:	683b      	ldr	r3, [r7, #0]
    2620:	7cdb      	ldrb	r3, [r3, #19]
    2622:	2b00      	cmp	r3, #0
    2624:	d015      	beq.n	2652 <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
    2626:	683b      	ldr	r3, [r7, #0]
    2628:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    262a:	4a26      	ldr	r2, [pc, #152]	; (26c4 <_adc_set_config+0x388>)
    262c:	4293      	cmp	r3, r2
    262e:	dc0e      	bgt.n	264e <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
    2630:	683b      	ldr	r3, [r7, #0]
    2632:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 2047 ||
    2634:	4a24      	ldr	r2, [pc, #144]	; (26c8 <_adc_set_config+0x38c>)
    2636:	4293      	cmp	r3, r2
    2638:	db09      	blt.n	264e <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
    263a:	683b      	ldr	r3, [r7, #0]
    263c:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
    263e:	4a21      	ldr	r2, [pc, #132]	; (26c4 <_adc_set_config+0x388>)
    2640:	4293      	cmp	r3, r2
    2642:	dc04      	bgt.n	264e <_adc_set_config+0x312>
					config->window.window_upper_value < -2048)) {
    2644:	683b      	ldr	r3, [r7, #0]
    2646:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 2047 ||
    2648:	4a1f      	ldr	r2, [pc, #124]	; (26c8 <_adc_set_config+0x38c>)
    264a:	4293      	cmp	r3, r2
    264c:	da01      	bge.n	2652 <_adc_set_config+0x316>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    264e:	2317      	movs	r3, #23
    2650:	e0f7      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
    2652:	683b      	ldr	r3, [r7, #0]
    2654:	69db      	ldr	r3, [r3, #28]
    2656:	4a1d      	ldr	r2, [pc, #116]	; (26cc <_adc_set_config+0x390>)
    2658:	4293      	cmp	r3, r2
    265a:	dc04      	bgt.n	2666 <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
    265c:	683b      	ldr	r3, [r7, #0]
    265e:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 4095 ||
    2660:	4a1a      	ldr	r2, [pc, #104]	; (26cc <_adc_set_config+0x390>)
    2662:	4293      	cmp	r3, r2
    2664:	dd48      	ble.n	26f8 <_adc_set_config+0x3bc>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2666:	2317      	movs	r3, #23
    2668:	e0eb      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    266a:	683b      	ldr	r3, [r7, #0]
    266c:	7cdb      	ldrb	r3, [r3, #19]
    266e:	2b00      	cmp	r3, #0
    2670:	d032      	beq.n	26d8 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
    2672:	683b      	ldr	r3, [r7, #0]
    2674:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    2676:	4a16      	ldr	r2, [pc, #88]	; (26d0 <_adc_set_config+0x394>)
    2678:	4293      	cmp	r3, r2
    267a:	dc0e      	bgt.n	269a <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
    267c:	683b      	ldr	r3, [r7, #0]
    267e:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 32767 ||
    2680:	4a14      	ldr	r2, [pc, #80]	; (26d4 <_adc_set_config+0x398>)
    2682:	4293      	cmp	r3, r2
    2684:	db09      	blt.n	269a <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
    2686:	683b      	ldr	r3, [r7, #0]
    2688:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
    268a:	4a11      	ldr	r2, [pc, #68]	; (26d0 <_adc_set_config+0x394>)
    268c:	4293      	cmp	r3, r2
    268e:	dc04      	bgt.n	269a <_adc_set_config+0x35e>
					config->window.window_upper_value < -32768)) {
    2690:	683b      	ldr	r3, [r7, #0]
    2692:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 32767 ||
    2694:	4a0f      	ldr	r2, [pc, #60]	; (26d4 <_adc_set_config+0x398>)
    2696:	4293      	cmp	r3, r2
    2698:	da1e      	bge.n	26d8 <_adc_set_config+0x39c>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    269a:	2317      	movs	r3, #23
    269c:	e0d1      	b.n	2842 <_adc_set_config+0x506>
    269e:	46c0      	nop			; (mov r8, r8)
    26a0:	00002115 	.word	0x00002115
    26a4:	00007b79 	.word	0x00007b79
    26a8:	00007bbd 	.word	0x00007bbd
    26ac:	000022c5 	.word	0x000022c5
    26b0:	000172fc 	.word	0x000172fc
    26b4:	000021f1 	.word	0x000021f1
    26b8:	000001ff 	.word	0x000001ff
    26bc:	fffffe00 	.word	0xfffffe00
    26c0:	000003ff 	.word	0x000003ff
    26c4:	000007ff 	.word	0x000007ff
    26c8:	fffff800 	.word	0xfffff800
    26cc:	00000fff 	.word	0x00000fff
    26d0:	00007fff 	.word	0x00007fff
    26d4:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
    26d8:	683b      	ldr	r3, [r7, #0]
    26da:	69db      	ldr	r3, [r3, #28]
    26dc:	4a5b      	ldr	r2, [pc, #364]	; (284c <_adc_set_config+0x510>)
    26de:	4293      	cmp	r3, r2
    26e0:	dc04      	bgt.n	26ec <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
    26e2:	683b      	ldr	r3, [r7, #0]
    26e4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 65535 ||
    26e6:	4a59      	ldr	r2, [pc, #356]	; (284c <_adc_set_config+0x510>)
    26e8:	4293      	cmp	r3, r2
    26ea:	dd07      	ble.n	26fc <_adc_set_config+0x3c0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    26ec:	2317      	movs	r3, #23
    26ee:	e0a8      	b.n	2842 <_adc_set_config+0x506>
			break;
    26f0:	46c0      	nop			; (mov r8, r8)
    26f2:	e004      	b.n	26fe <_adc_set_config+0x3c2>
			break;
    26f4:	46c0      	nop			; (mov r8, r8)
    26f6:	e002      	b.n	26fe <_adc_set_config+0x3c2>
			break;
    26f8:	46c0      	nop			; (mov r8, r8)
    26fa:	e000      	b.n	26fe <_adc_set_config+0x3c2>
			}
			break;
    26fc:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
    26fe:	46c0      	nop			; (mov r8, r8)
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	0018      	movs	r0, r3
    2704:	4b52      	ldr	r3, [pc, #328]	; (2850 <_adc_set_config+0x514>)
    2706:	4798      	blx	r3
    2708:	1e03      	subs	r3, r0, #0
    270a:	d1f9      	bne.n	2700 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    270c:	683b      	ldr	r3, [r7, #0]
    270e:	7e1a      	ldrb	r2, [r3, #24]
    2710:	693b      	ldr	r3, [r7, #16]
    2712:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
    2714:	46c0      	nop			; (mov r8, r8)
    2716:	687b      	ldr	r3, [r7, #4]
    2718:	0018      	movs	r0, r3
    271a:	4b4d      	ldr	r3, [pc, #308]	; (2850 <_adc_set_config+0x514>)
    271c:	4798      	blx	r3
    271e:	1e03      	subs	r3, r0, #0
    2720:	d1f9      	bne.n	2716 <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
    2722:	683b      	ldr	r3, [r7, #0]
    2724:	69db      	ldr	r3, [r3, #28]
	adc_module->WINLT.reg =
    2726:	b29a      	uxth	r2, r3
    2728:	693b      	ldr	r3, [r7, #16]
    272a:	839a      	strh	r2, [r3, #28]

	while (adc_is_syncing(module_inst)) {
    272c:	46c0      	nop			; (mov r8, r8)
    272e:	687b      	ldr	r3, [r7, #4]
    2730:	0018      	movs	r0, r3
    2732:	4b47      	ldr	r3, [pc, #284]	; (2850 <_adc_set_config+0x514>)
    2734:	4798      	blx	r3
    2736:	1e03      	subs	r3, r0, #0
    2738:	d1f9      	bne.n	272e <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    273a:	683b      	ldr	r3, [r7, #0]
    273c:	6a1b      	ldr	r3, [r3, #32]
    273e:	b29a      	uxth	r2, r3
    2740:	693b      	ldr	r3, [r7, #16]
    2742:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    2744:	2314      	movs	r3, #20
    2746:	18fb      	adds	r3, r7, r3
    2748:	683a      	ldr	r2, [r7, #0]
    274a:	212c      	movs	r1, #44	; 0x2c
    274c:	5c52      	ldrb	r2, [r2, r1]
    274e:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
    2750:	2314      	movs	r3, #20
    2752:	18fb      	adds	r3, r7, r3
    2754:	781b      	ldrb	r3, [r3, #0]
    2756:	2b00      	cmp	r3, #0
    2758:	d006      	beq.n	2768 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    275a:	2314      	movs	r3, #20
    275c:	18fb      	adds	r3, r7, r3
    275e:	781a      	ldrb	r2, [r3, #0]
    2760:	2314      	movs	r3, #20
    2762:	18fb      	adds	r3, r7, r3
    2764:	3a01      	subs	r2, #1
    2766:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2768:	2314      	movs	r3, #20
    276a:	18fb      	adds	r3, r7, r3
    276c:	781b      	ldrb	r3, [r3, #0]
    276e:	2b0f      	cmp	r3, #15
    2770:	d804      	bhi.n	277c <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    2772:	683b      	ldr	r3, [r7, #0]
    2774:	222b      	movs	r2, #43	; 0x2b
    2776:	5c9b      	ldrb	r3, [r3, r2]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2778:	2b0f      	cmp	r3, #15
    277a:	d901      	bls.n	2780 <_adc_set_config+0x444>
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    277c:	2317      	movs	r3, #23
    277e:	e060      	b.n	2842 <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
    2780:	46c0      	nop			; (mov r8, r8)
    2782:	687b      	ldr	r3, [r7, #4]
    2784:	0018      	movs	r0, r3
    2786:	4b32      	ldr	r3, [pc, #200]	; (2850 <_adc_set_config+0x514>)
    2788:	4798      	blx	r3
    278a:	1e03      	subs	r3, r0, #0
    278c:	d1f9      	bne.n	2782 <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
    278e:	683b      	ldr	r3, [r7, #0]
    2790:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
    2792:	683a      	ldr	r2, [r7, #0]
    2794:	212b      	movs	r1, #43	; 0x2b
    2796:	5c52      	ldrb	r2, [r2, r1]
    2798:	0512      	lsls	r2, r2, #20
			config->gain_factor |
    279a:	4313      	orrs	r3, r2
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    279c:	2214      	movs	r2, #20
    279e:	18ba      	adds	r2, r7, r2
    27a0:	7812      	ldrb	r2, [r2, #0]
    27a2:	0412      	lsls	r2, r2, #16
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    27a4:	4313      	orrs	r3, r2
			config->negative_input |
    27a6:	683a      	ldr	r2, [r7, #0]
    27a8:	89d2      	ldrh	r2, [r2, #14]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    27aa:	4313      	orrs	r3, r2
			config->positive_input;
    27ac:	683a      	ldr	r2, [r7, #0]
    27ae:	7b12      	ldrb	r2, [r2, #12]
			config->negative_input |
    27b0:	431a      	orrs	r2, r3
	adc_module->INPUTCTRL.reg =
    27b2:	693b      	ldr	r3, [r7, #16]
    27b4:	611a      	str	r2, [r3, #16]

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    27b6:	683b      	ldr	r3, [r7, #0]
    27b8:	222a      	movs	r2, #42	; 0x2a
    27ba:	5c9a      	ldrb	r2, [r3, r2]
    27bc:	693b      	ldr	r3, [r7, #16]
    27be:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    27c0:	693b      	ldr	r3, [r7, #16]
    27c2:	220f      	movs	r2, #15
    27c4:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    27c6:	683b      	ldr	r3, [r7, #0]
    27c8:	2224      	movs	r2, #36	; 0x24
    27ca:	5c9b      	ldrb	r3, [r3, r2]
    27cc:	2b00      	cmp	r3, #0
    27ce:	d01e      	beq.n	280e <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    27d0:	683b      	ldr	r3, [r7, #0]
    27d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    27d4:	4a1f      	ldr	r2, [pc, #124]	; (2854 <_adc_set_config+0x518>)
    27d6:	4293      	cmp	r3, r2
    27d8:	d901      	bls.n	27de <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
    27da:	2317      	movs	r3, #23
    27dc:	e031      	b.n	2842 <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    27de:	683b      	ldr	r3, [r7, #0]
    27e0:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    27e2:	693b      	ldr	r3, [r7, #16]
    27e4:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    27e6:	683b      	ldr	r3, [r7, #0]
    27e8:	2228      	movs	r2, #40	; 0x28
    27ea:	5e9b      	ldrsh	r3, [r3, r2]
    27ec:	4a1a      	ldr	r2, [pc, #104]	; (2858 <_adc_set_config+0x51c>)
    27ee:	4293      	cmp	r3, r2
    27f0:	dc05      	bgt.n	27fe <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
    27f2:	683b      	ldr	r3, [r7, #0]
    27f4:	2228      	movs	r2, #40	; 0x28
    27f6:	5e9b      	ldrsh	r3, [r3, r2]
		if (config->correction.offset_correction > 2047 ||
    27f8:	4a18      	ldr	r2, [pc, #96]	; (285c <_adc_set_config+0x520>)
    27fa:	4293      	cmp	r3, r2
    27fc:	da01      	bge.n	2802 <_adc_set_config+0x4c6>
			return STATUS_ERR_INVALID_ARG;
    27fe:	2317      	movs	r3, #23
    2800:	e01f      	b.n	2842 <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2802:	683b      	ldr	r3, [r7, #0]
    2804:	2228      	movs	r2, #40	; 0x28
    2806:	5e9b      	ldrsh	r3, [r3, r2]
    2808:	b29a      	uxth	r2, r3
    280a:	693b      	ldr	r3, [r7, #16]
    280c:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    280e:	4b14      	ldr	r3, [pc, #80]	; (2860 <_adc_set_config+0x524>)
    2810:	681b      	ldr	r3, [r3, #0]
    2812:	08db      	lsrs	r3, r3, #3
    2814:	b29b      	uxth	r3, r3
    2816:	021b      	lsls	r3, r3, #8
    2818:	b29a      	uxth	r2, r3
    281a:	23e0      	movs	r3, #224	; 0xe0
    281c:	00db      	lsls	r3, r3, #3
    281e:	4013      	ands	r3, r2
    2820:	b29a      	uxth	r2, r3
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2822:	4b10      	ldr	r3, [pc, #64]	; (2864 <_adc_set_config+0x528>)
    2824:	685c      	ldr	r4, [r3, #4]
    2826:	681b      	ldr	r3, [r3, #0]
    2828:	0161      	lsls	r1, r4, #5
    282a:	0edd      	lsrs	r5, r3, #27
    282c:	430d      	orrs	r5, r1
    282e:	0ee6      	lsrs	r6, r4, #27
    2830:	b2ab      	uxth	r3, r5
    2832:	21ff      	movs	r1, #255	; 0xff
    2834:	400b      	ands	r3, r1
    2836:	b29b      	uxth	r3, r3
			) |
    2838:	4313      	orrs	r3, r2
    283a:	b29a      	uxth	r2, r3
	adc_module->CALIB.reg =
    283c:	693b      	ldr	r3, [r7, #16]
    283e:	851a      	strh	r2, [r3, #40]	; 0x28
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    2840:	2300      	movs	r3, #0
}
    2842:	0018      	movs	r0, r3
    2844:	46bd      	mov	sp, r7
    2846:	b009      	add	sp, #36	; 0x24
    2848:	bdf0      	pop	{r4, r5, r6, r7, pc}
    284a:	46c0      	nop			; (mov r8, r8)
    284c:	0000ffff 	.word	0x0000ffff
    2850:	000021f1 	.word	0x000021f1
    2854:	00000fff 	.word	0x00000fff
    2858:	000007ff 	.word	0x000007ff
    285c:	fffff800 	.word	0xfffff800
    2860:	00806024 	.word	0x00806024
    2864:	00806020 	.word	0x00806020

00002868 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    2868:	b580      	push	{r7, lr}
    286a:	b084      	sub	sp, #16
    286c:	af00      	add	r7, sp, #0
    286e:	60f8      	str	r0, [r7, #12]
    2870:	60b9      	str	r1, [r7, #8]
    2872:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    2874:	68fb      	ldr	r3, [r7, #12]
    2876:	68ba      	ldr	r2, [r7, #8]
    2878:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
    287a:	2380      	movs	r3, #128	; 0x80
    287c:	025b      	lsls	r3, r3, #9
    287e:	0019      	movs	r1, r3
    2880:	2002      	movs	r0, #2
    2882:	4b15      	ldr	r3, [pc, #84]	; (28d8 <adc_init+0x70>)
    2884:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2886:	68bb      	ldr	r3, [r7, #8]
    2888:	781b      	ldrb	r3, [r3, #0]
    288a:	b2db      	uxtb	r3, r3
    288c:	001a      	movs	r2, r3
    288e:	2301      	movs	r3, #1
    2890:	4013      	ands	r3, r2
    2892:	d001      	beq.n	2898 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2894:	2305      	movs	r3, #5
    2896:	e01a      	b.n	28ce <adc_init+0x66>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2898:	68bb      	ldr	r3, [r7, #8]
    289a:	781b      	ldrb	r3, [r3, #0]
    289c:	b2db      	uxtb	r3, r3
    289e:	001a      	movs	r2, r3
    28a0:	2302      	movs	r3, #2
    28a2:	4013      	ands	r3, r2
    28a4:	d001      	beq.n	28aa <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    28a6:	231c      	movs	r3, #28
    28a8:	e011      	b.n	28ce <adc_init+0x66>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    28aa:	687b      	ldr	r3, [r7, #4]
    28ac:	785a      	ldrb	r2, [r3, #1]
    28ae:	68fb      	ldr	r3, [r7, #12]
    28b0:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    28b2:	68fb      	ldr	r3, [r7, #12]
    28b4:	791b      	ldrb	r3, [r3, #4]
    28b6:	2b00      	cmp	r3, #0
    28b8:	d102      	bne.n	28c0 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
    28ba:	2001      	movs	r0, #1
    28bc:	4b07      	ldr	r3, [pc, #28]	; (28dc <adc_init+0x74>)
    28be:	4798      	blx	r3
		module_inst->software_trigger = false;
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
    28c0:	687a      	ldr	r2, [r7, #4]
    28c2:	68fb      	ldr	r3, [r7, #12]
    28c4:	0011      	movs	r1, r2
    28c6:	0018      	movs	r0, r3
    28c8:	4b05      	ldr	r3, [pc, #20]	; (28e0 <adc_init+0x78>)
    28ca:	4798      	blx	r3
    28cc:	0003      	movs	r3, r0
}
    28ce:	0018      	movs	r0, r3
    28d0:	46bd      	mov	sp, r7
    28d2:	b004      	add	sp, #16
    28d4:	bd80      	pop	{r7, pc}
    28d6:	46c0      	nop			; (mov r8, r8)
    28d8:	0000212d 	.word	0x0000212d
    28dc:	000021b1 	.word	0x000021b1
    28e0:	0000233d 	.word	0x0000233d

000028e4 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    28e4:	b580      	push	{r7, lr}
    28e6:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    28e8:	4b02      	ldr	r3, [pc, #8]	; (28f4 <system_interrupt_enter_critical_section+0x10>)
    28ea:	4798      	blx	r3
}
    28ec:	46c0      	nop			; (mov r8, r8)
    28ee:	46bd      	mov	sp, r7
    28f0:	bd80      	pop	{r7, pc}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	000071c5 	.word	0x000071c5

000028f8 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    28f8:	b580      	push	{r7, lr}
    28fa:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    28fc:	4b02      	ldr	r3, [pc, #8]	; (2908 <system_interrupt_leave_critical_section+0x10>)
    28fe:	4798      	blx	r3
}
    2900:	46c0      	nop			; (mov r8, r8)
    2902:	46bd      	mov	sp, r7
    2904:	bd80      	pop	{r7, pc}
    2906:	46c0      	nop			; (mov r8, r8)
    2908:	00007219 	.word	0x00007219

0000290c <DMAC_Handler>:
/**
 * \brief DMA interrupt service routine.
 *
 */
void DMAC_Handler( void )
{
    290c:	b580      	push	{r7, lr}
    290e:	b086      	sub	sp, #24
    2910:	af00      	add	r7, sp, #0
	struct dma_resource *resource;
	uint8_t isr;
	uint32_t write_size;
	uint32_t total_size;

	system_interrupt_enter_critical_section();
    2912:	4b49      	ldr	r3, [pc, #292]	; (2a38 <DMAC_Handler+0x12c>)
    2914:	4798      	blx	r3

	/* Get Pending channel */
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
    2916:	4b49      	ldr	r3, [pc, #292]	; (2a3c <DMAC_Handler+0x130>)
    2918:	8c1b      	ldrh	r3, [r3, #32]
    291a:	b29b      	uxth	r3, r3
    291c:	b2da      	uxtb	r2, r3
    291e:	2317      	movs	r3, #23
    2920:	18fb      	adds	r3, r7, r3
    2922:	210f      	movs	r1, #15
    2924:	400a      	ands	r2, r1
    2926:	701a      	strb	r2, [r3, #0]

	Assert(_dma_active_resource[active_channel]);

	/* Get active DMA resource based on channel */
	resource = _dma_active_resource[active_channel];
    2928:	2317      	movs	r3, #23
    292a:	18fb      	adds	r3, r7, r3
    292c:	781a      	ldrb	r2, [r3, #0]
    292e:	4b44      	ldr	r3, [pc, #272]	; (2a40 <DMAC_Handler+0x134>)
    2930:	0092      	lsls	r2, r2, #2
    2932:	58d3      	ldr	r3, [r2, r3]
    2934:	613b      	str	r3, [r7, #16]

	/* Select the active channel */
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
    2936:	4a41      	ldr	r2, [pc, #260]	; (2a3c <DMAC_Handler+0x130>)
    2938:	693b      	ldr	r3, [r7, #16]
    293a:	781b      	ldrb	r3, [r3, #0]
    293c:	210f      	movs	r1, #15
    293e:	400b      	ands	r3, r1
    2940:	b2d9      	uxtb	r1, r3
    2942:	233f      	movs	r3, #63	; 0x3f
    2944:	54d1      	strb	r1, [r2, r3]
	isr = DMAC->CHINTFLAG.reg;
    2946:	493d      	ldr	r1, [pc, #244]	; (2a3c <DMAC_Handler+0x130>)
    2948:	230f      	movs	r3, #15
    294a:	18fb      	adds	r3, r7, r3
    294c:	224e      	movs	r2, #78	; 0x4e
    294e:	5c8a      	ldrb	r2, [r1, r2]
    2950:	701a      	strb	r2, [r3, #0]

	/* Calculate block transfer size of the DMA transfer */
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
    2952:	693b      	ldr	r3, [r7, #16]
    2954:	781b      	ldrb	r3, [r3, #0]
    2956:	4a3b      	ldr	r2, [pc, #236]	; (2a44 <DMAC_Handler+0x138>)
    2958:	011b      	lsls	r3, r3, #4
    295a:	18d3      	adds	r3, r2, r3
    295c:	3302      	adds	r3, #2
    295e:	881b      	ldrh	r3, [r3, #0]
    2960:	b29b      	uxth	r3, r3
    2962:	60bb      	str	r3, [r7, #8]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
    2964:	693b      	ldr	r3, [r7, #16]
    2966:	781b      	ldrb	r3, [r3, #0]
    2968:	4a37      	ldr	r2, [pc, #220]	; (2a48 <DMAC_Handler+0x13c>)
    296a:	011b      	lsls	r3, r3, #4
    296c:	18d3      	adds	r3, r2, r3
    296e:	3302      	adds	r3, #2
    2970:	881b      	ldrh	r3, [r3, #0]
    2972:	b29b      	uxth	r3, r3
    2974:	607b      	str	r3, [r7, #4]
	resource->transfered_size = total_size - write_size;
    2976:	68ba      	ldr	r2, [r7, #8]
    2978:	687b      	ldr	r3, [r7, #4]
    297a:	1ad2      	subs	r2, r2, r3
    297c:	693b      	ldr	r3, [r7, #16]
    297e:	615a      	str	r2, [r3, #20]

	/* DMA channel interrupt handler */
	if (isr & DMAC_CHINTENCLR_TERR) {
    2980:	230f      	movs	r3, #15
    2982:	18fb      	adds	r3, r7, r3
    2984:	781b      	ldrb	r3, [r3, #0]
    2986:	2201      	movs	r2, #1
    2988:	4013      	ands	r3, r2
    298a:	d016      	beq.n	29ba <DMAC_Handler+0xae>
		/* Clear transfer error flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
    298c:	4a2b      	ldr	r2, [pc, #172]	; (2a3c <DMAC_Handler+0x130>)
    298e:	234e      	movs	r3, #78	; 0x4e
    2990:	2101      	movs	r1, #1
    2992:	54d1      	strb	r1, [r2, r3]

		/* Set I/O ERROR status */
		resource->job_status = STATUS_ERR_IO;
    2994:	693b      	ldr	r3, [r7, #16]
    2996:	2210      	movs	r2, #16
    2998:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    299a:	693b      	ldr	r3, [r7, #16]
    299c:	7c1b      	ldrb	r3, [r3, #16]
    299e:	001a      	movs	r2, r3
    29a0:	2301      	movs	r3, #1
    29a2:	4013      	ands	r3, r2
    29a4:	d042      	beq.n	2a2c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
    29a6:	693b      	ldr	r3, [r7, #16]
    29a8:	685b      	ldr	r3, [r3, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    29aa:	2b00      	cmp	r3, #0
    29ac:	d03e      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
    29ae:	693b      	ldr	r3, [r7, #16]
    29b0:	685b      	ldr	r3, [r3, #4]
    29b2:	693a      	ldr	r2, [r7, #16]
    29b4:	0010      	movs	r0, r2
    29b6:	4798      	blx	r3
    29b8:	e038      	b.n	2a2c <DMAC_Handler+0x120>
		}
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
    29ba:	230f      	movs	r3, #15
    29bc:	18fb      	adds	r3, r7, r3
    29be:	781b      	ldrb	r3, [r3, #0]
    29c0:	2202      	movs	r2, #2
    29c2:	4013      	ands	r3, r2
    29c4:	d016      	beq.n	29f4 <DMAC_Handler+0xe8>
		/* Clear the transfer complete flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
    29c6:	4a1d      	ldr	r2, [pc, #116]	; (2a3c <DMAC_Handler+0x130>)
    29c8:	234e      	movs	r3, #78	; 0x4e
    29ca:	2102      	movs	r1, #2
    29cc:	54d1      	strb	r1, [r2, r3]

		/* Set job status */
		resource->job_status = STATUS_OK;
    29ce:	693b      	ldr	r3, [r7, #16]
    29d0:	2200      	movs	r2, #0
    29d2:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    29d4:	693b      	ldr	r3, [r7, #16]
    29d6:	7c1b      	ldrb	r3, [r3, #16]
    29d8:	001a      	movs	r2, r3
    29da:	2302      	movs	r3, #2
    29dc:	4013      	ands	r3, r2
    29de:	d025      	beq.n	2a2c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
    29e0:	693b      	ldr	r3, [r7, #16]
    29e2:	689b      	ldr	r3, [r3, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    29e4:	2b00      	cmp	r3, #0
    29e6:	d021      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
    29e8:	693b      	ldr	r3, [r7, #16]
    29ea:	689b      	ldr	r3, [r3, #8]
    29ec:	693a      	ldr	r2, [r7, #16]
    29ee:	0010      	movs	r0, r2
    29f0:	4798      	blx	r3
    29f2:	e01b      	b.n	2a2c <DMAC_Handler+0x120>
		}
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
    29f4:	230f      	movs	r3, #15
    29f6:	18fb      	adds	r3, r7, r3
    29f8:	781b      	ldrb	r3, [r3, #0]
    29fa:	2204      	movs	r2, #4
    29fc:	4013      	ands	r3, r2
    29fe:	d015      	beq.n	2a2c <DMAC_Handler+0x120>
		/* Clear channel suspend flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
    2a00:	4a0e      	ldr	r2, [pc, #56]	; (2a3c <DMAC_Handler+0x130>)
    2a02:	234e      	movs	r3, #78	; 0x4e
    2a04:	2104      	movs	r1, #4
    2a06:	54d1      	strb	r1, [r2, r3]

		/* Set job status */
		resource->job_status = STATUS_SUSPEND;
    2a08:	693b      	ldr	r3, [r7, #16]
    2a0a:	2206      	movs	r2, #6
    2a0c:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    2a0e:	693b      	ldr	r3, [r7, #16]
    2a10:	7c1b      	ldrb	r3, [r3, #16]
    2a12:	001a      	movs	r2, r3
    2a14:	2304      	movs	r3, #4
    2a16:	4013      	ands	r3, r2
    2a18:	d008      	beq.n	2a2c <DMAC_Handler+0x120>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
    2a1a:	693b      	ldr	r3, [r7, #16]
    2a1c:	68db      	ldr	r3, [r3, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    2a1e:	2b00      	cmp	r3, #0
    2a20:	d004      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
    2a22:	693b      	ldr	r3, [r7, #16]
    2a24:	68db      	ldr	r3, [r3, #12]
    2a26:	693a      	ldr	r2, [r7, #16]
    2a28:	0010      	movs	r0, r2
    2a2a:	4798      	blx	r3
		}
	}

	system_interrupt_leave_critical_section();
    2a2c:	4b07      	ldr	r3, [pc, #28]	; (2a4c <DMAC_Handler+0x140>)
    2a2e:	4798      	blx	r3
}
    2a30:	46c0      	nop			; (mov r8, r8)
    2a32:	46bd      	mov	sp, r7
    2a34:	b006      	add	sp, #24
    2a36:	bd80      	pop	{r7, pc}
    2a38:	000028e5 	.word	0x000028e5
    2a3c:	41004800 	.word	0x41004800
    2a40:	200001c0 	.word	0x200001c0
    2a44:	20000400 	.word	0x20000400
    2a48:	20000170 	.word	0x20000170
    2a4c:	000028f9 	.word	0x000028f9

00002a50 <nvm_is_ready>:
 * \retval true   If the hardware module is ready for a new command
 * \retval false  If the hardware module is busy executing a command
 *
 */
static inline bool nvm_is_ready(void)
{
    2a50:	b580      	push	{r7, lr}
    2a52:	b082      	sub	sp, #8
    2a54:	af00      	add	r7, sp, #0
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2a56:	4b07      	ldr	r3, [pc, #28]	; (2a74 <nvm_is_ready+0x24>)
    2a58:	607b      	str	r3, [r7, #4]

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    2a5a:	687b      	ldr	r3, [r7, #4]
    2a5c:	7d1b      	ldrb	r3, [r3, #20]
    2a5e:	b2db      	uxtb	r3, r3
    2a60:	001a      	movs	r2, r3
    2a62:	2301      	movs	r3, #1
    2a64:	4013      	ands	r3, r2
    2a66:	1e5a      	subs	r2, r3, #1
    2a68:	4193      	sbcs	r3, r2
    2a6a:	b2db      	uxtb	r3, r3
}
    2a6c:	0018      	movs	r0, r3
    2a6e:	46bd      	mov	sp, r7
    2a70:	b002      	add	sp, #8
    2a72:	bd80      	pop	{r7, pc}
    2a74:	41004000 	.word	0x41004000

00002a78 <system_apb_clock_set_mask>:
{
    2a78:	b580      	push	{r7, lr}
    2a7a:	b082      	sub	sp, #8
    2a7c:	af00      	add	r7, sp, #0
    2a7e:	0002      	movs	r2, r0
    2a80:	6039      	str	r1, [r7, #0]
    2a82:	1dfb      	adds	r3, r7, #7
    2a84:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2a86:	1dfb      	adds	r3, r7, #7
    2a88:	781b      	ldrb	r3, [r3, #0]
    2a8a:	2b01      	cmp	r3, #1
    2a8c:	d00a      	beq.n	2aa4 <system_apb_clock_set_mask+0x2c>
    2a8e:	2b02      	cmp	r3, #2
    2a90:	d00f      	beq.n	2ab2 <system_apb_clock_set_mask+0x3a>
    2a92:	2b00      	cmp	r3, #0
    2a94:	d114      	bne.n	2ac0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2a96:	4b0e      	ldr	r3, [pc, #56]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2a98:	4a0d      	ldr	r2, [pc, #52]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2a9a:	6991      	ldr	r1, [r2, #24]
    2a9c:	683a      	ldr	r2, [r7, #0]
    2a9e:	430a      	orrs	r2, r1
    2aa0:	619a      	str	r2, [r3, #24]
			break;
    2aa2:	e00f      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2aa4:	4b0a      	ldr	r3, [pc, #40]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2aa6:	4a0a      	ldr	r2, [pc, #40]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2aa8:	69d1      	ldr	r1, [r2, #28]
    2aaa:	683a      	ldr	r2, [r7, #0]
    2aac:	430a      	orrs	r2, r1
    2aae:	61da      	str	r2, [r3, #28]
			break;
    2ab0:	e008      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    2ab2:	4b07      	ldr	r3, [pc, #28]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2ab4:	4a06      	ldr	r2, [pc, #24]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2ab6:	6a11      	ldr	r1, [r2, #32]
    2ab8:	683a      	ldr	r2, [r7, #0]
    2aba:	430a      	orrs	r2, r1
    2abc:	621a      	str	r2, [r3, #32]
			break;
    2abe:	e001      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    2ac0:	2317      	movs	r3, #23
    2ac2:	e000      	b.n	2ac6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    2ac4:	2300      	movs	r3, #0
}
    2ac6:	0018      	movs	r0, r3
    2ac8:	46bd      	mov	sp, r7
    2aca:	b002      	add	sp, #8
    2acc:	bd80      	pop	{r7, pc}
    2ace:	46c0      	nop			; (mov r8, r8)
    2ad0:	40000400 	.word	0x40000400

00002ad4 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    2ad4:	b580      	push	{r7, lr}
    2ad6:	b084      	sub	sp, #16
    2ad8:	af00      	add	r7, sp, #0
    2ada:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2adc:	4b2f      	ldr	r3, [pc, #188]	; (2b9c <nvm_set_config+0xc8>)
    2ade:	60fb      	str	r3, [r7, #12]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_NVMCTRL);
#else
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
    2ae0:	2104      	movs	r1, #4
    2ae2:	2001      	movs	r0, #1
    2ae4:	4b2e      	ldr	r3, [pc, #184]	; (2ba0 <nvm_set_config+0xcc>)
    2ae6:	4798      	blx	r3
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2ae8:	68fb      	ldr	r3, [r7, #12]
    2aea:	2220      	movs	r2, #32
    2aec:	32ff      	adds	r2, #255	; 0xff
    2aee:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2af0:	4b2c      	ldr	r3, [pc, #176]	; (2ba4 <nvm_set_config+0xd0>)
    2af2:	4798      	blx	r3
    2af4:	0003      	movs	r3, r0
    2af6:	001a      	movs	r2, r3
    2af8:	2301      	movs	r3, #1
    2afa:	4053      	eors	r3, r2
    2afc:	b2db      	uxtb	r3, r3
    2afe:	2b00      	cmp	r3, #0
    2b00:	d001      	beq.n	2b06 <nvm_set_config+0x32>
		return STATUS_BUSY;
    2b02:	2305      	movs	r3, #5
    2b04:	e045      	b.n	2b92 <nvm_set_config+0xbe>
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2b06:	687b      	ldr	r3, [r7, #4]
    2b08:	781b      	ldrb	r3, [r3, #0]
    2b0a:	021b      	lsls	r3, r3, #8
    2b0c:	001a      	movs	r2, r3
    2b0e:	23c0      	movs	r3, #192	; 0xc0
    2b10:	009b      	lsls	r3, r3, #2
    2b12:	401a      	ands	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    2b14:	687b      	ldr	r3, [r7, #4]
    2b16:	785b      	ldrb	r3, [r3, #1]
    2b18:	01db      	lsls	r3, r3, #7
    2b1a:	0019      	movs	r1, r3
    2b1c:	23ff      	movs	r3, #255	; 0xff
    2b1e:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2b20:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	789b      	ldrb	r3, [r3, #2]
    2b26:	005b      	lsls	r3, r3, #1
    2b28:	0019      	movs	r1, r3
    2b2a:	231e      	movs	r3, #30
    2b2c:	400b      	ands	r3, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    2b2e:	431a      	orrs	r2, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2b30:	687b      	ldr	r3, [r7, #4]
    2b32:	78db      	ldrb	r3, [r3, #3]
    2b34:	049b      	lsls	r3, r3, #18
    2b36:	0019      	movs	r1, r3
    2b38:	2380      	movs	r3, #128	; 0x80
    2b3a:	02db      	lsls	r3, r3, #11
    2b3c:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    2b3e:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    2b40:	687b      	ldr	r3, [r7, #4]
    2b42:	791b      	ldrb	r3, [r3, #4]
    2b44:	041b      	lsls	r3, r3, #16
    2b46:	0019      	movs	r1, r3
    2b48:	23c0      	movs	r3, #192	; 0xc0
    2b4a:	029b      	lsls	r3, r3, #10
    2b4c:	400b      	ands	r3, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2b4e:	431a      	orrs	r2, r3
	nvm_module->CTRLB.reg =
    2b50:	68fb      	ldr	r3, [r7, #12]
    2b52:	605a      	str	r2, [r3, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    2b54:	68fb      	ldr	r3, [r7, #12]
    2b56:	689b      	ldr	r3, [r3, #8]
    2b58:	035b      	lsls	r3, r3, #13
    2b5a:	0f5b      	lsrs	r3, r3, #29
    2b5c:	b2db      	uxtb	r3, r3
    2b5e:	001a      	movs	r2, r3
    2b60:	2308      	movs	r3, #8
    2b62:	4093      	lsls	r3, r2
    2b64:	b29a      	uxth	r2, r3
    2b66:	4b10      	ldr	r3, [pc, #64]	; (2ba8 <nvm_set_config+0xd4>)
    2b68:	801a      	strh	r2, [r3, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    2b6a:	68fb      	ldr	r3, [r7, #12]
    2b6c:	689b      	ldr	r3, [r3, #8]
    2b6e:	b29a      	uxth	r2, r3
    2b70:	4b0d      	ldr	r3, [pc, #52]	; (2ba8 <nvm_set_config+0xd4>)
    2b72:	805a      	strh	r2, [r3, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    2b74:	687b      	ldr	r3, [r7, #4]
    2b76:	785a      	ldrb	r2, [r3, #1]
    2b78:	4b0b      	ldr	r3, [pc, #44]	; (2ba8 <nvm_set_config+0xd4>)
    2b7a:	711a      	strb	r2, [r3, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2b7c:	68fb      	ldr	r3, [r7, #12]
    2b7e:	8b1b      	ldrh	r3, [r3, #24]
    2b80:	b29b      	uxth	r3, r3
    2b82:	001a      	movs	r2, r3
    2b84:	2380      	movs	r3, #128	; 0x80
    2b86:	005b      	lsls	r3, r3, #1
    2b88:	4013      	ands	r3, r2
    2b8a:	d001      	beq.n	2b90 <nvm_set_config+0xbc>
		return STATUS_ERR_IO;
    2b8c:	2310      	movs	r3, #16
    2b8e:	e000      	b.n	2b92 <nvm_set_config+0xbe>
	}

	return STATUS_OK;
    2b90:	2300      	movs	r3, #0
}
    2b92:	0018      	movs	r0, r3
    2b94:	46bd      	mov	sp, r7
    2b96:	b004      	add	sp, #16
    2b98:	bd80      	pop	{r7, pc}
    2b9a:	46c0      	nop			; (mov r8, r8)
    2b9c:	41004000 	.word	0x41004000
    2ba0:	00002a79 	.word	0x00002a79
    2ba4:	00002a51 	.word	0x00002a51
    2ba8:	200001d4 	.word	0x200001d4

00002bac <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    2bac:	b580      	push	{r7, lr}
    2bae:	b086      	sub	sp, #24
    2bb0:	af00      	add	r7, sp, #0
    2bb2:	60b9      	str	r1, [r7, #8]
    2bb4:	607a      	str	r2, [r7, #4]
    2bb6:	230f      	movs	r3, #15
    2bb8:	18fb      	adds	r3, r7, r3
    2bba:	1c02      	adds	r2, r0, #0
    2bbc:	701a      	strb	r2, [r3, #0]
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    2bbe:	4b3a      	ldr	r3, [pc, #232]	; (2ca8 <nvm_execute_command+0xfc>)
    2bc0:	881b      	ldrh	r3, [r3, #0]
    2bc2:	001a      	movs	r2, r3
    2bc4:	4b38      	ldr	r3, [pc, #224]	; (2ca8 <nvm_execute_command+0xfc>)
    2bc6:	885b      	ldrh	r3, [r3, #2]
    2bc8:	435a      	muls	r2, r3
    2bca:	68bb      	ldr	r3, [r7, #8]
    2bcc:	429a      	cmp	r2, r3
    2bce:	d209      	bcs.n	2be4 <nvm_execute_command+0x38>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    2bd0:	68bb      	ldr	r3, [r7, #8]
    2bd2:	4a36      	ldr	r2, [pc, #216]	; (2cac <nvm_execute_command+0x100>)
    2bd4:	4293      	cmp	r3, r2
    2bd6:	d903      	bls.n	2be0 <nvm_execute_command+0x34>
    2bd8:	68bb      	ldr	r3, [r7, #8]
    2bda:	4a35      	ldr	r2, [pc, #212]	; (2cb0 <nvm_execute_command+0x104>)
    2bdc:	4293      	cmp	r3, r2
    2bde:	d901      	bls.n	2be4 <nvm_execute_command+0x38>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    2be0:	2318      	movs	r3, #24
    2be2:	e05c      	b.n	2c9e <nvm_execute_command+0xf2>
#endif
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2be4:	4b33      	ldr	r3, [pc, #204]	; (2cb4 <nvm_execute_command+0x108>)
    2be6:	617b      	str	r3, [r7, #20]

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    2be8:	697b      	ldr	r3, [r7, #20]
    2bea:	685b      	ldr	r3, [r3, #4]
    2bec:	613b      	str	r3, [r7, #16]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    2bee:	693b      	ldr	r3, [r7, #16]
    2bf0:	2280      	movs	r2, #128	; 0x80
    2bf2:	02d2      	lsls	r2, r2, #11
    2bf4:	431a      	orrs	r2, r3
    2bf6:	697b      	ldr	r3, [r7, #20]
    2bf8:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2bfa:	697b      	ldr	r3, [r7, #20]
    2bfc:	2220      	movs	r2, #32
    2bfe:	32ff      	adds	r2, #255	; 0xff
    2c00:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2c02:	4b2d      	ldr	r3, [pc, #180]	; (2cb8 <nvm_execute_command+0x10c>)
    2c04:	4798      	blx	r3
    2c06:	0003      	movs	r3, r0
    2c08:	001a      	movs	r2, r3
    2c0a:	2301      	movs	r3, #1
    2c0c:	4053      	eors	r3, r2
    2c0e:	b2db      	uxtb	r3, r3
    2c10:	2b00      	cmp	r3, #0
    2c12:	d004      	beq.n	2c1e <nvm_execute_command+0x72>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    2c14:	697b      	ldr	r3, [r7, #20]
    2c16:	693a      	ldr	r2, [r7, #16]
    2c18:	605a      	str	r2, [r3, #4]
		return STATUS_BUSY;
    2c1a:	2305      	movs	r3, #5
    2c1c:	e03f      	b.n	2c9e <nvm_execute_command+0xf2>
	}

	switch (command) {
    2c1e:	230f      	movs	r3, #15
    2c20:	18fb      	adds	r3, r7, r3
    2c22:	781b      	ldrb	r3, [r3, #0]
    2c24:	2b45      	cmp	r3, #69	; 0x45
    2c26:	d81d      	bhi.n	2c64 <nvm_execute_command+0xb8>
    2c28:	009a      	lsls	r2, r3, #2
    2c2a:	4b24      	ldr	r3, [pc, #144]	; (2cbc <nvm_execute_command+0x110>)
    2c2c:	18d3      	adds	r3, r2, r3
    2c2e:	681b      	ldr	r3, [r3, #0]
    2c30:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2c32:	697b      	ldr	r3, [r7, #20]
    2c34:	8b1b      	ldrh	r3, [r3, #24]
    2c36:	b29b      	uxth	r3, r3
    2c38:	001a      	movs	r2, r3
    2c3a:	2380      	movs	r3, #128	; 0x80
    2c3c:	005b      	lsls	r3, r3, #1
    2c3e:	4013      	ands	r3, r2
    2c40:	d004      	beq.n	2c4c <nvm_execute_command+0xa0>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    2c42:	697b      	ldr	r3, [r7, #20]
    2c44:	693a      	ldr	r2, [r7, #16]
    2c46:	605a      	str	r2, [r3, #4]
				return STATUS_ERR_IO;
    2c48:	2310      	movs	r3, #16
    2c4a:	e028      	b.n	2c9e <nvm_execute_command+0xf2>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2c4c:	68bb      	ldr	r3, [r7, #8]
    2c4e:	089b      	lsrs	r3, r3, #2
    2c50:	005a      	lsls	r2, r3, #1
    2c52:	697b      	ldr	r3, [r7, #20]
    2c54:	61da      	str	r2, [r3, #28]
			break;
    2c56:	e00b      	b.n	2c70 <nvm_execute_command+0xc4>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2c58:	68bb      	ldr	r3, [r7, #8]
    2c5a:	089b      	lsrs	r3, r3, #2
    2c5c:	005a      	lsls	r2, r3, #1
    2c5e:	697b      	ldr	r3, [r7, #20]
    2c60:	61da      	str	r2, [r3, #28]
			break;
    2c62:	e005      	b.n	2c70 <nvm_execute_command+0xc4>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    2c64:	697b      	ldr	r3, [r7, #20]
    2c66:	693a      	ldr	r2, [r7, #16]
    2c68:	605a      	str	r2, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    2c6a:	2317      	movs	r3, #23
    2c6c:	e017      	b.n	2c9e <nvm_execute_command+0xf2>
			break;
    2c6e:	46c0      	nop			; (mov r8, r8)
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    2c70:	230f      	movs	r3, #15
    2c72:	18fb      	adds	r3, r7, r3
    2c74:	781b      	ldrb	r3, [r3, #0]
    2c76:	b29b      	uxth	r3, r3
    2c78:	4a11      	ldr	r2, [pc, #68]	; (2cc0 <nvm_execute_command+0x114>)
    2c7a:	4313      	orrs	r3, r2
    2c7c:	b29a      	uxth	r2, r3
    2c7e:	697b      	ldr	r3, [r7, #20]
    2c80:	801a      	strh	r2, [r3, #0]

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    2c82:	46c0      	nop			; (mov r8, r8)
    2c84:	4b0c      	ldr	r3, [pc, #48]	; (2cb8 <nvm_execute_command+0x10c>)
    2c86:	4798      	blx	r3
    2c88:	0003      	movs	r3, r0
    2c8a:	001a      	movs	r2, r3
    2c8c:	2301      	movs	r3, #1
    2c8e:	4053      	eors	r3, r2
    2c90:	b2db      	uxtb	r3, r3
    2c92:	2b00      	cmp	r3, #0
    2c94:	d1f6      	bne.n	2c84 <nvm_execute_command+0xd8>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    2c96:	697b      	ldr	r3, [r7, #20]
    2c98:	693a      	ldr	r2, [r7, #16]
    2c9a:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    2c9c:	2300      	movs	r3, #0
}
    2c9e:	0018      	movs	r0, r3
    2ca0:	46bd      	mov	sp, r7
    2ca2:	b006      	add	sp, #24
    2ca4:	bd80      	pop	{r7, pc}
    2ca6:	46c0      	nop			; (mov r8, r8)
    2ca8:	200001d4 	.word	0x200001d4
    2cac:	00803fff 	.word	0x00803fff
    2cb0:	00806000 	.word	0x00806000
    2cb4:	41004000 	.word	0x41004000
    2cb8:	00002a51 	.word	0x00002a51
    2cbc:	000173d0 	.word	0x000173d0
    2cc0:	ffffa500 	.word	0xffffa500

00002cc4 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    2cc4:	b580      	push	{r7, lr}
    2cc6:	b088      	sub	sp, #32
    2cc8:	af00      	add	r7, sp, #0
    2cca:	60f8      	str	r0, [r7, #12]
    2ccc:	60b9      	str	r1, [r7, #8]
    2cce:	1dbb      	adds	r3, r7, #6
    2cd0:	801a      	strh	r2, [r3, #0]
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2cd2:	4b4a      	ldr	r3, [pc, #296]	; (2dfc <nvm_write_buffer+0x138>)
    2cd4:	881b      	ldrh	r3, [r3, #0]
    2cd6:	001a      	movs	r2, r3
    2cd8:	4b48      	ldr	r3, [pc, #288]	; (2dfc <nvm_write_buffer+0x138>)
    2cda:	885b      	ldrh	r3, [r3, #2]
    2cdc:	435a      	muls	r2, r3
	if (destination_address >
    2cde:	68fb      	ldr	r3, [r7, #12]
    2ce0:	429a      	cmp	r2, r3
    2ce2:	d201      	bcs.n	2ce8 <nvm_write_buffer+0x24>
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    2ce4:	2318      	movs	r3, #24
    2ce6:	e084      	b.n	2df2 <nvm_write_buffer+0x12e>
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    2ce8:	4b44      	ldr	r3, [pc, #272]	; (2dfc <nvm_write_buffer+0x138>)
    2cea:	881b      	ldrh	r3, [r3, #0]
    2cec:	3b01      	subs	r3, #1
    2cee:	001a      	movs	r2, r3
    2cf0:	68fb      	ldr	r3, [r7, #12]
    2cf2:	4013      	ands	r3, r2
    2cf4:	d001      	beq.n	2cfa <nvm_write_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    2cf6:	2318      	movs	r3, #24
    2cf8:	e07b      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2cfa:	4b40      	ldr	r3, [pc, #256]	; (2dfc <nvm_write_buffer+0x138>)
    2cfc:	881b      	ldrh	r3, [r3, #0]
    2cfe:	1dba      	adds	r2, r7, #6
    2d00:	8812      	ldrh	r2, [r2, #0]
    2d02:	429a      	cmp	r2, r3
    2d04:	d901      	bls.n	2d0a <nvm_write_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    2d06:	2317      	movs	r3, #23
    2d08:	e073      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2d0a:	4b3d      	ldr	r3, [pc, #244]	; (2e00 <nvm_write_buffer+0x13c>)
    2d0c:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2d0e:	4b3d      	ldr	r3, [pc, #244]	; (2e04 <nvm_write_buffer+0x140>)
    2d10:	4798      	blx	r3
    2d12:	0003      	movs	r3, r0
    2d14:	001a      	movs	r2, r3
    2d16:	2301      	movs	r3, #1
    2d18:	4053      	eors	r3, r2
    2d1a:	b2db      	uxtb	r3, r3
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d001      	beq.n	2d24 <nvm_write_buffer+0x60>
		return STATUS_BUSY;
    2d20:	2305      	movs	r3, #5
    2d22:	e066      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    2d24:	697b      	ldr	r3, [r7, #20]
    2d26:	4a38      	ldr	r2, [pc, #224]	; (2e08 <nvm_write_buffer+0x144>)
    2d28:	801a      	strh	r2, [r3, #0]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	4b35      	ldr	r3, [pc, #212]	; (2e04 <nvm_write_buffer+0x140>)
    2d2e:	4798      	blx	r3
    2d30:	0003      	movs	r3, r0
    2d32:	001a      	movs	r2, r3
    2d34:	2301      	movs	r3, #1
    2d36:	4053      	eors	r3, r2
    2d38:	b2db      	uxtb	r3, r3
    2d3a:	2b00      	cmp	r3, #0
    2d3c:	d1f6      	bne.n	2d2c <nvm_write_buffer+0x68>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2d3e:	697b      	ldr	r3, [r7, #20]
    2d40:	2220      	movs	r2, #32
    2d42:	32ff      	adds	r2, #255	; 0xff
    2d44:	831a      	strh	r2, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    2d46:	68fb      	ldr	r3, [r7, #12]
    2d48:	085b      	lsrs	r3, r3, #1
    2d4a:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2d4c:	231a      	movs	r3, #26
    2d4e:	18fb      	adds	r3, r7, r3
    2d50:	2200      	movs	r2, #0
    2d52:	801a      	strh	r2, [r3, #0]
    2d54:	e032      	b.n	2dbc <nvm_write_buffer+0xf8>
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    2d56:	231a      	movs	r3, #26
    2d58:	18fb      	adds	r3, r7, r3
    2d5a:	881b      	ldrh	r3, [r3, #0]
    2d5c:	68ba      	ldr	r2, [r7, #8]
    2d5e:	18d3      	adds	r3, r2, r3
    2d60:	781a      	ldrb	r2, [r3, #0]
    2d62:	2318      	movs	r3, #24
    2d64:	18fb      	adds	r3, r7, r3
    2d66:	801a      	strh	r2, [r3, #0]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2d68:	231a      	movs	r3, #26
    2d6a:	18fb      	adds	r3, r7, r3
    2d6c:	881a      	ldrh	r2, [r3, #0]
    2d6e:	1dbb      	adds	r3, r7, #6
    2d70:	881b      	ldrh	r3, [r3, #0]
    2d72:	3b01      	subs	r3, #1
    2d74:	429a      	cmp	r2, r3
    2d76:	da11      	bge.n	2d9c <nvm_write_buffer+0xd8>
			data |= (buffer[i + 1] << 8);
    2d78:	231a      	movs	r3, #26
    2d7a:	18fb      	adds	r3, r7, r3
    2d7c:	881b      	ldrh	r3, [r3, #0]
    2d7e:	3301      	adds	r3, #1
    2d80:	68ba      	ldr	r2, [r7, #8]
    2d82:	18d3      	adds	r3, r2, r3
    2d84:	781b      	ldrb	r3, [r3, #0]
    2d86:	021b      	lsls	r3, r3, #8
    2d88:	b21a      	sxth	r2, r3
    2d8a:	2318      	movs	r3, #24
    2d8c:	18fb      	adds	r3, r7, r3
    2d8e:	2100      	movs	r1, #0
    2d90:	5e5b      	ldrsh	r3, [r3, r1]
    2d92:	4313      	orrs	r3, r2
    2d94:	b21a      	sxth	r2, r3
    2d96:	2318      	movs	r3, #24
    2d98:	18fb      	adds	r3, r7, r3
    2d9a:	801a      	strh	r2, [r3, #0]
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    2d9c:	69fb      	ldr	r3, [r7, #28]
    2d9e:	1c5a      	adds	r2, r3, #1
    2da0:	61fa      	str	r2, [r7, #28]
    2da2:	005b      	lsls	r3, r3, #1
    2da4:	001a      	movs	r2, r3
    2da6:	2318      	movs	r3, #24
    2da8:	18fb      	adds	r3, r7, r3
    2daa:	881b      	ldrh	r3, [r3, #0]
    2dac:	8013      	strh	r3, [r2, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    2dae:	231a      	movs	r3, #26
    2db0:	18fb      	adds	r3, r7, r3
    2db2:	221a      	movs	r2, #26
    2db4:	18ba      	adds	r2, r7, r2
    2db6:	8812      	ldrh	r2, [r2, #0]
    2db8:	3202      	adds	r2, #2
    2dba:	801a      	strh	r2, [r3, #0]
    2dbc:	231a      	movs	r3, #26
    2dbe:	18fa      	adds	r2, r7, r3
    2dc0:	1dbb      	adds	r3, r7, #6
    2dc2:	8812      	ldrh	r2, [r2, #0]
    2dc4:	881b      	ldrh	r3, [r3, #0]
    2dc6:	429a      	cmp	r2, r3
    2dc8:	d3c5      	bcc.n	2d56 <nvm_write_buffer+0x92>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2dca:	4b0c      	ldr	r3, [pc, #48]	; (2dfc <nvm_write_buffer+0x138>)
    2dcc:	791b      	ldrb	r3, [r3, #4]
    2dce:	2201      	movs	r2, #1
    2dd0:	4053      	eors	r3, r2
    2dd2:	b2db      	uxtb	r3, r3
    2dd4:	2b00      	cmp	r3, #0
    2dd6:	d00b      	beq.n	2df0 <nvm_write_buffer+0x12c>
    2dd8:	1dbb      	adds	r3, r7, #6
    2dda:	881b      	ldrh	r3, [r3, #0]
    2ddc:	2b3f      	cmp	r3, #63	; 0x3f
    2dde:	d807      	bhi.n	2df0 <nvm_write_buffer+0x12c>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    2de0:	68fb      	ldr	r3, [r7, #12]
    2de2:	2200      	movs	r2, #0
    2de4:	0019      	movs	r1, r3
    2de6:	2004      	movs	r0, #4
    2de8:	4b08      	ldr	r3, [pc, #32]	; (2e0c <nvm_write_buffer+0x148>)
    2dea:	4798      	blx	r3
    2dec:	0003      	movs	r3, r0
    2dee:	e000      	b.n	2df2 <nvm_write_buffer+0x12e>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    2df0:	2300      	movs	r3, #0
}
    2df2:	0018      	movs	r0, r3
    2df4:	46bd      	mov	sp, r7
    2df6:	b008      	add	sp, #32
    2df8:	bd80      	pop	{r7, pc}
    2dfa:	46c0      	nop			; (mov r8, r8)
    2dfc:	200001d4 	.word	0x200001d4
    2e00:	41004000 	.word	0x41004000
    2e04:	00002a51 	.word	0x00002a51
    2e08:	ffffa544 	.word	0xffffa544
    2e0c:	00002bad 	.word	0x00002bad

00002e10 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    2e10:	b580      	push	{r7, lr}
    2e12:	b088      	sub	sp, #32
    2e14:	af00      	add	r7, sp, #0
    2e16:	60f8      	str	r0, [r7, #12]
    2e18:	60b9      	str	r1, [r7, #8]
    2e1a:	1dbb      	adds	r3, r7, #6
    2e1c:	801a      	strh	r2, [r3, #0]
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2e1e:	4b38      	ldr	r3, [pc, #224]	; (2f00 <nvm_read_buffer+0xf0>)
    2e20:	881b      	ldrh	r3, [r3, #0]
    2e22:	001a      	movs	r2, r3
    2e24:	4b36      	ldr	r3, [pc, #216]	; (2f00 <nvm_read_buffer+0xf0>)
    2e26:	885b      	ldrh	r3, [r3, #2]
    2e28:	435a      	muls	r2, r3
	if (source_address >
    2e2a:	68fb      	ldr	r3, [r7, #12]
    2e2c:	429a      	cmp	r2, r3
    2e2e:	d201      	bcs.n	2e34 <nvm_read_buffer+0x24>
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    2e30:	2318      	movs	r3, #24
    2e32:	e060      	b.n	2ef6 <nvm_read_buffer+0xe6>
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    2e34:	4b32      	ldr	r3, [pc, #200]	; (2f00 <nvm_read_buffer+0xf0>)
    2e36:	881b      	ldrh	r3, [r3, #0]
    2e38:	3b01      	subs	r3, #1
    2e3a:	001a      	movs	r2, r3
    2e3c:	68fb      	ldr	r3, [r7, #12]
    2e3e:	4013      	ands	r3, r2
    2e40:	d001      	beq.n	2e46 <nvm_read_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    2e42:	2318      	movs	r3, #24
    2e44:	e057      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2e46:	4b2e      	ldr	r3, [pc, #184]	; (2f00 <nvm_read_buffer+0xf0>)
    2e48:	881b      	ldrh	r3, [r3, #0]
    2e4a:	1dba      	adds	r2, r7, #6
    2e4c:	8812      	ldrh	r2, [r2, #0]
    2e4e:	429a      	cmp	r2, r3
    2e50:	d901      	bls.n	2e56 <nvm_read_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    2e52:	2317      	movs	r3, #23
    2e54:	e04f      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2e56:	4b2b      	ldr	r3, [pc, #172]	; (2f04 <nvm_read_buffer+0xf4>)
    2e58:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2e5a:	4b2b      	ldr	r3, [pc, #172]	; (2f08 <nvm_read_buffer+0xf8>)
    2e5c:	4798      	blx	r3
    2e5e:	0003      	movs	r3, r0
    2e60:	001a      	movs	r2, r3
    2e62:	2301      	movs	r3, #1
    2e64:	4053      	eors	r3, r2
    2e66:	b2db      	uxtb	r3, r3
    2e68:	2b00      	cmp	r3, #0
    2e6a:	d001      	beq.n	2e70 <nvm_read_buffer+0x60>
		return STATUS_BUSY;
    2e6c:	2305      	movs	r3, #5
    2e6e:	e042      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2e70:	697b      	ldr	r3, [r7, #20]
    2e72:	2220      	movs	r2, #32
    2e74:	32ff      	adds	r2, #255	; 0xff
    2e76:	831a      	strh	r2, [r3, #24]

	uint32_t page_address = source_address / 2;
    2e78:	68fb      	ldr	r3, [r7, #12]
    2e7a:	085b      	lsrs	r3, r3, #1
    2e7c:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2e7e:	231a      	movs	r3, #26
    2e80:	18fb      	adds	r3, r7, r3
    2e82:	2200      	movs	r2, #0
    2e84:	801a      	strh	r2, [r3, #0]
    2e86:	e02e      	b.n	2ee6 <nvm_read_buffer+0xd6>
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    2e88:	69fb      	ldr	r3, [r7, #28]
    2e8a:	1c5a      	adds	r2, r3, #1
    2e8c:	61fa      	str	r2, [r7, #28]
    2e8e:	005b      	lsls	r3, r3, #1
    2e90:	001a      	movs	r2, r3
    2e92:	2312      	movs	r3, #18
    2e94:	18fb      	adds	r3, r7, r3
    2e96:	8812      	ldrh	r2, [r2, #0]
    2e98:	801a      	strh	r2, [r3, #0]

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    2e9a:	231a      	movs	r3, #26
    2e9c:	18fb      	adds	r3, r7, r3
    2e9e:	881b      	ldrh	r3, [r3, #0]
    2ea0:	68ba      	ldr	r2, [r7, #8]
    2ea2:	18d3      	adds	r3, r2, r3
    2ea4:	2212      	movs	r2, #18
    2ea6:	18ba      	adds	r2, r7, r2
    2ea8:	8812      	ldrh	r2, [r2, #0]
    2eaa:	b2d2      	uxtb	r2, r2
    2eac:	701a      	strb	r2, [r3, #0]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2eae:	231a      	movs	r3, #26
    2eb0:	18fb      	adds	r3, r7, r3
    2eb2:	881a      	ldrh	r2, [r3, #0]
    2eb4:	1dbb      	adds	r3, r7, #6
    2eb6:	881b      	ldrh	r3, [r3, #0]
    2eb8:	3b01      	subs	r3, #1
    2eba:	429a      	cmp	r2, r3
    2ebc:	da0c      	bge.n	2ed8 <nvm_read_buffer+0xc8>
			buffer[i + 1] = (data >> 8);
    2ebe:	231a      	movs	r3, #26
    2ec0:	18fb      	adds	r3, r7, r3
    2ec2:	881b      	ldrh	r3, [r3, #0]
    2ec4:	3301      	adds	r3, #1
    2ec6:	68ba      	ldr	r2, [r7, #8]
    2ec8:	18d3      	adds	r3, r2, r3
    2eca:	2212      	movs	r2, #18
    2ecc:	18ba      	adds	r2, r7, r2
    2ece:	8812      	ldrh	r2, [r2, #0]
    2ed0:	0a12      	lsrs	r2, r2, #8
    2ed2:	b292      	uxth	r2, r2
    2ed4:	b2d2      	uxtb	r2, r2
    2ed6:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    2ed8:	231a      	movs	r3, #26
    2eda:	18fb      	adds	r3, r7, r3
    2edc:	221a      	movs	r2, #26
    2ede:	18ba      	adds	r2, r7, r2
    2ee0:	8812      	ldrh	r2, [r2, #0]
    2ee2:	3202      	adds	r2, #2
    2ee4:	801a      	strh	r2, [r3, #0]
    2ee6:	231a      	movs	r3, #26
    2ee8:	18fa      	adds	r2, r7, r3
    2eea:	1dbb      	adds	r3, r7, #6
    2eec:	8812      	ldrh	r2, [r2, #0]
    2eee:	881b      	ldrh	r3, [r3, #0]
    2ef0:	429a      	cmp	r2, r3
    2ef2:	d3c9      	bcc.n	2e88 <nvm_read_buffer+0x78>
		}
	}

	return STATUS_OK;
    2ef4:	2300      	movs	r3, #0
}
    2ef6:	0018      	movs	r0, r3
    2ef8:	46bd      	mov	sp, r7
    2efa:	b008      	add	sp, #32
    2efc:	bd80      	pop	{r7, pc}
    2efe:	46c0      	nop			; (mov r8, r8)
    2f00:	200001d4 	.word	0x200001d4
    2f04:	41004000 	.word	0x41004000
    2f08:	00002a51 	.word	0x00002a51

00002f0c <nvm_erase_row>:
 *                                 acceptable range of the NVM memory region or
 *                                 not aligned to the start of a row
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    2f0c:	b580      	push	{r7, lr}
    2f0e:	b084      	sub	sp, #16
    2f10:	af00      	add	r7, sp, #0
    2f12:	6078      	str	r0, [r7, #4]
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2f14:	4b1e      	ldr	r3, [pc, #120]	; (2f90 <nvm_erase_row+0x84>)
    2f16:	881b      	ldrh	r3, [r3, #0]
    2f18:	001a      	movs	r2, r3
    2f1a:	4b1d      	ldr	r3, [pc, #116]	; (2f90 <nvm_erase_row+0x84>)
    2f1c:	885b      	ldrh	r3, [r3, #2]
    2f1e:	435a      	muls	r2, r3
	if (row_address >
    2f20:	687b      	ldr	r3, [r7, #4]
    2f22:	429a      	cmp	r2, r3
    2f24:	d201      	bcs.n	2f2a <nvm_erase_row+0x1e>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    2f26:	2318      	movs	r3, #24
    2f28:	e02d      	b.n	2f86 <nvm_erase_row+0x7a>
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2f2a:	4b19      	ldr	r3, [pc, #100]	; (2f90 <nvm_erase_row+0x84>)
    2f2c:	881b      	ldrh	r3, [r3, #0]
    2f2e:	009b      	lsls	r3, r3, #2
    2f30:	3b01      	subs	r3, #1
    2f32:	001a      	movs	r2, r3
    2f34:	687b      	ldr	r3, [r7, #4]
    2f36:	4013      	ands	r3, r2
    2f38:	d001      	beq.n	2f3e <nvm_erase_row+0x32>
		return STATUS_ERR_BAD_ADDRESS;
    2f3a:	2318      	movs	r3, #24
    2f3c:	e023      	b.n	2f86 <nvm_erase_row+0x7a>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2f3e:	4b15      	ldr	r3, [pc, #84]	; (2f94 <nvm_erase_row+0x88>)
    2f40:	60fb      	str	r3, [r7, #12]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2f42:	4b15      	ldr	r3, [pc, #84]	; (2f98 <nvm_erase_row+0x8c>)
    2f44:	4798      	blx	r3
    2f46:	0003      	movs	r3, r0
    2f48:	001a      	movs	r2, r3
    2f4a:	2301      	movs	r3, #1
    2f4c:	4053      	eors	r3, r2
    2f4e:	b2db      	uxtb	r3, r3
    2f50:	2b00      	cmp	r3, #0
    2f52:	d001      	beq.n	2f58 <nvm_erase_row+0x4c>
		return STATUS_BUSY;
    2f54:	2305      	movs	r3, #5
    2f56:	e016      	b.n	2f86 <nvm_erase_row+0x7a>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2f58:	68fb      	ldr	r3, [r7, #12]
    2f5a:	2220      	movs	r2, #32
    2f5c:	32ff      	adds	r2, #255	; 0xff
    2f5e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    2f60:	687b      	ldr	r3, [r7, #4]
    2f62:	089b      	lsrs	r3, r3, #2
    2f64:	005a      	lsls	r2, r3, #1
    2f66:	68fb      	ldr	r3, [r7, #12]
    2f68:	61da      	str	r2, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    2f6a:	68fb      	ldr	r3, [r7, #12]
    2f6c:	4a0b      	ldr	r2, [pc, #44]	; (2f9c <nvm_erase_row+0x90>)
    2f6e:	801a      	strh	r2, [r3, #0]
#endif

	while (!nvm_is_ready()) {
    2f70:	46c0      	nop			; (mov r8, r8)
    2f72:	4b09      	ldr	r3, [pc, #36]	; (2f98 <nvm_erase_row+0x8c>)
    2f74:	4798      	blx	r3
    2f76:	0003      	movs	r3, r0
    2f78:	001a      	movs	r2, r3
    2f7a:	2301      	movs	r3, #1
    2f7c:	4053      	eors	r3, r2
    2f7e:	b2db      	uxtb	r3, r3
    2f80:	2b00      	cmp	r3, #0
    2f82:	d1f6      	bne.n	2f72 <nvm_erase_row+0x66>
	}

	return STATUS_OK;
    2f84:	2300      	movs	r3, #0
}
    2f86:	0018      	movs	r0, r3
    2f88:	46bd      	mov	sp, r7
    2f8a:	b004      	add	sp, #16
    2f8c:	bd80      	pop	{r7, pc}
    2f8e:	46c0      	nop			; (mov r8, r8)
    2f90:	200001d4 	.word	0x200001d4
    2f94:	41004000 	.word	0x41004000
    2f98:	00002a51 	.word	0x00002a51
    2f9c:	ffffa502 	.word	0xffffa502

00002fa0 <nvm_get_parameters>:
 * \param[out] parameters    Parameter structure, which holds page size and
 *                           number of pages in the NVM memory
 */
void nvm_get_parameters(
		struct nvm_parameters *const parameters)
{
    2fa0:	b580      	push	{r7, lr}
    2fa2:	b086      	sub	sp, #24
    2fa4:	af00      	add	r7, sp, #0
    2fa6:	6078      	str	r0, [r7, #4]
	/* Sanity check parameters */
	Assert(parameters);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2fa8:	4b2a      	ldr	r3, [pc, #168]	; (3054 <nvm_get_parameters+0xb4>)
    2faa:	617b      	str	r3, [r7, #20]

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2fac:	697b      	ldr	r3, [r7, #20]
    2fae:	2220      	movs	r2, #32
    2fb0:	32ff      	adds	r2, #255	; 0xff
    2fb2:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    2fb4:	697b      	ldr	r3, [r7, #20]
    2fb6:	689b      	ldr	r3, [r3, #8]
    2fb8:	613b      	str	r3, [r7, #16]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    2fba:	693b      	ldr	r3, [r7, #16]
    2fbc:	0c1b      	lsrs	r3, r3, #16
    2fbe:	2207      	movs	r2, #7
    2fc0:	4013      	ands	r3, r2
    2fc2:	2208      	movs	r2, #8
    2fc4:	409a      	lsls	r2, r3
    2fc6:	0013      	movs	r3, r2
	parameters->page_size =
    2fc8:	b2da      	uxtb	r2, r3
    2fca:	687b      	ldr	r3, [r7, #4]
    2fcc:	701a      	strb	r2, [r3, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    2fce:	693b      	ldr	r3, [r7, #16]
    2fd0:	b29a      	uxth	r2, r3
    2fd2:	687b      	ldr	r3, [r7, #4]
    2fd4:	805a      	strh	r2, [r3, #2]
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    2fd6:	4b20      	ldr	r3, [pc, #128]	; (3058 <nvm_get_parameters+0xb8>)
    2fd8:	881b      	ldrh	r3, [r3, #0]
    2fda:	b29b      	uxth	r3, r3
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    2fdc:	091b      	lsrs	r3, r3, #4
    2fde:	b29a      	uxth	r2, r3
	uint16_t eeprom_fuse_value =
    2fe0:	230e      	movs	r3, #14
    2fe2:	18fb      	adds	r3, r7, r3
    2fe4:	2107      	movs	r1, #7
    2fe6:	400a      	ands	r2, r1
    2fe8:	801a      	strh	r2, [r3, #0]

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    2fea:	230e      	movs	r3, #14
    2fec:	18fb      	adds	r3, r7, r3
    2fee:	881b      	ldrh	r3, [r3, #0]
    2ff0:	2b07      	cmp	r3, #7
    2ff2:	d103      	bne.n	2ffc <nvm_get_parameters+0x5c>
		parameters->eeprom_number_of_pages = 0;
    2ff4:	687b      	ldr	r3, [r7, #4]
    2ff6:	2200      	movs	r2, #0
    2ff8:	605a      	str	r2, [r3, #4]
    2ffa:	e00a      	b.n	3012 <nvm_get_parameters+0x72>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    2ffc:	230e      	movs	r3, #14
    2ffe:	18fb      	adds	r3, r7, r3
    3000:	881b      	ldrh	r3, [r3, #0]
    3002:	2206      	movs	r2, #6
    3004:	1ad3      	subs	r3, r2, r3
    3006:	2204      	movs	r2, #4
    3008:	409a      	lsls	r2, r3
    300a:	0013      	movs	r3, r2
    300c:	001a      	movs	r2, r3
		parameters->eeprom_number_of_pages =
    300e:	687b      	ldr	r3, [r7, #4]
    3010:	605a      	str	r2, [r3, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    3012:	4b11      	ldr	r3, [pc, #68]	; (3058 <nvm_get_parameters+0xb8>)
    3014:	881b      	ldrh	r3, [r3, #0]
    3016:	b29a      	uxth	r2, r3
	uint16_t boot_fuse_value =
    3018:	230c      	movs	r3, #12
    301a:	18fb      	adds	r3, r7, r3
    301c:	2107      	movs	r1, #7
    301e:	400a      	ands	r2, r1
    3020:	801a      	strh	r2, [r3, #0]
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    3022:	230c      	movs	r3, #12
    3024:	18fb      	adds	r3, r7, r3
    3026:	881b      	ldrh	r3, [r3, #0]
    3028:	2b07      	cmp	r3, #7
    302a:	d103      	bne.n	3034 <nvm_get_parameters+0x94>
		parameters->bootloader_number_of_pages = 0;
    302c:	687b      	ldr	r3, [r7, #4]
    302e:	2200      	movs	r2, #0
    3030:	609a      	str	r2, [r3, #8]
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    3032:	e00a      	b.n	304a <nvm_get_parameters+0xaa>
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    3034:	230c      	movs	r3, #12
    3036:	18fb      	adds	r3, r7, r3
    3038:	881b      	ldrh	r3, [r3, #0]
    303a:	2207      	movs	r2, #7
    303c:	1ad3      	subs	r3, r2, r3
    303e:	2204      	movs	r2, #4
    3040:	409a      	lsls	r2, r3
    3042:	0013      	movs	r3, r2
    3044:	001a      	movs	r2, r3
		parameters->bootloader_number_of_pages =
    3046:	687b      	ldr	r3, [r7, #4]
    3048:	609a      	str	r2, [r3, #8]
}
    304a:	46c0      	nop			; (mov r8, r8)
    304c:	46bd      	mov	sp, r7
    304e:	b006      	add	sp, #24
    3050:	bd80      	pop	{r7, pc}
    3052:	46c0      	nop			; (mov r8, r8)
    3054:	41004000 	.word	0x41004000
    3058:	00804000 	.word	0x00804000

0000305c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    305c:	b580      	push	{r7, lr}
    305e:	af00      	add	r7, sp, #0
    3060:	2000      	movs	r0, #0
    3062:	4b02      	ldr	r3, [pc, #8]	; (306c <TCC0_Handler+0x10>)
    3064:	4798      	blx	r3
    3066:	46c0      	nop			; (mov r8, r8)
    3068:	46bd      	mov	sp, r7
    306a:	bd80      	pop	{r7, pc}
    306c:	00003099 	.word	0x00003099

00003070 <TCC1_Handler>:
    3070:	b580      	push	{r7, lr}
    3072:	af00      	add	r7, sp, #0
    3074:	2001      	movs	r0, #1
    3076:	4b02      	ldr	r3, [pc, #8]	; (3080 <TCC1_Handler+0x10>)
    3078:	4798      	blx	r3
    307a:	46c0      	nop			; (mov r8, r8)
    307c:	46bd      	mov	sp, r7
    307e:	bd80      	pop	{r7, pc}
    3080:	00003099 	.word	0x00003099

00003084 <TCC2_Handler>:
    3084:	b580      	push	{r7, lr}
    3086:	af00      	add	r7, sp, #0
    3088:	2002      	movs	r0, #2
    308a:	4b02      	ldr	r3, [pc, #8]	; (3094 <TCC2_Handler+0x10>)
    308c:	4798      	blx	r3
    308e:	46c0      	nop			; (mov r8, r8)
    3090:	46bd      	mov	sp, r7
    3092:	bd80      	pop	{r7, pc}
    3094:	00003099 	.word	0x00003099

00003098 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    3098:	b580      	push	{r7, lr}
    309a:	b086      	sub	sp, #24
    309c:	af00      	add	r7, sp, #0
    309e:	0002      	movs	r2, r0
    30a0:	1dfb      	adds	r3, r7, #7
    30a2:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    30a4:	1dfb      	adds	r3, r7, #7
    30a6:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    30a8:	4b18      	ldr	r3, [pc, #96]	; (310c <_tcc_interrupt_handler+0x74>)
    30aa:	0092      	lsls	r2, r2, #2
    30ac:	58d3      	ldr	r3, [r2, r3]
    30ae:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30b0:	693b      	ldr	r3, [r7, #16]
    30b2:	681b      	ldr	r3, [r3, #0]
    30b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    30b6:	693b      	ldr	r3, [r7, #16]
    30b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30ba:	401a      	ands	r2, r3
			module->enable_callback_mask);
    30bc:	693b      	ldr	r3, [r7, #16]
    30be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30c0:	4013      	ands	r3, r2
    30c2:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    30c4:	2300      	movs	r3, #0
    30c6:	617b      	str	r3, [r7, #20]
    30c8:	e019      	b.n	30fe <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    30ca:	4b11      	ldr	r3, [pc, #68]	; (3110 <_tcc_interrupt_handler+0x78>)
    30cc:	697a      	ldr	r2, [r7, #20]
    30ce:	0092      	lsls	r2, r2, #2
    30d0:	58d3      	ldr	r3, [r2, r3]
    30d2:	68fa      	ldr	r2, [r7, #12]
    30d4:	4013      	ands	r3, r2
    30d6:	d00f      	beq.n	30f8 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    30d8:	693a      	ldr	r2, [r7, #16]
    30da:	697b      	ldr	r3, [r7, #20]
    30dc:	009b      	lsls	r3, r3, #2
    30de:	18d3      	adds	r3, r2, r3
    30e0:	3304      	adds	r3, #4
    30e2:	681b      	ldr	r3, [r3, #0]
    30e4:	693a      	ldr	r2, [r7, #16]
    30e6:	0010      	movs	r0, r2
    30e8:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    30ea:	693b      	ldr	r3, [r7, #16]
    30ec:	681b      	ldr	r3, [r3, #0]
    30ee:	4a08      	ldr	r2, [pc, #32]	; (3110 <_tcc_interrupt_handler+0x78>)
    30f0:	6979      	ldr	r1, [r7, #20]
    30f2:	0089      	lsls	r1, r1, #2
    30f4:	588a      	ldr	r2, [r1, r2]
    30f6:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    30f8:	697b      	ldr	r3, [r7, #20]
    30fa:	3301      	adds	r3, #1
    30fc:	617b      	str	r3, [r7, #20]
    30fe:	697b      	ldr	r3, [r7, #20]
    3100:	2b0b      	cmp	r3, #11
    3102:	dde2      	ble.n	30ca <_tcc_interrupt_handler+0x32>
		}
	}
}
    3104:	46c0      	nop			; (mov r8, r8)
    3106:	46bd      	mov	sp, r7
    3108:	b006      	add	sp, #24
    310a:	bd80      	pop	{r7, pc}
    310c:	20000450 	.word	0x20000450
    3110:	000174e8 	.word	0x000174e8

00003114 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3114:	b580      	push	{r7, lr}
    3116:	af00      	add	r7, sp, #0
    3118:	2000      	movs	r0, #0
    311a:	4b02      	ldr	r3, [pc, #8]	; (3124 <TC3_Handler+0x10>)
    311c:	4798      	blx	r3
    311e:	46c0      	nop			; (mov r8, r8)
    3120:	46bd      	mov	sp, r7
    3122:	bd80      	pop	{r7, pc}
    3124:	00003151 	.word	0x00003151

00003128 <TC4_Handler>:
    3128:	b580      	push	{r7, lr}
    312a:	af00      	add	r7, sp, #0
    312c:	2001      	movs	r0, #1
    312e:	4b02      	ldr	r3, [pc, #8]	; (3138 <TC4_Handler+0x10>)
    3130:	4798      	blx	r3
    3132:	46c0      	nop			; (mov r8, r8)
    3134:	46bd      	mov	sp, r7
    3136:	bd80      	pop	{r7, pc}
    3138:	00003151 	.word	0x00003151

0000313c <TC5_Handler>:
    313c:	b580      	push	{r7, lr}
    313e:	af00      	add	r7, sp, #0
    3140:	2002      	movs	r0, #2
    3142:	4b02      	ldr	r3, [pc, #8]	; (314c <TC5_Handler+0x10>)
    3144:	4798      	blx	r3
    3146:	46c0      	nop			; (mov r8, r8)
    3148:	46bd      	mov	sp, r7
    314a:	bd80      	pop	{r7, pc}
    314c:	00003151 	.word	0x00003151

00003150 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    3150:	b580      	push	{r7, lr}
    3152:	b084      	sub	sp, #16
    3154:	af00      	add	r7, sp, #0
    3156:	0002      	movs	r2, r0
    3158:	1dfb      	adds	r3, r7, #7
    315a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    315c:	1dfb      	adds	r3, r7, #7
    315e:	781a      	ldrb	r2, [r3, #0]
	struct tc_module *module
    3160:	4b28      	ldr	r3, [pc, #160]	; (3204 <_tc_interrupt_handler+0xb4>)
    3162:	0092      	lsls	r2, r2, #2
    3164:	58d3      	ldr	r3, [r2, r3]
    3166:	60fb      	str	r3, [r7, #12]

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3168:	68fb      	ldr	r3, [r7, #12]
    316a:	681b      	ldr	r3, [r3, #0]
    316c:	7b9b      	ldrb	r3, [r3, #14]
    316e:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    3170:	68fa      	ldr	r2, [r7, #12]
    3172:	7e12      	ldrb	r2, [r2, #24]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3174:	4013      	ands	r3, r2
    3176:	b2da      	uxtb	r2, r3
			module->enable_callback_mask;
    3178:	68fb      	ldr	r3, [r7, #12]
    317a:	7e59      	ldrb	r1, [r3, #25]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    317c:	230b      	movs	r3, #11
    317e:	18fb      	adds	r3, r7, r3
    3180:	400a      	ands	r2, r1
    3182:	701a      	strb	r2, [r3, #0]

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3184:	230b      	movs	r3, #11
    3186:	18fb      	adds	r3, r7, r3
    3188:	781b      	ldrb	r3, [r3, #0]
    318a:	2201      	movs	r2, #1
    318c:	4013      	ands	r3, r2
    318e:	d008      	beq.n	31a2 <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3190:	68fb      	ldr	r3, [r7, #12]
    3192:	689b      	ldr	r3, [r3, #8]
    3194:	68fa      	ldr	r2, [r7, #12]
    3196:	0010      	movs	r0, r2
    3198:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    319a:	68fb      	ldr	r3, [r7, #12]
    319c:	681b      	ldr	r3, [r3, #0]
    319e:	2201      	movs	r2, #1
    31a0:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    31a2:	230b      	movs	r3, #11
    31a4:	18fb      	adds	r3, r7, r3
    31a6:	781b      	ldrb	r3, [r3, #0]
    31a8:	2202      	movs	r2, #2
    31aa:	4013      	ands	r3, r2
    31ac:	d008      	beq.n	31c0 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    31ae:	68fb      	ldr	r3, [r7, #12]
    31b0:	68db      	ldr	r3, [r3, #12]
    31b2:	68fa      	ldr	r2, [r7, #12]
    31b4:	0010      	movs	r0, r2
    31b6:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    31b8:	68fb      	ldr	r3, [r7, #12]
    31ba:	681b      	ldr	r3, [r3, #0]
    31bc:	2202      	movs	r2, #2
    31be:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    31c0:	230b      	movs	r3, #11
    31c2:	18fb      	adds	r3, r7, r3
    31c4:	781b      	ldrb	r3, [r3, #0]
    31c6:	2210      	movs	r2, #16
    31c8:	4013      	ands	r3, r2
    31ca:	d008      	beq.n	31de <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    31cc:	68fb      	ldr	r3, [r7, #12]
    31ce:	691b      	ldr	r3, [r3, #16]
    31d0:	68fa      	ldr	r2, [r7, #12]
    31d2:	0010      	movs	r0, r2
    31d4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    31d6:	68fb      	ldr	r3, [r7, #12]
    31d8:	681b      	ldr	r3, [r3, #0]
    31da:	2210      	movs	r2, #16
    31dc:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    31de:	230b      	movs	r3, #11
    31e0:	18fb      	adds	r3, r7, r3
    31e2:	781b      	ldrb	r3, [r3, #0]
    31e4:	2220      	movs	r2, #32
    31e6:	4013      	ands	r3, r2
    31e8:	d008      	beq.n	31fc <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    31ea:	68fb      	ldr	r3, [r7, #12]
    31ec:	695b      	ldr	r3, [r3, #20]
    31ee:	68fa      	ldr	r2, [r7, #12]
    31f0:	0010      	movs	r0, r2
    31f2:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    31f4:	68fb      	ldr	r3, [r7, #12]
    31f6:	681b      	ldr	r3, [r3, #0]
    31f8:	2220      	movs	r2, #32
    31fa:	739a      	strb	r2, [r3, #14]
	}
}
    31fc:	46c0      	nop			; (mov r8, r8)
    31fe:	46bd      	mov	sp, r7
    3200:	b004      	add	sp, #16
    3202:	bd80      	pop	{r7, pc}
    3204:	2000045c 	.word	0x2000045c

00003208 <system_gclk_chan_get_config_defaults>:
{
    3208:	b580      	push	{r7, lr}
    320a:	b082      	sub	sp, #8
    320c:	af00      	add	r7, sp, #0
    320e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    3210:	687b      	ldr	r3, [r7, #4]
    3212:	2200      	movs	r2, #0
    3214:	701a      	strb	r2, [r3, #0]
}
    3216:	46c0      	nop			; (mov r8, r8)
    3218:	46bd      	mov	sp, r7
    321a:	b002      	add	sp, #8
    321c:	bd80      	pop	{r7, pc}
	...

00003220 <system_apb_clock_set_mask>:
{
    3220:	b580      	push	{r7, lr}
    3222:	b082      	sub	sp, #8
    3224:	af00      	add	r7, sp, #0
    3226:	0002      	movs	r2, r0
    3228:	6039      	str	r1, [r7, #0]
    322a:	1dfb      	adds	r3, r7, #7
    322c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    322e:	1dfb      	adds	r3, r7, #7
    3230:	781b      	ldrb	r3, [r3, #0]
    3232:	2b01      	cmp	r3, #1
    3234:	d00a      	beq.n	324c <system_apb_clock_set_mask+0x2c>
    3236:	2b02      	cmp	r3, #2
    3238:	d00f      	beq.n	325a <system_apb_clock_set_mask+0x3a>
    323a:	2b00      	cmp	r3, #0
    323c:	d114      	bne.n	3268 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    323e:	4b0e      	ldr	r3, [pc, #56]	; (3278 <system_apb_clock_set_mask+0x58>)
    3240:	4a0d      	ldr	r2, [pc, #52]	; (3278 <system_apb_clock_set_mask+0x58>)
    3242:	6991      	ldr	r1, [r2, #24]
    3244:	683a      	ldr	r2, [r7, #0]
    3246:	430a      	orrs	r2, r1
    3248:	619a      	str	r2, [r3, #24]
			break;
    324a:	e00f      	b.n	326c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    324c:	4b0a      	ldr	r3, [pc, #40]	; (3278 <system_apb_clock_set_mask+0x58>)
    324e:	4a0a      	ldr	r2, [pc, #40]	; (3278 <system_apb_clock_set_mask+0x58>)
    3250:	69d1      	ldr	r1, [r2, #28]
    3252:	683a      	ldr	r2, [r7, #0]
    3254:	430a      	orrs	r2, r1
    3256:	61da      	str	r2, [r3, #28]
			break;
    3258:	e008      	b.n	326c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    325a:	4b07      	ldr	r3, [pc, #28]	; (3278 <system_apb_clock_set_mask+0x58>)
    325c:	4a06      	ldr	r2, [pc, #24]	; (3278 <system_apb_clock_set_mask+0x58>)
    325e:	6a11      	ldr	r1, [r2, #32]
    3260:	683a      	ldr	r2, [r7, #0]
    3262:	430a      	orrs	r2, r1
    3264:	621a      	str	r2, [r3, #32]
			break;
    3266:	e001      	b.n	326c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    3268:	2317      	movs	r3, #23
    326a:	e000      	b.n	326e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    326c:	2300      	movs	r3, #0
}
    326e:	0018      	movs	r0, r3
    3270:	46bd      	mov	sp, r7
    3272:	b002      	add	sp, #8
    3274:	bd80      	pop	{r7, pc}
    3276:	46c0      	nop			; (mov r8, r8)
    3278:	40000400 	.word	0x40000400

0000327c <system_pinmux_get_config_defaults>:
{
    327c:	b580      	push	{r7, lr}
    327e:	b082      	sub	sp, #8
    3280:	af00      	add	r7, sp, #0
    3282:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3284:	687b      	ldr	r3, [r7, #4]
    3286:	2280      	movs	r2, #128	; 0x80
    3288:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    328a:	687b      	ldr	r3, [r7, #4]
    328c:	2200      	movs	r2, #0
    328e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3290:	687b      	ldr	r3, [r7, #4]
    3292:	2201      	movs	r2, #1
    3294:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3296:	687b      	ldr	r3, [r7, #4]
    3298:	2200      	movs	r2, #0
    329a:	70da      	strb	r2, [r3, #3]
}
    329c:	46c0      	nop			; (mov r8, r8)
    329e:	46bd      	mov	sp, r7
    32a0:	b002      	add	sp, #8
    32a2:	bd80      	pop	{r7, pc}

000032a4 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    32a4:	b580      	push	{r7, lr}
    32a6:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    32a8:	4b05      	ldr	r3, [pc, #20]	; (32c0 <system_is_debugger_present+0x1c>)
    32aa:	789b      	ldrb	r3, [r3, #2]
    32ac:	b2db      	uxtb	r3, r3
    32ae:	001a      	movs	r2, r3
    32b0:	2302      	movs	r3, #2
    32b2:	4013      	ands	r3, r2
    32b4:	1e5a      	subs	r2, r3, #1
    32b6:	4193      	sbcs	r3, r2
    32b8:	b2db      	uxtb	r3, r3
}
    32ba:	0018      	movs	r0, r3
    32bc:	46bd      	mov	sp, r7
    32be:	bd80      	pop	{r7, pc}
    32c0:	41002000 	.word	0x41002000

000032c4 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    32c4:	b580      	push	{r7, lr}
    32c6:	b084      	sub	sp, #16
    32c8:	af00      	add	r7, sp, #0
    32ca:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    32cc:	687b      	ldr	r3, [r7, #4]
    32ce:	681b      	ldr	r3, [r3, #0]
    32d0:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    32d2:	68fb      	ldr	r3, [r7, #12]
    32d4:	69db      	ldr	r3, [r3, #28]
    32d6:	2207      	movs	r2, #7
    32d8:	4013      	ands	r3, r2
    32da:	1e5a      	subs	r2, r3, #1
    32dc:	4193      	sbcs	r3, r2
    32de:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    32e0:	0018      	movs	r0, r3
    32e2:	46bd      	mov	sp, r7
    32e4:	b004      	add	sp, #16
    32e6:	bd80      	pop	{r7, pc}

000032e8 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    32e8:	b580      	push	{r7, lr}
    32ea:	b082      	sub	sp, #8
    32ec:	af00      	add	r7, sp, #0
    32ee:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    32f0:	46c0      	nop			; (mov r8, r8)
    32f2:	687b      	ldr	r3, [r7, #4]
    32f4:	0018      	movs	r0, r3
    32f6:	4b04      	ldr	r3, [pc, #16]	; (3308 <_i2c_master_wait_for_sync+0x20>)
    32f8:	4798      	blx	r3
    32fa:	1e03      	subs	r3, r0, #0
    32fc:	d1f9      	bne.n	32f2 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    32fe:	46c0      	nop			; (mov r8, r8)
    3300:	46bd      	mov	sp, r7
    3302:	b002      	add	sp, #8
    3304:	bd80      	pop	{r7, pc}
    3306:	46c0      	nop			; (mov r8, r8)
    3308:	000032c5 	.word	0x000032c5

0000330c <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
    330c:	b5f0      	push	{r4, r5, r6, r7, lr}
    330e:	b095      	sub	sp, #84	; 0x54
    3310:	af00      	add	r7, sp, #0
    3312:	60f8      	str	r0, [r7, #12]
    3314:	60b9      	str	r1, [r7, #8]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
    3316:	2300      	movs	r3, #0
    3318:	637b      	str	r3, [r7, #52]	; 0x34
	int32_t tmp_baud_hs = 0;
    331a:	2300      	movs	r3, #0
    331c:	64bb      	str	r3, [r7, #72]	; 0x48
	int32_t tmp_baudlow_hs = 0;
    331e:	2300      	movs	r3, #0
    3320:	647b      	str	r3, [r7, #68]	; 0x44
	enum status_code tmp_status_code = STATUS_OK;
    3322:	233b      	movs	r3, #59	; 0x3b
    3324:	2208      	movs	r2, #8
    3326:	4694      	mov	ip, r2
    3328:	44bc      	add	ip, r7
    332a:	4463      	add	r3, ip
    332c:	2200      	movs	r2, #0
    332e:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3330:	68fb      	ldr	r3, [r7, #12]
    3332:	681b      	ldr	r3, [r3, #0]
    3334:	633b      	str	r3, [r7, #48]	; 0x30
	Sercom *const sercom_hw = module->hw;
    3336:	68fb      	ldr	r3, [r7, #12]
    3338:	681b      	ldr	r3, [r3, #0]
    333a:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    333c:	2323      	movs	r3, #35	; 0x23
    333e:	2208      	movs	r2, #8
    3340:	18ba      	adds	r2, r7, r2
    3342:	18d4      	adds	r4, r2, r3
    3344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3346:	0018      	movs	r0, r3
    3348:	4bdb      	ldr	r3, [pc, #876]	; (36b8 <_i2c_master_set_config+0x3ac>)
    334a:	4798      	blx	r3
    334c:	0003      	movs	r3, r0
    334e:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    3350:	230c      	movs	r3, #12
    3352:	2208      	movs	r2, #8
    3354:	4694      	mov	ip, r2
    3356:	44bc      	add	ip, r7
    3358:	4463      	add	r3, ip
    335a:	0018      	movs	r0, r3
    335c:	4bd7      	ldr	r3, [pc, #860]	; (36bc <_i2c_master_set_config+0x3b0>)
    335e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    3360:	68bb      	ldr	r3, [r7, #8]
    3362:	69db      	ldr	r3, [r3, #28]
    3364:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t pad1 = config->pinmux_pad1;
    3366:	68bb      	ldr	r3, [r7, #8]
    3368:	6a1b      	ldr	r3, [r3, #32]
    336a:	63bb      	str	r3, [r7, #56]	; 0x38

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    336c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    336e:	2b00      	cmp	r3, #0
    3370:	d106      	bne.n	3380 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    3372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3374:	2100      	movs	r1, #0
    3376:	0018      	movs	r0, r3
    3378:	4bd1      	ldr	r3, [pc, #836]	; (36c0 <_i2c_master_set_config+0x3b4>)
    337a:	4798      	blx	r3
    337c:	0003      	movs	r3, r0
    337e:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    3380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3382:	b2da      	uxtb	r2, r3
    3384:	230c      	movs	r3, #12
    3386:	2108      	movs	r1, #8
    3388:	468c      	mov	ip, r1
    338a:	44bc      	add	ip, r7
    338c:	4463      	add	r3, ip
    338e:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    3390:	230c      	movs	r3, #12
    3392:	2208      	movs	r2, #8
    3394:	4694      	mov	ip, r2
    3396:	44bc      	add	ip, r7
    3398:	4463      	add	r3, ip
    339a:	2202      	movs	r2, #2
    339c:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    339e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    33a0:	0c1b      	lsrs	r3, r3, #16
    33a2:	b2db      	uxtb	r3, r3
    33a4:	220c      	movs	r2, #12
    33a6:	2108      	movs	r1, #8
    33a8:	468c      	mov	ip, r1
    33aa:	44bc      	add	ip, r7
    33ac:	4462      	add	r2, ip
    33ae:	0011      	movs	r1, r2
    33b0:	0018      	movs	r0, r3
    33b2:	4bc4      	ldr	r3, [pc, #784]	; (36c4 <_i2c_master_set_config+0x3b8>)
    33b4:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    33b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33b8:	2b00      	cmp	r3, #0
    33ba:	d106      	bne.n	33ca <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    33bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33be:	2101      	movs	r1, #1
    33c0:	0018      	movs	r0, r3
    33c2:	4bbf      	ldr	r3, [pc, #764]	; (36c0 <_i2c_master_set_config+0x3b4>)
    33c4:	4798      	blx	r3
    33c6:	0003      	movs	r3, r0
    33c8:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    33ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33cc:	b2da      	uxtb	r2, r3
    33ce:	230c      	movs	r3, #12
    33d0:	2108      	movs	r1, #8
    33d2:	468c      	mov	ip, r1
    33d4:	44bc      	add	ip, r7
    33d6:	4463      	add	r3, ip
    33d8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    33da:	230c      	movs	r3, #12
    33dc:	2208      	movs	r2, #8
    33de:	4694      	mov	ip, r2
    33e0:	44bc      	add	ip, r7
    33e2:	4463      	add	r3, ip
    33e4:	2202      	movs	r2, #2
    33e6:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    33e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33ea:	0c1b      	lsrs	r3, r3, #16
    33ec:	b2db      	uxtb	r3, r3
    33ee:	220c      	movs	r2, #12
    33f0:	2108      	movs	r1, #8
    33f2:	468c      	mov	ip, r1
    33f4:	44bc      	add	ip, r7
    33f6:	4462      	add	r2, ip
    33f8:	0011      	movs	r1, r2
    33fa:	0018      	movs	r0, r3
    33fc:	4bb1      	ldr	r3, [pc, #708]	; (36c4 <_i2c_master_set_config+0x3b8>)
    33fe:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    3400:	68bb      	ldr	r3, [r7, #8]
    3402:	8a9a      	ldrh	r2, [r3, #20]
    3404:	68fb      	ldr	r3, [r7, #12]
    3406:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    3408:	68bb      	ldr	r3, [r7, #8]
    340a:	8ada      	ldrh	r2, [r3, #22]
    340c:	68fb      	ldr	r3, [r7, #12]
    340e:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3410:	68bb      	ldr	r3, [r7, #8]
    3412:	7e1b      	ldrb	r3, [r3, #24]
    3414:	2b00      	cmp	r3, #0
    3416:	d103      	bne.n	3420 <_i2c_master_set_config+0x114>
    3418:	4bab      	ldr	r3, [pc, #684]	; (36c8 <_i2c_master_set_config+0x3bc>)
    341a:	4798      	blx	r3
    341c:	1e03      	subs	r3, r0, #0
    341e:	d002      	beq.n	3426 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    3420:	2380      	movs	r3, #128	; 0x80
    3422:	64fb      	str	r3, [r7, #76]	; 0x4c
    3424:	e001      	b.n	342a <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
    3426:	2300      	movs	r3, #0
    3428:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
    342a:	68bb      	ldr	r3, [r7, #8]
    342c:	691b      	ldr	r3, [r3, #16]
    342e:	2b00      	cmp	r3, #0
    3430:	d004      	beq.n	343c <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
    3432:	68bb      	ldr	r3, [r7, #8]
    3434:	691b      	ldr	r3, [r3, #16]
    3436:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3438:	4313      	orrs	r3, r2
    343a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    343c:	68bb      	ldr	r3, [r7, #8]
    343e:	689b      	ldr	r3, [r3, #8]
    3440:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3442:	4313      	orrs	r3, r2
    3444:	64fb      	str	r3, [r7, #76]	; 0x4c

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    3446:	68bb      	ldr	r3, [r7, #8]
    3448:	2224      	movs	r2, #36	; 0x24
    344a:	5c9b      	ldrb	r3, [r3, r2]
    344c:	2b00      	cmp	r3, #0
    344e:	d004      	beq.n	345a <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    3450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3452:	2280      	movs	r2, #128	; 0x80
    3454:	05d2      	lsls	r2, r2, #23
    3456:	4313      	orrs	r3, r2
    3458:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
    345a:	68bb      	ldr	r3, [r7, #8]
    345c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    345e:	2b00      	cmp	r3, #0
    3460:	d004      	beq.n	346c <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
    3462:	68bb      	ldr	r3, [r7, #8]
    3464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3466:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3468:	4313      	orrs	r3, r2
    346a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    346c:	68bb      	ldr	r3, [r7, #8]
    346e:	222c      	movs	r2, #44	; 0x2c
    3470:	5c9b      	ldrb	r3, [r3, r2]
    3472:	2b00      	cmp	r3, #0
    3474:	d105      	bne.n	3482 <_i2c_master_set_config+0x176>
    3476:	68bb      	ldr	r3, [r7, #8]
    3478:	689a      	ldr	r2, [r3, #8]
    347a:	2380      	movs	r3, #128	; 0x80
    347c:	049b      	lsls	r3, r3, #18
    347e:	429a      	cmp	r2, r3
    3480:	d104      	bne.n	348c <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    3482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3484:	2280      	movs	r2, #128	; 0x80
    3486:	0512      	lsls	r2, r2, #20
    3488:	4313      	orrs	r3, r2
    348a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    348c:	68bb      	ldr	r3, [r7, #8]
    348e:	222d      	movs	r2, #45	; 0x2d
    3490:	5c9b      	ldrb	r3, [r3, r2]
    3492:	2b00      	cmp	r3, #0
    3494:	d004      	beq.n	34a0 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    3496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3498:	2280      	movs	r2, #128	; 0x80
    349a:	0412      	lsls	r2, r2, #16
    349c:	4313      	orrs	r3, r2
    349e:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    34a0:	68bb      	ldr	r3, [r7, #8]
    34a2:	222e      	movs	r2, #46	; 0x2e
    34a4:	5c9b      	ldrb	r3, [r3, r2]
    34a6:	2b00      	cmp	r3, #0
    34a8:	d004      	beq.n	34b4 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    34aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    34ac:	2280      	movs	r2, #128	; 0x80
    34ae:	03d2      	lsls	r2, r2, #15
    34b0:	4313      	orrs	r3, r2
    34b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    34b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34b6:	681a      	ldr	r2, [r3, #0]
    34b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    34ba:	431a      	orrs	r2, r3
    34bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34be:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    34c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34c2:	2280      	movs	r2, #128	; 0x80
    34c4:	0052      	lsls	r2, r2, #1
    34c6:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    34c8:	2323      	movs	r3, #35	; 0x23
    34ca:	2208      	movs	r2, #8
    34cc:	4694      	mov	ip, r2
    34ce:	44bc      	add	ip, r7
    34d0:	4463      	add	r3, ip
    34d2:	781b      	ldrb	r3, [r3, #0]
    34d4:	3314      	adds	r3, #20
    34d6:	b2db      	uxtb	r3, r3
    34d8:	0018      	movs	r0, r3
    34da:	4b7c      	ldr	r3, [pc, #496]	; (36cc <_i2c_master_set_config+0x3c0>)
    34dc:	4798      	blx	r3
    34de:	0003      	movs	r3, r0
    34e0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fscl        = 1000 * config->baud_rate;
    34e2:	68bb      	ldr	r3, [r7, #8]
    34e4:	681b      	ldr	r3, [r3, #0]
    34e6:	22fa      	movs	r2, #250	; 0xfa
    34e8:	0092      	lsls	r2, r2, #2
    34ea:	4353      	muls	r3, r2
    34ec:	623b      	str	r3, [r7, #32]
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    34ee:	68bb      	ldr	r3, [r7, #8]
    34f0:	685b      	ldr	r3, [r3, #4]
    34f2:	22fa      	movs	r2, #250	; 0xfa
    34f4:	0092      	lsls	r2, r2, #2
    34f6:	4353      	muls	r3, r2
    34f8:	61fb      	str	r3, [r7, #28]
	uint32_t trise       = config->sda_scl_rise_time_ns;
    34fa:	68bb      	ldr	r3, [r7, #8]
    34fc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    34fe:	61bb      	str	r3, [r7, #24]
	
	tmp_baud = (int32_t)(div_ceil(
    3500:	4b73      	ldr	r3, [pc, #460]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3502:	6a78      	ldr	r0, [r7, #36]	; 0x24
    3504:	4798      	blx	r3
    3506:	0005      	movs	r5, r0
    3508:	000e      	movs	r6, r1
    350a:	4b71      	ldr	r3, [pc, #452]	; (36d0 <_i2c_master_set_config+0x3c4>)
    350c:	6a38      	ldr	r0, [r7, #32]
    350e:	4798      	blx	r3
    3510:	6038      	str	r0, [r7, #0]
    3512:	6079      	str	r1, [r7, #4]
    3514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3516:	69ba      	ldr	r2, [r7, #24]
    3518:	435a      	muls	r2, r3
    351a:	4b6d      	ldr	r3, [pc, #436]	; (36d0 <_i2c_master_set_config+0x3c4>)
    351c:	0010      	movs	r0, r2
    351e:	4798      	blx	r3
    3520:	4c6c      	ldr	r4, [pc, #432]	; (36d4 <_i2c_master_set_config+0x3c8>)
    3522:	4a6d      	ldr	r2, [pc, #436]	; (36d8 <_i2c_master_set_config+0x3cc>)
    3524:	4b6d      	ldr	r3, [pc, #436]	; (36dc <_i2c_master_set_config+0x3d0>)
    3526:	47a0      	blx	r4
    3528:	0003      	movs	r3, r0
    352a:	000c      	movs	r4, r1
    352c:	0018      	movs	r0, r3
    352e:	0021      	movs	r1, r4
    3530:	4c6b      	ldr	r4, [pc, #428]	; (36e0 <_i2c_master_set_config+0x3d4>)
    3532:	2200      	movs	r2, #0
    3534:	4b6b      	ldr	r3, [pc, #428]	; (36e4 <_i2c_master_set_config+0x3d8>)
    3536:	47a0      	blx	r4
    3538:	0003      	movs	r3, r0
    353a:	000c      	movs	r4, r1
    353c:	001a      	movs	r2, r3
    353e:	0023      	movs	r3, r4
    3540:	4c64      	ldr	r4, [pc, #400]	; (36d4 <_i2c_master_set_config+0x3c8>)
    3542:	6838      	ldr	r0, [r7, #0]
    3544:	6879      	ldr	r1, [r7, #4]
    3546:	47a0      	blx	r4
    3548:	0003      	movs	r3, r0
    354a:	000c      	movs	r4, r1
    354c:	001a      	movs	r2, r3
    354e:	0023      	movs	r3, r4
    3550:	4c65      	ldr	r4, [pc, #404]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3552:	0028      	movs	r0, r5
    3554:	0031      	movs	r1, r6
    3556:	47a0      	blx	r4
    3558:	0003      	movs	r3, r0
    355a:	000c      	movs	r4, r1
    355c:	001d      	movs	r5, r3
    355e:	0026      	movs	r6, r4
    3560:	6a3b      	ldr	r3, [r7, #32]
    3562:	005a      	lsls	r2, r3, #1
    3564:	4b5a      	ldr	r3, [pc, #360]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3566:	0010      	movs	r0, r2
    3568:	4798      	blx	r3
    356a:	0002      	movs	r2, r0
    356c:	000b      	movs	r3, r1
    356e:	4c5c      	ldr	r4, [pc, #368]	; (36e0 <_i2c_master_set_config+0x3d4>)
    3570:	0028      	movs	r0, r5
    3572:	0031      	movs	r1, r6
    3574:	47a0      	blx	r4
    3576:	0003      	movs	r3, r0
    3578:	000c      	movs	r4, r1
    357a:	0018      	movs	r0, r3
    357c:	0021      	movs	r1, r4
    357e:	4c5a      	ldr	r4, [pc, #360]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3580:	2200      	movs	r2, #0
    3582:	4b5a      	ldr	r3, [pc, #360]	; (36ec <_i2c_master_set_config+0x3e0>)
    3584:	47a0      	blx	r4
    3586:	0003      	movs	r3, r0
    3588:	000c      	movs	r4, r1
    358a:	001d      	movs	r5, r3
    358c:	0026      	movs	r6, r4
    358e:	6a3b      	ldr	r3, [r7, #32]
    3590:	005a      	lsls	r2, r3, #1
    3592:	4b4f      	ldr	r3, [pc, #316]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3594:	0010      	movs	r0, r2
    3596:	4798      	blx	r3
    3598:	0002      	movs	r2, r0
    359a:	000b      	movs	r3, r1
    359c:	4c54      	ldr	r4, [pc, #336]	; (36f0 <_i2c_master_set_config+0x3e4>)
    359e:	0028      	movs	r0, r5
    35a0:	0031      	movs	r1, r6
    35a2:	47a0      	blx	r4
    35a4:	0003      	movs	r3, r0
    35a6:	000c      	movs	r4, r1
    35a8:	0019      	movs	r1, r3
    35aa:	0022      	movs	r2, r4
    35ac:	4b51      	ldr	r3, [pc, #324]	; (36f4 <_i2c_master_set_config+0x3e8>)
    35ae:	0008      	movs	r0, r1
    35b0:	0011      	movs	r1, r2
    35b2:	4798      	blx	r3
    35b4:	0003      	movs	r3, r0
    35b6:	637b      	str	r3, [r7, #52]	; 0x34
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    35b8:	68bb      	ldr	r3, [r7, #8]
    35ba:	689a      	ldr	r2, [r3, #8]
    35bc:	2380      	movs	r3, #128	; 0x80
    35be:	049b      	lsls	r3, r3, #18
    35c0:	429a      	cmp	r2, r3
    35c2:	d145      	bne.n	3650 <_i2c_master_set_config+0x344>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    35c4:	4b42      	ldr	r3, [pc, #264]	; (36d0 <_i2c_master_set_config+0x3c4>)
    35c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
    35c8:	4798      	blx	r3
    35ca:	4c45      	ldr	r4, [pc, #276]	; (36e0 <_i2c_master_set_config+0x3d4>)
    35cc:	0002      	movs	r2, r0
    35ce:	000b      	movs	r3, r1
    35d0:	47a0      	blx	r4
    35d2:	0003      	movs	r3, r0
    35d4:	000c      	movs	r4, r1
    35d6:	001d      	movs	r5, r3
    35d8:	0026      	movs	r6, r4
    35da:	4b3d      	ldr	r3, [pc, #244]	; (36d0 <_i2c_master_set_config+0x3c4>)
    35dc:	69f8      	ldr	r0, [r7, #28]
    35de:	4798      	blx	r3
    35e0:	4c3c      	ldr	r4, [pc, #240]	; (36d4 <_i2c_master_set_config+0x3c8>)
    35e2:	2200      	movs	r2, #0
    35e4:	4b44      	ldr	r3, [pc, #272]	; (36f8 <_i2c_master_set_config+0x3ec>)
    35e6:	47a0      	blx	r4
    35e8:	0003      	movs	r3, r0
    35ea:	000c      	movs	r4, r1
    35ec:	001a      	movs	r2, r3
    35ee:	0023      	movs	r3, r4
    35f0:	4c3f      	ldr	r4, [pc, #252]	; (36f0 <_i2c_master_set_config+0x3e4>)
    35f2:	0028      	movs	r0, r5
    35f4:	0031      	movs	r1, r6
    35f6:	47a0      	blx	r4
    35f8:	0003      	movs	r3, r0
    35fa:	000c      	movs	r4, r1
    35fc:	0018      	movs	r0, r3
    35fe:	0021      	movs	r1, r4
    3600:	4c39      	ldr	r4, [pc, #228]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3602:	2200      	movs	r2, #0
    3604:	4b39      	ldr	r3, [pc, #228]	; (36ec <_i2c_master_set_config+0x3e0>)
    3606:	47a0      	blx	r4
    3608:	0003      	movs	r3, r0
    360a:	000c      	movs	r4, r1
    360c:	0019      	movs	r1, r3
    360e:	0022      	movs	r2, r4
    3610:	4b38      	ldr	r3, [pc, #224]	; (36f4 <_i2c_master_set_config+0x3e8>)
    3612:	0008      	movs	r0, r1
    3614:	0011      	movs	r1, r2
    3616:	4798      	blx	r3
    3618:	0003      	movs	r3, r0
    361a:	647b      	str	r3, [r7, #68]	; 0x44
		if (tmp_baudlow_hs) {
    361c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    361e:	2b00      	cmp	r3, #0
    3620:	d009      	beq.n	3636 <_i2c_master_set_config+0x32a>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    3622:	4b36      	ldr	r3, [pc, #216]	; (36fc <_i2c_master_set_config+0x3f0>)
    3624:	69f9      	ldr	r1, [r7, #28]
    3626:	6a78      	ldr	r0, [r7, #36]	; 0x24
    3628:	4798      	blx	r3
    362a:	0003      	movs	r3, r0
    362c:	1e9a      	subs	r2, r3, #2
    362e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    3630:	1ad3      	subs	r3, r2, r3
    3632:	64bb      	str	r3, [r7, #72]	; 0x48
    3634:	e00c      	b.n	3650 <_i2c_master_set_config+0x344>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    3636:	69fb      	ldr	r3, [r7, #28]
    3638:	005a      	lsls	r2, r3, #1
    363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    363c:	18d3      	adds	r3, r2, r3
    363e:	1e5a      	subs	r2, r3, #1
    3640:	69fb      	ldr	r3, [r7, #28]
    3642:	0059      	lsls	r1, r3, #1
    3644:	4b2d      	ldr	r3, [pc, #180]	; (36fc <_i2c_master_set_config+0x3f0>)
    3646:	0010      	movs	r0, r2
    3648:	4798      	blx	r3
    364a:	0003      	movs	r3, r0
    364c:	3b01      	subs	r3, #1
    364e:	64bb      	str	r3, [r7, #72]	; 0x48
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    3650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3652:	2bff      	cmp	r3, #255	; 0xff
    3654:	dc08      	bgt.n	3668 <_i2c_master_set_config+0x35c>
    3656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3658:	2b00      	cmp	r3, #0
    365a:	db05      	blt.n	3668 <_i2c_master_set_config+0x35c>
    365c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    365e:	2bff      	cmp	r3, #255	; 0xff
    3660:	dc02      	bgt.n	3668 <_i2c_master_set_config+0x35c>
    3662:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    3664:	2b00      	cmp	r3, #0
    3666:	da06      	bge.n	3676 <_i2c_master_set_config+0x36a>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3668:	233b      	movs	r3, #59	; 0x3b
    366a:	2208      	movs	r2, #8
    366c:	4694      	mov	ip, r2
    366e:	44bc      	add	ip, r7
    3670:	4463      	add	r3, ip
    3672:	2240      	movs	r2, #64	; 0x40
    3674:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    3676:	233b      	movs	r3, #59	; 0x3b
    3678:	2208      	movs	r2, #8
    367a:	4694      	mov	ip, r2
    367c:	44bc      	add	ip, r7
    367e:	4463      	add	r3, ip
    3680:	781b      	ldrb	r3, [r3, #0]
    3682:	2b40      	cmp	r3, #64	; 0x40
    3684:	d00e      	beq.n	36a4 <_i2c_master_set_config+0x398>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3688:	22ff      	movs	r2, #255	; 0xff
    368a:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    368c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    368e:	041b      	lsls	r3, r3, #16
    3690:	0019      	movs	r1, r3
    3692:	23ff      	movs	r3, #255	; 0xff
    3694:	041b      	lsls	r3, r3, #16
    3696:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3698:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    369a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    369c:	0612      	lsls	r2, r2, #24
    369e:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    36a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    36a2:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
    36a4:	233b      	movs	r3, #59	; 0x3b
    36a6:	2208      	movs	r2, #8
    36a8:	4694      	mov	ip, r2
    36aa:	44bc      	add	ip, r7
    36ac:	4463      	add	r3, ip
    36ae:	781b      	ldrb	r3, [r3, #0]
}
    36b0:	0018      	movs	r0, r3
    36b2:	46bd      	mov	sp, r7
    36b4:	b015      	add	sp, #84	; 0x54
    36b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b8:	00006f8d 	.word	0x00006f8d
    36bc:	0000327d 	.word	0x0000327d
    36c0:	00006dd1 	.word	0x00006dd1
    36c4:	00007e65 	.word	0x00007e65
    36c8:	000032a5 	.word	0x000032a5
    36cc:	00007c9d 	.word	0x00007c9d
    36d0:	00016fd1 	.word	0x00016fd1
    36d4:	000163b9 	.word	0x000163b9
    36d8:	e826d695 	.word	0xe826d695
    36dc:	3e112e0b 	.word	0x3e112e0b
    36e0:	00015531 	.word	0x00015531
    36e4:	40240000 	.word	0x40240000
    36e8:	000168b9 	.word	0x000168b9
    36ec:	3ff00000 	.word	0x3ff00000
    36f0:	00015b51 	.word	0x00015b51
    36f4:	00016ee5 	.word	0x00016ee5
    36f8:	40080000 	.word	0x40080000
    36fc:	000142ad 	.word	0x000142ad

00003700 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    3700:	b590      	push	{r4, r7, lr}
    3702:	b08b      	sub	sp, #44	; 0x2c
    3704:	af00      	add	r7, sp, #0
    3706:	60f8      	str	r0, [r7, #12]
    3708:	60b9      	str	r1, [r7, #8]
    370a:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    370c:	68fb      	ldr	r3, [r7, #12]
    370e:	68ba      	ldr	r2, [r7, #8]
    3710:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3712:	68fb      	ldr	r3, [r7, #12]
    3714:	681b      	ldr	r3, [r3, #0]
    3716:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3718:	68fb      	ldr	r3, [r7, #12]
    371a:	681b      	ldr	r3, [r3, #0]
    371c:	0018      	movs	r0, r3
    371e:	4b3b      	ldr	r3, [pc, #236]	; (380c <i2c_master_init+0x10c>)
    3720:	4798      	blx	r3
    3722:	0003      	movs	r3, r0
    3724:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3726:	6a3b      	ldr	r3, [r7, #32]
    3728:	3302      	adds	r3, #2
    372a:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    372c:	6a3b      	ldr	r3, [r7, #32]
    372e:	3314      	adds	r3, #20
    3730:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3732:	2201      	movs	r2, #1
    3734:	69fb      	ldr	r3, [r7, #28]
    3736:	409a      	lsls	r2, r3
    3738:	0013      	movs	r3, r2
    373a:	0019      	movs	r1, r3
    373c:	2002      	movs	r0, #2
    373e:	4b34      	ldr	r3, [pc, #208]	; (3810 <i2c_master_init+0x110>)
    3740:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    3742:	2314      	movs	r3, #20
    3744:	18fb      	adds	r3, r7, r3
    3746:	0018      	movs	r0, r3
    3748:	4b32      	ldr	r3, [pc, #200]	; (3814 <i2c_master_init+0x114>)
    374a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    374c:	687b      	ldr	r3, [r7, #4]
    374e:	7b1a      	ldrb	r2, [r3, #12]
    3750:	2314      	movs	r3, #20
    3752:	18fb      	adds	r3, r7, r3
    3754:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3756:	69bb      	ldr	r3, [r7, #24]
    3758:	b2db      	uxtb	r3, r3
    375a:	2214      	movs	r2, #20
    375c:	18ba      	adds	r2, r7, r2
    375e:	0011      	movs	r1, r2
    3760:	0018      	movs	r0, r3
    3762:	4b2d      	ldr	r3, [pc, #180]	; (3818 <i2c_master_init+0x118>)
    3764:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3766:	69bb      	ldr	r3, [r7, #24]
    3768:	b2db      	uxtb	r3, r3
    376a:	0018      	movs	r0, r3
    376c:	4b2b      	ldr	r3, [pc, #172]	; (381c <i2c_master_init+0x11c>)
    376e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3770:	687b      	ldr	r3, [r7, #4]
    3772:	7b1b      	ldrb	r3, [r3, #12]
    3774:	2100      	movs	r1, #0
    3776:	0018      	movs	r0, r3
    3778:	4b29      	ldr	r3, [pc, #164]	; (3820 <i2c_master_init+0x120>)
    377a:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    377e:	681b      	ldr	r3, [r3, #0]
    3780:	2202      	movs	r2, #2
    3782:	4013      	ands	r3, r2
    3784:	d001      	beq.n	378a <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    3786:	231c      	movs	r3, #28
    3788:	e03b      	b.n	3802 <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    378c:	681b      	ldr	r3, [r3, #0]
    378e:	2201      	movs	r2, #1
    3790:	4013      	ands	r3, r2
    3792:	d001      	beq.n	3798 <i2c_master_init+0x98>
		return STATUS_BUSY;
    3794:	2305      	movs	r3, #5
    3796:	e034      	b.n	3802 <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    3798:	68fb      	ldr	r3, [r7, #12]
    379a:	681b      	ldr	r3, [r3, #0]
    379c:	2217      	movs	r2, #23
    379e:	18bc      	adds	r4, r7, r2
    37a0:	0018      	movs	r0, r3
    37a2:	4b1a      	ldr	r3, [pc, #104]	; (380c <i2c_master_init+0x10c>)
    37a4:	4798      	blx	r3
    37a6:	0003      	movs	r3, r0
    37a8:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    37aa:	4a1e      	ldr	r2, [pc, #120]	; (3824 <i2c_master_init+0x124>)
    37ac:	2317      	movs	r3, #23
    37ae:	18fb      	adds	r3, r7, r3
    37b0:	781b      	ldrb	r3, [r3, #0]
    37b2:	0011      	movs	r1, r2
    37b4:	0018      	movs	r0, r3
    37b6:	4b1c      	ldr	r3, [pc, #112]	; (3828 <i2c_master_init+0x128>)
    37b8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    37ba:	2317      	movs	r3, #23
    37bc:	18fb      	adds	r3, r7, r3
    37be:	781a      	ldrb	r2, [r3, #0]
    37c0:	4b1a      	ldr	r3, [pc, #104]	; (382c <i2c_master_init+0x12c>)
    37c2:	0092      	lsls	r2, r2, #2
    37c4:	68f9      	ldr	r1, [r7, #12]
    37c6:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    37c8:	68fb      	ldr	r3, [r7, #12]
    37ca:	2200      	movs	r2, #0
    37cc:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
    37ce:	68fb      	ldr	r3, [r7, #12]
    37d0:	2200      	movs	r2, #0
    37d2:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
    37d4:	68fb      	ldr	r3, [r7, #12]
    37d6:	2200      	movs	r2, #0
    37d8:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
    37da:	68fb      	ldr	r3, [r7, #12]
    37dc:	2200      	movs	r2, #0
    37de:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
    37e0:	68fb      	ldr	r3, [r7, #12]
    37e2:	2225      	movs	r2, #37	; 0x25
    37e4:	2100      	movs	r1, #0
    37e6:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
    37e8:	68fb      	ldr	r3, [r7, #12]
    37ea:	2200      	movs	r2, #0
    37ec:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    37ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    37f0:	2214      	movs	r2, #20
    37f2:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    37f4:	687a      	ldr	r2, [r7, #4]
    37f6:	68fb      	ldr	r3, [r7, #12]
    37f8:	0011      	movs	r1, r2
    37fa:	0018      	movs	r0, r3
    37fc:	4b0c      	ldr	r3, [pc, #48]	; (3830 <i2c_master_init+0x130>)
    37fe:	4798      	blx	r3
    3800:	0003      	movs	r3, r0
}
    3802:	0018      	movs	r0, r3
    3804:	46bd      	mov	sp, r7
    3806:	b00b      	add	sp, #44	; 0x2c
    3808:	bd90      	pop	{r4, r7, pc}
    380a:	46c0      	nop			; (mov r8, r8)
    380c:	00006f8d 	.word	0x00006f8d
    3810:	00003221 	.word	0x00003221
    3814:	00003209 	.word	0x00003209
    3818:	00007b79 	.word	0x00007b79
    381c:	00007bbd 	.word	0x00007bbd
    3820:	00006d45 	.word	0x00006d45
    3824:	00004021 	.word	0x00004021
    3828:	00006ff1 	.word	0x00006ff1
    382c:	20000468 	.word	0x20000468
    3830:	0000330d 	.word	0x0000330d

00003834 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    3834:	b580      	push	{r7, lr}
    3836:	b084      	sub	sp, #16
    3838:	af00      	add	r7, sp, #0
    383a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    383c:	687b      	ldr	r3, [r7, #4]
    383e:	681b      	ldr	r3, [r3, #0]
    3840:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    3842:	68fb      	ldr	r3, [r7, #12]
    3844:	7e1b      	ldrb	r3, [r3, #24]
    3846:	b2db      	uxtb	r3, r3
    3848:	001a      	movs	r2, r3
    384a:	2302      	movs	r3, #2
    384c:	4013      	ands	r3, r2
    384e:	d00b      	beq.n	3868 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3850:	68fb      	ldr	r3, [r7, #12]
    3852:	2202      	movs	r2, #2
    3854:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3856:	68fb      	ldr	r3, [r7, #12]
    3858:	8b5b      	ldrh	r3, [r3, #26]
    385a:	b29b      	uxth	r3, r3
    385c:	001a      	movs	r2, r3
    385e:	2302      	movs	r3, #2
    3860:	4013      	ands	r3, r2
    3862:	d011      	beq.n	3888 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    3864:	2341      	movs	r3, #65	; 0x41
    3866:	e010      	b.n	388a <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3868:	68fb      	ldr	r3, [r7, #12]
    386a:	8b5b      	ldrh	r3, [r3, #26]
    386c:	b29b      	uxth	r3, r3
    386e:	001a      	movs	r2, r3
    3870:	2304      	movs	r3, #4
    3872:	4013      	ands	r3, r2
    3874:	d008      	beq.n	3888 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3876:	68fb      	ldr	r3, [r7, #12]
    3878:	685b      	ldr	r3, [r3, #4]
    387a:	22c0      	movs	r2, #192	; 0xc0
    387c:	0292      	lsls	r2, r2, #10
    387e:	431a      	orrs	r2, r3
    3880:	68fb      	ldr	r3, [r7, #12]
    3882:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    3884:	2318      	movs	r3, #24
    3886:	e000      	b.n	388a <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    3888:	2300      	movs	r3, #0
}
    388a:	0018      	movs	r0, r3
    388c:	46bd      	mov	sp, r7
    388e:	b004      	add	sp, #16
    3890:	bd80      	pop	{r7, pc}

00003892 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    3892:	b580      	push	{r7, lr}
    3894:	b084      	sub	sp, #16
    3896:	af00      	add	r7, sp, #0
    3898:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	681b      	ldr	r3, [r3, #0]
    389e:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    38a0:	230e      	movs	r3, #14
    38a2:	18fb      	adds	r3, r7, r3
    38a4:	2200      	movs	r2, #0
    38a6:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38a8:	e00f      	b.n	38ca <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    38aa:	230e      	movs	r3, #14
    38ac:	18fb      	adds	r3, r7, r3
    38ae:	220e      	movs	r2, #14
    38b0:	18ba      	adds	r2, r7, r2
    38b2:	8812      	ldrh	r2, [r2, #0]
    38b4:	3201      	adds	r2, #1
    38b6:	801a      	strh	r2, [r3, #0]
    38b8:	687b      	ldr	r3, [r7, #4]
    38ba:	891b      	ldrh	r3, [r3, #8]
    38bc:	220e      	movs	r2, #14
    38be:	18ba      	adds	r2, r7, r2
    38c0:	8812      	ldrh	r2, [r2, #0]
    38c2:	429a      	cmp	r2, r3
    38c4:	d301      	bcc.n	38ca <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    38c6:	2312      	movs	r3, #18
    38c8:	e00e      	b.n	38e8 <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38ca:	68bb      	ldr	r3, [r7, #8]
    38cc:	7e1b      	ldrb	r3, [r3, #24]
    38ce:	b2db      	uxtb	r3, r3
    38d0:	001a      	movs	r2, r3
    38d2:	2301      	movs	r3, #1
    38d4:	4013      	ands	r3, r2
    38d6:	d106      	bne.n	38e6 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    38d8:	68bb      	ldr	r3, [r7, #8]
    38da:	7e1b      	ldrb	r3, [r3, #24]
    38dc:	b2db      	uxtb	r3, r3
    38de:	001a      	movs	r2, r3
    38e0:	2302      	movs	r3, #2
    38e2:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38e4:	d0e1      	beq.n	38aa <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
    38e6:	2300      	movs	r3, #0
}
    38e8:	0018      	movs	r0, r3
    38ea:	46bd      	mov	sp, r7
    38ec:	b004      	add	sp, #16
    38ee:	bd80      	pop	{r7, pc}

000038f0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    38f0:	b590      	push	{r4, r7, lr}
    38f2:	b085      	sub	sp, #20
    38f4:	af00      	add	r7, sp, #0
    38f6:	6078      	str	r0, [r7, #4]
    38f8:	000a      	movs	r2, r1
    38fa:	1cfb      	adds	r3, r7, #3
    38fc:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    38fe:	687b      	ldr	r3, [r7, #4]
    3900:	681b      	ldr	r3, [r3, #0]
    3902:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3904:	68fb      	ldr	r3, [r7, #12]
    3906:	685b      	ldr	r3, [r3, #4]
    3908:	2280      	movs	r2, #128	; 0x80
    390a:	02d2      	lsls	r2, r2, #11
    390c:	431a      	orrs	r2, r3
    390e:	68fb      	ldr	r3, [r7, #12]
    3910:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    3912:	1cfb      	adds	r3, r7, #3
    3914:	781a      	ldrb	r2, [r3, #0]
    3916:	68fb      	ldr	r3, [r7, #12]
    3918:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    391a:	230b      	movs	r3, #11
    391c:	18fc      	adds	r4, r7, r3
    391e:	687b      	ldr	r3, [r7, #4]
    3920:	0018      	movs	r0, r3
    3922:	4b07      	ldr	r3, [pc, #28]	; (3940 <_i2c_master_send_hs_master_code+0x50>)
    3924:	4798      	blx	r3
    3926:	0003      	movs	r3, r0
    3928:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    392a:	68fb      	ldr	r3, [r7, #12]
    392c:	2201      	movs	r2, #1
    392e:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    3930:	230b      	movs	r3, #11
    3932:	18fb      	adds	r3, r7, r3
    3934:	781b      	ldrb	r3, [r3, #0]
}
    3936:	0018      	movs	r0, r3
    3938:	46bd      	mov	sp, r7
    393a:	b005      	add	sp, #20
    393c:	bd90      	pop	{r4, r7, pc}
    393e:	46c0      	nop			; (mov r8, r8)
    3940:	00003893 	.word	0x00003893

00003944 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3944:	b590      	push	{r4, r7, lr}
    3946:	b087      	sub	sp, #28
    3948:	af00      	add	r7, sp, #0
    394a:	6078      	str	r0, [r7, #4]
    394c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    394e:	687b      	ldr	r3, [r7, #4]
    3950:	681b      	ldr	r3, [r3, #0]
    3952:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    3954:	2314      	movs	r3, #20
    3956:	18fb      	adds	r3, r7, r3
    3958:	683a      	ldr	r2, [r7, #0]
    395a:	8852      	ldrh	r2, [r2, #2]
    395c:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
    395e:	2312      	movs	r3, #18
    3960:	18fb      	adds	r3, r7, r3
    3962:	2200      	movs	r2, #0
    3964:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    3966:	68fb      	ldr	r3, [r7, #12]
    3968:	681b      	ldr	r3, [r3, #0]
    396a:	011b      	lsls	r3, r3, #4
    396c:	0fdb      	lsrs	r3, r3, #31
    396e:	b2db      	uxtb	r3, r3
    3970:	001a      	movs	r2, r3
    3972:	230b      	movs	r3, #11
    3974:	18fb      	adds	r3, r7, r3
    3976:	1e51      	subs	r1, r2, #1
    3978:	418a      	sbcs	r2, r1
    397a:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    397c:	683b      	ldr	r3, [r7, #0]
    397e:	7a5b      	ldrb	r3, [r3, #9]
    3980:	2b00      	cmp	r3, #0
    3982:	d006      	beq.n	3992 <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3984:	683b      	ldr	r3, [r7, #0]
    3986:	7a9a      	ldrb	r2, [r3, #10]
    3988:	687b      	ldr	r3, [r7, #4]
    398a:	0011      	movs	r1, r2
    398c:	0018      	movs	r0, r3
    398e:	4b85      	ldr	r3, [pc, #532]	; (3ba4 <_i2c_master_read_packet+0x260>)
    3990:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3992:	68fb      	ldr	r3, [r7, #12]
    3994:	685b      	ldr	r3, [r3, #4]
    3996:	4a84      	ldr	r2, [pc, #528]	; (3ba8 <_i2c_master_read_packet+0x264>)
    3998:	401a      	ands	r2, r3
    399a:	68fb      	ldr	r3, [r7, #12]
    399c:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    399e:	683b      	ldr	r3, [r7, #0]
    39a0:	7a1b      	ldrb	r3, [r3, #8]
    39a2:	2b00      	cmp	r3, #0
    39a4:	d042      	beq.n	3a2c <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    39a6:	683b      	ldr	r3, [r7, #0]
    39a8:	881b      	ldrh	r3, [r3, #0]
    39aa:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    39ac:	683b      	ldr	r3, [r7, #0]
    39ae:	7a5b      	ldrb	r3, [r3, #9]
    39b0:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    39b2:	4313      	orrs	r3, r2
    39b4:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    39b6:	2380      	movs	r3, #128	; 0x80
    39b8:	021b      	lsls	r3, r3, #8
    39ba:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
    39bc:	68fb      	ldr	r3, [r7, #12]
    39be:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    39c0:	2317      	movs	r3, #23
    39c2:	18fc      	adds	r4, r7, r3
    39c4:	687b      	ldr	r3, [r7, #4]
    39c6:	0018      	movs	r0, r3
    39c8:	4b78      	ldr	r3, [pc, #480]	; (3bac <_i2c_master_read_packet+0x268>)
    39ca:	4798      	blx	r3
    39cc:	0003      	movs	r3, r0
    39ce:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    39d0:	68fb      	ldr	r3, [r7, #12]
    39d2:	685b      	ldr	r3, [r3, #4]
    39d4:	4a74      	ldr	r2, [pc, #464]	; (3ba8 <_i2c_master_read_packet+0x264>)
    39d6:	401a      	ands	r2, r3
    39d8:	68fb      	ldr	r3, [r7, #12]
    39da:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    39dc:	2317      	movs	r3, #23
    39de:	18fb      	adds	r3, r7, r3
    39e0:	781b      	ldrb	r3, [r3, #0]
    39e2:	2b00      	cmp	r3, #0
    39e4:	d107      	bne.n	39f6 <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
    39e6:	2317      	movs	r3, #23
    39e8:	18fc      	adds	r4, r7, r3
    39ea:	687b      	ldr	r3, [r7, #4]
    39ec:	0018      	movs	r0, r3
    39ee:	4b70      	ldr	r3, [pc, #448]	; (3bb0 <_i2c_master_read_packet+0x26c>)
    39f0:	4798      	blx	r3
    39f2:	0003      	movs	r3, r0
    39f4:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    39f6:	2317      	movs	r3, #23
    39f8:	18fb      	adds	r3, r7, r3
    39fa:	781b      	ldrb	r3, [r3, #0]
    39fc:	2b00      	cmp	r3, #0
    39fe:	d111      	bne.n	3a24 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a00:	683b      	ldr	r3, [r7, #0]
    3a02:	881b      	ldrh	r3, [r3, #0]
    3a04:	0a1b      	lsrs	r3, r3, #8
    3a06:	b29b      	uxth	r3, r3
    3a08:	2278      	movs	r2, #120	; 0x78
    3a0a:	4313      	orrs	r3, r2
    3a0c:	b29b      	uxth	r3, r3
    3a0e:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3a10:	683b      	ldr	r3, [r7, #0]
    3a12:	7a5b      	ldrb	r3, [r3, #9]
    3a14:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a16:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3a18:	2201      	movs	r2, #1
    3a1a:	4313      	orrs	r3, r2
    3a1c:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a1e:	68fb      	ldr	r3, [r7, #12]
    3a20:	625a      	str	r2, [r3, #36]	; 0x24
    3a22:	e00f      	b.n	3a44 <_i2c_master_read_packet+0x100>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    3a24:	2317      	movs	r3, #23
    3a26:	18fb      	adds	r3, r7, r3
    3a28:	781b      	ldrb	r3, [r3, #0]
    3a2a:	e0b6      	b.n	3b9a <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    3a2c:	683b      	ldr	r3, [r7, #0]
    3a2e:	881b      	ldrh	r3, [r3, #0]
    3a30:	005b      	lsls	r3, r3, #1
    3a32:	2201      	movs	r2, #1
    3a34:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    3a36:	683b      	ldr	r3, [r7, #0]
    3a38:	7a5b      	ldrb	r3, [r3, #9]
    3a3a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    3a3c:	4313      	orrs	r3, r2
    3a3e:	001a      	movs	r2, r3
    3a40:	68fb      	ldr	r3, [r7, #12]
    3a42:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3a44:	2317      	movs	r3, #23
    3a46:	18fc      	adds	r4, r7, r3
    3a48:	687b      	ldr	r3, [r7, #4]
    3a4a:	0018      	movs	r0, r3
    3a4c:	4b57      	ldr	r3, [pc, #348]	; (3bac <_i2c_master_read_packet+0x268>)
    3a4e:	4798      	blx	r3
    3a50:	0003      	movs	r3, r0
    3a52:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    3a54:	230b      	movs	r3, #11
    3a56:	18fb      	adds	r3, r7, r3
    3a58:	781b      	ldrb	r3, [r3, #0]
    3a5a:	2b00      	cmp	r3, #0
    3a5c:	d00b      	beq.n	3a76 <_i2c_master_read_packet+0x132>
    3a5e:	683b      	ldr	r3, [r7, #0]
    3a60:	885b      	ldrh	r3, [r3, #2]
    3a62:	2b01      	cmp	r3, #1
    3a64:	d107      	bne.n	3a76 <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3a66:	68fb      	ldr	r3, [r7, #12]
    3a68:	685b      	ldr	r3, [r3, #4]
    3a6a:	2280      	movs	r2, #128	; 0x80
    3a6c:	02d2      	lsls	r2, r2, #11
    3a6e:	431a      	orrs	r2, r3
    3a70:	68fb      	ldr	r3, [r7, #12]
    3a72:	605a      	str	r2, [r3, #4]
    3a74:	e005      	b.n	3a82 <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    3a76:	68fb      	ldr	r3, [r7, #12]
    3a78:	685b      	ldr	r3, [r3, #4]
    3a7a:	4a4b      	ldr	r2, [pc, #300]	; (3ba8 <_i2c_master_read_packet+0x264>)
    3a7c:	401a      	ands	r2, r3
    3a7e:	68fb      	ldr	r3, [r7, #12]
    3a80:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3a82:	2317      	movs	r3, #23
    3a84:	18fb      	adds	r3, r7, r3
    3a86:	781b      	ldrb	r3, [r3, #0]
    3a88:	2b00      	cmp	r3, #0
    3a8a:	d107      	bne.n	3a9c <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
    3a8c:	2317      	movs	r3, #23
    3a8e:	18fc      	adds	r4, r7, r3
    3a90:	687b      	ldr	r3, [r7, #4]
    3a92:	0018      	movs	r0, r3
    3a94:	4b46      	ldr	r3, [pc, #280]	; (3bb0 <_i2c_master_read_packet+0x26c>)
    3a96:	4798      	blx	r3
    3a98:	0003      	movs	r3, r0
    3a9a:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3a9c:	2317      	movs	r3, #23
    3a9e:	18fb      	adds	r3, r7, r3
    3aa0:	781b      	ldrb	r3, [r3, #0]
    3aa2:	2b00      	cmp	r3, #0
    3aa4:	d000      	beq.n	3aa8 <_i2c_master_read_packet+0x164>
    3aa6:	e075      	b.n	3b94 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
    3aa8:	e04b      	b.n	3b42 <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3aaa:	68fb      	ldr	r3, [r7, #12]
    3aac:	8b5b      	ldrh	r3, [r3, #26]
    3aae:	b29b      	uxth	r3, r3
    3ab0:	001a      	movs	r2, r3
    3ab2:	2320      	movs	r3, #32
    3ab4:	4013      	ands	r3, r2
    3ab6:	d101      	bne.n	3abc <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
    3ab8:	2341      	movs	r3, #65	; 0x41
    3aba:	e06e      	b.n	3b9a <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    3abc:	687b      	ldr	r3, [r7, #4]
    3abe:	7adb      	ldrb	r3, [r3, #11]
    3ac0:	2b00      	cmp	r3, #0
    3ac2:	d01e      	beq.n	3b02 <_i2c_master_read_packet+0x1be>
    3ac4:	230b      	movs	r3, #11
    3ac6:	18fb      	adds	r3, r7, r3
    3ac8:	781b      	ldrb	r3, [r3, #0]
    3aca:	2201      	movs	r2, #1
    3acc:	4053      	eors	r3, r2
    3ace:	b2db      	uxtb	r3, r3
    3ad0:	2b00      	cmp	r3, #0
    3ad2:	d004      	beq.n	3ade <_i2c_master_read_packet+0x19a>
    3ad4:	2314      	movs	r3, #20
    3ad6:	18fb      	adds	r3, r7, r3
    3ad8:	881b      	ldrh	r3, [r3, #0]
    3ada:	2b00      	cmp	r3, #0
    3adc:	d009      	beq.n	3af2 <_i2c_master_read_packet+0x1ae>
    3ade:	230b      	movs	r3, #11
    3ae0:	18fb      	adds	r3, r7, r3
    3ae2:	781b      	ldrb	r3, [r3, #0]
    3ae4:	2b00      	cmp	r3, #0
    3ae6:	d00c      	beq.n	3b02 <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    3ae8:	2314      	movs	r3, #20
    3aea:	18fb      	adds	r3, r7, r3
    3aec:	881b      	ldrh	r3, [r3, #0]
    3aee:	2b01      	cmp	r3, #1
    3af0:	d107      	bne.n	3b02 <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3af2:	68fb      	ldr	r3, [r7, #12]
    3af4:	685b      	ldr	r3, [r3, #4]
    3af6:	2280      	movs	r2, #128	; 0x80
    3af8:	02d2      	lsls	r2, r2, #11
    3afa:	431a      	orrs	r2, r3
    3afc:	68fb      	ldr	r3, [r7, #12]
    3afe:	605a      	str	r2, [r3, #4]
    3b00:	e01a      	b.n	3b38 <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    3b02:	687b      	ldr	r3, [r7, #4]
    3b04:	0018      	movs	r0, r3
    3b06:	4b2b      	ldr	r3, [pc, #172]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b08:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    3b0a:	683b      	ldr	r3, [r7, #0]
    3b0c:	685a      	ldr	r2, [r3, #4]
    3b0e:	2312      	movs	r3, #18
    3b10:	18fb      	adds	r3, r7, r3
    3b12:	881b      	ldrh	r3, [r3, #0]
    3b14:	2112      	movs	r1, #18
    3b16:	1879      	adds	r1, r7, r1
    3b18:	1c58      	adds	r0, r3, #1
    3b1a:	8008      	strh	r0, [r1, #0]
    3b1c:	18d3      	adds	r3, r2, r3
    3b1e:	68fa      	ldr	r2, [r7, #12]
    3b20:	2128      	movs	r1, #40	; 0x28
    3b22:	5c52      	ldrb	r2, [r2, r1]
    3b24:	b2d2      	uxtb	r2, r2
    3b26:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    3b28:	2317      	movs	r3, #23
    3b2a:	18fc      	adds	r4, r7, r3
    3b2c:	687b      	ldr	r3, [r7, #4]
    3b2e:	0018      	movs	r0, r3
    3b30:	4b1e      	ldr	r3, [pc, #120]	; (3bac <_i2c_master_read_packet+0x268>)
    3b32:	4798      	blx	r3
    3b34:	0003      	movs	r3, r0
    3b36:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    3b38:	2317      	movs	r3, #23
    3b3a:	18fb      	adds	r3, r7, r3
    3b3c:	781b      	ldrb	r3, [r3, #0]
    3b3e:	2b00      	cmp	r3, #0
    3b40:	d109      	bne.n	3b56 <_i2c_master_read_packet+0x212>
		while (tmp_data_length--) {
    3b42:	2314      	movs	r3, #20
    3b44:	18fb      	adds	r3, r7, r3
    3b46:	881b      	ldrh	r3, [r3, #0]
    3b48:	2214      	movs	r2, #20
    3b4a:	18ba      	adds	r2, r7, r2
    3b4c:	1e59      	subs	r1, r3, #1
    3b4e:	8011      	strh	r1, [r2, #0]
    3b50:	2b00      	cmp	r3, #0
    3b52:	d1aa      	bne.n	3aaa <_i2c_master_read_packet+0x166>
    3b54:	e000      	b.n	3b58 <_i2c_master_read_packet+0x214>
				break;
    3b56:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    3b58:	687b      	ldr	r3, [r7, #4]
    3b5a:	7a9b      	ldrb	r3, [r3, #10]
    3b5c:	2b00      	cmp	r3, #0
    3b5e:	d00a      	beq.n	3b76 <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    3b60:	687b      	ldr	r3, [r7, #4]
    3b62:	0018      	movs	r0, r3
    3b64:	4b13      	ldr	r3, [pc, #76]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b66:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3b68:	68fb      	ldr	r3, [r7, #12]
    3b6a:	685b      	ldr	r3, [r3, #4]
    3b6c:	22c0      	movs	r2, #192	; 0xc0
    3b6e:	0292      	lsls	r2, r2, #10
    3b70:	431a      	orrs	r2, r3
    3b72:	68fb      	ldr	r3, [r7, #12]
    3b74:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    3b76:	687b      	ldr	r3, [r7, #4]
    3b78:	0018      	movs	r0, r3
    3b7a:	4b0e      	ldr	r3, [pc, #56]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b7c:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    3b7e:	683b      	ldr	r3, [r7, #0]
    3b80:	685a      	ldr	r2, [r3, #4]
    3b82:	2312      	movs	r3, #18
    3b84:	18fb      	adds	r3, r7, r3
    3b86:	881b      	ldrh	r3, [r3, #0]
    3b88:	18d3      	adds	r3, r2, r3
    3b8a:	68fa      	ldr	r2, [r7, #12]
    3b8c:	2128      	movs	r1, #40	; 0x28
    3b8e:	5c52      	ldrb	r2, [r2, r1]
    3b90:	b2d2      	uxtb	r2, r2
    3b92:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
    3b94:	2317      	movs	r3, #23
    3b96:	18fb      	adds	r3, r7, r3
    3b98:	781b      	ldrb	r3, [r3, #0]
}
    3b9a:	0018      	movs	r0, r3
    3b9c:	46bd      	mov	sp, r7
    3b9e:	b007      	add	sp, #28
    3ba0:	bd90      	pop	{r4, r7, pc}
    3ba2:	46c0      	nop			; (mov r8, r8)
    3ba4:	000038f1 	.word	0x000038f1
    3ba8:	fffbffff 	.word	0xfffbffff
    3bac:	00003893 	.word	0x00003893
    3bb0:	00003835 	.word	0x00003835
    3bb4:	000032e9 	.word	0x000032e9

00003bb8 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3bb8:	b580      	push	{r7, lr}
    3bba:	b082      	sub	sp, #8
    3bbc:	af00      	add	r7, sp, #0
    3bbe:	6078      	str	r0, [r7, #4]
    3bc0:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    3bc2:	687b      	ldr	r3, [r7, #4]
    3bc4:	8b9b      	ldrh	r3, [r3, #28]
    3bc6:	b29b      	uxth	r3, r3
    3bc8:	2b00      	cmp	r3, #0
    3bca:	d001      	beq.n	3bd0 <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
    3bcc:	2305      	movs	r3, #5
    3bce:	e00c      	b.n	3bea <i2c_master_read_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    3bd0:	687b      	ldr	r3, [r7, #4]
    3bd2:	2201      	movs	r2, #1
    3bd4:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    3bd6:	687b      	ldr	r3, [r7, #4]
    3bd8:	2201      	movs	r2, #1
    3bda:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
    3bdc:	683a      	ldr	r2, [r7, #0]
    3bde:	687b      	ldr	r3, [r7, #4]
    3be0:	0011      	movs	r1, r2
    3be2:	0018      	movs	r0, r3
    3be4:	4b03      	ldr	r3, [pc, #12]	; (3bf4 <i2c_master_read_packet_wait+0x3c>)
    3be6:	4798      	blx	r3
    3be8:	0003      	movs	r3, r0
}
    3bea:	0018      	movs	r0, r3
    3bec:	46bd      	mov	sp, r7
    3bee:	b002      	add	sp, #8
    3bf0:	bd80      	pop	{r7, pc}
    3bf2:	46c0      	nop			; (mov r8, r8)
    3bf4:	00003945 	.word	0x00003945

00003bf8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3bf8:	b590      	push	{r4, r7, lr}
    3bfa:	b087      	sub	sp, #28
    3bfc:	af00      	add	r7, sp, #0
    3bfe:	6078      	str	r0, [r7, #4]
    3c00:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3c02:	687b      	ldr	r3, [r7, #4]
    3c04:	681b      	ldr	r3, [r3, #0]
    3c06:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    3c08:	2314      	movs	r3, #20
    3c0a:	18fb      	adds	r3, r7, r3
    3c0c:	683a      	ldr	r2, [r7, #0]
    3c0e:	8852      	ldrh	r2, [r2, #2]
    3c10:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
    3c12:	687b      	ldr	r3, [r7, #4]
    3c14:	0018      	movs	r0, r3
    3c16:	4b51      	ldr	r3, [pc, #324]	; (3d5c <_i2c_master_write_packet+0x164>)
    3c18:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    3c1a:	683b      	ldr	r3, [r7, #0]
    3c1c:	7a5b      	ldrb	r3, [r3, #9]
    3c1e:	2b00      	cmp	r3, #0
    3c20:	d006      	beq.n	3c30 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3c22:	683b      	ldr	r3, [r7, #0]
    3c24:	7a9a      	ldrb	r2, [r3, #10]
    3c26:	687b      	ldr	r3, [r7, #4]
    3c28:	0011      	movs	r1, r2
    3c2a:	0018      	movs	r0, r3
    3c2c:	4b4c      	ldr	r3, [pc, #304]	; (3d60 <_i2c_master_write_packet+0x168>)
    3c2e:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3c30:	68fb      	ldr	r3, [r7, #12]
    3c32:	685b      	ldr	r3, [r3, #4]
    3c34:	4a4b      	ldr	r2, [pc, #300]	; (3d64 <_i2c_master_write_packet+0x16c>)
    3c36:	401a      	ands	r2, r3
    3c38:	68fb      	ldr	r3, [r7, #12]
    3c3a:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    3c3c:	683b      	ldr	r3, [r7, #0]
    3c3e:	7a1b      	ldrb	r3, [r3, #8]
    3c40:	2b00      	cmp	r3, #0
    3c42:	d00d      	beq.n	3c60 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c44:	683b      	ldr	r3, [r7, #0]
    3c46:	881b      	ldrh	r3, [r3, #0]
    3c48:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3c4a:	683b      	ldr	r3, [r7, #0]
    3c4c:	7a5b      	ldrb	r3, [r3, #9]
    3c4e:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c50:	4313      	orrs	r3, r2
    3c52:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3c54:	2380      	movs	r3, #128	; 0x80
    3c56:	021b      	lsls	r3, r3, #8
    3c58:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c5a:	68fb      	ldr	r3, [r7, #12]
    3c5c:	625a      	str	r2, [r3, #36]	; 0x24
    3c5e:	e009      	b.n	3c74 <_i2c_master_write_packet+0x7c>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c60:	683b      	ldr	r3, [r7, #0]
    3c62:	881b      	ldrh	r3, [r3, #0]
    3c64:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    3c66:	683b      	ldr	r3, [r7, #0]
    3c68:	7a5b      	ldrb	r3, [r3, #9]
    3c6a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c6c:	4313      	orrs	r3, r2
    3c6e:	001a      	movs	r2, r3
    3c70:	68fb      	ldr	r3, [r7, #12]
    3c72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3c74:	2317      	movs	r3, #23
    3c76:	18fc      	adds	r4, r7, r3
    3c78:	687b      	ldr	r3, [r7, #4]
    3c7a:	0018      	movs	r0, r3
    3c7c:	4b3a      	ldr	r3, [pc, #232]	; (3d68 <_i2c_master_write_packet+0x170>)
    3c7e:	4798      	blx	r3
    3c80:	0003      	movs	r3, r0
    3c82:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3c84:	2317      	movs	r3, #23
    3c86:	18fb      	adds	r3, r7, r3
    3c88:	781b      	ldrb	r3, [r3, #0]
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	d107      	bne.n	3c9e <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
    3c8e:	2317      	movs	r3, #23
    3c90:	18fc      	adds	r4, r7, r3
    3c92:	687b      	ldr	r3, [r7, #4]
    3c94:	0018      	movs	r0, r3
    3c96:	4b35      	ldr	r3, [pc, #212]	; (3d6c <_i2c_master_write_packet+0x174>)
    3c98:	4798      	blx	r3
    3c9a:	0003      	movs	r3, r0
    3c9c:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3c9e:	2317      	movs	r3, #23
    3ca0:	18fb      	adds	r3, r7, r3
    3ca2:	781b      	ldrb	r3, [r3, #0]
    3ca4:	2b00      	cmp	r3, #0
    3ca6:	d152      	bne.n	3d4e <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
    3ca8:	2312      	movs	r3, #18
    3caa:	18fb      	adds	r3, r7, r3
    3cac:	2200      	movs	r2, #0
    3cae:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
    3cb0:	e033      	b.n	3d1a <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3cb2:	68fb      	ldr	r3, [r7, #12]
    3cb4:	8b5b      	ldrh	r3, [r3, #26]
    3cb6:	b29b      	uxth	r3, r3
    3cb8:	001a      	movs	r2, r3
    3cba:	2320      	movs	r3, #32
    3cbc:	4013      	ands	r3, r2
    3cbe:	d101      	bne.n	3cc4 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
    3cc0:	2341      	movs	r3, #65	; 0x41
    3cc2:	e047      	b.n	3d54 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    3cc4:	687b      	ldr	r3, [r7, #4]
    3cc6:	0018      	movs	r0, r3
    3cc8:	4b24      	ldr	r3, [pc, #144]	; (3d5c <_i2c_master_write_packet+0x164>)
    3cca:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    3ccc:	683b      	ldr	r3, [r7, #0]
    3cce:	685a      	ldr	r2, [r3, #4]
    3cd0:	2312      	movs	r3, #18
    3cd2:	18fb      	adds	r3, r7, r3
    3cd4:	881b      	ldrh	r3, [r3, #0]
    3cd6:	2112      	movs	r1, #18
    3cd8:	1879      	adds	r1, r7, r1
    3cda:	1c58      	adds	r0, r3, #1
    3cdc:	8008      	strh	r0, [r1, #0]
    3cde:	18d3      	adds	r3, r2, r3
    3ce0:	7819      	ldrb	r1, [r3, #0]
    3ce2:	68fb      	ldr	r3, [r7, #12]
    3ce4:	2228      	movs	r2, #40	; 0x28
    3ce6:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    3ce8:	2317      	movs	r3, #23
    3cea:	18fc      	adds	r4, r7, r3
    3cec:	687b      	ldr	r3, [r7, #4]
    3cee:	0018      	movs	r0, r3
    3cf0:	4b1d      	ldr	r3, [pc, #116]	; (3d68 <_i2c_master_write_packet+0x170>)
    3cf2:	4798      	blx	r3
    3cf4:	0003      	movs	r3, r0
    3cf6:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    3cf8:	2317      	movs	r3, #23
    3cfa:	18fb      	adds	r3, r7, r3
    3cfc:	781b      	ldrb	r3, [r3, #0]
    3cfe:	2b00      	cmp	r3, #0
    3d00:	d115      	bne.n	3d2e <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3d02:	68fb      	ldr	r3, [r7, #12]
    3d04:	8b5b      	ldrh	r3, [r3, #26]
    3d06:	b29b      	uxth	r3, r3
    3d08:	001a      	movs	r2, r3
    3d0a:	2304      	movs	r3, #4
    3d0c:	4013      	ands	r3, r2
    3d0e:	d004      	beq.n	3d1a <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    3d10:	2317      	movs	r3, #23
    3d12:	18fb      	adds	r3, r7, r3
    3d14:	221e      	movs	r2, #30
    3d16:	701a      	strb	r2, [r3, #0]
				break;
    3d18:	e00a      	b.n	3d30 <_i2c_master_write_packet+0x138>
		while (tmp_data_length--) {
    3d1a:	2314      	movs	r3, #20
    3d1c:	18fb      	adds	r3, r7, r3
    3d1e:	881b      	ldrh	r3, [r3, #0]
    3d20:	2214      	movs	r2, #20
    3d22:	18ba      	adds	r2, r7, r2
    3d24:	1e59      	subs	r1, r3, #1
    3d26:	8011      	strh	r1, [r2, #0]
    3d28:	2b00      	cmp	r3, #0
    3d2a:	d1c2      	bne.n	3cb2 <_i2c_master_write_packet+0xba>
    3d2c:	e000      	b.n	3d30 <_i2c_master_write_packet+0x138>
				break;
    3d2e:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	7a9b      	ldrb	r3, [r3, #10]
    3d34:	2b00      	cmp	r3, #0
    3d36:	d00a      	beq.n	3d4e <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    3d38:	687b      	ldr	r3, [r7, #4]
    3d3a:	0018      	movs	r0, r3
    3d3c:	4b07      	ldr	r3, [pc, #28]	; (3d5c <_i2c_master_write_packet+0x164>)
    3d3e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3d40:	68fb      	ldr	r3, [r7, #12]
    3d42:	685b      	ldr	r3, [r3, #4]
    3d44:	22c0      	movs	r2, #192	; 0xc0
    3d46:	0292      	lsls	r2, r2, #10
    3d48:	431a      	orrs	r2, r3
    3d4a:	68fb      	ldr	r3, [r7, #12]
    3d4c:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
    3d4e:	2317      	movs	r3, #23
    3d50:	18fb      	adds	r3, r7, r3
    3d52:	781b      	ldrb	r3, [r3, #0]
}
    3d54:	0018      	movs	r0, r3
    3d56:	46bd      	mov	sp, r7
    3d58:	b007      	add	sp, #28
    3d5a:	bd90      	pop	{r4, r7, pc}
    3d5c:	000032e9 	.word	0x000032e9
    3d60:	000038f1 	.word	0x000038f1
    3d64:	fffbffff 	.word	0xfffbffff
    3d68:	00003893 	.word	0x00003893
    3d6c:	00003835 	.word	0x00003835

00003d70 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3d70:	b580      	push	{r7, lr}
    3d72:	b082      	sub	sp, #8
    3d74:	af00      	add	r7, sp, #0
    3d76:	6078      	str	r0, [r7, #4]
    3d78:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    3d7a:	687b      	ldr	r3, [r7, #4]
    3d7c:	8b9b      	ldrh	r3, [r3, #28]
    3d7e:	b29b      	uxth	r3, r3
    3d80:	2b00      	cmp	r3, #0
    3d82:	d001      	beq.n	3d88 <i2c_master_write_packet_wait+0x18>
		return STATUS_BUSY;
    3d84:	2305      	movs	r3, #5
    3d86:	e00c      	b.n	3da2 <i2c_master_write_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    3d88:	687b      	ldr	r3, [r7, #4]
    3d8a:	2201      	movs	r2, #1
    3d8c:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    3d8e:	687b      	ldr	r3, [r7, #4]
    3d90:	2201      	movs	r2, #1
    3d92:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    3d94:	683a      	ldr	r2, [r7, #0]
    3d96:	687b      	ldr	r3, [r7, #4]
    3d98:	0011      	movs	r1, r2
    3d9a:	0018      	movs	r0, r3
    3d9c:	4b03      	ldr	r3, [pc, #12]	; (3dac <i2c_master_write_packet_wait+0x3c>)
    3d9e:	4798      	blx	r3
    3da0:	0003      	movs	r3, r0
}
    3da2:	0018      	movs	r0, r3
    3da4:	46bd      	mov	sp, r7
    3da6:	b002      	add	sp, #8
    3da8:	bd80      	pop	{r7, pc}
    3daa:	46c0      	nop			; (mov r8, r8)
    3dac:	00003bf9 	.word	0x00003bf9

00003db0 <i2c_master_is_syncing>:
{
    3db0:	b580      	push	{r7, lr}
    3db2:	b084      	sub	sp, #16
    3db4:	af00      	add	r7, sp, #0
    3db6:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    3db8:	687b      	ldr	r3, [r7, #4]
    3dba:	681b      	ldr	r3, [r3, #0]
    3dbc:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    3dbe:	68fb      	ldr	r3, [r7, #12]
    3dc0:	69db      	ldr	r3, [r3, #28]
    3dc2:	2207      	movs	r2, #7
    3dc4:	4013      	ands	r3, r2
    3dc6:	1e5a      	subs	r2, r3, #1
    3dc8:	4193      	sbcs	r3, r2
    3dca:	b2db      	uxtb	r3, r3
}
    3dcc:	0018      	movs	r0, r3
    3dce:	46bd      	mov	sp, r7
    3dd0:	b004      	add	sp, #16
    3dd2:	bd80      	pop	{r7, pc}

00003dd4 <_i2c_master_wait_for_sync>:
{
    3dd4:	b580      	push	{r7, lr}
    3dd6:	b082      	sub	sp, #8
    3dd8:	af00      	add	r7, sp, #0
    3dda:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    3ddc:	46c0      	nop			; (mov r8, r8)
    3dde:	687b      	ldr	r3, [r7, #4]
    3de0:	0018      	movs	r0, r3
    3de2:	4b04      	ldr	r3, [pc, #16]	; (3df4 <_i2c_master_wait_for_sync+0x20>)
    3de4:	4798      	blx	r3
    3de6:	1e03      	subs	r3, r0, #0
    3de8:	d1f9      	bne.n	3dde <_i2c_master_wait_for_sync+0xa>
}
    3dea:	46c0      	nop			; (mov r8, r8)
    3dec:	46bd      	mov	sp, r7
    3dee:	b002      	add	sp, #8
    3df0:	bd80      	pop	{r7, pc}
    3df2:	46c0      	nop			; (mov r8, r8)
    3df4:	00003db1 	.word	0x00003db1

00003df8 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    3df8:	b580      	push	{r7, lr}
    3dfa:	b084      	sub	sp, #16
    3dfc:	af00      	add	r7, sp, #0
    3dfe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3e00:	687b      	ldr	r3, [r7, #4]
    3e02:	681b      	ldr	r3, [r3, #0]
    3e04:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    3e06:	68fb      	ldr	r3, [r7, #12]
    3e08:	681b      	ldr	r3, [r3, #0]
    3e0a:	011b      	lsls	r3, r3, #4
    3e0c:	0fdb      	lsrs	r3, r3, #31
    3e0e:	b2db      	uxtb	r3, r3
    3e10:	001a      	movs	r2, r3
    3e12:	230b      	movs	r3, #11
    3e14:	18fb      	adds	r3, r7, r3
    3e16:	1e51      	subs	r1, r2, #1
    3e18:	418a      	sbcs	r2, r1
    3e1a:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    3e1c:	2308      	movs	r3, #8
    3e1e:	18fb      	adds	r3, r7, r3
    3e20:	687a      	ldr	r2, [r7, #4]
    3e22:	8b52      	ldrh	r2, [r2, #26]
    3e24:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    3e26:	687b      	ldr	r3, [r7, #4]
    3e28:	8b9b      	ldrh	r3, [r3, #28]
    3e2a:	b29a      	uxth	r2, r3
    3e2c:	2308      	movs	r3, #8
    3e2e:	18fb      	adds	r3, r7, r3
    3e30:	2108      	movs	r1, #8
    3e32:	1879      	adds	r1, r7, r1
    3e34:	8809      	ldrh	r1, [r1, #0]
    3e36:	1a8a      	subs	r2, r1, r2
    3e38:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    3e3a:	687b      	ldr	r3, [r7, #4]
    3e3c:	8b9b      	ldrh	r3, [r3, #28]
    3e3e:	b29b      	uxth	r3, r3
    3e40:	3b01      	subs	r3, #1
    3e42:	b29a      	uxth	r2, r3
    3e44:	687b      	ldr	r3, [r7, #4]
    3e46:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
    3e48:	230b      	movs	r3, #11
    3e4a:	18fb      	adds	r3, r7, r3
    3e4c:	781b      	ldrb	r3, [r3, #0]
    3e4e:	2b00      	cmp	r3, #0
    3e50:	d010      	beq.n	3e74 <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
    3e52:	687b      	ldr	r3, [r7, #4]
    3e54:	7adb      	ldrb	r3, [r3, #11]
    3e56:	2b00      	cmp	r3, #0
    3e58:	d01c      	beq.n	3e94 <_i2c_master_read+0x9c>
    3e5a:	687b      	ldr	r3, [r7, #4]
    3e5c:	8b9b      	ldrh	r3, [r3, #28]
    3e5e:	b29b      	uxth	r3, r3
    3e60:	2b01      	cmp	r3, #1
    3e62:	d117      	bne.n	3e94 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3e64:	68fb      	ldr	r3, [r7, #12]
    3e66:	685b      	ldr	r3, [r3, #4]
    3e68:	2280      	movs	r2, #128	; 0x80
    3e6a:	02d2      	lsls	r2, r2, #11
    3e6c:	431a      	orrs	r2, r3
    3e6e:	68fb      	ldr	r3, [r7, #12]
    3e70:	605a      	str	r2, [r3, #4]
    3e72:	e00f      	b.n	3e94 <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    3e74:	687b      	ldr	r3, [r7, #4]
    3e76:	7adb      	ldrb	r3, [r3, #11]
    3e78:	2b00      	cmp	r3, #0
    3e7a:	d00b      	beq.n	3e94 <_i2c_master_read+0x9c>
    3e7c:	687b      	ldr	r3, [r7, #4]
    3e7e:	8b9b      	ldrh	r3, [r3, #28]
    3e80:	b29b      	uxth	r3, r3
    3e82:	2b00      	cmp	r3, #0
    3e84:	d106      	bne.n	3e94 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3e86:	68fb      	ldr	r3, [r7, #12]
    3e88:	685b      	ldr	r3, [r3, #4]
    3e8a:	2280      	movs	r2, #128	; 0x80
    3e8c:	02d2      	lsls	r2, r2, #11
    3e8e:	431a      	orrs	r2, r3
    3e90:	68fb      	ldr	r3, [r7, #12]
    3e92:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    3e94:	687b      	ldr	r3, [r7, #4]
    3e96:	8b9b      	ldrh	r3, [r3, #28]
    3e98:	b29b      	uxth	r3, r3
    3e9a:	2b00      	cmp	r3, #0
    3e9c:	d10e      	bne.n	3ebc <_i2c_master_read+0xc4>
		if (module->send_stop) {
    3e9e:	687b      	ldr	r3, [r7, #4]
    3ea0:	7a9b      	ldrb	r3, [r3, #10]
    3ea2:	2b00      	cmp	r3, #0
    3ea4:	d00a      	beq.n	3ebc <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    3ea6:	687b      	ldr	r3, [r7, #4]
    3ea8:	0018      	movs	r0, r3
    3eaa:	4b0e      	ldr	r3, [pc, #56]	; (3ee4 <_i2c_master_read+0xec>)
    3eac:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3eae:	68fb      	ldr	r3, [r7, #12]
    3eb0:	685b      	ldr	r3, [r3, #4]
    3eb2:	22c0      	movs	r2, #192	; 0xc0
    3eb4:	0292      	lsls	r2, r2, #10
    3eb6:	431a      	orrs	r2, r3
    3eb8:	68fb      	ldr	r3, [r7, #12]
    3eba:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    3ebc:	687b      	ldr	r3, [r7, #4]
    3ebe:	0018      	movs	r0, r3
    3ec0:	4b08      	ldr	r3, [pc, #32]	; (3ee4 <_i2c_master_read+0xec>)
    3ec2:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    3ec4:	687b      	ldr	r3, [r7, #4]
    3ec6:	6a1a      	ldr	r2, [r3, #32]
    3ec8:	2308      	movs	r3, #8
    3eca:	18fb      	adds	r3, r7, r3
    3ecc:	881b      	ldrh	r3, [r3, #0]
    3ece:	18d3      	adds	r3, r2, r3
    3ed0:	68fa      	ldr	r2, [r7, #12]
    3ed2:	2128      	movs	r1, #40	; 0x28
    3ed4:	5c52      	ldrb	r2, [r2, r1]
    3ed6:	b2d2      	uxtb	r2, r2
    3ed8:	701a      	strb	r2, [r3, #0]
}
    3eda:	46c0      	nop			; (mov r8, r8)
    3edc:	46bd      	mov	sp, r7
    3ede:	b004      	add	sp, #16
    3ee0:	bd80      	pop	{r7, pc}
    3ee2:	46c0      	nop			; (mov r8, r8)
    3ee4:	00003dd5 	.word	0x00003dd5

00003ee8 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    3ee8:	b580      	push	{r7, lr}
    3eea:	b084      	sub	sp, #16
    3eec:	af00      	add	r7, sp, #0
    3eee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3ef0:	687b      	ldr	r3, [r7, #4]
    3ef2:	681b      	ldr	r3, [r3, #0]
    3ef4:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    3ef6:	68fb      	ldr	r3, [r7, #12]
    3ef8:	8b5b      	ldrh	r3, [r3, #26]
    3efa:	b29b      	uxth	r3, r3
    3efc:	001a      	movs	r2, r3
    3efe:	2304      	movs	r3, #4
    3f00:	4013      	ands	r3, r2
    3f02:	d004      	beq.n	3f0e <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    3f04:	687b      	ldr	r3, [r7, #4]
    3f06:	2225      	movs	r2, #37	; 0x25
    3f08:	211e      	movs	r1, #30
    3f0a:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
    3f0c:	e024      	b.n	3f58 <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    3f0e:	230a      	movs	r3, #10
    3f10:	18fb      	adds	r3, r7, r3
    3f12:	687a      	ldr	r2, [r7, #4]
    3f14:	8b52      	ldrh	r2, [r2, #26]
    3f16:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    3f18:	687b      	ldr	r3, [r7, #4]
    3f1a:	8b9b      	ldrh	r3, [r3, #28]
    3f1c:	b29a      	uxth	r2, r3
    3f1e:	230a      	movs	r3, #10
    3f20:	18fb      	adds	r3, r7, r3
    3f22:	210a      	movs	r1, #10
    3f24:	1879      	adds	r1, r7, r1
    3f26:	8809      	ldrh	r1, [r1, #0]
    3f28:	1a8a      	subs	r2, r1, r2
    3f2a:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	8b9b      	ldrh	r3, [r3, #28]
    3f30:	b29b      	uxth	r3, r3
    3f32:	3b01      	subs	r3, #1
    3f34:	b29a      	uxth	r2, r3
    3f36:	687b      	ldr	r3, [r7, #4]
    3f38:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    3f3a:	687b      	ldr	r3, [r7, #4]
    3f3c:	0018      	movs	r0, r3
    3f3e:	4b08      	ldr	r3, [pc, #32]	; (3f60 <_i2c_master_write+0x78>)
    3f40:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    3f42:	687b      	ldr	r3, [r7, #4]
    3f44:	6a1a      	ldr	r2, [r3, #32]
    3f46:	230a      	movs	r3, #10
    3f48:	18fb      	adds	r3, r7, r3
    3f4a:	881b      	ldrh	r3, [r3, #0]
    3f4c:	18d3      	adds	r3, r2, r3
    3f4e:	781b      	ldrb	r3, [r3, #0]
    3f50:	b2d9      	uxtb	r1, r3
    3f52:	68fb      	ldr	r3, [r7, #12]
    3f54:	2228      	movs	r2, #40	; 0x28
    3f56:	5499      	strb	r1, [r3, r2]
}
    3f58:	46bd      	mov	sp, r7
    3f5a:	b004      	add	sp, #16
    3f5c:	bd80      	pop	{r7, pc}
    3f5e:	46c0      	nop			; (mov r8, r8)
    3f60:	00003dd5 	.word	0x00003dd5

00003f64 <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
    3f64:	b580      	push	{r7, lr}
    3f66:	b084      	sub	sp, #16
    3f68:	af00      	add	r7, sp, #0
    3f6a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3f6c:	687b      	ldr	r3, [r7, #4]
    3f6e:	681b      	ldr	r3, [r3, #0]
    3f70:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    3f72:	68fb      	ldr	r3, [r7, #12]
    3f74:	7e1b      	ldrb	r3, [r3, #24]
    3f76:	b2db      	uxtb	r3, r3
    3f78:	001a      	movs	r2, r3
    3f7a:	2301      	movs	r3, #1
    3f7c:	4013      	ands	r3, r2
    3f7e:	d02b      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    3f80:	68fb      	ldr	r3, [r7, #12]
    3f82:	2201      	movs	r2, #1
    3f84:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3f86:	68fb      	ldr	r3, [r7, #12]
    3f88:	8b5b      	ldrh	r3, [r3, #26]
    3f8a:	b29b      	uxth	r3, r3
    3f8c:	001a      	movs	r2, r3
    3f8e:	2302      	movs	r3, #2
    3f90:	4013      	ands	r3, r2
    3f92:	d004      	beq.n	3f9e <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    3f94:	687b      	ldr	r3, [r7, #4]
    3f96:	2225      	movs	r2, #37	; 0x25
    3f98:	2141      	movs	r1, #65	; 0x41
    3f9a:	5499      	strb	r1, [r3, r2]
    3f9c:	e01c      	b.n	3fd8 <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3f9e:	68fb      	ldr	r3, [r7, #12]
    3fa0:	8b5b      	ldrh	r3, [r3, #26]
    3fa2:	b29b      	uxth	r3, r3
    3fa4:	001a      	movs	r2, r3
    3fa6:	2304      	movs	r3, #4
    3fa8:	4013      	ands	r3, r2
    3faa:	d015      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    3fac:	687b      	ldr	r3, [r7, #4]
    3fae:	2225      	movs	r2, #37	; 0x25
    3fb0:	2118      	movs	r1, #24
    3fb2:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
    3fb4:	687b      	ldr	r3, [r7, #4]
    3fb6:	2200      	movs	r2, #0
    3fb8:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
    3fba:	687b      	ldr	r3, [r7, #4]
    3fbc:	7a9b      	ldrb	r3, [r3, #10]
    3fbe:	2b00      	cmp	r3, #0
    3fc0:	d00a      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    3fc2:	687b      	ldr	r3, [r7, #4]
    3fc4:	0018      	movs	r0, r3
    3fc6:	4b13      	ldr	r3, [pc, #76]	; (4014 <_i2c_master_async_address_response+0xb0>)
    3fc8:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3fca:	68fb      	ldr	r3, [r7, #12]
    3fcc:	685b      	ldr	r3, [r3, #4]
    3fce:	22c0      	movs	r2, #192	; 0xc0
    3fd0:	0292      	lsls	r2, r2, #10
    3fd2:	431a      	orrs	r2, r3
    3fd4:	68fb      	ldr	r3, [r7, #12]
    3fd6:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    3fd8:	687b      	ldr	r3, [r7, #4]
    3fda:	8b9b      	ldrh	r3, [r3, #28]
    3fdc:	b29a      	uxth	r2, r3
    3fde:	687b      	ldr	r3, [r7, #4]
    3fe0:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    3fe2:	687b      	ldr	r3, [r7, #4]
    3fe4:	2225      	movs	r2, #37	; 0x25
    3fe6:	5c9b      	ldrb	r3, [r3, r2]
    3fe8:	b2db      	uxtb	r3, r3
    3fea:	2b05      	cmp	r3, #5
    3fec:	d10e      	bne.n	400c <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    3fee:	687b      	ldr	r3, [r7, #4]
    3ff0:	2224      	movs	r2, #36	; 0x24
    3ff2:	5c9b      	ldrb	r3, [r3, r2]
    3ff4:	b2db      	uxtb	r3, r3
    3ff6:	2b00      	cmp	r3, #0
    3ff8:	d104      	bne.n	4004 <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
    3ffa:	687b      	ldr	r3, [r7, #4]
    3ffc:	0018      	movs	r0, r3
    3ffe:	4b06      	ldr	r3, [pc, #24]	; (4018 <_i2c_master_async_address_response+0xb4>)
    4000:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
    4002:	e003      	b.n	400c <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
    4004:	687b      	ldr	r3, [r7, #4]
    4006:	0018      	movs	r0, r3
    4008:	4b04      	ldr	r3, [pc, #16]	; (401c <_i2c_master_async_address_response+0xb8>)
    400a:	4798      	blx	r3
}
    400c:	46c0      	nop			; (mov r8, r8)
    400e:	46bd      	mov	sp, r7
    4010:	b004      	add	sp, #16
    4012:	bd80      	pop	{r7, pc}
    4014:	00003dd5 	.word	0x00003dd5
    4018:	00003ee9 	.word	0x00003ee9
    401c:	00003df9 	.word	0x00003df9

00004020 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    4020:	b580      	push	{r7, lr}
    4022:	b086      	sub	sp, #24
    4024:	af00      	add	r7, sp, #0
    4026:	0002      	movs	r2, r0
    4028:	1dfb      	adds	r3, r7, #7
    402a:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
    402c:	1dfb      	adds	r3, r7, #7
    402e:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
    4030:	4b93      	ldr	r3, [pc, #588]	; (4280 <_i2c_master_interrupt_handler+0x260>)
    4032:	0092      	lsls	r2, r2, #2
    4034:	58d3      	ldr	r3, [r2, r3]
    4036:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    4038:	697b      	ldr	r3, [r7, #20]
    403a:	681b      	ldr	r3, [r3, #0]
    403c:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    403e:	693b      	ldr	r3, [r7, #16]
    4040:	681b      	ldr	r3, [r3, #0]
    4042:	011b      	lsls	r3, r3, #4
    4044:	0fdb      	lsrs	r3, r3, #31
    4046:	b2db      	uxtb	r3, r3
    4048:	001a      	movs	r2, r3
    404a:	230f      	movs	r3, #15
    404c:	18fb      	adds	r3, r7, r3
    404e:	1e51      	subs	r1, r2, #1
    4050:	418a      	sbcs	r2, r1
    4052:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    4054:	230e      	movs	r3, #14
    4056:	18fb      	adds	r3, r7, r3
    4058:	697a      	ldr	r2, [r7, #20]
    405a:	7e52      	ldrb	r2, [r2, #25]
    405c:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    405e:	697b      	ldr	r3, [r7, #20]
    4060:	7e1b      	ldrb	r3, [r3, #24]
    4062:	b2da      	uxtb	r2, r3
    4064:	230e      	movs	r3, #14
    4066:	18fb      	adds	r3, r7, r3
    4068:	210e      	movs	r1, #14
    406a:	1879      	adds	r1, r7, r1
    406c:	7809      	ldrb	r1, [r1, #0]
    406e:	400a      	ands	r2, r1
    4070:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    4072:	697b      	ldr	r3, [r7, #20]
    4074:	8b5b      	ldrh	r3, [r3, #26]
    4076:	b29b      	uxth	r3, r3
    4078:	2b00      	cmp	r3, #0
    407a:	d109      	bne.n	4090 <_i2c_master_interrupt_handler+0x70>
    407c:	697b      	ldr	r3, [r7, #20]
    407e:	8b9b      	ldrh	r3, [r3, #28]
    4080:	b29b      	uxth	r3, r3
    4082:	2b00      	cmp	r3, #0
    4084:	d004      	beq.n	4090 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
    4086:	697b      	ldr	r3, [r7, #20]
    4088:	0018      	movs	r0, r3
    408a:	4b7e      	ldr	r3, [pc, #504]	; (4284 <_i2c_master_interrupt_handler+0x264>)
    408c:	4798      	blx	r3
    408e:	e070      	b.n	4172 <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    4090:	697b      	ldr	r3, [r7, #20]
    4092:	8b5b      	ldrh	r3, [r3, #26]
    4094:	b29b      	uxth	r3, r3
    4096:	2b00      	cmp	r3, #0
    4098:	d039      	beq.n	410e <_i2c_master_interrupt_handler+0xee>
    409a:	697b      	ldr	r3, [r7, #20]
    409c:	8b9b      	ldrh	r3, [r3, #28]
    409e:	b29b      	uxth	r3, r3
    40a0:	2b00      	cmp	r3, #0
    40a2:	d134      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
    40a4:	697b      	ldr	r3, [r7, #20]
    40a6:	2225      	movs	r2, #37	; 0x25
    40a8:	5c9b      	ldrb	r3, [r3, r2]
    40aa:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    40ac:	2b05      	cmp	r3, #5
    40ae:	d12e      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    40b0:	697b      	ldr	r3, [r7, #20]
    40b2:	2224      	movs	r2, #36	; 0x24
    40b4:	5c9b      	ldrb	r3, [r3, r2]
    40b6:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    40b8:	2b00      	cmp	r3, #0
    40ba:	d128      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    40bc:	693b      	ldr	r3, [r7, #16]
    40be:	2203      	movs	r2, #3
    40c0:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    40c2:	697b      	ldr	r3, [r7, #20]
    40c4:	2200      	movs	r2, #0
    40c6:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    40c8:	697b      	ldr	r3, [r7, #20]
    40ca:	2225      	movs	r2, #37	; 0x25
    40cc:	2100      	movs	r1, #0
    40ce:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
    40d0:	697b      	ldr	r3, [r7, #20]
    40d2:	7a9b      	ldrb	r3, [r3, #10]
    40d4:	2b00      	cmp	r3, #0
    40d6:	d00b      	beq.n	40f0 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    40d8:	697b      	ldr	r3, [r7, #20]
    40da:	0018      	movs	r0, r3
    40dc:	4b6a      	ldr	r3, [pc, #424]	; (4288 <_i2c_master_interrupt_handler+0x268>)
    40de:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    40e0:	693b      	ldr	r3, [r7, #16]
    40e2:	685b      	ldr	r3, [r3, #4]
    40e4:	22c0      	movs	r2, #192	; 0xc0
    40e6:	0292      	lsls	r2, r2, #10
    40e8:	431a      	orrs	r2, r3
    40ea:	693b      	ldr	r3, [r7, #16]
    40ec:	605a      	str	r2, [r3, #4]
    40ee:	e002      	b.n	40f6 <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    40f0:	693b      	ldr	r3, [r7, #16]
    40f2:	2201      	movs	r2, #1
    40f4:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    40f6:	230e      	movs	r3, #14
    40f8:	18fb      	adds	r3, r7, r3
    40fa:	781b      	ldrb	r3, [r3, #0]
    40fc:	2201      	movs	r2, #1
    40fe:	4013      	ands	r3, r2
    4100:	d037      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    4102:	697b      	ldr	r3, [r7, #20]
    4104:	68db      	ldr	r3, [r3, #12]
    4106:	697a      	ldr	r2, [r7, #20]
    4108:	0010      	movs	r0, r2
    410a:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    410c:	e031      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    410e:	697b      	ldr	r3, [r7, #20]
    4110:	8b5b      	ldrh	r3, [r3, #26]
    4112:	b29b      	uxth	r3, r3
    4114:	2b00      	cmp	r3, #0
    4116:	d02c      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
    4118:	697b      	ldr	r3, [r7, #20]
    411a:	8b9b      	ldrh	r3, [r3, #28]
    411c:	b29b      	uxth	r3, r3
    411e:	2b00      	cmp	r3, #0
    4120:	d027      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    4122:	693b      	ldr	r3, [r7, #16]
    4124:	8b5b      	ldrh	r3, [r3, #26]
    4126:	b29b      	uxth	r3, r3
    4128:	001a      	movs	r2, r3
    412a:	2320      	movs	r3, #32
    412c:	4013      	ands	r3, r2
    412e:	d111      	bne.n	4154 <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    4130:	230f      	movs	r3, #15
    4132:	18fb      	adds	r3, r7, r3
    4134:	781b      	ldrb	r3, [r3, #0]
    4136:	2201      	movs	r2, #1
    4138:	4053      	eors	r3, r2
    413a:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    413c:	2b00      	cmp	r3, #0
    413e:	d104      	bne.n	414a <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    4140:	697b      	ldr	r3, [r7, #20]
    4142:	8b9b      	ldrh	r3, [r3, #28]
    4144:	b29b      	uxth	r3, r3
    4146:	2b01      	cmp	r3, #1
    4148:	d004      	beq.n	4154 <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
    414a:	697b      	ldr	r3, [r7, #20]
    414c:	2225      	movs	r2, #37	; 0x25
    414e:	2141      	movs	r1, #65	; 0x41
    4150:	5499      	strb	r1, [r3, r2]
    4152:	e00e      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4154:	697b      	ldr	r3, [r7, #20]
    4156:	2224      	movs	r2, #36	; 0x24
    4158:	5c9b      	ldrb	r3, [r3, r2]
    415a:	b2db      	uxtb	r3, r3
    415c:	2b00      	cmp	r3, #0
    415e:	d104      	bne.n	416a <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
    4160:	697b      	ldr	r3, [r7, #20]
    4162:	0018      	movs	r0, r3
    4164:	4b49      	ldr	r3, [pc, #292]	; (428c <_i2c_master_interrupt_handler+0x26c>)
    4166:	4798      	blx	r3
    4168:	e003      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
    416a:	697b      	ldr	r3, [r7, #20]
    416c:	0018      	movs	r0, r3
    416e:	4b48      	ldr	r3, [pc, #288]	; (4290 <_i2c_master_interrupt_handler+0x270>)
    4170:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    4172:	697b      	ldr	r3, [r7, #20]
    4174:	8b5b      	ldrh	r3, [r3, #26]
    4176:	b29b      	uxth	r3, r3
    4178:	2b00      	cmp	r3, #0
    417a:	d047      	beq.n	420c <_i2c_master_interrupt_handler+0x1ec>
    417c:	697b      	ldr	r3, [r7, #20]
    417e:	8b9b      	ldrh	r3, [r3, #28]
    4180:	b29b      	uxth	r3, r3
    4182:	2b00      	cmp	r3, #0
    4184:	d142      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
    4186:	697b      	ldr	r3, [r7, #20]
    4188:	2225      	movs	r2, #37	; 0x25
    418a:	5c9b      	ldrb	r3, [r3, r2]
    418c:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    418e:	2b05      	cmp	r3, #5
    4190:	d13c      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    4192:	697b      	ldr	r3, [r7, #20]
    4194:	2224      	movs	r2, #36	; 0x24
    4196:	5c9b      	ldrb	r3, [r3, r2]
    4198:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    419a:	2b01      	cmp	r3, #1
    419c:	d136      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    419e:	693b      	ldr	r3, [r7, #16]
    41a0:	7e1b      	ldrb	r3, [r3, #24]
    41a2:	b2db      	uxtb	r3, r3
    41a4:	001a      	movs	r2, r3
    41a6:	2302      	movs	r3, #2
    41a8:	4013      	ands	r3, r2
    41aa:	d002      	beq.n	41b2 <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    41ac:	693b      	ldr	r3, [r7, #16]
    41ae:	2202      	movs	r2, #2
    41b0:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    41b2:	693b      	ldr	r3, [r7, #16]
    41b4:	2203      	movs	r2, #3
    41b6:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    41b8:	697b      	ldr	r3, [r7, #20]
    41ba:	2200      	movs	r2, #0
    41bc:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    41be:	697b      	ldr	r3, [r7, #20]
    41c0:	2225      	movs	r2, #37	; 0x25
    41c2:	2100      	movs	r1, #0
    41c4:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    41c6:	230e      	movs	r3, #14
    41c8:	18fb      	adds	r3, r7, r3
    41ca:	781b      	ldrb	r3, [r3, #0]
    41cc:	2202      	movs	r2, #2
    41ce:	4013      	ands	r3, r2
    41d0:	d00b      	beq.n	41ea <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    41d2:	697b      	ldr	r3, [r7, #20]
    41d4:	2224      	movs	r2, #36	; 0x24
    41d6:	5c9b      	ldrb	r3, [r3, r2]
    41d8:	b2db      	uxtb	r3, r3
    41da:	2b01      	cmp	r3, #1
    41dc:	d105      	bne.n	41ea <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    41de:	697b      	ldr	r3, [r7, #20]
    41e0:	691b      	ldr	r3, [r3, #16]
    41e2:	697a      	ldr	r2, [r7, #20]
    41e4:	0010      	movs	r0, r2
    41e6:	4798      	blx	r3
    41e8:	e010      	b.n	420c <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    41ea:	230e      	movs	r3, #14
    41ec:	18fb      	adds	r3, r7, r3
    41ee:	781b      	ldrb	r3, [r3, #0]
    41f0:	2201      	movs	r2, #1
    41f2:	4013      	ands	r3, r2
    41f4:	d00a      	beq.n	420c <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    41f6:	697b      	ldr	r3, [r7, #20]
    41f8:	2224      	movs	r2, #36	; 0x24
    41fa:	5c9b      	ldrb	r3, [r3, r2]
    41fc:	b2db      	uxtb	r3, r3
    41fe:	2b00      	cmp	r3, #0
    4200:	d104      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    4202:	697b      	ldr	r3, [r7, #20]
    4204:	68db      	ldr	r3, [r3, #12]
    4206:	697a      	ldr	r2, [r7, #20]
    4208:	0010      	movs	r0, r2
    420a:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    420c:	697b      	ldr	r3, [r7, #20]
    420e:	2225      	movs	r2, #37	; 0x25
    4210:	5c9b      	ldrb	r3, [r3, r2]
    4212:	b2db      	uxtb	r3, r3
    4214:	2b05      	cmp	r3, #5
    4216:	d02e      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
    4218:	697b      	ldr	r3, [r7, #20]
    421a:	2225      	movs	r2, #37	; 0x25
    421c:	5c9b      	ldrb	r3, [r3, r2]
    421e:	b2db      	uxtb	r3, r3
    4220:	2b00      	cmp	r3, #0
    4222:	d028      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    4224:	693b      	ldr	r3, [r7, #16]
    4226:	2203      	movs	r2, #3
    4228:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    422a:	697b      	ldr	r3, [r7, #20]
    422c:	2200      	movs	r2, #0
    422e:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
    4230:	697b      	ldr	r3, [r7, #20]
    4232:	2200      	movs	r2, #0
    4234:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    4236:	697b      	ldr	r3, [r7, #20]
    4238:	2225      	movs	r2, #37	; 0x25
    423a:	5c9b      	ldrb	r3, [r3, r2]
    423c:	b2db      	uxtb	r3, r3
    423e:	2b41      	cmp	r3, #65	; 0x41
    4240:	d00e      	beq.n	4260 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
    4242:	697b      	ldr	r3, [r7, #20]
    4244:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    4246:	2b00      	cmp	r3, #0
    4248:	d00a      	beq.n	4260 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
    424a:	697b      	ldr	r3, [r7, #20]
    424c:	0018      	movs	r0, r3
    424e:	4b0e      	ldr	r3, [pc, #56]	; (4288 <_i2c_master_interrupt_handler+0x268>)
    4250:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    4252:	693b      	ldr	r3, [r7, #16]
    4254:	685b      	ldr	r3, [r3, #4]
    4256:	22e0      	movs	r2, #224	; 0xe0
    4258:	02d2      	lsls	r2, r2, #11
    425a:	431a      	orrs	r2, r3
    425c:	693b      	ldr	r3, [r7, #16]
    425e:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    4260:	230e      	movs	r3, #14
    4262:	18fb      	adds	r3, r7, r3
    4264:	781b      	ldrb	r3, [r3, #0]
    4266:	2204      	movs	r2, #4
    4268:	4013      	ands	r3, r2
    426a:	d004      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    426c:	697b      	ldr	r3, [r7, #20]
    426e:	695b      	ldr	r3, [r3, #20]
    4270:	697a      	ldr	r2, [r7, #20]
    4272:	0010      	movs	r0, r2
    4274:	4798      	blx	r3
		}
	}
}
    4276:	46c0      	nop			; (mov r8, r8)
    4278:	46bd      	mov	sp, r7
    427a:	b006      	add	sp, #24
    427c:	bd80      	pop	{r7, pc}
    427e:	46c0      	nop			; (mov r8, r8)
    4280:	20000468 	.word	0x20000468
    4284:	00003f65 	.word	0x00003f65
    4288:	00003dd5 	.word	0x00003dd5
    428c:	00003ee9 	.word	0x00003ee9
    4290:	00003df9 	.word	0x00003df9

00004294 <system_gclk_chan_get_config_defaults>:
{
    4294:	b580      	push	{r7, lr}
    4296:	b082      	sub	sp, #8
    4298:	af00      	add	r7, sp, #0
    429a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    429c:	687b      	ldr	r3, [r7, #4]
    429e:	2200      	movs	r2, #0
    42a0:	701a      	strb	r2, [r3, #0]
}
    42a2:	46c0      	nop			; (mov r8, r8)
    42a4:	46bd      	mov	sp, r7
    42a6:	b002      	add	sp, #8
    42a8:	bd80      	pop	{r7, pc}
	...

000042ac <system_apb_clock_set_mask>:
{
    42ac:	b580      	push	{r7, lr}
    42ae:	b082      	sub	sp, #8
    42b0:	af00      	add	r7, sp, #0
    42b2:	0002      	movs	r2, r0
    42b4:	6039      	str	r1, [r7, #0]
    42b6:	1dfb      	adds	r3, r7, #7
    42b8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    42ba:	1dfb      	adds	r3, r7, #7
    42bc:	781b      	ldrb	r3, [r3, #0]
    42be:	2b01      	cmp	r3, #1
    42c0:	d00a      	beq.n	42d8 <system_apb_clock_set_mask+0x2c>
    42c2:	2b02      	cmp	r3, #2
    42c4:	d00f      	beq.n	42e6 <system_apb_clock_set_mask+0x3a>
    42c6:	2b00      	cmp	r3, #0
    42c8:	d114      	bne.n	42f4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    42ca:	4b0e      	ldr	r3, [pc, #56]	; (4304 <system_apb_clock_set_mask+0x58>)
    42cc:	4a0d      	ldr	r2, [pc, #52]	; (4304 <system_apb_clock_set_mask+0x58>)
    42ce:	6991      	ldr	r1, [r2, #24]
    42d0:	683a      	ldr	r2, [r7, #0]
    42d2:	430a      	orrs	r2, r1
    42d4:	619a      	str	r2, [r3, #24]
			break;
    42d6:	e00f      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    42d8:	4b0a      	ldr	r3, [pc, #40]	; (4304 <system_apb_clock_set_mask+0x58>)
    42da:	4a0a      	ldr	r2, [pc, #40]	; (4304 <system_apb_clock_set_mask+0x58>)
    42dc:	69d1      	ldr	r1, [r2, #28]
    42de:	683a      	ldr	r2, [r7, #0]
    42e0:	430a      	orrs	r2, r1
    42e2:	61da      	str	r2, [r3, #28]
			break;
    42e4:	e008      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    42e6:	4b07      	ldr	r3, [pc, #28]	; (4304 <system_apb_clock_set_mask+0x58>)
    42e8:	4a06      	ldr	r2, [pc, #24]	; (4304 <system_apb_clock_set_mask+0x58>)
    42ea:	6a11      	ldr	r1, [r2, #32]
    42ec:	683a      	ldr	r2, [r7, #0]
    42ee:	430a      	orrs	r2, r1
    42f0:	621a      	str	r2, [r3, #32]
			break;
    42f2:	e001      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    42f4:	2317      	movs	r3, #23
    42f6:	e000      	b.n	42fa <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    42f8:	2300      	movs	r3, #0
}
    42fa:	0018      	movs	r0, r3
    42fc:	46bd      	mov	sp, r7
    42fe:	b002      	add	sp, #8
    4300:	bd80      	pop	{r7, pc}
    4302:	46c0      	nop			; (mov r8, r8)
    4304:	40000400 	.word	0x40000400

00004308 <system_pinmux_get_config_defaults>:
{
    4308:	b580      	push	{r7, lr}
    430a:	b082      	sub	sp, #8
    430c:	af00      	add	r7, sp, #0
    430e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4310:	687b      	ldr	r3, [r7, #4]
    4312:	2280      	movs	r2, #128	; 0x80
    4314:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4316:	687b      	ldr	r3, [r7, #4]
    4318:	2200      	movs	r2, #0
    431a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    431c:	687b      	ldr	r3, [r7, #4]
    431e:	2201      	movs	r2, #1
    4320:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4322:	687b      	ldr	r3, [r7, #4]
    4324:	2200      	movs	r2, #0
    4326:	70da      	strb	r2, [r3, #3]
}
    4328:	46c0      	nop			; (mov r8, r8)
    432a:	46bd      	mov	sp, r7
    432c:	b002      	add	sp, #8
    432e:	bd80      	pop	{r7, pc}

00004330 <system_is_debugger_present>:
{
    4330:	b580      	push	{r7, lr}
    4332:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4334:	4b05      	ldr	r3, [pc, #20]	; (434c <system_is_debugger_present+0x1c>)
    4336:	789b      	ldrb	r3, [r3, #2]
    4338:	b2db      	uxtb	r3, r3
    433a:	001a      	movs	r2, r3
    433c:	2302      	movs	r3, #2
    433e:	4013      	ands	r3, r2
    4340:	1e5a      	subs	r2, r3, #1
    4342:	4193      	sbcs	r3, r2
    4344:	b2db      	uxtb	r3, r3
}
    4346:	0018      	movs	r0, r3
    4348:	46bd      	mov	sp, r7
    434a:	bd80      	pop	{r7, pc}
    434c:	41002000 	.word	0x41002000

00004350 <_i2c_slave_set_config>:
 *                                         previously set
 */
static enum status_code _i2c_slave_set_config(
		struct i2c_slave_module *const module,
		const struct i2c_slave_config *const config)
{
    4350:	b580      	push	{r7, lr}
    4352:	b088      	sub	sp, #32
    4354:	af00      	add	r7, sp, #0
    4356:	6078      	str	r0, [r7, #4]
    4358:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    435a:	687b      	ldr	r3, [r7, #4]
    435c:	681b      	ldr	r3, [r3, #0]
    435e:	613b      	str	r3, [r7, #16]
	Sercom *const sercom_hw = module->hw;
    4360:	687b      	ldr	r3, [r7, #4]
    4362:	681b      	ldr	r3, [r3, #0]
    4364:	60fb      	str	r3, [r7, #12]

	module->buffer_timeout = config->buffer_timeout;
    4366:	683b      	ldr	r3, [r7, #0]
    4368:	891a      	ldrh	r2, [r3, #8]
    436a:	687b      	ldr	r3, [r7, #4]
    436c:	80da      	strh	r2, [r3, #6]
	module->ten_bit_address = config->ten_bit_address;
    436e:	683b      	ldr	r3, [r7, #0]
    4370:	7c1a      	ldrb	r2, [r3, #16]
    4372:	687b      	ldr	r3, [r7, #4]
    4374:	721a      	strb	r2, [r3, #8]

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    4376:	2308      	movs	r3, #8
    4378:	18fb      	adds	r3, r7, r3
    437a:	0018      	movs	r0, r3
    437c:	4b49      	ldr	r3, [pc, #292]	; (44a4 <_i2c_slave_set_config+0x154>)
    437e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    4380:	683b      	ldr	r3, [r7, #0]
    4382:	69db      	ldr	r3, [r3, #28]
    4384:	61bb      	str	r3, [r7, #24]
	uint32_t pad1 = config->pinmux_pad1;
    4386:	683b      	ldr	r3, [r7, #0]
    4388:	6a1b      	ldr	r3, [r3, #32]
    438a:	617b      	str	r3, [r7, #20]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    438c:	69bb      	ldr	r3, [r7, #24]
    438e:	2b00      	cmp	r3, #0
    4390:	d106      	bne.n	43a0 <_i2c_slave_set_config+0x50>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    4392:	68fb      	ldr	r3, [r7, #12]
    4394:	2100      	movs	r1, #0
    4396:	0018      	movs	r0, r3
    4398:	4b43      	ldr	r3, [pc, #268]	; (44a8 <_i2c_slave_set_config+0x158>)
    439a:	4798      	blx	r3
    439c:	0003      	movs	r3, r0
    439e:	61bb      	str	r3, [r7, #24]
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    43a0:	69bb      	ldr	r3, [r7, #24]
    43a2:	b2da      	uxtb	r2, r3
    43a4:	2308      	movs	r3, #8
    43a6:	18fb      	adds	r3, r7, r3
    43a8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    43aa:	2308      	movs	r3, #8
    43ac:	18fb      	adds	r3, r7, r3
    43ae:	2202      	movs	r2, #2
    43b0:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    43b2:	69bb      	ldr	r3, [r7, #24]
    43b4:	0c1b      	lsrs	r3, r3, #16
    43b6:	b2db      	uxtb	r3, r3
    43b8:	2208      	movs	r2, #8
    43ba:	18ba      	adds	r2, r7, r2
    43bc:	0011      	movs	r1, r2
    43be:	0018      	movs	r0, r3
    43c0:	4b3a      	ldr	r3, [pc, #232]	; (44ac <_i2c_slave_set_config+0x15c>)
    43c2:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    43c4:	697b      	ldr	r3, [r7, #20]
    43c6:	2b00      	cmp	r3, #0
    43c8:	d106      	bne.n	43d8 <_i2c_slave_set_config+0x88>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    43ca:	68fb      	ldr	r3, [r7, #12]
    43cc:	2101      	movs	r1, #1
    43ce:	0018      	movs	r0, r3
    43d0:	4b35      	ldr	r3, [pc, #212]	; (44a8 <_i2c_slave_set_config+0x158>)
    43d2:	4798      	blx	r3
    43d4:	0003      	movs	r3, r0
    43d6:	617b      	str	r3, [r7, #20]
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    43d8:	697b      	ldr	r3, [r7, #20]
    43da:	b2da      	uxtb	r2, r3
    43dc:	2308      	movs	r3, #8
    43de:	18fb      	adds	r3, r7, r3
    43e0:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    43e2:	2308      	movs	r3, #8
    43e4:	18fb      	adds	r3, r7, r3
    43e6:	2202      	movs	r2, #2
    43e8:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    43ea:	697b      	ldr	r3, [r7, #20]
    43ec:	0c1b      	lsrs	r3, r3, #16
    43ee:	b2db      	uxtb	r3, r3
    43f0:	2208      	movs	r2, #8
    43f2:	18ba      	adds	r2, r7, r2
    43f4:	0011      	movs	r1, r2
    43f6:	0018      	movs	r0, r3
    43f8:	4b2c      	ldr	r3, [pc, #176]	; (44ac <_i2c_slave_set_config+0x15c>)
    43fa:	4798      	blx	r3

	/* Prepare config to write to register CTRLA */
	if (config->run_in_standby || system_is_debugger_present()) {
    43fc:	683b      	ldr	r3, [r7, #0]
    43fe:	7e9b      	ldrb	r3, [r3, #26]
    4400:	2b00      	cmp	r3, #0
    4402:	d103      	bne.n	440c <_i2c_slave_set_config+0xbc>
    4404:	4b2a      	ldr	r3, [pc, #168]	; (44b0 <_i2c_slave_set_config+0x160>)
    4406:	4798      	blx	r3
    4408:	1e03      	subs	r3, r0, #0
    440a:	d002      	beq.n	4412 <_i2c_slave_set_config+0xc2>
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
    440c:	2380      	movs	r3, #128	; 0x80
    440e:	61fb      	str	r3, [r7, #28]
    4410:	e001      	b.n	4416 <_i2c_slave_set_config+0xc6>
	} else {
		tmp_ctrla = 0;
    4412:	2300      	movs	r3, #0
    4414:	61fb      	str	r3, [r7, #28]
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
    4416:	683b      	ldr	r3, [r7, #0]
    4418:	2225      	movs	r2, #37	; 0x25
    441a:	5c9b      	ldrb	r3, [r3, r2]
    441c:	2b00      	cmp	r3, #0
    441e:	d105      	bne.n	442c <_i2c_slave_set_config+0xdc>
    4420:	683b      	ldr	r3, [r7, #0]
    4422:	695a      	ldr	r2, [r3, #20]
    4424:	2380      	movs	r3, #128	; 0x80
    4426:	049b      	lsls	r3, r3, #18
    4428:	429a      	cmp	r2, r3
    442a:	d104      	bne.n	4436 <_i2c_slave_set_config+0xe6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    442c:	69fb      	ldr	r3, [r7, #28]
    442e:	2280      	movs	r2, #128	; 0x80
    4430:	0512      	lsls	r2, r2, #20
    4432:	4313      	orrs	r3, r2
    4434:	61fb      	str	r3, [r7, #28]
	}
	
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    4436:	683b      	ldr	r3, [r7, #0]
    4438:	685a      	ldr	r2, [r3, #4]
			config->transfer_speed |
    443a:	683b      	ldr	r3, [r7, #0]
    443c:	695b      	ldr	r3, [r3, #20]
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    443e:	4313      	orrs	r3, r2
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
    4440:	683a      	ldr	r2, [r7, #0]
    4442:	2124      	movs	r1, #36	; 0x24
    4444:	5c52      	ldrb	r2, [r2, r1]
    4446:	0792      	lsls	r2, r2, #30
			config->transfer_speed |
    4448:	4313      	orrs	r3, r2
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
    444a:	683a      	ldr	r2, [r7, #0]
    444c:	2126      	movs	r1, #38	; 0x26
    444e:	5c52      	ldrb	r2, [r2, r1]
    4450:	05d2      	lsls	r2, r2, #23
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
    4452:	4313      	orrs	r3, r2
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    4454:	69fa      	ldr	r2, [r7, #28]
    4456:	4313      	orrs	r3, r2
    4458:	61fb      	str	r3, [r7, #28]

	i2c_hw->CTRLA.reg |= tmp_ctrla;
    445a:	693b      	ldr	r3, [r7, #16]
    445c:	681a      	ldr	r2, [r3, #0]
    445e:	69fb      	ldr	r3, [r7, #28]
    4460:	431a      	orrs	r2, r3
    4462:	693b      	ldr	r3, [r7, #16]
    4464:	601a      	str	r2, [r3, #0]

	/* Set CTRLB configuration */
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
    4466:	683b      	ldr	r3, [r7, #0]
    4468:	895b      	ldrh	r3, [r3, #10]
    446a:	2280      	movs	r2, #128	; 0x80
    446c:	0052      	lsls	r2, r2, #1
    446e:	4313      	orrs	r3, r2
    4470:	b29b      	uxth	r3, r3
    4472:	001a      	movs	r2, r3
    4474:	693b      	ldr	r3, [r7, #16]
    4476:	605a      	str	r2, [r3, #4]

	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4478:	683b      	ldr	r3, [r7, #0]
    447a:	899b      	ldrh	r3, [r3, #12]
    447c:	005a      	lsls	r2, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
    447e:	683b      	ldr	r3, [r7, #0]
    4480:	89db      	ldrh	r3, [r3, #14]
    4482:	045b      	lsls	r3, r3, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4484:	431a      	orrs	r2, r3
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
    4486:	683b      	ldr	r3, [r7, #0]
    4488:	7c1b      	ldrb	r3, [r3, #16]
    448a:	03db      	lsls	r3, r3, #15
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
    448c:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
    448e:	683a      	ldr	r2, [r7, #0]
    4490:	7c52      	ldrb	r2, [r2, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
    4492:	4313      	orrs	r3, r2
    4494:	001a      	movs	r2, r3
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4496:	693b      	ldr	r3, [r7, #16]
    4498:	625a      	str	r2, [r3, #36]	; 0x24

	return STATUS_OK;
    449a:	2300      	movs	r3, #0
}
    449c:	0018      	movs	r0, r3
    449e:	46bd      	mov	sp, r7
    44a0:	b008      	add	sp, #32
    44a2:	bd80      	pop	{r7, pc}
    44a4:	00004309 	.word	0x00004309
    44a8:	00006dd1 	.word	0x00006dd1
    44ac:	00007e65 	.word	0x00007e65
    44b0:	00004331 	.word	0x00004331

000044b4 <i2c_slave_init>:
 */
enum status_code i2c_slave_init(
		struct i2c_slave_module *const module,
		Sercom *const hw,
		const struct i2c_slave_config *const config)
{
    44b4:	b590      	push	{r4, r7, lr}
    44b6:	b08b      	sub	sp, #44	; 0x2c
    44b8:	af00      	add	r7, sp, #0
    44ba:	60f8      	str	r0, [r7, #12]
    44bc:	60b9      	str	r1, [r7, #8]
    44be:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    44c0:	68fb      	ldr	r3, [r7, #12]
    44c2:	68ba      	ldr	r2, [r7, #8]
    44c4:	601a      	str	r2, [r3, #0]

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    44c6:	68fb      	ldr	r3, [r7, #12]
    44c8:	681b      	ldr	r3, [r3, #0]
    44ca:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check if module is enabled */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
    44cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    44ce:	681b      	ldr	r3, [r3, #0]
    44d0:	2202      	movs	r2, #2
    44d2:	4013      	ands	r3, r2
    44d4:	d001      	beq.n	44da <i2c_slave_init+0x26>
		return STATUS_ERR_DENIED;
    44d6:	231c      	movs	r3, #28
    44d8:	e069      	b.n	45ae <i2c_slave_init+0xfa>
	}

	/* Check if reset is in progress */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
    44da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    44dc:	681b      	ldr	r3, [r3, #0]
    44de:	2201      	movs	r2, #1
    44e0:	4013      	ands	r3, r2
    44e2:	d001      	beq.n	44e8 <i2c_slave_init+0x34>
		return STATUS_BUSY;
    44e4:	2305      	movs	r3, #5
    44e6:	e062      	b.n	45ae <i2c_slave_init+0xfa>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    44e8:	68fb      	ldr	r3, [r7, #12]
    44ea:	681b      	ldr	r3, [r3, #0]
    44ec:	0018      	movs	r0, r3
    44ee:	4b32      	ldr	r3, [pc, #200]	; (45b8 <i2c_slave_init+0x104>)
    44f0:	4798      	blx	r3
    44f2:	0003      	movs	r3, r0
    44f4:	623b      	str	r3, [r7, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    44f6:	6a3b      	ldr	r3, [r7, #32]
    44f8:	3302      	adds	r3, #2
    44fa:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    44fc:	6a3b      	ldr	r3, [r7, #32]
    44fe:	3314      	adds	r3, #20
    4500:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4502:	2201      	movs	r2, #1
    4504:	69fb      	ldr	r3, [r7, #28]
    4506:	409a      	lsls	r2, r3
    4508:	0013      	movs	r3, r2
    450a:	0019      	movs	r1, r3
    450c:	2002      	movs	r0, #2
    450e:	4b2b      	ldr	r3, [pc, #172]	; (45bc <i2c_slave_init+0x108>)
    4510:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    4512:	2314      	movs	r3, #20
    4514:	18fb      	adds	r3, r7, r3
    4516:	0018      	movs	r0, r3
    4518:	4b29      	ldr	r3, [pc, #164]	; (45c0 <i2c_slave_init+0x10c>)
    451a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    451c:	687b      	ldr	r3, [r7, #4]
    451e:	7e5a      	ldrb	r2, [r3, #25]
    4520:	2314      	movs	r3, #20
    4522:	18fb      	adds	r3, r7, r3
    4524:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4526:	69bb      	ldr	r3, [r7, #24]
    4528:	b2db      	uxtb	r3, r3
    452a:	2214      	movs	r2, #20
    452c:	18ba      	adds	r2, r7, r2
    452e:	0011      	movs	r1, r2
    4530:	0018      	movs	r0, r3
    4532:	4b24      	ldr	r3, [pc, #144]	; (45c4 <i2c_slave_init+0x110>)
    4534:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4536:	69bb      	ldr	r3, [r7, #24]
    4538:	b2db      	uxtb	r3, r3
    453a:	0018      	movs	r0, r3
    453c:	4b22      	ldr	r3, [pc, #136]	; (45c8 <i2c_slave_init+0x114>)
    453e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4540:	687b      	ldr	r3, [r7, #4]
    4542:	7e5b      	ldrb	r3, [r3, #25]
    4544:	2100      	movs	r1, #0
    4546:	0018      	movs	r0, r3
    4548:	4b20      	ldr	r3, [pc, #128]	; (45cc <i2c_slave_init+0x118>)
    454a:	4798      	blx	r3

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Get sercom instance index */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    454c:	68fb      	ldr	r3, [r7, #12]
    454e:	681b      	ldr	r3, [r3, #0]
    4550:	2217      	movs	r2, #23
    4552:	18bc      	adds	r4, r7, r2
    4554:	0018      	movs	r0, r3
    4556:	4b18      	ldr	r3, [pc, #96]	; (45b8 <i2c_slave_init+0x104>)
    4558:	4798      	blx	r3
    455a:	0003      	movs	r3, r0
    455c:	7023      	strb	r3, [r4, #0]

	/* Save software module in interrupt handler */
	_sercom_set_handler(instance_index, _i2c_slave_interrupt_handler);
    455e:	4a1c      	ldr	r2, [pc, #112]	; (45d0 <i2c_slave_init+0x11c>)
    4560:	2317      	movs	r3, #23
    4562:	18fb      	adds	r3, r7, r3
    4564:	781b      	ldrb	r3, [r3, #0]
    4566:	0011      	movs	r1, r2
    4568:	0018      	movs	r0, r3
    456a:	4b1a      	ldr	r3, [pc, #104]	; (45d4 <i2c_slave_init+0x120>)
    456c:	4798      	blx	r3

	/* Save software module */
	_sercom_instances[instance_index] = module;
    456e:	2317      	movs	r3, #23
    4570:	18fb      	adds	r3, r7, r3
    4572:	781a      	ldrb	r2, [r3, #0]
    4574:	4b18      	ldr	r3, [pc, #96]	; (45d8 <i2c_slave_init+0x124>)
    4576:	0092      	lsls	r2, r2, #2
    4578:	68f9      	ldr	r1, [r7, #12]
    457a:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module */
	module->registered_callback = 0;
    457c:	68fb      	ldr	r3, [r7, #12]
    457e:	2224      	movs	r2, #36	; 0x24
    4580:	2100      	movs	r1, #0
    4582:	5499      	strb	r1, [r3, r2]
	module->enabled_callback = 0;
    4584:	68fb      	ldr	r3, [r7, #12]
    4586:	2225      	movs	r2, #37	; 0x25
    4588:	2100      	movs	r1, #0
    458a:	5499      	strb	r1, [r3, r2]
	module->buffer_length = 0;
    458c:	68fb      	ldr	r3, [r7, #12]
    458e:	2200      	movs	r2, #0
    4590:	84da      	strh	r2, [r3, #38]	; 0x26
	module->nack_on_address = config->enable_nack_on_address;
    4592:	687b      	ldr	r3, [r7, #4]
    4594:	7e1a      	ldrb	r2, [r3, #24]
    4596:	68fb      	ldr	r3, [r7, #12]
    4598:	725a      	strb	r2, [r3, #9]
#endif

	/* Set SERCOM module to operate in I2C slave mode */
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
    459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    459c:	2210      	movs	r2, #16
    459e:	601a      	str	r2, [r3, #0]

	/* Set config and return status */
	return _i2c_slave_set_config(module, config);
    45a0:	687a      	ldr	r2, [r7, #4]
    45a2:	68fb      	ldr	r3, [r7, #12]
    45a4:	0011      	movs	r1, r2
    45a6:	0018      	movs	r0, r3
    45a8:	4b0c      	ldr	r3, [pc, #48]	; (45dc <i2c_slave_init+0x128>)
    45aa:	4798      	blx	r3
    45ac:	0003      	movs	r3, r0
}
    45ae:	0018      	movs	r0, r3
    45b0:	46bd      	mov	sp, r7
    45b2:	b00b      	add	sp, #44	; 0x2c
    45b4:	bd90      	pop	{r4, r7, pc}
    45b6:	46c0      	nop			; (mov r8, r8)
    45b8:	00006f8d 	.word	0x00006f8d
    45bc:	000042ad 	.word	0x000042ad
    45c0:	00004295 	.word	0x00004295
    45c4:	00007b79 	.word	0x00007b79
    45c8:	00007bbd 	.word	0x00007bbd
    45cc:	00006d45 	.word	0x00006d45
    45d0:	000047d5 	.word	0x000047d5
    45d4:	00006ff1 	.word	0x00006ff1
    45d8:	20000468 	.word	0x20000468
    45dc:	00004351 	.word	0x00004351

000045e0 <system_interrupt_enter_critical_section>:
{
    45e0:	b580      	push	{r7, lr}
    45e2:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    45e4:	4b02      	ldr	r3, [pc, #8]	; (45f0 <system_interrupt_enter_critical_section+0x10>)
    45e6:	4798      	blx	r3
}
    45e8:	46c0      	nop			; (mov r8, r8)
    45ea:	46bd      	mov	sp, r7
    45ec:	bd80      	pop	{r7, pc}
    45ee:	46c0      	nop			; (mov r8, r8)
    45f0:	000071c5 	.word	0x000071c5

000045f4 <system_interrupt_leave_critical_section>:
{
    45f4:	b580      	push	{r7, lr}
    45f6:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    45f8:	4b02      	ldr	r3, [pc, #8]	; (4604 <system_interrupt_leave_critical_section+0x10>)
    45fa:	4798      	blx	r3
}
    45fc:	46c0      	nop			; (mov r8, r8)
    45fe:	46bd      	mov	sp, r7
    4600:	bd80      	pop	{r7, pc}
    4602:	46c0      	nop			; (mov r8, r8)
    4604:	00007219 	.word	0x00007219

00004608 <_i2c_slave_set_ctrlb_ackact>:
 * \param[in] send_ack true send ACK, false send NACK
 */
static inline void _i2c_slave_set_ctrlb_ackact(
		struct i2c_slave_module *const module,
		bool send_ack)
{
    4608:	b580      	push	{r7, lr}
    460a:	b084      	sub	sp, #16
    460c:	af00      	add	r7, sp, #0
    460e:	6078      	str	r0, [r7, #4]
    4610:	000a      	movs	r2, r1
    4612:	1cfb      	adds	r3, r7, #3
    4614:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    4616:	687b      	ldr	r3, [r7, #4]
    4618:	681b      	ldr	r3, [r3, #0]
    461a:	60fb      	str	r3, [r7, #12]

#if (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAML21 || SAMDA1 ||  \
		SAML22 || SAMC20 || SAMC21)
	/* Workaround, Following two write are atomic */
	system_interrupt_enter_critical_section();
    461c:	4b0b      	ldr	r3, [pc, #44]	; (464c <_i2c_slave_set_ctrlb_ackact+0x44>)
    461e:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
    4620:	68fb      	ldr	r3, [r7, #12]
    4622:	2200      	movs	r2, #0
    4624:	835a      	strh	r2, [r3, #26]

	if (send_ack == true) {
    4626:	1cfb      	adds	r3, r7, #3
    4628:	781b      	ldrb	r3, [r3, #0]
    462a:	2b00      	cmp	r3, #0
    462c:	d003      	beq.n	4636 <_i2c_slave_set_ctrlb_ackact+0x2e>
		i2c_hw->CTRLB.reg = 0;
    462e:	68fb      	ldr	r3, [r7, #12]
    4630:	2200      	movs	r2, #0
    4632:	605a      	str	r2, [r3, #4]
    4634:	e003      	b.n	463e <_i2c_slave_set_ctrlb_ackact+0x36>
	}
	else {
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
    4636:	68fb      	ldr	r3, [r7, #12]
    4638:	2280      	movs	r2, #128	; 0x80
    463a:	02d2      	lsls	r2, r2, #11
    463c:	605a      	str	r2, [r3, #4]
	}
	system_interrupt_leave_critical_section();
    463e:	4b04      	ldr	r3, [pc, #16]	; (4650 <_i2c_slave_set_ctrlb_ackact+0x48>)
    4640:	4798      	blx	r3
	}
	else {
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
	}
#endif
	return;
    4642:	46c0      	nop			; (mov r8, r8)
}
    4644:	46bd      	mov	sp, r7
    4646:	b004      	add	sp, #16
    4648:	bd80      	pop	{r7, pc}
    464a:	46c0      	nop			; (mov r8, r8)
    464c:	000045e1 	.word	0x000045e1
    4650:	000045f5 	.word	0x000045f5

00004654 <_i2c_slave_set_ctrlb_cmd3>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static inline void _i2c_slave_set_ctrlb_cmd3(
		struct i2c_slave_module *const module)
{
    4654:	b580      	push	{r7, lr}
    4656:	b084      	sub	sp, #16
    4658:	af00      	add	r7, sp, #0
    465a:	6078      	str	r0, [r7, #4]
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    465c:	687b      	ldr	r3, [r7, #4]
    465e:	681b      	ldr	r3, [r3, #0]
    4660:	60fb      	str	r3, [r7, #12]
	/*
	 * Below code instead i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
	 * CMD=0x3 clears all interrupts, so to keep the result similar
	 * PREC is cleared if it was set
	 */
	if (i2c_hw->INTFLAG.bit.PREC) {
    4662:	68fb      	ldr	r3, [r7, #12]
    4664:	7e1b      	ldrb	r3, [r3, #24]
    4666:	07db      	lsls	r3, r3, #31
    4668:	0fdb      	lsrs	r3, r3, #31
    466a:	b2db      	uxtb	r3, r3
    466c:	2b00      	cmp	r3, #0
    466e:	d002      	beq.n	4676 <_i2c_slave_set_ctrlb_cmd3+0x22>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
    4670:	68fb      	ldr	r3, [r7, #12]
    4672:	2201      	movs	r2, #1
    4674:	761a      	strb	r2, [r3, #24]
	}
	i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    4676:	68fb      	ldr	r3, [r7, #12]
    4678:	2202      	movs	r2, #2
    467a:	761a      	strb	r2, [r3, #24]
#else
	/* Normal operation */
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
#endif
	return;
    467c:	46c0      	nop			; (mov r8, r8)
}
    467e:	46bd      	mov	sp, r7
    4680:	b004      	add	sp, #16
    4682:	bd80      	pop	{r7, pc}

00004684 <_i2c_slave_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_slave_read(
		struct i2c_slave_module *const module)
{
    4684:	b580      	push	{r7, lr}
    4686:	b084      	sub	sp, #16
    4688:	af00      	add	r7, sp, #0
    468a:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    468c:	687b      	ldr	r3, [r7, #4]
    468e:	681b      	ldr	r3, [r3, #0]
    4690:	60fb      	str	r3, [r7, #12]

	/* Read byte from master and put in buffer. */
	*(module->buffer++) = i2c_hw->DATA.reg;
    4692:	687b      	ldr	r3, [r7, #4]
    4694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4696:	1c59      	adds	r1, r3, #1
    4698:	687a      	ldr	r2, [r7, #4]
    469a:	62d1      	str	r1, [r2, #44]	; 0x2c
    469c:	68fa      	ldr	r2, [r7, #12]
    469e:	2128      	movs	r1, #40	; 0x28
    46a0:	5c52      	ldrb	r2, [r2, r1]
    46a2:	b2d2      	uxtb	r2, r2
    46a4:	701a      	strb	r2, [r3, #0]

	/*Decrement remaining buffer length */
	module->buffer_remaining--;
    46a6:	687b      	ldr	r3, [r7, #4]
    46a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    46aa:	3b01      	subs	r3, #1
    46ac:	b29a      	uxth	r2, r3
    46ae:	687b      	ldr	r3, [r7, #4]
    46b0:	851a      	strh	r2, [r3, #40]	; 0x28
}
    46b2:	46c0      	nop			; (mov r8, r8)
    46b4:	46bd      	mov	sp, r7
    46b6:	b004      	add	sp, #16
    46b8:	bd80      	pop	{r7, pc}

000046ba <_i2c_slave_write>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_slave_write(
		struct i2c_slave_module *const module)
{
    46ba:	b580      	push	{r7, lr}
    46bc:	b084      	sub	sp, #16
    46be:	af00      	add	r7, sp, #0
    46c0:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    46c2:	687b      	ldr	r3, [r7, #4]
    46c4:	681b      	ldr	r3, [r3, #0]
    46c6:	60fb      	str	r3, [r7, #12]

	/* Write byte from buffer to master */
	i2c_hw->DATA.reg = *(module->buffer++);
    46c8:	687b      	ldr	r3, [r7, #4]
    46ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    46cc:	1c59      	adds	r1, r3, #1
    46ce:	687a      	ldr	r2, [r7, #4]
    46d0:	62d1      	str	r1, [r2, #44]	; 0x2c
    46d2:	781b      	ldrb	r3, [r3, #0]
    46d4:	b2d9      	uxtb	r1, r3
    46d6:	68fb      	ldr	r3, [r7, #12]
    46d8:	2228      	movs	r2, #40	; 0x28
    46da:	5499      	strb	r1, [r3, r2]

	/*Decrement remaining buffer length */
	module->buffer_remaining--;
    46dc:	687b      	ldr	r3, [r7, #4]
    46de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    46e0:	3b01      	subs	r3, #1
    46e2:	b29a      	uxth	r2, r3
    46e4:	687b      	ldr	r3, [r7, #4]
    46e6:	851a      	strh	r2, [r3, #40]	; 0x28
}
    46e8:	46c0      	nop			; (mov r8, r8)
    46ea:	46bd      	mov	sp, r7
    46ec:	b004      	add	sp, #16
    46ee:	bd80      	pop	{r7, pc}

000046f0 <i2c_slave_register_callback>:
 */
void i2c_slave_register_callback(
		struct i2c_slave_module *const module,
		i2c_slave_callback_t callback,
		enum i2c_slave_callback callback_type)
{
    46f0:	b580      	push	{r7, lr}
    46f2:	b084      	sub	sp, #16
    46f4:	af00      	add	r7, sp, #0
    46f6:	60f8      	str	r0, [r7, #12]
    46f8:	60b9      	str	r1, [r7, #8]
    46fa:	1dfb      	adds	r3, r7, #7
    46fc:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback. */
	module->callbacks[callback_type] = callback;
    46fe:	1dfb      	adds	r3, r7, #7
    4700:	781b      	ldrb	r3, [r3, #0]
    4702:	68fa      	ldr	r2, [r7, #12]
    4704:	3302      	adds	r3, #2
    4706:	009b      	lsls	r3, r3, #2
    4708:	18d3      	adds	r3, r2, r3
    470a:	3304      	adds	r3, #4
    470c:	68ba      	ldr	r2, [r7, #8]
    470e:	601a      	str	r2, [r3, #0]

	/* Set corresponding bit to set callback as initiated. */
	module->registered_callback |= (1 << callback_type);
    4710:	68fb      	ldr	r3, [r7, #12]
    4712:	2224      	movs	r2, #36	; 0x24
    4714:	5c9b      	ldrb	r3, [r3, r2]
    4716:	b2db      	uxtb	r3, r3
    4718:	b25a      	sxtb	r2, r3
    471a:	1dfb      	adds	r3, r7, #7
    471c:	781b      	ldrb	r3, [r3, #0]
    471e:	2101      	movs	r1, #1
    4720:	4099      	lsls	r1, r3
    4722:	000b      	movs	r3, r1
    4724:	b25b      	sxtb	r3, r3
    4726:	4313      	orrs	r3, r2
    4728:	b25b      	sxtb	r3, r3
    472a:	b2d9      	uxtb	r1, r3
    472c:	68fb      	ldr	r3, [r7, #12]
    472e:	2224      	movs	r2, #36	; 0x24
    4730:	5499      	strb	r1, [r3, r2]
}
    4732:	46c0      	nop			; (mov r8, r8)
    4734:	46bd      	mov	sp, r7
    4736:	b004      	add	sp, #16
    4738:	bd80      	pop	{r7, pc}

0000473a <i2c_slave_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_slave_read_packet_job(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
    473a:	b580      	push	{r7, lr}
    473c:	b084      	sub	sp, #16
    473e:	af00      	add	r7, sp, #0
    4740:	6078      	str	r0, [r7, #4]
    4742:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
    4744:	687b      	ldr	r3, [r7, #4]
    4746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4748:	2b00      	cmp	r3, #0
    474a:	d001      	beq.n	4750 <i2c_slave_read_packet_job+0x16>
		return STATUS_BUSY;
    474c:	2305      	movs	r3, #5
    474e:	e016      	b.n	477e <i2c_slave_read_packet_job+0x44>
	}

	/* Save packet to software module. */
	module->buffer           = packet->data;
    4750:	683b      	ldr	r3, [r7, #0]
    4752:	685a      	ldr	r2, [r3, #4]
    4754:	687b      	ldr	r3, [r7, #4]
    4756:	62da      	str	r2, [r3, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
    4758:	683b      	ldr	r3, [r7, #0]
    475a:	881a      	ldrh	r2, [r3, #0]
    475c:	687b      	ldr	r3, [r7, #4]
    475e:	851a      	strh	r2, [r3, #40]	; 0x28
	module->buffer_length    = packet->data_length;
    4760:	683b      	ldr	r3, [r7, #0]
    4762:	881a      	ldrh	r2, [r3, #0]
    4764:	687b      	ldr	r3, [r7, #4]
    4766:	84da      	strh	r2, [r3, #38]	; 0x26
	module->status           = STATUS_BUSY;
    4768:	687b      	ldr	r3, [r7, #4]
    476a:	2231      	movs	r2, #49	; 0x31
    476c:	2105      	movs	r1, #5
    476e:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    4770:	687b      	ldr	r3, [r7, #4]
    4772:	681b      	ldr	r3, [r3, #0]
    4774:	60fb      	str	r3, [r7, #12]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
    4776:	68fb      	ldr	r3, [r7, #12]
    4778:	2207      	movs	r2, #7
    477a:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	/* Read will begin when master initiates the transfer */
	return STATUS_OK;
    477c:	2300      	movs	r3, #0
}
    477e:	0018      	movs	r0, r3
    4780:	46bd      	mov	sp, r7
    4782:	b004      	add	sp, #16
    4784:	bd80      	pop	{r7, pc}

00004786 <i2c_slave_write_packet_job>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
enum status_code i2c_slave_write_packet_job(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
    4786:	b580      	push	{r7, lr}
    4788:	b084      	sub	sp, #16
    478a:	af00      	add	r7, sp, #0
    478c:	6078      	str	r0, [r7, #4]
    478e:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
    4790:	687b      	ldr	r3, [r7, #4]
    4792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4794:	2b00      	cmp	r3, #0
    4796:	d001      	beq.n	479c <i2c_slave_write_packet_job+0x16>
		return STATUS_BUSY;
    4798:	2305      	movs	r3, #5
    479a:	e016      	b.n	47ca <i2c_slave_write_packet_job+0x44>
	}

	/* Save packet to software module. */
	module->buffer           = packet->data;
    479c:	683b      	ldr	r3, [r7, #0]
    479e:	685a      	ldr	r2, [r3, #4]
    47a0:	687b      	ldr	r3, [r7, #4]
    47a2:	62da      	str	r2, [r3, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
    47a4:	683b      	ldr	r3, [r7, #0]
    47a6:	881a      	ldrh	r2, [r3, #0]
    47a8:	687b      	ldr	r3, [r7, #4]
    47aa:	851a      	strh	r2, [r3, #40]	; 0x28
	module->buffer_length    = packet->data_length;
    47ac:	683b      	ldr	r3, [r7, #0]
    47ae:	881a      	ldrh	r2, [r3, #0]
    47b0:	687b      	ldr	r3, [r7, #4]
    47b2:	84da      	strh	r2, [r3, #38]	; 0x26
	module->status           = STATUS_BUSY;
    47b4:	687b      	ldr	r3, [r7, #4]
    47b6:	2231      	movs	r2, #49	; 0x31
    47b8:	2105      	movs	r1, #5
    47ba:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    47bc:	687b      	ldr	r3, [r7, #4]
    47be:	681b      	ldr	r3, [r3, #0]
    47c0:	60fb      	str	r3, [r7, #12]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
    47c2:	68fb      	ldr	r3, [r7, #12]
    47c4:	2207      	movs	r2, #7
    47c6:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	return STATUS_OK;
    47c8:	2300      	movs	r3, #0
}
    47ca:	0018      	movs	r0, r3
    47cc:	46bd      	mov	sp, r7
    47ce:	b004      	add	sp, #16
    47d0:	bd80      	pop	{r7, pc}
	...

000047d4 <_i2c_slave_interrupt_handler>:
 *
 * \param[in] instance Sercom instance that triggered the interrupt
 */
void _i2c_slave_interrupt_handler(
		uint8_t instance)
{
    47d4:	b580      	push	{r7, lr}
    47d6:	b086      	sub	sp, #24
    47d8:	af00      	add	r7, sp, #0
    47da:	0002      	movs	r2, r0
    47dc:	1dfb      	adds	r3, r7, #7
    47de:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling. */
	struct i2c_slave_module *module =
			(struct i2c_slave_module*)_sercom_instances[instance];
    47e0:	1dfb      	adds	r3, r7, #7
    47e2:	781a      	ldrb	r2, [r3, #0]
	struct i2c_slave_module *module =
    47e4:	4bc6      	ldr	r3, [pc, #792]	; (4b00 <_i2c_slave_interrupt_handler+0x32c>)
    47e6:	0092      	lsls	r2, r2, #2
    47e8:	58d3      	ldr	r3, [r2, r3]
    47ea:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    47ec:	697b      	ldr	r3, [r7, #20]
    47ee:	681b      	ldr	r3, [r3, #0]
    47f0:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask = module->enabled_callback;
    47f2:	230f      	movs	r3, #15
    47f4:	18fb      	adds	r3, r7, r3
    47f6:	697a      	ldr	r2, [r7, #20]
    47f8:	2125      	movs	r1, #37	; 0x25
    47fa:	5c52      	ldrb	r2, [r2, r1]
    47fc:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    47fe:	697b      	ldr	r3, [r7, #20]
    4800:	2224      	movs	r2, #36	; 0x24
    4802:	5c9b      	ldrb	r3, [r3, r2]
    4804:	b2da      	uxtb	r2, r3
    4806:	230f      	movs	r3, #15
    4808:	18fb      	adds	r3, r7, r3
    480a:	210f      	movs	r1, #15
    480c:	1879      	adds	r1, r7, r1
    480e:	7809      	ldrb	r1, [r1, #0]
    4810:	400a      	ands	r2, r1
    4812:	701a      	strb	r2, [r3, #0]


	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
    4814:	693b      	ldr	r3, [r7, #16]
    4816:	7e1b      	ldrb	r3, [r3, #24]
    4818:	b2db      	uxtb	r3, r3
    481a:	001a      	movs	r2, r3
    481c:	2302      	movs	r3, #2
    481e:	4013      	ands	r3, r2
    4820:	d100      	bne.n	4824 <_i2c_slave_interrupt_handler+0x50>
    4822:	e0b4      	b.n	498e <_i2c_slave_interrupt_handler+0x1ba>
	/* Address match */
		/* Check if last transfer is done - repeated start */
		if (module->buffer_length != module->buffer_remaining &&
    4824:	697b      	ldr	r3, [r7, #20]
    4826:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4828:	b29a      	uxth	r2, r3
    482a:	697b      	ldr	r3, [r7, #20]
    482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    482e:	429a      	cmp	r2, r3
    4830:	d01b      	beq.n	486a <_i2c_slave_interrupt_handler+0x96>
				module->transfer_direction == I2C_TRANSFER_WRITE) {
    4832:	697b      	ldr	r3, [r7, #20]
    4834:	2230      	movs	r2, #48	; 0x30
    4836:	5c9b      	ldrb	r3, [r3, r2]
    4838:	b2db      	uxtb	r3, r3
		if (module->buffer_length != module->buffer_remaining &&
    483a:	2b00      	cmp	r3, #0
    483c:	d115      	bne.n	486a <_i2c_slave_interrupt_handler+0x96>

			module->status = STATUS_OK;
    483e:	697b      	ldr	r3, [r7, #20]
    4840:	2231      	movs	r2, #49	; 0x31
    4842:	2100      	movs	r1, #0
    4844:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    4846:	697b      	ldr	r3, [r7, #20]
    4848:	2200      	movs	r2, #0
    484a:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    484c:	697b      	ldr	r3, [r7, #20]
    484e:	2200      	movs	r2, #0
    4850:	851a      	strh	r2, [r3, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
    4852:	230f      	movs	r3, #15
    4854:	18fb      	adds	r3, r7, r3
    4856:	781b      	ldrb	r3, [r3, #0]
    4858:	2202      	movs	r2, #2
    485a:	4013      	ands	r3, r2
    485c:	d027      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
    485e:	697b      	ldr	r3, [r7, #20]
    4860:	691b      	ldr	r3, [r3, #16]
    4862:	697a      	ldr	r2, [r7, #20]
    4864:	0010      	movs	r0, r2
    4866:	4798      	blx	r3
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
    4868:	e021      	b.n	48ae <_i2c_slave_interrupt_handler+0xda>
			}
		} else if (module->buffer_length != module->buffer_remaining &&
    486a:	697b      	ldr	r3, [r7, #20]
    486c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    486e:	b29a      	uxth	r2, r3
    4870:	697b      	ldr	r3, [r7, #20]
    4872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4874:	429a      	cmp	r2, r3
    4876:	d01a      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->transfer_direction == I2C_TRANSFER_READ) {
    4878:	697b      	ldr	r3, [r7, #20]
    487a:	2230      	movs	r2, #48	; 0x30
    487c:	5c9b      	ldrb	r3, [r3, r2]
    487e:	b2db      	uxtb	r3, r3
		} else if (module->buffer_length != module->buffer_remaining &&
    4880:	2b01      	cmp	r3, #1
    4882:	d114      	bne.n	48ae <_i2c_slave_interrupt_handler+0xda>
			module->status = STATUS_OK;
    4884:	697b      	ldr	r3, [r7, #20]
    4886:	2231      	movs	r2, #49	; 0x31
    4888:	2100      	movs	r1, #0
    488a:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    488c:	697b      	ldr	r3, [r7, #20]
    488e:	2200      	movs	r2, #0
    4890:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    4892:	697b      	ldr	r3, [r7, #20]
    4894:	2200      	movs	r2, #0
    4896:	851a      	strh	r2, [r3, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
    4898:	230f      	movs	r3, #15
    489a:	18fb      	adds	r3, r7, r3
    489c:	781b      	ldrb	r3, [r3, #0]
    489e:	2201      	movs	r2, #1
    48a0:	4013      	ands	r3, r2
    48a2:	d004      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
    48a4:	697b      	ldr	r3, [r7, #20]
    48a6:	68db      	ldr	r3, [r3, #12]
    48a8:	697a      	ldr	r2, [r7, #20]
    48aa:	0010      	movs	r0, r2
    48ac:	4798      	blx	r3
			}
		}

		if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
    48ae:	693b      	ldr	r3, [r7, #16]
    48b0:	8b5b      	ldrh	r3, [r3, #26]
    48b2:	b29b      	uxth	r3, r3
    48b4:	001a      	movs	r2, r3
    48b6:	2343      	movs	r3, #67	; 0x43
    48b8:	4013      	ands	r3, r2
    48ba:	d00e      	beq.n	48da <_i2c_slave_interrupt_handler+0x106>
				SERCOM_I2CS_STATUS_COLL | SERCOM_I2CS_STATUS_LOWTOUT)) {
			/* An error occurred in last packet transfer */
			module->status = STATUS_ERR_IO;
    48bc:	697b      	ldr	r3, [r7, #20]
    48be:	2231      	movs	r2, #49	; 0x31
    48c0:	2110      	movs	r1, #16
    48c2:	5499      	strb	r1, [r3, r2]

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER))) {
    48c4:	230f      	movs	r3, #15
    48c6:	18fb      	adds	r3, r7, r3
    48c8:	781b      	ldrb	r3, [r3, #0]
    48ca:	2220      	movs	r2, #32
    48cc:	4013      	ands	r3, r2
    48ce:	d004      	beq.n	48da <_i2c_slave_interrupt_handler+0x106>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
    48d0:	697b      	ldr	r3, [r7, #20]
    48d2:	6a1b      	ldr	r3, [r3, #32]
    48d4:	697a      	ldr	r2, [r7, #20]
    48d6:	0010      	movs	r0, r2
    48d8:	4798      	blx	r3
			}
		}
		if (module->nack_on_address) {
    48da:	697b      	ldr	r3, [r7, #20]
    48dc:	7a5b      	ldrb	r3, [r3, #9]
    48de:	2b00      	cmp	r3, #0
    48e0:	d005      	beq.n	48ee <_i2c_slave_interrupt_handler+0x11a>
			/* NACK address, workaround 13574 */
			_i2c_slave_set_ctrlb_ackact(module, false);
    48e2:	697b      	ldr	r3, [r7, #20]
    48e4:	2100      	movs	r1, #0
    48e6:	0018      	movs	r0, r3
    48e8:	4b86      	ldr	r3, [pc, #536]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    48ea:	4798      	blx	r3
    48ec:	e045      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
		} else if (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR) {
    48ee:	693b      	ldr	r3, [r7, #16]
    48f0:	8b5b      	ldrh	r3, [r3, #26]
    48f2:	b29b      	uxth	r3, r3
    48f4:	001a      	movs	r2, r3
    48f6:	2308      	movs	r3, #8
    48f8:	4013      	ands	r3, r2
    48fa:	d01f      	beq.n	493c <_i2c_slave_interrupt_handler+0x168>
			/* Set transfer direction in module instance */
			module->transfer_direction = I2C_TRANSFER_READ;
    48fc:	697b      	ldr	r3, [r7, #20]
    48fe:	2230      	movs	r2, #48	; 0x30
    4900:	2101      	movs	r1, #1
    4902:	5499      	strb	r1, [r3, r2]

			/* Read request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST)) {
    4904:	230f      	movs	r3, #15
    4906:	18fb      	adds	r3, r7, r3
    4908:	781b      	ldrb	r3, [r3, #0]
    490a:	2204      	movs	r2, #4
    490c:	4013      	ands	r3, r2
    490e:	d004      	beq.n	491a <_i2c_slave_interrupt_handler+0x146>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
    4910:	697b      	ldr	r3, [r7, #20]
    4912:	695b      	ldr	r3, [r3, #20]
    4914:	697a      	ldr	r2, [r7, #20]
    4916:	0010      	movs	r0, r2
    4918:	4798      	blx	r3
			}

			if (module->buffer_length == 0) {
    491a:	697b      	ldr	r3, [r7, #20]
    491c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    491e:	b29b      	uxth	r3, r3
    4920:	2b00      	cmp	r3, #0
    4922:	d105      	bne.n	4930 <_i2c_slave_interrupt_handler+0x15c>
				/* Data buffer not set up, NACK address, workaround 13574*/
				_i2c_slave_set_ctrlb_ackact(module, false);
    4924:	697b      	ldr	r3, [r7, #20]
    4926:	2100      	movs	r1, #0
    4928:	0018      	movs	r0, r3
    492a:	4b76      	ldr	r3, [pc, #472]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    492c:	4798      	blx	r3
    492e:	e024      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			} else {
				/* ACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, true);
    4930:	697b      	ldr	r3, [r7, #20]
    4932:	2101      	movs	r1, #1
    4934:	0018      	movs	r0, r3
    4936:	4b73      	ldr	r3, [pc, #460]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4938:	4798      	blx	r3
    493a:	e01e      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			}
		} else {
			/* Set transfer direction in dev inst */
			module->transfer_direction = I2C_TRANSFER_WRITE;
    493c:	697b      	ldr	r3, [r7, #20]
    493e:	2230      	movs	r2, #48	; 0x30
    4940:	2100      	movs	r1, #0
    4942:	5499      	strb	r1, [r3, r2]

			/* Write request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)) {
    4944:	230f      	movs	r3, #15
    4946:	18fb      	adds	r3, r7, r3
    4948:	781b      	ldrb	r3, [r3, #0]
    494a:	2208      	movs	r2, #8
    494c:	4013      	ands	r3, r2
    494e:	d004      	beq.n	495a <_i2c_slave_interrupt_handler+0x186>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_REQUEST](module);
    4950:	697b      	ldr	r3, [r7, #20]
    4952:	699b      	ldr	r3, [r3, #24]
    4954:	697a      	ldr	r2, [r7, #20]
    4956:	0010      	movs	r0, r2
    4958:	4798      	blx	r3
			}

			if (module->buffer_length == 0) {
    495a:	697b      	ldr	r3, [r7, #20]
    495c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    495e:	b29b      	uxth	r3, r3
    4960:	2b00      	cmp	r3, #0
    4962:	d105      	bne.n	4970 <_i2c_slave_interrupt_handler+0x19c>
				/* Data buffer not set up, NACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, false);
    4964:	697b      	ldr	r3, [r7, #20]
    4966:	2100      	movs	r1, #0
    4968:	0018      	movs	r0, r3
    496a:	4b66      	ldr	r3, [pc, #408]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    496c:	4798      	blx	r3
    496e:	e004      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			} else {
				/* ACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, true);
    4970:	697b      	ldr	r3, [r7, #20]
    4972:	2101      	movs	r1, #1
    4974:	0018      	movs	r0, r3
    4976:	4b63      	ldr	r3, [pc, #396]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4978:	4798      	blx	r3
			}
		}

		/* ACK or NACK address, Workaround 13574 */
		_i2c_slave_set_ctrlb_cmd3(module);
    497a:	697b      	ldr	r3, [r7, #20]
    497c:	0018      	movs	r0, r3
    497e:	4b62      	ldr	r3, [pc, #392]	; (4b08 <_i2c_slave_interrupt_handler+0x334>)
    4980:	4798      	blx	r3

		/* ACK next incoming packet, workaround 13574 */
		_i2c_slave_set_ctrlb_ackact(module, true);
    4982:	697b      	ldr	r3, [r7, #20]
    4984:	2101      	movs	r1, #1
    4986:	0018      	movs	r0, r3
    4988:	4b5e      	ldr	r3, [pc, #376]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    498a:	4798      	blx	r3
			} else {
				_i2c_slave_write(module);
			}
		}
	}
}
    498c:	e0d8      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
    498e:	693b      	ldr	r3, [r7, #16]
    4990:	7e1b      	ldrb	r3, [r3, #24]
    4992:	b2db      	uxtb	r3, r3
    4994:	001a      	movs	r2, r3
    4996:	2301      	movs	r3, #1
    4998:	4013      	ands	r3, r2
    499a:	d054      	beq.n	4a46 <_i2c_slave_interrupt_handler+0x272>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
    499c:	693b      	ldr	r3, [r7, #16]
    499e:	2201      	movs	r2, #1
    49a0:	761a      	strb	r2, [r3, #24]
		i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_PREC | SERCOM_I2CS_INTFLAG_DRDY;
    49a2:	693b      	ldr	r3, [r7, #16]
    49a4:	2205      	movs	r2, #5
    49a6:	751a      	strb	r2, [r3, #20]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
    49a8:	697b      	ldr	r3, [r7, #20]
    49aa:	2225      	movs	r2, #37	; 0x25
    49ac:	5c9b      	ldrb	r3, [r3, r2]
    49ae:	b2db      	uxtb	r3, r3
    49b0:	001a      	movs	r2, r3
    49b2:	2304      	movs	r3, #4
    49b4:	4013      	ands	r3, r2
    49b6:	d108      	bne.n	49ca <_i2c_slave_interrupt_handler+0x1f6>
				|| (module->enabled_callback == (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)))) {
    49b8:	697b      	ldr	r3, [r7, #20]
    49ba:	2225      	movs	r2, #37	; 0x25
    49bc:	5c9b      	ldrb	r3, [r3, r2]
    49be:	b2db      	uxtb	r3, r3
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
    49c0:	2b08      	cmp	r3, #8
    49c2:	d002      	beq.n	49ca <_i2c_slave_interrupt_handler+0x1f6>
			i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    49c4:	693b      	ldr	r3, [r7, #16]
    49c6:	2202      	movs	r2, #2
    49c8:	751a      	strb	r2, [r3, #20]
		if (!(module->status == STATUS_ERR_OVERFLOW || module->status == STATUS_ERR_IO)) {
    49ca:	697b      	ldr	r3, [r7, #20]
    49cc:	2231      	movs	r2, #49	; 0x31
    49ce:	5c9b      	ldrb	r3, [r3, r2]
    49d0:	b2db      	uxtb	r3, r3
    49d2:	2b1e      	cmp	r3, #30
    49d4:	d100      	bne.n	49d8 <_i2c_slave_interrupt_handler+0x204>
    49d6:	e0b3      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
    49d8:	697b      	ldr	r3, [r7, #20]
    49da:	2231      	movs	r2, #49	; 0x31
    49dc:	5c9b      	ldrb	r3, [r3, r2]
    49de:	b2db      	uxtb	r3, r3
    49e0:	2b10      	cmp	r3, #16
    49e2:	d100      	bne.n	49e6 <_i2c_slave_interrupt_handler+0x212>
    49e4:	e0ac      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			module->status = STATUS_OK;
    49e6:	697b      	ldr	r3, [r7, #20]
    49e8:	2231      	movs	r2, #49	; 0x31
    49ea:	2100      	movs	r1, #0
    49ec:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    49ee:	697b      	ldr	r3, [r7, #20]
    49f0:	2200      	movs	r2, #0
    49f2:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    49f4:	697b      	ldr	r3, [r7, #20]
    49f6:	2200      	movs	r2, #0
    49f8:	851a      	strh	r2, [r3, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))
    49fa:	230f      	movs	r3, #15
    49fc:	18fb      	adds	r3, r7, r3
    49fe:	781b      	ldrb	r3, [r3, #0]
    4a00:	2202      	movs	r2, #2
    4a02:	4013      	ands	r3, r2
    4a04:	d00b      	beq.n	4a1e <_i2c_slave_interrupt_handler+0x24a>
					&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    4a06:	697b      	ldr	r3, [r7, #20]
    4a08:	2230      	movs	r2, #48	; 0x30
    4a0a:	5c9b      	ldrb	r3, [r3, r2]
    4a0c:	b2db      	uxtb	r3, r3
    4a0e:	2b00      	cmp	r3, #0
    4a10:	d105      	bne.n	4a1e <_i2c_slave_interrupt_handler+0x24a>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
    4a12:	697b      	ldr	r3, [r7, #20]
    4a14:	691b      	ldr	r3, [r3, #16]
    4a16:	697a      	ldr	r2, [r7, #20]
    4a18:	0010      	movs	r0, r2
    4a1a:	4798      	blx	r3
    4a1c:	e090      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			} else if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))
    4a1e:	230f      	movs	r3, #15
    4a20:	18fb      	adds	r3, r7, r3
    4a22:	781b      	ldrb	r3, [r3, #0]
    4a24:	2201      	movs	r2, #1
    4a26:	4013      	ands	r3, r2
    4a28:	d100      	bne.n	4a2c <_i2c_slave_interrupt_handler+0x258>
    4a2a:	e089      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
					&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    4a2c:	697b      	ldr	r3, [r7, #20]
    4a2e:	2230      	movs	r2, #48	; 0x30
    4a30:	5c9b      	ldrb	r3, [r3, r2]
    4a32:	b2db      	uxtb	r3, r3
    4a34:	2b01      	cmp	r3, #1
    4a36:	d000      	beq.n	4a3a <_i2c_slave_interrupt_handler+0x266>
    4a38:	e082      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
    4a3a:	697b      	ldr	r3, [r7, #20]
    4a3c:	68db      	ldr	r3, [r3, #12]
    4a3e:	697a      	ldr	r2, [r7, #20]
    4a40:	0010      	movs	r0, r2
    4a42:	4798      	blx	r3
}
    4a44:	e07c      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
    4a46:	693b      	ldr	r3, [r7, #16]
    4a48:	7e1b      	ldrb	r3, [r3, #24]
    4a4a:	b2db      	uxtb	r3, r3
    4a4c:	001a      	movs	r2, r3
    4a4e:	2304      	movs	r3, #4
    4a50:	4013      	ands	r3, r2
    4a52:	d100      	bne.n	4a56 <_i2c_slave_interrupt_handler+0x282>
    4a54:	e074      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
		if (module->buffer_remaining <= 0 ||
    4a56:	697b      	ldr	r3, [r7, #20]
    4a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4a5a:	2b00      	cmp	r3, #0
    4a5c:	d013      	beq.n	4a86 <_i2c_slave_interrupt_handler+0x2b2>
				(module->transfer_direction == I2C_TRANSFER_READ &&
    4a5e:	697b      	ldr	r3, [r7, #20]
    4a60:	2230      	movs	r2, #48	; 0x30
    4a62:	5c9b      	ldrb	r3, [r3, r2]
    4a64:	b2db      	uxtb	r3, r3
		if (module->buffer_remaining <= 0 ||
    4a66:	2b01      	cmp	r3, #1
    4a68:	d150      	bne.n	4b0c <_i2c_slave_interrupt_handler+0x338>
				(module->buffer_length > module->buffer_remaining) &&
    4a6a:	697b      	ldr	r3, [r7, #20]
    4a6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4a6e:	b29a      	uxth	r2, r3
    4a70:	697b      	ldr	r3, [r7, #20]
    4a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
				(module->transfer_direction == I2C_TRANSFER_READ &&
    4a74:	429a      	cmp	r2, r3
    4a76:	d949      	bls.n	4b0c <_i2c_slave_interrupt_handler+0x338>
				(i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_RXNACK))) {
    4a78:	693b      	ldr	r3, [r7, #16]
    4a7a:	8b5b      	ldrh	r3, [r3, #26]
    4a7c:	b29b      	uxth	r3, r3
    4a7e:	001a      	movs	r2, r3
    4a80:	2304      	movs	r3, #4
    4a82:	4013      	ands	r3, r2
				(module->buffer_length > module->buffer_remaining) &&
    4a84:	d042      	beq.n	4b0c <_i2c_slave_interrupt_handler+0x338>
			module->buffer_remaining = 0;
    4a86:	697b      	ldr	r3, [r7, #20]
    4a88:	2200      	movs	r2, #0
    4a8a:	851a      	strh	r2, [r3, #40]	; 0x28
			module->buffer_length = 0;
    4a8c:	697b      	ldr	r3, [r7, #20]
    4a8e:	2200      	movs	r2, #0
    4a90:	84da      	strh	r2, [r3, #38]	; 0x26
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4a92:	697b      	ldr	r3, [r7, #20]
    4a94:	2230      	movs	r2, #48	; 0x30
    4a96:	5c9b      	ldrb	r3, [r3, r2]
    4a98:	b2db      	uxtb	r3, r3
    4a9a:	2b00      	cmp	r3, #0
    4a9c:	d11b      	bne.n	4ad6 <_i2c_slave_interrupt_handler+0x302>
				_i2c_slave_set_ctrlb_ackact(module, false);
    4a9e:	697b      	ldr	r3, [r7, #20]
    4aa0:	2100      	movs	r1, #0
    4aa2:	0018      	movs	r0, r3
    4aa4:	4b17      	ldr	r3, [pc, #92]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4aa6:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
    4aa8:	693b      	ldr	r3, [r7, #16]
    4aaa:	685b      	ldr	r3, [r3, #4]
    4aac:	2280      	movs	r2, #128	; 0x80
    4aae:	0292      	lsls	r2, r2, #10
    4ab0:	431a      	orrs	r2, r3
    4ab2:	693b      	ldr	r3, [r7, #16]
    4ab4:	605a      	str	r2, [r3, #4]
				module->status = STATUS_ERR_OVERFLOW;
    4ab6:	697b      	ldr	r3, [r7, #20]
    4ab8:	2231      	movs	r2, #49	; 0x31
    4aba:	211e      	movs	r1, #30
    4abc:	5499      	strb	r1, [r3, r2]
				if (callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR)) {
    4abe:	230f      	movs	r3, #15
    4ac0:	18fb      	adds	r3, r7, r3
    4ac2:	781b      	ldrb	r3, [r3, #0]
    4ac4:	2210      	movs	r2, #16
    4ac6:	4013      	ands	r3, r2
    4ac8:	d039      	beq.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
					module->callbacks[I2C_SLAVE_CALLBACK_ERROR](module);
    4aca:	697b      	ldr	r3, [r7, #20]
    4acc:	69db      	ldr	r3, [r3, #28]
    4ace:	697a      	ldr	r2, [r7, #20]
    4ad0:	0010      	movs	r0, r2
    4ad2:	4798      	blx	r3
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4ad4:	e033      	b.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
				_i2c_slave_set_ctrlb_ackact(module, false);
    4ad6:	697b      	ldr	r3, [r7, #20]
    4ad8:	2100      	movs	r1, #0
    4ada:	0018      	movs	r0, r3
    4adc:	4b09      	ldr	r3, [pc, #36]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4ade:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
    4ae0:	693b      	ldr	r3, [r7, #16]
    4ae2:	685b      	ldr	r3, [r3, #4]
    4ae4:	2280      	movs	r2, #128	; 0x80
    4ae6:	0292      	lsls	r2, r2, #10
    4ae8:	431a      	orrs	r2, r3
    4aea:	693b      	ldr	r3, [r7, #16]
    4aec:	605a      	str	r2, [r3, #4]
				module->status = STATUS_OK;
    4aee:	697b      	ldr	r3, [r7, #20]
    4af0:	2231      	movs	r2, #49	; 0x31
    4af2:	2100      	movs	r1, #0
    4af4:	5499      	strb	r1, [r3, r2]
				i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_DRDY;
    4af6:	693b      	ldr	r3, [r7, #16]
    4af8:	2204      	movs	r2, #4
    4afa:	751a      	strb	r2, [r3, #20]
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4afc:	e01f      	b.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
    4afe:	46c0      	nop			; (mov r8, r8)
    4b00:	20000468 	.word	0x20000468
    4b04:	00004609 	.word	0x00004609
    4b08:	00004655 	.word	0x00004655
		} else if (module->buffer_length > 0 && module->buffer_remaining > 0) {
    4b0c:	697b      	ldr	r3, [r7, #20]
    4b0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4b10:	b29b      	uxth	r3, r3
    4b12:	2b00      	cmp	r3, #0
    4b14:	d014      	beq.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
    4b16:	697b      	ldr	r3, [r7, #20]
    4b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4b1a:	2b00      	cmp	r3, #0
    4b1c:	d010      	beq.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4b1e:	697b      	ldr	r3, [r7, #20]
    4b20:	2230      	movs	r2, #48	; 0x30
    4b22:	5c9b      	ldrb	r3, [r3, r2]
    4b24:	b2db      	uxtb	r3, r3
    4b26:	2b00      	cmp	r3, #0
    4b28:	d104      	bne.n	4b34 <_i2c_slave_interrupt_handler+0x360>
				_i2c_slave_read(module);
    4b2a:	697b      	ldr	r3, [r7, #20]
    4b2c:	0018      	movs	r0, r3
    4b2e:	4b06      	ldr	r3, [pc, #24]	; (4b48 <_i2c_slave_interrupt_handler+0x374>)
    4b30:	4798      	blx	r3
}
    4b32:	e005      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
				_i2c_slave_write(module);
    4b34:	697b      	ldr	r3, [r7, #20]
    4b36:	0018      	movs	r0, r3
    4b38:	4b04      	ldr	r3, [pc, #16]	; (4b4c <_i2c_slave_interrupt_handler+0x378>)
    4b3a:	4798      	blx	r3
}
    4b3c:	e000      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4b3e:	46c0      	nop			; (mov r8, r8)
}
    4b40:	46c0      	nop			; (mov r8, r8)
    4b42:	46bd      	mov	sp, r7
    4b44:	b006      	add	sp, #24
    4b46:	bd80      	pop	{r7, pc}
    4b48:	00004685 	.word	0x00004685
    4b4c:	000046bb 	.word	0x000046bb

00004b50 <system_gclk_chan_get_config_defaults>:
{
    4b50:	b580      	push	{r7, lr}
    4b52:	b082      	sub	sp, #8
    4b54:	af00      	add	r7, sp, #0
    4b56:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    4b58:	687b      	ldr	r3, [r7, #4]
    4b5a:	2200      	movs	r2, #0
    4b5c:	701a      	strb	r2, [r3, #0]
}
    4b5e:	46c0      	nop			; (mov r8, r8)
    4b60:	46bd      	mov	sp, r7
    4b62:	b002      	add	sp, #8
    4b64:	bd80      	pop	{r7, pc}
	...

00004b68 <system_apb_clock_set_mask>:
{
    4b68:	b580      	push	{r7, lr}
    4b6a:	b082      	sub	sp, #8
    4b6c:	af00      	add	r7, sp, #0
    4b6e:	0002      	movs	r2, r0
    4b70:	6039      	str	r1, [r7, #0]
    4b72:	1dfb      	adds	r3, r7, #7
    4b74:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    4b76:	1dfb      	adds	r3, r7, #7
    4b78:	781b      	ldrb	r3, [r3, #0]
    4b7a:	2b01      	cmp	r3, #1
    4b7c:	d00a      	beq.n	4b94 <system_apb_clock_set_mask+0x2c>
    4b7e:	2b02      	cmp	r3, #2
    4b80:	d00f      	beq.n	4ba2 <system_apb_clock_set_mask+0x3a>
    4b82:	2b00      	cmp	r3, #0
    4b84:	d114      	bne.n	4bb0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    4b86:	4b0e      	ldr	r3, [pc, #56]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b88:	4a0d      	ldr	r2, [pc, #52]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b8a:	6991      	ldr	r1, [r2, #24]
    4b8c:	683a      	ldr	r2, [r7, #0]
    4b8e:	430a      	orrs	r2, r1
    4b90:	619a      	str	r2, [r3, #24]
			break;
    4b92:	e00f      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    4b94:	4b0a      	ldr	r3, [pc, #40]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b96:	4a0a      	ldr	r2, [pc, #40]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b98:	69d1      	ldr	r1, [r2, #28]
    4b9a:	683a      	ldr	r2, [r7, #0]
    4b9c:	430a      	orrs	r2, r1
    4b9e:	61da      	str	r2, [r3, #28]
			break;
    4ba0:	e008      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    4ba2:	4b07      	ldr	r3, [pc, #28]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4ba4:	4a06      	ldr	r2, [pc, #24]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4ba6:	6a11      	ldr	r1, [r2, #32]
    4ba8:	683a      	ldr	r2, [r7, #0]
    4baa:	430a      	orrs	r2, r1
    4bac:	621a      	str	r2, [r3, #32]
			break;
    4bae:	e001      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    4bb0:	2317      	movs	r3, #23
    4bb2:	e000      	b.n	4bb6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    4bb4:	2300      	movs	r3, #0
}
    4bb6:	0018      	movs	r0, r3
    4bb8:	46bd      	mov	sp, r7
    4bba:	b002      	add	sp, #8
    4bbc:	bd80      	pop	{r7, pc}
    4bbe:	46c0      	nop			; (mov r8, r8)
    4bc0:	40000400 	.word	0x40000400

00004bc4 <system_pinmux_get_config_defaults>:
{
    4bc4:	b580      	push	{r7, lr}
    4bc6:	b082      	sub	sp, #8
    4bc8:	af00      	add	r7, sp, #0
    4bca:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4bcc:	687b      	ldr	r3, [r7, #4]
    4bce:	2280      	movs	r2, #128	; 0x80
    4bd0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4bd2:	687b      	ldr	r3, [r7, #4]
    4bd4:	2200      	movs	r2, #0
    4bd6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4bd8:	687b      	ldr	r3, [r7, #4]
    4bda:	2201      	movs	r2, #1
    4bdc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4bde:	687b      	ldr	r3, [r7, #4]
    4be0:	2200      	movs	r2, #0
    4be2:	70da      	strb	r2, [r3, #3]
}
    4be4:	46c0      	nop			; (mov r8, r8)
    4be6:	46bd      	mov	sp, r7
    4be8:	b002      	add	sp, #8
    4bea:	bd80      	pop	{r7, pc}

00004bec <_tcc_get_inst_index>:
 *
 * \return Index of the given TCC module instance.
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
    4bec:	b580      	push	{r7, lr}
    4bee:	b084      	sub	sp, #16
    4bf0:	af00      	add	r7, sp, #0
    4bf2:	6078      	str	r0, [r7, #4]
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4bf4:	2300      	movs	r3, #0
    4bf6:	60fb      	str	r3, [r7, #12]
    4bf8:	e00c      	b.n	4c14 <_tcc_get_inst_index+0x28>
		if (hw == tcc_modules[i]) {
    4bfa:	4b0a      	ldr	r3, [pc, #40]	; (4c24 <_tcc_get_inst_index+0x38>)
    4bfc:	68fa      	ldr	r2, [r7, #12]
    4bfe:	0092      	lsls	r2, r2, #2
    4c00:	58d2      	ldr	r2, [r2, r3]
    4c02:	687b      	ldr	r3, [r7, #4]
    4c04:	429a      	cmp	r2, r3
    4c06:	d102      	bne.n	4c0e <_tcc_get_inst_index+0x22>
			return i;
    4c08:	68fb      	ldr	r3, [r7, #12]
    4c0a:	b2db      	uxtb	r3, r3
    4c0c:	e006      	b.n	4c1c <_tcc_get_inst_index+0x30>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4c0e:	68fb      	ldr	r3, [r7, #12]
    4c10:	3301      	adds	r3, #1
    4c12:	60fb      	str	r3, [r7, #12]
    4c14:	68fb      	ldr	r3, [r7, #12]
    4c16:	2b02      	cmp	r3, #2
    4c18:	d9ef      	bls.n	4bfa <_tcc_get_inst_index+0xe>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4c1a:	2300      	movs	r3, #0
}
    4c1c:	0018      	movs	r0, r3
    4c1e:	46bd      	mov	sp, r7
    4c20:	b004      	add	sp, #16
    4c22:	bd80      	pop	{r7, pc}
    4c24:	00017518 	.word	0x00017518

00004c28 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    4c28:	b590      	push	{r4, r7, lr}
    4c2a:	b085      	sub	sp, #20
    4c2c:	af00      	add	r7, sp, #0
    4c2e:	6078      	str	r0, [r7, #4]
    4c30:	6039      	str	r1, [r7, #0]
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4c32:	230f      	movs	r3, #15
    4c34:	18fc      	adds	r4, r7, r3
    4c36:	683b      	ldr	r3, [r7, #0]
    4c38:	0018      	movs	r0, r3
    4c3a:	4bad      	ldr	r3, [pc, #692]	; (4ef0 <tcc_get_config_defaults+0x2c8>)
    4c3c:	4798      	blx	r3
    4c3e:	0003      	movs	r3, r0
    4c40:	7023      	strb	r3, [r4, #0]

	/* Base counter defaults */
	config->counter.count                  = 0;
    4c42:	687b      	ldr	r3, [r7, #4]
    4c44:	2200      	movs	r2, #0
    4c46:	601a      	str	r2, [r3, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    4c48:	230f      	movs	r3, #15
    4c4a:	18fb      	adds	r3, r7, r3
    4c4c:	781a      	ldrb	r2, [r3, #0]
    4c4e:	4ba9      	ldr	r3, [pc, #676]	; (4ef4 <tcc_get_config_defaults+0x2cc>)
    4c50:	0092      	lsls	r2, r2, #2
    4c52:	58d2      	ldr	r2, [r2, r3]
    4c54:	687b      	ldr	r3, [r7, #4]
    4c56:	605a      	str	r2, [r3, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    4c58:	687b      	ldr	r3, [r7, #4]
    4c5a:	2200      	movs	r2, #0
    4c5c:	729a      	strb	r2, [r3, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    4c5e:	687b      	ldr	r3, [r7, #4]
    4c60:	2200      	movs	r2, #0
    4c62:	72da      	strb	r2, [r3, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    4c64:	687b      	ldr	r3, [r7, #4]
    4c66:	2200      	movs	r2, #0
    4c68:	731a      	strb	r2, [r3, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    4c6a:	687b      	ldr	r3, [r7, #4]
    4c6c:	2200      	movs	r2, #0
    4c6e:	725a      	strb	r2, [r3, #9]
	config->counter.oneshot                = false;
    4c70:	687b      	ldr	r3, [r7, #4]
    4c72:	2200      	movs	r2, #0
    4c74:	721a      	strb	r2, [r3, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c76:	687b      	ldr	r3, [r7, #4]
    4c78:	2200      	movs	r2, #0
    4c7a:	61da      	str	r2, [r3, #28]
    4c7c:	687b      	ldr	r3, [r7, #4]
    4c7e:	2200      	movs	r2, #0
    4c80:	621a      	str	r2, [r3, #32]
    4c82:	687b      	ldr	r3, [r7, #4]
    4c84:	2200      	movs	r2, #0
    4c86:	625a      	str	r2, [r3, #36]	; 0x24
    4c88:	687b      	ldr	r3, [r7, #4]
    4c8a:	2200      	movs	r2, #0
    4c8c:	629a      	str	r2, [r3, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c8e:	687b      	ldr	r3, [r7, #4]
    4c90:	2200      	movs	r2, #0
    4c92:	751a      	strb	r2, [r3, #20]
    4c94:	687b      	ldr	r3, [r7, #4]
    4c96:	2200      	movs	r2, #0
    4c98:	755a      	strb	r2, [r3, #21]
    4c9a:	687b      	ldr	r3, [r7, #4]
    4c9c:	2200      	movs	r2, #0
    4c9e:	759a      	strb	r2, [r3, #22]
    4ca0:	687b      	ldr	r3, [r7, #4]
    4ca2:	2200      	movs	r2, #0
    4ca4:	75da      	strb	r2, [r3, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    4ca6:	687b      	ldr	r3, [r7, #4]
    4ca8:	2200      	movs	r2, #0
    4caa:	761a      	strb	r2, [r3, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    4cac:	687b      	ldr	r3, [r7, #4]
    4cae:	2200      	movs	r2, #0
    4cb0:	765a      	strb	r2, [r3, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4cb2:	687b      	ldr	r3, [r7, #4]
    4cb4:	2200      	movs	r2, #0
    4cb6:	741a      	strb	r2, [r3, #16]
    4cb8:	687b      	ldr	r3, [r7, #4]
    4cba:	2200      	movs	r2, #0
    4cbc:	745a      	strb	r2, [r3, #17]
    4cbe:	687b      	ldr	r3, [r7, #4]
    4cc0:	2200      	movs	r2, #0
    4cc2:	749a      	strb	r2, [r3, #18]
    4cc4:	687b      	ldr	r3, [r7, #4]
    4cc6:	2200      	movs	r2, #0
    4cc8:	74da      	strb	r2, [r3, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    4cca:	687b      	ldr	r3, [r7, #4]
    4ccc:	222c      	movs	r2, #44	; 0x2c
    4cce:	2100      	movs	r1, #0
    4cd0:	5499      	strb	r1, [r3, r2]
    4cd2:	687b      	ldr	r3, [r7, #4]
    4cd4:	222d      	movs	r2, #45	; 0x2d
    4cd6:	2100      	movs	r1, #0
    4cd8:	5499      	strb	r1, [r3, r2]
    4cda:	687b      	ldr	r3, [r7, #4]
    4cdc:	222e      	movs	r2, #46	; 0x2e
    4cde:	2100      	movs	r1, #0
    4ce0:	5499      	strb	r1, [r3, r2]
    4ce2:	687b      	ldr	r3, [r7, #4]
    4ce4:	222f      	movs	r2, #47	; 0x2f
    4ce6:	2100      	movs	r1, #0
    4ce8:	5499      	strb	r1, [r3, r2]
    4cea:	687b      	ldr	r3, [r7, #4]
    4cec:	2230      	movs	r2, #48	; 0x30
    4cee:	2100      	movs	r1, #0
    4cf0:	5499      	strb	r1, [r3, r2]
    4cf2:	687b      	ldr	r3, [r7, #4]
    4cf4:	2231      	movs	r2, #49	; 0x31
    4cf6:	2100      	movs	r1, #0
    4cf8:	5499      	strb	r1, [r3, r2]
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	2232      	movs	r2, #50	; 0x32
    4cfe:	2100      	movs	r1, #0
    4d00:	5499      	strb	r1, [r3, r2]
    4d02:	687b      	ldr	r3, [r7, #4]
    4d04:	2233      	movs	r2, #51	; 0x33
    4d06:	2100      	movs	r1, #0
    4d08:	5499      	strb	r1, [r3, r2]
    4d0a:	687b      	ldr	r3, [r7, #4]
    4d0c:	2234      	movs	r2, #52	; 0x34
    4d0e:	2100      	movs	r1, #0
    4d10:	5499      	strb	r1, [r3, r2]
    4d12:	687b      	ldr	r3, [r7, #4]
    4d14:	2235      	movs	r2, #53	; 0x35
    4d16:	2100      	movs	r1, #0
    4d18:	5499      	strb	r1, [r3, r2]
    4d1a:	687b      	ldr	r3, [r7, #4]
    4d1c:	2236      	movs	r2, #54	; 0x36
    4d1e:	2100      	movs	r1, #0
    4d20:	5499      	strb	r1, [r3, r2]
    4d22:	687b      	ldr	r3, [r7, #4]
    4d24:	2237      	movs	r2, #55	; 0x37
    4d26:	2100      	movs	r1, #0
    4d28:	5499      	strb	r1, [r3, r2]
    4d2a:	687b      	ldr	r3, [r7, #4]
    4d2c:	2238      	movs	r2, #56	; 0x38
    4d2e:	2100      	movs	r1, #0
    4d30:	5499      	strb	r1, [r3, r2]
    4d32:	687b      	ldr	r3, [r7, #4]
    4d34:	2239      	movs	r2, #57	; 0x39
    4d36:	2100      	movs	r1, #0
    4d38:	5499      	strb	r1, [r3, r2]
    4d3a:	687b      	ldr	r3, [r7, #4]
    4d3c:	223a      	movs	r2, #58	; 0x3a
    4d3e:	2100      	movs	r1, #0
    4d40:	5499      	strb	r1, [r3, r2]
    4d42:	687b      	ldr	r3, [r7, #4]
    4d44:	223b      	movs	r2, #59	; 0x3b
    4d46:	2100      	movs	r1, #0
    4d48:	5499      	strb	r1, [r3, r2]
    4d4a:	687b      	ldr	r3, [r7, #4]
    4d4c:	223c      	movs	r2, #60	; 0x3c
    4d4e:	2100      	movs	r1, #0
    4d50:	5499      	strb	r1, [r3, r2]
    4d52:	687b      	ldr	r3, [r7, #4]
    4d54:	223d      	movs	r2, #61	; 0x3d
    4d56:	2100      	movs	r1, #0
    4d58:	5499      	strb	r1, [r3, r2]
    4d5a:	687b      	ldr	r3, [r7, #4]
    4d5c:	223e      	movs	r2, #62	; 0x3e
    4d5e:	2100      	movs	r1, #0
    4d60:	5499      	strb	r1, [r3, r2]
    4d62:	687b      	ldr	r3, [r7, #4]
    4d64:	223f      	movs	r2, #63	; 0x3f
    4d66:	2100      	movs	r1, #0
    4d68:	5499      	strb	r1, [r3, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    4d6a:	687b      	ldr	r3, [r7, #4]
    4d6c:	2240      	movs	r2, #64	; 0x40
    4d6e:	2100      	movs	r1, #0
    4d70:	5499      	strb	r1, [r3, r2]
    4d72:	687b      	ldr	r3, [r7, #4]
    4d74:	2241      	movs	r2, #65	; 0x41
    4d76:	2100      	movs	r1, #0
    4d78:	5499      	strb	r1, [r3, r2]
    4d7a:	687b      	ldr	r3, [r7, #4]
    4d7c:	2242      	movs	r2, #66	; 0x42
    4d7e:	2100      	movs	r1, #0
    4d80:	5499      	strb	r1, [r3, r2]
    4d82:	687b      	ldr	r3, [r7, #4]
    4d84:	2243      	movs	r2, #67	; 0x43
    4d86:	2100      	movs	r1, #0
    4d88:	5499      	strb	r1, [r3, r2]
    4d8a:	687b      	ldr	r3, [r7, #4]
    4d8c:	2244      	movs	r2, #68	; 0x44
    4d8e:	2100      	movs	r1, #0
    4d90:	5499      	strb	r1, [r3, r2]
    4d92:	687b      	ldr	r3, [r7, #4]
    4d94:	2245      	movs	r2, #69	; 0x45
    4d96:	2100      	movs	r1, #0
    4d98:	5499      	strb	r1, [r3, r2]
    4d9a:	687b      	ldr	r3, [r7, #4]
    4d9c:	2246      	movs	r2, #70	; 0x46
    4d9e:	2100      	movs	r1, #0
    4da0:	5499      	strb	r1, [r3, r2]
    4da2:	687b      	ldr	r3, [r7, #4]
    4da4:	2247      	movs	r2, #71	; 0x47
    4da6:	2100      	movs	r1, #0
    4da8:	5499      	strb	r1, [r3, r2]
    4daa:	687b      	ldr	r3, [r7, #4]
    4dac:	2248      	movs	r2, #72	; 0x48
    4dae:	2100      	movs	r1, #0
    4db0:	5499      	strb	r1, [r3, r2]
    4db2:	687b      	ldr	r3, [r7, #4]
    4db4:	2249      	movs	r2, #73	; 0x49
    4db6:	2100      	movs	r1, #0
    4db8:	5499      	strb	r1, [r3, r2]
    4dba:	687b      	ldr	r3, [r7, #4]
    4dbc:	224a      	movs	r2, #74	; 0x4a
    4dbe:	2100      	movs	r1, #0
    4dc0:	5499      	strb	r1, [r3, r2]
    4dc2:	687b      	ldr	r3, [r7, #4]
    4dc4:	224b      	movs	r2, #75	; 0x4b
    4dc6:	2100      	movs	r1, #0
    4dc8:	5499      	strb	r1, [r3, r2]
    4dca:	687b      	ldr	r3, [r7, #4]
    4dcc:	224c      	movs	r2, #76	; 0x4c
    4dce:	2100      	movs	r1, #0
    4dd0:	5499      	strb	r1, [r3, r2]
    4dd2:	687b      	ldr	r3, [r7, #4]
    4dd4:	224d      	movs	r2, #77	; 0x4d
    4dd6:	2100      	movs	r1, #0
    4dd8:	5499      	strb	r1, [r3, r2]
    4dda:	687b      	ldr	r3, [r7, #4]
    4ddc:	224e      	movs	r2, #78	; 0x4e
    4dde:	2100      	movs	r1, #0
    4de0:	5499      	strb	r1, [r3, r2]
    4de2:	687b      	ldr	r3, [r7, #4]
    4de4:	224f      	movs	r2, #79	; 0x4f
    4de6:	2100      	movs	r1, #0
    4de8:	5499      	strb	r1, [r3, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    4dea:	687b      	ldr	r3, [r7, #4]
    4dec:	2250      	movs	r2, #80	; 0x50
    4dee:	2100      	movs	r1, #0
    4df0:	5499      	strb	r1, [r3, r2]
    4df2:	687b      	ldr	r3, [r7, #4]
    4df4:	2251      	movs	r2, #81	; 0x51
    4df6:	2100      	movs	r1, #0
    4df8:	5499      	strb	r1, [r3, r2]
    4dfa:	687b      	ldr	r3, [r7, #4]
    4dfc:	2252      	movs	r2, #82	; 0x52
    4dfe:	2100      	movs	r1, #0
    4e00:	5499      	strb	r1, [r3, r2]
    4e02:	687b      	ldr	r3, [r7, #4]
    4e04:	2253      	movs	r2, #83	; 0x53
    4e06:	2100      	movs	r1, #0
    4e08:	5499      	strb	r1, [r3, r2]
    4e0a:	687b      	ldr	r3, [r7, #4]
    4e0c:	2254      	movs	r2, #84	; 0x54
    4e0e:	2100      	movs	r1, #0
    4e10:	5499      	strb	r1, [r3, r2]
    4e12:	687b      	ldr	r3, [r7, #4]
    4e14:	2255      	movs	r2, #85	; 0x55
    4e16:	2100      	movs	r1, #0
    4e18:	5499      	strb	r1, [r3, r2]
    4e1a:	687b      	ldr	r3, [r7, #4]
    4e1c:	2256      	movs	r2, #86	; 0x56
    4e1e:	2100      	movs	r1, #0
    4e20:	5499      	strb	r1, [r3, r2]
    4e22:	687b      	ldr	r3, [r7, #4]
    4e24:	2257      	movs	r2, #87	; 0x57
    4e26:	2100      	movs	r1, #0
    4e28:	5499      	strb	r1, [r3, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    4e2a:	687b      	ldr	r3, [r7, #4]
    4e2c:	2298      	movs	r2, #152	; 0x98
    4e2e:	2100      	movs	r1, #0
    4e30:	5499      	strb	r1, [r3, r2]
    4e32:	687b      	ldr	r3, [r7, #4]
    4e34:	2200      	movs	r2, #0
    4e36:	659a      	str	r2, [r3, #88]	; 0x58
    4e38:	687b      	ldr	r3, [r7, #4]
    4e3a:	2200      	movs	r2, #0
    4e3c:	679a      	str	r2, [r3, #120]	; 0x78
    4e3e:	687b      	ldr	r3, [r7, #4]
    4e40:	2299      	movs	r2, #153	; 0x99
    4e42:	2100      	movs	r1, #0
    4e44:	5499      	strb	r1, [r3, r2]
    4e46:	687b      	ldr	r3, [r7, #4]
    4e48:	2200      	movs	r2, #0
    4e4a:	65da      	str	r2, [r3, #92]	; 0x5c
    4e4c:	687b      	ldr	r3, [r7, #4]
    4e4e:	2200      	movs	r2, #0
    4e50:	67da      	str	r2, [r3, #124]	; 0x7c
    4e52:	687b      	ldr	r3, [r7, #4]
    4e54:	229a      	movs	r2, #154	; 0x9a
    4e56:	2100      	movs	r1, #0
    4e58:	5499      	strb	r1, [r3, r2]
    4e5a:	687b      	ldr	r3, [r7, #4]
    4e5c:	2200      	movs	r2, #0
    4e5e:	661a      	str	r2, [r3, #96]	; 0x60
    4e60:	687b      	ldr	r3, [r7, #4]
    4e62:	2280      	movs	r2, #128	; 0x80
    4e64:	2100      	movs	r1, #0
    4e66:	5099      	str	r1, [r3, r2]
    4e68:	687b      	ldr	r3, [r7, #4]
    4e6a:	229b      	movs	r2, #155	; 0x9b
    4e6c:	2100      	movs	r1, #0
    4e6e:	5499      	strb	r1, [r3, r2]
    4e70:	687b      	ldr	r3, [r7, #4]
    4e72:	2200      	movs	r2, #0
    4e74:	665a      	str	r2, [r3, #100]	; 0x64
    4e76:	687b      	ldr	r3, [r7, #4]
    4e78:	2284      	movs	r2, #132	; 0x84
    4e7a:	2100      	movs	r1, #0
    4e7c:	5099      	str	r1, [r3, r2]
    4e7e:	687b      	ldr	r3, [r7, #4]
    4e80:	229c      	movs	r2, #156	; 0x9c
    4e82:	2100      	movs	r1, #0
    4e84:	5499      	strb	r1, [r3, r2]
    4e86:	687b      	ldr	r3, [r7, #4]
    4e88:	2200      	movs	r2, #0
    4e8a:	669a      	str	r2, [r3, #104]	; 0x68
    4e8c:	687b      	ldr	r3, [r7, #4]
    4e8e:	2288      	movs	r2, #136	; 0x88
    4e90:	2100      	movs	r1, #0
    4e92:	5099      	str	r1, [r3, r2]
    4e94:	687b      	ldr	r3, [r7, #4]
    4e96:	229d      	movs	r2, #157	; 0x9d
    4e98:	2100      	movs	r1, #0
    4e9a:	5499      	strb	r1, [r3, r2]
    4e9c:	687b      	ldr	r3, [r7, #4]
    4e9e:	2200      	movs	r2, #0
    4ea0:	66da      	str	r2, [r3, #108]	; 0x6c
    4ea2:	687b      	ldr	r3, [r7, #4]
    4ea4:	228c      	movs	r2, #140	; 0x8c
    4ea6:	2100      	movs	r1, #0
    4ea8:	5099      	str	r1, [r3, r2]
    4eaa:	687b      	ldr	r3, [r7, #4]
    4eac:	229e      	movs	r2, #158	; 0x9e
    4eae:	2100      	movs	r1, #0
    4eb0:	5499      	strb	r1, [r3, r2]
    4eb2:	687b      	ldr	r3, [r7, #4]
    4eb4:	2200      	movs	r2, #0
    4eb6:	671a      	str	r2, [r3, #112]	; 0x70
    4eb8:	687b      	ldr	r3, [r7, #4]
    4eba:	2290      	movs	r2, #144	; 0x90
    4ebc:	2100      	movs	r1, #0
    4ebe:	5099      	str	r1, [r3, r2]
    4ec0:	687b      	ldr	r3, [r7, #4]
    4ec2:	229f      	movs	r2, #159	; 0x9f
    4ec4:	2100      	movs	r1, #0
    4ec6:	5499      	strb	r1, [r3, r2]
    4ec8:	687b      	ldr	r3, [r7, #4]
    4eca:	2200      	movs	r2, #0
    4ecc:	675a      	str	r2, [r3, #116]	; 0x74
    4ece:	687b      	ldr	r3, [r7, #4]
    4ed0:	2294      	movs	r2, #148	; 0x94
    4ed2:	2100      	movs	r1, #0
    4ed4:	5099      	str	r1, [r3, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    4ed6:	687b      	ldr	r3, [r7, #4]
    4ed8:	22a0      	movs	r2, #160	; 0xa0
    4eda:	2101      	movs	r1, #1
    4edc:	5499      	strb	r1, [r3, r2]
	config->run_in_standby            = false;
    4ede:	687b      	ldr	r3, [r7, #4]
    4ee0:	22a1      	movs	r2, #161	; 0xa1
    4ee2:	2100      	movs	r1, #0
    4ee4:	5499      	strb	r1, [r3, r2]
}
    4ee6:	46c0      	nop			; (mov r8, r8)
    4ee8:	46bd      	mov	sp, r7
    4eea:	b005      	add	sp, #20
    4eec:	bd90      	pop	{r4, r7, pc}
    4eee:	46c0      	nop			; (mov r8, r8)
    4ef0:	00004bed 	.word	0x00004bed
    4ef4:	00017534 	.word	0x00017534

00004ef8 <_tcc_build_ctrla>:
 */
static inline enum status_code _tcc_build_ctrla(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    4ef8:	b580      	push	{r7, lr}
    4efa:	b086      	sub	sp, #24
    4efc:	af00      	add	r7, sp, #0
    4efe:	60b9      	str	r1, [r7, #8]
    4f00:	607a      	str	r2, [r7, #4]
    4f02:	230f      	movs	r3, #15
    4f04:	18fb      	adds	r3, r7, r3
    4f06:	1c02      	adds	r2, r0, #0
    4f08:	701a      	strb	r2, [r3, #0]
	uint32_t ctrla = 0;
    4f0a:	2300      	movs	r3, #0
    4f0c:	617b      	str	r3, [r7, #20]

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4f0e:	2300      	movs	r3, #0
    4f10:	613b      	str	r3, [r7, #16]
    4f12:	e01d      	b.n	4f50 <_tcc_build_ctrla+0x58>
		if (config->capture.channel_function[i] ==
    4f14:	68ba      	ldr	r2, [r7, #8]
    4f16:	693b      	ldr	r3, [r7, #16]
    4f18:	18d3      	adds	r3, r2, r3
    4f1a:	3310      	adds	r3, #16
    4f1c:	781b      	ldrb	r3, [r3, #0]
    4f1e:	2b01      	cmp	r3, #1
    4f20:	d113      	bne.n	4f4a <_tcc_build_ctrla+0x52>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    4f22:	230f      	movs	r3, #15
    4f24:	18fb      	adds	r3, r7, r3
    4f26:	781b      	ldrb	r3, [r3, #0]
    4f28:	4a1b      	ldr	r2, [pc, #108]	; (4f98 <_tcc_build_ctrla+0xa0>)
    4f2a:	5cd3      	ldrb	r3, [r2, r3]
    4f2c:	001a      	movs	r2, r3
    4f2e:	693b      	ldr	r3, [r7, #16]
    4f30:	429a      	cmp	r2, r3
    4f32:	da01      	bge.n	4f38 <_tcc_build_ctrla+0x40>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    4f34:	2317      	movs	r3, #23
    4f36:	e02a      	b.n	4f8e <_tcc_build_ctrla+0x96>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4f38:	2380      	movs	r3, #128	; 0x80
    4f3a:	045a      	lsls	r2, r3, #17
    4f3c:	693b      	ldr	r3, [r7, #16]
    4f3e:	409a      	lsls	r2, r3
    4f40:	0013      	movs	r3, r2
    4f42:	001a      	movs	r2, r3
    4f44:	697b      	ldr	r3, [r7, #20]
    4f46:	4313      	orrs	r3, r2
    4f48:	617b      	str	r3, [r7, #20]
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4f4a:	693b      	ldr	r3, [r7, #16]
    4f4c:	3301      	adds	r3, #1
    4f4e:	613b      	str	r3, [r7, #16]
    4f50:	693b      	ldr	r3, [r7, #16]
    4f52:	2b03      	cmp	r3, #3
    4f54:	ddde      	ble.n	4f14 <_tcc_build_ctrla+0x1c>
		}
	}

	if (config->run_in_standby) {
    4f56:	68bb      	ldr	r3, [r7, #8]
    4f58:	22a1      	movs	r2, #161	; 0xa1
    4f5a:	5c9b      	ldrb	r3, [r3, r2]
    4f5c:	2b00      	cmp	r3, #0
    4f5e:	d004      	beq.n	4f6a <_tcc_build_ctrla+0x72>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    4f60:	697b      	ldr	r3, [r7, #20]
    4f62:	2280      	movs	r2, #128	; 0x80
    4f64:	0112      	lsls	r2, r2, #4
    4f66:	4313      	orrs	r3, r2
    4f68:	617b      	str	r3, [r7, #20]
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    4f6a:	68bb      	ldr	r3, [r7, #8]
    4f6c:	7b1b      	ldrb	r3, [r3, #12]
    4f6e:	031b      	lsls	r3, r3, #12
    4f70:	001a      	movs	r2, r3
    4f72:	697b      	ldr	r3, [r7, #20]
    4f74:	4313      	orrs	r3, r2
    4f76:	617b      	str	r3, [r7, #20]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    4f78:	68bb      	ldr	r3, [r7, #8]
    4f7a:	7adb      	ldrb	r3, [r3, #11]
    4f7c:	021b      	lsls	r3, r3, #8
    4f7e:	001a      	movs	r2, r3
    4f80:	697b      	ldr	r3, [r7, #20]
    4f82:	4313      	orrs	r3, r2
    4f84:	617b      	str	r3, [r7, #20]

	*value_buffer = ctrla;
    4f86:	687b      	ldr	r3, [r7, #4]
    4f88:	697a      	ldr	r2, [r7, #20]
    4f8a:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    4f8c:	2300      	movs	r3, #0
}
    4f8e:	0018      	movs	r0, r3
    4f90:	46bd      	mov	sp, r7
    4f92:	b006      	add	sp, #24
    4f94:	bd80      	pop	{r7, pc}
    4f96:	46c0      	nop			; (mov r8, r8)
    4f98:	00017540 	.word	0x00017540

00004f9c <_tcc_build_ctrlb>:
 */
static inline void _tcc_build_ctrlb(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
    4f9c:	b580      	push	{r7, lr}
    4f9e:	b086      	sub	sp, #24
    4fa0:	af00      	add	r7, sp, #0
    4fa2:	60b9      	str	r1, [r7, #8]
    4fa4:	607a      	str	r2, [r7, #4]
    4fa6:	230f      	movs	r3, #15
    4fa8:	18fb      	adds	r3, r7, r3
    4faa:	1c02      	adds	r2, r0, #0
    4fac:	701a      	strb	r2, [r3, #0]
	uint8_t ctrlb = 0;
    4fae:	2317      	movs	r3, #23
    4fb0:	18fb      	adds	r3, r7, r3
    4fb2:	2200      	movs	r2, #0
    4fb4:	701a      	strb	r2, [r3, #0]

	if (config->counter.oneshot) {
    4fb6:	68bb      	ldr	r3, [r7, #8]
    4fb8:	7a1b      	ldrb	r3, [r3, #8]
    4fba:	2b00      	cmp	r3, #0
    4fbc:	d007      	beq.n	4fce <_tcc_build_ctrlb+0x32>
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    4fbe:	2317      	movs	r3, #23
    4fc0:	18fb      	adds	r3, r7, r3
    4fc2:	2217      	movs	r2, #23
    4fc4:	18ba      	adds	r2, r7, r2
    4fc6:	7812      	ldrb	r2, [r2, #0]
    4fc8:	2104      	movs	r1, #4
    4fca:	430a      	orrs	r2, r1
    4fcc:	701a      	strb	r2, [r3, #0]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    4fce:	68bb      	ldr	r3, [r7, #8]
    4fd0:	7a5b      	ldrb	r3, [r3, #9]
    4fd2:	2b01      	cmp	r3, #1
    4fd4:	d107      	bne.n	4fe6 <_tcc_build_ctrlb+0x4a>
		ctrlb |= TCC_CTRLBSET_DIR;
    4fd6:	2317      	movs	r3, #23
    4fd8:	18fb      	adds	r3, r7, r3
    4fda:	2217      	movs	r2, #23
    4fdc:	18ba      	adds	r2, r7, r2
    4fde:	7812      	ldrb	r2, [r2, #0]
    4fe0:	2101      	movs	r1, #1
    4fe2:	430a      	orrs	r2, r1
    4fe4:	701a      	strb	r2, [r3, #0]
	}

	*value_buffer = ctrlb;
    4fe6:	687b      	ldr	r3, [r7, #4]
    4fe8:	2217      	movs	r2, #23
    4fea:	18ba      	adds	r2, r7, r2
    4fec:	7812      	ldrb	r2, [r2, #0]
    4fee:	701a      	strb	r2, [r3, #0]
}
    4ff0:	46c0      	nop			; (mov r8, r8)
    4ff2:	46bd      	mov	sp, r7
    4ff4:	b006      	add	sp, #24
    4ff6:	bd80      	pop	{r7, pc}

00004ff8 <_tcc_build_faults>:
 */
static inline enum status_code _tcc_build_faults(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    4ff8:	b580      	push	{r7, lr}
    4ffa:	b088      	sub	sp, #32
    4ffc:	af00      	add	r7, sp, #0
    4ffe:	60b9      	str	r1, [r7, #8]
    5000:	607a      	str	r2, [r7, #4]
    5002:	230f      	movs	r3, #15
    5004:	18fb      	adds	r3, r7, r3
    5006:	1c02      	adds	r2, r0, #0
    5008:	701a      	strb	r2, [r3, #0]
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    500a:	230f      	movs	r3, #15
    500c:	18fb      	adds	r3, r7, r3
    500e:	781a      	ldrb	r2, [r3, #0]
    5010:	231b      	movs	r3, #27
    5012:	18fb      	adds	r3, r7, r3
    5014:	493e      	ldr	r1, [pc, #248]	; (5110 <_tcc_build_faults+0x118>)
    5016:	5c8a      	ldrb	r2, [r1, r2]
    5018:	701a      	strb	r2, [r3, #0]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    501a:	2300      	movs	r3, #0
    501c:	61fb      	str	r3, [r7, #28]
    501e:	e06e      	b.n	50fe <_tcc_build_faults+0x106>
		cfg = (struct tcc_recoverable_fault_config *)
    5020:	69fa      	ldr	r2, [r7, #28]
    5022:	0013      	movs	r3, r2
    5024:	009b      	lsls	r3, r3, #2
    5026:	189b      	adds	r3, r3, r2
    5028:	005b      	lsls	r3, r3, #1
    502a:	3328      	adds	r3, #40	; 0x28
    502c:	68ba      	ldr	r2, [r7, #8]
    502e:	18d3      	adds	r3, r2, r3
    5030:	3304      	adds	r3, #4
    5032:	617b      	str	r3, [r7, #20]
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    5034:	697b      	ldr	r3, [r7, #20]
    5036:	7a5b      	ldrb	r3, [r3, #9]
    5038:	221b      	movs	r2, #27
    503a:	18ba      	adds	r2, r7, r2
    503c:	7812      	ldrb	r2, [r2, #0]
    503e:	429a      	cmp	r2, r3
    5040:	d801      	bhi.n	5046 <_tcc_build_faults+0x4e>
			return STATUS_ERR_INVALID_ARG;
    5042:	2317      	movs	r3, #23
    5044:	e05f      	b.n	5106 <_tcc_build_faults+0x10e>
		}
		if (cfg->filter_value > 0xF) {
    5046:	697b      	ldr	r3, [r7, #20]
    5048:	781b      	ldrb	r3, [r3, #0]
    504a:	2b0f      	cmp	r3, #15
    504c:	d901      	bls.n	5052 <_tcc_build_faults+0x5a>
			return STATUS_ERR_INVALID_ARG;
    504e:	2317      	movs	r3, #23
    5050:	e059      	b.n	5106 <_tcc_build_faults+0x10e>
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    5052:	697b      	ldr	r3, [r7, #20]
    5054:	781b      	ldrb	r3, [r3, #0]
    5056:	061b      	lsls	r3, r3, #24
    5058:	001a      	movs	r2, r3
    505a:	23f0      	movs	r3, #240	; 0xf0
    505c:	051b      	lsls	r3, r3, #20
    505e:	401a      	ands	r2, r3
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    5060:	697b      	ldr	r3, [r7, #20]
    5062:	785b      	ldrb	r3, [r3, #1]
    5064:	041b      	lsls	r3, r3, #16
    5066:	0019      	movs	r1, r3
    5068:	23ff      	movs	r3, #255	; 0xff
    506a:	041b      	lsls	r3, r3, #16
    506c:	400b      	ands	r3, r1
    506e:	431a      	orrs	r2, r3
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    5070:	697b      	ldr	r3, [r7, #20]
    5072:	789b      	ldrb	r3, [r3, #2]
    5074:	2b00      	cmp	r3, #0
    5076:	d001      	beq.n	507c <_tcc_build_faults+0x84>
    5078:	2380      	movs	r3, #128	; 0x80
    507a:	e000      	b.n	507e <_tcc_build_faults+0x86>
    507c:	2300      	movs	r3, #0
    507e:	431a      	orrs	r2, r3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    5080:	697b      	ldr	r3, [r7, #20]
    5082:	78db      	ldrb	r3, [r3, #3]
    5084:	2b00      	cmp	r3, #0
    5086:	d001      	beq.n	508c <_tcc_build_faults+0x94>
    5088:	2308      	movs	r3, #8
    508a:	e000      	b.n	508e <_tcc_build_faults+0x96>
    508c:	2300      	movs	r3, #0
    508e:	431a      	orrs	r2, r3
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    5090:	697b      	ldr	r3, [r7, #20]
    5092:	791b      	ldrb	r3, [r3, #4]
    5094:	2b00      	cmp	r3, #0
    5096:	d001      	beq.n	509c <_tcc_build_faults+0xa4>
    5098:	2310      	movs	r3, #16
    509a:	e000      	b.n	509e <_tcc_build_faults+0xa6>
    509c:	2300      	movs	r3, #0
    509e:	431a      	orrs	r2, r3
				| TCC_FCTRLA_SRC(cfg->source)
    50a0:	697b      	ldr	r3, [r7, #20]
    50a2:	795b      	ldrb	r3, [r3, #5]
    50a4:	0019      	movs	r1, r3
    50a6:	2303      	movs	r3, #3
    50a8:	400b      	ands	r3, r1
    50aa:	431a      	orrs	r2, r3
				| TCC_FCTRLA_BLANK(cfg->blanking)
    50ac:	697b      	ldr	r3, [r7, #20]
    50ae:	799b      	ldrb	r3, [r3, #6]
    50b0:	015b      	lsls	r3, r3, #5
    50b2:	0019      	movs	r1, r3
    50b4:	2360      	movs	r3, #96	; 0x60
    50b6:	400b      	ands	r3, r1
    50b8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_HALT(cfg->halt_action)
    50ba:	697b      	ldr	r3, [r7, #20]
    50bc:	79db      	ldrb	r3, [r3, #7]
    50be:	021b      	lsls	r3, r3, #8
    50c0:	0019      	movs	r1, r3
    50c2:	23c0      	movs	r3, #192	; 0xc0
    50c4:	009b      	lsls	r3, r3, #2
    50c6:	400b      	ands	r3, r1
    50c8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    50ca:	697b      	ldr	r3, [r7, #20]
    50cc:	7a1b      	ldrb	r3, [r3, #8]
    50ce:	031b      	lsls	r3, r3, #12
    50d0:	0019      	movs	r1, r3
    50d2:	23e0      	movs	r3, #224	; 0xe0
    50d4:	01db      	lsls	r3, r3, #7
    50d6:	400b      	ands	r3, r1
    50d8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    50da:	697b      	ldr	r3, [r7, #20]
    50dc:	7a5b      	ldrb	r3, [r3, #9]
    50de:	029b      	lsls	r3, r3, #10
    50e0:	0019      	movs	r1, r3
    50e2:	23c0      	movs	r3, #192	; 0xc0
    50e4:	011b      	lsls	r3, r3, #4
    50e6:	400b      	ands	r3, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    50e8:	4313      	orrs	r3, r2
    50ea:	613b      	str	r3, [r7, #16]
		value_buffer[i] = fault;
    50ec:	69fb      	ldr	r3, [r7, #28]
    50ee:	009b      	lsls	r3, r3, #2
    50f0:	687a      	ldr	r2, [r7, #4]
    50f2:	18d3      	adds	r3, r2, r3
    50f4:	693a      	ldr	r2, [r7, #16]
    50f6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    50f8:	69fb      	ldr	r3, [r7, #28]
    50fa:	3301      	adds	r3, #1
    50fc:	61fb      	str	r3, [r7, #28]
    50fe:	69fb      	ldr	r3, [r7, #28]
    5100:	2b01      	cmp	r3, #1
    5102:	dd8d      	ble.n	5020 <_tcc_build_faults+0x28>
	}
	return STATUS_OK;
    5104:	2300      	movs	r3, #0
}
    5106:	0018      	movs	r0, r3
    5108:	46bd      	mov	sp, r7
    510a:	b008      	add	sp, #32
    510c:	bd80      	pop	{r7, pc}
    510e:	46c0      	nop			; (mov r8, r8)
    5110:	00017540 	.word	0x00017540

00005114 <_tcc_build_drvctrl>:
 */
static inline enum status_code _tcc_build_drvctrl(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    5114:	b580      	push	{r7, lr}
    5116:	b088      	sub	sp, #32
    5118:	af00      	add	r7, sp, #0
    511a:	60b9      	str	r1, [r7, #8]
    511c:	607a      	str	r2, [r7, #4]
    511e:	230f      	movs	r3, #15
    5120:	18fb      	adds	r3, r7, r3
    5122:	1c02      	adds	r2, r0, #0
    5124:	701a      	strb	r2, [r3, #0]
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    5126:	230f      	movs	r3, #15
    5128:	18fb      	adds	r3, r7, r3
    512a:	781a      	ldrb	r2, [r3, #0]
    512c:	2317      	movs	r3, #23
    512e:	18fb      	adds	r3, r7, r3
    5130:	492d      	ldr	r1, [pc, #180]	; (51e8 <_tcc_build_drvctrl+0xd4>)
    5132:	5c8a      	ldrb	r2, [r1, r2]
    5134:	701a      	strb	r2, [r3, #0]
	uint32_t drvctrl;

	drvctrl = 0;
    5136:	2300      	movs	r3, #0
    5138:	61bb      	str	r3, [r7, #24]

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    513a:	2300      	movs	r3, #0
    513c:	61fb      	str	r3, [r7, #28]
    513e:	e048      	b.n	51d2 <_tcc_build_drvctrl+0xbe>
		if (config->wave_ext.invert[i]) {
    5140:	68ba      	ldr	r2, [r7, #8]
    5142:	2150      	movs	r1, #80	; 0x50
    5144:	69fb      	ldr	r3, [r7, #28]
    5146:	18d3      	adds	r3, r2, r3
    5148:	185b      	adds	r3, r3, r1
    514a:	781b      	ldrb	r3, [r3, #0]
    514c:	2b00      	cmp	r3, #0
    514e:	d010      	beq.n	5172 <_tcc_build_drvctrl+0x5e>
			if (i >= ow_num) {
    5150:	2317      	movs	r3, #23
    5152:	18fb      	adds	r3, r7, r3
    5154:	781a      	ldrb	r2, [r3, #0]
    5156:	69fb      	ldr	r3, [r7, #28]
    5158:	429a      	cmp	r2, r3
    515a:	d801      	bhi.n	5160 <_tcc_build_drvctrl+0x4c>
				return STATUS_ERR_INVALID_ARG;
    515c:	2317      	movs	r3, #23
    515e:	e03f      	b.n	51e0 <_tcc_build_drvctrl+0xcc>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    5160:	2380      	movs	r3, #128	; 0x80
    5162:	025a      	lsls	r2, r3, #9
    5164:	69fb      	ldr	r3, [r7, #28]
    5166:	409a      	lsls	r2, r3
    5168:	0013      	movs	r3, r2
    516a:	001a      	movs	r2, r3
    516c:	69bb      	ldr	r3, [r7, #24]
    516e:	4313      	orrs	r3, r2
    5170:	61bb      	str	r3, [r7, #24]
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    5172:	68ba      	ldr	r2, [r7, #8]
    5174:	69fb      	ldr	r3, [r7, #28]
    5176:	331c      	adds	r3, #28
    5178:	005b      	lsls	r3, r3, #1
    517a:	18d3      	adds	r3, r2, r3
    517c:	3309      	adds	r3, #9
    517e:	781b      	ldrb	r3, [r3, #0]
    5180:	2b00      	cmp	r3, #0
    5182:	d023      	beq.n	51cc <_tcc_build_drvctrl+0xb8>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    5184:	2317      	movs	r3, #23
    5186:	18fb      	adds	r3, r7, r3
    5188:	781a      	ldrb	r2, [r3, #0]
    518a:	69fb      	ldr	r3, [r7, #28]
    518c:	429a      	cmp	r2, r3
    518e:	d801      	bhi.n	5194 <_tcc_build_drvctrl+0x80>
				return STATUS_ERR_INVALID_ARG;
    5190:	2317      	movs	r3, #23
    5192:	e025      	b.n	51e0 <_tcc_build_drvctrl+0xcc>
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    5194:	68ba      	ldr	r2, [r7, #8]
    5196:	69fb      	ldr	r3, [r7, #28]
    5198:	331c      	adds	r3, #28
    519a:	005b      	lsls	r3, r3, #1
    519c:	18d3      	adds	r3, r2, r3
    519e:	3309      	adds	r3, #9
    51a0:	781b      	ldrb	r3, [r3, #0]
    51a2:	2b02      	cmp	r3, #2
    51a4:	d10a      	bne.n	51bc <_tcc_build_drvctrl+0xa8>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    51a6:	2302      	movs	r3, #2
    51a8:	33ff      	adds	r3, #255	; 0xff
    51aa:	001a      	movs	r2, r3
    51ac:	69fb      	ldr	r3, [r7, #28]
    51ae:	409a      	lsls	r2, r3
    51b0:	0013      	movs	r3, r2
    51b2:	001a      	movs	r2, r3
    51b4:	69bb      	ldr	r3, [r7, #24]
    51b6:	4313      	orrs	r3, r2
    51b8:	61bb      	str	r3, [r7, #24]
    51ba:	e007      	b.n	51cc <_tcc_build_drvctrl+0xb8>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    51bc:	2201      	movs	r2, #1
    51be:	69fb      	ldr	r3, [r7, #28]
    51c0:	409a      	lsls	r2, r3
    51c2:	0013      	movs	r3, r2
    51c4:	001a      	movs	r2, r3
    51c6:	69bb      	ldr	r3, [r7, #24]
    51c8:	4313      	orrs	r3, r2
    51ca:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    51cc:	69fb      	ldr	r3, [r7, #28]
    51ce:	3301      	adds	r3, #1
    51d0:	61fb      	str	r3, [r7, #28]
    51d2:	69fb      	ldr	r3, [r7, #28]
    51d4:	2b07      	cmp	r3, #7
    51d6:	d9b3      	bls.n	5140 <_tcc_build_drvctrl+0x2c>
			}
		}
	}
	*value_buffer = drvctrl;
    51d8:	687b      	ldr	r3, [r7, #4]
    51da:	69ba      	ldr	r2, [r7, #24]
    51dc:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    51de:	2300      	movs	r3, #0
}
    51e0:	0018      	movs	r0, r3
    51e2:	46bd      	mov	sp, r7
    51e4:	b008      	add	sp, #32
    51e6:	bd80      	pop	{r7, pc}
    51e8:	00017544 	.word	0x00017544

000051ec <_tcc_build_waves>:
 */
static inline enum status_code _tcc_build_waves(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    51ec:	b580      	push	{r7, lr}
    51ee:	b088      	sub	sp, #32
    51f0:	af00      	add	r7, sp, #0
    51f2:	60b9      	str	r1, [r7, #8]
    51f4:	607a      	str	r2, [r7, #4]
    51f6:	230f      	movs	r3, #15
    51f8:	18fb      	adds	r3, r7, r3
    51fa:	1c02      	adds	r2, r0, #0
    51fc:	701a      	strb	r2, [r3, #0]
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    51fe:	230f      	movs	r3, #15
    5200:	18fb      	adds	r3, r7, r3
    5202:	781a      	ldrb	r2, [r3, #0]
    5204:	2317      	movs	r3, #23
    5206:	18fb      	adds	r3, r7, r3
    5208:	491d      	ldr	r1, [pc, #116]	; (5280 <_tcc_build_waves+0x94>)
    520a:	5c8a      	ldrb	r2, [r1, r2]
    520c:	701a      	strb	r2, [r3, #0]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;
    520e:	68bb      	ldr	r3, [r7, #8]
    5210:	3310      	adds	r3, #16
    5212:	613b      	str	r3, [r7, #16]

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    5214:	693b      	ldr	r3, [r7, #16]
    5216:	7a5b      	ldrb	r3, [r3, #9]
    5218:	011b      	lsls	r3, r3, #4
    521a:	001a      	movs	r2, r3
    521c:	2330      	movs	r3, #48	; 0x30
    521e:	401a      	ands	r2, r3
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    5220:	693b      	ldr	r3, [r7, #16]
    5222:	7a1b      	ldrb	r3, [r3, #8]
    5224:	0019      	movs	r1, r3
    5226:	2307      	movs	r3, #7
    5228:	400b      	ands	r3, r1
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    522a:	4313      	orrs	r3, r2
    522c:	61bb      	str	r3, [r7, #24]

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    522e:	2300      	movs	r3, #0
    5230:	61fb      	str	r3, [r7, #28]
    5232:	e01a      	b.n	526a <_tcc_build_waves+0x7e>
		if (wav_cfg->wave_polarity[n]) {
    5234:	693a      	ldr	r2, [r7, #16]
    5236:	69fb      	ldr	r3, [r7, #28]
    5238:	18d3      	adds	r3, r2, r3
    523a:	3304      	adds	r3, #4
    523c:	781b      	ldrb	r3, [r3, #0]
    523e:	2b00      	cmp	r3, #0
    5240:	d010      	beq.n	5264 <_tcc_build_waves+0x78>
			if (n >= cc_num) {
    5242:	2317      	movs	r3, #23
    5244:	18fb      	adds	r3, r7, r3
    5246:	781a      	ldrb	r2, [r3, #0]
    5248:	69fb      	ldr	r3, [r7, #28]
    524a:	429a      	cmp	r2, r3
    524c:	dc01      	bgt.n	5252 <_tcc_build_waves+0x66>
				return STATUS_ERR_INVALID_ARG;
    524e:	2317      	movs	r3, #23
    5250:	e012      	b.n	5278 <_tcc_build_waves+0x8c>
			}
			wave |= (TCC_WAVE_POL0 << n);
    5252:	2380      	movs	r3, #128	; 0x80
    5254:	025a      	lsls	r2, r3, #9
    5256:	69fb      	ldr	r3, [r7, #28]
    5258:	409a      	lsls	r2, r3
    525a:	0013      	movs	r3, r2
    525c:	001a      	movs	r2, r3
    525e:	69bb      	ldr	r3, [r7, #24]
    5260:	4313      	orrs	r3, r2
    5262:	61bb      	str	r3, [r7, #24]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    5264:	69fb      	ldr	r3, [r7, #28]
    5266:	3301      	adds	r3, #1
    5268:	61fb      	str	r3, [r7, #28]
    526a:	69fb      	ldr	r3, [r7, #28]
    526c:	2b03      	cmp	r3, #3
    526e:	dde1      	ble.n	5234 <_tcc_build_waves+0x48>
		}
	}

	value_buffer[0] = wave;
    5270:	687b      	ldr	r3, [r7, #4]
    5272:	69ba      	ldr	r2, [r7, #24]
    5274:	601a      	str	r2, [r3, #0]

	return STATUS_OK;
    5276:	2300      	movs	r3, #0
}
    5278:	0018      	movs	r0, r3
    527a:	46bd      	mov	sp, r7
    527c:	b008      	add	sp, #32
    527e:	bd80      	pop	{r7, pc}
    5280:	00017540 	.word	0x00017540

00005284 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    5284:	b590      	push	{r4, r7, lr}
    5286:	b091      	sub	sp, #68	; 0x44
    5288:	af00      	add	r7, sp, #0
    528a:	60f8      	str	r0, [r7, #12]
    528c:	60b9      	str	r1, [r7, #8]
    528e:	607a      	str	r2, [r7, #4]
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    5290:	233b      	movs	r3, #59	; 0x3b
    5292:	18fc      	adds	r4, r7, r3
    5294:	68bb      	ldr	r3, [r7, #8]
    5296:	0018      	movs	r0, r3
    5298:	4bc4      	ldr	r3, [pc, #784]	; (55ac <tcc_init+0x328>)
    529a:	4798      	blx	r3
    529c:	0003      	movs	r3, r0
    529e:	7023      	strb	r3, [r4, #0]

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    52a0:	233b      	movs	r3, #59	; 0x3b
    52a2:	18fb      	adds	r3, r7, r3
    52a4:	781a      	ldrb	r2, [r3, #0]
    52a6:	4bc2      	ldr	r3, [pc, #776]	; (55b0 <tcc_init+0x32c>)
    52a8:	0092      	lsls	r2, r2, #2
    52aa:	58d3      	ldr	r3, [r2, r3]
    52ac:	0019      	movs	r1, r3
    52ae:	2002      	movs	r0, #2
    52b0:	4bc0      	ldr	r3, [pc, #768]	; (55b4 <tcc_init+0x330>)
    52b2:	4798      	blx	r3
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    52b4:	68bb      	ldr	r3, [r7, #8]
    52b6:	681b      	ldr	r3, [r3, #0]
    52b8:	2202      	movs	r2, #2
    52ba:	4013      	ands	r3, r2
    52bc:	d001      	beq.n	52c2 <tcc_init+0x3e>
		return STATUS_ERR_DENIED;
    52be:	231c      	movs	r3, #28
    52c0:	e1be      	b.n	5640 <tcc_init+0x3bc>
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    52c2:	68bb      	ldr	r3, [r7, #8]
    52c4:	681b      	ldr	r3, [r3, #0]
    52c6:	2201      	movs	r2, #1
    52c8:	4013      	ands	r3, r2
    52ca:	d001      	beq.n	52d0 <tcc_init+0x4c>
		return STATUS_ERR_DENIED;
    52cc:	231c      	movs	r3, #28
    52ce:	e1b7      	b.n	5640 <tcc_init+0x3bc>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    52d0:	233b      	movs	r3, #59	; 0x3b
    52d2:	18fb      	adds	r3, r7, r3
    52d4:	781a      	ldrb	r2, [r3, #0]
    52d6:	4bb8      	ldr	r3, [pc, #736]	; (55b8 <tcc_init+0x334>)
    52d8:	0092      	lsls	r2, r2, #2
    52da:	58d3      	ldr	r3, [r2, r3]
    52dc:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check all counter values */
	if ((config->counter.count > count_max)
    52de:	687b      	ldr	r3, [r7, #4]
    52e0:	681a      	ldr	r2, [r3, #0]
    52e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52e4:	429a      	cmp	r2, r3
    52e6:	d804      	bhi.n	52f2 <tcc_init+0x6e>
		|| (config->counter.period > count_max)
    52e8:	687b      	ldr	r3, [r7, #4]
    52ea:	685a      	ldr	r2, [r3, #4]
    52ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52ee:	429a      	cmp	r2, r3
    52f0:	d901      	bls.n	52f6 <tcc_init+0x72>
		) {
		return STATUS_ERR_INVALID_ARG;
    52f2:	2317      	movs	r3, #23
    52f4:	e1a4      	b.n	5640 <tcc_init+0x3bc>
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    52f6:	2300      	movs	r3, #0
    52f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    52fa:	e00e      	b.n	531a <tcc_init+0x96>
		if ((config->compare.match[i] > count_max)
    52fc:	687a      	ldr	r2, [r7, #4]
    52fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5300:	3306      	adds	r3, #6
    5302:	009b      	lsls	r3, r3, #2
    5304:	18d3      	adds	r3, r2, r3
    5306:	3304      	adds	r3, #4
    5308:	681a      	ldr	r2, [r3, #0]
    530a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    530c:	429a      	cmp	r2, r3
    530e:	d901      	bls.n	5314 <tcc_init+0x90>
			) {
			return STATUS_ERR_INVALID_ARG;
    5310:	2317      	movs	r3, #23
    5312:	e195      	b.n	5640 <tcc_init+0x3bc>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    5314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5316:	3301      	adds	r3, #1
    5318:	63fb      	str	r3, [r7, #60]	; 0x3c
    531a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    531c:	2b03      	cmp	r3, #3
    531e:	dded      	ble.n	52fc <tcc_init+0x78>
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    5320:	2300      	movs	r3, #0
    5322:	63fb      	str	r3, [r7, #60]	; 0x3c
    5324:	e019      	b.n	535a <tcc_init+0xd6>
		if (!config->pins.enable_wave_out_pin[i]) {
    5326:	687a      	ldr	r2, [r7, #4]
    5328:	2198      	movs	r1, #152	; 0x98
    532a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    532c:	18d3      	adds	r3, r2, r3
    532e:	185b      	adds	r3, r3, r1
    5330:	781b      	ldrb	r3, [r3, #0]
    5332:	2201      	movs	r2, #1
    5334:	4053      	eors	r3, r2
    5336:	b2db      	uxtb	r3, r3
    5338:	2b00      	cmp	r3, #0
    533a:	d10a      	bne.n	5352 <tcc_init+0xce>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    533c:	233b      	movs	r3, #59	; 0x3b
    533e:	18fb      	adds	r3, r7, r3
    5340:	781b      	ldrb	r3, [r3, #0]
    5342:	4a9e      	ldr	r2, [pc, #632]	; (55bc <tcc_init+0x338>)
    5344:	5cd3      	ldrb	r3, [r2, r3]
    5346:	001a      	movs	r2, r3
    5348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    534a:	429a      	cmp	r2, r3
    534c:	dc02      	bgt.n	5354 <tcc_init+0xd0>
			return STATUS_ERR_INVALID_ARG;
    534e:	2317      	movs	r3, #23
    5350:	e176      	b.n	5640 <tcc_init+0x3bc>
			continue;
    5352:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    5354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5356:	3301      	adds	r3, #1
    5358:	63fb      	str	r3, [r7, #60]	; 0x3c
    535a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    535c:	2b07      	cmp	r3, #7
    535e:	dde2      	ble.n	5326 <tcc_init+0xa2>
		}
	}

	/* CTRLA settings */
	uint32_t ctrla = 0;
    5360:	2300      	movs	r3, #0
    5362:	62fb      	str	r3, [r7, #44]	; 0x2c
	status = _tcc_build_ctrla(module_index, config, &ctrla);
    5364:	2333      	movs	r3, #51	; 0x33
    5366:	18fc      	adds	r4, r7, r3
    5368:	232c      	movs	r3, #44	; 0x2c
    536a:	18fa      	adds	r2, r7, r3
    536c:	6879      	ldr	r1, [r7, #4]
    536e:	233b      	movs	r3, #59	; 0x3b
    5370:	18fb      	adds	r3, r7, r3
    5372:	781b      	ldrb	r3, [r3, #0]
    5374:	0018      	movs	r0, r3
    5376:	4b92      	ldr	r3, [pc, #584]	; (55c0 <tcc_init+0x33c>)
    5378:	4798      	blx	r3
    537a:	0003      	movs	r3, r0
    537c:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    537e:	2333      	movs	r3, #51	; 0x33
    5380:	18fb      	adds	r3, r7, r3
    5382:	781b      	ldrb	r3, [r3, #0]
    5384:	2b00      	cmp	r3, #0
    5386:	d003      	beq.n	5390 <tcc_init+0x10c>
		return status;
    5388:	2333      	movs	r3, #51	; 0x33
    538a:	18fb      	adds	r3, r7, r3
    538c:	781b      	ldrb	r3, [r3, #0]
    538e:	e157      	b.n	5640 <tcc_init+0x3bc>
	}

	/* CTRLB settings */
	uint8_t ctrlb;
	_tcc_build_ctrlb(module_index, config, &ctrlb);
    5390:	232b      	movs	r3, #43	; 0x2b
    5392:	18fa      	adds	r2, r7, r3
    5394:	6879      	ldr	r1, [r7, #4]
    5396:	233b      	movs	r3, #59	; 0x3b
    5398:	18fb      	adds	r3, r7, r3
    539a:	781b      	ldrb	r3, [r3, #0]
    539c:	0018      	movs	r0, r3
    539e:	4b89      	ldr	r3, [pc, #548]	; (55c4 <tcc_init+0x340>)
    53a0:	4798      	blx	r3

	/* FAULTs settings */
	uint32_t faults[TCC_NUM_FAULTS];

	status = _tcc_build_faults(module_index, config, faults);
    53a2:	2333      	movs	r3, #51	; 0x33
    53a4:	18fc      	adds	r4, r7, r3
    53a6:	2320      	movs	r3, #32
    53a8:	18fa      	adds	r2, r7, r3
    53aa:	6879      	ldr	r1, [r7, #4]
    53ac:	233b      	movs	r3, #59	; 0x3b
    53ae:	18fb      	adds	r3, r7, r3
    53b0:	781b      	ldrb	r3, [r3, #0]
    53b2:	0018      	movs	r0, r3
    53b4:	4b84      	ldr	r3, [pc, #528]	; (55c8 <tcc_init+0x344>)
    53b6:	4798      	blx	r3
    53b8:	0003      	movs	r3, r0
    53ba:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    53bc:	2333      	movs	r3, #51	; 0x33
    53be:	18fb      	adds	r3, r7, r3
    53c0:	781b      	ldrb	r3, [r3, #0]
    53c2:	2b00      	cmp	r3, #0
    53c4:	d003      	beq.n	53ce <tcc_init+0x14a>
		return status;
    53c6:	2333      	movs	r3, #51	; 0x33
    53c8:	18fb      	adds	r3, r7, r3
    53ca:	781b      	ldrb	r3, [r3, #0]
    53cc:	e138      	b.n	5640 <tcc_init+0x3bc>
	}

	/* DRVCTRL */
	uint32_t drvctrl = 0;
    53ce:	2300      	movs	r3, #0
    53d0:	61fb      	str	r3, [r7, #28]

	status = _tcc_build_drvctrl(module_index, config, &drvctrl);
    53d2:	2333      	movs	r3, #51	; 0x33
    53d4:	18fc      	adds	r4, r7, r3
    53d6:	231c      	movs	r3, #28
    53d8:	18fa      	adds	r2, r7, r3
    53da:	6879      	ldr	r1, [r7, #4]
    53dc:	233b      	movs	r3, #59	; 0x3b
    53de:	18fb      	adds	r3, r7, r3
    53e0:	781b      	ldrb	r3, [r3, #0]
    53e2:	0018      	movs	r0, r3
    53e4:	4b79      	ldr	r3, [pc, #484]	; (55cc <tcc_init+0x348>)
    53e6:	4798      	blx	r3
    53e8:	0003      	movs	r3, r0
    53ea:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    53ec:	2333      	movs	r3, #51	; 0x33
    53ee:	18fb      	adds	r3, r7, r3
    53f0:	781b      	ldrb	r3, [r3, #0]
    53f2:	2b00      	cmp	r3, #0
    53f4:	d003      	beq.n	53fe <tcc_init+0x17a>
		return status;
    53f6:	2333      	movs	r3, #51	; 0x33
    53f8:	18fb      	adds	r3, r7, r3
    53fa:	781b      	ldrb	r3, [r3, #0]
    53fc:	e120      	b.n	5640 <tcc_init+0x3bc>
	}

	/* WAVE */
	uint32_t waves[1];

	status = _tcc_build_waves(module_index, config, waves);
    53fe:	2333      	movs	r3, #51	; 0x33
    5400:	18fc      	adds	r4, r7, r3
    5402:	2318      	movs	r3, #24
    5404:	18fa      	adds	r2, r7, r3
    5406:	6879      	ldr	r1, [r7, #4]
    5408:	233b      	movs	r3, #59	; 0x3b
    540a:	18fb      	adds	r3, r7, r3
    540c:	781b      	ldrb	r3, [r3, #0]
    540e:	0018      	movs	r0, r3
    5410:	4b6f      	ldr	r3, [pc, #444]	; (55d0 <tcc_init+0x34c>)
    5412:	4798      	blx	r3
    5414:	0003      	movs	r3, r0
    5416:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    5418:	2333      	movs	r3, #51	; 0x33
    541a:	18fb      	adds	r3, r7, r3
    541c:	781b      	ldrb	r3, [r3, #0]
    541e:	2b00      	cmp	r3, #0
    5420:	d003      	beq.n	542a <tcc_init+0x1a6>
		return status;
    5422:	2333      	movs	r3, #51	; 0x33
    5424:	18fb      	adds	r3, r7, r3
    5426:	781b      	ldrb	r3, [r3, #0]
    5428:	e10a      	b.n	5640 <tcc_init+0x3bc>
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    542a:	2300      	movs	r3, #0
    542c:	63fb      	str	r3, [r7, #60]	; 0x3c
    542e:	e009      	b.n	5444 <tcc_init+0x1c0>
		module_inst->callback[i] = NULL;
    5430:	68fa      	ldr	r2, [r7, #12]
    5432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5434:	009b      	lsls	r3, r3, #2
    5436:	18d3      	adds	r3, r2, r3
    5438:	3304      	adds	r3, #4
    543a:	2200      	movs	r2, #0
    543c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    543e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5440:	3301      	adds	r3, #1
    5442:	63fb      	str	r3, [r7, #60]	; 0x3c
    5444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5446:	2b0b      	cmp	r3, #11
    5448:	ddf2      	ble.n	5430 <tcc_init+0x1ac>
	}
	module_inst->register_callback_mask = 0;
    544a:	68fb      	ldr	r3, [r7, #12]
    544c:	2200      	movs	r2, #0
    544e:	635a      	str	r2, [r3, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    5450:	68fb      	ldr	r3, [r7, #12]
    5452:	2200      	movs	r2, #0
    5454:	639a      	str	r2, [r3, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    5456:	233b      	movs	r3, #59	; 0x3b
    5458:	18fb      	adds	r3, r7, r3
    545a:	781a      	ldrb	r2, [r3, #0]
    545c:	4b5d      	ldr	r3, [pc, #372]	; (55d4 <tcc_init+0x350>)
    545e:	0092      	lsls	r2, r2, #2
    5460:	68f9      	ldr	r1, [r7, #12]
    5462:	50d1      	str	r1, [r2, r3]
#endif

	module_inst->hw = hw;
    5464:	68fb      	ldr	r3, [r7, #12]
    5466:	68ba      	ldr	r2, [r7, #8]
    5468:	601a      	str	r2, [r3, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    546a:	687b      	ldr	r3, [r7, #4]
    546c:	22a0      	movs	r2, #160	; 0xa0
    546e:	5c99      	ldrb	r1, [r3, r2]
    5470:	68fb      	ldr	r3, [r7, #12]
    5472:	223c      	movs	r2, #60	; 0x3c
    5474:	5499      	strb	r1, [r3, r2]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    5476:	2314      	movs	r3, #20
    5478:	18fb      	adds	r3, r7, r3
    547a:	0018      	movs	r0, r3
    547c:	4b56      	ldr	r3, [pc, #344]	; (55d8 <tcc_init+0x354>)
    547e:	4798      	blx	r3
	gclk_chan_config.source_generator = config->counter.clock_source;
    5480:	687b      	ldr	r3, [r7, #4]
    5482:	7a9a      	ldrb	r2, [r3, #10]
    5484:	2314      	movs	r3, #20
    5486:	18fb      	adds	r3, r7, r3
    5488:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    548a:	233b      	movs	r3, #59	; 0x3b
    548c:	18fb      	adds	r3, r7, r3
    548e:	781b      	ldrb	r3, [r3, #0]
    5490:	4a52      	ldr	r2, [pc, #328]	; (55dc <tcc_init+0x358>)
    5492:	5cd3      	ldrb	r3, [r2, r3]
    5494:	2214      	movs	r2, #20
    5496:	18ba      	adds	r2, r7, r2
    5498:	0011      	movs	r1, r2
    549a:	0018      	movs	r0, r3
    549c:	4b50      	ldr	r3, [pc, #320]	; (55e0 <tcc_init+0x35c>)
    549e:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    54a0:	233b      	movs	r3, #59	; 0x3b
    54a2:	18fb      	adds	r3, r7, r3
    54a4:	781b      	ldrb	r3, [r3, #0]
    54a6:	4a4d      	ldr	r2, [pc, #308]	; (55dc <tcc_init+0x358>)
    54a8:	5cd3      	ldrb	r3, [r2, r3]
    54aa:	0018      	movs	r0, r3
    54ac:	4b4d      	ldr	r3, [pc, #308]	; (55e4 <tcc_init+0x360>)
    54ae:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    54b0:	2300      	movs	r3, #0
    54b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    54b4:	e02d      	b.n	5512 <tcc_init+0x28e>
		if (!config->pins.enable_wave_out_pin[i]) {
    54b6:	687a      	ldr	r2, [r7, #4]
    54b8:	2198      	movs	r1, #152	; 0x98
    54ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    54bc:	18d3      	adds	r3, r2, r3
    54be:	185b      	adds	r3, r3, r1
    54c0:	781b      	ldrb	r3, [r3, #0]
    54c2:	2201      	movs	r2, #1
    54c4:	4053      	eors	r3, r2
    54c6:	b2db      	uxtb	r3, r3
    54c8:	2b00      	cmp	r3, #0
    54ca:	d11e      	bne.n	550a <tcc_init+0x286>
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
    54cc:	2310      	movs	r3, #16
    54ce:	18fb      	adds	r3, r7, r3
    54d0:	0018      	movs	r0, r3
    54d2:	4b45      	ldr	r3, [pc, #276]	; (55e8 <tcc_init+0x364>)
    54d4:	4798      	blx	r3
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    54d6:	687b      	ldr	r3, [r7, #4]
    54d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    54da:	321e      	adds	r2, #30
    54dc:	0092      	lsls	r2, r2, #2
    54de:	58d3      	ldr	r3, [r2, r3]
    54e0:	b2da      	uxtb	r2, r3
    54e2:	2310      	movs	r3, #16
    54e4:	18fb      	adds	r3, r7, r3
    54e6:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    54e8:	2310      	movs	r3, #16
    54ea:	18fb      	adds	r3, r7, r3
    54ec:	2201      	movs	r2, #1
    54ee:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pins.wave_out_pin[i], &pin_config);
    54f0:	687b      	ldr	r3, [r7, #4]
    54f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    54f4:	3216      	adds	r2, #22
    54f6:	0092      	lsls	r2, r2, #2
    54f8:	58d3      	ldr	r3, [r2, r3]
		system_pinmux_pin_set_config(
    54fa:	b2db      	uxtb	r3, r3
    54fc:	2210      	movs	r2, #16
    54fe:	18ba      	adds	r2, r7, r2
    5500:	0011      	movs	r1, r2
    5502:	0018      	movs	r0, r3
    5504:	4b39      	ldr	r3, [pc, #228]	; (55ec <tcc_init+0x368>)
    5506:	4798      	blx	r3
    5508:	e000      	b.n	550c <tcc_init+0x288>
			continue;
    550a:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    550c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    550e:	3301      	adds	r3, #1
    5510:	63fb      	str	r3, [r7, #60]	; 0x3c
    5512:	233b      	movs	r3, #59	; 0x3b
    5514:	18fb      	adds	r3, r7, r3
    5516:	781b      	ldrb	r3, [r3, #0]
    5518:	4a28      	ldr	r2, [pc, #160]	; (55bc <tcc_init+0x338>)
    551a:	5cd3      	ldrb	r3, [r2, r3]
    551c:	001a      	movs	r2, r3
    551e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5520:	429a      	cmp	r2, r3
    5522:	dcc8      	bgt.n	54b6 <tcc_init+0x232>
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    5524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    5526:	68bb      	ldr	r3, [r7, #8]
    5528:	601a      	str	r2, [r3, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    552a:	46c0      	nop			; (mov r8, r8)
    552c:	68bb      	ldr	r3, [r7, #8]
    552e:	689b      	ldr	r3, [r3, #8]
    5530:	2204      	movs	r2, #4
    5532:	4013      	ands	r3, r2
    5534:	d1fa      	bne.n	552c <tcc_init+0x2a8>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    5536:	68bb      	ldr	r3, [r7, #8]
    5538:	22ff      	movs	r2, #255	; 0xff
    553a:	711a      	strb	r2, [r3, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    553c:	46c0      	nop			; (mov r8, r8)
    553e:	68bb      	ldr	r3, [r7, #8]
    5540:	689b      	ldr	r3, [r3, #8]
    5542:	2204      	movs	r2, #4
    5544:	4013      	ands	r3, r2
    5546:	d1fa      	bne.n	553e <tcc_init+0x2ba>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    5548:	232b      	movs	r3, #43	; 0x2b
    554a:	18fb      	adds	r3, r7, r3
    554c:	781a      	ldrb	r2, [r3, #0]
    554e:	68bb      	ldr	r3, [r7, #8]
    5550:	715a      	strb	r2, [r3, #5]

	hw->FCTRLA.reg = faults[0];
    5552:	2320      	movs	r3, #32
    5554:	18fb      	adds	r3, r7, r3
    5556:	681a      	ldr	r2, [r3, #0]
    5558:	68bb      	ldr	r3, [r7, #8]
    555a:	60da      	str	r2, [r3, #12]
	hw->FCTRLB.reg = faults[1];
    555c:	2320      	movs	r3, #32
    555e:	18fb      	adds	r3, r7, r3
    5560:	685a      	ldr	r2, [r3, #4]
    5562:	68bb      	ldr	r3, [r7, #8]
    5564:	611a      	str	r2, [r3, #16]

	hw->DRVCTRL.reg = drvctrl;
    5566:	69fa      	ldr	r2, [r7, #28]
    5568:	68bb      	ldr	r3, [r7, #8]
    556a:	619a      	str	r2, [r3, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    556c:	46c0      	nop			; (mov r8, r8)
    556e:	68bb      	ldr	r3, [r7, #8]
    5570:	689b      	ldr	r3, [r3, #8]
    5572:	4a1f      	ldr	r2, [pc, #124]	; (55f0 <tcc_init+0x36c>)
    5574:	4013      	ands	r3, r2
    5576:	d1fa      	bne.n	556e <tcc_init+0x2ea>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    5578:	69ba      	ldr	r2, [r7, #24]
    557a:	68bb      	ldr	r3, [r7, #8]
    557c:	63da      	str	r2, [r3, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    557e:	46c0      	nop			; (mov r8, r8)
    5580:	68bb      	ldr	r3, [r7, #8]
    5582:	689b      	ldr	r3, [r3, #8]
    5584:	2210      	movs	r2, #16
    5586:	4013      	ands	r3, r2
    5588:	d1fa      	bne.n	5580 <tcc_init+0x2fc>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    558a:	687b      	ldr	r3, [r7, #4]
    558c:	681a      	ldr	r2, [r3, #0]
    558e:	68bb      	ldr	r3, [r7, #8]
    5590:	635a      	str	r2, [r3, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    5592:	46c0      	nop			; (mov r8, r8)
    5594:	68bb      	ldr	r3, [r7, #8]
    5596:	689b      	ldr	r3, [r3, #8]
    5598:	4a16      	ldr	r2, [pc, #88]	; (55f4 <tcc_init+0x370>)
    559a:	4013      	ands	r3, r2
    559c:	d1fa      	bne.n	5594 <tcc_init+0x310>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    559e:	687b      	ldr	r3, [r7, #4]
    55a0:	685a      	ldr	r2, [r3, #4]
    55a2:	68bb      	ldr	r3, [r7, #8]
    55a4:	641a      	str	r2, [r3, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    55a6:	2300      	movs	r3, #0
    55a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    55aa:	e03f      	b.n	562c <tcc_init+0x3a8>
    55ac:	00004bed 	.word	0x00004bed
    55b0:	00017528 	.word	0x00017528
    55b4:	00004b69 	.word	0x00004b69
    55b8:	00017534 	.word	0x00017534
    55bc:	00017544 	.word	0x00017544
    55c0:	00004ef9 	.word	0x00004ef9
    55c4:	00004f9d 	.word	0x00004f9d
    55c8:	00004ff9 	.word	0x00004ff9
    55cc:	00005115 	.word	0x00005115
    55d0:	000051ed 	.word	0x000051ed
    55d4:	20000450 	.word	0x20000450
    55d8:	00004b51 	.word	0x00004b51
    55dc:	00017524 	.word	0x00017524
    55e0:	00007b79 	.word	0x00007b79
    55e4:	00007bbd 	.word	0x00007bbd
    55e8:	00004bc5 	.word	0x00004bc5
    55ec:	00007e65 	.word	0x00007e65
    55f0:	00020040 	.word	0x00020040
    55f4:	00040080 	.word	0x00040080
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
		while (hw->SYNCBUSY.reg & (
    55f8:	46c0      	nop			; (mov r8, r8)
    55fa:	68bb      	ldr	r3, [r7, #8]
    55fc:	689b      	ldr	r3, [r3, #8]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    55fe:	4912      	ldr	r1, [pc, #72]	; (5648 <tcc_init+0x3c4>)
    5600:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    5602:	4091      	lsls	r1, r2
    5604:	000a      	movs	r2, r1
		while (hw->SYNCBUSY.reg & (
    5606:	4013      	ands	r3, r2
    5608:	d1f7      	bne.n	55fa <tcc_init+0x376>
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    560a:	687a      	ldr	r2, [r7, #4]
    560c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    560e:	3306      	adds	r3, #6
    5610:	009b      	lsls	r3, r3, #2
    5612:	18d3      	adds	r3, r2, r3
    5614:	3304      	adds	r3, #4
    5616:	681a      	ldr	r2, [r3, #0]
    5618:	68b9      	ldr	r1, [r7, #8]
    561a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    561c:	3310      	adds	r3, #16
    561e:	009b      	lsls	r3, r3, #2
    5620:	18cb      	adds	r3, r1, r3
    5622:	3304      	adds	r3, #4
    5624:	601a      	str	r2, [r3, #0]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    5626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5628:	3301      	adds	r3, #1
    562a:	63fb      	str	r3, [r7, #60]	; 0x3c
    562c:	233b      	movs	r3, #59	; 0x3b
    562e:	18fb      	adds	r3, r7, r3
    5630:	781b      	ldrb	r3, [r3, #0]
    5632:	4a06      	ldr	r2, [pc, #24]	; (564c <tcc_init+0x3c8>)
    5634:	5cd3      	ldrb	r3, [r2, r3]
    5636:	001a      	movs	r2, r3
    5638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    563a:	429a      	cmp	r2, r3
    563c:	dcdc      	bgt.n	55f8 <tcc_init+0x374>
	}

	return STATUS_OK;
    563e:	2300      	movs	r3, #0
}
    5640:	0018      	movs	r0, r3
    5642:	46bd      	mov	sp, r7
    5644:	b011      	add	sp, #68	; 0x44
    5646:	bd90      	pop	{r4, r7, pc}
    5648:	00080100 	.word	0x00080100
    564c:	00017540 	.word	0x00017540

00005650 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
    5650:	b590      	push	{r4, r7, lr}
    5652:	b089      	sub	sp, #36	; 0x24
    5654:	af00      	add	r7, sp, #0
    5656:	60f8      	str	r0, [r7, #12]
    5658:	0008      	movs	r0, r1
    565a:	607a      	str	r2, [r7, #4]
    565c:	0019      	movs	r1, r3
    565e:	230b      	movs	r3, #11
    5660:	18fb      	adds	r3, r7, r3
    5662:	1c02      	adds	r2, r0, #0
    5664:	701a      	strb	r2, [r3, #0]
    5666:	230a      	movs	r3, #10
    5668:	18fb      	adds	r3, r7, r3
    566a:	1c0a      	adds	r2, r1, #0
    566c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    566e:	68fb      	ldr	r3, [r7, #12]
    5670:	681b      	ldr	r3, [r3, #0]
    5672:	61fb      	str	r3, [r7, #28]
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);
    5674:	231b      	movs	r3, #27
    5676:	18fc      	adds	r4, r7, r3
    5678:	69fb      	ldr	r3, [r7, #28]
    567a:	0018      	movs	r0, r3
    567c:	4b28      	ldr	r3, [pc, #160]	; (5720 <_tcc_set_compare_value+0xd0>)
    567e:	4798      	blx	r3
    5680:	0003      	movs	r3, r0
    5682:	7023      	strb	r3, [r4, #0]

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
    5684:	231b      	movs	r3, #27
    5686:	18fb      	adds	r3, r7, r3
    5688:	781b      	ldrb	r3, [r3, #0]
    568a:	4a26      	ldr	r2, [pc, #152]	; (5724 <_tcc_set_compare_value+0xd4>)
    568c:	5cd3      	ldrb	r3, [r2, r3]
    568e:	220b      	movs	r2, #11
    5690:	18ba      	adds	r2, r7, r2
    5692:	7812      	ldrb	r2, [r2, #0]
    5694:	429a      	cmp	r2, r3
    5696:	d301      	bcc.n	569c <_tcc_set_compare_value+0x4c>
		return STATUS_ERR_INVALID_ARG;
    5698:	2317      	movs	r3, #23
    569a:	e03d      	b.n	5718 <_tcc_set_compare_value+0xc8>
	}

	uint32_t max_count = _tcc_maxs[module_index];
    569c:	231b      	movs	r3, #27
    569e:	18fb      	adds	r3, r7, r3
    56a0:	781a      	ldrb	r2, [r3, #0]
    56a2:	4b21      	ldr	r3, [pc, #132]	; (5728 <_tcc_set_compare_value+0xd8>)
    56a4:	0092      	lsls	r2, r2, #2
    56a6:	58d3      	ldr	r3, [r2, r3]
    56a8:	617b      	str	r3, [r7, #20]

	/* Check compare value */
	if (compare > max_count) {
    56aa:	687a      	ldr	r2, [r7, #4]
    56ac:	697b      	ldr	r3, [r7, #20]
    56ae:	429a      	cmp	r2, r3
    56b0:	d901      	bls.n	56b6 <_tcc_set_compare_value+0x66>
		return STATUS_ERR_INVALID_ARG;
    56b2:	2317      	movs	r3, #23
    56b4:	e030      	b.n	5718 <_tcc_set_compare_value+0xc8>
	}

	if (double_buffering_enabled) {
    56b6:	230a      	movs	r3, #10
    56b8:	18fb      	adds	r3, r7, r3
    56ba:	781b      	ldrb	r3, [r3, #0]
    56bc:	2b00      	cmp	r3, #0
    56be:	d014      	beq.n	56ea <_tcc_set_compare_value+0x9a>
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->SYNCBUSY.reg  &
    56c0:	46c0      	nop			; (mov r8, r8)
    56c2:	69fb      	ldr	r3, [r7, #28]
    56c4:	689b      	ldr	r3, [r3, #8]
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    56c6:	220b      	movs	r2, #11
    56c8:	18ba      	adds	r2, r7, r2
    56ca:	7812      	ldrb	r2, [r2, #0]
    56cc:	2180      	movs	r1, #128	; 0x80
    56ce:	0309      	lsls	r1, r1, #12
    56d0:	4091      	lsls	r1, r2
    56d2:	000a      	movs	r2, r1
		while(tcc_module->SYNCBUSY.reg  &
    56d4:	4013      	ands	r3, r2
    56d6:	d1f4      	bne.n	56c2 <_tcc_set_compare_value+0x72>
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
    56d8:	230b      	movs	r3, #11
    56da:	18fb      	adds	r3, r7, r3
    56dc:	781a      	ldrb	r2, [r3, #0]
    56de:	69fb      	ldr	r3, [r7, #28]
    56e0:	321c      	adds	r2, #28
    56e2:	0092      	lsls	r2, r2, #2
    56e4:	6879      	ldr	r1, [r7, #4]
    56e6:	50d1      	str	r1, [r2, r3]
    56e8:	e015      	b.n	5716 <_tcc_set_compare_value+0xc6>
#endif
	} else {
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    56ea:	46c0      	nop			; (mov r8, r8)
    56ec:	69fb      	ldr	r3, [r7, #28]
    56ee:	689b      	ldr	r3, [r3, #8]
    56f0:	220b      	movs	r2, #11
    56f2:	18ba      	adds	r2, r7, r2
    56f4:	7812      	ldrb	r2, [r2, #0]
    56f6:	2180      	movs	r1, #128	; 0x80
    56f8:	0049      	lsls	r1, r1, #1
    56fa:	4091      	lsls	r1, r2
    56fc:	000a      	movs	r2, r1
    56fe:	4013      	ands	r3, r2
    5700:	d1f4      	bne.n	56ec <_tcc_set_compare_value+0x9c>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
    5702:	230b      	movs	r3, #11
    5704:	18fb      	adds	r3, r7, r3
    5706:	781b      	ldrb	r3, [r3, #0]
    5708:	69fa      	ldr	r2, [r7, #28]
    570a:	3310      	adds	r3, #16
    570c:	009b      	lsls	r3, r3, #2
    570e:	18d3      	adds	r3, r2, r3
    5710:	3304      	adds	r3, #4
    5712:	687a      	ldr	r2, [r7, #4]
    5714:	601a      	str	r2, [r3, #0]
	}
	return STATUS_OK;
    5716:	2300      	movs	r3, #0
}
    5718:	0018      	movs	r0, r3
    571a:	46bd      	mov	sp, r7
    571c:	b009      	add	sp, #36	; 0x24
    571e:	bd90      	pop	{r4, r7, pc}
    5720:	00004bed 	.word	0x00004bed
    5724:	00017540 	.word	0x00017540
    5728:	00017534 	.word	0x00017534

0000572c <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    572c:	b590      	push	{r4, r7, lr}
    572e:	b085      	sub	sp, #20
    5730:	af00      	add	r7, sp, #0
    5732:	60f8      	str	r0, [r7, #12]
    5734:	607a      	str	r2, [r7, #4]
    5736:	230b      	movs	r3, #11
    5738:	18fb      	adds	r3, r7, r3
    573a:	1c0a      	adds	r2, r1, #0
    573c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    573e:	68fb      	ldr	r3, [r7, #12]
    5740:	223c      	movs	r2, #60	; 0x3c
    5742:	5c9c      	ldrb	r4, [r3, r2]
    5744:	687a      	ldr	r2, [r7, #4]
    5746:	230b      	movs	r3, #11
    5748:	18fb      	adds	r3, r7, r3
    574a:	7819      	ldrb	r1, [r3, #0]
    574c:	68f8      	ldr	r0, [r7, #12]
    574e:	0023      	movs	r3, r4
    5750:	4c03      	ldr	r4, [pc, #12]	; (5760 <tcc_set_compare_value+0x34>)
    5752:	47a0      	blx	r4
    5754:	0003      	movs	r3, r0
			module_inst->double_buffering_enabled);
}
    5756:	0018      	movs	r0, r3
    5758:	46bd      	mov	sp, r7
    575a:	b005      	add	sp, #20
    575c:	bd90      	pop	{r4, r7, pc}
    575e:	46c0      	nop			; (mov r8, r8)
    5760:	00005651 	.word	0x00005651

00005764 <system_gclk_chan_get_config_defaults>:
{
    5764:	b580      	push	{r7, lr}
    5766:	b082      	sub	sp, #8
    5768:	af00      	add	r7, sp, #0
    576a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    576c:	687b      	ldr	r3, [r7, #4]
    576e:	2200      	movs	r2, #0
    5770:	701a      	strb	r2, [r3, #0]
}
    5772:	46c0      	nop			; (mov r8, r8)
    5774:	46bd      	mov	sp, r7
    5776:	b002      	add	sp, #8
    5778:	bd80      	pop	{r7, pc}
	...

0000577c <system_apb_clock_set_mask>:
{
    577c:	b580      	push	{r7, lr}
    577e:	b082      	sub	sp, #8
    5780:	af00      	add	r7, sp, #0
    5782:	0002      	movs	r2, r0
    5784:	6039      	str	r1, [r7, #0]
    5786:	1dfb      	adds	r3, r7, #7
    5788:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    578a:	1dfb      	adds	r3, r7, #7
    578c:	781b      	ldrb	r3, [r3, #0]
    578e:	2b01      	cmp	r3, #1
    5790:	d00a      	beq.n	57a8 <system_apb_clock_set_mask+0x2c>
    5792:	2b02      	cmp	r3, #2
    5794:	d00f      	beq.n	57b6 <system_apb_clock_set_mask+0x3a>
    5796:	2b00      	cmp	r3, #0
    5798:	d114      	bne.n	57c4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    579a:	4b0e      	ldr	r3, [pc, #56]	; (57d4 <system_apb_clock_set_mask+0x58>)
    579c:	4a0d      	ldr	r2, [pc, #52]	; (57d4 <system_apb_clock_set_mask+0x58>)
    579e:	6991      	ldr	r1, [r2, #24]
    57a0:	683a      	ldr	r2, [r7, #0]
    57a2:	430a      	orrs	r2, r1
    57a4:	619a      	str	r2, [r3, #24]
			break;
    57a6:	e00f      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    57a8:	4b0a      	ldr	r3, [pc, #40]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57aa:	4a0a      	ldr	r2, [pc, #40]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57ac:	69d1      	ldr	r1, [r2, #28]
    57ae:	683a      	ldr	r2, [r7, #0]
    57b0:	430a      	orrs	r2, r1
    57b2:	61da      	str	r2, [r3, #28]
			break;
    57b4:	e008      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    57b6:	4b07      	ldr	r3, [pc, #28]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57b8:	4a06      	ldr	r2, [pc, #24]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57ba:	6a11      	ldr	r1, [r2, #32]
    57bc:	683a      	ldr	r2, [r7, #0]
    57be:	430a      	orrs	r2, r1
    57c0:	621a      	str	r2, [r3, #32]
			break;
    57c2:	e001      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    57c4:	2317      	movs	r3, #23
    57c6:	e000      	b.n	57ca <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    57c8:	2300      	movs	r3, #0
}
    57ca:	0018      	movs	r0, r3
    57cc:	46bd      	mov	sp, r7
    57ce:	b002      	add	sp, #8
    57d0:	bd80      	pop	{r7, pc}
    57d2:	46c0      	nop			; (mov r8, r8)
    57d4:	40000400 	.word	0x40000400

000057d8 <system_pinmux_get_config_defaults>:
{
    57d8:	b580      	push	{r7, lr}
    57da:	b082      	sub	sp, #8
    57dc:	af00      	add	r7, sp, #0
    57de:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    57e0:	687b      	ldr	r3, [r7, #4]
    57e2:	2280      	movs	r2, #128	; 0x80
    57e4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    57e6:	687b      	ldr	r3, [r7, #4]
    57e8:	2200      	movs	r2, #0
    57ea:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    57ec:	687b      	ldr	r3, [r7, #4]
    57ee:	2201      	movs	r2, #1
    57f0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    57f2:	687b      	ldr	r3, [r7, #4]
    57f4:	2200      	movs	r2, #0
    57f6:	70da      	strb	r2, [r3, #3]
}
    57f8:	46c0      	nop			; (mov r8, r8)
    57fa:	46bd      	mov	sp, r7
    57fc:	b002      	add	sp, #8
    57fe:	bd80      	pop	{r7, pc}

00005800 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    5800:	b580      	push	{r7, lr}
    5802:	b084      	sub	sp, #16
    5804:	af00      	add	r7, sp, #0
    5806:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5808:	687b      	ldr	r3, [r7, #4]
    580a:	681b      	ldr	r3, [r3, #0]
    580c:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    580e:	68fb      	ldr	r3, [r7, #12]
    5810:	7bdb      	ldrb	r3, [r3, #15]
    5812:	b2db      	uxtb	r3, r3
    5814:	001a      	movs	r2, r3
    5816:	2380      	movs	r3, #128	; 0x80
    5818:	4013      	ands	r3, r2
    581a:	1e5a      	subs	r2, r3, #1
    581c:	4193      	sbcs	r3, r2
    581e:	b2db      	uxtb	r3, r3
#endif
}
    5820:	0018      	movs	r0, r3
    5822:	46bd      	mov	sp, r7
    5824:	b004      	add	sp, #16
    5826:	bd80      	pop	{r7, pc}

00005828 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    5828:	b590      	push	{r4, r7, lr}
    582a:	b087      	sub	sp, #28
    582c:	af00      	add	r7, sp, #0
    582e:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    5830:	2308      	movs	r3, #8
    5832:	18fb      	adds	r3, r7, r3
    5834:	4a0d      	ldr	r2, [pc, #52]	; (586c <_tc_get_inst_index+0x44>)
    5836:	ca13      	ldmia	r2!, {r0, r1, r4}
    5838:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    583a:	2300      	movs	r3, #0
    583c:	617b      	str	r3, [r7, #20]
    583e:	e00d      	b.n	585c <_tc_get_inst_index+0x34>
		if (hw == tc_modules[i]) {
    5840:	2308      	movs	r3, #8
    5842:	18fb      	adds	r3, r7, r3
    5844:	697a      	ldr	r2, [r7, #20]
    5846:	0092      	lsls	r2, r2, #2
    5848:	58d2      	ldr	r2, [r2, r3]
    584a:	687b      	ldr	r3, [r7, #4]
    584c:	429a      	cmp	r2, r3
    584e:	d102      	bne.n	5856 <_tc_get_inst_index+0x2e>
			return i;
    5850:	697b      	ldr	r3, [r7, #20]
    5852:	b2db      	uxtb	r3, r3
    5854:	e006      	b.n	5864 <_tc_get_inst_index+0x3c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    5856:	697b      	ldr	r3, [r7, #20]
    5858:	3301      	adds	r3, #1
    585a:	617b      	str	r3, [r7, #20]
    585c:	697b      	ldr	r3, [r7, #20]
    585e:	2b02      	cmp	r3, #2
    5860:	d9ee      	bls.n	5840 <_tc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    5862:	2300      	movs	r3, #0
}
    5864:	0018      	movs	r0, r3
    5866:	46bd      	mov	sp, r7
    5868:	b007      	add	sp, #28
    586a:	bd90      	pop	{r4, r7, pc}
    586c:	00017548 	.word	0x00017548

00005870 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    5870:	b590      	push	{r4, r7, lr}
    5872:	b08d      	sub	sp, #52	; 0x34
    5874:	af00      	add	r7, sp, #0
    5876:	60f8      	str	r0, [r7, #12]
    5878:	60b9      	str	r1, [r7, #8]
    587a:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(config);

	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
    587c:	232e      	movs	r3, #46	; 0x2e
    587e:	18fb      	adds	r3, r7, r3
    5880:	2200      	movs	r2, #0
    5882:	801a      	strh	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    5884:	232d      	movs	r3, #45	; 0x2d
    5886:	18fb      	adds	r3, r7, r3
    5888:	2200      	movs	r2, #0
    588a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
    588c:	232c      	movs	r3, #44	; 0x2c
    588e:	18fb      	adds	r3, r7, r3
    5890:	2200      	movs	r2, #0
    5892:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    5894:	2329      	movs	r3, #41	; 0x29
    5896:	18fc      	adds	r4, r7, r3
    5898:	68bb      	ldr	r3, [r7, #8]
    589a:	0018      	movs	r0, r3
    589c:	4bbd      	ldr	r3, [pc, #756]	; (5b94 <tc_init+0x324>)
    589e:	4798      	blx	r3
    58a0:	0003      	movs	r3, r0
    58a2:	7023      	strb	r3, [r4, #0]

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    58a4:	2324      	movs	r3, #36	; 0x24
    58a6:	18fb      	adds	r3, r7, r3
    58a8:	4abb      	ldr	r2, [pc, #748]	; (5b98 <tc_init+0x328>)
    58aa:	8811      	ldrh	r1, [r2, #0]
    58ac:	8019      	strh	r1, [r3, #0]
    58ae:	7892      	ldrb	r2, [r2, #2]
    58b0:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    58b2:	231c      	movs	r3, #28
    58b4:	18fb      	adds	r3, r7, r3
    58b6:	4ab9      	ldr	r2, [pc, #740]	; (5b9c <tc_init+0x32c>)
    58b8:	6811      	ldr	r1, [r2, #0]
    58ba:	6019      	str	r1, [r3, #0]
    58bc:	8892      	ldrh	r2, [r2, #4]
    58be:	809a      	strh	r2, [r3, #4]
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    58c0:	232b      	movs	r3, #43	; 0x2b
    58c2:	18fb      	adds	r3, r7, r3
    58c4:	2200      	movs	r2, #0
    58c6:	701a      	strb	r2, [r3, #0]
    58c8:	e00e      	b.n	58e8 <tc_init+0x78>
		module_inst->callback[i]        = NULL;
    58ca:	232b      	movs	r3, #43	; 0x2b
    58cc:	18fb      	adds	r3, r7, r3
    58ce:	781a      	ldrb	r2, [r3, #0]
    58d0:	68fb      	ldr	r3, [r7, #12]
    58d2:	3202      	adds	r2, #2
    58d4:	0092      	lsls	r2, r2, #2
    58d6:	2100      	movs	r1, #0
    58d8:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    58da:	232b      	movs	r3, #43	; 0x2b
    58dc:	18fb      	adds	r3, r7, r3
    58de:	781a      	ldrb	r2, [r3, #0]
    58e0:	232b      	movs	r3, #43	; 0x2b
    58e2:	18fb      	adds	r3, r7, r3
    58e4:	3201      	adds	r2, #1
    58e6:	701a      	strb	r2, [r3, #0]
    58e8:	232b      	movs	r3, #43	; 0x2b
    58ea:	18fb      	adds	r3, r7, r3
    58ec:	781b      	ldrb	r3, [r3, #0]
    58ee:	2b03      	cmp	r3, #3
    58f0:	d9eb      	bls.n	58ca <tc_init+0x5a>
	}
	module_inst->register_callback_mask     = 0x00;
    58f2:	68fb      	ldr	r3, [r7, #12]
    58f4:	2200      	movs	r2, #0
    58f6:	761a      	strb	r2, [r3, #24]
	module_inst->enable_callback_mask       = 0x00;
    58f8:	68fb      	ldr	r3, [r7, #12]
    58fa:	2200      	movs	r2, #0
    58fc:	765a      	strb	r2, [r3, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    58fe:	2329      	movs	r3, #41	; 0x29
    5900:	18fb      	adds	r3, r7, r3
    5902:	781a      	ldrb	r2, [r3, #0]
    5904:	4ba6      	ldr	r3, [pc, #664]	; (5ba0 <tc_init+0x330>)
    5906:	0092      	lsls	r2, r2, #2
    5908:	68f9      	ldr	r1, [r7, #12]
    590a:	50d1      	str	r1, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    590c:	68fb      	ldr	r3, [r7, #12]
    590e:	68ba      	ldr	r2, [r7, #8]
    5910:	601a      	str	r2, [r3, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5912:	687b      	ldr	r3, [r7, #4]
    5914:	789b      	ldrb	r3, [r3, #2]
    5916:	2b08      	cmp	r3, #8
    5918:	d108      	bne.n	592c <tc_init+0xbc>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
    591a:	2329      	movs	r3, #41	; 0x29
    591c:	18fb      	adds	r3, r7, r3
    591e:	781b      	ldrb	r3, [r3, #0]
    5920:	3303      	adds	r3, #3
    5922:	2201      	movs	r2, #1
    5924:	4013      	ands	r3, r2
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5926:	d001      	beq.n	592c <tc_init+0xbc>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5928:	2317      	movs	r3, #23
    592a:	e1c2      	b.n	5cb2 <tc_init+0x442>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    592c:	687b      	ldr	r3, [r7, #4]
    592e:	789a      	ldrb	r2, [r3, #2]
    5930:	68fb      	ldr	r3, [r7, #12]
    5932:	711a      	strb	r2, [r3, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    5934:	68bb      	ldr	r3, [r7, #8]
    5936:	881b      	ldrh	r3, [r3, #0]
    5938:	b29b      	uxth	r3, r3
    593a:	001a      	movs	r2, r3
    593c:	2301      	movs	r3, #1
    593e:	4013      	ands	r3, r2
    5940:	d001      	beq.n	5946 <tc_init+0xd6>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    5942:	2305      	movs	r3, #5
    5944:	e1b5      	b.n	5cb2 <tc_init+0x442>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    5946:	68bb      	ldr	r3, [r7, #8]
    5948:	7bdb      	ldrb	r3, [r3, #15]
    594a:	b2db      	uxtb	r3, r3
    594c:	001a      	movs	r2, r3
    594e:	2310      	movs	r3, #16
    5950:	4013      	ands	r3, r2
    5952:	d001      	beq.n	5958 <tc_init+0xe8>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    5954:	231c      	movs	r3, #28
    5956:	e1ac      	b.n	5cb2 <tc_init+0x442>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    5958:	68bb      	ldr	r3, [r7, #8]
    595a:	881b      	ldrh	r3, [r3, #0]
    595c:	b29b      	uxth	r3, r3
    595e:	001a      	movs	r2, r3
    5960:	2302      	movs	r3, #2
    5962:	4013      	ands	r3, r2
    5964:	d001      	beq.n	596a <tc_init+0xfa>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    5966:	231c      	movs	r3, #28
    5968:	e1a3      	b.n	5cb2 <tc_init+0x442>
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    596a:	687b      	ldr	r3, [r7, #4]
    596c:	7c1b      	ldrb	r3, [r3, #16]
    596e:	2b00      	cmp	r3, #0
    5970:	d017      	beq.n	59a2 <tc_init+0x132>
		system_pinmux_get_config_defaults(&pin_config);
    5972:	2318      	movs	r3, #24
    5974:	18fb      	adds	r3, r7, r3
    5976:	0018      	movs	r0, r3
    5978:	4b8a      	ldr	r3, [pc, #552]	; (5ba4 <tc_init+0x334>)
    597a:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    597c:	687b      	ldr	r3, [r7, #4]
    597e:	699b      	ldr	r3, [r3, #24]
    5980:	b2da      	uxtb	r2, r3
    5982:	2318      	movs	r3, #24
    5984:	18fb      	adds	r3, r7, r3
    5986:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5988:	2318      	movs	r3, #24
    598a:	18fb      	adds	r3, r7, r3
    598c:	2201      	movs	r2, #1
    598e:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[0].pin_out, &pin_config);
    5990:	687b      	ldr	r3, [r7, #4]
    5992:	695b      	ldr	r3, [r3, #20]
		system_pinmux_pin_set_config(
    5994:	b2db      	uxtb	r3, r3
    5996:	2218      	movs	r2, #24
    5998:	18ba      	adds	r2, r7, r2
    599a:	0011      	movs	r1, r2
    599c:	0018      	movs	r0, r3
    599e:	4b82      	ldr	r3, [pc, #520]	; (5ba8 <tc_init+0x338>)
    59a0:	4798      	blx	r3
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    59a2:	687b      	ldr	r3, [r7, #4]
    59a4:	7f1b      	ldrb	r3, [r3, #28]
    59a6:	2b00      	cmp	r3, #0
    59a8:	d017      	beq.n	59da <tc_init+0x16a>
		system_pinmux_get_config_defaults(&pin_config);
    59aa:	2318      	movs	r3, #24
    59ac:	18fb      	adds	r3, r7, r3
    59ae:	0018      	movs	r0, r3
    59b0:	4b7c      	ldr	r3, [pc, #496]	; (5ba4 <tc_init+0x334>)
    59b2:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    59b4:	687b      	ldr	r3, [r7, #4]
    59b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    59b8:	b2da      	uxtb	r2, r3
    59ba:	2318      	movs	r3, #24
    59bc:	18fb      	adds	r3, r7, r3
    59be:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    59c0:	2318      	movs	r3, #24
    59c2:	18fb      	adds	r3, r7, r3
    59c4:	2201      	movs	r2, #1
    59c6:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
    59c8:	687b      	ldr	r3, [r7, #4]
    59ca:	6a1b      	ldr	r3, [r3, #32]
		system_pinmux_pin_set_config(
    59cc:	b2db      	uxtb	r3, r3
    59ce:	2218      	movs	r2, #24
    59d0:	18ba      	adds	r2, r7, r2
    59d2:	0011      	movs	r1, r2
    59d4:	0018      	movs	r0, r3
    59d6:	4b74      	ldr	r3, [pc, #464]	; (5ba8 <tc_init+0x338>)
    59d8:	4798      	blx	r3
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    59da:	2329      	movs	r3, #41	; 0x29
    59dc:	18fb      	adds	r3, r7, r3
    59de:	781a      	ldrb	r2, [r3, #0]
    59e0:	231c      	movs	r3, #28
    59e2:	18fb      	adds	r3, r7, r3
    59e4:	0052      	lsls	r2, r2, #1
    59e6:	5ad3      	ldrh	r3, [r2, r3]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    59e8:	0019      	movs	r1, r3
    59ea:	2002      	movs	r0, #2
    59ec:	4b6f      	ldr	r3, [pc, #444]	; (5bac <tc_init+0x33c>)
    59ee:	4798      	blx	r3

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    59f0:	687b      	ldr	r3, [r7, #4]
    59f2:	789b      	ldrb	r3, [r3, #2]
    59f4:	2b08      	cmp	r3, #8
    59f6:	d10b      	bne.n	5a10 <tc_init+0x1a0>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    59f8:	2329      	movs	r3, #41	; 0x29
    59fa:	18fb      	adds	r3, r7, r3
    59fc:	781b      	ldrb	r3, [r3, #0]
    59fe:	1c5a      	adds	r2, r3, #1
    5a00:	231c      	movs	r3, #28
    5a02:	18fb      	adds	r3, r7, r3
    5a04:	0052      	lsls	r2, r2, #1
    5a06:	5ad3      	ldrh	r3, [r2, r3]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    5a08:	0019      	movs	r1, r3
    5a0a:	2002      	movs	r0, #2
    5a0c:	4b67      	ldr	r3, [pc, #412]	; (5bac <tc_init+0x33c>)
    5a0e:	4798      	blx	r3
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    5a10:	2314      	movs	r3, #20
    5a12:	18fb      	adds	r3, r7, r3
    5a14:	0018      	movs	r0, r3
    5a16:	4b66      	ldr	r3, [pc, #408]	; (5bb0 <tc_init+0x340>)
    5a18:	4798      	blx	r3
	gclk_chan_config.source_generator = config->clock_source;
    5a1a:	687b      	ldr	r3, [r7, #4]
    5a1c:	781a      	ldrb	r2, [r3, #0]
    5a1e:	2314      	movs	r3, #20
    5a20:	18fb      	adds	r3, r7, r3
    5a22:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    5a24:	2329      	movs	r3, #41	; 0x29
    5a26:	18fb      	adds	r3, r7, r3
    5a28:	781b      	ldrb	r3, [r3, #0]
    5a2a:	2224      	movs	r2, #36	; 0x24
    5a2c:	18ba      	adds	r2, r7, r2
    5a2e:	5cd3      	ldrb	r3, [r2, r3]
    5a30:	2214      	movs	r2, #20
    5a32:	18ba      	adds	r2, r7, r2
    5a34:	0011      	movs	r1, r2
    5a36:	0018      	movs	r0, r3
    5a38:	4b5e      	ldr	r3, [pc, #376]	; (5bb4 <tc_init+0x344>)
    5a3a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    5a3c:	2329      	movs	r3, #41	; 0x29
    5a3e:	18fb      	adds	r3, r7, r3
    5a40:	781b      	ldrb	r3, [r3, #0]
    5a42:	2224      	movs	r2, #36	; 0x24
    5a44:	18ba      	adds	r2, r7, r2
    5a46:	5cd3      	ldrb	r3, [r2, r3]
    5a48:	0018      	movs	r0, r3
    5a4a:	4b5b      	ldr	r3, [pc, #364]	; (5bb8 <tc_init+0x348>)
    5a4c:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
			(uint32_t)config->counter_size |
    5a4e:	687b      	ldr	r3, [r7, #4]
    5a50:	789a      	ldrb	r2, [r3, #2]
			(uint32_t)config->wave_generation |
    5a52:	687b      	ldr	r3, [r7, #4]
    5a54:	799b      	ldrb	r3, [r3, #6]
    5a56:	4313      	orrs	r3, r2
    5a58:	b2db      	uxtb	r3, r3
    5a5a:	b29a      	uxth	r2, r3
			(uint32_t)config->reload_action |
    5a5c:	687b      	ldr	r3, [r7, #4]
    5a5e:	891b      	ldrh	r3, [r3, #8]
			(uint32_t)config->wave_generation |
    5a60:	4313      	orrs	r3, r2
    5a62:	b299      	uxth	r1, r3
			(uint32_t)config->clock_prescaler;
    5a64:	687b      	ldr	r3, [r7, #4]
    5a66:	889a      	ldrh	r2, [r3, #4]
	ctrla_tmp =
    5a68:	232e      	movs	r3, #46	; 0x2e
    5a6a:	18fb      	adds	r3, r7, r3
    5a6c:	430a      	orrs	r2, r1
    5a6e:	801a      	strh	r2, [r3, #0]

	if (config->run_in_standby) {
    5a70:	687b      	ldr	r3, [r7, #4]
    5a72:	785b      	ldrb	r3, [r3, #1]
    5a74:	2b00      	cmp	r3, #0
    5a76:	d008      	beq.n	5a8a <tc_init+0x21a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    5a78:	232e      	movs	r3, #46	; 0x2e
    5a7a:	18fb      	adds	r3, r7, r3
    5a7c:	222e      	movs	r2, #46	; 0x2e
    5a7e:	18ba      	adds	r2, r7, r2
    5a80:	8812      	ldrh	r2, [r2, #0]
    5a82:	2180      	movs	r1, #128	; 0x80
    5a84:	0109      	lsls	r1, r1, #4
    5a86:	430a      	orrs	r2, r1
    5a88:	801a      	strh	r2, [r3, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5a8a:	46c0      	nop			; (mov r8, r8)
    5a8c:	68fb      	ldr	r3, [r7, #12]
    5a8e:	0018      	movs	r0, r3
    5a90:	4b4a      	ldr	r3, [pc, #296]	; (5bbc <tc_init+0x34c>)
    5a92:	4798      	blx	r3
    5a94:	1e03      	subs	r3, r0, #0
    5a96:	d1f9      	bne.n	5a8c <tc_init+0x21c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    5a98:	68bb      	ldr	r3, [r7, #8]
    5a9a:	222e      	movs	r2, #46	; 0x2e
    5a9c:	18ba      	adds	r2, r7, r2
    5a9e:	8812      	ldrh	r2, [r2, #0]
    5aa0:	801a      	strh	r2, [r3, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    5aa2:	687b      	ldr	r3, [r7, #4]
    5aa4:	7b5b      	ldrb	r3, [r3, #13]
    5aa6:	2b00      	cmp	r3, #0
    5aa8:	d003      	beq.n	5ab2 <tc_init+0x242>
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    5aaa:	232d      	movs	r3, #45	; 0x2d
    5aac:	18fb      	adds	r3, r7, r3
    5aae:	2204      	movs	r2, #4
    5ab0:	701a      	strb	r2, [r3, #0]
	}

	if (config->count_direction) {
    5ab2:	687b      	ldr	r3, [r7, #4]
    5ab4:	7b9b      	ldrb	r3, [r3, #14]
    5ab6:	2b00      	cmp	r3, #0
    5ab8:	d007      	beq.n	5aca <tc_init+0x25a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    5aba:	232d      	movs	r3, #45	; 0x2d
    5abc:	18fb      	adds	r3, r7, r3
    5abe:	222d      	movs	r2, #45	; 0x2d
    5ac0:	18ba      	adds	r2, r7, r2
    5ac2:	7812      	ldrb	r2, [r2, #0]
    5ac4:	2101      	movs	r1, #1
    5ac6:	430a      	orrs	r2, r1
    5ac8:	701a      	strb	r2, [r3, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    5aca:	46c0      	nop			; (mov r8, r8)
    5acc:	68fb      	ldr	r3, [r7, #12]
    5ace:	0018      	movs	r0, r3
    5ad0:	4b3a      	ldr	r3, [pc, #232]	; (5bbc <tc_init+0x34c>)
    5ad2:	4798      	blx	r3
    5ad4:	1e03      	subs	r3, r0, #0
    5ad6:	d1f9      	bne.n	5acc <tc_init+0x25c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    5ad8:	68bb      	ldr	r3, [r7, #8]
    5ada:	22ff      	movs	r2, #255	; 0xff
    5adc:	711a      	strb	r2, [r3, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    5ade:	232d      	movs	r3, #45	; 0x2d
    5ae0:	18fb      	adds	r3, r7, r3
    5ae2:	781b      	ldrb	r3, [r3, #0]
    5ae4:	2b00      	cmp	r3, #0
    5ae6:	d00b      	beq.n	5b00 <tc_init+0x290>
		while (tc_is_syncing(module_inst)) {
    5ae8:	46c0      	nop			; (mov r8, r8)
    5aea:	68fb      	ldr	r3, [r7, #12]
    5aec:	0018      	movs	r0, r3
    5aee:	4b33      	ldr	r3, [pc, #204]	; (5bbc <tc_init+0x34c>)
    5af0:	4798      	blx	r3
    5af2:	1e03      	subs	r3, r0, #0
    5af4:	d1f9      	bne.n	5aea <tc_init+0x27a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    5af6:	68bb      	ldr	r3, [r7, #8]
    5af8:	222d      	movs	r2, #45	; 0x2d
    5afa:	18ba      	adds	r2, r7, r2
    5afc:	7812      	ldrb	r2, [r2, #0]
    5afe:	715a      	strb	r2, [r3, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    5b00:	232c      	movs	r3, #44	; 0x2c
    5b02:	18fb      	adds	r3, r7, r3
    5b04:	687a      	ldr	r2, [r7, #4]
    5b06:	7a92      	ldrb	r2, [r2, #10]
    5b08:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    5b0a:	232a      	movs	r3, #42	; 0x2a
    5b0c:	18fb      	adds	r3, r7, r3
    5b0e:	2200      	movs	r2, #0
    5b10:	701a      	strb	r2, [r3, #0]
    5b12:	e01c      	b.n	5b4e <tc_init+0x2de>
		if (config->enable_capture_on_channel[i] == true) {
    5b14:	232a      	movs	r3, #42	; 0x2a
    5b16:	18fb      	adds	r3, r7, r3
    5b18:	781b      	ldrb	r3, [r3, #0]
    5b1a:	687a      	ldr	r2, [r7, #4]
    5b1c:	18d3      	adds	r3, r2, r3
    5b1e:	7adb      	ldrb	r3, [r3, #11]
    5b20:	2b00      	cmp	r3, #0
    5b22:	d00d      	beq.n	5b40 <tc_init+0x2d0>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5b24:	232a      	movs	r3, #42	; 0x2a
    5b26:	18fb      	adds	r3, r7, r3
    5b28:	781b      	ldrb	r3, [r3, #0]
    5b2a:	2210      	movs	r2, #16
    5b2c:	409a      	lsls	r2, r3
    5b2e:	0013      	movs	r3, r2
    5b30:	b2d9      	uxtb	r1, r3
    5b32:	232c      	movs	r3, #44	; 0x2c
    5b34:	18fb      	adds	r3, r7, r3
    5b36:	222c      	movs	r2, #44	; 0x2c
    5b38:	18ba      	adds	r2, r7, r2
    5b3a:	7812      	ldrb	r2, [r2, #0]
    5b3c:	430a      	orrs	r2, r1
    5b3e:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    5b40:	232a      	movs	r3, #42	; 0x2a
    5b42:	18fb      	adds	r3, r7, r3
    5b44:	781a      	ldrb	r2, [r3, #0]
    5b46:	232a      	movs	r3, #42	; 0x2a
    5b48:	18fb      	adds	r3, r7, r3
    5b4a:	3201      	adds	r2, #1
    5b4c:	701a      	strb	r2, [r3, #0]
    5b4e:	232a      	movs	r3, #42	; 0x2a
    5b50:	18fb      	adds	r3, r7, r3
    5b52:	781b      	ldrb	r3, [r3, #0]
    5b54:	2b01      	cmp	r3, #1
    5b56:	d9dd      	bls.n	5b14 <tc_init+0x2a4>
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5b58:	46c0      	nop			; (mov r8, r8)
    5b5a:	68fb      	ldr	r3, [r7, #12]
    5b5c:	0018      	movs	r0, r3
    5b5e:	4b17      	ldr	r3, [pc, #92]	; (5bbc <tc_init+0x34c>)
    5b60:	4798      	blx	r3
    5b62:	1e03      	subs	r3, r0, #0
    5b64:	d1f9      	bne.n	5b5a <tc_init+0x2ea>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    5b66:	68bb      	ldr	r3, [r7, #8]
    5b68:	222c      	movs	r2, #44	; 0x2c
    5b6a:	18ba      	adds	r2, r7, r2
    5b6c:	7812      	ldrb	r2, [r2, #0]
    5b6e:	719a      	strb	r2, [r3, #6]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5b70:	46c0      	nop			; (mov r8, r8)
    5b72:	68fb      	ldr	r3, [r7, #12]
    5b74:	0018      	movs	r0, r3
    5b76:	4b11      	ldr	r3, [pc, #68]	; (5bbc <tc_init+0x34c>)
    5b78:	4798      	blx	r3
    5b7a:	1e03      	subs	r3, r0, #0
    5b7c:	d1f9      	bne.n	5b72 <tc_init+0x302>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    5b7e:	68fb      	ldr	r3, [r7, #12]
    5b80:	791b      	ldrb	r3, [r3, #4]
    5b82:	2b04      	cmp	r3, #4
    5b84:	d01c      	beq.n	5bc0 <tc_init+0x350>
    5b86:	2b08      	cmp	r3, #8
    5b88:	d100      	bne.n	5b8c <tc_init+0x31c>
    5b8a:	e06e      	b.n	5c6a <tc_init+0x3fa>
    5b8c:	2b00      	cmp	r3, #0
    5b8e:	d049      	beq.n	5c24 <tc_init+0x3b4>
    5b90:	e08e      	b.n	5cb0 <tc_init+0x440>
    5b92:	46c0      	nop			; (mov r8, r8)
    5b94:	00005829 	.word	0x00005829
    5b98:	00017554 	.word	0x00017554
    5b9c:	00017558 	.word	0x00017558
    5ba0:	2000045c 	.word	0x2000045c
    5ba4:	000057d9 	.word	0x000057d9
    5ba8:	00007e65 	.word	0x00007e65
    5bac:	0000577d 	.word	0x0000577d
    5bb0:	00005765 	.word	0x00005765
    5bb4:	00007b79 	.word	0x00007b79
    5bb8:	00007bbd 	.word	0x00007bbd
    5bbc:	00005801 	.word	0x00005801
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    5bc0:	46c0      	nop			; (mov r8, r8)
    5bc2:	68fb      	ldr	r3, [r7, #12]
    5bc4:	0018      	movs	r0, r3
    5bc6:	4b3d      	ldr	r3, [pc, #244]	; (5cbc <tc_init+0x44c>)
    5bc8:	4798      	blx	r3
    5bca:	1e03      	subs	r3, r0, #0
    5bcc:	d1f9      	bne.n	5bc2 <tc_init+0x352>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    5bce:	687b      	ldr	r3, [r7, #4]
    5bd0:	2228      	movs	r2, #40	; 0x28
    5bd2:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.COUNT.reg =
    5bd4:	68bb      	ldr	r3, [r7, #8]
    5bd6:	741a      	strb	r2, [r3, #16]


			while (tc_is_syncing(module_inst)) {
    5bd8:	46c0      	nop			; (mov r8, r8)
    5bda:	68fb      	ldr	r3, [r7, #12]
    5bdc:	0018      	movs	r0, r3
    5bde:	4b37      	ldr	r3, [pc, #220]	; (5cbc <tc_init+0x44c>)
    5be0:	4798      	blx	r3
    5be2:	1e03      	subs	r3, r0, #0
    5be4:	d1f9      	bne.n	5bda <tc_init+0x36a>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    5be6:	687b      	ldr	r3, [r7, #4]
    5be8:	2229      	movs	r2, #41	; 0x29
    5bea:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.PER.reg =
    5bec:	68bb      	ldr	r3, [r7, #8]
    5bee:	751a      	strb	r2, [r3, #20]

			while (tc_is_syncing(module_inst)) {
    5bf0:	46c0      	nop			; (mov r8, r8)
    5bf2:	68fb      	ldr	r3, [r7, #12]
    5bf4:	0018      	movs	r0, r3
    5bf6:	4b31      	ldr	r3, [pc, #196]	; (5cbc <tc_init+0x44c>)
    5bf8:	4798      	blx	r3
    5bfa:	1e03      	subs	r3, r0, #0
    5bfc:	d1f9      	bne.n	5bf2 <tc_init+0x382>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    5bfe:	687b      	ldr	r3, [r7, #4]
    5c00:	222a      	movs	r2, #42	; 0x2a
    5c02:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.CC[0].reg =
    5c04:	68bb      	ldr	r3, [r7, #8]
    5c06:	761a      	strb	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c08:	46c0      	nop			; (mov r8, r8)
    5c0a:	68fb      	ldr	r3, [r7, #12]
    5c0c:	0018      	movs	r0, r3
    5c0e:	4b2b      	ldr	r3, [pc, #172]	; (5cbc <tc_init+0x44c>)
    5c10:	4798      	blx	r3
    5c12:	1e03      	subs	r3, r0, #0
    5c14:	d1f9      	bne.n	5c0a <tc_init+0x39a>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    5c16:	687b      	ldr	r3, [r7, #4]
    5c18:	222b      	movs	r2, #43	; 0x2b
    5c1a:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.CC[1].reg =
    5c1c:	68bb      	ldr	r3, [r7, #8]
    5c1e:	765a      	strb	r2, [r3, #25]

			return STATUS_OK;
    5c20:	2300      	movs	r3, #0
    5c22:	e046      	b.n	5cb2 <tc_init+0x442>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    5c24:	46c0      	nop			; (mov r8, r8)
    5c26:	68fb      	ldr	r3, [r7, #12]
    5c28:	0018      	movs	r0, r3
    5c2a:	4b24      	ldr	r3, [pc, #144]	; (5cbc <tc_init+0x44c>)
    5c2c:	4798      	blx	r3
    5c2e:	1e03      	subs	r3, r0, #0
    5c30:	d1f9      	bne.n	5c26 <tc_init+0x3b6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    5c32:	687b      	ldr	r3, [r7, #4]
    5c34:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    5c36:	68bb      	ldr	r3, [r7, #8]
    5c38:	821a      	strh	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    5c3a:	46c0      	nop			; (mov r8, r8)
    5c3c:	68fb      	ldr	r3, [r7, #12]
    5c3e:	0018      	movs	r0, r3
    5c40:	4b1e      	ldr	r3, [pc, #120]	; (5cbc <tc_init+0x44c>)
    5c42:	4798      	blx	r3
    5c44:	1e03      	subs	r3, r0, #0
    5c46:	d1f9      	bne.n	5c3c <tc_init+0x3cc>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    5c48:	687b      	ldr	r3, [r7, #4]
    5c4a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    5c4c:	68bb      	ldr	r3, [r7, #8]
    5c4e:	831a      	strh	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c50:	46c0      	nop			; (mov r8, r8)
    5c52:	68fb      	ldr	r3, [r7, #12]
    5c54:	0018      	movs	r0, r3
    5c56:	4b19      	ldr	r3, [pc, #100]	; (5cbc <tc_init+0x44c>)
    5c58:	4798      	blx	r3
    5c5a:	1e03      	subs	r3, r0, #0
    5c5c:	d1f9      	bne.n	5c52 <tc_init+0x3e2>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    5c5e:	687b      	ldr	r3, [r7, #4]
    5c60:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    5c62:	68bb      	ldr	r3, [r7, #8]
    5c64:	835a      	strh	r2, [r3, #26]

			return STATUS_OK;
    5c66:	2300      	movs	r3, #0
    5c68:	e023      	b.n	5cb2 <tc_init+0x442>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    5c6a:	46c0      	nop			; (mov r8, r8)
    5c6c:	68fb      	ldr	r3, [r7, #12]
    5c6e:	0018      	movs	r0, r3
    5c70:	4b12      	ldr	r3, [pc, #72]	; (5cbc <tc_init+0x44c>)
    5c72:	4798      	blx	r3
    5c74:	1e03      	subs	r3, r0, #0
    5c76:	d1f9      	bne.n	5c6c <tc_init+0x3fc>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    5c78:	687b      	ldr	r3, [r7, #4]
    5c7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5c7c:	68bb      	ldr	r3, [r7, #8]
    5c7e:	611a      	str	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    5c80:	46c0      	nop			; (mov r8, r8)
    5c82:	68fb      	ldr	r3, [r7, #12]
    5c84:	0018      	movs	r0, r3
    5c86:	4b0d      	ldr	r3, [pc, #52]	; (5cbc <tc_init+0x44c>)
    5c88:	4798      	blx	r3
    5c8a:	1e03      	subs	r3, r0, #0
    5c8c:	d1f9      	bne.n	5c82 <tc_init+0x412>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
					config->counter_32_bit.compare_capture_channel[0];
    5c8e:	687b      	ldr	r3, [r7, #4]
    5c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			hw->COUNT32.CC[0].reg =
    5c92:	68bb      	ldr	r3, [r7, #8]
    5c94:	619a      	str	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c96:	46c0      	nop			; (mov r8, r8)
    5c98:	68fb      	ldr	r3, [r7, #12]
    5c9a:	0018      	movs	r0, r3
    5c9c:	4b07      	ldr	r3, [pc, #28]	; (5cbc <tc_init+0x44c>)
    5c9e:	4798      	blx	r3
    5ca0:	1e03      	subs	r3, r0, #0
    5ca2:	d1f9      	bne.n	5c98 <tc_init+0x428>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    5ca4:	687b      	ldr	r3, [r7, #4]
    5ca6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5ca8:	68bb      	ldr	r3, [r7, #8]
    5caa:	61da      	str	r2, [r3, #28]

			return STATUS_OK;
    5cac:	2300      	movs	r3, #0
    5cae:	e000      	b.n	5cb2 <tc_init+0x442>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    5cb0:	2317      	movs	r3, #23
}
    5cb2:	0018      	movs	r0, r3
    5cb4:	46bd      	mov	sp, r7
    5cb6:	b00d      	add	sp, #52	; 0x34
    5cb8:	bd90      	pop	{r4, r7, pc}
    5cba:	46c0      	nop			; (mov r8, r8)
    5cbc:	00005801 	.word	0x00005801

00005cc0 <tc_get_count_value>:
 *
 * \return Count value of the specified TC module.
 */
uint32_t tc_get_count_value(
		const struct tc_module *const module_inst)
{
    5cc0:	b580      	push	{r7, lr}
    5cc2:	b084      	sub	sp, #16
    5cc4:	af00      	add	r7, sp, #0
    5cc6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5cc8:	687b      	ldr	r3, [r7, #4]
    5cca:	681b      	ldr	r3, [r3, #0]
    5ccc:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    5cce:	46c0      	nop			; (mov r8, r8)
    5cd0:	687b      	ldr	r3, [r7, #4]
    5cd2:	0018      	movs	r0, r3
    5cd4:	4b0e      	ldr	r3, [pc, #56]	; (5d10 <tc_get_count_value+0x50>)
    5cd6:	4798      	blx	r3
    5cd8:	1e03      	subs	r3, r0, #0
    5cda:	d1f9      	bne.n	5cd0 <tc_get_count_value+0x10>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5cdc:	687b      	ldr	r3, [r7, #4]
    5cde:	791b      	ldrb	r3, [r3, #4]
    5ce0:	2b04      	cmp	r3, #4
    5ce2:	d004      	beq.n	5cee <tc_get_count_value+0x2e>
    5ce4:	2b08      	cmp	r3, #8
    5ce6:	d00a      	beq.n	5cfe <tc_get_count_value+0x3e>
    5ce8:	2b00      	cmp	r3, #0
    5cea:	d004      	beq.n	5cf6 <tc_get_count_value+0x36>
    5cec:	e00a      	b.n	5d04 <tc_get_count_value+0x44>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5cee:	68fb      	ldr	r3, [r7, #12]
    5cf0:	7c1b      	ldrb	r3, [r3, #16]
    5cf2:	b2db      	uxtb	r3, r3
    5cf4:	e007      	b.n	5d06 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    5cf6:	68fb      	ldr	r3, [r7, #12]
    5cf8:	8a1b      	ldrh	r3, [r3, #16]
    5cfa:	b29b      	uxth	r3, r3
    5cfc:	e003      	b.n	5d06 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    5cfe:	68fb      	ldr	r3, [r7, #12]
    5d00:	691b      	ldr	r3, [r3, #16]
    5d02:	e000      	b.n	5d06 <tc_get_count_value+0x46>
	}

	Assert(false);
	return 0;
    5d04:	2300      	movs	r3, #0
}
    5d06:	0018      	movs	r0, r3
    5d08:	46bd      	mov	sp, r7
    5d0a:	b004      	add	sp, #16
    5d0c:	bd80      	pop	{r7, pc}
    5d0e:	46c0      	nop			; (mov r8, r8)
    5d10:	00005801 	.word	0x00005801

00005d14 <system_gclk_chan_get_config_defaults>:
{
    5d14:	b580      	push	{r7, lr}
    5d16:	b082      	sub	sp, #8
    5d18:	af00      	add	r7, sp, #0
    5d1a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    5d1c:	687b      	ldr	r3, [r7, #4]
    5d1e:	2200      	movs	r2, #0
    5d20:	701a      	strb	r2, [r3, #0]
}
    5d22:	46c0      	nop			; (mov r8, r8)
    5d24:	46bd      	mov	sp, r7
    5d26:	b002      	add	sp, #8
    5d28:	bd80      	pop	{r7, pc}
	...

00005d2c <system_apb_clock_set_mask>:
{
    5d2c:	b580      	push	{r7, lr}
    5d2e:	b082      	sub	sp, #8
    5d30:	af00      	add	r7, sp, #0
    5d32:	0002      	movs	r2, r0
    5d34:	6039      	str	r1, [r7, #0]
    5d36:	1dfb      	adds	r3, r7, #7
    5d38:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    5d3a:	1dfb      	adds	r3, r7, #7
    5d3c:	781b      	ldrb	r3, [r3, #0]
    5d3e:	2b01      	cmp	r3, #1
    5d40:	d00a      	beq.n	5d58 <system_apb_clock_set_mask+0x2c>
    5d42:	2b02      	cmp	r3, #2
    5d44:	d00f      	beq.n	5d66 <system_apb_clock_set_mask+0x3a>
    5d46:	2b00      	cmp	r3, #0
    5d48:	d114      	bne.n	5d74 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    5d4a:	4b0e      	ldr	r3, [pc, #56]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d4c:	4a0d      	ldr	r2, [pc, #52]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d4e:	6991      	ldr	r1, [r2, #24]
    5d50:	683a      	ldr	r2, [r7, #0]
    5d52:	430a      	orrs	r2, r1
    5d54:	619a      	str	r2, [r3, #24]
			break;
    5d56:	e00f      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    5d58:	4b0a      	ldr	r3, [pc, #40]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d5a:	4a0a      	ldr	r2, [pc, #40]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d5c:	69d1      	ldr	r1, [r2, #28]
    5d5e:	683a      	ldr	r2, [r7, #0]
    5d60:	430a      	orrs	r2, r1
    5d62:	61da      	str	r2, [r3, #28]
			break;
    5d64:	e008      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    5d66:	4b07      	ldr	r3, [pc, #28]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d68:	4a06      	ldr	r2, [pc, #24]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d6a:	6a11      	ldr	r1, [r2, #32]
    5d6c:	683a      	ldr	r2, [r7, #0]
    5d6e:	430a      	orrs	r2, r1
    5d70:	621a      	str	r2, [r3, #32]
			break;
    5d72:	e001      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    5d74:	2317      	movs	r3, #23
    5d76:	e000      	b.n	5d7a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    5d78:	2300      	movs	r3, #0
}
    5d7a:	0018      	movs	r0, r3
    5d7c:	46bd      	mov	sp, r7
    5d7e:	b002      	add	sp, #8
    5d80:	bd80      	pop	{r7, pc}
    5d82:	46c0      	nop			; (mov r8, r8)
    5d84:	40000400 	.word	0x40000400

00005d88 <system_pinmux_get_config_defaults>:
{
    5d88:	b580      	push	{r7, lr}
    5d8a:	b082      	sub	sp, #8
    5d8c:	af00      	add	r7, sp, #0
    5d8e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5d90:	687b      	ldr	r3, [r7, #4]
    5d92:	2280      	movs	r2, #128	; 0x80
    5d94:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5d96:	687b      	ldr	r3, [r7, #4]
    5d98:	2200      	movs	r2, #0
    5d9a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5d9c:	687b      	ldr	r3, [r7, #4]
    5d9e:	2201      	movs	r2, #1
    5da0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    5da2:	687b      	ldr	r3, [r7, #4]
    5da4:	2200      	movs	r2, #0
    5da6:	70da      	strb	r2, [r3, #3]
}
    5da8:	46c0      	nop			; (mov r8, r8)
    5daa:	46bd      	mov	sp, r7
    5dac:	b002      	add	sp, #8
    5dae:	bd80      	pop	{r7, pc}

00005db0 <system_is_debugger_present>:
{
    5db0:	b580      	push	{r7, lr}
    5db2:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    5db4:	4b05      	ldr	r3, [pc, #20]	; (5dcc <system_is_debugger_present+0x1c>)
    5db6:	789b      	ldrb	r3, [r3, #2]
    5db8:	b2db      	uxtb	r3, r3
    5dba:	001a      	movs	r2, r3
    5dbc:	2302      	movs	r3, #2
    5dbe:	4013      	ands	r3, r2
    5dc0:	1e5a      	subs	r2, r3, #1
    5dc2:	4193      	sbcs	r3, r2
    5dc4:	b2db      	uxtb	r3, r3
}
    5dc6:	0018      	movs	r0, r3
    5dc8:	46bd      	mov	sp, r7
    5dca:	bd80      	pop	{r7, pc}
    5dcc:	41002000 	.word	0x41002000

00005dd0 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    5dd0:	b580      	push	{r7, lr}
    5dd2:	b084      	sub	sp, #16
    5dd4:	af00      	add	r7, sp, #0
    5dd6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    5dd8:	687b      	ldr	r3, [r7, #4]
    5dda:	681b      	ldr	r3, [r3, #0]
    5ddc:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5dde:	68fb      	ldr	r3, [r7, #12]
    5de0:	69db      	ldr	r3, [r3, #28]
    5de2:	1e5a      	subs	r2, r3, #1
    5de4:	4193      	sbcs	r3, r2
    5de6:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    5de8:	0018      	movs	r0, r3
    5dea:	46bd      	mov	sp, r7
    5dec:	b004      	add	sp, #16
    5dee:	bd80      	pop	{r7, pc}

00005df0 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    5df0:	b580      	push	{r7, lr}
    5df2:	b082      	sub	sp, #8
    5df4:	af00      	add	r7, sp, #0
    5df6:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5df8:	46c0      	nop			; (mov r8, r8)
    5dfa:	687b      	ldr	r3, [r7, #4]
    5dfc:	0018      	movs	r0, r3
    5dfe:	4b04      	ldr	r3, [pc, #16]	; (5e10 <_usart_wait_for_sync+0x20>)
    5e00:	4798      	blx	r3
    5e02:	1e03      	subs	r3, r0, #0
    5e04:	d1f9      	bne.n	5dfa <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    5e06:	46c0      	nop			; (mov r8, r8)
    5e08:	46bd      	mov	sp, r7
    5e0a:	b002      	add	sp, #8
    5e0c:	bd80      	pop	{r7, pc}
    5e0e:	46c0      	nop			; (mov r8, r8)
    5e10:	00005dd1 	.word	0x00005dd1

00005e14 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    5e14:	b5b0      	push	{r4, r5, r7, lr}
    5e16:	b08c      	sub	sp, #48	; 0x30
    5e18:	af02      	add	r7, sp, #8
    5e1a:	6078      	str	r0, [r7, #4]
    5e1c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5e1e:	687b      	ldr	r3, [r7, #4]
    5e20:	681b      	ldr	r3, [r3, #0]
    5e22:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    5e24:	687b      	ldr	r3, [r7, #4]
    5e26:	681b      	ldr	r3, [r3, #0]
    5e28:	0018      	movs	r0, r3
    5e2a:	4ba8      	ldr	r3, [pc, #672]	; (60cc <_usart_set_config+0x2b8>)
    5e2c:	4798      	blx	r3
    5e2e:	0003      	movs	r3, r0
    5e30:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5e32:	697b      	ldr	r3, [r7, #20]
    5e34:	3314      	adds	r3, #20
    5e36:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    5e38:	2300      	movs	r3, #0
    5e3a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    5e3c:	2300      	movs	r3, #0
    5e3e:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    5e40:	230a      	movs	r3, #10
    5e42:	18fb      	adds	r3, r7, r3
    5e44:	2200      	movs	r2, #0
    5e46:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e48:	231f      	movs	r3, #31
    5e4a:	18fb      	adds	r3, r7, r3
    5e4c:	2200      	movs	r2, #0
    5e4e:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5e50:	231e      	movs	r3, #30
    5e52:	18fb      	adds	r3, r7, r3
    5e54:	2210      	movs	r2, #16
    5e56:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    5e58:	683b      	ldr	r3, [r7, #0]
    5e5a:	8a1b      	ldrh	r3, [r3, #16]
    5e5c:	2280      	movs	r2, #128	; 0x80
    5e5e:	01d2      	lsls	r2, r2, #7
    5e60:	4293      	cmp	r3, r2
    5e62:	d01c      	beq.n	5e9e <_usart_set_config+0x8a>
    5e64:	2280      	movs	r2, #128	; 0x80
    5e66:	01d2      	lsls	r2, r2, #7
    5e68:	4293      	cmp	r3, r2
    5e6a:	dc06      	bgt.n	5e7a <_usart_set_config+0x66>
    5e6c:	2b00      	cmp	r3, #0
    5e6e:	d00d      	beq.n	5e8c <_usart_set_config+0x78>
    5e70:	2280      	movs	r2, #128	; 0x80
    5e72:	0192      	lsls	r2, r2, #6
    5e74:	4293      	cmp	r3, r2
    5e76:	d024      	beq.n	5ec2 <_usart_set_config+0xae>
    5e78:	e035      	b.n	5ee6 <_usart_set_config+0xd2>
    5e7a:	22c0      	movs	r2, #192	; 0xc0
    5e7c:	01d2      	lsls	r2, r2, #7
    5e7e:	4293      	cmp	r3, r2
    5e80:	d028      	beq.n	5ed4 <_usart_set_config+0xc0>
    5e82:	2280      	movs	r2, #128	; 0x80
    5e84:	0212      	lsls	r2, r2, #8
    5e86:	4293      	cmp	r3, r2
    5e88:	d012      	beq.n	5eb0 <_usart_set_config+0x9c>
    5e8a:	e02c      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e8c:	231f      	movs	r3, #31
    5e8e:	18fb      	adds	r3, r7, r3
    5e90:	2200      	movs	r2, #0
    5e92:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5e94:	231e      	movs	r3, #30
    5e96:	18fb      	adds	r3, r7, r3
    5e98:	2210      	movs	r2, #16
    5e9a:	701a      	strb	r2, [r3, #0]
			break;
    5e9c:	e023      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e9e:	231f      	movs	r3, #31
    5ea0:	18fb      	adds	r3, r7, r3
    5ea2:	2200      	movs	r2, #0
    5ea4:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5ea6:	231e      	movs	r3, #30
    5ea8:	18fb      	adds	r3, r7, r3
    5eaa:	2208      	movs	r2, #8
    5eac:	701a      	strb	r2, [r3, #0]
			break;
    5eae:	e01a      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5eb0:	231f      	movs	r3, #31
    5eb2:	18fb      	adds	r3, r7, r3
    5eb4:	2200      	movs	r2, #0
    5eb6:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    5eb8:	231e      	movs	r3, #30
    5eba:	18fb      	adds	r3, r7, r3
    5ebc:	2203      	movs	r2, #3
    5ebe:	701a      	strb	r2, [r3, #0]
			break;
    5ec0:	e011      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5ec2:	231f      	movs	r3, #31
    5ec4:	18fb      	adds	r3, r7, r3
    5ec6:	2201      	movs	r2, #1
    5ec8:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5eca:	231e      	movs	r3, #30
    5ecc:	18fb      	adds	r3, r7, r3
    5ece:	2210      	movs	r2, #16
    5ed0:	701a      	strb	r2, [r3, #0]
			break;
    5ed2:	e008      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5ed4:	231f      	movs	r3, #31
    5ed6:	18fb      	adds	r3, r7, r3
    5ed8:	2201      	movs	r2, #1
    5eda:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5edc:	231e      	movs	r3, #30
    5ede:	18fb      	adds	r3, r7, r3
    5ee0:	2208      	movs	r2, #8
    5ee2:	701a      	strb	r2, [r3, #0]
			break;
    5ee4:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    5ee6:	683b      	ldr	r3, [r7, #0]
    5ee8:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    5eea:	683b      	ldr	r3, [r7, #0]
    5eec:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    5eee:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    5ef0:	683b      	ldr	r3, [r7, #0]
    5ef2:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    5ef4:	4313      	orrs	r3, r2
		config->sample_rate |
    5ef6:	683a      	ldr	r2, [r7, #0]
    5ef8:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    5efa:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    5efc:	683a      	ldr	r2, [r7, #0]
    5efe:	7e12      	ldrb	r2, [r2, #24]
    5f00:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    5f02:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    5f04:	683a      	ldr	r2, [r7, #0]
    5f06:	2126      	movs	r1, #38	; 0x26
    5f08:	5c52      	ldrb	r2, [r2, r1]
    5f0a:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    5f0c:	4313      	orrs	r3, r2
    5f0e:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    5f10:	231d      	movs	r3, #29
    5f12:	18fb      	adds	r3, r7, r3
    5f14:	2200      	movs	r2, #0
    5f16:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    5f18:	683b      	ldr	r3, [r7, #0]
    5f1a:	685b      	ldr	r3, [r3, #4]
    5f1c:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    5f1e:	68fb      	ldr	r3, [r7, #12]
    5f20:	2b00      	cmp	r3, #0
    5f22:	d01e      	beq.n	5f62 <_usart_set_config+0x14e>
    5f24:	2280      	movs	r2, #128	; 0x80
    5f26:	0552      	lsls	r2, r2, #21
    5f28:	4293      	cmp	r3, r2
    5f2a:	d14f      	bne.n	5fcc <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    5f2c:	683b      	ldr	r3, [r7, #0]
    5f2e:	2227      	movs	r2, #39	; 0x27
    5f30:	5c9b      	ldrb	r3, [r3, r2]
    5f32:	2201      	movs	r2, #1
    5f34:	4053      	eors	r3, r2
    5f36:	b2db      	uxtb	r3, r3
    5f38:	2b00      	cmp	r3, #0
    5f3a:	d046      	beq.n	5fca <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    5f3c:	683b      	ldr	r3, [r7, #0]
    5f3e:	6a1d      	ldr	r5, [r3, #32]
    5f40:	693b      	ldr	r3, [r7, #16]
    5f42:	b2db      	uxtb	r3, r3
    5f44:	0018      	movs	r0, r3
    5f46:	4b62      	ldr	r3, [pc, #392]	; (60d0 <_usart_set_config+0x2bc>)
    5f48:	4798      	blx	r3
    5f4a:	0001      	movs	r1, r0
    5f4c:	231d      	movs	r3, #29
    5f4e:	18fc      	adds	r4, r7, r3
    5f50:	230a      	movs	r3, #10
    5f52:	18fb      	adds	r3, r7, r3
    5f54:	001a      	movs	r2, r3
    5f56:	0028      	movs	r0, r5
    5f58:	4b5e      	ldr	r3, [pc, #376]	; (60d4 <_usart_set_config+0x2c0>)
    5f5a:	4798      	blx	r3
    5f5c:	0003      	movs	r3, r0
    5f5e:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    5f60:	e033      	b.n	5fca <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    5f62:	683b      	ldr	r3, [r7, #0]
    5f64:	2227      	movs	r2, #39	; 0x27
    5f66:	5c9b      	ldrb	r3, [r3, r2]
    5f68:	2b00      	cmp	r3, #0
    5f6a:	d014      	beq.n	5f96 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    5f6c:	683b      	ldr	r3, [r7, #0]
    5f6e:	6a18      	ldr	r0, [r3, #32]
    5f70:	683b      	ldr	r3, [r7, #0]
    5f72:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    5f74:	231d      	movs	r3, #29
    5f76:	18fc      	adds	r4, r7, r3
    5f78:	231f      	movs	r3, #31
    5f7a:	18fb      	adds	r3, r7, r3
    5f7c:	781d      	ldrb	r5, [r3, #0]
    5f7e:	230a      	movs	r3, #10
    5f80:	18fa      	adds	r2, r7, r3
    5f82:	231e      	movs	r3, #30
    5f84:	18fb      	adds	r3, r7, r3
    5f86:	781b      	ldrb	r3, [r3, #0]
    5f88:	9300      	str	r3, [sp, #0]
    5f8a:	002b      	movs	r3, r5
    5f8c:	4d52      	ldr	r5, [pc, #328]	; (60d8 <_usart_set_config+0x2c4>)
    5f8e:	47a8      	blx	r5
    5f90:	0003      	movs	r3, r0
    5f92:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    5f94:	e01a      	b.n	5fcc <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    5f96:	683b      	ldr	r3, [r7, #0]
    5f98:	6a1d      	ldr	r5, [r3, #32]
    5f9a:	693b      	ldr	r3, [r7, #16]
    5f9c:	b2db      	uxtb	r3, r3
    5f9e:	0018      	movs	r0, r3
    5fa0:	4b4b      	ldr	r3, [pc, #300]	; (60d0 <_usart_set_config+0x2bc>)
    5fa2:	4798      	blx	r3
				status_code =
    5fa4:	231d      	movs	r3, #29
    5fa6:	18fc      	adds	r4, r7, r3
    5fa8:	231f      	movs	r3, #31
    5faa:	18fb      	adds	r3, r7, r3
    5fac:	7819      	ldrb	r1, [r3, #0]
    5fae:	230a      	movs	r3, #10
    5fb0:	18fa      	adds	r2, r7, r3
    5fb2:	231e      	movs	r3, #30
    5fb4:	18fb      	adds	r3, r7, r3
    5fb6:	781b      	ldrb	r3, [r3, #0]
    5fb8:	9300      	str	r3, [sp, #0]
    5fba:	000b      	movs	r3, r1
    5fbc:	0001      	movs	r1, r0
    5fbe:	0028      	movs	r0, r5
    5fc0:	4d45      	ldr	r5, [pc, #276]	; (60d8 <_usart_set_config+0x2c4>)
    5fc2:	47a8      	blx	r5
    5fc4:	0003      	movs	r3, r0
    5fc6:	7023      	strb	r3, [r4, #0]
			break;
    5fc8:	e000      	b.n	5fcc <_usart_set_config+0x1b8>
			break;
    5fca:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    5fcc:	231d      	movs	r3, #29
    5fce:	18fb      	adds	r3, r7, r3
    5fd0:	781b      	ldrb	r3, [r3, #0]
    5fd2:	2b00      	cmp	r3, #0
    5fd4:	d003      	beq.n	5fde <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    5fd6:	231d      	movs	r3, #29
    5fd8:	18fb      	adds	r3, r7, r3
    5fda:	781b      	ldrb	r3, [r3, #0]
    5fdc:	e071      	b.n	60c2 <_usart_set_config+0x2ae>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    5fde:	683b      	ldr	r3, [r7, #0]
    5fe0:	7e5b      	ldrb	r3, [r3, #25]
    5fe2:	2b00      	cmp	r3, #0
    5fe4:	d003      	beq.n	5fee <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    5fe6:	683b      	ldr	r3, [r7, #0]
    5fe8:	7e9a      	ldrb	r2, [r3, #26]
    5fea:	69bb      	ldr	r3, [r7, #24]
    5fec:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    5fee:	687b      	ldr	r3, [r7, #4]
    5ff0:	0018      	movs	r0, r3
    5ff2:	4b3a      	ldr	r3, [pc, #232]	; (60dc <_usart_set_config+0x2c8>)
    5ff4:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    5ff6:	230a      	movs	r3, #10
    5ff8:	18fb      	adds	r3, r7, r3
    5ffa:	881a      	ldrh	r2, [r3, #0]
    5ffc:	69bb      	ldr	r3, [r7, #24]
    5ffe:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    6000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6002:	68fb      	ldr	r3, [r7, #12]
    6004:	4313      	orrs	r3, r2
    6006:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    6008:	683b      	ldr	r3, [r7, #0]
    600a:	2227      	movs	r2, #39	; 0x27
    600c:	5c9b      	ldrb	r3, [r3, r2]
    600e:	2201      	movs	r2, #1
    6010:	4053      	eors	r3, r2
    6012:	b2db      	uxtb	r3, r3
    6014:	2b00      	cmp	r3, #0
    6016:	d003      	beq.n	6020 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    6018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    601a:	2204      	movs	r2, #4
    601c:	4313      	orrs	r3, r2
    601e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    6020:	683b      	ldr	r3, [r7, #0]
    6022:	7e5b      	ldrb	r3, [r3, #25]
    6024:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    6026:	683b      	ldr	r3, [r7, #0]
    6028:	7f1b      	ldrb	r3, [r3, #28]
    602a:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    602c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    602e:	683b      	ldr	r3, [r7, #0]
    6030:	7f5b      	ldrb	r3, [r3, #29]
    6032:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    6034:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    6036:	683b      	ldr	r3, [r7, #0]
    6038:	2124      	movs	r1, #36	; 0x24
    603a:	5c5b      	ldrb	r3, [r3, r1]
    603c:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    603e:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    6040:	683b      	ldr	r3, [r7, #0]
    6042:	2125      	movs	r1, #37	; 0x25
    6044:	5c5b      	ldrb	r3, [r3, r1]
    6046:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    6048:	4313      	orrs	r3, r2
	ctrlb =  
    604a:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    604c:	683b      	ldr	r3, [r7, #0]
    604e:	7adb      	ldrb	r3, [r3, #11]
    6050:	001a      	movs	r2, r3
    6052:	6a3b      	ldr	r3, [r7, #32]
    6054:	4313      	orrs	r3, r2
    6056:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    6058:	683b      	ldr	r3, [r7, #0]
    605a:	891b      	ldrh	r3, [r3, #8]
    605c:	2bff      	cmp	r3, #255	; 0xff
    605e:	d00b      	beq.n	6078 <_usart_set_config+0x264>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    6060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6062:	2280      	movs	r2, #128	; 0x80
    6064:	0452      	lsls	r2, r2, #17
    6066:	4313      	orrs	r3, r2
    6068:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    606a:	683b      	ldr	r3, [r7, #0]
    606c:	891b      	ldrh	r3, [r3, #8]
    606e:	001a      	movs	r2, r3
    6070:	6a3b      	ldr	r3, [r7, #32]
    6072:	4313      	orrs	r3, r2
    6074:	623b      	str	r3, [r7, #32]
    6076:	e008      	b.n	608a <_usart_set_config+0x276>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    6078:	683b      	ldr	r3, [r7, #0]
    607a:	7edb      	ldrb	r3, [r3, #27]
    607c:	2b00      	cmp	r3, #0
    607e:	d004      	beq.n	608a <_usart_set_config+0x276>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    6080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6082:	2280      	movs	r2, #128	; 0x80
    6084:	04d2      	lsls	r2, r2, #19
    6086:	4313      	orrs	r3, r2
    6088:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    608a:	683b      	ldr	r3, [r7, #0]
    608c:	222c      	movs	r2, #44	; 0x2c
    608e:	5c9b      	ldrb	r3, [r3, r2]
    6090:	2b00      	cmp	r3, #0
    6092:	d103      	bne.n	609c <_usart_set_config+0x288>
    6094:	4b12      	ldr	r3, [pc, #72]	; (60e0 <_usart_set_config+0x2cc>)
    6096:	4798      	blx	r3
    6098:	1e03      	subs	r3, r0, #0
    609a:	d003      	beq.n	60a4 <_usart_set_config+0x290>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    609e:	2280      	movs	r2, #128	; 0x80
    60a0:	4313      	orrs	r3, r2
    60a2:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    60a4:	687b      	ldr	r3, [r7, #4]
    60a6:	0018      	movs	r0, r3
    60a8:	4b0c      	ldr	r3, [pc, #48]	; (60dc <_usart_set_config+0x2c8>)
    60aa:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    60ac:	69bb      	ldr	r3, [r7, #24]
    60ae:	6a3a      	ldr	r2, [r7, #32]
    60b0:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    60b2:	687b      	ldr	r3, [r7, #4]
    60b4:	0018      	movs	r0, r3
    60b6:	4b09      	ldr	r3, [pc, #36]	; (60dc <_usart_set_config+0x2c8>)
    60b8:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    60ba:	69bb      	ldr	r3, [r7, #24]
    60bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    60be:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    60c0:	2300      	movs	r3, #0
}
    60c2:	0018      	movs	r0, r3
    60c4:	46bd      	mov	sp, r7
    60c6:	b00a      	add	sp, #40	; 0x28
    60c8:	bdb0      	pop	{r4, r5, r7, pc}
    60ca:	46c0      	nop			; (mov r8, r8)
    60cc:	00006f8d 	.word	0x00006f8d
    60d0:	00007c9d 	.word	0x00007c9d
    60d4:	00006adb 	.word	0x00006adb
    60d8:	00006b59 	.word	0x00006b59
    60dc:	00005df1 	.word	0x00005df1
    60e0:	00005db1 	.word	0x00005db1

000060e4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    60e4:	b590      	push	{r4, r7, lr}
    60e6:	b093      	sub	sp, #76	; 0x4c
    60e8:	af00      	add	r7, sp, #0
    60ea:	60f8      	str	r0, [r7, #12]
    60ec:	60b9      	str	r1, [r7, #8]
    60ee:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    60f0:	233b      	movs	r3, #59	; 0x3b
    60f2:	18fb      	adds	r3, r7, r3
    60f4:	2200      	movs	r2, #0
    60f6:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    60f8:	68fb      	ldr	r3, [r7, #12]
    60fa:	68ba      	ldr	r2, [r7, #8]
    60fc:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    60fe:	68fb      	ldr	r3, [r7, #12]
    6100:	681b      	ldr	r3, [r3, #0]
    6102:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    6104:	68fb      	ldr	r3, [r7, #12]
    6106:	681b      	ldr	r3, [r3, #0]
    6108:	0018      	movs	r0, r3
    610a:	4b86      	ldr	r3, [pc, #536]	; (6324 <usart_init+0x240>)
    610c:	4798      	blx	r3
    610e:	0003      	movs	r3, r0
    6110:	633b      	str	r3, [r7, #48]	; 0x30
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    6112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6114:	3302      	adds	r3, #2
    6116:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    6118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    611a:	3314      	adds	r3, #20
    611c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    611e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6120:	681b      	ldr	r3, [r3, #0]
    6122:	2201      	movs	r2, #1
    6124:	4013      	ands	r3, r2
    6126:	d001      	beq.n	612c <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    6128:	2305      	movs	r3, #5
    612a:	e0f6      	b.n	631a <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    612c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    612e:	681b      	ldr	r3, [r3, #0]
    6130:	2202      	movs	r2, #2
    6132:	4013      	ands	r3, r2
    6134:	d001      	beq.n	613a <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    6136:	231c      	movs	r3, #28
    6138:	e0ef      	b.n	631a <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    613a:	2201      	movs	r2, #1
    613c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    613e:	409a      	lsls	r2, r3
    6140:	0013      	movs	r3, r2
    6142:	0019      	movs	r1, r3
    6144:	2002      	movs	r0, #2
    6146:	4b78      	ldr	r3, [pc, #480]	; (6328 <usart_init+0x244>)
    6148:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    614a:	2324      	movs	r3, #36	; 0x24
    614c:	18fb      	adds	r3, r7, r3
    614e:	0018      	movs	r0, r3
    6150:	4b76      	ldr	r3, [pc, #472]	; (632c <usart_init+0x248>)
    6152:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    6154:	687b      	ldr	r3, [r7, #4]
    6156:	222d      	movs	r2, #45	; 0x2d
    6158:	5c9a      	ldrb	r2, [r3, r2]
    615a:	2324      	movs	r3, #36	; 0x24
    615c:	18fb      	adds	r3, r7, r3
    615e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    6160:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6162:	b2db      	uxtb	r3, r3
    6164:	2224      	movs	r2, #36	; 0x24
    6166:	18ba      	adds	r2, r7, r2
    6168:	0011      	movs	r1, r2
    616a:	0018      	movs	r0, r3
    616c:	4b70      	ldr	r3, [pc, #448]	; (6330 <usart_init+0x24c>)
    616e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    6170:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6172:	b2db      	uxtb	r3, r3
    6174:	0018      	movs	r0, r3
    6176:	4b6f      	ldr	r3, [pc, #444]	; (6334 <usart_init+0x250>)
    6178:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    617a:	687b      	ldr	r3, [r7, #4]
    617c:	222d      	movs	r2, #45	; 0x2d
    617e:	5c9b      	ldrb	r3, [r3, r2]
    6180:	2100      	movs	r1, #0
    6182:	0018      	movs	r0, r3
    6184:	4b6c      	ldr	r3, [pc, #432]	; (6338 <usart_init+0x254>)
    6186:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    6188:	687b      	ldr	r3, [r7, #4]
    618a:	7ada      	ldrb	r2, [r3, #11]
    618c:	68fb      	ldr	r3, [r7, #12]
    618e:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    6190:	687b      	ldr	r3, [r7, #4]
    6192:	2224      	movs	r2, #36	; 0x24
    6194:	5c9a      	ldrb	r2, [r3, r2]
    6196:	68fb      	ldr	r3, [r7, #12]
    6198:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    619a:	687b      	ldr	r3, [r7, #4]
    619c:	2225      	movs	r2, #37	; 0x25
    619e:	5c9a      	ldrb	r2, [r3, r2]
    61a0:	68fb      	ldr	r3, [r7, #12]
    61a2:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    61a4:	687b      	ldr	r3, [r7, #4]
    61a6:	7eda      	ldrb	r2, [r3, #27]
    61a8:	68fb      	ldr	r3, [r7, #12]
    61aa:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    61ac:	687b      	ldr	r3, [r7, #4]
    61ae:	7f1a      	ldrb	r2, [r3, #28]
    61b0:	68fb      	ldr	r3, [r7, #12]
    61b2:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    61b4:	233b      	movs	r3, #59	; 0x3b
    61b6:	18fc      	adds	r4, r7, r3
    61b8:	687a      	ldr	r2, [r7, #4]
    61ba:	68fb      	ldr	r3, [r7, #12]
    61bc:	0011      	movs	r1, r2
    61be:	0018      	movs	r0, r3
    61c0:	4b5e      	ldr	r3, [pc, #376]	; (633c <usart_init+0x258>)
    61c2:	4798      	blx	r3
    61c4:	0003      	movs	r3, r0
    61c6:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    61c8:	233b      	movs	r3, #59	; 0x3b
    61ca:	18fb      	adds	r3, r7, r3
    61cc:	781b      	ldrb	r3, [r3, #0]
    61ce:	2b00      	cmp	r3, #0
    61d0:	d003      	beq.n	61da <usart_init+0xf6>
		return status_code;
    61d2:	233b      	movs	r3, #59	; 0x3b
    61d4:	18fb      	adds	r3, r7, r3
    61d6:	781b      	ldrb	r3, [r3, #0]
    61d8:	e09f      	b.n	631a <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    61da:	2320      	movs	r3, #32
    61dc:	18fb      	adds	r3, r7, r3
    61de:	0018      	movs	r0, r3
    61e0:	4b57      	ldr	r3, [pc, #348]	; (6340 <usart_init+0x25c>)
    61e2:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    61e4:	2320      	movs	r3, #32
    61e6:	18fb      	adds	r3, r7, r3
    61e8:	2200      	movs	r2, #0
    61ea:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    61ec:	2320      	movs	r3, #32
    61ee:	18fb      	adds	r3, r7, r3
    61f0:	2200      	movs	r2, #0
    61f2:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    61f4:	687b      	ldr	r3, [r7, #4]
    61f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    61f8:	2310      	movs	r3, #16
    61fa:	18fb      	adds	r3, r7, r3
    61fc:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    61fe:	687b      	ldr	r3, [r7, #4]
    6200:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    6202:	2310      	movs	r3, #16
    6204:	18fb      	adds	r3, r7, r3
    6206:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    6208:	687b      	ldr	r3, [r7, #4]
    620a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    620c:	2310      	movs	r3, #16
    620e:	18fb      	adds	r3, r7, r3
    6210:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    6212:	687b      	ldr	r3, [r7, #4]
    6214:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    6216:	2310      	movs	r3, #16
    6218:	18fb      	adds	r3, r7, r3
    621a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    621c:	2347      	movs	r3, #71	; 0x47
    621e:	18fb      	adds	r3, r7, r3
    6220:	2200      	movs	r2, #0
    6222:	701a      	strb	r2, [r3, #0]
    6224:	e02c      	b.n	6280 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    6226:	2347      	movs	r3, #71	; 0x47
    6228:	18fb      	adds	r3, r7, r3
    622a:	781a      	ldrb	r2, [r3, #0]
    622c:	2310      	movs	r3, #16
    622e:	18fb      	adds	r3, r7, r3
    6230:	0092      	lsls	r2, r2, #2
    6232:	58d3      	ldr	r3, [r2, r3]
    6234:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    6236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6238:	2b00      	cmp	r3, #0
    623a:	d109      	bne.n	6250 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    623c:	2347      	movs	r3, #71	; 0x47
    623e:	18fb      	adds	r3, r7, r3
    6240:	781a      	ldrb	r2, [r3, #0]
    6242:	68bb      	ldr	r3, [r7, #8]
    6244:	0011      	movs	r1, r2
    6246:	0018      	movs	r0, r3
    6248:	4b3e      	ldr	r3, [pc, #248]	; (6344 <usart_init+0x260>)
    624a:	4798      	blx	r3
    624c:	0003      	movs	r3, r0
    624e:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    6250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6252:	3301      	adds	r3, #1
    6254:	d00d      	beq.n	6272 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    6256:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6258:	b2da      	uxtb	r2, r3
    625a:	2320      	movs	r3, #32
    625c:	18fb      	adds	r3, r7, r3
    625e:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    6260:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6262:	0c1b      	lsrs	r3, r3, #16
    6264:	b2db      	uxtb	r3, r3
    6266:	2220      	movs	r2, #32
    6268:	18ba      	adds	r2, r7, r2
    626a:	0011      	movs	r1, r2
    626c:	0018      	movs	r0, r3
    626e:	4b36      	ldr	r3, [pc, #216]	; (6348 <usart_init+0x264>)
    6270:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    6272:	2347      	movs	r3, #71	; 0x47
    6274:	18fb      	adds	r3, r7, r3
    6276:	781a      	ldrb	r2, [r3, #0]
    6278:	2347      	movs	r3, #71	; 0x47
    627a:	18fb      	adds	r3, r7, r3
    627c:	3201      	adds	r2, #1
    627e:	701a      	strb	r2, [r3, #0]
    6280:	2347      	movs	r3, #71	; 0x47
    6282:	18fb      	adds	r3, r7, r3
    6284:	781b      	ldrb	r3, [r3, #0]
    6286:	2b03      	cmp	r3, #3
    6288:	d9cd      	bls.n	6226 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    628a:	2300      	movs	r3, #0
    628c:	63fb      	str	r3, [r7, #60]	; 0x3c
    628e:	e00a      	b.n	62a6 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    6290:	68fa      	ldr	r2, [r7, #12]
    6292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6294:	3302      	adds	r3, #2
    6296:	009b      	lsls	r3, r3, #2
    6298:	18d3      	adds	r3, r2, r3
    629a:	3304      	adds	r3, #4
    629c:	2200      	movs	r2, #0
    629e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    62a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    62a2:	3301      	adds	r3, #1
    62a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    62a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    62a8:	2b05      	cmp	r3, #5
    62aa:	d9f1      	bls.n	6290 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    62ac:	68fb      	ldr	r3, [r7, #12]
    62ae:	2200      	movs	r2, #0
    62b0:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    62b2:	68fb      	ldr	r3, [r7, #12]
    62b4:	2200      	movs	r2, #0
    62b6:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    62b8:	68fb      	ldr	r3, [r7, #12]
    62ba:	2200      	movs	r2, #0
    62bc:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    62be:	68fb      	ldr	r3, [r7, #12]
    62c0:	2200      	movs	r2, #0
    62c2:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    62c4:	68fb      	ldr	r3, [r7, #12]
    62c6:	2230      	movs	r2, #48	; 0x30
    62c8:	2100      	movs	r1, #0
    62ca:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    62cc:	68fb      	ldr	r3, [r7, #12]
    62ce:	2231      	movs	r2, #49	; 0x31
    62d0:	2100      	movs	r1, #0
    62d2:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    62d4:	68fb      	ldr	r3, [r7, #12]
    62d6:	2232      	movs	r2, #50	; 0x32
    62d8:	2100      	movs	r1, #0
    62da:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    62dc:	68fb      	ldr	r3, [r7, #12]
    62de:	2233      	movs	r2, #51	; 0x33
    62e0:	2100      	movs	r1, #0
    62e2:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    62e4:	68fb      	ldr	r3, [r7, #12]
    62e6:	681b      	ldr	r3, [r3, #0]
    62e8:	2227      	movs	r2, #39	; 0x27
    62ea:	18bc      	adds	r4, r7, r2
    62ec:	0018      	movs	r0, r3
    62ee:	4b0d      	ldr	r3, [pc, #52]	; (6324 <usart_init+0x240>)
    62f0:	4798      	blx	r3
    62f2:	0003      	movs	r3, r0
    62f4:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    62f6:	4a15      	ldr	r2, [pc, #84]	; (634c <usart_init+0x268>)
    62f8:	2327      	movs	r3, #39	; 0x27
    62fa:	18fb      	adds	r3, r7, r3
    62fc:	781b      	ldrb	r3, [r3, #0]
    62fe:	0011      	movs	r1, r2
    6300:	0018      	movs	r0, r3
    6302:	4b13      	ldr	r3, [pc, #76]	; (6350 <usart_init+0x26c>)
    6304:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    6306:	2327      	movs	r3, #39	; 0x27
    6308:	18fb      	adds	r3, r7, r3
    630a:	781a      	ldrb	r2, [r3, #0]
    630c:	4b11      	ldr	r3, [pc, #68]	; (6354 <usart_init+0x270>)
    630e:	0092      	lsls	r2, r2, #2
    6310:	68f9      	ldr	r1, [r7, #12]
    6312:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    6314:	233b      	movs	r3, #59	; 0x3b
    6316:	18fb      	adds	r3, r7, r3
    6318:	781b      	ldrb	r3, [r3, #0]
}
    631a:	0018      	movs	r0, r3
    631c:	46bd      	mov	sp, r7
    631e:	b013      	add	sp, #76	; 0x4c
    6320:	bd90      	pop	{r4, r7, pc}
    6322:	46c0      	nop			; (mov r8, r8)
    6324:	00006f8d 	.word	0x00006f8d
    6328:	00005d2d 	.word	0x00005d2d
    632c:	00005d15 	.word	0x00005d15
    6330:	00007b79 	.word	0x00007b79
    6334:	00007bbd 	.word	0x00007bbd
    6338:	00006d45 	.word	0x00006d45
    633c:	00005e15 	.word	0x00005e15
    6340:	00005d89 	.word	0x00005d89
    6344:	00006dd1 	.word	0x00006dd1
    6348:	00007e65 	.word	0x00007e65
    634c:	000066a5 	.word	0x000066a5
    6350:	00006ff1 	.word	0x00006ff1
    6354:	20000468 	.word	0x20000468

00006358 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    6358:	b580      	push	{r7, lr}
    635a:	b084      	sub	sp, #16
    635c:	af00      	add	r7, sp, #0
    635e:	6078      	str	r0, [r7, #4]
    6360:	000a      	movs	r2, r1
    6362:	1cbb      	adds	r3, r7, #2
    6364:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6366:	687b      	ldr	r3, [r7, #4]
    6368:	681b      	ldr	r3, [r3, #0]
    636a:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    636c:	687b      	ldr	r3, [r7, #4]
    636e:	79db      	ldrb	r3, [r3, #7]
    6370:	2201      	movs	r2, #1
    6372:	4053      	eors	r3, r2
    6374:	b2db      	uxtb	r3, r3
    6376:	2b00      	cmp	r3, #0
    6378:	d001      	beq.n	637e <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    637a:	231c      	movs	r3, #28
    637c:	e017      	b.n	63ae <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    637e:	687b      	ldr	r3, [r7, #4]
    6380:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6382:	b29b      	uxth	r3, r3
    6384:	2b00      	cmp	r3, #0
    6386:	d001      	beq.n	638c <usart_write_wait+0x34>
		return STATUS_BUSY;
    6388:	2305      	movs	r3, #5
    638a:	e010      	b.n	63ae <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    638c:	687b      	ldr	r3, [r7, #4]
    638e:	0018      	movs	r0, r3
    6390:	4b09      	ldr	r3, [pc, #36]	; (63b8 <usart_write_wait+0x60>)
    6392:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    6394:	68fb      	ldr	r3, [r7, #12]
    6396:	1cba      	adds	r2, r7, #2
    6398:	8812      	ldrh	r2, [r2, #0]
    639a:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    639c:	46c0      	nop			; (mov r8, r8)
    639e:	68fb      	ldr	r3, [r7, #12]
    63a0:	7e1b      	ldrb	r3, [r3, #24]
    63a2:	b2db      	uxtb	r3, r3
    63a4:	001a      	movs	r2, r3
    63a6:	2302      	movs	r3, #2
    63a8:	4013      	ands	r3, r2
    63aa:	d0f8      	beq.n	639e <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    63ac:	2300      	movs	r3, #0
}
    63ae:	0018      	movs	r0, r3
    63b0:	46bd      	mov	sp, r7
    63b2:	b004      	add	sp, #16
    63b4:	bd80      	pop	{r7, pc}
    63b6:	46c0      	nop			; (mov r8, r8)
    63b8:	00005df1 	.word	0x00005df1

000063bc <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    63bc:	b580      	push	{r7, lr}
    63be:	b08a      	sub	sp, #40	; 0x28
    63c0:	af00      	add	r7, sp, #0
    63c2:	60f8      	str	r0, [r7, #12]
    63c4:	60b9      	str	r1, [r7, #8]
    63c6:	1dbb      	adds	r3, r7, #6
    63c8:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    63ca:	1dbb      	adds	r3, r7, #6
    63cc:	881b      	ldrh	r3, [r3, #0]
    63ce:	2b00      	cmp	r3, #0
    63d0:	d101      	bne.n	63d6 <usart_write_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
    63d2:	2317      	movs	r3, #23
    63d4:	e07e      	b.n	64d4 <usart_write_buffer_wait+0x118>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    63d6:	68fb      	ldr	r3, [r7, #12]
    63d8:	79db      	ldrb	r3, [r3, #7]
    63da:	2201      	movs	r2, #1
    63dc:	4053      	eors	r3, r2
    63de:	b2db      	uxtb	r3, r3
    63e0:	2b00      	cmp	r3, #0
    63e2:	d001      	beq.n	63e8 <usart_write_buffer_wait+0x2c>
		return STATUS_ERR_DENIED;
    63e4:	231c      	movs	r3, #28
    63e6:	e075      	b.n	64d4 <usart_write_buffer_wait+0x118>
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    63e8:	68fb      	ldr	r3, [r7, #12]
    63ea:	681b      	ldr	r3, [r3, #0]
    63ec:	617b      	str	r3, [r7, #20]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    63ee:	68fb      	ldr	r3, [r7, #12]
    63f0:	0018      	movs	r0, r3
    63f2:	4b3a      	ldr	r3, [pc, #232]	; (64dc <usart_write_buffer_wait+0x120>)
    63f4:	4798      	blx	r3

	uint16_t tx_pos = 0;
    63f6:	2326      	movs	r3, #38	; 0x26
    63f8:	18fb      	adds	r3, r7, r3
    63fa:	2200      	movs	r2, #0
    63fc:	801a      	strh	r2, [r3, #0]

	/* Blocks while buffer is being transferred */
	while (length--) {
    63fe:	e048      	b.n	6492 <usart_write_buffer_wait+0xd6>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    6400:	2300      	movs	r3, #0
    6402:	623b      	str	r3, [r7, #32]
    6404:	e00f      	b.n	6426 <usart_write_buffer_wait+0x6a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    6406:	697b      	ldr	r3, [r7, #20]
    6408:	7e1b      	ldrb	r3, [r3, #24]
    640a:	b2db      	uxtb	r3, r3
    640c:	001a      	movs	r2, r3
    640e:	2301      	movs	r3, #1
    6410:	4013      	ands	r3, r2
    6412:	d10d      	bne.n	6430 <usart_write_buffer_wait+0x74>
				break;
			} else if (i == USART_TIMEOUT) {
    6414:	6a3b      	ldr	r3, [r7, #32]
    6416:	4a32      	ldr	r2, [pc, #200]	; (64e0 <usart_write_buffer_wait+0x124>)
    6418:	4293      	cmp	r3, r2
    641a:	d101      	bne.n	6420 <usart_write_buffer_wait+0x64>
				return STATUS_ERR_TIMEOUT;
    641c:	2312      	movs	r3, #18
    641e:	e059      	b.n	64d4 <usart_write_buffer_wait+0x118>
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    6420:	6a3b      	ldr	r3, [r7, #32]
    6422:	3301      	adds	r3, #1
    6424:	623b      	str	r3, [r7, #32]
    6426:	6a3b      	ldr	r3, [r7, #32]
    6428:	4a2d      	ldr	r2, [pc, #180]	; (64e0 <usart_write_buffer_wait+0x124>)
    642a:	4293      	cmp	r3, r2
    642c:	d9eb      	bls.n	6406 <usart_write_buffer_wait+0x4a>
    642e:	e000      	b.n	6432 <usart_write_buffer_wait+0x76>
				break;
    6430:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    6432:	2326      	movs	r3, #38	; 0x26
    6434:	18fb      	adds	r3, r7, r3
    6436:	881b      	ldrh	r3, [r3, #0]
    6438:	2226      	movs	r2, #38	; 0x26
    643a:	18ba      	adds	r2, r7, r2
    643c:	1c59      	adds	r1, r3, #1
    643e:	8011      	strh	r1, [r2, #0]
    6440:	001a      	movs	r2, r3
    6442:	68bb      	ldr	r3, [r7, #8]
    6444:	189b      	adds	r3, r3, r2
    6446:	781a      	ldrb	r2, [r3, #0]
    6448:	231e      	movs	r3, #30
    644a:	18fb      	adds	r3, r7, r3
    644c:	801a      	strh	r2, [r3, #0]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    644e:	68fb      	ldr	r3, [r7, #12]
    6450:	795b      	ldrb	r3, [r3, #5]
    6452:	2b01      	cmp	r3, #1
    6454:	d115      	bne.n	6482 <usart_write_buffer_wait+0xc6>
			data_to_send |= (tx_data[tx_pos++] << 8);
    6456:	2326      	movs	r3, #38	; 0x26
    6458:	18fb      	adds	r3, r7, r3
    645a:	881b      	ldrh	r3, [r3, #0]
    645c:	2226      	movs	r2, #38	; 0x26
    645e:	18ba      	adds	r2, r7, r2
    6460:	1c59      	adds	r1, r3, #1
    6462:	8011      	strh	r1, [r2, #0]
    6464:	001a      	movs	r2, r3
    6466:	68bb      	ldr	r3, [r7, #8]
    6468:	189b      	adds	r3, r3, r2
    646a:	781b      	ldrb	r3, [r3, #0]
    646c:	021b      	lsls	r3, r3, #8
    646e:	b21a      	sxth	r2, r3
    6470:	231e      	movs	r3, #30
    6472:	18fb      	adds	r3, r7, r3
    6474:	2100      	movs	r1, #0
    6476:	5e5b      	ldrsh	r3, [r3, r1]
    6478:	4313      	orrs	r3, r2
    647a:	b21a      	sxth	r2, r3
    647c:	231e      	movs	r3, #30
    647e:	18fb      	adds	r3, r7, r3
    6480:	801a      	strh	r2, [r3, #0]
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    6482:	231e      	movs	r3, #30
    6484:	18fb      	adds	r3, r7, r3
    6486:	881a      	ldrh	r2, [r3, #0]
    6488:	68fb      	ldr	r3, [r7, #12]
    648a:	0011      	movs	r1, r2
    648c:	0018      	movs	r0, r3
    648e:	4b15      	ldr	r3, [pc, #84]	; (64e4 <usart_write_buffer_wait+0x128>)
    6490:	4798      	blx	r3
	while (length--) {
    6492:	1dbb      	adds	r3, r7, #6
    6494:	881b      	ldrh	r3, [r3, #0]
    6496:	1dba      	adds	r2, r7, #6
    6498:	1e59      	subs	r1, r3, #1
    649a:	8011      	strh	r1, [r2, #0]
    649c:	2b00      	cmp	r3, #0
    649e:	d1af      	bne.n	6400 <usart_write_buffer_wait+0x44>
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    64a0:	2300      	movs	r3, #0
    64a2:	61bb      	str	r3, [r7, #24]
    64a4:	e00f      	b.n	64c6 <usart_write_buffer_wait+0x10a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    64a6:	697b      	ldr	r3, [r7, #20]
    64a8:	7e1b      	ldrb	r3, [r3, #24]
    64aa:	b2db      	uxtb	r3, r3
    64ac:	001a      	movs	r2, r3
    64ae:	2302      	movs	r3, #2
    64b0:	4013      	ands	r3, r2
    64b2:	d10d      	bne.n	64d0 <usart_write_buffer_wait+0x114>
			break;
		} else if (i == USART_TIMEOUT) {
    64b4:	69bb      	ldr	r3, [r7, #24]
    64b6:	4a0a      	ldr	r2, [pc, #40]	; (64e0 <usart_write_buffer_wait+0x124>)
    64b8:	4293      	cmp	r3, r2
    64ba:	d101      	bne.n	64c0 <usart_write_buffer_wait+0x104>
			return STATUS_ERR_TIMEOUT;
    64bc:	2312      	movs	r3, #18
    64be:	e009      	b.n	64d4 <usart_write_buffer_wait+0x118>
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    64c0:	69bb      	ldr	r3, [r7, #24]
    64c2:	3301      	adds	r3, #1
    64c4:	61bb      	str	r3, [r7, #24]
    64c6:	69bb      	ldr	r3, [r7, #24]
    64c8:	4a05      	ldr	r2, [pc, #20]	; (64e0 <usart_write_buffer_wait+0x124>)
    64ca:	4293      	cmp	r3, r2
    64cc:	d9eb      	bls.n	64a6 <usart_write_buffer_wait+0xea>
    64ce:	e000      	b.n	64d2 <usart_write_buffer_wait+0x116>
			break;
    64d0:	46c0      	nop			; (mov r8, r8)
		}
	}

	return STATUS_OK;
    64d2:	2300      	movs	r3, #0
}
    64d4:	0018      	movs	r0, r3
    64d6:	46bd      	mov	sp, r7
    64d8:	b00a      	add	sp, #40	; 0x28
    64da:	bd80      	pop	{r7, pc}
    64dc:	00005df1 	.word	0x00005df1
    64e0:	0000ffff 	.word	0x0000ffff
    64e4:	00006359 	.word	0x00006359

000064e8 <system_interrupt_enter_critical_section>:
{
    64e8:	b580      	push	{r7, lr}
    64ea:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    64ec:	4b02      	ldr	r3, [pc, #8]	; (64f8 <system_interrupt_enter_critical_section+0x10>)
    64ee:	4798      	blx	r3
}
    64f0:	46c0      	nop			; (mov r8, r8)
    64f2:	46bd      	mov	sp, r7
    64f4:	bd80      	pop	{r7, pc}
    64f6:	46c0      	nop			; (mov r8, r8)
    64f8:	000071c5 	.word	0x000071c5

000064fc <system_interrupt_leave_critical_section>:
{
    64fc:	b580      	push	{r7, lr}
    64fe:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    6500:	4b02      	ldr	r3, [pc, #8]	; (650c <system_interrupt_leave_critical_section+0x10>)
    6502:	4798      	blx	r3
}
    6504:	46c0      	nop			; (mov r8, r8)
    6506:	46bd      	mov	sp, r7
    6508:	bd80      	pop	{r7, pc}
    650a:	46c0      	nop			; (mov r8, r8)
    650c:	00007219 	.word	0x00007219

00006510 <usart_is_syncing>:
{
    6510:	b580      	push	{r7, lr}
    6512:	b084      	sub	sp, #16
    6514:	af00      	add	r7, sp, #0
    6516:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    6518:	687b      	ldr	r3, [r7, #4]
    651a:	681b      	ldr	r3, [r3, #0]
    651c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    651e:	68fb      	ldr	r3, [r7, #12]
    6520:	69db      	ldr	r3, [r3, #28]
    6522:	1e5a      	subs	r2, r3, #1
    6524:	4193      	sbcs	r3, r2
    6526:	b2db      	uxtb	r3, r3
}
    6528:	0018      	movs	r0, r3
    652a:	46bd      	mov	sp, r7
    652c:	b004      	add	sp, #16
    652e:	bd80      	pop	{r7, pc}

00006530 <_usart_wait_for_sync>:
{
    6530:	b580      	push	{r7, lr}
    6532:	b082      	sub	sp, #8
    6534:	af00      	add	r7, sp, #0
    6536:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    6538:	46c0      	nop			; (mov r8, r8)
    653a:	687b      	ldr	r3, [r7, #4]
    653c:	0018      	movs	r0, r3
    653e:	4b04      	ldr	r3, [pc, #16]	; (6550 <_usart_wait_for_sync+0x20>)
    6540:	4798      	blx	r3
    6542:	1e03      	subs	r3, r0, #0
    6544:	d1f9      	bne.n	653a <_usart_wait_for_sync+0xa>
}
    6546:	46c0      	nop			; (mov r8, r8)
    6548:	46bd      	mov	sp, r7
    654a:	b002      	add	sp, #8
    654c:	bd80      	pop	{r7, pc}
    654e:	46c0      	nop			; (mov r8, r8)
    6550:	00006511 	.word	0x00006511

00006554 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    6554:	b580      	push	{r7, lr}
    6556:	b086      	sub	sp, #24
    6558:	af00      	add	r7, sp, #0
    655a:	60f8      	str	r0, [r7, #12]
    655c:	60b9      	str	r1, [r7, #8]
    655e:	1dbb      	adds	r3, r7, #6
    6560:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6562:	68fb      	ldr	r3, [r7, #12]
    6564:	681b      	ldr	r3, [r3, #0]
    6566:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    6568:	4b16      	ldr	r3, [pc, #88]	; (65c4 <_usart_read_buffer+0x70>)
    656a:	4798      	blx	r3

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    656c:	68fb      	ldr	r3, [r7, #12]
    656e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    6570:	b29b      	uxth	r3, r3
    6572:	2b00      	cmp	r3, #0
    6574:	d003      	beq.n	657e <_usart_read_buffer+0x2a>
		system_interrupt_leave_critical_section();
    6576:	4b14      	ldr	r3, [pc, #80]	; (65c8 <_usart_read_buffer+0x74>)
    6578:	4798      	blx	r3
		return STATUS_BUSY;
    657a:	2305      	movs	r3, #5
    657c:	e01e      	b.n	65bc <_usart_read_buffer+0x68>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    657e:	68fb      	ldr	r3, [r7, #12]
    6580:	1dba      	adds	r2, r7, #6
    6582:	8812      	ldrh	r2, [r2, #0]
    6584:	859a      	strh	r2, [r3, #44]	; 0x2c

	system_interrupt_leave_critical_section();
    6586:	4b10      	ldr	r3, [pc, #64]	; (65c8 <_usart_read_buffer+0x74>)
    6588:	4798      	blx	r3

	module->rx_buffer_ptr              = rx_data;
    658a:	68fb      	ldr	r3, [r7, #12]
    658c:	68ba      	ldr	r2, [r7, #8]
    658e:	625a      	str	r2, [r3, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    6590:	68fb      	ldr	r3, [r7, #12]
    6592:	2232      	movs	r2, #50	; 0x32
    6594:	2105      	movs	r1, #5
    6596:	5499      	strb	r1, [r3, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    6598:	697b      	ldr	r3, [r7, #20]
    659a:	2204      	movs	r2, #4
    659c:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    659e:	68fb      	ldr	r3, [r7, #12]
    65a0:	7a1b      	ldrb	r3, [r3, #8]
    65a2:	2b00      	cmp	r3, #0
    65a4:	d002      	beq.n	65ac <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    65a6:	697b      	ldr	r3, [r7, #20]
    65a8:	2220      	movs	r2, #32
    65aa:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    65ac:	68fb      	ldr	r3, [r7, #12]
    65ae:	7a5b      	ldrb	r3, [r3, #9]
    65b0:	2b00      	cmp	r3, #0
    65b2:	d002      	beq.n	65ba <_usart_read_buffer+0x66>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    65b4:	697b      	ldr	r3, [r7, #20]
    65b6:	2208      	movs	r2, #8
    65b8:	759a      	strb	r2, [r3, #22]
	}
#endif

	return STATUS_OK;
    65ba:	2300      	movs	r3, #0
}
    65bc:	0018      	movs	r0, r3
    65be:	46bd      	mov	sp, r7
    65c0:	b006      	add	sp, #24
    65c2:	bd80      	pop	{r7, pc}
    65c4:	000064e9 	.word	0x000064e9
    65c8:	000064fd 	.word	0x000064fd

000065cc <usart_register_callback>:
 */
void usart_register_callback(
		struct usart_module *const module,
		usart_callback_t callback_func,
		enum usart_callback callback_type)
{
    65cc:	b580      	push	{r7, lr}
    65ce:	b084      	sub	sp, #16
    65d0:	af00      	add	r7, sp, #0
    65d2:	60f8      	str	r0, [r7, #12]
    65d4:	60b9      	str	r1, [r7, #8]
    65d6:	1dfb      	adds	r3, r7, #7
    65d8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    65da:	1dfb      	adds	r3, r7, #7
    65dc:	781b      	ldrb	r3, [r3, #0]
    65de:	68fa      	ldr	r2, [r7, #12]
    65e0:	3302      	adds	r3, #2
    65e2:	009b      	lsls	r3, r3, #2
    65e4:	18d3      	adds	r3, r2, r3
    65e6:	3304      	adds	r3, #4
    65e8:	68ba      	ldr	r2, [r7, #8]
    65ea:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    65ec:	68fb      	ldr	r3, [r7, #12]
    65ee:	2230      	movs	r2, #48	; 0x30
    65f0:	5c9b      	ldrb	r3, [r3, r2]
    65f2:	b25a      	sxtb	r2, r3
    65f4:	1dfb      	adds	r3, r7, #7
    65f6:	781b      	ldrb	r3, [r3, #0]
    65f8:	2101      	movs	r1, #1
    65fa:	4099      	lsls	r1, r3
    65fc:	000b      	movs	r3, r1
    65fe:	b25b      	sxtb	r3, r3
    6600:	4313      	orrs	r3, r2
    6602:	b25b      	sxtb	r3, r3
    6604:	b2d9      	uxtb	r1, r3
    6606:	68fb      	ldr	r3, [r7, #12]
    6608:	2230      	movs	r2, #48	; 0x30
    660a:	5499      	strb	r1, [r3, r2]
}
    660c:	46c0      	nop			; (mov r8, r8)
    660e:	46bd      	mov	sp, r7
    6610:	b004      	add	sp, #16
    6612:	bd80      	pop	{r7, pc}

00006614 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    6614:	b580      	push	{r7, lr}
    6616:	b084      	sub	sp, #16
    6618:	af00      	add	r7, sp, #0
    661a:	60f8      	str	r0, [r7, #12]
    661c:	60b9      	str	r1, [r7, #8]
    661e:	1dbb      	adds	r3, r7, #6
    6620:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    6622:	1dbb      	adds	r3, r7, #6
    6624:	881b      	ldrh	r3, [r3, #0]
    6626:	2b00      	cmp	r3, #0
    6628:	d101      	bne.n	662e <usart_read_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    662a:	2317      	movs	r3, #23
    662c:	e010      	b.n	6650 <usart_read_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    662e:	68fb      	ldr	r3, [r7, #12]
    6630:	799b      	ldrb	r3, [r3, #6]
    6632:	2201      	movs	r2, #1
    6634:	4053      	eors	r3, r2
    6636:	b2db      	uxtb	r3, r3
    6638:	2b00      	cmp	r3, #0
    663a:	d001      	beq.n	6640 <usart_read_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    663c:	231c      	movs	r3, #28
    663e:	e007      	b.n	6650 <usart_read_buffer_job+0x3c>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    6640:	1dbb      	adds	r3, r7, #6
    6642:	881a      	ldrh	r2, [r3, #0]
    6644:	68b9      	ldr	r1, [r7, #8]
    6646:	68fb      	ldr	r3, [r7, #12]
    6648:	0018      	movs	r0, r3
    664a:	4b03      	ldr	r3, [pc, #12]	; (6658 <usart_read_buffer_job+0x44>)
    664c:	4798      	blx	r3
    664e:	0003      	movs	r3, r0
}
    6650:	0018      	movs	r0, r3
    6652:	46bd      	mov	sp, r7
    6654:	b004      	add	sp, #16
    6656:	bd80      	pop	{r7, pc}
    6658:	00006555 	.word	0x00006555

0000665c <usart_abort_job>:
 * \param[in]  transceiver_type  Transfer type to cancel
 */
void usart_abort_job(
		struct usart_module *const module,
		enum usart_transceiver_type transceiver_type)
{
    665c:	b580      	push	{r7, lr}
    665e:	b084      	sub	sp, #16
    6660:	af00      	add	r7, sp, #0
    6662:	6078      	str	r0, [r7, #4]
    6664:	000a      	movs	r2, r1
    6666:	1cfb      	adds	r3, r7, #3
    6668:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    666a:	687b      	ldr	r3, [r7, #4]
    666c:	681b      	ldr	r3, [r3, #0]
    666e:	60fb      	str	r3, [r7, #12]

	switch(transceiver_type) {
    6670:	1cfb      	adds	r3, r7, #3
    6672:	781b      	ldrb	r3, [r3, #0]
    6674:	2b00      	cmp	r3, #0
    6676:	d002      	beq.n	667e <usart_abort_job+0x22>
    6678:	2b01      	cmp	r3, #1
    667a:	d007      	beq.n	668c <usart_abort_job+0x30>
			/* Clear the software reception buffer */
			module->remaining_tx_buffer_length = 0;

			break;
	}
}
    667c:	e00d      	b.n	669a <usart_abort_job+0x3e>
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    667e:	68fb      	ldr	r3, [r7, #12]
    6680:	2204      	movs	r2, #4
    6682:	761a      	strb	r2, [r3, #24]
			module->remaining_rx_buffer_length = 0;
    6684:	687b      	ldr	r3, [r7, #4]
    6686:	2200      	movs	r2, #0
    6688:	859a      	strh	r2, [r3, #44]	; 0x2c
			break;
    668a:	e006      	b.n	669a <usart_abort_job+0x3e>
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
    668c:	68fb      	ldr	r3, [r7, #12]
    668e:	2202      	movs	r2, #2
    6690:	761a      	strb	r2, [r3, #24]
			module->remaining_tx_buffer_length = 0;
    6692:	687b      	ldr	r3, [r7, #4]
    6694:	2200      	movs	r2, #0
    6696:	85da      	strh	r2, [r3, #46]	; 0x2e
			break;
    6698:	46c0      	nop			; (mov r8, r8)
}
    669a:	46c0      	nop			; (mov r8, r8)
    669c:	46bd      	mov	sp, r7
    669e:	b004      	add	sp, #16
    66a0:	bd80      	pop	{r7, pc}
	...

000066a4 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    66a4:	b580      	push	{r7, lr}
    66a6:	b088      	sub	sp, #32
    66a8:	af00      	add	r7, sp, #0
    66aa:	0002      	movs	r2, r0
    66ac:	1dfb      	adds	r3, r7, #7
    66ae:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    66b0:	1dfb      	adds	r3, r7, #7
    66b2:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    66b4:	4ba3      	ldr	r3, [pc, #652]	; (6944 <_usart_interrupt_handler+0x2a0>)
    66b6:	0092      	lsls	r2, r2, #2
    66b8:	58d3      	ldr	r3, [r2, r3]
    66ba:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    66bc:	69bb      	ldr	r3, [r7, #24]
    66be:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    66c0:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    66c2:	69bb      	ldr	r3, [r7, #24]
    66c4:	0018      	movs	r0, r3
    66c6:	4ba0      	ldr	r3, [pc, #640]	; (6948 <_usart_interrupt_handler+0x2a4>)
    66c8:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    66ca:	697b      	ldr	r3, [r7, #20]
    66cc:	7e1b      	ldrb	r3, [r3, #24]
    66ce:	b2da      	uxtb	r2, r3
    66d0:	2312      	movs	r3, #18
    66d2:	18fb      	adds	r3, r7, r3
    66d4:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    66d6:	697b      	ldr	r3, [r7, #20]
    66d8:	7d9b      	ldrb	r3, [r3, #22]
    66da:	b2db      	uxtb	r3, r3
    66dc:	b29a      	uxth	r2, r3
    66de:	2312      	movs	r3, #18
    66e0:	18fb      	adds	r3, r7, r3
    66e2:	2112      	movs	r1, #18
    66e4:	1879      	adds	r1, r7, r1
    66e6:	8809      	ldrh	r1, [r1, #0]
    66e8:	400a      	ands	r2, r1
    66ea:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    66ec:	69bb      	ldr	r3, [r7, #24]
    66ee:	2230      	movs	r2, #48	; 0x30
    66f0:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    66f2:	69ba      	ldr	r2, [r7, #24]
    66f4:	2131      	movs	r1, #49	; 0x31
    66f6:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    66f8:	4013      	ands	r3, r2
    66fa:	b2da      	uxtb	r2, r3
    66fc:	2310      	movs	r3, #16
    66fe:	18fb      	adds	r3, r7, r3
    6700:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    6702:	2312      	movs	r3, #18
    6704:	18fb      	adds	r3, r7, r3
    6706:	881b      	ldrh	r3, [r3, #0]
    6708:	2201      	movs	r2, #1
    670a:	4013      	ands	r3, r2
    670c:	d044      	beq.n	6798 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    670e:	69bb      	ldr	r3, [r7, #24]
    6710:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6712:	b29b      	uxth	r3, r3
    6714:	2b00      	cmp	r3, #0
    6716:	d03c      	beq.n	6792 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    6718:	69bb      	ldr	r3, [r7, #24]
    671a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    671c:	781b      	ldrb	r3, [r3, #0]
    671e:	b2da      	uxtb	r2, r3
    6720:	231c      	movs	r3, #28
    6722:	18fb      	adds	r3, r7, r3
    6724:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    6726:	69bb      	ldr	r3, [r7, #24]
    6728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    672a:	1c5a      	adds	r2, r3, #1
    672c:	69bb      	ldr	r3, [r7, #24]
    672e:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    6730:	69bb      	ldr	r3, [r7, #24]
    6732:	795b      	ldrb	r3, [r3, #5]
    6734:	2b01      	cmp	r3, #1
    6736:	d113      	bne.n	6760 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    6738:	69bb      	ldr	r3, [r7, #24]
    673a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    673c:	781b      	ldrb	r3, [r3, #0]
    673e:	b2db      	uxtb	r3, r3
    6740:	021b      	lsls	r3, r3, #8
    6742:	b21a      	sxth	r2, r3
    6744:	231c      	movs	r3, #28
    6746:	18fb      	adds	r3, r7, r3
    6748:	2100      	movs	r1, #0
    674a:	5e5b      	ldrsh	r3, [r3, r1]
    674c:	4313      	orrs	r3, r2
    674e:	b21a      	sxth	r2, r3
    6750:	231c      	movs	r3, #28
    6752:	18fb      	adds	r3, r7, r3
    6754:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    6756:	69bb      	ldr	r3, [r7, #24]
    6758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    675a:	1c5a      	adds	r2, r3, #1
    675c:	69bb      	ldr	r3, [r7, #24]
    675e:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    6760:	231c      	movs	r3, #28
    6762:	18fb      	adds	r3, r7, r3
    6764:	881b      	ldrh	r3, [r3, #0]
    6766:	05db      	lsls	r3, r3, #23
    6768:	0ddb      	lsrs	r3, r3, #23
    676a:	b29a      	uxth	r2, r3
    676c:	697b      	ldr	r3, [r7, #20]
    676e:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    6770:	69bb      	ldr	r3, [r7, #24]
    6772:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6774:	b29b      	uxth	r3, r3
    6776:	3b01      	subs	r3, #1
    6778:	b29b      	uxth	r3, r3
    677a:	69ba      	ldr	r2, [r7, #24]
    677c:	1c19      	adds	r1, r3, #0
    677e:	85d1      	strh	r1, [r2, #46]	; 0x2e
    6780:	2b00      	cmp	r3, #0
    6782:	d109      	bne.n	6798 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    6784:	697b      	ldr	r3, [r7, #20]
    6786:	2201      	movs	r2, #1
    6788:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    678a:	697b      	ldr	r3, [r7, #20]
    678c:	2202      	movs	r2, #2
    678e:	759a      	strb	r2, [r3, #22]
    6790:	e002      	b.n	6798 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    6792:	697b      	ldr	r3, [r7, #20]
    6794:	2201      	movs	r2, #1
    6796:	751a      	strb	r2, [r3, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    6798:	2312      	movs	r3, #18
    679a:	18fb      	adds	r3, r7, r3
    679c:	881b      	ldrh	r3, [r3, #0]
    679e:	2202      	movs	r2, #2
    67a0:	4013      	ands	r3, r2
    67a2:	d011      	beq.n	67c8 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    67a4:	697b      	ldr	r3, [r7, #20]
    67a6:	2202      	movs	r2, #2
    67a8:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    67aa:	69bb      	ldr	r3, [r7, #24]
    67ac:	2233      	movs	r2, #51	; 0x33
    67ae:	2100      	movs	r1, #0
    67b0:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    67b2:	2310      	movs	r3, #16
    67b4:	18fb      	adds	r3, r7, r3
    67b6:	881b      	ldrh	r3, [r3, #0]
    67b8:	2201      	movs	r2, #1
    67ba:	4013      	ands	r3, r2
    67bc:	d004      	beq.n	67c8 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    67be:	69bb      	ldr	r3, [r7, #24]
    67c0:	68db      	ldr	r3, [r3, #12]
    67c2:	69ba      	ldr	r2, [r7, #24]
    67c4:	0010      	movs	r0, r2
    67c6:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    67c8:	2312      	movs	r3, #18
    67ca:	18fb      	adds	r3, r7, r3
    67cc:	881b      	ldrh	r3, [r3, #0]
    67ce:	2204      	movs	r2, #4
    67d0:	4013      	ands	r3, r2
    67d2:	d100      	bne.n	67d6 <_usart_interrupt_handler+0x132>
    67d4:	e0bd      	b.n	6952 <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    67d6:	69bb      	ldr	r3, [r7, #24]
    67d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    67da:	b29b      	uxth	r3, r3
    67dc:	2b00      	cmp	r3, #0
    67de:	d100      	bne.n	67e2 <_usart_interrupt_handler+0x13e>
    67e0:	e0b4      	b.n	694c <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    67e2:	697b      	ldr	r3, [r7, #20]
    67e4:	8b5b      	ldrh	r3, [r3, #26]
    67e6:	b29b      	uxth	r3, r3
    67e8:	b2da      	uxtb	r2, r3
    67ea:	231f      	movs	r3, #31
    67ec:	18fb      	adds	r3, r7, r3
    67ee:	213f      	movs	r1, #63	; 0x3f
    67f0:	400a      	ands	r2, r1
    67f2:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    67f4:	231f      	movs	r3, #31
    67f6:	18fb      	adds	r3, r7, r3
    67f8:	781b      	ldrb	r3, [r3, #0]
    67fa:	2208      	movs	r2, #8
    67fc:	4013      	ands	r3, r2
    67fe:	d007      	beq.n	6810 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    6800:	231f      	movs	r3, #31
    6802:	18fb      	adds	r3, r7, r3
    6804:	221f      	movs	r2, #31
    6806:	18ba      	adds	r2, r7, r2
    6808:	7812      	ldrb	r2, [r2, #0]
    680a:	2108      	movs	r1, #8
    680c:	438a      	bics	r2, r1
    680e:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    6810:	231f      	movs	r3, #31
    6812:	18fb      	adds	r3, r7, r3
    6814:	781b      	ldrb	r3, [r3, #0]
    6816:	2b00      	cmp	r3, #0
    6818:	d050      	beq.n	68bc <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    681a:	231f      	movs	r3, #31
    681c:	18fb      	adds	r3, r7, r3
    681e:	781b      	ldrb	r3, [r3, #0]
    6820:	2202      	movs	r2, #2
    6822:	4013      	ands	r3, r2
    6824:	d007      	beq.n	6836 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    6826:	69bb      	ldr	r3, [r7, #24]
    6828:	2232      	movs	r2, #50	; 0x32
    682a:	211a      	movs	r1, #26
    682c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    682e:	697b      	ldr	r3, [r7, #20]
    6830:	2202      	movs	r2, #2
    6832:	835a      	strh	r2, [r3, #26]
    6834:	e036      	b.n	68a4 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    6836:	231f      	movs	r3, #31
    6838:	18fb      	adds	r3, r7, r3
    683a:	781b      	ldrb	r3, [r3, #0]
    683c:	2204      	movs	r2, #4
    683e:	4013      	ands	r3, r2
    6840:	d007      	beq.n	6852 <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    6842:	69bb      	ldr	r3, [r7, #24]
    6844:	2232      	movs	r2, #50	; 0x32
    6846:	211e      	movs	r1, #30
    6848:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    684a:	697b      	ldr	r3, [r7, #20]
    684c:	2204      	movs	r2, #4
    684e:	835a      	strh	r2, [r3, #26]
    6850:	e028      	b.n	68a4 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    6852:	231f      	movs	r3, #31
    6854:	18fb      	adds	r3, r7, r3
    6856:	781b      	ldrb	r3, [r3, #0]
    6858:	2201      	movs	r2, #1
    685a:	4013      	ands	r3, r2
    685c:	d007      	beq.n	686e <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    685e:	69bb      	ldr	r3, [r7, #24]
    6860:	2232      	movs	r2, #50	; 0x32
    6862:	2113      	movs	r1, #19
    6864:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    6866:	697b      	ldr	r3, [r7, #20]
    6868:	2201      	movs	r2, #1
    686a:	835a      	strh	r2, [r3, #26]
    686c:	e01a      	b.n	68a4 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    686e:	231f      	movs	r3, #31
    6870:	18fb      	adds	r3, r7, r3
    6872:	781b      	ldrb	r3, [r3, #0]
    6874:	2210      	movs	r2, #16
    6876:	4013      	ands	r3, r2
    6878:	d007      	beq.n	688a <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    687a:	69bb      	ldr	r3, [r7, #24]
    687c:	2232      	movs	r2, #50	; 0x32
    687e:	2142      	movs	r1, #66	; 0x42
    6880:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    6882:	697b      	ldr	r3, [r7, #20]
    6884:	2210      	movs	r2, #16
    6886:	835a      	strh	r2, [r3, #26]
    6888:	e00c      	b.n	68a4 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    688a:	231f      	movs	r3, #31
    688c:	18fb      	adds	r3, r7, r3
    688e:	781b      	ldrb	r3, [r3, #0]
    6890:	2220      	movs	r2, #32
    6892:	4013      	ands	r3, r2
    6894:	d006      	beq.n	68a4 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    6896:	69bb      	ldr	r3, [r7, #24]
    6898:	2232      	movs	r2, #50	; 0x32
    689a:	2141      	movs	r1, #65	; 0x41
    689c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    689e:	697b      	ldr	r3, [r7, #20]
    68a0:	2220      	movs	r2, #32
    68a2:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    68a4:	2310      	movs	r3, #16
    68a6:	18fb      	adds	r3, r7, r3
    68a8:	881b      	ldrh	r3, [r3, #0]
    68aa:	2204      	movs	r2, #4
    68ac:	4013      	ands	r3, r2
				if (callback_status
    68ae:	d050      	beq.n	6952 <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    68b0:	69bb      	ldr	r3, [r7, #24]
    68b2:	695b      	ldr	r3, [r3, #20]
    68b4:	69ba      	ldr	r2, [r7, #24]
    68b6:	0010      	movs	r0, r2
    68b8:	4798      	blx	r3
    68ba:	e04a      	b.n	6952 <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    68bc:	697b      	ldr	r3, [r7, #20]
    68be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    68c0:	b29a      	uxth	r2, r3
    68c2:	230e      	movs	r3, #14
    68c4:	18fb      	adds	r3, r7, r3
    68c6:	05d2      	lsls	r2, r2, #23
    68c8:	0dd2      	lsrs	r2, r2, #23
    68ca:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    68cc:	69bb      	ldr	r3, [r7, #24]
    68ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    68d0:	220e      	movs	r2, #14
    68d2:	18ba      	adds	r2, r7, r2
    68d4:	8812      	ldrh	r2, [r2, #0]
    68d6:	b2d2      	uxtb	r2, r2
    68d8:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    68da:	69bb      	ldr	r3, [r7, #24]
    68dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    68de:	1c5a      	adds	r2, r3, #1
    68e0:	69bb      	ldr	r3, [r7, #24]
    68e2:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    68e4:	69bb      	ldr	r3, [r7, #24]
    68e6:	795b      	ldrb	r3, [r3, #5]
    68e8:	2b01      	cmp	r3, #1
    68ea:	d10d      	bne.n	6908 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    68ec:	69bb      	ldr	r3, [r7, #24]
    68ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    68f0:	220e      	movs	r2, #14
    68f2:	18ba      	adds	r2, r7, r2
    68f4:	8812      	ldrh	r2, [r2, #0]
    68f6:	0a12      	lsrs	r2, r2, #8
    68f8:	b292      	uxth	r2, r2
    68fa:	b2d2      	uxtb	r2, r2
    68fc:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    68fe:	69bb      	ldr	r3, [r7, #24]
    6900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6902:	1c5a      	adds	r2, r3, #1
    6904:	69bb      	ldr	r3, [r7, #24]
    6906:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    6908:	69bb      	ldr	r3, [r7, #24]
    690a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    690c:	b29b      	uxth	r3, r3
    690e:	3b01      	subs	r3, #1
    6910:	b29b      	uxth	r3, r3
    6912:	69ba      	ldr	r2, [r7, #24]
    6914:	1c19      	adds	r1, r3, #0
    6916:	8591      	strh	r1, [r2, #44]	; 0x2c
    6918:	2b00      	cmp	r3, #0
    691a:	d11a      	bne.n	6952 <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    691c:	697b      	ldr	r3, [r7, #20]
    691e:	2204      	movs	r2, #4
    6920:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    6922:	69bb      	ldr	r3, [r7, #24]
    6924:	2232      	movs	r2, #50	; 0x32
    6926:	2100      	movs	r1, #0
    6928:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    692a:	2310      	movs	r3, #16
    692c:	18fb      	adds	r3, r7, r3
    692e:	881b      	ldrh	r3, [r3, #0]
    6930:	2202      	movs	r2, #2
    6932:	4013      	ands	r3, r2
					if (callback_status
    6934:	d00d      	beq.n	6952 <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    6936:	69bb      	ldr	r3, [r7, #24]
    6938:	691b      	ldr	r3, [r3, #16]
    693a:	69ba      	ldr	r2, [r7, #24]
    693c:	0010      	movs	r0, r2
    693e:	4798      	blx	r3
    6940:	e007      	b.n	6952 <_usart_interrupt_handler+0x2ae>
    6942:	46c0      	nop			; (mov r8, r8)
    6944:	20000468 	.word	0x20000468
    6948:	00006531 	.word	0x00006531
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    694c:	697b      	ldr	r3, [r7, #20]
    694e:	2204      	movs	r2, #4
    6950:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    6952:	2312      	movs	r3, #18
    6954:	18fb      	adds	r3, r7, r3
    6956:	881b      	ldrh	r3, [r3, #0]
    6958:	2210      	movs	r2, #16
    695a:	4013      	ands	r3, r2
    695c:	d010      	beq.n	6980 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    695e:	697b      	ldr	r3, [r7, #20]
    6960:	2210      	movs	r2, #16
    6962:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    6964:	697b      	ldr	r3, [r7, #20]
    6966:	2210      	movs	r2, #16
    6968:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    696a:	2310      	movs	r3, #16
    696c:	18fb      	adds	r3, r7, r3
    696e:	881b      	ldrh	r3, [r3, #0]
    6970:	2210      	movs	r2, #16
    6972:	4013      	ands	r3, r2
    6974:	d004      	beq.n	6980 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    6976:	69bb      	ldr	r3, [r7, #24]
    6978:	69db      	ldr	r3, [r3, #28]
    697a:	69ba      	ldr	r2, [r7, #24]
    697c:	0010      	movs	r0, r2
    697e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    6980:	2312      	movs	r3, #18
    6982:	18fb      	adds	r3, r7, r3
    6984:	881b      	ldrh	r3, [r3, #0]
    6986:	2220      	movs	r2, #32
    6988:	4013      	ands	r3, r2
    698a:	d010      	beq.n	69ae <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    698c:	697b      	ldr	r3, [r7, #20]
    698e:	2220      	movs	r2, #32
    6990:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    6992:	697b      	ldr	r3, [r7, #20]
    6994:	2220      	movs	r2, #32
    6996:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    6998:	2310      	movs	r3, #16
    699a:	18fb      	adds	r3, r7, r3
    699c:	881b      	ldrh	r3, [r3, #0]
    699e:	2208      	movs	r2, #8
    69a0:	4013      	ands	r3, r2
    69a2:	d004      	beq.n	69ae <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    69a4:	69bb      	ldr	r3, [r7, #24]
    69a6:	699b      	ldr	r3, [r3, #24]
    69a8:	69ba      	ldr	r2, [r7, #24]
    69aa:	0010      	movs	r0, r2
    69ac:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    69ae:	2312      	movs	r3, #18
    69b0:	18fb      	adds	r3, r7, r3
    69b2:	881b      	ldrh	r3, [r3, #0]
    69b4:	2208      	movs	r2, #8
    69b6:	4013      	ands	r3, r2
    69b8:	d010      	beq.n	69dc <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    69ba:	697b      	ldr	r3, [r7, #20]
    69bc:	2208      	movs	r2, #8
    69be:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    69c0:	697b      	ldr	r3, [r7, #20]
    69c2:	2208      	movs	r2, #8
    69c4:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    69c6:	2310      	movs	r3, #16
    69c8:	18fb      	adds	r3, r7, r3
    69ca:	881b      	ldrh	r3, [r3, #0]
    69cc:	2220      	movs	r2, #32
    69ce:	4013      	ands	r3, r2
    69d0:	d004      	beq.n	69dc <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    69d2:	69bb      	ldr	r3, [r7, #24]
    69d4:	6a1b      	ldr	r3, [r3, #32]
    69d6:	69ba      	ldr	r2, [r7, #24]
    69d8:	0010      	movs	r0, r2
    69da:	4798      	blx	r3
		}
	}
#endif
}
    69dc:	46c0      	nop			; (mov r8, r8)
    69de:	46bd      	mov	sp, r7
    69e0:	b008      	add	sp, #32
    69e2:	bd80      	pop	{r7, pc}

000069e4 <system_gclk_chan_get_config_defaults>:
{
    69e4:	b580      	push	{r7, lr}
    69e6:	b082      	sub	sp, #8
    69e8:	af00      	add	r7, sp, #0
    69ea:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    69ec:	687b      	ldr	r3, [r7, #4]
    69ee:	2200      	movs	r2, #0
    69f0:	701a      	strb	r2, [r3, #0]
}
    69f2:	46c0      	nop			; (mov r8, r8)
    69f4:	46bd      	mov	sp, r7
    69f6:	b002      	add	sp, #8
    69f8:	bd80      	pop	{r7, pc}

000069fa <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    69fa:	b5f0      	push	{r4, r5, r6, r7, lr}
    69fc:	b08d      	sub	sp, #52	; 0x34
    69fe:	af00      	add	r7, sp, #0
    6a00:	60b8      	str	r0, [r7, #8]
    6a02:	60f9      	str	r1, [r7, #12]
    6a04:	603a      	str	r2, [r7, #0]
    6a06:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    6a08:	2300      	movs	r3, #0
    6a0a:	2400      	movs	r4, #0
    6a0c:	623b      	str	r3, [r7, #32]
    6a0e:	627c      	str	r4, [r7, #36]	; 0x24
    6a10:	2300      	movs	r3, #0
    6a12:	2400      	movs	r4, #0
    6a14:	61bb      	str	r3, [r7, #24]
    6a16:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    6a18:	233f      	movs	r3, #63	; 0x3f
    6a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    6a1c:	e053      	b.n	6ac6 <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    6a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6a20:	3b20      	subs	r3, #32
    6a22:	2b00      	cmp	r3, #0
    6a24:	db04      	blt.n	6a30 <long_division+0x36>
    6a26:	2201      	movs	r2, #1
    6a28:	409a      	lsls	r2, r3
    6a2a:	0013      	movs	r3, r2
    6a2c:	617b      	str	r3, [r7, #20]
    6a2e:	e00b      	b.n	6a48 <long_division+0x4e>
    6a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6a32:	2220      	movs	r2, #32
    6a34:	1ad3      	subs	r3, r2, r3
    6a36:	2201      	movs	r2, #1
    6a38:	40da      	lsrs	r2, r3
    6a3a:	0013      	movs	r3, r2
    6a3c:	2100      	movs	r1, #0
    6a3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    6a40:	4091      	lsls	r1, r2
    6a42:	000a      	movs	r2, r1
    6a44:	4313      	orrs	r3, r2
    6a46:	617b      	str	r3, [r7, #20]
    6a48:	2201      	movs	r2, #1
    6a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6a4c:	409a      	lsls	r2, r3
    6a4e:	0013      	movs	r3, r2
    6a50:	613b      	str	r3, [r7, #16]

		r = r << 1;
    6a52:	69bb      	ldr	r3, [r7, #24]
    6a54:	69fc      	ldr	r4, [r7, #28]
    6a56:	18db      	adds	r3, r3, r3
    6a58:	4164      	adcs	r4, r4
    6a5a:	61bb      	str	r3, [r7, #24]
    6a5c:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    6a5e:	68bb      	ldr	r3, [r7, #8]
    6a60:	693a      	ldr	r2, [r7, #16]
    6a62:	401a      	ands	r2, r3
    6a64:	0015      	movs	r5, r2
    6a66:	68fb      	ldr	r3, [r7, #12]
    6a68:	697a      	ldr	r2, [r7, #20]
    6a6a:	401a      	ands	r2, r3
    6a6c:	0016      	movs	r6, r2
    6a6e:	002b      	movs	r3, r5
    6a70:	4333      	orrs	r3, r6
    6a72:	d007      	beq.n	6a84 <long_division+0x8a>
			r |= 0x01;
    6a74:	69bb      	ldr	r3, [r7, #24]
    6a76:	2201      	movs	r2, #1
    6a78:	4313      	orrs	r3, r2
    6a7a:	61bb      	str	r3, [r7, #24]
    6a7c:	69fb      	ldr	r3, [r7, #28]
    6a7e:	2200      	movs	r2, #0
    6a80:	4313      	orrs	r3, r2
    6a82:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    6a84:	687a      	ldr	r2, [r7, #4]
    6a86:	69fb      	ldr	r3, [r7, #28]
    6a88:	429a      	cmp	r2, r3
    6a8a:	d819      	bhi.n	6ac0 <long_division+0xc6>
    6a8c:	687a      	ldr	r2, [r7, #4]
    6a8e:	69fb      	ldr	r3, [r7, #28]
    6a90:	429a      	cmp	r2, r3
    6a92:	d103      	bne.n	6a9c <long_division+0xa2>
    6a94:	683a      	ldr	r2, [r7, #0]
    6a96:	69bb      	ldr	r3, [r7, #24]
    6a98:	429a      	cmp	r2, r3
    6a9a:	d811      	bhi.n	6ac0 <long_division+0xc6>
			r = r - d;
    6a9c:	69b9      	ldr	r1, [r7, #24]
    6a9e:	69fa      	ldr	r2, [r7, #28]
    6aa0:	683b      	ldr	r3, [r7, #0]
    6aa2:	687c      	ldr	r4, [r7, #4]
    6aa4:	1ac9      	subs	r1, r1, r3
    6aa6:	41a2      	sbcs	r2, r4
    6aa8:	000b      	movs	r3, r1
    6aaa:	0014      	movs	r4, r2
    6aac:	61bb      	str	r3, [r7, #24]
    6aae:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    6ab0:	6a3a      	ldr	r2, [r7, #32]
    6ab2:	693b      	ldr	r3, [r7, #16]
    6ab4:	4313      	orrs	r3, r2
    6ab6:	623b      	str	r3, [r7, #32]
    6ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6aba:	697b      	ldr	r3, [r7, #20]
    6abc:	4313      	orrs	r3, r2
    6abe:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    6ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6ac2:	3b01      	subs	r3, #1
    6ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
    6ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6ac8:	2b00      	cmp	r3, #0
    6aca:	daa8      	bge.n	6a1e <long_division+0x24>
		}
	}

	return q;
    6acc:	6a3b      	ldr	r3, [r7, #32]
    6ace:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    6ad0:	0018      	movs	r0, r3
    6ad2:	0021      	movs	r1, r4
    6ad4:	46bd      	mov	sp, r7
    6ad6:	b00d      	add	sp, #52	; 0x34
    6ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006ada <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    6ada:	b580      	push	{r7, lr}
    6adc:	b086      	sub	sp, #24
    6ade:	af00      	add	r7, sp, #0
    6ae0:	60f8      	str	r0, [r7, #12]
    6ae2:	60b9      	str	r1, [r7, #8]
    6ae4:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    6ae6:	2316      	movs	r3, #22
    6ae8:	18fb      	adds	r3, r7, r3
    6aea:	2200      	movs	r2, #0
    6aec:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    6aee:	68bb      	ldr	r3, [r7, #8]
    6af0:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    6af2:	68bb      	ldr	r3, [r7, #8]
    6af4:	085a      	lsrs	r2, r3, #1
    6af6:	68fb      	ldr	r3, [r7, #12]
    6af8:	429a      	cmp	r2, r3
    6afa:	d201      	bcs.n	6b00 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6afc:	2340      	movs	r3, #64	; 0x40
    6afe:	e026      	b.n	6b4e <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    6b00:	68bb      	ldr	r3, [r7, #8]
    6b02:	085b      	lsrs	r3, r3, #1
    6b04:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    6b06:	e00a      	b.n	6b1e <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    6b08:	693a      	ldr	r2, [r7, #16]
    6b0a:	68fb      	ldr	r3, [r7, #12]
    6b0c:	1ad3      	subs	r3, r2, r3
    6b0e:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    6b10:	2316      	movs	r3, #22
    6b12:	18fb      	adds	r3, r7, r3
    6b14:	881a      	ldrh	r2, [r3, #0]
    6b16:	2316      	movs	r3, #22
    6b18:	18fb      	adds	r3, r7, r3
    6b1a:	3201      	adds	r2, #1
    6b1c:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    6b1e:	693a      	ldr	r2, [r7, #16]
    6b20:	68fb      	ldr	r3, [r7, #12]
    6b22:	429a      	cmp	r2, r3
    6b24:	d2f0      	bcs.n	6b08 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    6b26:	2316      	movs	r3, #22
    6b28:	18fb      	adds	r3, r7, r3
    6b2a:	2216      	movs	r2, #22
    6b2c:	18ba      	adds	r2, r7, r2
    6b2e:	8812      	ldrh	r2, [r2, #0]
    6b30:	3a01      	subs	r2, #1
    6b32:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    6b34:	2316      	movs	r3, #22
    6b36:	18fb      	adds	r3, r7, r3
    6b38:	881b      	ldrh	r3, [r3, #0]
    6b3a:	2bff      	cmp	r3, #255	; 0xff
    6b3c:	d901      	bls.n	6b42 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6b3e:	2340      	movs	r3, #64	; 0x40
    6b40:	e005      	b.n	6b4e <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    6b42:	687b      	ldr	r3, [r7, #4]
    6b44:	2216      	movs	r2, #22
    6b46:	18ba      	adds	r2, r7, r2
    6b48:	8812      	ldrh	r2, [r2, #0]
    6b4a:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    6b4c:	2300      	movs	r3, #0
	}
}
    6b4e:	0018      	movs	r0, r3
    6b50:	46bd      	mov	sp, r7
    6b52:	b006      	add	sp, #24
    6b54:	bd80      	pop	{r7, pc}
	...

00006b58 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    6b58:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b5a:	b09d      	sub	sp, #116	; 0x74
    6b5c:	af00      	add	r7, sp, #0
    6b5e:	63f8      	str	r0, [r7, #60]	; 0x3c
    6b60:	63b9      	str	r1, [r7, #56]	; 0x38
    6b62:	637a      	str	r2, [r7, #52]	; 0x34
    6b64:	2233      	movs	r2, #51	; 0x33
    6b66:	18ba      	adds	r2, r7, r2
    6b68:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    6b6a:	2300      	movs	r3, #0
    6b6c:	2400      	movs	r4, #0
    6b6e:	65bb      	str	r3, [r7, #88]	; 0x58
    6b70:	65fc      	str	r4, [r7, #92]	; 0x5c
	uint64_t scale = 0;
    6b72:	2300      	movs	r3, #0
    6b74:	2400      	movs	r4, #0
    6b76:	653b      	str	r3, [r7, #80]	; 0x50
    6b78:	657c      	str	r4, [r7, #84]	; 0x54
	uint64_t baud_calculated = 0;
    6b7a:	2300      	movs	r3, #0
    6b7c:	2400      	movs	r4, #0
    6b7e:	66bb      	str	r3, [r7, #104]	; 0x68
    6b80:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    6b82:	2300      	movs	r3, #0
    6b84:	663b      	str	r3, [r7, #96]	; 0x60
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    6b86:	2358      	movs	r3, #88	; 0x58
    6b88:	2230      	movs	r2, #48	; 0x30
    6b8a:	4694      	mov	ip, r2
    6b8c:	44bc      	add	ip, r7
    6b8e:	4463      	add	r3, ip
    6b90:	781a      	ldrb	r2, [r3, #0]
    6b92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6b94:	435a      	muls	r2, r3
    6b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6b98:	429a      	cmp	r2, r3
    6b9a:	d901      	bls.n	6ba0 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6b9c:	2340      	movs	r3, #64	; 0x40
    6b9e:	e0c6      	b.n	6d2e <_sercom_get_async_baud_val+0x1d6>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    6ba0:	2333      	movs	r3, #51	; 0x33
    6ba2:	18fb      	adds	r3, r7, r3
    6ba4:	781b      	ldrb	r3, [r3, #0]
    6ba6:	2b00      	cmp	r3, #0
    6ba8:	d13d      	bne.n	6c26 <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    6baa:	2358      	movs	r3, #88	; 0x58
    6bac:	2230      	movs	r2, #48	; 0x30
    6bae:	4694      	mov	ip, r2
    6bb0:	44bc      	add	ip, r7
    6bb2:	4463      	add	r3, ip
    6bb4:	781b      	ldrb	r3, [r3, #0]
    6bb6:	b2db      	uxtb	r3, r3
    6bb8:	613b      	str	r3, [r7, #16]
    6bba:	2300      	movs	r3, #0
    6bbc:	617b      	str	r3, [r7, #20]
    6bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6bc0:	60bb      	str	r3, [r7, #8]
    6bc2:	2300      	movs	r3, #0
    6bc4:	60fb      	str	r3, [r7, #12]
    6bc6:	4c5c      	ldr	r4, [pc, #368]	; (6d38 <_sercom_get_async_baud_val+0x1e0>)
    6bc8:	68ba      	ldr	r2, [r7, #8]
    6bca:	68fb      	ldr	r3, [r7, #12]
    6bcc:	6938      	ldr	r0, [r7, #16]
    6bce:	6979      	ldr	r1, [r7, #20]
    6bd0:	47a0      	blx	r4
    6bd2:	0003      	movs	r3, r0
    6bd4:	000c      	movs	r4, r1
    6bd6:	001b      	movs	r3, r3
    6bd8:	64fb      	str	r3, [r7, #76]	; 0x4c
    6bda:	2300      	movs	r3, #0
    6bdc:	64bb      	str	r3, [r7, #72]	; 0x48
		ratio = long_division(temp1, peripheral_clock);
    6bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6be0:	603b      	str	r3, [r7, #0]
    6be2:	2300      	movs	r3, #0
    6be4:	607b      	str	r3, [r7, #4]
    6be6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    6be8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    6bea:	683a      	ldr	r2, [r7, #0]
    6bec:	687b      	ldr	r3, [r7, #4]
    6bee:	4c53      	ldr	r4, [pc, #332]	; (6d3c <_sercom_get_async_baud_val+0x1e4>)
    6bf0:	47a0      	blx	r4
    6bf2:	0003      	movs	r3, r0
    6bf4:	000c      	movs	r4, r1
    6bf6:	65bb      	str	r3, [r7, #88]	; 0x58
    6bf8:	65fc      	str	r4, [r7, #92]	; 0x5c
		scale = ((uint64_t)1 << SHIFT) - ratio;
    6bfa:	2100      	movs	r1, #0
    6bfc:	2201      	movs	r2, #1
    6bfe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    6c00:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    6c02:	1ac9      	subs	r1, r1, r3
    6c04:	41a2      	sbcs	r2, r4
    6c06:	000b      	movs	r3, r1
    6c08:	0014      	movs	r4, r2
    6c0a:	653b      	str	r3, [r7, #80]	; 0x50
    6c0c:	657c      	str	r4, [r7, #84]	; 0x54
		baud_calculated = (65536 * scale) >> SHIFT;
    6c0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6c10:	0c1b      	lsrs	r3, r3, #16
    6c12:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    6c14:	0416      	lsls	r6, r2, #16
    6c16:	431e      	orrs	r6, r3
    6c18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6c1a:	041d      	lsls	r5, r3, #16
    6c1c:	0033      	movs	r3, r6
    6c1e:	66bb      	str	r3, [r7, #104]	; 0x68
    6c20:	2300      	movs	r3, #0
    6c22:	66fb      	str	r3, [r7, #108]	; 0x6c
    6c24:	e07d      	b.n	6d22 <_sercom_get_async_baud_val+0x1ca>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    6c26:	2333      	movs	r3, #51	; 0x33
    6c28:	18fb      	adds	r3, r7, r3
    6c2a:	781b      	ldrb	r3, [r3, #0]
    6c2c:	2b01      	cmp	r3, #1
    6c2e:	d000      	beq.n	6c32 <_sercom_get_async_baud_val+0xda>
    6c30:	e077      	b.n	6d22 <_sercom_get_async_baud_val+0x1ca>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    6c32:	2337      	movs	r3, #55	; 0x37
    6c34:	2230      	movs	r2, #48	; 0x30
    6c36:	4694      	mov	ip, r2
    6c38:	44bc      	add	ip, r7
    6c3a:	4463      	add	r3, ip
    6c3c:	2200      	movs	r2, #0
    6c3e:	701a      	strb	r2, [r3, #0]
    6c40:	e04e      	b.n	6ce0 <_sercom_get_async_baud_val+0x188>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    6c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6c44:	62bb      	str	r3, [r7, #40]	; 0x28
    6c46:	2300      	movs	r3, #0
    6c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    6c4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    6c4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    6c4e:	0003      	movs	r3, r0
    6c50:	0f5b      	lsrs	r3, r3, #29
    6c52:	000a      	movs	r2, r1
    6c54:	00d2      	lsls	r2, r2, #3
    6c56:	4313      	orrs	r3, r2
    6c58:	64fb      	str	r3, [r7, #76]	; 0x4c
    6c5a:	0003      	movs	r3, r0
    6c5c:	00db      	lsls	r3, r3, #3
    6c5e:	64bb      	str	r3, [r7, #72]	; 0x48
			temp2 = ((uint64_t)baudrate * sample_num);
    6c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6c62:	623b      	str	r3, [r7, #32]
    6c64:	2300      	movs	r3, #0
    6c66:	627b      	str	r3, [r7, #36]	; 0x24
    6c68:	2358      	movs	r3, #88	; 0x58
    6c6a:	2230      	movs	r2, #48	; 0x30
    6c6c:	4694      	mov	ip, r2
    6c6e:	44bc      	add	ip, r7
    6c70:	4463      	add	r3, ip
    6c72:	781b      	ldrb	r3, [r3, #0]
    6c74:	b2db      	uxtb	r3, r3
    6c76:	61bb      	str	r3, [r7, #24]
    6c78:	2300      	movs	r3, #0
    6c7a:	61fb      	str	r3, [r7, #28]
    6c7c:	4c2e      	ldr	r4, [pc, #184]	; (6d38 <_sercom_get_async_baud_val+0x1e0>)
    6c7e:	69ba      	ldr	r2, [r7, #24]
    6c80:	69fb      	ldr	r3, [r7, #28]
    6c82:	6a38      	ldr	r0, [r7, #32]
    6c84:	6a79      	ldr	r1, [r7, #36]	; 0x24
    6c86:	47a0      	blx	r4
    6c88:	0003      	movs	r3, r0
    6c8a:	000c      	movs	r4, r1
    6c8c:	643b      	str	r3, [r7, #64]	; 0x40
    6c8e:	647c      	str	r4, [r7, #68]	; 0x44
			baud_int = long_division(temp1, temp2);
    6c90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6c92:	6c7c      	ldr	r4, [r7, #68]	; 0x44
    6c94:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    6c96:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    6c98:	001a      	movs	r2, r3
    6c9a:	0023      	movs	r3, r4
    6c9c:	4c27      	ldr	r4, [pc, #156]	; (6d3c <_sercom_get_async_baud_val+0x1e4>)
    6c9e:	47a0      	blx	r4
    6ca0:	0003      	movs	r3, r0
    6ca2:	000c      	movs	r4, r1
    6ca4:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int -= baud_fp;
    6ca6:	2337      	movs	r3, #55	; 0x37
    6ca8:	2230      	movs	r2, #48	; 0x30
    6caa:	4694      	mov	ip, r2
    6cac:	44bc      	add	ip, r7
    6cae:	4463      	add	r3, ip
    6cb0:	781b      	ldrb	r3, [r3, #0]
    6cb2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    6cb4:	1ad3      	subs	r3, r2, r3
    6cb6:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int = baud_int / BAUD_FP_MAX;
    6cb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6cba:	08db      	lsrs	r3, r3, #3
    6cbc:	663b      	str	r3, [r7, #96]	; 0x60
			if(baud_int < BAUD_INT_MAX) {
    6cbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6cc0:	4a1f      	ldr	r2, [pc, #124]	; (6d40 <_sercom_get_async_baud_val+0x1e8>)
    6cc2:	4293      	cmp	r3, r2
    6cc4:	d915      	bls.n	6cf2 <_sercom_get_async_baud_val+0x19a>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    6cc6:	2337      	movs	r3, #55	; 0x37
    6cc8:	2230      	movs	r2, #48	; 0x30
    6cca:	4694      	mov	ip, r2
    6ccc:	44bc      	add	ip, r7
    6cce:	4463      	add	r3, ip
    6cd0:	781a      	ldrb	r2, [r3, #0]
    6cd2:	2337      	movs	r3, #55	; 0x37
    6cd4:	2130      	movs	r1, #48	; 0x30
    6cd6:	468c      	mov	ip, r1
    6cd8:	44bc      	add	ip, r7
    6cda:	4463      	add	r3, ip
    6cdc:	3201      	adds	r2, #1
    6cde:	701a      	strb	r2, [r3, #0]
    6ce0:	2337      	movs	r3, #55	; 0x37
    6ce2:	2230      	movs	r2, #48	; 0x30
    6ce4:	4694      	mov	ip, r2
    6ce6:	44bc      	add	ip, r7
    6ce8:	4463      	add	r3, ip
    6cea:	781b      	ldrb	r3, [r3, #0]
    6cec:	2b07      	cmp	r3, #7
    6cee:	d9a8      	bls.n	6c42 <_sercom_get_async_baud_val+0xea>
    6cf0:	e000      	b.n	6cf4 <_sercom_get_async_baud_val+0x19c>
				break;
    6cf2:	46c0      	nop			; (mov r8, r8)
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    6cf4:	2337      	movs	r3, #55	; 0x37
    6cf6:	2230      	movs	r2, #48	; 0x30
    6cf8:	4694      	mov	ip, r2
    6cfa:	44bc      	add	ip, r7
    6cfc:	4463      	add	r3, ip
    6cfe:	781b      	ldrb	r3, [r3, #0]
    6d00:	2b08      	cmp	r3, #8
    6d02:	d101      	bne.n	6d08 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6d04:	2340      	movs	r3, #64	; 0x40
    6d06:	e012      	b.n	6d2e <_sercom_get_async_baud_val+0x1d6>
		}
		baud_calculated = baud_int | (baud_fp << 13);
    6d08:	2337      	movs	r3, #55	; 0x37
    6d0a:	2230      	movs	r2, #48	; 0x30
    6d0c:	4694      	mov	ip, r2
    6d0e:	44bc      	add	ip, r7
    6d10:	4463      	add	r3, ip
    6d12:	781b      	ldrb	r3, [r3, #0]
    6d14:	035b      	lsls	r3, r3, #13
    6d16:	001a      	movs	r2, r3
    6d18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6d1a:	4313      	orrs	r3, r2
    6d1c:	66bb      	str	r3, [r7, #104]	; 0x68
    6d1e:	2300      	movs	r3, #0
    6d20:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	*baudval = baud_calculated;
    6d22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    6d24:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    6d26:	b29a      	uxth	r2, r3
    6d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6d2a:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    6d2c:	2300      	movs	r3, #0
}
    6d2e:	0018      	movs	r0, r3
    6d30:	46bd      	mov	sp, r7
    6d32:	b01d      	add	sp, #116	; 0x74
    6d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d36:	46c0      	nop			; (mov r8, r8)
    6d38:	00014689 	.word	0x00014689
    6d3c:	000069fb 	.word	0x000069fb
    6d40:	00001fff 	.word	0x00001fff

00006d44 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    6d44:	b580      	push	{r7, lr}
    6d46:	b084      	sub	sp, #16
    6d48:	af00      	add	r7, sp, #0
    6d4a:	0002      	movs	r2, r0
    6d4c:	1dfb      	adds	r3, r7, #7
    6d4e:	701a      	strb	r2, [r3, #0]
    6d50:	1dbb      	adds	r3, r7, #6
    6d52:	1c0a      	adds	r2, r1, #0
    6d54:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    6d56:	4b1a      	ldr	r3, [pc, #104]	; (6dc0 <sercom_set_gclk_generator+0x7c>)
    6d58:	781b      	ldrb	r3, [r3, #0]
    6d5a:	2201      	movs	r2, #1
    6d5c:	4053      	eors	r3, r2
    6d5e:	b2db      	uxtb	r3, r3
    6d60:	2b00      	cmp	r3, #0
    6d62:	d103      	bne.n	6d6c <sercom_set_gclk_generator+0x28>
    6d64:	1dbb      	adds	r3, r7, #6
    6d66:	781b      	ldrb	r3, [r3, #0]
    6d68:	2b00      	cmp	r3, #0
    6d6a:	d01b      	beq.n	6da4 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    6d6c:	230c      	movs	r3, #12
    6d6e:	18fb      	adds	r3, r7, r3
    6d70:	0018      	movs	r0, r3
    6d72:	4b14      	ldr	r3, [pc, #80]	; (6dc4 <sercom_set_gclk_generator+0x80>)
    6d74:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    6d76:	230c      	movs	r3, #12
    6d78:	18fb      	adds	r3, r7, r3
    6d7a:	1dfa      	adds	r2, r7, #7
    6d7c:	7812      	ldrb	r2, [r2, #0]
    6d7e:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    6d80:	230c      	movs	r3, #12
    6d82:	18fb      	adds	r3, r7, r3
    6d84:	0019      	movs	r1, r3
    6d86:	2013      	movs	r0, #19
    6d88:	4b0f      	ldr	r3, [pc, #60]	; (6dc8 <sercom_set_gclk_generator+0x84>)
    6d8a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    6d8c:	2013      	movs	r0, #19
    6d8e:	4b0f      	ldr	r3, [pc, #60]	; (6dcc <sercom_set_gclk_generator+0x88>)
    6d90:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    6d92:	4b0b      	ldr	r3, [pc, #44]	; (6dc0 <sercom_set_gclk_generator+0x7c>)
    6d94:	1dfa      	adds	r2, r7, #7
    6d96:	7812      	ldrb	r2, [r2, #0]
    6d98:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    6d9a:	4b09      	ldr	r3, [pc, #36]	; (6dc0 <sercom_set_gclk_generator+0x7c>)
    6d9c:	2201      	movs	r2, #1
    6d9e:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    6da0:	2300      	movs	r3, #0
    6da2:	e008      	b.n	6db6 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    6da4:	4b06      	ldr	r3, [pc, #24]	; (6dc0 <sercom_set_gclk_generator+0x7c>)
    6da6:	785b      	ldrb	r3, [r3, #1]
    6da8:	1dfa      	adds	r2, r7, #7
    6daa:	7812      	ldrb	r2, [r2, #0]
    6dac:	429a      	cmp	r2, r3
    6dae:	d101      	bne.n	6db4 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    6db0:	2300      	movs	r3, #0
    6db2:	e000      	b.n	6db6 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    6db4:	231d      	movs	r3, #29
}
    6db6:	0018      	movs	r0, r3
    6db8:	46bd      	mov	sp, r7
    6dba:	b004      	add	sp, #16
    6dbc:	bd80      	pop	{r7, pc}
    6dbe:	46c0      	nop			; (mov r8, r8)
    6dc0:	200001dc 	.word	0x200001dc
    6dc4:	000069e5 	.word	0x000069e5
    6dc8:	00007b79 	.word	0x00007b79
    6dcc:	00007bbd 	.word	0x00007bbd

00006dd0 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    6dd0:	b580      	push	{r7, lr}
    6dd2:	b082      	sub	sp, #8
    6dd4:	af00      	add	r7, sp, #0
    6dd6:	6078      	str	r0, [r7, #4]
    6dd8:	000a      	movs	r2, r1
    6dda:	1cfb      	adds	r3, r7, #3
    6ddc:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    6dde:	687b      	ldr	r3, [r7, #4]
    6de0:	4a4d      	ldr	r2, [pc, #308]	; (6f18 <_sercom_get_default_pad+0x148>)
    6de2:	4293      	cmp	r3, r2
    6de4:	d03f      	beq.n	6e66 <_sercom_get_default_pad+0x96>
    6de6:	4a4c      	ldr	r2, [pc, #304]	; (6f18 <_sercom_get_default_pad+0x148>)
    6de8:	4293      	cmp	r3, r2
    6dea:	d806      	bhi.n	6dfa <_sercom_get_default_pad+0x2a>
    6dec:	4a4b      	ldr	r2, [pc, #300]	; (6f1c <_sercom_get_default_pad+0x14c>)
    6dee:	4293      	cmp	r3, r2
    6df0:	d00f      	beq.n	6e12 <_sercom_get_default_pad+0x42>
    6df2:	4a4b      	ldr	r2, [pc, #300]	; (6f20 <_sercom_get_default_pad+0x150>)
    6df4:	4293      	cmp	r3, r2
    6df6:	d021      	beq.n	6e3c <_sercom_get_default_pad+0x6c>
    6df8:	e089      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6dfa:	4a4a      	ldr	r2, [pc, #296]	; (6f24 <_sercom_get_default_pad+0x154>)
    6dfc:	4293      	cmp	r3, r2
    6dfe:	d100      	bne.n	6e02 <_sercom_get_default_pad+0x32>
    6e00:	e05b      	b.n	6eba <_sercom_get_default_pad+0xea>
    6e02:	4a49      	ldr	r2, [pc, #292]	; (6f28 <_sercom_get_default_pad+0x158>)
    6e04:	4293      	cmp	r3, r2
    6e06:	d100      	bne.n	6e0a <_sercom_get_default_pad+0x3a>
    6e08:	e06c      	b.n	6ee4 <_sercom_get_default_pad+0x114>
    6e0a:	4a48      	ldr	r2, [pc, #288]	; (6f2c <_sercom_get_default_pad+0x15c>)
    6e0c:	4293      	cmp	r3, r2
    6e0e:	d03f      	beq.n	6e90 <_sercom_get_default_pad+0xc0>
    6e10:	e07d      	b.n	6f0e <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    6e12:	1cfb      	adds	r3, r7, #3
    6e14:	781b      	ldrb	r3, [r3, #0]
    6e16:	2b01      	cmp	r3, #1
    6e18:	d00a      	beq.n	6e30 <_sercom_get_default_pad+0x60>
    6e1a:	dc02      	bgt.n	6e22 <_sercom_get_default_pad+0x52>
    6e1c:	2b00      	cmp	r3, #0
    6e1e:	d005      	beq.n	6e2c <_sercom_get_default_pad+0x5c>
    6e20:	e075      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6e22:	2b02      	cmp	r3, #2
    6e24:	d006      	beq.n	6e34 <_sercom_get_default_pad+0x64>
    6e26:	2b03      	cmp	r3, #3
    6e28:	d006      	beq.n	6e38 <_sercom_get_default_pad+0x68>
    6e2a:	e070      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6e2c:	4b40      	ldr	r3, [pc, #256]	; (6f30 <_sercom_get_default_pad+0x160>)
    6e2e:	e06f      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e30:	4b40      	ldr	r3, [pc, #256]	; (6f34 <_sercom_get_default_pad+0x164>)
    6e32:	e06d      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e34:	4b40      	ldr	r3, [pc, #256]	; (6f38 <_sercom_get_default_pad+0x168>)
    6e36:	e06b      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e38:	4b40      	ldr	r3, [pc, #256]	; (6f3c <_sercom_get_default_pad+0x16c>)
    6e3a:	e069      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e3c:	1cfb      	adds	r3, r7, #3
    6e3e:	781b      	ldrb	r3, [r3, #0]
    6e40:	2b01      	cmp	r3, #1
    6e42:	d00a      	beq.n	6e5a <_sercom_get_default_pad+0x8a>
    6e44:	dc02      	bgt.n	6e4c <_sercom_get_default_pad+0x7c>
    6e46:	2b00      	cmp	r3, #0
    6e48:	d005      	beq.n	6e56 <_sercom_get_default_pad+0x86>
    6e4a:	e060      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6e4c:	2b02      	cmp	r3, #2
    6e4e:	d006      	beq.n	6e5e <_sercom_get_default_pad+0x8e>
    6e50:	2b03      	cmp	r3, #3
    6e52:	d006      	beq.n	6e62 <_sercom_get_default_pad+0x92>
    6e54:	e05b      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6e56:	2303      	movs	r3, #3
    6e58:	e05a      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e5a:	4b39      	ldr	r3, [pc, #228]	; (6f40 <_sercom_get_default_pad+0x170>)
    6e5c:	e058      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e5e:	4b39      	ldr	r3, [pc, #228]	; (6f44 <_sercom_get_default_pad+0x174>)
    6e60:	e056      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e62:	4b39      	ldr	r3, [pc, #228]	; (6f48 <_sercom_get_default_pad+0x178>)
    6e64:	e054      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e66:	1cfb      	adds	r3, r7, #3
    6e68:	781b      	ldrb	r3, [r3, #0]
    6e6a:	2b01      	cmp	r3, #1
    6e6c:	d00a      	beq.n	6e84 <_sercom_get_default_pad+0xb4>
    6e6e:	dc02      	bgt.n	6e76 <_sercom_get_default_pad+0xa6>
    6e70:	2b00      	cmp	r3, #0
    6e72:	d005      	beq.n	6e80 <_sercom_get_default_pad+0xb0>
    6e74:	e04b      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6e76:	2b02      	cmp	r3, #2
    6e78:	d006      	beq.n	6e88 <_sercom_get_default_pad+0xb8>
    6e7a:	2b03      	cmp	r3, #3
    6e7c:	d006      	beq.n	6e8c <_sercom_get_default_pad+0xbc>
    6e7e:	e046      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6e80:	4b32      	ldr	r3, [pc, #200]	; (6f4c <_sercom_get_default_pad+0x17c>)
    6e82:	e045      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e84:	4b32      	ldr	r3, [pc, #200]	; (6f50 <_sercom_get_default_pad+0x180>)
    6e86:	e043      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e88:	4b32      	ldr	r3, [pc, #200]	; (6f54 <_sercom_get_default_pad+0x184>)
    6e8a:	e041      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e8c:	4b32      	ldr	r3, [pc, #200]	; (6f58 <_sercom_get_default_pad+0x188>)
    6e8e:	e03f      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6e90:	1cfb      	adds	r3, r7, #3
    6e92:	781b      	ldrb	r3, [r3, #0]
    6e94:	2b01      	cmp	r3, #1
    6e96:	d00a      	beq.n	6eae <_sercom_get_default_pad+0xde>
    6e98:	dc02      	bgt.n	6ea0 <_sercom_get_default_pad+0xd0>
    6e9a:	2b00      	cmp	r3, #0
    6e9c:	d005      	beq.n	6eaa <_sercom_get_default_pad+0xda>
    6e9e:	e036      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6ea0:	2b02      	cmp	r3, #2
    6ea2:	d006      	beq.n	6eb2 <_sercom_get_default_pad+0xe2>
    6ea4:	2b03      	cmp	r3, #3
    6ea6:	d006      	beq.n	6eb6 <_sercom_get_default_pad+0xe6>
    6ea8:	e031      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6eaa:	4b2c      	ldr	r3, [pc, #176]	; (6f5c <_sercom_get_default_pad+0x18c>)
    6eac:	e030      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6eae:	4b2c      	ldr	r3, [pc, #176]	; (6f60 <_sercom_get_default_pad+0x190>)
    6eb0:	e02e      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6eb2:	4b2c      	ldr	r3, [pc, #176]	; (6f64 <_sercom_get_default_pad+0x194>)
    6eb4:	e02c      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6eb6:	4b2c      	ldr	r3, [pc, #176]	; (6f68 <_sercom_get_default_pad+0x198>)
    6eb8:	e02a      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6eba:	1cfb      	adds	r3, r7, #3
    6ebc:	781b      	ldrb	r3, [r3, #0]
    6ebe:	2b01      	cmp	r3, #1
    6ec0:	d00a      	beq.n	6ed8 <_sercom_get_default_pad+0x108>
    6ec2:	dc02      	bgt.n	6eca <_sercom_get_default_pad+0xfa>
    6ec4:	2b00      	cmp	r3, #0
    6ec6:	d005      	beq.n	6ed4 <_sercom_get_default_pad+0x104>
    6ec8:	e021      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6eca:	2b02      	cmp	r3, #2
    6ecc:	d006      	beq.n	6edc <_sercom_get_default_pad+0x10c>
    6ece:	2b03      	cmp	r3, #3
    6ed0:	d006      	beq.n	6ee0 <_sercom_get_default_pad+0x110>
    6ed2:	e01c      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6ed4:	4b25      	ldr	r3, [pc, #148]	; (6f6c <_sercom_get_default_pad+0x19c>)
    6ed6:	e01b      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6ed8:	4b25      	ldr	r3, [pc, #148]	; (6f70 <_sercom_get_default_pad+0x1a0>)
    6eda:	e019      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6edc:	4b25      	ldr	r3, [pc, #148]	; (6f74 <_sercom_get_default_pad+0x1a4>)
    6ede:	e017      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6ee0:	4b25      	ldr	r3, [pc, #148]	; (6f78 <_sercom_get_default_pad+0x1a8>)
    6ee2:	e015      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6ee4:	1cfb      	adds	r3, r7, #3
    6ee6:	781b      	ldrb	r3, [r3, #0]
    6ee8:	2b01      	cmp	r3, #1
    6eea:	d00a      	beq.n	6f02 <_sercom_get_default_pad+0x132>
    6eec:	dc02      	bgt.n	6ef4 <_sercom_get_default_pad+0x124>
    6eee:	2b00      	cmp	r3, #0
    6ef0:	d005      	beq.n	6efe <_sercom_get_default_pad+0x12e>
    6ef2:	e00c      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6ef4:	2b02      	cmp	r3, #2
    6ef6:	d006      	beq.n	6f06 <_sercom_get_default_pad+0x136>
    6ef8:	2b03      	cmp	r3, #3
    6efa:	d006      	beq.n	6f0a <_sercom_get_default_pad+0x13a>
    6efc:	e007      	b.n	6f0e <_sercom_get_default_pad+0x13e>
    6efe:	4b1f      	ldr	r3, [pc, #124]	; (6f7c <_sercom_get_default_pad+0x1ac>)
    6f00:	e006      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6f02:	4b1f      	ldr	r3, [pc, #124]	; (6f80 <_sercom_get_default_pad+0x1b0>)
    6f04:	e004      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6f06:	4b1f      	ldr	r3, [pc, #124]	; (6f84 <_sercom_get_default_pad+0x1b4>)
    6f08:	e002      	b.n	6f10 <_sercom_get_default_pad+0x140>
    6f0a:	4b1f      	ldr	r3, [pc, #124]	; (6f88 <_sercom_get_default_pad+0x1b8>)
    6f0c:	e000      	b.n	6f10 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    6f0e:	2300      	movs	r3, #0
}
    6f10:	0018      	movs	r0, r3
    6f12:	46bd      	mov	sp, r7
    6f14:	b002      	add	sp, #8
    6f16:	bd80      	pop	{r7, pc}
    6f18:	42001000 	.word	0x42001000
    6f1c:	42000800 	.word	0x42000800
    6f20:	42000c00 	.word	0x42000c00
    6f24:	42001800 	.word	0x42001800
    6f28:	42001c00 	.word	0x42001c00
    6f2c:	42001400 	.word	0x42001400
    6f30:	00040003 	.word	0x00040003
    6f34:	00050003 	.word	0x00050003
    6f38:	00060003 	.word	0x00060003
    6f3c:	00070003 	.word	0x00070003
    6f40:	00010003 	.word	0x00010003
    6f44:	001e0003 	.word	0x001e0003
    6f48:	001f0003 	.word	0x001f0003
    6f4c:	00080003 	.word	0x00080003
    6f50:	00090003 	.word	0x00090003
    6f54:	000a0003 	.word	0x000a0003
    6f58:	000b0003 	.word	0x000b0003
    6f5c:	00100003 	.word	0x00100003
    6f60:	00110003 	.word	0x00110003
    6f64:	00120003 	.word	0x00120003
    6f68:	00130003 	.word	0x00130003
    6f6c:	000c0003 	.word	0x000c0003
    6f70:	000d0003 	.word	0x000d0003
    6f74:	000e0003 	.word	0x000e0003
    6f78:	000f0003 	.word	0x000f0003
    6f7c:	00160003 	.word	0x00160003
    6f80:	00170003 	.word	0x00170003
    6f84:	00180003 	.word	0x00180003
    6f88:	00190003 	.word	0x00190003

00006f8c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    6f8c:	b590      	push	{r4, r7, lr}
    6f8e:	b08b      	sub	sp, #44	; 0x2c
    6f90:	af00      	add	r7, sp, #0
    6f92:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    6f94:	230c      	movs	r3, #12
    6f96:	18fb      	adds	r3, r7, r3
    6f98:	4a0f      	ldr	r2, [pc, #60]	; (6fd8 <_sercom_get_sercom_inst_index+0x4c>)
    6f9a:	ca13      	ldmia	r2!, {r0, r1, r4}
    6f9c:	c313      	stmia	r3!, {r0, r1, r4}
    6f9e:	ca13      	ldmia	r2!, {r0, r1, r4}
    6fa0:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6fa2:	2300      	movs	r3, #0
    6fa4:	627b      	str	r3, [r7, #36]	; 0x24
    6fa6:	e00e      	b.n	6fc6 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    6fa8:	230c      	movs	r3, #12
    6faa:	18fb      	adds	r3, r7, r3
    6fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6fae:	0092      	lsls	r2, r2, #2
    6fb0:	58d3      	ldr	r3, [r2, r3]
    6fb2:	001a      	movs	r2, r3
    6fb4:	687b      	ldr	r3, [r7, #4]
    6fb6:	429a      	cmp	r2, r3
    6fb8:	d102      	bne.n	6fc0 <_sercom_get_sercom_inst_index+0x34>
			return i;
    6fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6fbc:	b2db      	uxtb	r3, r3
    6fbe:	e006      	b.n	6fce <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6fc2:	3301      	adds	r3, #1
    6fc4:	627b      	str	r3, [r7, #36]	; 0x24
    6fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6fc8:	2b05      	cmp	r3, #5
    6fca:	d9ed      	bls.n	6fa8 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    6fcc:	2300      	movs	r3, #0
}
    6fce:	0018      	movs	r0, r3
    6fd0:	46bd      	mov	sp, r7
    6fd2:	b00b      	add	sp, #44	; 0x2c
    6fd4:	bd90      	pop	{r4, r7, pc}
    6fd6:	46c0      	nop			; (mov r8, r8)
    6fd8:	00017560 	.word	0x00017560

00006fdc <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    6fdc:	b580      	push	{r7, lr}
    6fde:	b082      	sub	sp, #8
    6fe0:	af00      	add	r7, sp, #0
    6fe2:	0002      	movs	r2, r0
    6fe4:	1dfb      	adds	r3, r7, #7
    6fe6:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    6fe8:	46c0      	nop			; (mov r8, r8)
    6fea:	46bd      	mov	sp, r7
    6fec:	b002      	add	sp, #8
    6fee:	bd80      	pop	{r7, pc}

00006ff0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    6ff0:	b580      	push	{r7, lr}
    6ff2:	b084      	sub	sp, #16
    6ff4:	af00      	add	r7, sp, #0
    6ff6:	0002      	movs	r2, r0
    6ff8:	6039      	str	r1, [r7, #0]
    6ffa:	1dfb      	adds	r3, r7, #7
    6ffc:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    6ffe:	4b13      	ldr	r3, [pc, #76]	; (704c <_sercom_set_handler+0x5c>)
    7000:	781b      	ldrb	r3, [r3, #0]
    7002:	2201      	movs	r2, #1
    7004:	4053      	eors	r3, r2
    7006:	b2db      	uxtb	r3, r3
    7008:	2b00      	cmp	r3, #0
    700a:	d015      	beq.n	7038 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    700c:	2300      	movs	r3, #0
    700e:	60fb      	str	r3, [r7, #12]
    7010:	e00c      	b.n	702c <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    7012:	4b0f      	ldr	r3, [pc, #60]	; (7050 <_sercom_set_handler+0x60>)
    7014:	68fa      	ldr	r2, [r7, #12]
    7016:	0092      	lsls	r2, r2, #2
    7018:	490e      	ldr	r1, [pc, #56]	; (7054 <_sercom_set_handler+0x64>)
    701a:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    701c:	4b0e      	ldr	r3, [pc, #56]	; (7058 <_sercom_set_handler+0x68>)
    701e:	68fa      	ldr	r2, [r7, #12]
    7020:	0092      	lsls	r2, r2, #2
    7022:	2100      	movs	r1, #0
    7024:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7026:	68fb      	ldr	r3, [r7, #12]
    7028:	3301      	adds	r3, #1
    702a:	60fb      	str	r3, [r7, #12]
    702c:	68fb      	ldr	r3, [r7, #12]
    702e:	2b05      	cmp	r3, #5
    7030:	d9ef      	bls.n	7012 <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    7032:	4b06      	ldr	r3, [pc, #24]	; (704c <_sercom_set_handler+0x5c>)
    7034:	2201      	movs	r2, #1
    7036:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    7038:	1dfb      	adds	r3, r7, #7
    703a:	781a      	ldrb	r2, [r3, #0]
    703c:	4b04      	ldr	r3, [pc, #16]	; (7050 <_sercom_set_handler+0x60>)
    703e:	0092      	lsls	r2, r2, #2
    7040:	6839      	ldr	r1, [r7, #0]
    7042:	50d1      	str	r1, [r2, r3]
}
    7044:	46c0      	nop			; (mov r8, r8)
    7046:	46bd      	mov	sp, r7
    7048:	b004      	add	sp, #16
    704a:	bd80      	pop	{r7, pc}
    704c:	200001de 	.word	0x200001de
    7050:	200001e0 	.word	0x200001e0
    7054:	00006fdd 	.word	0x00006fdd
    7058:	20000468 	.word	0x20000468

0000705c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    705c:	b590      	push	{r4, r7, lr}
    705e:	b085      	sub	sp, #20
    7060:	af00      	add	r7, sp, #0
    7062:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    7064:	2308      	movs	r3, #8
    7066:	18fb      	adds	r3, r7, r3
    7068:	4a0b      	ldr	r2, [pc, #44]	; (7098 <_sercom_get_interrupt_vector+0x3c>)
    706a:	6811      	ldr	r1, [r2, #0]
    706c:	6019      	str	r1, [r3, #0]
    706e:	8892      	ldrh	r2, [r2, #4]
    7070:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    7072:	230f      	movs	r3, #15
    7074:	18fc      	adds	r4, r7, r3
    7076:	687b      	ldr	r3, [r7, #4]
    7078:	0018      	movs	r0, r3
    707a:	4b08      	ldr	r3, [pc, #32]	; (709c <_sercom_get_interrupt_vector+0x40>)
    707c:	4798      	blx	r3
    707e:	0003      	movs	r3, r0
    7080:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    7082:	230f      	movs	r3, #15
    7084:	18fb      	adds	r3, r7, r3
    7086:	781b      	ldrb	r3, [r3, #0]
    7088:	2208      	movs	r2, #8
    708a:	18ba      	adds	r2, r7, r2
    708c:	5cd3      	ldrb	r3, [r2, r3]
    708e:	b25b      	sxtb	r3, r3
}
    7090:	0018      	movs	r0, r3
    7092:	46bd      	mov	sp, r7
    7094:	b005      	add	sp, #20
    7096:	bd90      	pop	{r4, r7, pc}
    7098:	00017578 	.word	0x00017578
    709c:	00006f8d 	.word	0x00006f8d

000070a0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    70a0:	b580      	push	{r7, lr}
    70a2:	af00      	add	r7, sp, #0
    70a4:	4b03      	ldr	r3, [pc, #12]	; (70b4 <SERCOM0_Handler+0x14>)
    70a6:	681b      	ldr	r3, [r3, #0]
    70a8:	2000      	movs	r0, #0
    70aa:	4798      	blx	r3
    70ac:	46c0      	nop			; (mov r8, r8)
    70ae:	46bd      	mov	sp, r7
    70b0:	bd80      	pop	{r7, pc}
    70b2:	46c0      	nop			; (mov r8, r8)
    70b4:	200001e0 	.word	0x200001e0

000070b8 <SERCOM1_Handler>:
    70b8:	b580      	push	{r7, lr}
    70ba:	af00      	add	r7, sp, #0
    70bc:	4b03      	ldr	r3, [pc, #12]	; (70cc <SERCOM1_Handler+0x14>)
    70be:	685b      	ldr	r3, [r3, #4]
    70c0:	2001      	movs	r0, #1
    70c2:	4798      	blx	r3
    70c4:	46c0      	nop			; (mov r8, r8)
    70c6:	46bd      	mov	sp, r7
    70c8:	bd80      	pop	{r7, pc}
    70ca:	46c0      	nop			; (mov r8, r8)
    70cc:	200001e0 	.word	0x200001e0

000070d0 <SERCOM2_Handler>:
    70d0:	b580      	push	{r7, lr}
    70d2:	af00      	add	r7, sp, #0
    70d4:	4b03      	ldr	r3, [pc, #12]	; (70e4 <SERCOM2_Handler+0x14>)
    70d6:	689b      	ldr	r3, [r3, #8]
    70d8:	2002      	movs	r0, #2
    70da:	4798      	blx	r3
    70dc:	46c0      	nop			; (mov r8, r8)
    70de:	46bd      	mov	sp, r7
    70e0:	bd80      	pop	{r7, pc}
    70e2:	46c0      	nop			; (mov r8, r8)
    70e4:	200001e0 	.word	0x200001e0

000070e8 <SERCOM3_Handler>:
    70e8:	b580      	push	{r7, lr}
    70ea:	af00      	add	r7, sp, #0
    70ec:	4b03      	ldr	r3, [pc, #12]	; (70fc <SERCOM3_Handler+0x14>)
    70ee:	68db      	ldr	r3, [r3, #12]
    70f0:	2003      	movs	r0, #3
    70f2:	4798      	blx	r3
    70f4:	46c0      	nop			; (mov r8, r8)
    70f6:	46bd      	mov	sp, r7
    70f8:	bd80      	pop	{r7, pc}
    70fa:	46c0      	nop			; (mov r8, r8)
    70fc:	200001e0 	.word	0x200001e0

00007100 <SERCOM4_Handler>:
    7100:	b580      	push	{r7, lr}
    7102:	af00      	add	r7, sp, #0
    7104:	4b03      	ldr	r3, [pc, #12]	; (7114 <SERCOM4_Handler+0x14>)
    7106:	691b      	ldr	r3, [r3, #16]
    7108:	2004      	movs	r0, #4
    710a:	4798      	blx	r3
    710c:	46c0      	nop			; (mov r8, r8)
    710e:	46bd      	mov	sp, r7
    7110:	bd80      	pop	{r7, pc}
    7112:	46c0      	nop			; (mov r8, r8)
    7114:	200001e0 	.word	0x200001e0

00007118 <SERCOM5_Handler>:
    7118:	b580      	push	{r7, lr}
    711a:	af00      	add	r7, sp, #0
    711c:	4b03      	ldr	r3, [pc, #12]	; (712c <SERCOM5_Handler+0x14>)
    711e:	695b      	ldr	r3, [r3, #20]
    7120:	2005      	movs	r0, #5
    7122:	4798      	blx	r3
    7124:	46c0      	nop			; (mov r8, r8)
    7126:	46bd      	mov	sp, r7
    7128:	bd80      	pop	{r7, pc}
    712a:	46c0      	nop			; (mov r8, r8)
    712c:	200001e0 	.word	0x200001e0

00007130 <system_pinmux_get_config_defaults>:
{
    7130:	b580      	push	{r7, lr}
    7132:	b082      	sub	sp, #8
    7134:	af00      	add	r7, sp, #0
    7136:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7138:	687b      	ldr	r3, [r7, #4]
    713a:	2280      	movs	r2, #128	; 0x80
    713c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    713e:	687b      	ldr	r3, [r7, #4]
    7140:	2200      	movs	r2, #0
    7142:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    7144:	687b      	ldr	r3, [r7, #4]
    7146:	2201      	movs	r2, #1
    7148:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    714a:	687b      	ldr	r3, [r7, #4]
    714c:	2200      	movs	r2, #0
    714e:	70da      	strb	r2, [r3, #3]
}
    7150:	46c0      	nop			; (mov r8, r8)
    7152:	46bd      	mov	sp, r7
    7154:	b002      	add	sp, #8
    7156:	bd80      	pop	{r7, pc}

00007158 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    7158:	b580      	push	{r7, lr}
    715a:	b084      	sub	sp, #16
    715c:	af00      	add	r7, sp, #0
    715e:	0002      	movs	r2, r0
    7160:	6039      	str	r1, [r7, #0]
    7162:	1dfb      	adds	r3, r7, #7
    7164:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    7166:	230c      	movs	r3, #12
    7168:	18fb      	adds	r3, r7, r3
    716a:	0018      	movs	r0, r3
    716c:	4b10      	ldr	r3, [pc, #64]	; (71b0 <port_pin_set_config+0x58>)
    716e:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    7170:	230c      	movs	r3, #12
    7172:	18fb      	adds	r3, r7, r3
    7174:	2280      	movs	r2, #128	; 0x80
    7176:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    7178:	683b      	ldr	r3, [r7, #0]
    717a:	781a      	ldrb	r2, [r3, #0]
    717c:	230c      	movs	r3, #12
    717e:	18fb      	adds	r3, r7, r3
    7180:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    7182:	683b      	ldr	r3, [r7, #0]
    7184:	785a      	ldrb	r2, [r3, #1]
    7186:	230c      	movs	r3, #12
    7188:	18fb      	adds	r3, r7, r3
    718a:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    718c:	683b      	ldr	r3, [r7, #0]
    718e:	789a      	ldrb	r2, [r3, #2]
    7190:	230c      	movs	r3, #12
    7192:	18fb      	adds	r3, r7, r3
    7194:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    7196:	230c      	movs	r3, #12
    7198:	18fa      	adds	r2, r7, r3
    719a:	1dfb      	adds	r3, r7, #7
    719c:	781b      	ldrb	r3, [r3, #0]
    719e:	0011      	movs	r1, r2
    71a0:	0018      	movs	r0, r3
    71a2:	4b04      	ldr	r3, [pc, #16]	; (71b4 <port_pin_set_config+0x5c>)
    71a4:	4798      	blx	r3
}
    71a6:	46c0      	nop			; (mov r8, r8)
    71a8:	46bd      	mov	sp, r7
    71aa:	b004      	add	sp, #16
    71ac:	bd80      	pop	{r7, pc}
    71ae:	46c0      	nop			; (mov r8, r8)
    71b0:	00007131 	.word	0x00007131
    71b4:	00007e65 	.word	0x00007e65

000071b8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    71b8:	b580      	push	{r7, lr}
    71ba:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    71bc:	46c0      	nop			; (mov r8, r8)
    71be:	46bd      	mov	sp, r7
    71c0:	bd80      	pop	{r7, pc}
	...

000071c4 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    71c4:	b580      	push	{r7, lr}
    71c6:	b082      	sub	sp, #8
    71c8:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    71ca:	4b10      	ldr	r3, [pc, #64]	; (720c <cpu_irq_enter_critical+0x48>)
    71cc:	681b      	ldr	r3, [r3, #0]
    71ce:	2b00      	cmp	r3, #0
    71d0:	d112      	bne.n	71f8 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    71d2:	f3ef 8310 	mrs	r3, PRIMASK
    71d6:	607b      	str	r3, [r7, #4]
  return(result);
    71d8:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    71da:	2b00      	cmp	r3, #0
    71dc:	d109      	bne.n	71f2 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    71de:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    71e0:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    71e4:	4b0a      	ldr	r3, [pc, #40]	; (7210 <cpu_irq_enter_critical+0x4c>)
    71e6:	2200      	movs	r2, #0
    71e8:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    71ea:	4b0a      	ldr	r3, [pc, #40]	; (7214 <cpu_irq_enter_critical+0x50>)
    71ec:	2201      	movs	r2, #1
    71ee:	701a      	strb	r2, [r3, #0]
    71f0:	e002      	b.n	71f8 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    71f2:	4b08      	ldr	r3, [pc, #32]	; (7214 <cpu_irq_enter_critical+0x50>)
    71f4:	2200      	movs	r2, #0
    71f6:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    71f8:	4b04      	ldr	r3, [pc, #16]	; (720c <cpu_irq_enter_critical+0x48>)
    71fa:	681b      	ldr	r3, [r3, #0]
    71fc:	1c5a      	adds	r2, r3, #1
    71fe:	4b03      	ldr	r3, [pc, #12]	; (720c <cpu_irq_enter_critical+0x48>)
    7200:	601a      	str	r2, [r3, #0]
}
    7202:	46c0      	nop			; (mov r8, r8)
    7204:	46bd      	mov	sp, r7
    7206:	b002      	add	sp, #8
    7208:	bd80      	pop	{r7, pc}
    720a:	46c0      	nop			; (mov r8, r8)
    720c:	200001f8 	.word	0x200001f8
    7210:	20000000 	.word	0x20000000
    7214:	200001fc 	.word	0x200001fc

00007218 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    7218:	b580      	push	{r7, lr}
    721a:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    721c:	4b0b      	ldr	r3, [pc, #44]	; (724c <cpu_irq_leave_critical+0x34>)
    721e:	681b      	ldr	r3, [r3, #0]
    7220:	1e5a      	subs	r2, r3, #1
    7222:	4b0a      	ldr	r3, [pc, #40]	; (724c <cpu_irq_leave_critical+0x34>)
    7224:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    7226:	4b09      	ldr	r3, [pc, #36]	; (724c <cpu_irq_leave_critical+0x34>)
    7228:	681b      	ldr	r3, [r3, #0]
    722a:	2b00      	cmp	r3, #0
    722c:	d10a      	bne.n	7244 <cpu_irq_leave_critical+0x2c>
    722e:	4b08      	ldr	r3, [pc, #32]	; (7250 <cpu_irq_leave_critical+0x38>)
    7230:	781b      	ldrb	r3, [r3, #0]
    7232:	b2db      	uxtb	r3, r3
    7234:	2b00      	cmp	r3, #0
    7236:	d005      	beq.n	7244 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    7238:	4b06      	ldr	r3, [pc, #24]	; (7254 <cpu_irq_leave_critical+0x3c>)
    723a:	2201      	movs	r2, #1
    723c:	701a      	strb	r2, [r3, #0]
    723e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7242:	b662      	cpsie	i
	}
}
    7244:	46c0      	nop			; (mov r8, r8)
    7246:	46bd      	mov	sp, r7
    7248:	bd80      	pop	{r7, pc}
    724a:	46c0      	nop			; (mov r8, r8)
    724c:	200001f8 	.word	0x200001f8
    7250:	200001fc 	.word	0x200001fc
    7254:	20000000 	.word	0x20000000

00007258 <system_gclk_gen_get_config_defaults>:
{
    7258:	b580      	push	{r7, lr}
    725a:	b082      	sub	sp, #8
    725c:	af00      	add	r7, sp, #0
    725e:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    7260:	687b      	ldr	r3, [r7, #4]
    7262:	2201      	movs	r2, #1
    7264:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    7266:	687b      	ldr	r3, [r7, #4]
    7268:	2200      	movs	r2, #0
    726a:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    726c:	687b      	ldr	r3, [r7, #4]
    726e:	2206      	movs	r2, #6
    7270:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    7272:	687b      	ldr	r3, [r7, #4]
    7274:	2200      	movs	r2, #0
    7276:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    7278:	687b      	ldr	r3, [r7, #4]
    727a:	2200      	movs	r2, #0
    727c:	725a      	strb	r2, [r3, #9]
}
    727e:	46c0      	nop			; (mov r8, r8)
    7280:	46bd      	mov	sp, r7
    7282:	b002      	add	sp, #8
    7284:	bd80      	pop	{r7, pc}

00007286 <system_clock_source_osc32k_get_config_defaults>:
{
    7286:	b580      	push	{r7, lr}
    7288:	b082      	sub	sp, #8
    728a:	af00      	add	r7, sp, #0
    728c:	6078      	str	r0, [r7, #4]
	config->enable_1khz_output  = true;
    728e:	687b      	ldr	r3, [r7, #4]
    7290:	2201      	movs	r2, #1
    7292:	705a      	strb	r2, [r3, #1]
	config->enable_32khz_output = true;
    7294:	687b      	ldr	r3, [r7, #4]
    7296:	2201      	movs	r2, #1
    7298:	709a      	strb	r2, [r3, #2]
	config->run_in_standby      = false;
    729a:	687b      	ldr	r3, [r7, #4]
    729c:	2200      	movs	r2, #0
    729e:	70da      	strb	r2, [r3, #3]
	config->on_demand           = true;
    72a0:	687b      	ldr	r3, [r7, #4]
    72a2:	2201      	movs	r2, #1
    72a4:	711a      	strb	r2, [r3, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    72a6:	687b      	ldr	r3, [r7, #4]
    72a8:	2207      	movs	r2, #7
    72aa:	701a      	strb	r2, [r3, #0]
	config->write_once          = false;
    72ac:	687b      	ldr	r3, [r7, #4]
    72ae:	2200      	movs	r2, #0
    72b0:	715a      	strb	r2, [r3, #5]
}
    72b2:	46c0      	nop			; (mov r8, r8)
    72b4:	46bd      	mov	sp, r7
    72b6:	b002      	add	sp, #8
    72b8:	bd80      	pop	{r7, pc}

000072ba <system_clock_source_osc8m_get_config_defaults>:
{
    72ba:	b580      	push	{r7, lr}
    72bc:	b082      	sub	sp, #8
    72be:	af00      	add	r7, sp, #0
    72c0:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    72c2:	687b      	ldr	r3, [r7, #4]
    72c4:	2203      	movs	r2, #3
    72c6:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    72c8:	687b      	ldr	r3, [r7, #4]
    72ca:	2200      	movs	r2, #0
    72cc:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    72ce:	687b      	ldr	r3, [r7, #4]
    72d0:	2201      	movs	r2, #1
    72d2:	709a      	strb	r2, [r3, #2]
}
    72d4:	46c0      	nop			; (mov r8, r8)
    72d6:	46bd      	mov	sp, r7
    72d8:	b002      	add	sp, #8
    72da:	bd80      	pop	{r7, pc}

000072dc <system_cpu_clock_set_divider>:
{
    72dc:	b580      	push	{r7, lr}
    72de:	b082      	sub	sp, #8
    72e0:	af00      	add	r7, sp, #0
    72e2:	0002      	movs	r2, r0
    72e4:	1dfb      	adds	r3, r7, #7
    72e6:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    72e8:	4a03      	ldr	r2, [pc, #12]	; (72f8 <system_cpu_clock_set_divider+0x1c>)
    72ea:	1dfb      	adds	r3, r7, #7
    72ec:	781b      	ldrb	r3, [r3, #0]
    72ee:	7213      	strb	r3, [r2, #8]
}
    72f0:	46c0      	nop			; (mov r8, r8)
    72f2:	46bd      	mov	sp, r7
    72f4:	b002      	add	sp, #8
    72f6:	bd80      	pop	{r7, pc}
    72f8:	40000400 	.word	0x40000400

000072fc <system_apb_clock_set_divider>:
{
    72fc:	b580      	push	{r7, lr}
    72fe:	b082      	sub	sp, #8
    7300:	af00      	add	r7, sp, #0
    7302:	0002      	movs	r2, r0
    7304:	1dfb      	adds	r3, r7, #7
    7306:	701a      	strb	r2, [r3, #0]
    7308:	1dbb      	adds	r3, r7, #6
    730a:	1c0a      	adds	r2, r1, #0
    730c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    730e:	1dfb      	adds	r3, r7, #7
    7310:	781b      	ldrb	r3, [r3, #0]
    7312:	2b01      	cmp	r3, #1
    7314:	d008      	beq.n	7328 <system_apb_clock_set_divider+0x2c>
    7316:	2b02      	cmp	r3, #2
    7318:	d00b      	beq.n	7332 <system_apb_clock_set_divider+0x36>
    731a:	2b00      	cmp	r3, #0
    731c:	d10e      	bne.n	733c <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    731e:	4a0b      	ldr	r2, [pc, #44]	; (734c <system_apb_clock_set_divider+0x50>)
    7320:	1dbb      	adds	r3, r7, #6
    7322:	781b      	ldrb	r3, [r3, #0]
    7324:	7253      	strb	r3, [r2, #9]
			break;
    7326:	e00b      	b.n	7340 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    7328:	4a08      	ldr	r2, [pc, #32]	; (734c <system_apb_clock_set_divider+0x50>)
    732a:	1dbb      	adds	r3, r7, #6
    732c:	781b      	ldrb	r3, [r3, #0]
    732e:	7293      	strb	r3, [r2, #10]
			break;
    7330:	e006      	b.n	7340 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    7332:	4a06      	ldr	r2, [pc, #24]	; (734c <system_apb_clock_set_divider+0x50>)
    7334:	1dbb      	adds	r3, r7, #6
    7336:	781b      	ldrb	r3, [r3, #0]
    7338:	72d3      	strb	r3, [r2, #11]
			break;
    733a:	e001      	b.n	7340 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    733c:	2317      	movs	r3, #23
    733e:	e000      	b.n	7342 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    7340:	2300      	movs	r3, #0
}
    7342:	0018      	movs	r0, r3
    7344:	46bd      	mov	sp, r7
    7346:	b002      	add	sp, #8
    7348:	bd80      	pop	{r7, pc}
    734a:	46c0      	nop			; (mov r8, r8)
    734c:	40000400 	.word	0x40000400

00007350 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    7350:	b580      	push	{r7, lr}
    7352:	b082      	sub	sp, #8
    7354:	af00      	add	r7, sp, #0
    7356:	0002      	movs	r2, r0
    7358:	1dfb      	adds	r3, r7, #7
    735a:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    735c:	4a08      	ldr	r2, [pc, #32]	; (7380 <system_flash_set_waitstates+0x30>)
    735e:	1dfb      	adds	r3, r7, #7
    7360:	781b      	ldrb	r3, [r3, #0]
    7362:	210f      	movs	r1, #15
    7364:	400b      	ands	r3, r1
    7366:	b2d9      	uxtb	r1, r3
    7368:	6853      	ldr	r3, [r2, #4]
    736a:	200f      	movs	r0, #15
    736c:	4001      	ands	r1, r0
    736e:	0049      	lsls	r1, r1, #1
    7370:	201e      	movs	r0, #30
    7372:	4383      	bics	r3, r0
    7374:	430b      	orrs	r3, r1
    7376:	6053      	str	r3, [r2, #4]
}
    7378:	46c0      	nop			; (mov r8, r8)
    737a:	46bd      	mov	sp, r7
    737c:	b002      	add	sp, #8
    737e:	bd80      	pop	{r7, pc}
    7380:	41004000 	.word	0x41004000

00007384 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    7384:	b580      	push	{r7, lr}
    7386:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    7388:	46c0      	nop			; (mov r8, r8)
    738a:	4b04      	ldr	r3, [pc, #16]	; (739c <_system_dfll_wait_for_sync+0x18>)
    738c:	68db      	ldr	r3, [r3, #12]
    738e:	2210      	movs	r2, #16
    7390:	4013      	ands	r3, r2
    7392:	d0fa      	beq.n	738a <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    7394:	46c0      	nop			; (mov r8, r8)
    7396:	46bd      	mov	sp, r7
    7398:	bd80      	pop	{r7, pc}
    739a:	46c0      	nop			; (mov r8, r8)
    739c:	40000800 	.word	0x40000800

000073a0 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    73a0:	b580      	push	{r7, lr}
    73a2:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    73a4:	4b0c      	ldr	r3, [pc, #48]	; (73d8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    73a6:	2202      	movs	r2, #2
    73a8:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    73aa:	4b0c      	ldr	r3, [pc, #48]	; (73dc <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    73ac:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    73ae:	4a0a      	ldr	r2, [pc, #40]	; (73d8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    73b0:	4b0b      	ldr	r3, [pc, #44]	; (73e0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    73b2:	689b      	ldr	r3, [r3, #8]
    73b4:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    73b6:	4a08      	ldr	r2, [pc, #32]	; (73d8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    73b8:	4b09      	ldr	r3, [pc, #36]	; (73e0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    73ba:	685b      	ldr	r3, [r3, #4]
    73bc:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    73be:	4b06      	ldr	r3, [pc, #24]	; (73d8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    73c0:	2200      	movs	r2, #0
    73c2:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    73c4:	4b05      	ldr	r3, [pc, #20]	; (73dc <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    73c6:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    73c8:	4a03      	ldr	r2, [pc, #12]	; (73d8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    73ca:	4b05      	ldr	r3, [pc, #20]	; (73e0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    73cc:	681b      	ldr	r3, [r3, #0]
    73ce:	b29b      	uxth	r3, r3
    73d0:	8493      	strh	r3, [r2, #36]	; 0x24
}
    73d2:	46c0      	nop			; (mov r8, r8)
    73d4:	46bd      	mov	sp, r7
    73d6:	bd80      	pop	{r7, pc}
    73d8:	40000800 	.word	0x40000800
    73dc:	00007385 	.word	0x00007385
    73e0:	20000200 	.word	0x20000200

000073e4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    73e4:	b580      	push	{r7, lr}
    73e6:	b082      	sub	sp, #8
    73e8:	af00      	add	r7, sp, #0
    73ea:	0002      	movs	r2, r0
    73ec:	1dfb      	adds	r3, r7, #7
    73ee:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    73f0:	1dfb      	adds	r3, r7, #7
    73f2:	781b      	ldrb	r3, [r3, #0]
    73f4:	2b08      	cmp	r3, #8
    73f6:	d840      	bhi.n	747a <system_clock_source_get_hz+0x96>
    73f8:	009a      	lsls	r2, r3, #2
    73fa:	4b22      	ldr	r3, [pc, #136]	; (7484 <system_clock_source_get_hz+0xa0>)
    73fc:	18d3      	adds	r3, r2, r3
    73fe:	681b      	ldr	r3, [r3, #0]
    7400:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    7402:	4b21      	ldr	r3, [pc, #132]	; (7488 <system_clock_source_get_hz+0xa4>)
    7404:	691b      	ldr	r3, [r3, #16]
    7406:	e039      	b.n	747c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    7408:	4b20      	ldr	r3, [pc, #128]	; (748c <system_clock_source_get_hz+0xa8>)
    740a:	6a1b      	ldr	r3, [r3, #32]
    740c:	059b      	lsls	r3, r3, #22
    740e:	0f9b      	lsrs	r3, r3, #30
    7410:	b2db      	uxtb	r3, r3
    7412:	001a      	movs	r2, r3
    7414:	4b1e      	ldr	r3, [pc, #120]	; (7490 <system_clock_source_get_hz+0xac>)
    7416:	40d3      	lsrs	r3, r2
    7418:	e030      	b.n	747c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    741a:	2380      	movs	r3, #128	; 0x80
    741c:	021b      	lsls	r3, r3, #8
    741e:	e02d      	b.n	747c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    7420:	2380      	movs	r3, #128	; 0x80
    7422:	021b      	lsls	r3, r3, #8
    7424:	e02a      	b.n	747c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    7426:	4b18      	ldr	r3, [pc, #96]	; (7488 <system_clock_source_get_hz+0xa4>)
    7428:	695b      	ldr	r3, [r3, #20]
    742a:	e027      	b.n	747c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    742c:	4b16      	ldr	r3, [pc, #88]	; (7488 <system_clock_source_get_hz+0xa4>)
    742e:	681b      	ldr	r3, [r3, #0]
    7430:	2202      	movs	r2, #2
    7432:	4013      	ands	r3, r2
    7434:	d101      	bne.n	743a <system_clock_source_get_hz+0x56>
			return 0;
    7436:	2300      	movs	r3, #0
    7438:	e020      	b.n	747c <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    743a:	4b16      	ldr	r3, [pc, #88]	; (7494 <system_clock_source_get_hz+0xb0>)
    743c:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    743e:	4b12      	ldr	r3, [pc, #72]	; (7488 <system_clock_source_get_hz+0xa4>)
    7440:	681b      	ldr	r3, [r3, #0]
    7442:	2204      	movs	r2, #4
    7444:	4013      	ands	r3, r2
    7446:	d009      	beq.n	745c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    7448:	2000      	movs	r0, #0
    744a:	4b13      	ldr	r3, [pc, #76]	; (7498 <system_clock_source_get_hz+0xb4>)
    744c:	4798      	blx	r3
    744e:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    7450:	4b0d      	ldr	r3, [pc, #52]	; (7488 <system_clock_source_get_hz+0xa4>)
    7452:	689b      	ldr	r3, [r3, #8]
    7454:	041b      	lsls	r3, r3, #16
    7456:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    7458:	4353      	muls	r3, r2
    745a:	e00f      	b.n	747c <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    745c:	4b0f      	ldr	r3, [pc, #60]	; (749c <system_clock_source_get_hz+0xb8>)
    745e:	e00d      	b.n	747c <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    7460:	4a0a      	ldr	r2, [pc, #40]	; (748c <system_clock_source_get_hz+0xa8>)
    7462:	2350      	movs	r3, #80	; 0x50
    7464:	5cd3      	ldrb	r3, [r2, r3]
    7466:	b2db      	uxtb	r3, r3
    7468:	001a      	movs	r2, r3
    746a:	2304      	movs	r3, #4
    746c:	4013      	ands	r3, r2
    746e:	d101      	bne.n	7474 <system_clock_source_get_hz+0x90>
			return 0;
    7470:	2300      	movs	r3, #0
    7472:	e003      	b.n	747c <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    7474:	4b04      	ldr	r3, [pc, #16]	; (7488 <system_clock_source_get_hz+0xa4>)
    7476:	68db      	ldr	r3, [r3, #12]
    7478:	e000      	b.n	747c <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    747a:	2300      	movs	r3, #0
	}
}
    747c:	0018      	movs	r0, r3
    747e:	46bd      	mov	sp, r7
    7480:	b002      	add	sp, #8
    7482:	bd80      	pop	{r7, pc}
    7484:	00017580 	.word	0x00017580
    7488:	20000200 	.word	0x20000200
    748c:	40000800 	.word	0x40000800
    7490:	007a1200 	.word	0x007a1200
    7494:	00007385 	.word	0x00007385
    7498:	00007c9d 	.word	0x00007c9d
    749c:	02dc6c00 	.word	0x02dc6c00

000074a0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    74a0:	b580      	push	{r7, lr}
    74a2:	b084      	sub	sp, #16
    74a4:	af00      	add	r7, sp, #0
    74a6:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    74a8:	4b1a      	ldr	r3, [pc, #104]	; (7514 <system_clock_source_osc8m_set_config+0x74>)
    74aa:	6a1b      	ldr	r3, [r3, #32]
    74ac:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    74ae:	687b      	ldr	r3, [r7, #4]
    74b0:	781b      	ldrb	r3, [r3, #0]
    74b2:	1c1a      	adds	r2, r3, #0
    74b4:	2303      	movs	r3, #3
    74b6:	4013      	ands	r3, r2
    74b8:	b2da      	uxtb	r2, r3
    74ba:	230d      	movs	r3, #13
    74bc:	18fb      	adds	r3, r7, r3
    74be:	2103      	movs	r1, #3
    74c0:	400a      	ands	r2, r1
    74c2:	0010      	movs	r0, r2
    74c4:	781a      	ldrb	r2, [r3, #0]
    74c6:	2103      	movs	r1, #3
    74c8:	438a      	bics	r2, r1
    74ca:	1c11      	adds	r1, r2, #0
    74cc:	1c02      	adds	r2, r0, #0
    74ce:	430a      	orrs	r2, r1
    74d0:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    74d2:	687b      	ldr	r3, [r7, #4]
    74d4:	789a      	ldrb	r2, [r3, #2]
    74d6:	230c      	movs	r3, #12
    74d8:	18fb      	adds	r3, r7, r3
    74da:	01d0      	lsls	r0, r2, #7
    74dc:	781a      	ldrb	r2, [r3, #0]
    74de:	217f      	movs	r1, #127	; 0x7f
    74e0:	400a      	ands	r2, r1
    74e2:	1c11      	adds	r1, r2, #0
    74e4:	1c02      	adds	r2, r0, #0
    74e6:	430a      	orrs	r2, r1
    74e8:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    74ea:	687b      	ldr	r3, [r7, #4]
    74ec:	785a      	ldrb	r2, [r3, #1]
    74ee:	230c      	movs	r3, #12
    74f0:	18fb      	adds	r3, r7, r3
    74f2:	2101      	movs	r1, #1
    74f4:	400a      	ands	r2, r1
    74f6:	0190      	lsls	r0, r2, #6
    74f8:	781a      	ldrb	r2, [r3, #0]
    74fa:	2140      	movs	r1, #64	; 0x40
    74fc:	438a      	bics	r2, r1
    74fe:	1c11      	adds	r1, r2, #0
    7500:	1c02      	adds	r2, r0, #0
    7502:	430a      	orrs	r2, r1
    7504:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    7506:	4b03      	ldr	r3, [pc, #12]	; (7514 <system_clock_source_osc8m_set_config+0x74>)
    7508:	68fa      	ldr	r2, [r7, #12]
    750a:	621a      	str	r2, [r3, #32]
}
    750c:	46c0      	nop			; (mov r8, r8)
    750e:	46bd      	mov	sp, r7
    7510:	b004      	add	sp, #16
    7512:	bd80      	pop	{r7, pc}
    7514:	40000800 	.word	0x40000800

00007518 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    7518:	b580      	push	{r7, lr}
    751a:	b084      	sub	sp, #16
    751c:	af00      	add	r7, sp, #0
    751e:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    7520:	4b2f      	ldr	r3, [pc, #188]	; (75e0 <system_clock_source_osc32k_set_config+0xc8>)
    7522:	699b      	ldr	r3, [r3, #24]
    7524:	60fb      	str	r3, [r7, #12]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    7526:	687b      	ldr	r3, [r7, #4]
    7528:	785a      	ldrb	r2, [r3, #1]
    752a:	230c      	movs	r3, #12
    752c:	18fb      	adds	r3, r7, r3
    752e:	2101      	movs	r1, #1
    7530:	400a      	ands	r2, r1
    7532:	00d0      	lsls	r0, r2, #3
    7534:	781a      	ldrb	r2, [r3, #0]
    7536:	2108      	movs	r1, #8
    7538:	438a      	bics	r2, r1
    753a:	1c11      	adds	r1, r2, #0
    753c:	1c02      	adds	r2, r0, #0
    753e:	430a      	orrs	r2, r1
    7540:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K    = config->enable_32khz_output;
    7542:	687b      	ldr	r3, [r7, #4]
    7544:	789a      	ldrb	r2, [r3, #2]
    7546:	230c      	movs	r3, #12
    7548:	18fb      	adds	r3, r7, r3
    754a:	2101      	movs	r1, #1
    754c:	400a      	ands	r2, r1
    754e:	0090      	lsls	r0, r2, #2
    7550:	781a      	ldrb	r2, [r3, #0]
    7552:	2104      	movs	r1, #4
    7554:	438a      	bics	r2, r1
    7556:	1c11      	adds	r1, r2, #0
    7558:	1c02      	adds	r2, r0, #0
    755a:	430a      	orrs	r2, r1
    755c:	701a      	strb	r2, [r3, #0]
	temp.bit.STARTUP  = config->startup_time;
    755e:	687b      	ldr	r3, [r7, #4]
    7560:	781b      	ldrb	r3, [r3, #0]
    7562:	1c1a      	adds	r2, r3, #0
    7564:	2307      	movs	r3, #7
    7566:	4013      	ands	r3, r2
    7568:	b2da      	uxtb	r2, r3
    756a:	230d      	movs	r3, #13
    756c:	18fb      	adds	r3, r7, r3
    756e:	2107      	movs	r1, #7
    7570:	400a      	ands	r2, r1
    7572:	0010      	movs	r0, r2
    7574:	781a      	ldrb	r2, [r3, #0]
    7576:	2107      	movs	r1, #7
    7578:	438a      	bics	r2, r1
    757a:	1c11      	adds	r1, r2, #0
    757c:	1c02      	adds	r2, r0, #0
    757e:	430a      	orrs	r2, r1
    7580:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    7582:	687b      	ldr	r3, [r7, #4]
    7584:	791a      	ldrb	r2, [r3, #4]
    7586:	230c      	movs	r3, #12
    7588:	18fb      	adds	r3, r7, r3
    758a:	01d0      	lsls	r0, r2, #7
    758c:	781a      	ldrb	r2, [r3, #0]
    758e:	217f      	movs	r1, #127	; 0x7f
    7590:	400a      	ands	r2, r1
    7592:	1c11      	adds	r1, r2, #0
    7594:	1c02      	adds	r2, r0, #0
    7596:	430a      	orrs	r2, r1
    7598:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    759a:	687b      	ldr	r3, [r7, #4]
    759c:	78da      	ldrb	r2, [r3, #3]
    759e:	230c      	movs	r3, #12
    75a0:	18fb      	adds	r3, r7, r3
    75a2:	2101      	movs	r1, #1
    75a4:	400a      	ands	r2, r1
    75a6:	0190      	lsls	r0, r2, #6
    75a8:	781a      	ldrb	r2, [r3, #0]
    75aa:	2140      	movs	r1, #64	; 0x40
    75ac:	438a      	bics	r2, r1
    75ae:	1c11      	adds	r1, r2, #0
    75b0:	1c02      	adds	r2, r0, #0
    75b2:	430a      	orrs	r2, r1
    75b4:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    75b6:	687b      	ldr	r3, [r7, #4]
    75b8:	795a      	ldrb	r2, [r3, #5]
    75ba:	230d      	movs	r3, #13
    75bc:	18fb      	adds	r3, r7, r3
    75be:	2101      	movs	r1, #1
    75c0:	400a      	ands	r2, r1
    75c2:	0110      	lsls	r0, r2, #4
    75c4:	781a      	ldrb	r2, [r3, #0]
    75c6:	2110      	movs	r1, #16
    75c8:	438a      	bics	r2, r1
    75ca:	1c11      	adds	r1, r2, #0
    75cc:	1c02      	adds	r2, r0, #0
    75ce:	430a      	orrs	r2, r1
    75d0:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC32K  = temp;
    75d2:	4b03      	ldr	r3, [pc, #12]	; (75e0 <system_clock_source_osc32k_set_config+0xc8>)
    75d4:	68fa      	ldr	r2, [r7, #12]
    75d6:	619a      	str	r2, [r3, #24]
}
    75d8:	46c0      	nop			; (mov r8, r8)
    75da:	46bd      	mov	sp, r7
    75dc:	b004      	add	sp, #16
    75de:	bd80      	pop	{r7, pc}
    75e0:	40000800 	.word	0x40000800

000075e4 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    75e4:	b580      	push	{r7, lr}
    75e6:	b082      	sub	sp, #8
    75e8:	af00      	add	r7, sp, #0
    75ea:	0002      	movs	r2, r0
    75ec:	1dfb      	adds	r3, r7, #7
    75ee:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    75f0:	1dfb      	adds	r3, r7, #7
    75f2:	781b      	ldrb	r3, [r3, #0]
    75f4:	2b08      	cmp	r3, #8
    75f6:	d83b      	bhi.n	7670 <system_clock_source_enable+0x8c>
    75f8:	009a      	lsls	r2, r3, #2
    75fa:	4b21      	ldr	r3, [pc, #132]	; (7680 <system_clock_source_enable+0x9c>)
    75fc:	18d3      	adds	r3, r2, r3
    75fe:	681b      	ldr	r3, [r3, #0]
    7600:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    7602:	4b20      	ldr	r3, [pc, #128]	; (7684 <system_clock_source_enable+0xa0>)
    7604:	4a1f      	ldr	r2, [pc, #124]	; (7684 <system_clock_source_enable+0xa0>)
    7606:	6a12      	ldr	r2, [r2, #32]
    7608:	2102      	movs	r1, #2
    760a:	430a      	orrs	r2, r1
    760c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    760e:	2300      	movs	r3, #0
    7610:	e031      	b.n	7676 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    7612:	4b1c      	ldr	r3, [pc, #112]	; (7684 <system_clock_source_enable+0xa0>)
    7614:	4a1b      	ldr	r2, [pc, #108]	; (7684 <system_clock_source_enable+0xa0>)
    7616:	6992      	ldr	r2, [r2, #24]
    7618:	2102      	movs	r1, #2
    761a:	430a      	orrs	r2, r1
    761c:	619a      	str	r2, [r3, #24]
		break;
    761e:	e029      	b.n	7674 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    7620:	4a18      	ldr	r2, [pc, #96]	; (7684 <system_clock_source_enable+0xa0>)
    7622:	4b18      	ldr	r3, [pc, #96]	; (7684 <system_clock_source_enable+0xa0>)
    7624:	8a1b      	ldrh	r3, [r3, #16]
    7626:	b29b      	uxth	r3, r3
    7628:	2102      	movs	r1, #2
    762a:	430b      	orrs	r3, r1
    762c:	b29b      	uxth	r3, r3
    762e:	8213      	strh	r3, [r2, #16]
		break;
    7630:	e020      	b.n	7674 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    7632:	4a14      	ldr	r2, [pc, #80]	; (7684 <system_clock_source_enable+0xa0>)
    7634:	4b13      	ldr	r3, [pc, #76]	; (7684 <system_clock_source_enable+0xa0>)
    7636:	8a9b      	ldrh	r3, [r3, #20]
    7638:	b29b      	uxth	r3, r3
    763a:	2102      	movs	r1, #2
    763c:	430b      	orrs	r3, r1
    763e:	b29b      	uxth	r3, r3
    7640:	8293      	strh	r3, [r2, #20]
		break;
    7642:	e017      	b.n	7674 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    7644:	4b10      	ldr	r3, [pc, #64]	; (7688 <system_clock_source_enable+0xa4>)
    7646:	681b      	ldr	r3, [r3, #0]
    7648:	2202      	movs	r2, #2
    764a:	431a      	orrs	r2, r3
    764c:	4b0e      	ldr	r3, [pc, #56]	; (7688 <system_clock_source_enable+0xa4>)
    764e:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    7650:	4b0e      	ldr	r3, [pc, #56]	; (768c <system_clock_source_enable+0xa8>)
    7652:	4798      	blx	r3
		break;
    7654:	e00e      	b.n	7674 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    7656:	4a0b      	ldr	r2, [pc, #44]	; (7684 <system_clock_source_enable+0xa0>)
    7658:	490a      	ldr	r1, [pc, #40]	; (7684 <system_clock_source_enable+0xa0>)
    765a:	2344      	movs	r3, #68	; 0x44
    765c:	5ccb      	ldrb	r3, [r1, r3]
    765e:	b2db      	uxtb	r3, r3
    7660:	2102      	movs	r1, #2
    7662:	430b      	orrs	r3, r1
    7664:	b2d9      	uxtb	r1, r3
    7666:	2344      	movs	r3, #68	; 0x44
    7668:	54d1      	strb	r1, [r2, r3]
		break;
    766a:	e003      	b.n	7674 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    766c:	2300      	movs	r3, #0
    766e:	e002      	b.n	7676 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7670:	2317      	movs	r3, #23
    7672:	e000      	b.n	7676 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    7674:	2300      	movs	r3, #0
}
    7676:	0018      	movs	r0, r3
    7678:	46bd      	mov	sp, r7
    767a:	b002      	add	sp, #8
    767c:	bd80      	pop	{r7, pc}
    767e:	46c0      	nop			; (mov r8, r8)
    7680:	000175a4 	.word	0x000175a4
    7684:	40000800 	.word	0x40000800
    7688:	20000200 	.word	0x20000200
    768c:	000073a1 	.word	0x000073a1

00007690 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    7690:	b580      	push	{r7, lr}
    7692:	b082      	sub	sp, #8
    7694:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    7696:	003b      	movs	r3, r7
    7698:	2201      	movs	r2, #1
    769a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    769c:	2300      	movs	r3, #0
    769e:	607b      	str	r3, [r7, #4]
    76a0:	e009      	b.n	76b6 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    76a2:	687b      	ldr	r3, [r7, #4]
    76a4:	b2db      	uxtb	r3, r3
    76a6:	003a      	movs	r2, r7
    76a8:	0011      	movs	r1, r2
    76aa:	0018      	movs	r0, r3
    76ac:	4b05      	ldr	r3, [pc, #20]	; (76c4 <_switch_peripheral_gclk+0x34>)
    76ae:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    76b0:	687b      	ldr	r3, [r7, #4]
    76b2:	3301      	adds	r3, #1
    76b4:	607b      	str	r3, [r7, #4]
    76b6:	687b      	ldr	r3, [r7, #4]
    76b8:	2b24      	cmp	r3, #36	; 0x24
    76ba:	d9f2      	bls.n	76a2 <_switch_peripheral_gclk+0x12>
	}
}
    76bc:	46c0      	nop			; (mov r8, r8)
    76be:	46bd      	mov	sp, r7
    76c0:	b002      	add	sp, #8
    76c2:	bd80      	pop	{r7, pc}
    76c4:	00007b79 	.word	0x00007b79

000076c8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    76c8:	b580      	push	{r7, lr}
    76ca:	b0a2      	sub	sp, #136	; 0x88
    76cc:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    76ce:	4b4f      	ldr	r3, [pc, #316]	; (780c <system_clock_init+0x144>)
    76d0:	22c2      	movs	r2, #194	; 0xc2
    76d2:	00d2      	lsls	r2, r2, #3
    76d4:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    76d6:	2000      	movs	r0, #0
    76d8:	4b4d      	ldr	r3, [pc, #308]	; (7810 <system_clock_init+0x148>)
    76da:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    76dc:	4b4d      	ldr	r3, [pc, #308]	; (7814 <system_clock_init+0x14c>)
    76de:	4798      	blx	r3
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    76e0:	4a4a      	ldr	r2, [pc, #296]	; (780c <system_clock_init+0x144>)
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    76e2:	4b4d      	ldr	r3, [pc, #308]	; (7818 <system_clock_init+0x150>)
    76e4:	681b      	ldr	r3, [r3, #0]
    76e6:	099b      	lsrs	r3, r3, #6
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    76e8:	b2db      	uxtb	r3, r3
    76ea:	1c19      	adds	r1, r3, #0
    76ec:	237f      	movs	r3, #127	; 0x7f
    76ee:	400b      	ands	r3, r1
    76f0:	b2d9      	uxtb	r1, r3
	SYSCTRL->OSC32K.bit.CALIB =
    76f2:	6993      	ldr	r3, [r2, #24]
    76f4:	207f      	movs	r0, #127	; 0x7f
    76f6:	4001      	ands	r1, r0
    76f8:	0409      	lsls	r1, r1, #16
    76fa:	4848      	ldr	r0, [pc, #288]	; (781c <system_clock_init+0x154>)
    76fc:	4003      	ands	r3, r0
    76fe:	430b      	orrs	r3, r1
    7700:	6193      	str	r3, [r2, #24]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);
    7702:	2380      	movs	r3, #128	; 0x80
    7704:	18fb      	adds	r3, r7, r3
    7706:	0018      	movs	r0, r3
    7708:	4b45      	ldr	r3, [pc, #276]	; (7820 <system_clock_init+0x158>)
    770a:	4798      	blx	r3

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
    770c:	2380      	movs	r3, #128	; 0x80
    770e:	18fb      	adds	r3, r7, r3
    7710:	2207      	movs	r2, #7
    7712:	701a      	strb	r2, [r3, #0]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    7714:	2380      	movs	r3, #128	; 0x80
    7716:	18fb      	adds	r3, r7, r3
    7718:	2201      	movs	r2, #1
    771a:	705a      	strb	r2, [r3, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
    771c:	2380      	movs	r3, #128	; 0x80
    771e:	18fb      	adds	r3, r7, r3
    7720:	2201      	movs	r2, #1
    7722:	709a      	strb	r2, [r3, #2]
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    7724:	2380      	movs	r3, #128	; 0x80
    7726:	18fb      	adds	r3, r7, r3
    7728:	2201      	movs	r2, #1
    772a:	711a      	strb	r2, [r3, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    772c:	2380      	movs	r3, #128	; 0x80
    772e:	18fb      	adds	r3, r7, r3
    7730:	2200      	movs	r2, #0
    7732:	70da      	strb	r2, [r3, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    7734:	2380      	movs	r3, #128	; 0x80
    7736:	18fb      	adds	r3, r7, r3
    7738:	0018      	movs	r0, r3
    773a:	4b3a      	ldr	r3, [pc, #232]	; (7824 <system_clock_init+0x15c>)
    773c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    773e:	2004      	movs	r0, #4
    7740:	4b39      	ldr	r3, [pc, #228]	; (7828 <system_clock_init+0x160>)
    7742:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    7744:	237c      	movs	r3, #124	; 0x7c
    7746:	18fb      	adds	r3, r7, r3
    7748:	0018      	movs	r0, r3
    774a:	4b38      	ldr	r3, [pc, #224]	; (782c <system_clock_init+0x164>)
    774c:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    774e:	237c      	movs	r3, #124	; 0x7c
    7750:	18fb      	adds	r3, r7, r3
    7752:	2200      	movs	r2, #0
    7754:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    7756:	237c      	movs	r3, #124	; 0x7c
    7758:	18fb      	adds	r3, r7, r3
    775a:	2201      	movs	r2, #1
    775c:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    775e:	237c      	movs	r3, #124	; 0x7c
    7760:	18fb      	adds	r3, r7, r3
    7762:	2200      	movs	r2, #0
    7764:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    7766:	237c      	movs	r3, #124	; 0x7c
    7768:	18fb      	adds	r3, r7, r3
    776a:	0018      	movs	r0, r3
    776c:	4b30      	ldr	r3, [pc, #192]	; (7830 <system_clock_init+0x168>)
    776e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    7770:	2006      	movs	r0, #6
    7772:	4b2d      	ldr	r3, [pc, #180]	; (7828 <system_clock_init+0x160>)
    7774:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    7776:	4b2f      	ldr	r3, [pc, #188]	; (7834 <system_clock_init+0x16c>)
    7778:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    777a:	2358      	movs	r3, #88	; 0x58
    777c:	18fb      	adds	r3, r7, r3
    777e:	0018      	movs	r0, r3
    7780:	4b2d      	ldr	r3, [pc, #180]	; (7838 <system_clock_init+0x170>)
    7782:	4798      	blx	r3
    7784:	2358      	movs	r3, #88	; 0x58
    7786:	18fb      	adds	r3, r7, r3
    7788:	2204      	movs	r2, #4
    778a:	701a      	strb	r2, [r3, #0]
    778c:	2358      	movs	r3, #88	; 0x58
    778e:	18fb      	adds	r3, r7, r3
    7790:	2220      	movs	r2, #32
    7792:	605a      	str	r2, [r3, #4]
    7794:	2358      	movs	r3, #88	; 0x58
    7796:	18fb      	adds	r3, r7, r3
    7798:	2200      	movs	r2, #0
    779a:	721a      	strb	r2, [r3, #8]
    779c:	2358      	movs	r3, #88	; 0x58
    779e:	18fb      	adds	r3, r7, r3
    77a0:	2200      	movs	r2, #0
    77a2:	725a      	strb	r2, [r3, #9]
    77a4:	2358      	movs	r3, #88	; 0x58
    77a6:	18fb      	adds	r3, r7, r3
    77a8:	0019      	movs	r1, r3
    77aa:	2002      	movs	r0, #2
    77ac:	4b23      	ldr	r3, [pc, #140]	; (783c <system_clock_init+0x174>)
    77ae:	4798      	blx	r3
    77b0:	2002      	movs	r0, #2
    77b2:	4b23      	ldr	r3, [pc, #140]	; (7840 <system_clock_init+0x178>)
    77b4:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    77b6:	2000      	movs	r0, #0
    77b8:	4b22      	ldr	r3, [pc, #136]	; (7844 <system_clock_init+0x17c>)
    77ba:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    77bc:	2100      	movs	r1, #0
    77be:	2000      	movs	r0, #0
    77c0:	4b21      	ldr	r3, [pc, #132]	; (7848 <system_clock_init+0x180>)
    77c2:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    77c4:	2100      	movs	r1, #0
    77c6:	2001      	movs	r0, #1
    77c8:	4b1f      	ldr	r3, [pc, #124]	; (7848 <system_clock_init+0x180>)
    77ca:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    77cc:	2100      	movs	r1, #0
    77ce:	2002      	movs	r0, #2
    77d0:	4b1d      	ldr	r3, [pc, #116]	; (7848 <system_clock_init+0x180>)
    77d2:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    77d4:	1d3b      	adds	r3, r7, #4
    77d6:	0018      	movs	r0, r3
    77d8:	4b17      	ldr	r3, [pc, #92]	; (7838 <system_clock_init+0x170>)
    77da:	4798      	blx	r3
    77dc:	1d3b      	adds	r3, r7, #4
    77de:	2206      	movs	r2, #6
    77e0:	701a      	strb	r2, [r3, #0]
    77e2:	1d3b      	adds	r3, r7, #4
    77e4:	2201      	movs	r2, #1
    77e6:	605a      	str	r2, [r3, #4]
    77e8:	1d3b      	adds	r3, r7, #4
    77ea:	2200      	movs	r2, #0
    77ec:	721a      	strb	r2, [r3, #8]
    77ee:	1d3b      	adds	r3, r7, #4
    77f0:	2200      	movs	r2, #0
    77f2:	725a      	strb	r2, [r3, #9]
    77f4:	1d3b      	adds	r3, r7, #4
    77f6:	0019      	movs	r1, r3
    77f8:	2000      	movs	r0, #0
    77fa:	4b10      	ldr	r3, [pc, #64]	; (783c <system_clock_init+0x174>)
    77fc:	4798      	blx	r3
    77fe:	2000      	movs	r0, #0
    7800:	4b0f      	ldr	r3, [pc, #60]	; (7840 <system_clock_init+0x178>)
    7802:	4798      	blx	r3
#endif
}
    7804:	46c0      	nop			; (mov r8, r8)
    7806:	46bd      	mov	sp, r7
    7808:	b022      	add	sp, #136	; 0x88
    780a:	bd80      	pop	{r7, pc}
    780c:	40000800 	.word	0x40000800
    7810:	00007351 	.word	0x00007351
    7814:	00007691 	.word	0x00007691
    7818:	00806024 	.word	0x00806024
    781c:	ff80ffff 	.word	0xff80ffff
    7820:	00007287 	.word	0x00007287
    7824:	00007519 	.word	0x00007519
    7828:	000075e5 	.word	0x000075e5
    782c:	000072bb 	.word	0x000072bb
    7830:	000074a1 	.word	0x000074a1
    7834:	000078f1 	.word	0x000078f1
    7838:	00007259 	.word	0x00007259
    783c:	00007921 	.word	0x00007921
    7840:	00007a45 	.word	0x00007a45
    7844:	000072dd 	.word	0x000072dd
    7848:	000072fd 	.word	0x000072fd

0000784c <system_apb_clock_set_mask>:
{
    784c:	b580      	push	{r7, lr}
    784e:	b082      	sub	sp, #8
    7850:	af00      	add	r7, sp, #0
    7852:	0002      	movs	r2, r0
    7854:	6039      	str	r1, [r7, #0]
    7856:	1dfb      	adds	r3, r7, #7
    7858:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    785a:	1dfb      	adds	r3, r7, #7
    785c:	781b      	ldrb	r3, [r3, #0]
    785e:	2b01      	cmp	r3, #1
    7860:	d00a      	beq.n	7878 <system_apb_clock_set_mask+0x2c>
    7862:	2b02      	cmp	r3, #2
    7864:	d00f      	beq.n	7886 <system_apb_clock_set_mask+0x3a>
    7866:	2b00      	cmp	r3, #0
    7868:	d114      	bne.n	7894 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    786a:	4b0e      	ldr	r3, [pc, #56]	; (78a4 <system_apb_clock_set_mask+0x58>)
    786c:	4a0d      	ldr	r2, [pc, #52]	; (78a4 <system_apb_clock_set_mask+0x58>)
    786e:	6991      	ldr	r1, [r2, #24]
    7870:	683a      	ldr	r2, [r7, #0]
    7872:	430a      	orrs	r2, r1
    7874:	619a      	str	r2, [r3, #24]
			break;
    7876:	e00f      	b.n	7898 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    7878:	4b0a      	ldr	r3, [pc, #40]	; (78a4 <system_apb_clock_set_mask+0x58>)
    787a:	4a0a      	ldr	r2, [pc, #40]	; (78a4 <system_apb_clock_set_mask+0x58>)
    787c:	69d1      	ldr	r1, [r2, #28]
    787e:	683a      	ldr	r2, [r7, #0]
    7880:	430a      	orrs	r2, r1
    7882:	61da      	str	r2, [r3, #28]
			break;
    7884:	e008      	b.n	7898 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    7886:	4b07      	ldr	r3, [pc, #28]	; (78a4 <system_apb_clock_set_mask+0x58>)
    7888:	4a06      	ldr	r2, [pc, #24]	; (78a4 <system_apb_clock_set_mask+0x58>)
    788a:	6a11      	ldr	r1, [r2, #32]
    788c:	683a      	ldr	r2, [r7, #0]
    788e:	430a      	orrs	r2, r1
    7890:	621a      	str	r2, [r3, #32]
			break;
    7892:	e001      	b.n	7898 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    7894:	2317      	movs	r3, #23
    7896:	e000      	b.n	789a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    7898:	2300      	movs	r3, #0
}
    789a:	0018      	movs	r0, r3
    789c:	46bd      	mov	sp, r7
    789e:	b002      	add	sp, #8
    78a0:	bd80      	pop	{r7, pc}
    78a2:	46c0      	nop			; (mov r8, r8)
    78a4:	40000400 	.word	0x40000400

000078a8 <system_interrupt_enter_critical_section>:
{
    78a8:	b580      	push	{r7, lr}
    78aa:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    78ac:	4b02      	ldr	r3, [pc, #8]	; (78b8 <system_interrupt_enter_critical_section+0x10>)
    78ae:	4798      	blx	r3
}
    78b0:	46c0      	nop			; (mov r8, r8)
    78b2:	46bd      	mov	sp, r7
    78b4:	bd80      	pop	{r7, pc}
    78b6:	46c0      	nop			; (mov r8, r8)
    78b8:	000071c5 	.word	0x000071c5

000078bc <system_interrupt_leave_critical_section>:
{
    78bc:	b580      	push	{r7, lr}
    78be:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    78c0:	4b02      	ldr	r3, [pc, #8]	; (78cc <system_interrupt_leave_critical_section+0x10>)
    78c2:	4798      	blx	r3
}
    78c4:	46c0      	nop			; (mov r8, r8)
    78c6:	46bd      	mov	sp, r7
    78c8:	bd80      	pop	{r7, pc}
    78ca:	46c0      	nop			; (mov r8, r8)
    78cc:	00007219 	.word	0x00007219

000078d0 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    78d0:	b580      	push	{r7, lr}
    78d2:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    78d4:	4b05      	ldr	r3, [pc, #20]	; (78ec <system_gclk_is_syncing+0x1c>)
    78d6:	785b      	ldrb	r3, [r3, #1]
    78d8:	b2db      	uxtb	r3, r3
    78da:	b25b      	sxtb	r3, r3
    78dc:	2b00      	cmp	r3, #0
    78de:	da01      	bge.n	78e4 <system_gclk_is_syncing+0x14>
		return true;
    78e0:	2301      	movs	r3, #1
    78e2:	e000      	b.n	78e6 <system_gclk_is_syncing+0x16>
	}

	return false;
    78e4:	2300      	movs	r3, #0
}
    78e6:	0018      	movs	r0, r3
    78e8:	46bd      	mov	sp, r7
    78ea:	bd80      	pop	{r7, pc}
    78ec:	40000c00 	.word	0x40000c00

000078f0 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    78f0:	b580      	push	{r7, lr}
    78f2:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    78f4:	2108      	movs	r1, #8
    78f6:	2000      	movs	r0, #0
    78f8:	4b07      	ldr	r3, [pc, #28]	; (7918 <system_gclk_init+0x28>)
    78fa:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    78fc:	4b07      	ldr	r3, [pc, #28]	; (791c <system_gclk_init+0x2c>)
    78fe:	2201      	movs	r2, #1
    7900:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    7902:	46c0      	nop			; (mov r8, r8)
    7904:	4b05      	ldr	r3, [pc, #20]	; (791c <system_gclk_init+0x2c>)
    7906:	781b      	ldrb	r3, [r3, #0]
    7908:	b2db      	uxtb	r3, r3
    790a:	001a      	movs	r2, r3
    790c:	2301      	movs	r3, #1
    790e:	4013      	ands	r3, r2
    7910:	d1f8      	bne.n	7904 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    7912:	46c0      	nop			; (mov r8, r8)
    7914:	46bd      	mov	sp, r7
    7916:	bd80      	pop	{r7, pc}
    7918:	0000784d 	.word	0x0000784d
    791c:	40000c00 	.word	0x40000c00

00007920 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    7920:	b580      	push	{r7, lr}
    7922:	b086      	sub	sp, #24
    7924:	af00      	add	r7, sp, #0
    7926:	0002      	movs	r2, r0
    7928:	6039      	str	r1, [r7, #0]
    792a:	1dfb      	adds	r3, r7, #7
    792c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    792e:	1dfb      	adds	r3, r7, #7
    7930:	781b      	ldrb	r3, [r3, #0]
    7932:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    7934:	1dfb      	adds	r3, r7, #7
    7936:	781b      	ldrb	r3, [r3, #0]
    7938:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    793a:	683b      	ldr	r3, [r7, #0]
    793c:	781b      	ldrb	r3, [r3, #0]
    793e:	021b      	lsls	r3, r3, #8
    7940:	001a      	movs	r2, r3
    7942:	697b      	ldr	r3, [r7, #20]
    7944:	4313      	orrs	r3, r2
    7946:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    7948:	683b      	ldr	r3, [r7, #0]
    794a:	785b      	ldrb	r3, [r3, #1]
    794c:	2b00      	cmp	r3, #0
    794e:	d004      	beq.n	795a <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    7950:	697b      	ldr	r3, [r7, #20]
    7952:	2280      	movs	r2, #128	; 0x80
    7954:	02d2      	lsls	r2, r2, #11
    7956:	4313      	orrs	r3, r2
    7958:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    795a:	683b      	ldr	r3, [r7, #0]
    795c:	7a5b      	ldrb	r3, [r3, #9]
    795e:	2b00      	cmp	r3, #0
    7960:	d004      	beq.n	796c <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    7962:	697b      	ldr	r3, [r7, #20]
    7964:	2280      	movs	r2, #128	; 0x80
    7966:	0312      	lsls	r2, r2, #12
    7968:	4313      	orrs	r3, r2
    796a:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    796c:	683b      	ldr	r3, [r7, #0]
    796e:	685b      	ldr	r3, [r3, #4]
    7970:	2b01      	cmp	r3, #1
    7972:	d92c      	bls.n	79ce <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    7974:	683b      	ldr	r3, [r7, #0]
    7976:	685a      	ldr	r2, [r3, #4]
    7978:	683b      	ldr	r3, [r7, #0]
    797a:	685b      	ldr	r3, [r3, #4]
    797c:	3b01      	subs	r3, #1
    797e:	4013      	ands	r3, r2
    7980:	d11a      	bne.n	79b8 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    7982:	2300      	movs	r3, #0
    7984:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    7986:	2302      	movs	r3, #2
    7988:	60bb      	str	r3, [r7, #8]
    798a:	e005      	b.n	7998 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    798c:	68fb      	ldr	r3, [r7, #12]
    798e:	3301      	adds	r3, #1
    7990:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    7992:	68bb      	ldr	r3, [r7, #8]
    7994:	005b      	lsls	r3, r3, #1
    7996:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    7998:	683b      	ldr	r3, [r7, #0]
    799a:	685a      	ldr	r2, [r3, #4]
    799c:	68bb      	ldr	r3, [r7, #8]
    799e:	429a      	cmp	r2, r3
    79a0:	d8f4      	bhi.n	798c <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    79a2:	68fb      	ldr	r3, [r7, #12]
    79a4:	021b      	lsls	r3, r3, #8
    79a6:	693a      	ldr	r2, [r7, #16]
    79a8:	4313      	orrs	r3, r2
    79aa:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    79ac:	697b      	ldr	r3, [r7, #20]
    79ae:	2280      	movs	r2, #128	; 0x80
    79b0:	0352      	lsls	r2, r2, #13
    79b2:	4313      	orrs	r3, r2
    79b4:	617b      	str	r3, [r7, #20]
    79b6:	e00a      	b.n	79ce <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    79b8:	683b      	ldr	r3, [r7, #0]
    79ba:	685b      	ldr	r3, [r3, #4]
    79bc:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    79be:	693a      	ldr	r2, [r7, #16]
    79c0:	4313      	orrs	r3, r2
    79c2:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    79c4:	697b      	ldr	r3, [r7, #20]
    79c6:	2280      	movs	r2, #128	; 0x80
    79c8:	0292      	lsls	r2, r2, #10
    79ca:	4313      	orrs	r3, r2
    79cc:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    79ce:	683b      	ldr	r3, [r7, #0]
    79d0:	7a1b      	ldrb	r3, [r3, #8]
    79d2:	2b00      	cmp	r3, #0
    79d4:	d004      	beq.n	79e0 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    79d6:	697b      	ldr	r3, [r7, #20]
    79d8:	2280      	movs	r2, #128	; 0x80
    79da:	0392      	lsls	r2, r2, #14
    79dc:	4313      	orrs	r3, r2
    79de:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    79e0:	46c0      	nop			; (mov r8, r8)
    79e2:	4b13      	ldr	r3, [pc, #76]	; (7a30 <system_gclk_gen_set_config+0x110>)
    79e4:	4798      	blx	r3
    79e6:	1e03      	subs	r3, r0, #0
    79e8:	d1fb      	bne.n	79e2 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    79ea:	4b12      	ldr	r3, [pc, #72]	; (7a34 <system_gclk_gen_set_config+0x114>)
    79ec:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    79ee:	4a12      	ldr	r2, [pc, #72]	; (7a38 <system_gclk_gen_set_config+0x118>)
    79f0:	1dfb      	adds	r3, r7, #7
    79f2:	781b      	ldrb	r3, [r3, #0]
    79f4:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    79f6:	46c0      	nop			; (mov r8, r8)
    79f8:	4b0d      	ldr	r3, [pc, #52]	; (7a30 <system_gclk_gen_set_config+0x110>)
    79fa:	4798      	blx	r3
    79fc:	1e03      	subs	r3, r0, #0
    79fe:	d1fb      	bne.n	79f8 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    7a00:	4b0e      	ldr	r3, [pc, #56]	; (7a3c <system_gclk_gen_set_config+0x11c>)
    7a02:	693a      	ldr	r2, [r7, #16]
    7a04:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    7a06:	46c0      	nop			; (mov r8, r8)
    7a08:	4b09      	ldr	r3, [pc, #36]	; (7a30 <system_gclk_gen_set_config+0x110>)
    7a0a:	4798      	blx	r3
    7a0c:	1e03      	subs	r3, r0, #0
    7a0e:	d1fb      	bne.n	7a08 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    7a10:	4b0a      	ldr	r3, [pc, #40]	; (7a3c <system_gclk_gen_set_config+0x11c>)
    7a12:	4a0a      	ldr	r2, [pc, #40]	; (7a3c <system_gclk_gen_set_config+0x11c>)
    7a14:	6851      	ldr	r1, [r2, #4]
    7a16:	2280      	movs	r2, #128	; 0x80
    7a18:	0252      	lsls	r2, r2, #9
    7a1a:	4011      	ands	r1, r2
    7a1c:	697a      	ldr	r2, [r7, #20]
    7a1e:	430a      	orrs	r2, r1
    7a20:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    7a22:	4b07      	ldr	r3, [pc, #28]	; (7a40 <system_gclk_gen_set_config+0x120>)
    7a24:	4798      	blx	r3
}
    7a26:	46c0      	nop			; (mov r8, r8)
    7a28:	46bd      	mov	sp, r7
    7a2a:	b006      	add	sp, #24
    7a2c:	bd80      	pop	{r7, pc}
    7a2e:	46c0      	nop			; (mov r8, r8)
    7a30:	000078d1 	.word	0x000078d1
    7a34:	000078a9 	.word	0x000078a9
    7a38:	40000c08 	.word	0x40000c08
    7a3c:	40000c00 	.word	0x40000c00
    7a40:	000078bd 	.word	0x000078bd

00007a44 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    7a44:	b580      	push	{r7, lr}
    7a46:	b082      	sub	sp, #8
    7a48:	af00      	add	r7, sp, #0
    7a4a:	0002      	movs	r2, r0
    7a4c:	1dfb      	adds	r3, r7, #7
    7a4e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    7a50:	46c0      	nop			; (mov r8, r8)
    7a52:	4b0e      	ldr	r3, [pc, #56]	; (7a8c <system_gclk_gen_enable+0x48>)
    7a54:	4798      	blx	r3
    7a56:	1e03      	subs	r3, r0, #0
    7a58:	d1fb      	bne.n	7a52 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    7a5a:	4b0d      	ldr	r3, [pc, #52]	; (7a90 <system_gclk_gen_enable+0x4c>)
    7a5c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    7a5e:	4a0d      	ldr	r2, [pc, #52]	; (7a94 <system_gclk_gen_enable+0x50>)
    7a60:	1dfb      	adds	r3, r7, #7
    7a62:	781b      	ldrb	r3, [r3, #0]
    7a64:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    7a66:	46c0      	nop			; (mov r8, r8)
    7a68:	4b08      	ldr	r3, [pc, #32]	; (7a8c <system_gclk_gen_enable+0x48>)
    7a6a:	4798      	blx	r3
    7a6c:	1e03      	subs	r3, r0, #0
    7a6e:	d1fb      	bne.n	7a68 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    7a70:	4b09      	ldr	r3, [pc, #36]	; (7a98 <system_gclk_gen_enable+0x54>)
    7a72:	4a09      	ldr	r2, [pc, #36]	; (7a98 <system_gclk_gen_enable+0x54>)
    7a74:	6852      	ldr	r2, [r2, #4]
    7a76:	2180      	movs	r1, #128	; 0x80
    7a78:	0249      	lsls	r1, r1, #9
    7a7a:	430a      	orrs	r2, r1
    7a7c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    7a7e:	4b07      	ldr	r3, [pc, #28]	; (7a9c <system_gclk_gen_enable+0x58>)
    7a80:	4798      	blx	r3
}
    7a82:	46c0      	nop			; (mov r8, r8)
    7a84:	46bd      	mov	sp, r7
    7a86:	b002      	add	sp, #8
    7a88:	bd80      	pop	{r7, pc}
    7a8a:	46c0      	nop			; (mov r8, r8)
    7a8c:	000078d1 	.word	0x000078d1
    7a90:	000078a9 	.word	0x000078a9
    7a94:	40000c04 	.word	0x40000c04
    7a98:	40000c00 	.word	0x40000c00
    7a9c:	000078bd 	.word	0x000078bd

00007aa0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    7aa0:	b580      	push	{r7, lr}
    7aa2:	b086      	sub	sp, #24
    7aa4:	af00      	add	r7, sp, #0
    7aa6:	0002      	movs	r2, r0
    7aa8:	1dfb      	adds	r3, r7, #7
    7aaa:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    7aac:	46c0      	nop			; (mov r8, r8)
    7aae:	4b2a      	ldr	r3, [pc, #168]	; (7b58 <system_gclk_gen_get_hz+0xb8>)
    7ab0:	4798      	blx	r3
    7ab2:	1e03      	subs	r3, r0, #0
    7ab4:	d1fb      	bne.n	7aae <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    7ab6:	4b29      	ldr	r3, [pc, #164]	; (7b5c <system_gclk_gen_get_hz+0xbc>)
    7ab8:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    7aba:	4a29      	ldr	r2, [pc, #164]	; (7b60 <system_gclk_gen_get_hz+0xc0>)
    7abc:	1dfb      	adds	r3, r7, #7
    7abe:	781b      	ldrb	r3, [r3, #0]
    7ac0:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    7ac2:	46c0      	nop			; (mov r8, r8)
    7ac4:	4b24      	ldr	r3, [pc, #144]	; (7b58 <system_gclk_gen_get_hz+0xb8>)
    7ac6:	4798      	blx	r3
    7ac8:	1e03      	subs	r3, r0, #0
    7aca:	d1fb      	bne.n	7ac4 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    7acc:	4b25      	ldr	r3, [pc, #148]	; (7b64 <system_gclk_gen_get_hz+0xc4>)
    7ace:	685b      	ldr	r3, [r3, #4]
    7ad0:	04db      	lsls	r3, r3, #19
    7ad2:	0edb      	lsrs	r3, r3, #27
    7ad4:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    7ad6:	0018      	movs	r0, r3
    7ad8:	4b23      	ldr	r3, [pc, #140]	; (7b68 <system_gclk_gen_get_hz+0xc8>)
    7ada:	4798      	blx	r3
    7adc:	0003      	movs	r3, r0
    7ade:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    7ae0:	4a1f      	ldr	r2, [pc, #124]	; (7b60 <system_gclk_gen_get_hz+0xc0>)
    7ae2:	1dfb      	adds	r3, r7, #7
    7ae4:	781b      	ldrb	r3, [r3, #0]
    7ae6:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    7ae8:	4b1e      	ldr	r3, [pc, #120]	; (7b64 <system_gclk_gen_get_hz+0xc4>)
    7aea:	685b      	ldr	r3, [r3, #4]
    7aec:	02db      	lsls	r3, r3, #11
    7aee:	0fdb      	lsrs	r3, r3, #31
    7af0:	b2da      	uxtb	r2, r3
    7af2:	2313      	movs	r3, #19
    7af4:	18fb      	adds	r3, r7, r3
    7af6:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    7af8:	4a1c      	ldr	r2, [pc, #112]	; (7b6c <system_gclk_gen_get_hz+0xcc>)
    7afa:	1dfb      	adds	r3, r7, #7
    7afc:	781b      	ldrb	r3, [r3, #0]
    7afe:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    7b00:	46c0      	nop			; (mov r8, r8)
    7b02:	4b15      	ldr	r3, [pc, #84]	; (7b58 <system_gclk_gen_get_hz+0xb8>)
    7b04:	4798      	blx	r3
    7b06:	1e03      	subs	r3, r0, #0
    7b08:	d1fb      	bne.n	7b02 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    7b0a:	4b16      	ldr	r3, [pc, #88]	; (7b64 <system_gclk_gen_get_hz+0xc4>)
    7b0c:	689b      	ldr	r3, [r3, #8]
    7b0e:	021b      	lsls	r3, r3, #8
    7b10:	0c1b      	lsrs	r3, r3, #16
    7b12:	b29b      	uxth	r3, r3
    7b14:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    7b16:	4b16      	ldr	r3, [pc, #88]	; (7b70 <system_gclk_gen_get_hz+0xd0>)
    7b18:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    7b1a:	2313      	movs	r3, #19
    7b1c:	18fb      	adds	r3, r7, r3
    7b1e:	781b      	ldrb	r3, [r3, #0]
    7b20:	2b00      	cmp	r3, #0
    7b22:	d109      	bne.n	7b38 <system_gclk_gen_get_hz+0x98>
    7b24:	68fb      	ldr	r3, [r7, #12]
    7b26:	2b01      	cmp	r3, #1
    7b28:	d906      	bls.n	7b38 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    7b2a:	4b12      	ldr	r3, [pc, #72]	; (7b74 <system_gclk_gen_get_hz+0xd4>)
    7b2c:	68f9      	ldr	r1, [r7, #12]
    7b2e:	6978      	ldr	r0, [r7, #20]
    7b30:	4798      	blx	r3
    7b32:	0003      	movs	r3, r0
    7b34:	617b      	str	r3, [r7, #20]
    7b36:	e00a      	b.n	7b4e <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    7b38:	2313      	movs	r3, #19
    7b3a:	18fb      	adds	r3, r7, r3
    7b3c:	781b      	ldrb	r3, [r3, #0]
    7b3e:	2b00      	cmp	r3, #0
    7b40:	d005      	beq.n	7b4e <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    7b42:	68fb      	ldr	r3, [r7, #12]
    7b44:	3301      	adds	r3, #1
    7b46:	697a      	ldr	r2, [r7, #20]
    7b48:	40da      	lsrs	r2, r3
    7b4a:	0013      	movs	r3, r2
    7b4c:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    7b4e:	697b      	ldr	r3, [r7, #20]
}
    7b50:	0018      	movs	r0, r3
    7b52:	46bd      	mov	sp, r7
    7b54:	b006      	add	sp, #24
    7b56:	bd80      	pop	{r7, pc}
    7b58:	000078d1 	.word	0x000078d1
    7b5c:	000078a9 	.word	0x000078a9
    7b60:	40000c04 	.word	0x40000c04
    7b64:	40000c00 	.word	0x40000c00
    7b68:	000073e5 	.word	0x000073e5
    7b6c:	40000c08 	.word	0x40000c08
    7b70:	000078bd 	.word	0x000078bd
    7b74:	000142ad 	.word	0x000142ad

00007b78 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    7b78:	b580      	push	{r7, lr}
    7b7a:	b084      	sub	sp, #16
    7b7c:	af00      	add	r7, sp, #0
    7b7e:	0002      	movs	r2, r0
    7b80:	6039      	str	r1, [r7, #0]
    7b82:	1dfb      	adds	r3, r7, #7
    7b84:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    7b86:	1dfb      	adds	r3, r7, #7
    7b88:	781b      	ldrb	r3, [r3, #0]
    7b8a:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    7b8c:	683b      	ldr	r3, [r7, #0]
    7b8e:	781b      	ldrb	r3, [r3, #0]
    7b90:	021b      	lsls	r3, r3, #8
    7b92:	001a      	movs	r2, r3
    7b94:	68fb      	ldr	r3, [r7, #12]
    7b96:	4313      	orrs	r3, r2
    7b98:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    7b9a:	1dfb      	adds	r3, r7, #7
    7b9c:	781b      	ldrb	r3, [r3, #0]
    7b9e:	0018      	movs	r0, r3
    7ba0:	4b04      	ldr	r3, [pc, #16]	; (7bb4 <system_gclk_chan_set_config+0x3c>)
    7ba2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    7ba4:	4b04      	ldr	r3, [pc, #16]	; (7bb8 <system_gclk_chan_set_config+0x40>)
    7ba6:	68fa      	ldr	r2, [r7, #12]
    7ba8:	b292      	uxth	r2, r2
    7baa:	805a      	strh	r2, [r3, #2]
}
    7bac:	46c0      	nop			; (mov r8, r8)
    7bae:	46bd      	mov	sp, r7
    7bb0:	b004      	add	sp, #16
    7bb2:	bd80      	pop	{r7, pc}
    7bb4:	00007c05 	.word	0x00007c05
    7bb8:	40000c00 	.word	0x40000c00

00007bbc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    7bbc:	b580      	push	{r7, lr}
    7bbe:	b082      	sub	sp, #8
    7bc0:	af00      	add	r7, sp, #0
    7bc2:	0002      	movs	r2, r0
    7bc4:	1dfb      	adds	r3, r7, #7
    7bc6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    7bc8:	4b0a      	ldr	r3, [pc, #40]	; (7bf4 <system_gclk_chan_enable+0x38>)
    7bca:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    7bcc:	4a0a      	ldr	r2, [pc, #40]	; (7bf8 <system_gclk_chan_enable+0x3c>)
    7bce:	1dfb      	adds	r3, r7, #7
    7bd0:	781b      	ldrb	r3, [r3, #0]
    7bd2:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    7bd4:	4909      	ldr	r1, [pc, #36]	; (7bfc <system_gclk_chan_enable+0x40>)
    7bd6:	4b09      	ldr	r3, [pc, #36]	; (7bfc <system_gclk_chan_enable+0x40>)
    7bd8:	885b      	ldrh	r3, [r3, #2]
    7bda:	b29b      	uxth	r3, r3
    7bdc:	2280      	movs	r2, #128	; 0x80
    7bde:	01d2      	lsls	r2, r2, #7
    7be0:	4313      	orrs	r3, r2
    7be2:	b29b      	uxth	r3, r3
    7be4:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    7be6:	4b06      	ldr	r3, [pc, #24]	; (7c00 <system_gclk_chan_enable+0x44>)
    7be8:	4798      	blx	r3
}
    7bea:	46c0      	nop			; (mov r8, r8)
    7bec:	46bd      	mov	sp, r7
    7bee:	b002      	add	sp, #8
    7bf0:	bd80      	pop	{r7, pc}
    7bf2:	46c0      	nop			; (mov r8, r8)
    7bf4:	000078a9 	.word	0x000078a9
    7bf8:	40000c02 	.word	0x40000c02
    7bfc:	40000c00 	.word	0x40000c00
    7c00:	000078bd 	.word	0x000078bd

00007c04 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    7c04:	b580      	push	{r7, lr}
    7c06:	b084      	sub	sp, #16
    7c08:	af00      	add	r7, sp, #0
    7c0a:	0002      	movs	r2, r0
    7c0c:	1dfb      	adds	r3, r7, #7
    7c0e:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    7c10:	4b1c      	ldr	r3, [pc, #112]	; (7c84 <system_gclk_chan_disable+0x80>)
    7c12:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    7c14:	4a1c      	ldr	r2, [pc, #112]	; (7c88 <system_gclk_chan_disable+0x84>)
    7c16:	1dfb      	adds	r3, r7, #7
    7c18:	781b      	ldrb	r3, [r3, #0]
    7c1a:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    7c1c:	4b1b      	ldr	r3, [pc, #108]	; (7c8c <system_gclk_chan_disable+0x88>)
    7c1e:	885b      	ldrh	r3, [r3, #2]
    7c20:	051b      	lsls	r3, r3, #20
    7c22:	0f1b      	lsrs	r3, r3, #28
    7c24:	b2db      	uxtb	r3, r3
    7c26:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    7c28:	4a18      	ldr	r2, [pc, #96]	; (7c8c <system_gclk_chan_disable+0x88>)
    7c2a:	8853      	ldrh	r3, [r2, #2]
    7c2c:	4918      	ldr	r1, [pc, #96]	; (7c90 <system_gclk_chan_disable+0x8c>)
    7c2e:	400b      	ands	r3, r1
    7c30:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    7c32:	4a16      	ldr	r2, [pc, #88]	; (7c8c <system_gclk_chan_disable+0x88>)
    7c34:	4b15      	ldr	r3, [pc, #84]	; (7c8c <system_gclk_chan_disable+0x88>)
    7c36:	885b      	ldrh	r3, [r3, #2]
    7c38:	b29b      	uxth	r3, r3
    7c3a:	4916      	ldr	r1, [pc, #88]	; (7c94 <system_gclk_chan_disable+0x90>)
    7c3c:	400b      	ands	r3, r1
    7c3e:	b29b      	uxth	r3, r3
    7c40:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    7c42:	46c0      	nop			; (mov r8, r8)
    7c44:	4b11      	ldr	r3, [pc, #68]	; (7c8c <system_gclk_chan_disable+0x88>)
    7c46:	885b      	ldrh	r3, [r3, #2]
    7c48:	b29b      	uxth	r3, r3
    7c4a:	001a      	movs	r2, r3
    7c4c:	2380      	movs	r3, #128	; 0x80
    7c4e:	01db      	lsls	r3, r3, #7
    7c50:	4013      	ands	r3, r2
    7c52:	d1f7      	bne.n	7c44 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    7c54:	4a0d      	ldr	r2, [pc, #52]	; (7c8c <system_gclk_chan_disable+0x88>)
    7c56:	68fb      	ldr	r3, [r7, #12]
    7c58:	b2db      	uxtb	r3, r3
    7c5a:	1c19      	adds	r1, r3, #0
    7c5c:	230f      	movs	r3, #15
    7c5e:	400b      	ands	r3, r1
    7c60:	b2d9      	uxtb	r1, r3
    7c62:	8853      	ldrh	r3, [r2, #2]
    7c64:	1c08      	adds	r0, r1, #0
    7c66:	210f      	movs	r1, #15
    7c68:	4001      	ands	r1, r0
    7c6a:	0208      	lsls	r0, r1, #8
    7c6c:	4908      	ldr	r1, [pc, #32]	; (7c90 <system_gclk_chan_disable+0x8c>)
    7c6e:	400b      	ands	r3, r1
    7c70:	1c19      	adds	r1, r3, #0
    7c72:	1c03      	adds	r3, r0, #0
    7c74:	430b      	orrs	r3, r1
    7c76:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    7c78:	4b07      	ldr	r3, [pc, #28]	; (7c98 <system_gclk_chan_disable+0x94>)
    7c7a:	4798      	blx	r3
}
    7c7c:	46c0      	nop			; (mov r8, r8)
    7c7e:	46bd      	mov	sp, r7
    7c80:	b004      	add	sp, #16
    7c82:	bd80      	pop	{r7, pc}
    7c84:	000078a9 	.word	0x000078a9
    7c88:	40000c02 	.word	0x40000c02
    7c8c:	40000c00 	.word	0x40000c00
    7c90:	fffff0ff 	.word	0xfffff0ff
    7c94:	ffffbfff 	.word	0xffffbfff
    7c98:	000078bd 	.word	0x000078bd

00007c9c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    7c9c:	b580      	push	{r7, lr}
    7c9e:	b084      	sub	sp, #16
    7ca0:	af00      	add	r7, sp, #0
    7ca2:	0002      	movs	r2, r0
    7ca4:	1dfb      	adds	r3, r7, #7
    7ca6:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    7ca8:	4b0d      	ldr	r3, [pc, #52]	; (7ce0 <system_gclk_chan_get_hz+0x44>)
    7caa:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    7cac:	4a0d      	ldr	r2, [pc, #52]	; (7ce4 <system_gclk_chan_get_hz+0x48>)
    7cae:	1dfb      	adds	r3, r7, #7
    7cb0:	781b      	ldrb	r3, [r3, #0]
    7cb2:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    7cb4:	4b0c      	ldr	r3, [pc, #48]	; (7ce8 <system_gclk_chan_get_hz+0x4c>)
    7cb6:	885b      	ldrh	r3, [r3, #2]
    7cb8:	051b      	lsls	r3, r3, #20
    7cba:	0f1b      	lsrs	r3, r3, #28
    7cbc:	b2da      	uxtb	r2, r3
    7cbe:	230f      	movs	r3, #15
    7cc0:	18fb      	adds	r3, r7, r3
    7cc2:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    7cc4:	4b09      	ldr	r3, [pc, #36]	; (7cec <system_gclk_chan_get_hz+0x50>)
    7cc6:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    7cc8:	230f      	movs	r3, #15
    7cca:	18fb      	adds	r3, r7, r3
    7ccc:	781b      	ldrb	r3, [r3, #0]
    7cce:	0018      	movs	r0, r3
    7cd0:	4b07      	ldr	r3, [pc, #28]	; (7cf0 <system_gclk_chan_get_hz+0x54>)
    7cd2:	4798      	blx	r3
    7cd4:	0003      	movs	r3, r0
}
    7cd6:	0018      	movs	r0, r3
    7cd8:	46bd      	mov	sp, r7
    7cda:	b004      	add	sp, #16
    7cdc:	bd80      	pop	{r7, pc}
    7cde:	46c0      	nop			; (mov r8, r8)
    7ce0:	000078a9 	.word	0x000078a9
    7ce4:	40000c02 	.word	0x40000c02
    7ce8:	40000c00 	.word	0x40000c00
    7cec:	000078bd 	.word	0x000078bd
    7cf0:	00007aa1 	.word	0x00007aa1

00007cf4 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    7cf4:	b580      	push	{r7, lr}
    7cf6:	b084      	sub	sp, #16
    7cf8:	af00      	add	r7, sp, #0
    7cfa:	0002      	movs	r2, r0
    7cfc:	1dfb      	adds	r3, r7, #7
    7cfe:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    7d00:	230f      	movs	r3, #15
    7d02:	18fb      	adds	r3, r7, r3
    7d04:	1dfa      	adds	r2, r7, #7
    7d06:	7812      	ldrb	r2, [r2, #0]
    7d08:	09d2      	lsrs	r2, r2, #7
    7d0a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    7d0c:	230e      	movs	r3, #14
    7d0e:	18fb      	adds	r3, r7, r3
    7d10:	1dfa      	adds	r2, r7, #7
    7d12:	7812      	ldrb	r2, [r2, #0]
    7d14:	0952      	lsrs	r2, r2, #5
    7d16:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    7d18:	4b0d      	ldr	r3, [pc, #52]	; (7d50 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    7d1a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    7d1c:	230f      	movs	r3, #15
    7d1e:	18fb      	adds	r3, r7, r3
    7d20:	781b      	ldrb	r3, [r3, #0]
    7d22:	2b00      	cmp	r3, #0
    7d24:	d10f      	bne.n	7d46 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    7d26:	230f      	movs	r3, #15
    7d28:	18fb      	adds	r3, r7, r3
    7d2a:	781b      	ldrb	r3, [r3, #0]
    7d2c:	009b      	lsls	r3, r3, #2
    7d2e:	2210      	movs	r2, #16
    7d30:	4694      	mov	ip, r2
    7d32:	44bc      	add	ip, r7
    7d34:	4463      	add	r3, ip
    7d36:	3b08      	subs	r3, #8
    7d38:	681a      	ldr	r2, [r3, #0]
    7d3a:	230e      	movs	r3, #14
    7d3c:	18fb      	adds	r3, r7, r3
    7d3e:	781b      	ldrb	r3, [r3, #0]
    7d40:	01db      	lsls	r3, r3, #7
    7d42:	18d3      	adds	r3, r2, r3
    7d44:	e000      	b.n	7d48 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    7d46:	2300      	movs	r3, #0
	}
}
    7d48:	0018      	movs	r0, r3
    7d4a:	46bd      	mov	sp, r7
    7d4c:	b004      	add	sp, #16
    7d4e:	bd80      	pop	{r7, pc}
    7d50:	41004400 	.word	0x41004400

00007d54 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    7d54:	b580      	push	{r7, lr}
    7d56:	b088      	sub	sp, #32
    7d58:	af00      	add	r7, sp, #0
    7d5a:	60f8      	str	r0, [r7, #12]
    7d5c:	60b9      	str	r1, [r7, #8]
    7d5e:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    7d60:	2300      	movs	r3, #0
    7d62:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    7d64:	687b      	ldr	r3, [r7, #4]
    7d66:	78db      	ldrb	r3, [r3, #3]
    7d68:	2201      	movs	r2, #1
    7d6a:	4053      	eors	r3, r2
    7d6c:	b2db      	uxtb	r3, r3
    7d6e:	2b00      	cmp	r3, #0
    7d70:	d035      	beq.n	7dde <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    7d72:	687b      	ldr	r3, [r7, #4]
    7d74:	781b      	ldrb	r3, [r3, #0]
    7d76:	2b80      	cmp	r3, #128	; 0x80
    7d78:	d00b      	beq.n	7d92 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    7d7a:	69fb      	ldr	r3, [r7, #28]
    7d7c:	2280      	movs	r2, #128	; 0x80
    7d7e:	0252      	lsls	r2, r2, #9
    7d80:	4313      	orrs	r3, r2
    7d82:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    7d84:	687b      	ldr	r3, [r7, #4]
    7d86:	781b      	ldrb	r3, [r3, #0]
    7d88:	061b      	lsls	r3, r3, #24
    7d8a:	001a      	movs	r2, r3
    7d8c:	69fb      	ldr	r3, [r7, #28]
    7d8e:	4313      	orrs	r3, r2
    7d90:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    7d92:	687b      	ldr	r3, [r7, #4]
    7d94:	785b      	ldrb	r3, [r3, #1]
    7d96:	2b00      	cmp	r3, #0
    7d98:	d003      	beq.n	7da2 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    7d9a:	687b      	ldr	r3, [r7, #4]
    7d9c:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    7d9e:	2b02      	cmp	r3, #2
    7da0:	d110      	bne.n	7dc4 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    7da2:	69fb      	ldr	r3, [r7, #28]
    7da4:	2280      	movs	r2, #128	; 0x80
    7da6:	0292      	lsls	r2, r2, #10
    7da8:	4313      	orrs	r3, r2
    7daa:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    7dac:	687b      	ldr	r3, [r7, #4]
    7dae:	789b      	ldrb	r3, [r3, #2]
    7db0:	2b00      	cmp	r3, #0
    7db2:	d004      	beq.n	7dbe <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    7db4:	69fb      	ldr	r3, [r7, #28]
    7db6:	2280      	movs	r2, #128	; 0x80
    7db8:	02d2      	lsls	r2, r2, #11
    7dba:	4313      	orrs	r3, r2
    7dbc:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    7dbe:	68fb      	ldr	r3, [r7, #12]
    7dc0:	68ba      	ldr	r2, [r7, #8]
    7dc2:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7dc4:	687b      	ldr	r3, [r7, #4]
    7dc6:	785b      	ldrb	r3, [r3, #1]
    7dc8:	2b01      	cmp	r3, #1
    7dca:	d003      	beq.n	7dd4 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    7dcc:	687b      	ldr	r3, [r7, #4]
    7dce:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7dd0:	2b02      	cmp	r3, #2
    7dd2:	d107      	bne.n	7de4 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    7dd4:	69fb      	ldr	r3, [r7, #28]
    7dd6:	4a22      	ldr	r2, [pc, #136]	; (7e60 <_system_pinmux_config+0x10c>)
    7dd8:	4013      	ands	r3, r2
    7dda:	61fb      	str	r3, [r7, #28]
    7ddc:	e002      	b.n	7de4 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    7dde:	68fb      	ldr	r3, [r7, #12]
    7de0:	68ba      	ldr	r2, [r7, #8]
    7de2:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    7de4:	68bb      	ldr	r3, [r7, #8]
    7de6:	041b      	lsls	r3, r3, #16
    7de8:	0c1b      	lsrs	r3, r3, #16
    7dea:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    7dec:	68bb      	ldr	r3, [r7, #8]
    7dee:	0c1b      	lsrs	r3, r3, #16
    7df0:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7df2:	69ba      	ldr	r2, [r7, #24]
    7df4:	69fb      	ldr	r3, [r7, #28]
    7df6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    7df8:	22a0      	movs	r2, #160	; 0xa0
    7dfa:	05d2      	lsls	r2, r2, #23
    7dfc:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7dfe:	68fb      	ldr	r3, [r7, #12]
    7e00:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7e02:	697a      	ldr	r2, [r7, #20]
    7e04:	69fb      	ldr	r3, [r7, #28]
    7e06:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    7e08:	22d0      	movs	r2, #208	; 0xd0
    7e0a:	0612      	lsls	r2, r2, #24
    7e0c:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7e0e:	68fb      	ldr	r3, [r7, #12]
    7e10:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    7e12:	687b      	ldr	r3, [r7, #4]
    7e14:	78db      	ldrb	r3, [r3, #3]
    7e16:	2201      	movs	r2, #1
    7e18:	4053      	eors	r3, r2
    7e1a:	b2db      	uxtb	r3, r3
    7e1c:	2b00      	cmp	r3, #0
    7e1e:	d01a      	beq.n	7e56 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    7e20:	69fa      	ldr	r2, [r7, #28]
    7e22:	2380      	movs	r3, #128	; 0x80
    7e24:	02db      	lsls	r3, r3, #11
    7e26:	4013      	ands	r3, r2
    7e28:	d00a      	beq.n	7e40 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    7e2a:	687b      	ldr	r3, [r7, #4]
    7e2c:	789b      	ldrb	r3, [r3, #2]
    7e2e:	2b01      	cmp	r3, #1
    7e30:	d103      	bne.n	7e3a <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    7e32:	68fb      	ldr	r3, [r7, #12]
    7e34:	68ba      	ldr	r2, [r7, #8]
    7e36:	619a      	str	r2, [r3, #24]
    7e38:	e002      	b.n	7e40 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    7e3a:	68fb      	ldr	r3, [r7, #12]
    7e3c:	68ba      	ldr	r2, [r7, #8]
    7e3e:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7e40:	687b      	ldr	r3, [r7, #4]
    7e42:	785b      	ldrb	r3, [r3, #1]
    7e44:	2b01      	cmp	r3, #1
    7e46:	d003      	beq.n	7e50 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    7e48:	687b      	ldr	r3, [r7, #4]
    7e4a:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7e4c:	2b02      	cmp	r3, #2
    7e4e:	d102      	bne.n	7e56 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    7e50:	68fb      	ldr	r3, [r7, #12]
    7e52:	68ba      	ldr	r2, [r7, #8]
    7e54:	609a      	str	r2, [r3, #8]
		}
	}
}
    7e56:	46c0      	nop			; (mov r8, r8)
    7e58:	46bd      	mov	sp, r7
    7e5a:	b008      	add	sp, #32
    7e5c:	bd80      	pop	{r7, pc}
    7e5e:	46c0      	nop			; (mov r8, r8)
    7e60:	fffbffff 	.word	0xfffbffff

00007e64 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    7e64:	b580      	push	{r7, lr}
    7e66:	b084      	sub	sp, #16
    7e68:	af00      	add	r7, sp, #0
    7e6a:	0002      	movs	r2, r0
    7e6c:	6039      	str	r1, [r7, #0]
    7e6e:	1dfb      	adds	r3, r7, #7
    7e70:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    7e72:	1dfb      	adds	r3, r7, #7
    7e74:	781b      	ldrb	r3, [r3, #0]
    7e76:	0018      	movs	r0, r3
    7e78:	4b0a      	ldr	r3, [pc, #40]	; (7ea4 <system_pinmux_pin_set_config+0x40>)
    7e7a:	4798      	blx	r3
    7e7c:	0003      	movs	r3, r0
    7e7e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    7e80:	1dfb      	adds	r3, r7, #7
    7e82:	781b      	ldrb	r3, [r3, #0]
    7e84:	221f      	movs	r2, #31
    7e86:	4013      	ands	r3, r2
    7e88:	2201      	movs	r2, #1
    7e8a:	409a      	lsls	r2, r3
    7e8c:	0013      	movs	r3, r2
    7e8e:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    7e90:	683a      	ldr	r2, [r7, #0]
    7e92:	68b9      	ldr	r1, [r7, #8]
    7e94:	68fb      	ldr	r3, [r7, #12]
    7e96:	0018      	movs	r0, r3
    7e98:	4b03      	ldr	r3, [pc, #12]	; (7ea8 <system_pinmux_pin_set_config+0x44>)
    7e9a:	4798      	blx	r3
}
    7e9c:	46c0      	nop			; (mov r8, r8)
    7e9e:	46bd      	mov	sp, r7
    7ea0:	b004      	add	sp, #16
    7ea2:	bd80      	pop	{r7, pc}
    7ea4:	00007cf5 	.word	0x00007cf5
    7ea8:	00007d55 	.word	0x00007d55

00007eac <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    7eac:	b580      	push	{r7, lr}
    7eae:	af00      	add	r7, sp, #0
	return;
    7eb0:	46c0      	nop			; (mov r8, r8)
}
    7eb2:	46bd      	mov	sp, r7
    7eb4:	bd80      	pop	{r7, pc}
	...

00007eb8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    7eb8:	b580      	push	{r7, lr}
    7eba:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    7ebc:	4b06      	ldr	r3, [pc, #24]	; (7ed8 <system_init+0x20>)
    7ebe:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    7ec0:	4b06      	ldr	r3, [pc, #24]	; (7edc <system_init+0x24>)
    7ec2:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    7ec4:	4b06      	ldr	r3, [pc, #24]	; (7ee0 <system_init+0x28>)
    7ec6:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    7ec8:	4b06      	ldr	r3, [pc, #24]	; (7ee4 <system_init+0x2c>)
    7eca:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    7ecc:	4b06      	ldr	r3, [pc, #24]	; (7ee8 <system_init+0x30>)
    7ece:	4798      	blx	r3
}
    7ed0:	46c0      	nop			; (mov r8, r8)
    7ed2:	46bd      	mov	sp, r7
    7ed4:	bd80      	pop	{r7, pc}
    7ed6:	46c0      	nop			; (mov r8, r8)
    7ed8:	000076c9 	.word	0x000076c9
    7edc:	000071b9 	.word	0x000071b9
    7ee0:	00007ead 	.word	0x00007ead
    7ee4:	00007ead 	.word	0x00007ead
    7ee8:	00007ead 	.word	0x00007ead

00007eec <nvm_get_config_defaults>:
{
    7eec:	b580      	push	{r7, lr}
    7eee:	b082      	sub	sp, #8
    7ef0:	af00      	add	r7, sp, #0
    7ef2:	6078      	str	r0, [r7, #4]
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    7ef4:	687b      	ldr	r3, [r7, #4]
    7ef6:	2200      	movs	r2, #0
    7ef8:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = true;
    7efa:	687b      	ldr	r3, [r7, #4]
    7efc:	2201      	movs	r2, #1
    7efe:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    7f00:	4b08      	ldr	r3, [pc, #32]	; (7f24 <nvm_get_config_defaults+0x38>)
    7f02:	685b      	ldr	r3, [r3, #4]
    7f04:	06db      	lsls	r3, r3, #27
    7f06:	0f1b      	lsrs	r3, r3, #28
    7f08:	b2db      	uxtb	r3, r3
    7f0a:	001a      	movs	r2, r3
    7f0c:	687b      	ldr	r3, [r7, #4]
    7f0e:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
    7f10:	687b      	ldr	r3, [r7, #4]
    7f12:	2200      	movs	r2, #0
    7f14:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    7f16:	687b      	ldr	r3, [r7, #4]
    7f18:	2200      	movs	r2, #0
    7f1a:	711a      	strb	r2, [r3, #4]
}
    7f1c:	46c0      	nop			; (mov r8, r8)
    7f1e:	46bd      	mov	sp, r7
    7f20:	b002      	add	sp, #8
    7f22:	bd80      	pop	{r7, pc}
    7f24:	41004000 	.word	0x41004000

00007f28 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    7f28:	b590      	push	{r4, r7, lr}
    7f2a:	b085      	sub	sp, #20
    7f2c:	af00      	add	r7, sp, #0
    7f2e:	0002      	movs	r2, r0
    7f30:	1dfb      	adds	r3, r7, #7
    7f32:	701a      	strb	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    7f34:	230f      	movs	r3, #15
    7f36:	18fb      	adds	r3, r7, r3
    7f38:	2200      	movs	r2, #0
    7f3a:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    7f3c:	4b0a      	ldr	r3, [pc, #40]	; (7f68 <_eeprom_emulator_nvm_erase_row+0x40>)
    7f3e:	685b      	ldr	r3, [r3, #4]
    7f40:	1dfa      	adds	r2, r7, #7
    7f42:	7812      	ldrb	r2, [r2, #0]
    7f44:	0212      	lsls	r2, r2, #8
    7f46:	189b      	adds	r3, r3, r2
		error_code = nvm_erase_row(
    7f48:	220f      	movs	r2, #15
    7f4a:	18bc      	adds	r4, r7, r2
    7f4c:	0018      	movs	r0, r3
    7f4e:	4b07      	ldr	r3, [pc, #28]	; (7f6c <_eeprom_emulator_nvm_erase_row+0x44>)
    7f50:	4798      	blx	r3
    7f52:	0003      	movs	r3, r0
    7f54:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    7f56:	230f      	movs	r3, #15
    7f58:	18fb      	adds	r3, r7, r3
    7f5a:	781b      	ldrb	r3, [r3, #0]
    7f5c:	2b05      	cmp	r3, #5
    7f5e:	d0ed      	beq.n	7f3c <_eeprom_emulator_nvm_erase_row+0x14>
}
    7f60:	46c0      	nop			; (mov r8, r8)
    7f62:	46bd      	mov	sp, r7
    7f64:	b005      	add	sp, #20
    7f66:	bd90      	pop	{r4, r7, pc}
    7f68:	20000218 	.word	0x20000218
    7f6c:	00002f0d 	.word	0x00002f0d

00007f70 <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    7f70:	b590      	push	{r4, r7, lr}
    7f72:	b085      	sub	sp, #20
    7f74:	af00      	add	r7, sp, #0
    7f76:	0002      	movs	r2, r0
    7f78:	6039      	str	r1, [r7, #0]
    7f7a:	1dbb      	adds	r3, r7, #6
    7f7c:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    7f7e:	230f      	movs	r3, #15
    7f80:	18fb      	adds	r3, r7, r3
    7f82:	2200      	movs	r2, #0
    7f84:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    7f86:	4b0c      	ldr	r3, [pc, #48]	; (7fb8 <_eeprom_emulator_nvm_fill_cache+0x48>)
    7f88:	685a      	ldr	r2, [r3, #4]
    7f8a:	1dbb      	adds	r3, r7, #6
    7f8c:	881b      	ldrh	r3, [r3, #0]
    7f8e:	019b      	lsls	r3, r3, #6
    7f90:	18d3      	adds	r3, r2, r3
		error_code = nvm_write_buffer(
    7f92:	0018      	movs	r0, r3
    7f94:	230f      	movs	r3, #15
    7f96:	18fc      	adds	r4, r7, r3
    7f98:	683b      	ldr	r3, [r7, #0]
    7f9a:	2240      	movs	r2, #64	; 0x40
    7f9c:	0019      	movs	r1, r3
    7f9e:	4b07      	ldr	r3, [pc, #28]	; (7fbc <_eeprom_emulator_nvm_fill_cache+0x4c>)
    7fa0:	4798      	blx	r3
    7fa2:	0003      	movs	r3, r0
    7fa4:	7023      	strb	r3, [r4, #0]
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    7fa6:	230f      	movs	r3, #15
    7fa8:	18fb      	adds	r3, r7, r3
    7faa:	781b      	ldrb	r3, [r3, #0]
    7fac:	2b05      	cmp	r3, #5
    7fae:	d0ea      	beq.n	7f86 <_eeprom_emulator_nvm_fill_cache+0x16>
}
    7fb0:	46c0      	nop			; (mov r8, r8)
    7fb2:	46bd      	mov	sp, r7
    7fb4:	b005      	add	sp, #20
    7fb6:	bd90      	pop	{r4, r7, pc}
    7fb8:	20000218 	.word	0x20000218
    7fbc:	00002cc5 	.word	0x00002cc5

00007fc0 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    7fc0:	b590      	push	{r4, r7, lr}
    7fc2:	b085      	sub	sp, #20
    7fc4:	af00      	add	r7, sp, #0
    7fc6:	0002      	movs	r2, r0
    7fc8:	1dbb      	adds	r3, r7, #6
    7fca:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    7fcc:	230f      	movs	r3, #15
    7fce:	18fb      	adds	r3, r7, r3
    7fd0:	2200      	movs	r2, #0
    7fd2:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    7fd4:	4b0b      	ldr	r3, [pc, #44]	; (8004 <_eeprom_emulator_nvm_commit_cache+0x44>)
    7fd6:	685a      	ldr	r2, [r3, #4]
    7fd8:	1dbb      	adds	r3, r7, #6
    7fda:	881b      	ldrh	r3, [r3, #0]
    7fdc:	019b      	lsls	r3, r3, #6
    7fde:	18d3      	adds	r3, r2, r3
		error_code = nvm_execute_command(
    7fe0:	220f      	movs	r2, #15
    7fe2:	18bc      	adds	r4, r7, r2
    7fe4:	2200      	movs	r2, #0
    7fe6:	0019      	movs	r1, r3
    7fe8:	2004      	movs	r0, #4
    7fea:	4b07      	ldr	r3, [pc, #28]	; (8008 <_eeprom_emulator_nvm_commit_cache+0x48>)
    7fec:	4798      	blx	r3
    7fee:	0003      	movs	r3, r0
    7ff0:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    7ff2:	230f      	movs	r3, #15
    7ff4:	18fb      	adds	r3, r7, r3
    7ff6:	781b      	ldrb	r3, [r3, #0]
    7ff8:	2b05      	cmp	r3, #5
    7ffa:	d0eb      	beq.n	7fd4 <_eeprom_emulator_nvm_commit_cache+0x14>
}
    7ffc:	46c0      	nop			; (mov r8, r8)
    7ffe:	46bd      	mov	sp, r7
    8000:	b005      	add	sp, #20
    8002:	bd90      	pop	{r4, r7, pc}
    8004:	20000218 	.word	0x20000218
    8008:	00002bad 	.word	0x00002bad

0000800c <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    800c:	b590      	push	{r4, r7, lr}
    800e:	b085      	sub	sp, #20
    8010:	af00      	add	r7, sp, #0
    8012:	0002      	movs	r2, r0
    8014:	6039      	str	r1, [r7, #0]
    8016:	1dbb      	adds	r3, r7, #6
    8018:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    801a:	230f      	movs	r3, #15
    801c:	18fb      	adds	r3, r7, r3
    801e:	2200      	movs	r2, #0
    8020:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    8022:	4b0c      	ldr	r3, [pc, #48]	; (8054 <_eeprom_emulator_nvm_read_page+0x48>)
    8024:	685a      	ldr	r2, [r3, #4]
    8026:	1dbb      	adds	r3, r7, #6
    8028:	881b      	ldrh	r3, [r3, #0]
    802a:	019b      	lsls	r3, r3, #6
    802c:	18d3      	adds	r3, r2, r3
		error_code = nvm_read_buffer(
    802e:	0018      	movs	r0, r3
    8030:	230f      	movs	r3, #15
    8032:	18fc      	adds	r4, r7, r3
    8034:	683b      	ldr	r3, [r7, #0]
    8036:	2240      	movs	r2, #64	; 0x40
    8038:	0019      	movs	r1, r3
    803a:	4b07      	ldr	r3, [pc, #28]	; (8058 <_eeprom_emulator_nvm_read_page+0x4c>)
    803c:	4798      	blx	r3
    803e:	0003      	movs	r3, r0
    8040:	7023      	strb	r3, [r4, #0]
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    8042:	230f      	movs	r3, #15
    8044:	18fb      	adds	r3, r7, r3
    8046:	781b      	ldrb	r3, [r3, #0]
    8048:	2b05      	cmp	r3, #5
    804a:	d0ea      	beq.n	8022 <_eeprom_emulator_nvm_read_page+0x16>
}
    804c:	46c0      	nop			; (mov r8, r8)
    804e:	46bd      	mov	sp, r7
    8050:	b005      	add	sp, #20
    8052:	bd90      	pop	{r4, r7, pc}
    8054:	20000218 	.word	0x20000218
    8058:	00002e11 	.word	0x00002e11

0000805c <_eeprom_emulator_format_memory>:

/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
    805c:	b580      	push	{r7, lr}
    805e:	b092      	sub	sp, #72	; 0x48
    8060:	af00      	add	r7, sp, #0
	uint16_t logical_page = 0;
    8062:	2346      	movs	r3, #70	; 0x46
    8064:	18fb      	adds	r3, r7, r3
    8066:	2200      	movs	r2, #0
    8068:	801a      	strh	r2, [r3, #0]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    806a:	4b32      	ldr	r3, [pc, #200]	; (8134 <_eeprom_emulator_format_memory+0xd8>)
    806c:	2287      	movs	r2, #135	; 0x87
    806e:	2100      	movs	r1, #0
    8070:	5499      	strb	r1, [r3, r2]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    8072:	4b30      	ldr	r3, [pc, #192]	; (8134 <_eeprom_emulator_format_memory+0xd8>)
    8074:	2287      	movs	r2, #135	; 0x87
    8076:	5c9b      	ldrb	r3, [r3, r2]
    8078:	0018      	movs	r0, r3
    807a:	4b2f      	ldr	r3, [pc, #188]	; (8138 <_eeprom_emulator_format_memory+0xdc>)
    807c:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    807e:	2344      	movs	r3, #68	; 0x44
    8080:	18fb      	adds	r3, r7, r3
    8082:	2204      	movs	r2, #4
    8084:	801a      	strh	r2, [r3, #0]
    8086:	e04a      	b.n	811e <_eeprom_emulator_format_memory+0xc2>
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    8088:	2344      	movs	r3, #68	; 0x44
    808a:	18fb      	adds	r3, r7, r3
    808c:	881a      	ldrh	r2, [r3, #0]
    808e:	4b29      	ldr	r3, [pc, #164]	; (8134 <_eeprom_emulator_format_memory+0xd8>)
    8090:	891b      	ldrh	r3, [r3, #8]
    8092:	3b01      	subs	r3, #1
    8094:	429a      	cmp	r2, r3
    8096:	d03a      	beq.n	810e <_eeprom_emulator_format_memory+0xb2>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    8098:	2344      	movs	r3, #68	; 0x44
    809a:	18fb      	adds	r3, r7, r3
    809c:	881b      	ldrh	r3, [r3, #0]
    809e:	2203      	movs	r2, #3
    80a0:	4013      	ands	r3, r2
    80a2:	b29b      	uxth	r3, r3
    80a4:	2b00      	cmp	r3, #0
    80a6:	d108      	bne.n	80ba <_eeprom_emulator_format_memory+0x5e>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    80a8:	2344      	movs	r3, #68	; 0x44
    80aa:	18fb      	adds	r3, r7, r3
    80ac:	881b      	ldrh	r3, [r3, #0]
    80ae:	089b      	lsrs	r3, r3, #2
    80b0:	b29b      	uxth	r3, r3
    80b2:	b2db      	uxtb	r3, r3
    80b4:	0018      	movs	r0, r3
    80b6:	4b20      	ldr	r3, [pc, #128]	; (8138 <_eeprom_emulator_format_memory+0xdc>)
    80b8:	4798      	blx	r3
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    80ba:	2344      	movs	r3, #68	; 0x44
    80bc:	18fb      	adds	r3, r7, r3
    80be:	881b      	ldrh	r3, [r3, #0]
    80c0:	2203      	movs	r2, #3
    80c2:	4013      	ands	r3, r2
    80c4:	b29b      	uxth	r3, r3
    80c6:	2b01      	cmp	r3, #1
    80c8:	d822      	bhi.n	8110 <_eeprom_emulator_format_memory+0xb4>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    80ca:	1d3b      	adds	r3, r7, #4
    80cc:	2240      	movs	r2, #64	; 0x40
    80ce:	21ff      	movs	r1, #255	; 0xff
    80d0:	0018      	movs	r0, r3
    80d2:	4b1a      	ldr	r3, [pc, #104]	; (813c <_eeprom_emulator_format_memory+0xe0>)
    80d4:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    80d6:	2346      	movs	r3, #70	; 0x46
    80d8:	18fb      	adds	r3, r7, r3
    80da:	881b      	ldrh	r3, [r3, #0]
    80dc:	b2da      	uxtb	r2, r3
    80de:	1d3b      	adds	r3, r7, #4
    80e0:	701a      	strb	r2, [r3, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    80e2:	1d3a      	adds	r2, r7, #4
    80e4:	2344      	movs	r3, #68	; 0x44
    80e6:	18fb      	adds	r3, r7, r3
    80e8:	881b      	ldrh	r3, [r3, #0]
    80ea:	0011      	movs	r1, r2
    80ec:	0018      	movs	r0, r3
    80ee:	4b14      	ldr	r3, [pc, #80]	; (8140 <_eeprom_emulator_format_memory+0xe4>)
    80f0:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    80f2:	2344      	movs	r3, #68	; 0x44
    80f4:	18fb      	adds	r3, r7, r3
    80f6:	881b      	ldrh	r3, [r3, #0]
    80f8:	0018      	movs	r0, r3
    80fa:	4b12      	ldr	r3, [pc, #72]	; (8144 <_eeprom_emulator_format_memory+0xe8>)
    80fc:	4798      	blx	r3

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    80fe:	2346      	movs	r3, #70	; 0x46
    8100:	18fb      	adds	r3, r7, r3
    8102:	881a      	ldrh	r2, [r3, #0]
    8104:	2346      	movs	r3, #70	; 0x46
    8106:	18fb      	adds	r3, r7, r3
    8108:	3201      	adds	r2, #1
    810a:	801a      	strh	r2, [r3, #0]
    810c:	e000      	b.n	8110 <_eeprom_emulator_format_memory+0xb4>
			continue;
    810e:	46c0      	nop			; (mov r8, r8)
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    8110:	2344      	movs	r3, #68	; 0x44
    8112:	18fb      	adds	r3, r7, r3
    8114:	881a      	ldrh	r2, [r3, #0]
    8116:	2344      	movs	r3, #68	; 0x44
    8118:	18fb      	adds	r3, r7, r3
    811a:	3201      	adds	r2, #1
    811c:	801a      	strh	r2, [r3, #0]
    811e:	4b05      	ldr	r3, [pc, #20]	; (8134 <_eeprom_emulator_format_memory+0xd8>)
    8120:	891b      	ldrh	r3, [r3, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    8122:	2244      	movs	r2, #68	; 0x44
    8124:	18ba      	adds	r2, r7, r2
    8126:	8812      	ldrh	r2, [r2, #0]
    8128:	429a      	cmp	r2, r3
    812a:	d3ad      	bcc.n	8088 <_eeprom_emulator_format_memory+0x2c>
		}
	}
}
    812c:	46c0      	nop			; (mov r8, r8)
    812e:	46bd      	mov	sp, r7
    8130:	b012      	add	sp, #72	; 0x48
    8132:	bd80      	pop	{r7, pc}
    8134:	20000218 	.word	0x20000218
    8138:	00007f29 	.word	0x00007f29
    813c:	0001729b 	.word	0x0001729b
    8140:	00007f71 	.word	0x00007f71
    8144:	00007fc1 	.word	0x00007fc1

00008148 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages.
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    8148:	b580      	push	{r7, lr}
    814a:	b084      	sub	sp, #16
    814c:	af00      	add	r7, sp, #0
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    814e:	230e      	movs	r3, #14
    8150:	18fb      	adds	r3, r7, r3
    8152:	2200      	movs	r2, #0
    8154:	801a      	strh	r2, [r3, #0]
    8156:	e033      	b.n	81c0 <_eeprom_emulator_update_page_mapping+0x78>
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    8158:	230e      	movs	r3, #14
    815a:	18fb      	adds	r3, r7, r3
    815c:	881a      	ldrh	r2, [r3, #0]
    815e:	4b4c      	ldr	r3, [pc, #304]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    8160:	891b      	ldrh	r3, [r3, #8]
    8162:	3b01      	subs	r3, #1
    8164:	429a      	cmp	r2, r3
    8166:	d023      	beq.n	81b0 <_eeprom_emulator_update_page_mapping+0x68>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    8168:	4b49      	ldr	r3, [pc, #292]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    816a:	685a      	ldr	r2, [r3, #4]
    816c:	230e      	movs	r3, #14
    816e:	18fb      	adds	r3, r7, r3
    8170:	881b      	ldrh	r3, [r3, #0]
    8172:	019b      	lsls	r3, r3, #6
    8174:	18d3      	adds	r3, r2, r3
    8176:	781a      	ldrb	r2, [r3, #0]
    8178:	2308      	movs	r3, #8
    817a:	18fb      	adds	r3, r7, r3
    817c:	801a      	strh	r2, [r3, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    817e:	2308      	movs	r3, #8
    8180:	18fb      	adds	r3, r7, r3
    8182:	881b      	ldrh	r3, [r3, #0]
    8184:	2bff      	cmp	r3, #255	; 0xff
    8186:	d014      	beq.n	81b2 <_eeprom_emulator_update_page_mapping+0x6a>
				(logical_page < _eeprom_instance.logical_pages)) {
    8188:	4b41      	ldr	r3, [pc, #260]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    818a:	7a9b      	ldrb	r3, [r3, #10]
    818c:	b29b      	uxth	r3, r3
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    818e:	2208      	movs	r2, #8
    8190:	18ba      	adds	r2, r7, r2
    8192:	8812      	ldrh	r2, [r2, #0]
    8194:	429a      	cmp	r2, r3
    8196:	d20c      	bcs.n	81b2 <_eeprom_emulator_update_page_mapping+0x6a>
			_eeprom_instance.page_map[logical_page] = c;
    8198:	2308      	movs	r3, #8
    819a:	18fb      	adds	r3, r7, r3
    819c:	881b      	ldrh	r3, [r3, #0]
    819e:	220e      	movs	r2, #14
    81a0:	18ba      	adds	r2, r7, r2
    81a2:	8812      	ldrh	r2, [r2, #0]
    81a4:	b2d1      	uxtb	r1, r2
    81a6:	4a3a      	ldr	r2, [pc, #232]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    81a8:	18d3      	adds	r3, r2, r3
    81aa:	1c0a      	adds	r2, r1, #0
    81ac:	72da      	strb	r2, [r3, #11]
    81ae:	e000      	b.n	81b2 <_eeprom_emulator_update_page_mapping+0x6a>
			continue;
    81b0:	46c0      	nop			; (mov r8, r8)
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    81b2:	230e      	movs	r3, #14
    81b4:	18fb      	adds	r3, r7, r3
    81b6:	881a      	ldrh	r2, [r3, #0]
    81b8:	230e      	movs	r3, #14
    81ba:	18fb      	adds	r3, r7, r3
    81bc:	3201      	adds	r2, #1
    81be:	801a      	strh	r2, [r3, #0]
    81c0:	4b33      	ldr	r3, [pc, #204]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    81c2:	891b      	ldrh	r3, [r3, #8]
    81c4:	220e      	movs	r2, #14
    81c6:	18ba      	adds	r2, r7, r2
    81c8:	8812      	ldrh	r2, [r2, #0]
    81ca:	429a      	cmp	r2, r3
    81cc:	d3c4      	bcc.n	8158 <_eeprom_emulator_update_page_mapping+0x10>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    81ce:	4b30      	ldr	r3, [pc, #192]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    81d0:	2287      	movs	r2, #135	; 0x87
    81d2:	213f      	movs	r1, #63	; 0x3f
    81d4:	5499      	strb	r1, [r3, r2]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    81d6:	230c      	movs	r3, #12
    81d8:	18fb      	adds	r3, r7, r3
    81da:	2200      	movs	r2, #0
    81dc:	801a      	strh	r2, [r3, #0]
    81de:	e04a      	b.n	8276 <_eeprom_emulator_update_page_mapping+0x12e>
		bool spare_row_found = true;
    81e0:	230b      	movs	r3, #11
    81e2:	18fb      	adds	r3, r7, r3
    81e4:	2201      	movs	r2, #1
    81e6:	701a      	strb	r2, [r3, #0]

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    81e8:	230a      	movs	r3, #10
    81ea:	18fb      	adds	r3, r7, r3
    81ec:	2200      	movs	r2, #0
    81ee:	701a      	strb	r2, [r3, #0]
    81f0:	e028      	b.n	8244 <_eeprom_emulator_update_page_mapping+0xfc>
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    81f2:	230c      	movs	r3, #12
    81f4:	18fb      	adds	r3, r7, r3
    81f6:	881b      	ldrh	r3, [r3, #0]
    81f8:	009b      	lsls	r3, r3, #2
    81fa:	b299      	uxth	r1, r3
    81fc:	230a      	movs	r3, #10
    81fe:	18fb      	adds	r3, r7, r3
    8200:	781b      	ldrb	r3, [r3, #0]
    8202:	b29a      	uxth	r2, r3
    8204:	1dbb      	adds	r3, r7, #6
    8206:	188a      	adds	r2, r1, r2
    8208:	801a      	strh	r2, [r3, #0]

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    820a:	1dbb      	adds	r3, r7, #6
    820c:	881a      	ldrh	r2, [r3, #0]
    820e:	4b20      	ldr	r3, [pc, #128]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    8210:	891b      	ldrh	r3, [r3, #8]
    8212:	3b01      	subs	r3, #1
    8214:	429a      	cmp	r2, r3
    8216:	d00d      	beq.n	8234 <_eeprom_emulator_update_page_mapping+0xec>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    8218:	4b1d      	ldr	r3, [pc, #116]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    821a:	685a      	ldr	r2, [r3, #4]
    821c:	1dbb      	adds	r3, r7, #6
    821e:	881b      	ldrh	r3, [r3, #0]
    8220:	019b      	lsls	r3, r3, #6
    8222:	18d3      	adds	r3, r2, r3
    8224:	781b      	ldrb	r3, [r3, #0]
    8226:	2bff      	cmp	r3, #255	; 0xff
    8228:	d005      	beq.n	8236 <_eeprom_emulator_update_page_mapping+0xee>
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    822a:	230b      	movs	r3, #11
    822c:	18fb      	adds	r3, r7, r3
    822e:	2200      	movs	r2, #0
    8230:	701a      	strb	r2, [r3, #0]
    8232:	e000      	b.n	8236 <_eeprom_emulator_update_page_mapping+0xee>
				continue;
    8234:	46c0      	nop			; (mov r8, r8)
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8236:	230a      	movs	r3, #10
    8238:	18fb      	adds	r3, r7, r3
    823a:	781a      	ldrb	r2, [r3, #0]
    823c:	230a      	movs	r3, #10
    823e:	18fb      	adds	r3, r7, r3
    8240:	3201      	adds	r2, #1
    8242:	701a      	strb	r2, [r3, #0]
    8244:	230a      	movs	r3, #10
    8246:	18fb      	adds	r3, r7, r3
    8248:	781b      	ldrb	r3, [r3, #0]
    824a:	2b03      	cmp	r3, #3
    824c:	d9d1      	bls.n	81f2 <_eeprom_emulator_update_page_mapping+0xaa>
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    824e:	230b      	movs	r3, #11
    8250:	18fb      	adds	r3, r7, r3
    8252:	781b      	ldrb	r3, [r3, #0]
    8254:	2b00      	cmp	r3, #0
    8256:	d007      	beq.n	8268 <_eeprom_emulator_update_page_mapping+0x120>
			_eeprom_instance.spare_row = c;
    8258:	230c      	movs	r3, #12
    825a:	18fb      	adds	r3, r7, r3
    825c:	881b      	ldrh	r3, [r3, #0]
    825e:	b2d9      	uxtb	r1, r3
    8260:	4b0b      	ldr	r3, [pc, #44]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    8262:	2287      	movs	r2, #135	; 0x87
    8264:	5499      	strb	r1, [r3, r2]
			break;
    8266:	e00f      	b.n	8288 <_eeprom_emulator_update_page_mapping+0x140>
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    8268:	230c      	movs	r3, #12
    826a:	18fb      	adds	r3, r7, r3
    826c:	881a      	ldrh	r2, [r3, #0]
    826e:	230c      	movs	r3, #12
    8270:	18fb      	adds	r3, r7, r3
    8272:	3201      	adds	r2, #1
    8274:	801a      	strh	r2, [r3, #0]
    8276:	4b06      	ldr	r3, [pc, #24]	; (8290 <_eeprom_emulator_update_page_mapping+0x148>)
    8278:	891b      	ldrh	r3, [r3, #8]
    827a:	089b      	lsrs	r3, r3, #2
    827c:	b29b      	uxth	r3, r3
    827e:	220c      	movs	r2, #12
    8280:	18ba      	adds	r2, r7, r2
    8282:	8812      	ldrh	r2, [r2, #0]
    8284:	429a      	cmp	r2, r3
    8286:	d3ab      	bcc.n	81e0 <_eeprom_emulator_update_page_mapping+0x98>
		}
	}
}
    8288:	46c0      	nop			; (mov r8, r8)
    828a:	46bd      	mov	sp, r7
    828c:	b004      	add	sp, #16
    828e:	bd80      	pop	{r7, pc}
    8290:	20000218 	.word	0x20000218

00008294 <_eeprom_emulator_is_page_free_on_row>:
 * \retval \c false  If the specified row was full and needs an erase
 */
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
    8294:	b580      	push	{r7, lr}
    8296:	b084      	sub	sp, #16
    8298:	af00      	add	r7, sp, #0
    829a:	0002      	movs	r2, r0
    829c:	6039      	str	r1, [r7, #0]
    829e:	1dfb      	adds	r3, r7, #7
    82a0:	701a      	strb	r2, [r3, #0]
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    82a2:	230e      	movs	r3, #14
    82a4:	18fb      	adds	r3, r7, r3
    82a6:	1dfa      	adds	r2, r7, #7
    82a8:	7812      	ldrb	r2, [r2, #0]
    82aa:	0892      	lsrs	r2, r2, #2
    82ac:	701a      	strb	r2, [r3, #0]
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    82ae:	230d      	movs	r3, #13
    82b0:	18fb      	adds	r3, r7, r3
    82b2:	1dfa      	adds	r2, r7, #7
    82b4:	7812      	ldrb	r2, [r2, #0]
    82b6:	2103      	movs	r1, #3
    82b8:	400a      	ands	r2, r1
    82ba:	701a      	strb	r2, [r3, #0]

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    82bc:	230f      	movs	r3, #15
    82be:	18fb      	adds	r3, r7, r3
    82c0:	220d      	movs	r2, #13
    82c2:	18ba      	adds	r2, r7, r2
    82c4:	7812      	ldrb	r2, [r2, #0]
    82c6:	701a      	strb	r2, [r3, #0]
    82c8:	e023      	b.n	8312 <_eeprom_emulator_is_page_free_on_row+0x7e>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    82ca:	230e      	movs	r3, #14
    82cc:	18fb      	adds	r3, r7, r3
    82ce:	781b      	ldrb	r3, [r3, #0]
    82d0:	009b      	lsls	r3, r3, #2
    82d2:	b2d9      	uxtb	r1, r3
    82d4:	230c      	movs	r3, #12
    82d6:	18fb      	adds	r3, r7, r3
    82d8:	220f      	movs	r2, #15
    82da:	18ba      	adds	r2, r7, r2
    82dc:	7812      	ldrb	r2, [r2, #0]
    82de:	188a      	adds	r2, r1, r2
    82e0:	701a      	strb	r2, [r3, #0]

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    82e2:	4b11      	ldr	r3, [pc, #68]	; (8328 <_eeprom_emulator_is_page_free_on_row+0x94>)
    82e4:	685a      	ldr	r2, [r3, #4]
    82e6:	230c      	movs	r3, #12
    82e8:	18fb      	adds	r3, r7, r3
    82ea:	781b      	ldrb	r3, [r3, #0]
    82ec:	019b      	lsls	r3, r3, #6
    82ee:	18d3      	adds	r3, r2, r3
    82f0:	781b      	ldrb	r3, [r3, #0]
    82f2:	2bff      	cmp	r3, #255	; 0xff
    82f4:	d106      	bne.n	8304 <_eeprom_emulator_is_page_free_on_row+0x70>
				EEPROM_INVALID_PAGE_NUMBER) {
			*free_physical_page = page;
    82f6:	683b      	ldr	r3, [r7, #0]
    82f8:	220c      	movs	r2, #12
    82fa:	18ba      	adds	r2, r7, r2
    82fc:	7812      	ldrb	r2, [r2, #0]
    82fe:	701a      	strb	r2, [r3, #0]
			return true;
    8300:	2301      	movs	r3, #1
    8302:	e00c      	b.n	831e <_eeprom_emulator_is_page_free_on_row+0x8a>
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    8304:	230f      	movs	r3, #15
    8306:	18fb      	adds	r3, r7, r3
    8308:	781a      	ldrb	r2, [r3, #0]
    830a:	230f      	movs	r3, #15
    830c:	18fb      	adds	r3, r7, r3
    830e:	3201      	adds	r2, #1
    8310:	701a      	strb	r2, [r3, #0]
    8312:	230f      	movs	r3, #15
    8314:	18fb      	adds	r3, r7, r3
    8316:	781b      	ldrb	r3, [r3, #0]
    8318:	2b03      	cmp	r3, #3
    831a:	d9d6      	bls.n	82ca <_eeprom_emulator_is_page_free_on_row+0x36>
		}
	}

	/* No free page in the current row was found */
	return false;
    831c:	2300      	movs	r3, #0
}
    831e:	0018      	movs	r0, r3
    8320:	46bd      	mov	sp, r7
    8322:	b004      	add	sp, #16
    8324:	bd80      	pop	{r7, pc}
    8326:	46c0      	nop			; (mov r8, r8)
    8328:	20000218 	.word	0x20000218

0000832c <_eeprom_emulator_move_data_to_spare>:
 */
static enum status_code _eeprom_emulator_move_data_to_spare(
		const uint8_t row_number,
		const uint8_t logical_page,
		const uint8_t *const data)
{
    832c:	b580      	push	{r7, lr}
    832e:	b086      	sub	sp, #24
    8330:	af00      	add	r7, sp, #0
    8332:	603a      	str	r2, [r7, #0]
    8334:	1dfb      	adds	r3, r7, #7
    8336:	1c02      	adds	r2, r0, #0
    8338:	701a      	strb	r2, [r3, #0]
    833a:	1dbb      	adds	r3, r7, #6
    833c:	1c0a      	adds	r2, r1, #0
    833e:	701a      	strb	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    8340:	2314      	movs	r3, #20
    8342:	18fb      	adds	r3, r7, r3
    8344:	2200      	movs	r2, #0
    8346:	701a      	strb	r2, [r3, #0]
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    8348:	4b69      	ldr	r3, [pc, #420]	; (84f0 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    834a:	685b      	ldr	r3, [r3, #4]
    834c:	1dfa      	adds	r2, r7, #7
    834e:	7812      	ldrb	r2, [r2, #0]
    8350:	0212      	lsls	r2, r2, #8
	const struct _eeprom_page *row_data =
    8352:	189b      	adds	r3, r3, r2
    8354:	613b      	str	r3, [r7, #16]

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    8356:	693b      	ldr	r3, [r7, #16]
    8358:	781a      	ldrb	r2, [r3, #0]
    835a:	2308      	movs	r3, #8
    835c:	18fb      	adds	r3, r7, r3
    835e:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    8360:	1dfb      	adds	r3, r7, #7
    8362:	781b      	ldrb	r3, [r3, #0]
    8364:	009b      	lsls	r3, r3, #2
    8366:	b2da      	uxtb	r2, r3
    8368:	2308      	movs	r3, #8
    836a:	18fb      	adds	r3, r7, r3
    836c:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    836e:	693b      	ldr	r3, [r7, #16]
    8370:	3340      	adds	r3, #64	; 0x40
    8372:	781a      	ldrb	r2, [r3, #0]
    8374:	2308      	movs	r3, #8
    8376:	18fb      	adds	r3, r7, r3
    8378:	709a      	strb	r2, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    837a:	1dfb      	adds	r3, r7, #7
    837c:	781b      	ldrb	r3, [r3, #0]
    837e:	009b      	lsls	r3, r3, #2
    8380:	b2db      	uxtb	r3, r3
    8382:	3301      	adds	r3, #1
    8384:	b2da      	uxtb	r2, r3
    8386:	2308      	movs	r3, #8
    8388:	18fb      	adds	r3, r7, r3
    838a:	70da      	strb	r2, [r3, #3]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    838c:	2317      	movs	r3, #23
    838e:	18fb      	adds	r3, r7, r3
    8390:	2200      	movs	r2, #0
    8392:	701a      	strb	r2, [r3, #0]
    8394:	e03a      	b.n	840c <_eeprom_emulator_move_data_to_spare+0xe0>
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8396:	2316      	movs	r3, #22
    8398:	18fb      	adds	r3, r7, r3
    839a:	2202      	movs	r2, #2
    839c:	701a      	strb	r2, [r3, #0]
    839e:	e029      	b.n	83f4 <_eeprom_emulator_move_data_to_spare+0xc8>
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    83a0:	2317      	movs	r3, #23
    83a2:	18fb      	adds	r3, r7, r3
    83a4:	781a      	ldrb	r2, [r3, #0]
    83a6:	2308      	movs	r3, #8
    83a8:	18fb      	adds	r3, r7, r3
    83aa:	0052      	lsls	r2, r2, #1
    83ac:	5cd2      	ldrb	r2, [r2, r3]
    83ae:	2316      	movs	r3, #22
    83b0:	18fb      	adds	r3, r7, r3
    83b2:	781b      	ldrb	r3, [r3, #0]
    83b4:	019b      	lsls	r3, r3, #6
    83b6:	6939      	ldr	r1, [r7, #16]
    83b8:	18cb      	adds	r3, r1, r3
    83ba:	781b      	ldrb	r3, [r3, #0]
    83bc:	429a      	cmp	r2, r3
    83be:	d112      	bne.n	83e6 <_eeprom_emulator_move_data_to_spare+0xba>
				page_trans[c].physical_page =
    83c0:	2317      	movs	r3, #23
    83c2:	18fb      	adds	r3, r7, r3
    83c4:	781b      	ldrb	r3, [r3, #0]
						(row_number * NVMCTRL_ROW_PAGES) + c2;
    83c6:	1dfa      	adds	r2, r7, #7
    83c8:	7812      	ldrb	r2, [r2, #0]
    83ca:	0092      	lsls	r2, r2, #2
    83cc:	b2d1      	uxtb	r1, r2
    83ce:	2216      	movs	r2, #22
    83d0:	18ba      	adds	r2, r7, r2
    83d2:	7812      	ldrb	r2, [r2, #0]
    83d4:	188a      	adds	r2, r1, r2
    83d6:	b2d1      	uxtb	r1, r2
				page_trans[c].physical_page =
    83d8:	2208      	movs	r2, #8
    83da:	18ba      	adds	r2, r7, r2
    83dc:	005b      	lsls	r3, r3, #1
    83de:	18d3      	adds	r3, r2, r3
    83e0:	3301      	adds	r3, #1
    83e2:	1c0a      	adds	r2, r1, #0
    83e4:	701a      	strb	r2, [r3, #0]
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
    83e6:	2316      	movs	r3, #22
    83e8:	18fb      	adds	r3, r7, r3
    83ea:	781a      	ldrb	r2, [r3, #0]
    83ec:	2316      	movs	r3, #22
    83ee:	18fb      	adds	r3, r7, r3
    83f0:	3201      	adds	r2, #1
    83f2:	701a      	strb	r2, [r3, #0]
    83f4:	2316      	movs	r3, #22
    83f6:	18fb      	adds	r3, r7, r3
    83f8:	781b      	ldrb	r3, [r3, #0]
    83fa:	2b03      	cmp	r3, #3
    83fc:	d9d0      	bls.n	83a0 <_eeprom_emulator_move_data_to_spare+0x74>
	for (uint8_t c = 0; c < 2; c++) {
    83fe:	2317      	movs	r3, #23
    8400:	18fb      	adds	r3, r7, r3
    8402:	781a      	ldrb	r2, [r3, #0]
    8404:	2317      	movs	r3, #23
    8406:	18fb      	adds	r3, r7, r3
    8408:	3201      	adds	r2, #1
    840a:	701a      	strb	r2, [r3, #0]
    840c:	2317      	movs	r3, #23
    840e:	18fb      	adds	r3, r7, r3
    8410:	781b      	ldrb	r3, [r3, #0]
    8412:	2b01      	cmp	r3, #1
    8414:	d9bf      	bls.n	8396 <_eeprom_emulator_move_data_to_spare+0x6a>
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    8416:	2315      	movs	r3, #21
    8418:	18fb      	adds	r3, r7, r3
    841a:	2200      	movs	r2, #0
    841c:	701a      	strb	r2, [r3, #0]
    841e:	e051      	b.n	84c4 <_eeprom_emulator_move_data_to_spare+0x198>
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    8420:	4b33      	ldr	r3, [pc, #204]	; (84f0 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8422:	2287      	movs	r2, #135	; 0x87
    8424:	5c9b      	ldrb	r3, [r3, r2]
    8426:	009a      	lsls	r2, r3, #2
    8428:	2315      	movs	r3, #21
    842a:	18fb      	adds	r3, r7, r3
    842c:	781b      	ldrb	r3, [r3, #0]
    842e:	18d3      	adds	r3, r2, r3
		uint32_t new_page =
    8430:	60fb      	str	r3, [r7, #12]

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    8432:	4b30      	ldr	r3, [pc, #192]	; (84f4 <_eeprom_emulator_move_data_to_spare+0x1c8>)
    8434:	4798      	blx	r3

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    8436:	2315      	movs	r3, #21
    8438:	18fb      	adds	r3, r7, r3
    843a:	781a      	ldrb	r2, [r3, #0]
    843c:	2308      	movs	r3, #8
    843e:	18fb      	adds	r3, r7, r3
    8440:	0052      	lsls	r2, r2, #1
    8442:	5cd3      	ldrb	r3, [r2, r3]
    8444:	1dba      	adds	r2, r7, #6
    8446:	7812      	ldrb	r2, [r2, #0]
    8448:	429a      	cmp	r2, r3
    844a:	d10d      	bne.n	8468 <_eeprom_emulator_move_data_to_spare+0x13c>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    844c:	4b28      	ldr	r3, [pc, #160]	; (84f0 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    844e:	1dba      	adds	r2, r7, #6
    8450:	2188      	movs	r1, #136	; 0x88
    8452:	7812      	ldrb	r2, [r2, #0]
    8454:	545a      	strb	r2, [r3, r1]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    8456:	4b26      	ldr	r3, [pc, #152]	; (84f0 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8458:	228c      	movs	r2, #140	; 0x8c
    845a:	6839      	ldr	r1, [r7, #0]
    845c:	189b      	adds	r3, r3, r2
    845e:	223c      	movs	r2, #60	; 0x3c
    8460:	0018      	movs	r0, r3
    8462:	4b25      	ldr	r3, [pc, #148]	; (84f8 <_eeprom_emulator_move_data_to_spare+0x1cc>)
    8464:	4798      	blx	r3
    8466:	e00e      	b.n	8486 <_eeprom_emulator_move_data_to_spare+0x15a>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
					page_trans[c].physical_page, &_eeprom_instance.cache);
    8468:	2315      	movs	r3, #21
    846a:	18fb      	adds	r3, r7, r3
    846c:	781b      	ldrb	r3, [r3, #0]
    846e:	2208      	movs	r2, #8
    8470:	18ba      	adds	r2, r7, r2
    8472:	005b      	lsls	r3, r3, #1
    8474:	18d3      	adds	r3, r2, r3
    8476:	3301      	adds	r3, #1
    8478:	781b      	ldrb	r3, [r3, #0]
			_eeprom_emulator_nvm_read_page(
    847a:	b29b      	uxth	r3, r3
    847c:	4a1f      	ldr	r2, [pc, #124]	; (84fc <_eeprom_emulator_move_data_to_spare+0x1d0>)
    847e:	0011      	movs	r1, r2
    8480:	0018      	movs	r0, r3
    8482:	4b1f      	ldr	r3, [pc, #124]	; (8500 <_eeprom_emulator_move_data_to_spare+0x1d4>)
    8484:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    8486:	68fb      	ldr	r3, [r7, #12]
    8488:	b29b      	uxth	r3, r3
    848a:	4a1c      	ldr	r2, [pc, #112]	; (84fc <_eeprom_emulator_move_data_to_spare+0x1d0>)
    848c:	0011      	movs	r1, r2
    848e:	0018      	movs	r0, r3
    8490:	4b1c      	ldr	r3, [pc, #112]	; (8504 <_eeprom_emulator_move_data_to_spare+0x1d8>)
    8492:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    8494:	2315      	movs	r3, #21
    8496:	18fb      	adds	r3, r7, r3
    8498:	781a      	ldrb	r2, [r3, #0]
    849a:	2308      	movs	r3, #8
    849c:	18fb      	adds	r3, r7, r3
    849e:	0052      	lsls	r2, r2, #1
    84a0:	5cd3      	ldrb	r3, [r2, r3]
    84a2:	0019      	movs	r1, r3
    84a4:	68fb      	ldr	r3, [r7, #12]
    84a6:	b2da      	uxtb	r2, r3
    84a8:	4b11      	ldr	r3, [pc, #68]	; (84f0 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    84aa:	185b      	adds	r3, r3, r1
    84ac:	72da      	strb	r2, [r3, #11]
		_eeprom_instance.cache_active = true;
    84ae:	4b10      	ldr	r3, [pc, #64]	; (84f0 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    84b0:	22c8      	movs	r2, #200	; 0xc8
    84b2:	2101      	movs	r1, #1
    84b4:	5499      	strb	r1, [r3, r2]
	for (uint8_t c = 0; c < 2; c++) {
    84b6:	2315      	movs	r3, #21
    84b8:	18fb      	adds	r3, r7, r3
    84ba:	781a      	ldrb	r2, [r3, #0]
    84bc:	2315      	movs	r3, #21
    84be:	18fb      	adds	r3, r7, r3
    84c0:	3201      	adds	r2, #1
    84c2:	701a      	strb	r2, [r3, #0]
    84c4:	2315      	movs	r3, #21
    84c6:	18fb      	adds	r3, r7, r3
    84c8:	781b      	ldrb	r3, [r3, #0]
    84ca:	2b01      	cmp	r3, #1
    84cc:	d9a8      	bls.n	8420 <_eeprom_emulator_move_data_to_spare+0xf4>
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    84ce:	1dfb      	adds	r3, r7, #7
    84d0:	781b      	ldrb	r3, [r3, #0]
    84d2:	0018      	movs	r0, r3
    84d4:	4b0c      	ldr	r3, [pc, #48]	; (8508 <_eeprom_emulator_move_data_to_spare+0x1dc>)
    84d6:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    84d8:	4b05      	ldr	r3, [pc, #20]	; (84f0 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    84da:	1dfa      	adds	r2, r7, #7
    84dc:	2187      	movs	r1, #135	; 0x87
    84de:	7812      	ldrb	r2, [r2, #0]
    84e0:	545a      	strb	r2, [r3, r1]

	return error_code;
    84e2:	2314      	movs	r3, #20
    84e4:	18fb      	adds	r3, r7, r3
    84e6:	781b      	ldrb	r3, [r3, #0]
}
    84e8:	0018      	movs	r0, r3
    84ea:	46bd      	mov	sp, r7
    84ec:	b006      	add	sp, #24
    84ee:	bd80      	pop	{r7, pc}
    84f0:	20000218 	.word	0x20000218
    84f4:	00008929 	.word	0x00008929
    84f8:	00017289 	.word	0x00017289
    84fc:	200002a0 	.word	0x200002a0
    8500:	0000800d 	.word	0x0000800d
    8504:	00007f71 	.word	0x00007f71
    8508:	00007f29 	.word	0x00007f29

0000850c <_eeprom_emulator_create_master_page>:
 *
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
    850c:	b590      	push	{r4, r7, lr}
    850e:	b095      	sub	sp, #84	; 0x54
    8510:	af00      	add	r7, sp, #0
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    8512:	2340      	movs	r3, #64	; 0x40
    8514:	18fb      	adds	r3, r7, r3
    8516:	4a29      	ldr	r2, [pc, #164]	; (85bc <_eeprom_emulator_create_master_page+0xb0>)
    8518:	ca13      	ldmia	r2!, {r0, r1, r4}
    851a:	c313      	stmia	r3!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    851c:	003b      	movs	r3, r7
    851e:	2240      	movs	r2, #64	; 0x40
    8520:	21ff      	movs	r1, #255	; 0xff
    8522:	0018      	movs	r0, r3
    8524:	4b26      	ldr	r3, [pc, #152]	; (85c0 <_eeprom_emulator_create_master_page+0xb4>)
    8526:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    8528:	234f      	movs	r3, #79	; 0x4f
    852a:	18fb      	adds	r3, r7, r3
    852c:	2200      	movs	r2, #0
    852e:	701a      	strb	r2, [r3, #0]
    8530:	e013      	b.n	855a <_eeprom_emulator_create_master_page+0x4e>
		master_page.magic_key[c] = magic_key[c];
    8532:	234f      	movs	r3, #79	; 0x4f
    8534:	18fb      	adds	r3, r7, r3
    8536:	781a      	ldrb	r2, [r3, #0]
    8538:	234f      	movs	r3, #79	; 0x4f
    853a:	18fb      	adds	r3, r7, r3
    853c:	7819      	ldrb	r1, [r3, #0]
    853e:	2340      	movs	r3, #64	; 0x40
    8540:	18fb      	adds	r3, r7, r3
    8542:	0089      	lsls	r1, r1, #2
    8544:	58c9      	ldr	r1, [r1, r3]
    8546:	003b      	movs	r3, r7
    8548:	0092      	lsls	r2, r2, #2
    854a:	50d1      	str	r1, [r2, r3]
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    854c:	234f      	movs	r3, #79	; 0x4f
    854e:	18fb      	adds	r3, r7, r3
    8550:	781a      	ldrb	r2, [r3, #0]
    8552:	234f      	movs	r3, #79	; 0x4f
    8554:	18fb      	adds	r3, r7, r3
    8556:	3201      	adds	r2, #1
    8558:	701a      	strb	r2, [r3, #0]
    855a:	234f      	movs	r3, #79	; 0x4f
    855c:	18fb      	adds	r3, r7, r3
    855e:	781b      	ldrb	r3, [r3, #0]
    8560:	2b02      	cmp	r3, #2
    8562:	d9e6      	bls.n	8532 <_eeprom_emulator_create_master_page+0x26>
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    8564:	003b      	movs	r3, r7
    8566:	2201      	movs	r2, #1
    8568:	73da      	strb	r2, [r3, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    856a:	003b      	movs	r3, r7
    856c:	2201      	movs	r2, #1
    856e:	731a      	strb	r2, [r3, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    8570:	003b      	movs	r3, r7
    8572:	2200      	movs	r2, #0
    8574:	735a      	strb	r2, [r3, #13]
	master_page.revision      = EEPROM_REVISION;
    8576:	003b      	movs	r3, r7
    8578:	2200      	movs	r2, #0
    857a:	739a      	strb	r2, [r3, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    857c:	4b11      	ldr	r3, [pc, #68]	; (85c4 <_eeprom_emulator_create_master_page+0xb8>)
    857e:	891b      	ldrh	r3, [r3, #8]
    8580:	3b01      	subs	r3, #1
    8582:	2b00      	cmp	r3, #0
    8584:	da00      	bge.n	8588 <_eeprom_emulator_create_master_page+0x7c>
    8586:	3303      	adds	r3, #3
    8588:	109b      	asrs	r3, r3, #2
	_eeprom_emulator_nvm_erase_row(
    858a:	b2db      	uxtb	r3, r3
    858c:	0018      	movs	r0, r3
    858e:	4b0e      	ldr	r3, [pc, #56]	; (85c8 <_eeprom_emulator_create_master_page+0xbc>)
    8590:	4798      	blx	r3

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    8592:	4b0c      	ldr	r3, [pc, #48]	; (85c4 <_eeprom_emulator_create_master_page+0xb8>)
    8594:	891b      	ldrh	r3, [r3, #8]
    8596:	3b01      	subs	r3, #1
    8598:	b29b      	uxth	r3, r3
    859a:	003a      	movs	r2, r7
    859c:	0011      	movs	r1, r2
    859e:	0018      	movs	r0, r3
    85a0:	4b0a      	ldr	r3, [pc, #40]	; (85cc <_eeprom_emulator_create_master_page+0xc0>)
    85a2:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    85a4:	4b07      	ldr	r3, [pc, #28]	; (85c4 <_eeprom_emulator_create_master_page+0xb8>)
    85a6:	891b      	ldrh	r3, [r3, #8]
    85a8:	3b01      	subs	r3, #1
    85aa:	b29b      	uxth	r3, r3
    85ac:	0018      	movs	r0, r3
    85ae:	4b08      	ldr	r3, [pc, #32]	; (85d0 <_eeprom_emulator_create_master_page+0xc4>)
    85b0:	4798      	blx	r3
}
    85b2:	46c0      	nop			; (mov r8, r8)
    85b4:	46bd      	mov	sp, r7
    85b6:	b015      	add	sp, #84	; 0x54
    85b8:	bd90      	pop	{r4, r7, pc}
    85ba:	46c0      	nop			; (mov r8, r8)
    85bc:	000175c8 	.word	0x000175c8
    85c0:	0001729b 	.word	0x0001729b
    85c4:	20000218 	.word	0x20000218
    85c8:	00007f29 	.word	0x00007f29
    85cc:	00007f71 	.word	0x00007f71
    85d0:	00007fc1 	.word	0x00007fc1

000085d4 <_eeprom_emulator_verify_master_page>:
 * \retval STATUS_ERR_BAD_FORMAT  Master page contents was invalid
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
    85d4:	b590      	push	{r4, r7, lr}
    85d6:	b095      	sub	sp, #84	; 0x54
    85d8:	af00      	add	r7, sp, #0
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    85da:	2340      	movs	r3, #64	; 0x40
    85dc:	18fb      	adds	r3, r7, r3
    85de:	4a22      	ldr	r2, [pc, #136]	; (8668 <_eeprom_emulator_verify_master_page+0x94>)
    85e0:	ca13      	ldmia	r2!, {r0, r1, r4}
    85e2:	c313      	stmia	r3!, {r0, r1, r4}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    85e4:	4b21      	ldr	r3, [pc, #132]	; (866c <_eeprom_emulator_verify_master_page+0x98>)
    85e6:	891b      	ldrh	r3, [r3, #8]
    85e8:	3b01      	subs	r3, #1
    85ea:	b29b      	uxth	r3, r3
    85ec:	003a      	movs	r2, r7
    85ee:	0011      	movs	r1, r2
    85f0:	0018      	movs	r0, r3
    85f2:	4b1f      	ldr	r3, [pc, #124]	; (8670 <_eeprom_emulator_verify_master_page+0x9c>)
    85f4:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    85f6:	234f      	movs	r3, #79	; 0x4f
    85f8:	18fb      	adds	r3, r7, r3
    85fa:	2200      	movs	r2, #0
    85fc:	701a      	strb	r2, [r3, #0]
    85fe:	e017      	b.n	8630 <_eeprom_emulator_verify_master_page+0x5c>
		if (master_page.magic_key[c] != magic_key[c]) {
    8600:	234f      	movs	r3, #79	; 0x4f
    8602:	18fb      	adds	r3, r7, r3
    8604:	781a      	ldrb	r2, [r3, #0]
    8606:	003b      	movs	r3, r7
    8608:	0092      	lsls	r2, r2, #2
    860a:	58d2      	ldr	r2, [r2, r3]
    860c:	234f      	movs	r3, #79	; 0x4f
    860e:	18fb      	adds	r3, r7, r3
    8610:	7819      	ldrb	r1, [r3, #0]
    8612:	2340      	movs	r3, #64	; 0x40
    8614:	18fb      	adds	r3, r7, r3
    8616:	0089      	lsls	r1, r1, #2
    8618:	58cb      	ldr	r3, [r1, r3]
    861a:	429a      	cmp	r2, r3
    861c:	d001      	beq.n	8622 <_eeprom_emulator_verify_master_page+0x4e>
			return STATUS_ERR_BAD_FORMAT;
    861e:	231a      	movs	r3, #26
    8620:	e01e      	b.n	8660 <_eeprom_emulator_verify_master_page+0x8c>
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    8622:	234f      	movs	r3, #79	; 0x4f
    8624:	18fb      	adds	r3, r7, r3
    8626:	781a      	ldrb	r2, [r3, #0]
    8628:	234f      	movs	r3, #79	; 0x4f
    862a:	18fb      	adds	r3, r7, r3
    862c:	3201      	adds	r2, #1
    862e:	701a      	strb	r2, [r3, #0]
    8630:	234f      	movs	r3, #79	; 0x4f
    8632:	18fb      	adds	r3, r7, r3
    8634:	781b      	ldrb	r3, [r3, #0]
    8636:	2b02      	cmp	r3, #2
    8638:	d9e2      	bls.n	8600 <_eeprom_emulator_verify_master_page+0x2c>
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    863a:	003b      	movs	r3, r7
    863c:	7bdb      	ldrb	r3, [r3, #15]
    863e:	2b01      	cmp	r3, #1
    8640:	d001      	beq.n	8646 <_eeprom_emulator_verify_master_page+0x72>
		return STATUS_ERR_IO;
    8642:	2310      	movs	r3, #16
    8644:	e00c      	b.n	8660 <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    8646:	003b      	movs	r3, r7
    8648:	7b1b      	ldrb	r3, [r3, #12]
    864a:	2b01      	cmp	r3, #1
    864c:	d001      	beq.n	8652 <_eeprom_emulator_verify_master_page+0x7e>
		return STATUS_ERR_IO;
    864e:	2310      	movs	r3, #16
    8650:	e006      	b.n	8660 <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    8652:	003b      	movs	r3, r7
    8654:	7b5b      	ldrb	r3, [r3, #13]
    8656:	2b00      	cmp	r3, #0
    8658:	d001      	beq.n	865e <_eeprom_emulator_verify_master_page+0x8a>
		return STATUS_ERR_IO;
    865a:	2310      	movs	r3, #16
    865c:	e000      	b.n	8660 <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Don't verify revision number - same major/minor is considered enough
	 * to ensure the stored data is compatible. */

	return STATUS_OK;
    865e:	2300      	movs	r3, #0
}
    8660:	0018      	movs	r0, r3
    8662:	46bd      	mov	sp, r7
    8664:	b015      	add	sp, #84	; 0x54
    8666:	bd90      	pop	{r4, r7, pc}
    8668:	000175c8 	.word	0x000175c8
    866c:	20000218 	.word	0x20000218
    8670:	0000800d 	.word	0x0000800d

00008674 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    8674:	b590      	push	{r4, r7, lr}
    8676:	b087      	sub	sp, #28
    8678:	af00      	add	r7, sp, #0
	enum status_code error_code = STATUS_OK;
    867a:	2317      	movs	r3, #23
    867c:	18fb      	adds	r3, r7, r3
    867e:	2200      	movs	r2, #0
    8680:	701a      	strb	r2, [r3, #0]
	struct nvm_parameters parameters;

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
    8682:	2310      	movs	r3, #16
    8684:	18fb      	adds	r3, r7, r3
    8686:	0018      	movs	r0, r3
    8688:	4b2e      	ldr	r3, [pc, #184]	; (8744 <eeprom_emulator_init+0xd0>)
    868a:	4798      	blx	r3
	config.manual_page_write = true;
    868c:	2310      	movs	r3, #16
    868e:	18fb      	adds	r3, r7, r3
    8690:	2201      	movs	r2, #1
    8692:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    8694:	2317      	movs	r3, #23
    8696:	18fc      	adds	r4, r7, r3
    8698:	2310      	movs	r3, #16
    869a:	18fb      	adds	r3, r7, r3
    869c:	0018      	movs	r0, r3
    869e:	4b2a      	ldr	r3, [pc, #168]	; (8748 <eeprom_emulator_init+0xd4>)
    86a0:	4798      	blx	r3
    86a2:	0003      	movs	r3, r0
    86a4:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    86a6:	2317      	movs	r3, #23
    86a8:	18fb      	adds	r3, r7, r3
    86aa:	781b      	ldrb	r3, [r3, #0]
    86ac:	2b05      	cmp	r3, #5
    86ae:	d0f1      	beq.n	8694 <eeprom_emulator_init+0x20>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    86b0:	1d3b      	adds	r3, r7, #4
    86b2:	0018      	movs	r0, r3
    86b4:	4b25      	ldr	r3, [pc, #148]	; (874c <eeprom_emulator_init+0xd8>)
    86b6:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    86b8:	1d3b      	adds	r3, r7, #4
    86ba:	685b      	ldr	r3, [r3, #4]
    86bc:	2b0b      	cmp	r3, #11
    86be:	d801      	bhi.n	86c4 <eeprom_emulator_init+0x50>
		return STATUS_ERR_NO_MEMORY;
    86c0:	2316      	movs	r3, #22
    86c2:	e03b      	b.n	873c <eeprom_emulator_init+0xc8>
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
    86c4:	1d3b      	adds	r3, r7, #4
    86c6:	685b      	ldr	r3, [r3, #4]
	_eeprom_instance.physical_pages =
    86c8:	b29a      	uxth	r2, r3
    86ca:	4b21      	ldr	r3, [pc, #132]	; (8750 <eeprom_emulator_init+0xdc>)
    86cc:	811a      	strh	r2, [r3, #8]
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    86ce:	1d3b      	adds	r3, r7, #4
    86d0:	685b      	ldr	r3, [r3, #4]
    86d2:	3b08      	subs	r3, #8
    86d4:	085b      	lsrs	r3, r3, #1
	_eeprom_instance.logical_pages  =
    86d6:	b2da      	uxtb	r2, r3
    86d8:	4b1d      	ldr	r3, [pc, #116]	; (8750 <eeprom_emulator_init+0xdc>)
    86da:	729a      	strb	r2, [r3, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    86dc:	4b1c      	ldr	r3, [pc, #112]	; (8750 <eeprom_emulator_init+0xdc>)
    86de:	891b      	ldrh	r3, [r3, #8]
    86e0:	001a      	movs	r2, r3
			(void*)(FLASH_SIZE -
    86e2:	0013      	movs	r3, r2
    86e4:	069b      	lsls	r3, r3, #26
    86e6:	1a9b      	subs	r3, r3, r2
    86e8:	019b      	lsls	r3, r3, #6
    86ea:	2280      	movs	r2, #128	; 0x80
    86ec:	02d2      	lsls	r2, r2, #11
    86ee:	4694      	mov	ip, r2
    86f0:	4463      	add	r3, ip
    86f2:	001a      	movs	r2, r3
	_eeprom_instance.flash =
    86f4:	4b16      	ldr	r3, [pc, #88]	; (8750 <eeprom_emulator_init+0xdc>)
    86f6:	605a      	str	r2, [r3, #4]

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    86f8:	4b15      	ldr	r3, [pc, #84]	; (8750 <eeprom_emulator_init+0xdc>)
    86fa:	22c8      	movs	r2, #200	; 0xc8
    86fc:	2100      	movs	r1, #0
    86fe:	5499      	strb	r1, [r3, r2]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    8700:	4b14      	ldr	r3, [pc, #80]	; (8754 <eeprom_emulator_init+0xe0>)
    8702:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    8704:	4b12      	ldr	r3, [pc, #72]	; (8750 <eeprom_emulator_init+0xdc>)
    8706:	2287      	movs	r2, #135	; 0x87
    8708:	5c9b      	ldrb	r3, [r3, r2]
    870a:	2b3f      	cmp	r3, #63	; 0x3f
    870c:	d101      	bne.n	8712 <eeprom_emulator_init+0x9e>
		return STATUS_ERR_BAD_FORMAT;
    870e:	231a      	movs	r3, #26
    8710:	e014      	b.n	873c <eeprom_emulator_init+0xc8>
	}

	/* Verify that the master page contains valid data for this service */
	error_code = _eeprom_emulator_verify_master_page();
    8712:	2317      	movs	r3, #23
    8714:	18fc      	adds	r4, r7, r3
    8716:	4b10      	ldr	r3, [pc, #64]	; (8758 <eeprom_emulator_init+0xe4>)
    8718:	4798      	blx	r3
    871a:	0003      	movs	r3, r0
    871c:	7023      	strb	r3, [r4, #0]
	if (error_code != STATUS_OK) {
    871e:	2317      	movs	r3, #23
    8720:	18fb      	adds	r3, r7, r3
    8722:	781b      	ldrb	r3, [r3, #0]
    8724:	2b00      	cmp	r3, #0
    8726:	d003      	beq.n	8730 <eeprom_emulator_init+0xbc>
		return error_code;
    8728:	2317      	movs	r3, #23
    872a:	18fb      	adds	r3, r7, r3
    872c:	781b      	ldrb	r3, [r3, #0]
    872e:	e005      	b.n	873c <eeprom_emulator_init+0xc8>
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    8730:	4b07      	ldr	r3, [pc, #28]	; (8750 <eeprom_emulator_init+0xdc>)
    8732:	2201      	movs	r2, #1
    8734:	701a      	strb	r2, [r3, #0]

	return error_code;
    8736:	2317      	movs	r3, #23
    8738:	18fb      	adds	r3, r7, r3
    873a:	781b      	ldrb	r3, [r3, #0]
}
    873c:	0018      	movs	r0, r3
    873e:	46bd      	mov	sp, r7
    8740:	b007      	add	sp, #28
    8742:	bd90      	pop	{r4, r7, pc}
    8744:	00007eed 	.word	0x00007eed
    8748:	00002ad5 	.word	0x00002ad5
    874c:	00002fa1 	.word	0x00002fa1
    8750:	20000218 	.word	0x20000218
    8754:	00008149 	.word	0x00008149
    8758:	000085d5 	.word	0x000085d5

0000875c <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    875c:	b580      	push	{r7, lr}
    875e:	af00      	add	r7, sp, #0
	/* Create new EEPROM memory block in EEPROM emulation section */
	_eeprom_emulator_format_memory();
    8760:	4b04      	ldr	r3, [pc, #16]	; (8774 <eeprom_emulator_erase_memory+0x18>)
    8762:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();
    8764:	4b04      	ldr	r3, [pc, #16]	; (8778 <eeprom_emulator_erase_memory+0x1c>)
    8766:	4798      	blx	r3

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    8768:	4b04      	ldr	r3, [pc, #16]	; (877c <eeprom_emulator_erase_memory+0x20>)
    876a:	4798      	blx	r3
}
    876c:	46c0      	nop			; (mov r8, r8)
    876e:	46bd      	mov	sp, r7
    8770:	bd80      	pop	{r7, pc}
    8772:	46c0      	nop			; (mov r8, r8)
    8774:	0000805d 	.word	0x0000805d
    8778:	0000850d 	.word	0x0000850d
    877c:	00008149 	.word	0x00008149

00008780 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    8780:	b590      	push	{r4, r7, lr}
    8782:	b085      	sub	sp, #20
    8784:	af00      	add	r7, sp, #0
    8786:	0002      	movs	r2, r0
    8788:	6039      	str	r1, [r7, #0]
    878a:	1dfb      	adds	r3, r7, #7
    878c:	701a      	strb	r2, [r3, #0]
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    878e:	4b38      	ldr	r3, [pc, #224]	; (8870 <eeprom_emulator_write_page+0xf0>)
    8790:	781b      	ldrb	r3, [r3, #0]
    8792:	2201      	movs	r2, #1
    8794:	4053      	eors	r3, r2
    8796:	b2db      	uxtb	r3, r3
    8798:	2b00      	cmp	r3, #0
    879a:	d001      	beq.n	87a0 <eeprom_emulator_write_page+0x20>
		return STATUS_ERR_NOT_INITIALIZED;
    879c:	231f      	movs	r3, #31
    879e:	e063      	b.n	8868 <eeprom_emulator_write_page+0xe8>
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    87a0:	4b33      	ldr	r3, [pc, #204]	; (8870 <eeprom_emulator_write_page+0xf0>)
    87a2:	7a9b      	ldrb	r3, [r3, #10]
    87a4:	1dfa      	adds	r2, r7, #7
    87a6:	7812      	ldrb	r2, [r2, #0]
    87a8:	429a      	cmp	r2, r3
    87aa:	d301      	bcc.n	87b0 <eeprom_emulator_write_page+0x30>
		return STATUS_ERR_BAD_ADDRESS;
    87ac:	2318      	movs	r3, #24
    87ae:	e05b      	b.n	8868 <eeprom_emulator_write_page+0xe8>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    87b0:	4b2f      	ldr	r3, [pc, #188]	; (8870 <eeprom_emulator_write_page+0xf0>)
    87b2:	22c8      	movs	r2, #200	; 0xc8
    87b4:	5c9b      	ldrb	r3, [r3, r2]
    87b6:	2b00      	cmp	r3, #0
    87b8:	d008      	beq.n	87cc <eeprom_emulator_write_page+0x4c>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    87ba:	4b2d      	ldr	r3, [pc, #180]	; (8870 <eeprom_emulator_write_page+0xf0>)
    87bc:	2288      	movs	r2, #136	; 0x88
    87be:	5c9b      	ldrb	r3, [r3, r2]
	if ((_eeprom_instance.cache_active == true) &&
    87c0:	1dfa      	adds	r2, r7, #7
    87c2:	7812      	ldrb	r2, [r2, #0]
    87c4:	429a      	cmp	r2, r3
    87c6:	d001      	beq.n	87cc <eeprom_emulator_write_page+0x4c>
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    87c8:	4b2a      	ldr	r3, [pc, #168]	; (8874 <eeprom_emulator_write_page+0xf4>)
    87ca:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
    87cc:	230e      	movs	r3, #14
    87ce:	18fb      	adds	r3, r7, r3
    87d0:	2200      	movs	r2, #0
    87d2:	701a      	strb	r2, [r3, #0]
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    87d4:	1dfb      	adds	r3, r7, #7
    87d6:	781b      	ldrb	r3, [r3, #0]
    87d8:	4a25      	ldr	r2, [pc, #148]	; (8870 <eeprom_emulator_write_page+0xf0>)
    87da:	18d3      	adds	r3, r2, r3
    87dc:	7adb      	ldrb	r3, [r3, #11]
    87de:	220f      	movs	r2, #15
    87e0:	18bc      	adds	r4, r7, r2
    87e2:	220e      	movs	r2, #14
    87e4:	18ba      	adds	r2, r7, r2
    87e6:	0011      	movs	r1, r2
    87e8:	0018      	movs	r0, r3
    87ea:	4b23      	ldr	r3, [pc, #140]	; (8878 <eeprom_emulator_write_page+0xf8>)
    87ec:	4798      	blx	r3
    87ee:	0003      	movs	r3, r0
    87f0:	7023      	strb	r3, [r4, #0]
			_eeprom_instance.page_map[logical_page], &new_page);

	/* Check if the current row is full, and we need to swap it out with a
	 * spare row */
	if (page_spare == false) {
    87f2:	230f      	movs	r3, #15
    87f4:	18fb      	adds	r3, r7, r3
    87f6:	781b      	ldrb	r3, [r3, #0]
    87f8:	2201      	movs	r2, #1
    87fa:	4053      	eors	r3, r2
    87fc:	b2db      	uxtb	r3, r3
    87fe:	2b00      	cmp	r3, #0
    8800:	d00e      	beq.n	8820 <eeprom_emulator_write_page+0xa0>
		/* Move the other page we aren't writing that is stored in the same
		 * page to the new row, and replace the old current page with the
		 * new page contents (cache is updated to match) */
		_eeprom_emulator_move_data_to_spare(
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
    8802:	1dfb      	adds	r3, r7, #7
    8804:	781b      	ldrb	r3, [r3, #0]
    8806:	4a1a      	ldr	r2, [pc, #104]	; (8870 <eeprom_emulator_write_page+0xf0>)
    8808:	18d3      	adds	r3, r2, r3
    880a:	7adb      	ldrb	r3, [r3, #11]
		_eeprom_emulator_move_data_to_spare(
    880c:	089b      	lsrs	r3, r3, #2
    880e:	b2d8      	uxtb	r0, r3
    8810:	683a      	ldr	r2, [r7, #0]
    8812:	1dfb      	adds	r3, r7, #7
    8814:	781b      	ldrb	r3, [r3, #0]
    8816:	0019      	movs	r1, r3
    8818:	4b18      	ldr	r3, [pc, #96]	; (887c <eeprom_emulator_write_page+0xfc>)
    881a:	4798      	blx	r3
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    881c:	2300      	movs	r3, #0
    881e:	e023      	b.n	8868 <eeprom_emulator_write_page+0xe8>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    8820:	4b13      	ldr	r3, [pc, #76]	; (8870 <eeprom_emulator_write_page+0xf0>)
    8822:	1dfa      	adds	r2, r7, #7
    8824:	2188      	movs	r1, #136	; 0x88
    8826:	7812      	ldrb	r2, [r2, #0]
    8828:	545a      	strb	r2, [r3, r1]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    882a:	4b11      	ldr	r3, [pc, #68]	; (8870 <eeprom_emulator_write_page+0xf0>)
    882c:	228c      	movs	r2, #140	; 0x8c
    882e:	6839      	ldr	r1, [r7, #0]
    8830:	189b      	adds	r3, r3, r2
    8832:	223c      	movs	r2, #60	; 0x3c
    8834:	0018      	movs	r0, r3
    8836:	4b12      	ldr	r3, [pc, #72]	; (8880 <eeprom_emulator_write_page+0x100>)
    8838:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    883a:	230e      	movs	r3, #14
    883c:	18fb      	adds	r3, r7, r3
    883e:	781b      	ldrb	r3, [r3, #0]
    8840:	b29b      	uxth	r3, r3
    8842:	4a10      	ldr	r2, [pc, #64]	; (8884 <eeprom_emulator_write_page+0x104>)
    8844:	0011      	movs	r1, r2
    8846:	0018      	movs	r0, r3
    8848:	4b0f      	ldr	r3, [pc, #60]	; (8888 <eeprom_emulator_write_page+0x108>)
    884a:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    884c:	1dfb      	adds	r3, r7, #7
    884e:	781b      	ldrb	r3, [r3, #0]
    8850:	220e      	movs	r2, #14
    8852:	18ba      	adds	r2, r7, r2
    8854:	7811      	ldrb	r1, [r2, #0]
    8856:	4a06      	ldr	r2, [pc, #24]	; (8870 <eeprom_emulator_write_page+0xf0>)
    8858:	18d3      	adds	r3, r2, r3
    885a:	1c0a      	adds	r2, r1, #0
    885c:	72da      	strb	r2, [r3, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    885e:	4b04      	ldr	r3, [pc, #16]	; (8870 <eeprom_emulator_write_page+0xf0>)
    8860:	22c8      	movs	r2, #200	; 0xc8
    8862:	2101      	movs	r1, #1
    8864:	5499      	strb	r1, [r3, r2]

	return STATUS_OK;
    8866:	2300      	movs	r3, #0
}
    8868:	0018      	movs	r0, r3
    886a:	46bd      	mov	sp, r7
    886c:	b005      	add	sp, #20
    886e:	bd90      	pop	{r4, r7, pc}
    8870:	20000218 	.word	0x20000218
    8874:	00008929 	.word	0x00008929
    8878:	00008295 	.word	0x00008295
    887c:	0000832d 	.word	0x0000832d
    8880:	00017289 	.word	0x00017289
    8884:	200002a0 	.word	0x200002a0
    8888:	00007f71 	.word	0x00007f71

0000888c <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    888c:	b580      	push	{r7, lr}
    888e:	b092      	sub	sp, #72	; 0x48
    8890:	af00      	add	r7, sp, #0
    8892:	0002      	movs	r2, r0
    8894:	6039      	str	r1, [r7, #0]
    8896:	1dfb      	adds	r3, r7, #7
    8898:	701a      	strb	r2, [r3, #0]
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    889a:	4b20      	ldr	r3, [pc, #128]	; (891c <eeprom_emulator_read_page+0x90>)
    889c:	781b      	ldrb	r3, [r3, #0]
    889e:	2201      	movs	r2, #1
    88a0:	4053      	eors	r3, r2
    88a2:	b2db      	uxtb	r3, r3
    88a4:	2b00      	cmp	r3, #0
    88a6:	d001      	beq.n	88ac <eeprom_emulator_read_page+0x20>
		return STATUS_ERR_NOT_INITIALIZED;
    88a8:	231f      	movs	r3, #31
    88aa:	e033      	b.n	8914 <eeprom_emulator_read_page+0x88>
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    88ac:	4b1b      	ldr	r3, [pc, #108]	; (891c <eeprom_emulator_read_page+0x90>)
    88ae:	7a9b      	ldrb	r3, [r3, #10]
    88b0:	1dfa      	adds	r2, r7, #7
    88b2:	7812      	ldrb	r2, [r2, #0]
    88b4:	429a      	cmp	r2, r3
    88b6:	d301      	bcc.n	88bc <eeprom_emulator_read_page+0x30>
		return STATUS_ERR_BAD_ADDRESS;
    88b8:	2318      	movs	r3, #24
    88ba:	e02b      	b.n	8914 <eeprom_emulator_read_page+0x88>
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    88bc:	4b17      	ldr	r3, [pc, #92]	; (891c <eeprom_emulator_read_page+0x90>)
    88be:	22c8      	movs	r2, #200	; 0xc8
    88c0:	5c9b      	ldrb	r3, [r3, r2]
    88c2:	2b00      	cmp	r3, #0
    88c4:	d010      	beq.n	88e8 <eeprom_emulator_read_page+0x5c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    88c6:	4b15      	ldr	r3, [pc, #84]	; (891c <eeprom_emulator_read_page+0x90>)
    88c8:	2288      	movs	r2, #136	; 0x88
    88ca:	5c9b      	ldrb	r3, [r3, r2]
	if ((_eeprom_instance.cache_active == true) &&
    88cc:	1dfa      	adds	r2, r7, #7
    88ce:	7812      	ldrb	r2, [r2, #0]
    88d0:	429a      	cmp	r2, r3
    88d2:	d109      	bne.n	88e8 <eeprom_emulator_read_page+0x5c>
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    88d4:	6839      	ldr	r1, [r7, #0]
    88d6:	4b11      	ldr	r3, [pc, #68]	; (891c <eeprom_emulator_read_page+0x90>)
    88d8:	228c      	movs	r2, #140	; 0x8c
    88da:	0008      	movs	r0, r1
    88dc:	189b      	adds	r3, r3, r2
    88de:	223c      	movs	r2, #60	; 0x3c
    88e0:	0019      	movs	r1, r3
    88e2:	4b0f      	ldr	r3, [pc, #60]	; (8920 <eeprom_emulator_read_page+0x94>)
    88e4:	4798      	blx	r3
    88e6:	e014      	b.n	8912 <eeprom_emulator_read_page+0x86>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    88e8:	1dfb      	adds	r3, r7, #7
    88ea:	781b      	ldrb	r3, [r3, #0]
    88ec:	4a0b      	ldr	r2, [pc, #44]	; (891c <eeprom_emulator_read_page+0x90>)
    88ee:	18d3      	adds	r3, r2, r3
    88f0:	7adb      	ldrb	r3, [r3, #11]
		_eeprom_emulator_nvm_read_page(
    88f2:	b29b      	uxth	r3, r3
    88f4:	2208      	movs	r2, #8
    88f6:	18ba      	adds	r2, r7, r2
    88f8:	0011      	movs	r1, r2
    88fa:	0018      	movs	r0, r3
    88fc:	4b09      	ldr	r3, [pc, #36]	; (8924 <eeprom_emulator_read_page+0x98>)
    88fe:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    8900:	683a      	ldr	r2, [r7, #0]
    8902:	2308      	movs	r3, #8
    8904:	18fb      	adds	r3, r7, r3
    8906:	0010      	movs	r0, r2
    8908:	3304      	adds	r3, #4
    890a:	223c      	movs	r2, #60	; 0x3c
    890c:	0019      	movs	r1, r3
    890e:	4b04      	ldr	r3, [pc, #16]	; (8920 <eeprom_emulator_read_page+0x94>)
    8910:	4798      	blx	r3
	}

	return STATUS_OK;
    8912:	2300      	movs	r3, #0
}
    8914:	0018      	movs	r0, r3
    8916:	46bd      	mov	sp, r7
    8918:	b012      	add	sp, #72	; 0x48
    891a:	bd80      	pop	{r7, pc}
    891c:	20000218 	.word	0x20000218
    8920:	00017289 	.word	0x00017289
    8924:	0000800d 	.word	0x0000800d

00008928 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    8928:	b580      	push	{r7, lr}
    892a:	b082      	sub	sp, #8
    892c:	af00      	add	r7, sp, #0
	enum status_code error_code = STATUS_OK;
    892e:	1dfb      	adds	r3, r7, #7
    8930:	2200      	movs	r2, #0
    8932:	701a      	strb	r2, [r3, #0]

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    8934:	4b10      	ldr	r3, [pc, #64]	; (8978 <eeprom_emulator_commit_page_buffer+0x50>)
    8936:	22c8      	movs	r2, #200	; 0xc8
    8938:	5c9b      	ldrb	r3, [r3, r2]
    893a:	2201      	movs	r2, #1
    893c:	4053      	eors	r3, r2
    893e:	b2db      	uxtb	r3, r3
    8940:	2b00      	cmp	r3, #0
    8942:	d001      	beq.n	8948 <eeprom_emulator_commit_page_buffer+0x20>
		return STATUS_OK;
    8944:	2300      	movs	r3, #0
    8946:	e013      	b.n	8970 <eeprom_emulator_commit_page_buffer+0x48>
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    8948:	1dbb      	adds	r3, r7, #6
    894a:	4a0b      	ldr	r2, [pc, #44]	; (8978 <eeprom_emulator_commit_page_buffer+0x50>)
    894c:	2188      	movs	r1, #136	; 0x88
    894e:	5c52      	ldrb	r2, [r2, r1]
    8950:	701a      	strb	r2, [r3, #0]

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    8952:	1dbb      	adds	r3, r7, #6
    8954:	781b      	ldrb	r3, [r3, #0]
    8956:	4a08      	ldr	r2, [pc, #32]	; (8978 <eeprom_emulator_commit_page_buffer+0x50>)
    8958:	18d3      	adds	r3, r2, r3
    895a:	7adb      	ldrb	r3, [r3, #11]
	_eeprom_emulator_nvm_commit_cache(
    895c:	b29b      	uxth	r3, r3
    895e:	0018      	movs	r0, r3
    8960:	4b06      	ldr	r3, [pc, #24]	; (897c <eeprom_emulator_commit_page_buffer+0x54>)
    8962:	4798      	blx	r3

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    8964:	4b04      	ldr	r3, [pc, #16]	; (8978 <eeprom_emulator_commit_page_buffer+0x50>)
    8966:	22c8      	movs	r2, #200	; 0xc8
    8968:	2100      	movs	r1, #0
    896a:	5499      	strb	r1, [r3, r2]

	return error_code;
    896c:	1dfb      	adds	r3, r7, #7
    896e:	781b      	ldrb	r3, [r3, #0]
}
    8970:	0018      	movs	r0, r3
    8972:	46bd      	mov	sp, r7
    8974:	b002      	add	sp, #8
    8976:	bd80      	pop	{r7, pc}
    8978:	20000218 	.word	0x20000218
    897c:	00007fc1 	.word	0x00007fc1

00008980 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    8980:	b580      	push	{r7, lr}
    8982:	b082      	sub	sp, #8
    8984:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    8986:	4b2f      	ldr	r3, [pc, #188]	; (8a44 <Reset_Handler+0xc4>)
    8988:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    898a:	4b2f      	ldr	r3, [pc, #188]	; (8a48 <Reset_Handler+0xc8>)
    898c:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    898e:	687a      	ldr	r2, [r7, #4]
    8990:	683b      	ldr	r3, [r7, #0]
    8992:	429a      	cmp	r2, r3
    8994:	d00c      	beq.n	89b0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    8996:	e007      	b.n	89a8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    8998:	683b      	ldr	r3, [r7, #0]
    899a:	1d1a      	adds	r2, r3, #4
    899c:	603a      	str	r2, [r7, #0]
    899e:	687a      	ldr	r2, [r7, #4]
    89a0:	1d11      	adds	r1, r2, #4
    89a2:	6079      	str	r1, [r7, #4]
    89a4:	6812      	ldr	r2, [r2, #0]
    89a6:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    89a8:	683a      	ldr	r2, [r7, #0]
    89aa:	4b28      	ldr	r3, [pc, #160]	; (8a4c <Reset_Handler+0xcc>)
    89ac:	429a      	cmp	r2, r3
    89ae:	d3f3      	bcc.n	8998 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    89b0:	4b27      	ldr	r3, [pc, #156]	; (8a50 <Reset_Handler+0xd0>)
    89b2:	603b      	str	r3, [r7, #0]
    89b4:	e004      	b.n	89c0 <Reset_Handler+0x40>
                *pDest++ = 0;
    89b6:	683b      	ldr	r3, [r7, #0]
    89b8:	1d1a      	adds	r2, r3, #4
    89ba:	603a      	str	r2, [r7, #0]
    89bc:	2200      	movs	r2, #0
    89be:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    89c0:	683a      	ldr	r2, [r7, #0]
    89c2:	4b24      	ldr	r3, [pc, #144]	; (8a54 <Reset_Handler+0xd4>)
    89c4:	429a      	cmp	r2, r3
    89c6:	d3f6      	bcc.n	89b6 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    89c8:	4b23      	ldr	r3, [pc, #140]	; (8a58 <Reset_Handler+0xd8>)
    89ca:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    89cc:	4b23      	ldr	r3, [pc, #140]	; (8a5c <Reset_Handler+0xdc>)
    89ce:	687a      	ldr	r2, [r7, #4]
    89d0:	21ff      	movs	r1, #255	; 0xff
    89d2:	438a      	bics	r2, r1
    89d4:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    89d6:	4a22      	ldr	r2, [pc, #136]	; (8a60 <Reset_Handler+0xe0>)
    89d8:	2390      	movs	r3, #144	; 0x90
    89da:	005b      	lsls	r3, r3, #1
    89dc:	2102      	movs	r1, #2
    89de:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    89e0:	4a20      	ldr	r2, [pc, #128]	; (8a64 <Reset_Handler+0xe4>)
    89e2:	78d3      	ldrb	r3, [r2, #3]
    89e4:	2103      	movs	r1, #3
    89e6:	438b      	bics	r3, r1
    89e8:	1c19      	adds	r1, r3, #0
    89ea:	2302      	movs	r3, #2
    89ec:	430b      	orrs	r3, r1
    89ee:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    89f0:	4a1c      	ldr	r2, [pc, #112]	; (8a64 <Reset_Handler+0xe4>)
    89f2:	78d3      	ldrb	r3, [r2, #3]
    89f4:	210c      	movs	r1, #12
    89f6:	438b      	bics	r3, r1
    89f8:	1c19      	adds	r1, r3, #0
    89fa:	2308      	movs	r3, #8
    89fc:	430b      	orrs	r3, r1
    89fe:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    8a00:	4a19      	ldr	r2, [pc, #100]	; (8a68 <Reset_Handler+0xe8>)
    8a02:	7b93      	ldrb	r3, [r2, #14]
    8a04:	2130      	movs	r1, #48	; 0x30
    8a06:	438b      	bics	r3, r1
    8a08:	1c19      	adds	r1, r3, #0
    8a0a:	2320      	movs	r3, #32
    8a0c:	430b      	orrs	r3, r1
    8a0e:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    8a10:	4a15      	ldr	r2, [pc, #84]	; (8a68 <Reset_Handler+0xe8>)
    8a12:	7b93      	ldrb	r3, [r2, #14]
    8a14:	210c      	movs	r1, #12
    8a16:	438b      	bics	r3, r1
    8a18:	1c19      	adds	r1, r3, #0
    8a1a:	2308      	movs	r3, #8
    8a1c:	430b      	orrs	r3, r1
    8a1e:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    8a20:	4a11      	ldr	r2, [pc, #68]	; (8a68 <Reset_Handler+0xe8>)
    8a22:	7b93      	ldrb	r3, [r2, #14]
    8a24:	2103      	movs	r1, #3
    8a26:	438b      	bics	r3, r1
    8a28:	1c19      	adds	r1, r3, #0
    8a2a:	2302      	movs	r3, #2
    8a2c:	430b      	orrs	r3, r1
    8a2e:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    8a30:	4a0e      	ldr	r2, [pc, #56]	; (8a6c <Reset_Handler+0xec>)
    8a32:	6853      	ldr	r3, [r2, #4]
    8a34:	2180      	movs	r1, #128	; 0x80
    8a36:	430b      	orrs	r3, r1
    8a38:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    8a3a:	4b0d      	ldr	r3, [pc, #52]	; (8a70 <Reset_Handler+0xf0>)
    8a3c:	4798      	blx	r3

        /* Branch to main function */
        main();
    8a3e:	4b0d      	ldr	r3, [pc, #52]	; (8a74 <Reset_Handler+0xf4>)
    8a40:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    8a42:	e7fe      	b.n	8a42 <Reset_Handler+0xc2>
    8a44:	00017d64 	.word	0x00017d64
    8a48:	20000000 	.word	0x20000000
    8a4c:	2000014c 	.word	0x2000014c
    8a50:	20000150 	.word	0x20000150
    8a54:	20001050 	.word	0x20001050
    8a58:	00002000 	.word	0x00002000
    8a5c:	e000ed00 	.word	0xe000ed00
    8a60:	41007000 	.word	0x41007000
    8a64:	41005000 	.word	0x41005000
    8a68:	41004800 	.word	0x41004800
    8a6c:	41004000 	.word	0x41004000
    8a70:	00017241 	.word	0x00017241
    8a74:	00010999 	.word	0x00010999

00008a78 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    8a78:	b580      	push	{r7, lr}
    8a7a:	af00      	add	r7, sp, #0
        while (1) {
    8a7c:	e7fe      	b.n	8a7c <Dummy_Handler+0x4>
	...

00008a80 <system_pinmux_get_group_from_gpio_pin>:
{
    8a80:	b580      	push	{r7, lr}
    8a82:	b084      	sub	sp, #16
    8a84:	af00      	add	r7, sp, #0
    8a86:	0002      	movs	r2, r0
    8a88:	1dfb      	adds	r3, r7, #7
    8a8a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8a8c:	230f      	movs	r3, #15
    8a8e:	18fb      	adds	r3, r7, r3
    8a90:	1dfa      	adds	r2, r7, #7
    8a92:	7812      	ldrb	r2, [r2, #0]
    8a94:	09d2      	lsrs	r2, r2, #7
    8a96:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    8a98:	230e      	movs	r3, #14
    8a9a:	18fb      	adds	r3, r7, r3
    8a9c:	1dfa      	adds	r2, r7, #7
    8a9e:	7812      	ldrb	r2, [r2, #0]
    8aa0:	0952      	lsrs	r2, r2, #5
    8aa2:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8aa4:	4b0d      	ldr	r3, [pc, #52]	; (8adc <system_pinmux_get_group_from_gpio_pin+0x5c>)
    8aa6:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    8aa8:	230f      	movs	r3, #15
    8aaa:	18fb      	adds	r3, r7, r3
    8aac:	781b      	ldrb	r3, [r3, #0]
    8aae:	2b00      	cmp	r3, #0
    8ab0:	d10f      	bne.n	8ad2 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    8ab2:	230f      	movs	r3, #15
    8ab4:	18fb      	adds	r3, r7, r3
    8ab6:	781b      	ldrb	r3, [r3, #0]
    8ab8:	009b      	lsls	r3, r3, #2
    8aba:	2210      	movs	r2, #16
    8abc:	4694      	mov	ip, r2
    8abe:	44bc      	add	ip, r7
    8ac0:	4463      	add	r3, ip
    8ac2:	3b08      	subs	r3, #8
    8ac4:	681a      	ldr	r2, [r3, #0]
    8ac6:	230e      	movs	r3, #14
    8ac8:	18fb      	adds	r3, r7, r3
    8aca:	781b      	ldrb	r3, [r3, #0]
    8acc:	01db      	lsls	r3, r3, #7
    8ace:	18d3      	adds	r3, r2, r3
    8ad0:	e000      	b.n	8ad4 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    8ad2:	2300      	movs	r3, #0
}
    8ad4:	0018      	movs	r0, r3
    8ad6:	46bd      	mov	sp, r7
    8ad8:	b004      	add	sp, #16
    8ada:	bd80      	pop	{r7, pc}
    8adc:	41004400 	.word	0x41004400

00008ae0 <adc_is_syncing>:
{
    8ae0:	b580      	push	{r7, lr}
    8ae2:	b084      	sub	sp, #16
    8ae4:	af00      	add	r7, sp, #0
    8ae6:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    8ae8:	687b      	ldr	r3, [r7, #4]
    8aea:	681b      	ldr	r3, [r3, #0]
    8aec:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    8aee:	68fb      	ldr	r3, [r7, #12]
    8af0:	7e5b      	ldrb	r3, [r3, #25]
    8af2:	b2db      	uxtb	r3, r3
    8af4:	b25b      	sxtb	r3, r3
    8af6:	2b00      	cmp	r3, #0
    8af8:	da01      	bge.n	8afe <adc_is_syncing+0x1e>
		return true;
    8afa:	2301      	movs	r3, #1
    8afc:	e000      	b.n	8b00 <adc_is_syncing+0x20>
	return false;
    8afe:	2300      	movs	r3, #0
}
    8b00:	0018      	movs	r0, r3
    8b02:	46bd      	mov	sp, r7
    8b04:	b004      	add	sp, #16
    8b06:	bd80      	pop	{r7, pc}

00008b08 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    8b08:	b580      	push	{r7, lr}
    8b0a:	b086      	sub	sp, #24
    8b0c:	af00      	add	r7, sp, #0
    8b0e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8b10:	687b      	ldr	r3, [r7, #4]
    8b12:	681b      	ldr	r3, [r3, #0]
    8b14:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    8b16:	693b      	ldr	r3, [r7, #16]
    8b18:	7e1b      	ldrb	r3, [r3, #24]
    8b1a:	b2db      	uxtb	r3, r3
    8b1c:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    8b1e:	2300      	movs	r3, #0
    8b20:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    8b22:	68fb      	ldr	r3, [r7, #12]
    8b24:	2201      	movs	r2, #1
    8b26:	4013      	ands	r3, r2
    8b28:	d003      	beq.n	8b32 <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    8b2a:	697b      	ldr	r3, [r7, #20]
    8b2c:	2201      	movs	r2, #1
    8b2e:	4313      	orrs	r3, r2
    8b30:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    8b32:	68fb      	ldr	r3, [r7, #12]
    8b34:	2204      	movs	r2, #4
    8b36:	4013      	ands	r3, r2
    8b38:	d003      	beq.n	8b42 <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    8b3a:	697b      	ldr	r3, [r7, #20]
    8b3c:	2202      	movs	r2, #2
    8b3e:	4313      	orrs	r3, r2
    8b40:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    8b42:	68fb      	ldr	r3, [r7, #12]
    8b44:	2202      	movs	r2, #2
    8b46:	4013      	ands	r3, r2
    8b48:	d003      	beq.n	8b52 <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    8b4a:	697b      	ldr	r3, [r7, #20]
    8b4c:	2204      	movs	r2, #4
    8b4e:	4313      	orrs	r3, r2
    8b50:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    8b52:	697b      	ldr	r3, [r7, #20]
}
    8b54:	0018      	movs	r0, r3
    8b56:	46bd      	mov	sp, r7
    8b58:	b006      	add	sp, #24
    8b5a:	bd80      	pop	{r7, pc}

00008b5c <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    8b5c:	b580      	push	{r7, lr}
    8b5e:	b084      	sub	sp, #16
    8b60:	af00      	add	r7, sp, #0
    8b62:	6078      	str	r0, [r7, #4]
    8b64:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8b66:	687b      	ldr	r3, [r7, #4]
    8b68:	681b      	ldr	r3, [r3, #0]
    8b6a:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    8b6c:	2300      	movs	r3, #0
    8b6e:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    8b70:	683b      	ldr	r3, [r7, #0]
    8b72:	2201      	movs	r2, #1
    8b74:	4013      	ands	r3, r2
    8b76:	d003      	beq.n	8b80 <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    8b78:	68fb      	ldr	r3, [r7, #12]
    8b7a:	2201      	movs	r2, #1
    8b7c:	4313      	orrs	r3, r2
    8b7e:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    8b80:	683b      	ldr	r3, [r7, #0]
    8b82:	2202      	movs	r2, #2
    8b84:	4013      	ands	r3, r2
    8b86:	d003      	beq.n	8b90 <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    8b88:	68fb      	ldr	r3, [r7, #12]
    8b8a:	2204      	movs	r2, #4
    8b8c:	4313      	orrs	r3, r2
    8b8e:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    8b90:	683b      	ldr	r3, [r7, #0]
    8b92:	2204      	movs	r2, #4
    8b94:	4013      	ands	r3, r2
    8b96:	d003      	beq.n	8ba0 <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    8b98:	68fb      	ldr	r3, [r7, #12]
    8b9a:	2202      	movs	r2, #2
    8b9c:	4313      	orrs	r3, r2
    8b9e:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    8ba0:	68fb      	ldr	r3, [r7, #12]
    8ba2:	b2da      	uxtb	r2, r3
    8ba4:	68bb      	ldr	r3, [r7, #8]
    8ba6:	761a      	strb	r2, [r3, #24]
}
    8ba8:	46c0      	nop			; (mov r8, r8)
    8baa:	46bd      	mov	sp, r7
    8bac:	b004      	add	sp, #16
    8bae:	bd80      	pop	{r7, pc}

00008bb0 <adc_enable>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline enum status_code adc_enable(
		struct adc_module *const module_inst)
{
    8bb0:	b580      	push	{r7, lr}
    8bb2:	b084      	sub	sp, #16
    8bb4:	af00      	add	r7, sp, #0
    8bb6:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8bb8:	687b      	ldr	r3, [r7, #4]
    8bba:	681b      	ldr	r3, [r3, #0]
    8bbc:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    8bbe:	46c0      	nop			; (mov r8, r8)
    8bc0:	687b      	ldr	r3, [r7, #4]
    8bc2:	0018      	movs	r0, r3
    8bc4:	4b0b      	ldr	r3, [pc, #44]	; (8bf4 <adc_enable+0x44>)
    8bc6:	4798      	blx	r3
    8bc8:	1e03      	subs	r3, r0, #0
    8bca:	d1f9      	bne.n	8bc0 <adc_enable+0x10>
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    8bcc:	68fb      	ldr	r3, [r7, #12]
    8bce:	781b      	ldrb	r3, [r3, #0]
    8bd0:	b2db      	uxtb	r3, r3
    8bd2:	2202      	movs	r2, #2
    8bd4:	4313      	orrs	r3, r2
    8bd6:	b2da      	uxtb	r2, r3
    8bd8:	68fb      	ldr	r3, [r7, #12]
    8bda:	701a      	strb	r2, [r3, #0]

	while (adc_is_syncing(module_inst)) {
    8bdc:	46c0      	nop			; (mov r8, r8)
    8bde:	687b      	ldr	r3, [r7, #4]
    8be0:	0018      	movs	r0, r3
    8be2:	4b04      	ldr	r3, [pc, #16]	; (8bf4 <adc_enable+0x44>)
    8be4:	4798      	blx	r3
    8be6:	1e03      	subs	r3, r0, #0
    8be8:	d1f9      	bne.n	8bde <adc_enable+0x2e>
		/* Wait for synchronization */
	}
	return STATUS_OK;
    8bea:	2300      	movs	r3, #0
}
    8bec:	0018      	movs	r0, r3
    8bee:	46bd      	mov	sp, r7
    8bf0:	b004      	add	sp, #16
    8bf2:	bd80      	pop	{r7, pc}
    8bf4:	00008ae1 	.word	0x00008ae1

00008bf8 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    8bf8:	b580      	push	{r7, lr}
    8bfa:	b084      	sub	sp, #16
    8bfc:	af00      	add	r7, sp, #0
    8bfe:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8c00:	687b      	ldr	r3, [r7, #4]
    8c02:	681b      	ldr	r3, [r3, #0]
    8c04:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    8c06:	46c0      	nop			; (mov r8, r8)
    8c08:	687b      	ldr	r3, [r7, #4]
    8c0a:	0018      	movs	r0, r3
    8c0c:	4b0b      	ldr	r3, [pc, #44]	; (8c3c <adc_start_conversion+0x44>)
    8c0e:	4798      	blx	r3
    8c10:	1e03      	subs	r3, r0, #0
    8c12:	d1f9      	bne.n	8c08 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    8c14:	68fb      	ldr	r3, [r7, #12]
    8c16:	7b1b      	ldrb	r3, [r3, #12]
    8c18:	b2db      	uxtb	r3, r3
    8c1a:	2202      	movs	r2, #2
    8c1c:	4313      	orrs	r3, r2
    8c1e:	b2da      	uxtb	r2, r3
    8c20:	68fb      	ldr	r3, [r7, #12]
    8c22:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    8c24:	46c0      	nop			; (mov r8, r8)
    8c26:	687b      	ldr	r3, [r7, #4]
    8c28:	0018      	movs	r0, r3
    8c2a:	4b04      	ldr	r3, [pc, #16]	; (8c3c <adc_start_conversion+0x44>)
    8c2c:	4798      	blx	r3
    8c2e:	1e03      	subs	r3, r0, #0
    8c30:	d1f9      	bne.n	8c26 <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    8c32:	46c0      	nop			; (mov r8, r8)
    8c34:	46bd      	mov	sp, r7
    8c36:	b004      	add	sp, #16
    8c38:	bd80      	pop	{r7, pc}
    8c3a:	46c0      	nop			; (mov r8, r8)
    8c3c:	00008ae1 	.word	0x00008ae1

00008c40 <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    8c40:	b580      	push	{r7, lr}
    8c42:	b084      	sub	sp, #16
    8c44:	af00      	add	r7, sp, #0
    8c46:	6078      	str	r0, [r7, #4]
    8c48:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    8c4a:	687b      	ldr	r3, [r7, #4]
    8c4c:	0018      	movs	r0, r3
    8c4e:	4b18      	ldr	r3, [pc, #96]	; (8cb0 <adc_read+0x70>)
    8c50:	4798      	blx	r3
    8c52:	0002      	movs	r2, r0
    8c54:	2301      	movs	r3, #1
    8c56:	4013      	ands	r3, r2
    8c58:	d101      	bne.n	8c5e <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    8c5a:	2305      	movs	r3, #5
    8c5c:	e023      	b.n	8ca6 <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    8c5e:	687b      	ldr	r3, [r7, #4]
    8c60:	681b      	ldr	r3, [r3, #0]
    8c62:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    8c64:	46c0      	nop			; (mov r8, r8)
    8c66:	687b      	ldr	r3, [r7, #4]
    8c68:	0018      	movs	r0, r3
    8c6a:	4b12      	ldr	r3, [pc, #72]	; (8cb4 <adc_read+0x74>)
    8c6c:	4798      	blx	r3
    8c6e:	1e03      	subs	r3, r0, #0
    8c70:	d1f9      	bne.n	8c66 <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    8c72:	68fb      	ldr	r3, [r7, #12]
    8c74:	8b5b      	ldrh	r3, [r3, #26]
    8c76:	b29a      	uxth	r2, r3
    8c78:	683b      	ldr	r3, [r7, #0]
    8c7a:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    8c7c:	687b      	ldr	r3, [r7, #4]
    8c7e:	2101      	movs	r1, #1
    8c80:	0018      	movs	r0, r3
    8c82:	4b0d      	ldr	r3, [pc, #52]	; (8cb8 <adc_read+0x78>)
    8c84:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    8c86:	687b      	ldr	r3, [r7, #4]
    8c88:	0018      	movs	r0, r3
    8c8a:	4b09      	ldr	r3, [pc, #36]	; (8cb0 <adc_read+0x70>)
    8c8c:	4798      	blx	r3
    8c8e:	0002      	movs	r2, r0
    8c90:	2304      	movs	r3, #4
    8c92:	4013      	ands	r3, r2
    8c94:	d006      	beq.n	8ca4 <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    8c96:	687b      	ldr	r3, [r7, #4]
    8c98:	2104      	movs	r1, #4
    8c9a:	0018      	movs	r0, r3
    8c9c:	4b06      	ldr	r3, [pc, #24]	; (8cb8 <adc_read+0x78>)
    8c9e:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    8ca0:	231e      	movs	r3, #30
    8ca2:	e000      	b.n	8ca6 <adc_read+0x66>
	}

	return STATUS_OK;
    8ca4:	2300      	movs	r3, #0
}
    8ca6:	0018      	movs	r0, r3
    8ca8:	46bd      	mov	sp, r7
    8caa:	b004      	add	sp, #16
    8cac:	bd80      	pop	{r7, pc}
    8cae:	46c0      	nop			; (mov r8, r8)
    8cb0:	00008b09 	.word	0x00008b09
    8cb4:	00008ae1 	.word	0x00008ae1
    8cb8:	00008b5d 	.word	0x00008b5d

00008cbc <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8cbc:	b580      	push	{r7, lr}
    8cbe:	b082      	sub	sp, #8
    8cc0:	af00      	add	r7, sp, #0
    8cc2:	0002      	movs	r2, r0
    8cc4:	1dfb      	adds	r3, r7, #7
    8cc6:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8cc8:	1dfb      	adds	r3, r7, #7
    8cca:	781b      	ldrb	r3, [r3, #0]
    8ccc:	0018      	movs	r0, r3
    8cce:	4b03      	ldr	r3, [pc, #12]	; (8cdc <port_get_group_from_gpio_pin+0x20>)
    8cd0:	4798      	blx	r3
    8cd2:	0003      	movs	r3, r0
}
    8cd4:	0018      	movs	r0, r3
    8cd6:	46bd      	mov	sp, r7
    8cd8:	b002      	add	sp, #8
    8cda:	bd80      	pop	{r7, pc}
    8cdc:	00008a81 	.word	0x00008a81

00008ce0 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    8ce0:	b580      	push	{r7, lr}
    8ce2:	b082      	sub	sp, #8
    8ce4:	af00      	add	r7, sp, #0
    8ce6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    8ce8:	687b      	ldr	r3, [r7, #4]
    8cea:	2200      	movs	r2, #0
    8cec:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    8cee:	687b      	ldr	r3, [r7, #4]
    8cf0:	2201      	movs	r2, #1
    8cf2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    8cf4:	687b      	ldr	r3, [r7, #4]
    8cf6:	2200      	movs	r2, #0
    8cf8:	709a      	strb	r2, [r3, #2]
}
    8cfa:	46c0      	nop			; (mov r8, r8)
    8cfc:	46bd      	mov	sp, r7
    8cfe:	b002      	add	sp, #8
    8d00:	bd80      	pop	{r7, pc}
	...

00008d04 <port_pin_get_input_level>:
 *
 *  \return Status of the port pin's input buffer.
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
    8d04:	b580      	push	{r7, lr}
    8d06:	b084      	sub	sp, #16
    8d08:	af00      	add	r7, sp, #0
    8d0a:	0002      	movs	r2, r0
    8d0c:	1dfb      	adds	r3, r7, #7
    8d0e:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    8d10:	1dfb      	adds	r3, r7, #7
    8d12:	781b      	ldrb	r3, [r3, #0]
    8d14:	0018      	movs	r0, r3
    8d16:	4b0b      	ldr	r3, [pc, #44]	; (8d44 <port_pin_get_input_level+0x40>)
    8d18:	4798      	blx	r3
    8d1a:	0003      	movs	r3, r0
    8d1c:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8d1e:	1dfb      	adds	r3, r7, #7
    8d20:	781b      	ldrb	r3, [r3, #0]
    8d22:	221f      	movs	r2, #31
    8d24:	4013      	ands	r3, r2
    8d26:	2201      	movs	r2, #1
    8d28:	409a      	lsls	r2, r3
    8d2a:	0013      	movs	r3, r2
    8d2c:	60bb      	str	r3, [r7, #8]

	return (port_base->IN.reg & pin_mask);
    8d2e:	68fb      	ldr	r3, [r7, #12]
    8d30:	6a1b      	ldr	r3, [r3, #32]
    8d32:	68ba      	ldr	r2, [r7, #8]
    8d34:	4013      	ands	r3, r2
    8d36:	1e5a      	subs	r2, r3, #1
    8d38:	4193      	sbcs	r3, r2
    8d3a:	b2db      	uxtb	r3, r3
}
    8d3c:	0018      	movs	r0, r3
    8d3e:	46bd      	mov	sp, r7
    8d40:	b004      	add	sp, #16
    8d42:	bd80      	pop	{r7, pc}
    8d44:	00008cbd 	.word	0x00008cbd

00008d48 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    8d48:	b580      	push	{r7, lr}
    8d4a:	b084      	sub	sp, #16
    8d4c:	af00      	add	r7, sp, #0
    8d4e:	0002      	movs	r2, r0
    8d50:	1dfb      	adds	r3, r7, #7
    8d52:	701a      	strb	r2, [r3, #0]
    8d54:	1dbb      	adds	r3, r7, #6
    8d56:	1c0a      	adds	r2, r1, #0
    8d58:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    8d5a:	1dfb      	adds	r3, r7, #7
    8d5c:	781b      	ldrb	r3, [r3, #0]
    8d5e:	0018      	movs	r0, r3
    8d60:	4b0d      	ldr	r3, [pc, #52]	; (8d98 <port_pin_set_output_level+0x50>)
    8d62:	4798      	blx	r3
    8d64:	0003      	movs	r3, r0
    8d66:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8d68:	1dfb      	adds	r3, r7, #7
    8d6a:	781b      	ldrb	r3, [r3, #0]
    8d6c:	221f      	movs	r2, #31
    8d6e:	4013      	ands	r3, r2
    8d70:	2201      	movs	r2, #1
    8d72:	409a      	lsls	r2, r3
    8d74:	0013      	movs	r3, r2
    8d76:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    8d78:	1dbb      	adds	r3, r7, #6
    8d7a:	781b      	ldrb	r3, [r3, #0]
    8d7c:	2b00      	cmp	r3, #0
    8d7e:	d003      	beq.n	8d88 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    8d80:	68fb      	ldr	r3, [r7, #12]
    8d82:	68ba      	ldr	r2, [r7, #8]
    8d84:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    8d86:	e002      	b.n	8d8e <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    8d88:	68fb      	ldr	r3, [r7, #12]
    8d8a:	68ba      	ldr	r2, [r7, #8]
    8d8c:	615a      	str	r2, [r3, #20]
}
    8d8e:	46c0      	nop			; (mov r8, r8)
    8d90:	46bd      	mov	sp, r7
    8d92:	b004      	add	sp, #16
    8d94:	bd80      	pop	{r7, pc}
    8d96:	46c0      	nop			; (mov r8, r8)
    8d98:	00008cbd 	.word	0x00008cbd

00008d9c <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    8d9c:	b580      	push	{r7, lr}
    8d9e:	b082      	sub	sp, #8
    8da0:	af00      	add	r7, sp, #0
    8da2:	0002      	movs	r2, r0
    8da4:	1dfb      	adds	r3, r7, #7
    8da6:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8da8:	4b06      	ldr	r3, [pc, #24]	; (8dc4 <system_interrupt_enable+0x28>)
    8daa:	1dfa      	adds	r2, r7, #7
    8dac:	7812      	ldrb	r2, [r2, #0]
    8dae:	0011      	movs	r1, r2
    8db0:	221f      	movs	r2, #31
    8db2:	400a      	ands	r2, r1
    8db4:	2101      	movs	r1, #1
    8db6:	4091      	lsls	r1, r2
    8db8:	000a      	movs	r2, r1
    8dba:	601a      	str	r2, [r3, #0]
}
    8dbc:	46c0      	nop			; (mov r8, r8)
    8dbe:	46bd      	mov	sp, r7
    8dc0:	b002      	add	sp, #8
    8dc2:	bd80      	pop	{r7, pc}
    8dc4:	e000e100 	.word	0xe000e100

00008dc8 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    8dc8:	b580      	push	{r7, lr}
    8dca:	b082      	sub	sp, #8
    8dcc:	af00      	add	r7, sp, #0
    8dce:	0002      	movs	r2, r0
    8dd0:	1dfb      	adds	r3, r7, #7
    8dd2:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8dd4:	4a07      	ldr	r2, [pc, #28]	; (8df4 <system_interrupt_disable+0x2c>)
    8dd6:	1dfb      	adds	r3, r7, #7
    8dd8:	781b      	ldrb	r3, [r3, #0]
    8dda:	0019      	movs	r1, r3
    8ddc:	231f      	movs	r3, #31
    8dde:	400b      	ands	r3, r1
    8de0:	2101      	movs	r1, #1
    8de2:	4099      	lsls	r1, r3
    8de4:	000b      	movs	r3, r1
    8de6:	0019      	movs	r1, r3
    8de8:	2380      	movs	r3, #128	; 0x80
    8dea:	50d1      	str	r1, [r2, r3]
}
    8dec:	46c0      	nop			; (mov r8, r8)
    8dee:	46bd      	mov	sp, r7
    8df0:	b002      	add	sp, #8
    8df2:	bd80      	pop	{r7, pc}
    8df4:	e000e100 	.word	0xe000e100

00008df8 <i2c_master_is_syncing>:
{
    8df8:	b580      	push	{r7, lr}
    8dfa:	b084      	sub	sp, #16
    8dfc:	af00      	add	r7, sp, #0
    8dfe:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    8e00:	687b      	ldr	r3, [r7, #4]
    8e02:	681b      	ldr	r3, [r3, #0]
    8e04:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    8e06:	68fb      	ldr	r3, [r7, #12]
    8e08:	69db      	ldr	r3, [r3, #28]
    8e0a:	2207      	movs	r2, #7
    8e0c:	4013      	ands	r3, r2
    8e0e:	1e5a      	subs	r2, r3, #1
    8e10:	4193      	sbcs	r3, r2
    8e12:	b2db      	uxtb	r3, r3
}
    8e14:	0018      	movs	r0, r3
    8e16:	46bd      	mov	sp, r7
    8e18:	b004      	add	sp, #16
    8e1a:	bd80      	pop	{r7, pc}

00008e1c <_i2c_master_wait_for_sync>:
{
    8e1c:	b580      	push	{r7, lr}
    8e1e:	b082      	sub	sp, #8
    8e20:	af00      	add	r7, sp, #0
    8e22:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    8e24:	46c0      	nop			; (mov r8, r8)
    8e26:	687b      	ldr	r3, [r7, #4]
    8e28:	0018      	movs	r0, r3
    8e2a:	4b04      	ldr	r3, [pc, #16]	; (8e3c <_i2c_master_wait_for_sync+0x20>)
    8e2c:	4798      	blx	r3
    8e2e:	1e03      	subs	r3, r0, #0
    8e30:	d1f9      	bne.n	8e26 <_i2c_master_wait_for_sync+0xa>
}
    8e32:	46c0      	nop			; (mov r8, r8)
    8e34:	46bd      	mov	sp, r7
    8e36:	b002      	add	sp, #8
    8e38:	bd80      	pop	{r7, pc}
    8e3a:	46c0      	nop			; (mov r8, r8)
    8e3c:	00008df9 	.word	0x00008df9

00008e40 <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    8e40:	b580      	push	{r7, lr}
    8e42:	b082      	sub	sp, #8
    8e44:	af00      	add	r7, sp, #0
    8e46:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    8e48:	687b      	ldr	r3, [r7, #4]
    8e4a:	2264      	movs	r2, #100	; 0x64
    8e4c:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    8e4e:	687b      	ldr	r3, [r7, #4]
    8e50:	4a1b      	ldr	r2, [pc, #108]	; (8ec0 <i2c_master_get_config_defaults+0x80>)
    8e52:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    8e54:	687b      	ldr	r3, [r7, #4]
    8e56:	2200      	movs	r2, #0
    8e58:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    8e5a:	687b      	ldr	r3, [r7, #4]
    8e5c:	2200      	movs	r2, #0
    8e5e:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    8e60:	687b      	ldr	r3, [r7, #4]
    8e62:	2200      	movs	r2, #0
    8e64:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    8e66:	687b      	ldr	r3, [r7, #4]
    8e68:	2280      	movs	r2, #128	; 0x80
    8e6a:	0392      	lsls	r2, r2, #14
    8e6c:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    8e6e:	687b      	ldr	r3, [r7, #4]
    8e70:	2201      	movs	r2, #1
    8e72:	4252      	negs	r2, r2
    8e74:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    8e76:	687b      	ldr	r3, [r7, #4]
    8e78:	2201      	movs	r2, #1
    8e7a:	4252      	negs	r2, r2
    8e7c:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    8e7e:	687b      	ldr	r3, [r7, #4]
    8e80:	2200      	movs	r2, #0
    8e82:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    8e84:	687b      	ldr	r3, [r7, #4]
    8e86:	2200      	movs	r2, #0
    8e88:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    8e8a:	687b      	ldr	r3, [r7, #4]
    8e8c:	2224      	movs	r2, #36	; 0x24
    8e8e:	2100      	movs	r1, #0
    8e90:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    8e92:	687b      	ldr	r3, [r7, #4]
    8e94:	2200      	movs	r2, #0
    8e96:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    8e98:	687b      	ldr	r3, [r7, #4]
    8e9a:	222c      	movs	r2, #44	; 0x2c
    8e9c:	2100      	movs	r1, #0
    8e9e:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    8ea0:	687b      	ldr	r3, [r7, #4]
    8ea2:	222d      	movs	r2, #45	; 0x2d
    8ea4:	2100      	movs	r1, #0
    8ea6:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    8ea8:	687b      	ldr	r3, [r7, #4]
    8eaa:	222e      	movs	r2, #46	; 0x2e
    8eac:	2100      	movs	r1, #0
    8eae:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    8eb0:	687b      	ldr	r3, [r7, #4]
    8eb2:	22d7      	movs	r2, #215	; 0xd7
    8eb4:	861a      	strh	r2, [r3, #48]	; 0x30
}
    8eb6:	46c0      	nop			; (mov r8, r8)
    8eb8:	46bd      	mov	sp, r7
    8eba:	b002      	add	sp, #8
    8ebc:	bd80      	pop	{r7, pc}
    8ebe:	46c0      	nop			; (mov r8, r8)
    8ec0:	00000d48 	.word	0x00000d48

00008ec4 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    8ec4:	b580      	push	{r7, lr}
    8ec6:	b084      	sub	sp, #16
    8ec8:	af00      	add	r7, sp, #0
    8eca:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    8ecc:	687b      	ldr	r3, [r7, #4]
    8ece:	681b      	ldr	r3, [r3, #0]
    8ed0:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    8ed2:	2300      	movs	r3, #0
    8ed4:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    8ed6:	687b      	ldr	r3, [r7, #4]
    8ed8:	0018      	movs	r0, r3
    8eda:	4b14      	ldr	r3, [pc, #80]	; (8f2c <i2c_master_enable+0x68>)
    8edc:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    8ede:	68bb      	ldr	r3, [r7, #8]
    8ee0:	681b      	ldr	r3, [r3, #0]
    8ee2:	2202      	movs	r2, #2
    8ee4:	431a      	orrs	r2, r3
    8ee6:	68bb      	ldr	r3, [r7, #8]
    8ee8:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    8eea:	687b      	ldr	r3, [r7, #4]
    8eec:	681b      	ldr	r3, [r3, #0]
    8eee:	0018      	movs	r0, r3
    8ef0:	4b0f      	ldr	r3, [pc, #60]	; (8f30 <i2c_master_enable+0x6c>)
    8ef2:	4798      	blx	r3
    8ef4:	0003      	movs	r3, r0
    8ef6:	0018      	movs	r0, r3
    8ef8:	4b0e      	ldr	r3, [pc, #56]	; (8f34 <i2c_master_enable+0x70>)
    8efa:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    8efc:	e00c      	b.n	8f18 <i2c_master_enable+0x54>
		timeout_counter++;
    8efe:	68fb      	ldr	r3, [r7, #12]
    8f00:	3301      	adds	r3, #1
    8f02:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    8f04:	687b      	ldr	r3, [r7, #4]
    8f06:	88db      	ldrh	r3, [r3, #6]
    8f08:	001a      	movs	r2, r3
    8f0a:	68fb      	ldr	r3, [r7, #12]
    8f0c:	429a      	cmp	r2, r3
    8f0e:	d803      	bhi.n	8f18 <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    8f10:	68bb      	ldr	r3, [r7, #8]
    8f12:	2210      	movs	r2, #16
    8f14:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    8f16:	e006      	b.n	8f26 <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    8f18:	68bb      	ldr	r3, [r7, #8]
    8f1a:	8b5b      	ldrh	r3, [r3, #26]
    8f1c:	b29b      	uxth	r3, r3
    8f1e:	001a      	movs	r2, r3
    8f20:	2310      	movs	r3, #16
    8f22:	4013      	ands	r3, r2
    8f24:	d0eb      	beq.n	8efe <i2c_master_enable+0x3a>
		}
	}
}
    8f26:	46bd      	mov	sp, r7
    8f28:	b004      	add	sp, #16
    8f2a:	bd80      	pop	{r7, pc}
    8f2c:	00008e1d 	.word	0x00008e1d
    8f30:	0000705d 	.word	0x0000705d
    8f34:	00008d9d 	.word	0x00008d9d

00008f38 <i2c_slave_is_syncing>:
{
    8f38:	b580      	push	{r7, lr}
    8f3a:	b084      	sub	sp, #16
    8f3c:	af00      	add	r7, sp, #0
    8f3e:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    8f40:	687b      	ldr	r3, [r7, #4]
    8f42:	681b      	ldr	r3, [r3, #0]
    8f44:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    8f46:	68fb      	ldr	r3, [r7, #12]
    8f48:	69db      	ldr	r3, [r3, #28]
    8f4a:	2203      	movs	r2, #3
    8f4c:	4013      	ands	r3, r2
    8f4e:	1e5a      	subs	r2, r3, #1
    8f50:	4193      	sbcs	r3, r2
    8f52:	b2db      	uxtb	r3, r3
}
    8f54:	0018      	movs	r0, r3
    8f56:	46bd      	mov	sp, r7
    8f58:	b004      	add	sp, #16
    8f5a:	bd80      	pop	{r7, pc}

00008f5c <_i2c_slave_wait_for_sync>:
{
    8f5c:	b580      	push	{r7, lr}
    8f5e:	b082      	sub	sp, #8
    8f60:	af00      	add	r7, sp, #0
    8f62:	6078      	str	r0, [r7, #4]
	while (i2c_slave_is_syncing(module)) {
    8f64:	46c0      	nop			; (mov r8, r8)
    8f66:	687b      	ldr	r3, [r7, #4]
    8f68:	0018      	movs	r0, r3
    8f6a:	4b04      	ldr	r3, [pc, #16]	; (8f7c <_i2c_slave_wait_for_sync+0x20>)
    8f6c:	4798      	blx	r3
    8f6e:	1e03      	subs	r3, r0, #0
    8f70:	d1f9      	bne.n	8f66 <_i2c_slave_wait_for_sync+0xa>
}
    8f72:	46c0      	nop			; (mov r8, r8)
    8f74:	46bd      	mov	sp, r7
    8f76:	b002      	add	sp, #8
    8f78:	bd80      	pop	{r7, pc}
    8f7a:	46c0      	nop			; (mov r8, r8)
    8f7c:	00008f39 	.word	0x00008f39

00008f80 <i2c_slave_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initialized
 */
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
    8f80:	b580      	push	{r7, lr}
    8f82:	b082      	sub	sp, #8
    8f84:	af00      	add	r7, sp, #0
    8f86:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
    8f88:	687b      	ldr	r3, [r7, #4]
    8f8a:	2200      	movs	r2, #0
    8f8c:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    8f8e:	687b      	ldr	r3, [r7, #4]
    8f90:	2280      	movs	r2, #128	; 0x80
    8f92:	0392      	lsls	r2, r2, #14
    8f94:	605a      	str	r2, [r3, #4]
	config->buffer_timeout = 65535;
    8f96:	687b      	ldr	r3, [r7, #4]
    8f98:	2201      	movs	r2, #1
    8f9a:	4252      	negs	r2, r2
    8f9c:	811a      	strh	r2, [r3, #8]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    8f9e:	687b      	ldr	r3, [r7, #4]
    8fa0:	2200      	movs	r2, #0
    8fa2:	815a      	strh	r2, [r3, #10]
	config->address = 0;
    8fa4:	687b      	ldr	r3, [r7, #4]
    8fa6:	2200      	movs	r2, #0
    8fa8:	819a      	strh	r2, [r3, #12]
	config->address_mask = 0;
    8faa:	687b      	ldr	r3, [r7, #4]
    8fac:	2200      	movs	r2, #0
    8fae:	81da      	strh	r2, [r3, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
    8fb0:	687b      	ldr	r3, [r7, #4]
    8fb2:	2200      	movs	r2, #0
    8fb4:	741a      	strb	r2, [r3, #16]
#endif
	config->enable_general_call_address = false;
    8fb6:	687b      	ldr	r3, [r7, #4]
    8fb8:	2200      	movs	r2, #0
    8fba:	745a      	strb	r2, [r3, #17]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    8fbc:	687b      	ldr	r3, [r7, #4]
    8fbe:	2200      	movs	r2, #0
    8fc0:	615a      	str	r2, [r3, #20]
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
    8fc2:	687b      	ldr	r3, [r7, #4]
    8fc4:	2200      	movs	r2, #0
    8fc6:	761a      	strb	r2, [r3, #24]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    8fc8:	687b      	ldr	r3, [r7, #4]
    8fca:	2200      	movs	r2, #0
    8fcc:	765a      	strb	r2, [r3, #25]
	config->run_in_standby = false;
    8fce:	687b      	ldr	r3, [r7, #4]
    8fd0:	2200      	movs	r2, #0
    8fd2:	769a      	strb	r2, [r3, #26]
	config->pinmux_pad0 = PINMUX_DEFAULT;
    8fd4:	687b      	ldr	r3, [r7, #4]
    8fd6:	2200      	movs	r2, #0
    8fd8:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1 = PINMUX_DEFAULT;
    8fda:	687b      	ldr	r3, [r7, #4]
    8fdc:	2200      	movs	r2, #0
    8fde:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    8fe0:	687b      	ldr	r3, [r7, #4]
    8fe2:	2224      	movs	r2, #36	; 0x24
    8fe4:	2100      	movs	r1, #0
    8fe6:	5499      	strb	r1, [r3, r2]
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    8fe8:	687b      	ldr	r3, [r7, #4]
    8fea:	2225      	movs	r2, #37	; 0x25
    8fec:	2100      	movs	r1, #0
    8fee:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    8ff0:	687b      	ldr	r3, [r7, #4]
    8ff2:	2226      	movs	r2, #38	; 0x26
    8ff4:	2100      	movs	r1, #0
    8ff6:	5499      	strb	r1, [r3, r2]
#endif
}
    8ff8:	46c0      	nop			; (mov r8, r8)
    8ffa:	46bd      	mov	sp, r7
    8ffc:	b002      	add	sp, #8
    8ffe:	bd80      	pop	{r7, pc}

00009000 <i2c_slave_enable>:
 *
 * \param[in]  module Pointer to the software module struct
 */
static inline void i2c_slave_enable(
		const struct i2c_slave_module *const module)
{
    9000:	b580      	push	{r7, lr}
    9002:	b084      	sub	sp, #16
    9004:	af00      	add	r7, sp, #0
    9006:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    9008:	687b      	ldr	r3, [r7, #4]
    900a:	681b      	ldr	r3, [r3, #0]
    900c:	60fb      	str	r3, [r7, #12]

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Enable global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    900e:	687b      	ldr	r3, [r7, #4]
    9010:	681b      	ldr	r3, [r3, #0]
    9012:	0018      	movs	r0, r3
    9014:	4b09      	ldr	r3, [pc, #36]	; (903c <i2c_slave_enable+0x3c>)
    9016:	4798      	blx	r3
    9018:	0003      	movs	r3, r0
    901a:	0018      	movs	r0, r3
    901c:	4b08      	ldr	r3, [pc, #32]	; (9040 <i2c_slave_enable+0x40>)
    901e:	4798      	blx	r3
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
    9020:	687b      	ldr	r3, [r7, #4]
    9022:	0018      	movs	r0, r3
    9024:	4b07      	ldr	r3, [pc, #28]	; (9044 <i2c_slave_enable+0x44>)
    9026:	4798      	blx	r3

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    9028:	68fb      	ldr	r3, [r7, #12]
    902a:	681b      	ldr	r3, [r3, #0]
    902c:	2202      	movs	r2, #2
    902e:	431a      	orrs	r2, r3
    9030:	68fb      	ldr	r3, [r7, #12]
    9032:	601a      	str	r2, [r3, #0]
}
    9034:	46c0      	nop			; (mov r8, r8)
    9036:	46bd      	mov	sp, r7
    9038:	b004      	add	sp, #16
    903a:	bd80      	pop	{r7, pc}
    903c:	0000705d 	.word	0x0000705d
    9040:	00008d9d 	.word	0x00008d9d
    9044:	00008f5d 	.word	0x00008f5d

00009048 <i2c_slave_enable_callback>:
 * \param[in]      callback_type  Callback type to enable
 */
static inline void i2c_slave_enable_callback(
		struct i2c_slave_module *const module,
		enum i2c_slave_callback callback_type)
{
    9048:	b580      	push	{r7, lr}
    904a:	b084      	sub	sp, #16
    904c:	af00      	add	r7, sp, #0
    904e:	6078      	str	r0, [r7, #4]
    9050:	000a      	movs	r2, r1
    9052:	1cfb      	adds	r3, r7, #3
    9054:	701a      	strb	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    9056:	687b      	ldr	r3, [r7, #4]
    9058:	2225      	movs	r2, #37	; 0x25
    905a:	5c9b      	ldrb	r3, [r3, r2]
    905c:	b2db      	uxtb	r3, r3
    905e:	b25a      	sxtb	r2, r3
    9060:	1cfb      	adds	r3, r7, #3
    9062:	781b      	ldrb	r3, [r3, #0]
    9064:	2101      	movs	r1, #1
    9066:	4099      	lsls	r1, r3
    9068:	000b      	movs	r3, r1
    906a:	b25b      	sxtb	r3, r3
    906c:	4313      	orrs	r3, r2
    906e:	b25b      	sxtb	r3, r3
    9070:	b2d9      	uxtb	r1, r3
    9072:	687b      	ldr	r3, [r7, #4]
    9074:	2225      	movs	r2, #37	; 0x25
    9076:	5499      	strb	r1, [r3, r2]

	/* Enable address callback */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    9078:	687b      	ldr	r3, [r7, #4]
    907a:	681b      	ldr	r3, [r3, #0]
    907c:	60fb      	str	r3, [r7, #12]
	if (callback_type == I2C_SLAVE_CALLBACK_READ_REQUEST ||
    907e:	1cfb      	adds	r3, r7, #3
    9080:	781b      	ldrb	r3, [r3, #0]
    9082:	2b02      	cmp	r3, #2
    9084:	d003      	beq.n	908e <i2c_slave_enable_callback+0x46>
    9086:	1cfb      	adds	r3, r7, #3
    9088:	781b      	ldrb	r3, [r3, #0]
    908a:	2b03      	cmp	r3, #3
    908c:	d102      	bne.n	9094 <i2c_slave_enable_callback+0x4c>
			callback_type == I2C_SLAVE_CALLBACK_WRITE_REQUEST) {
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    908e:	68fb      	ldr	r3, [r7, #12]
    9090:	2202      	movs	r2, #2
    9092:	759a      	strb	r2, [r3, #22]
	}
}
    9094:	46c0      	nop			; (mov r8, r8)
    9096:	46bd      	mov	sp, r7
    9098:	b004      	add	sp, #16
    909a:	bd80      	pop	{r7, pc}

0000909c <usart_is_syncing>:
{
    909c:	b580      	push	{r7, lr}
    909e:	b084      	sub	sp, #16
    90a0:	af00      	add	r7, sp, #0
    90a2:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    90a4:	687b      	ldr	r3, [r7, #4]
    90a6:	681b      	ldr	r3, [r3, #0]
    90a8:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    90aa:	68fb      	ldr	r3, [r7, #12]
    90ac:	69db      	ldr	r3, [r3, #28]
    90ae:	1e5a      	subs	r2, r3, #1
    90b0:	4193      	sbcs	r3, r2
    90b2:	b2db      	uxtb	r3, r3
}
    90b4:	0018      	movs	r0, r3
    90b6:	46bd      	mov	sp, r7
    90b8:	b004      	add	sp, #16
    90ba:	bd80      	pop	{r7, pc}

000090bc <_usart_wait_for_sync>:
{
    90bc:	b580      	push	{r7, lr}
    90be:	b082      	sub	sp, #8
    90c0:	af00      	add	r7, sp, #0
    90c2:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    90c4:	46c0      	nop			; (mov r8, r8)
    90c6:	687b      	ldr	r3, [r7, #4]
    90c8:	0018      	movs	r0, r3
    90ca:	4b04      	ldr	r3, [pc, #16]	; (90dc <_usart_wait_for_sync+0x20>)
    90cc:	4798      	blx	r3
    90ce:	1e03      	subs	r3, r0, #0
    90d0:	d1f9      	bne.n	90c6 <_usart_wait_for_sync+0xa>
}
    90d2:	46c0      	nop			; (mov r8, r8)
    90d4:	46bd      	mov	sp, r7
    90d6:	b002      	add	sp, #8
    90d8:	bd80      	pop	{r7, pc}
    90da:	46c0      	nop			; (mov r8, r8)
    90dc:	0000909d 	.word	0x0000909d

000090e0 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    90e0:	b580      	push	{r7, lr}
    90e2:	b082      	sub	sp, #8
    90e4:	af00      	add	r7, sp, #0
    90e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    90e8:	687b      	ldr	r3, [r7, #4]
    90ea:	2280      	movs	r2, #128	; 0x80
    90ec:	05d2      	lsls	r2, r2, #23
    90ee:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    90f0:	687b      	ldr	r3, [r7, #4]
    90f2:	2200      	movs	r2, #0
    90f4:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    90f6:	687b      	ldr	r3, [r7, #4]
    90f8:	22ff      	movs	r2, #255	; 0xff
    90fa:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    90fc:	687b      	ldr	r3, [r7, #4]
    90fe:	2200      	movs	r2, #0
    9100:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    9102:	687b      	ldr	r3, [r7, #4]
    9104:	2200      	movs	r2, #0
    9106:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    9108:	687b      	ldr	r3, [r7, #4]
    910a:	2296      	movs	r2, #150	; 0x96
    910c:	0192      	lsls	r2, r2, #6
    910e:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    9110:	687b      	ldr	r3, [r7, #4]
    9112:	2224      	movs	r2, #36	; 0x24
    9114:	2101      	movs	r1, #1
    9116:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    9118:	687b      	ldr	r3, [r7, #4]
    911a:	2225      	movs	r2, #37	; 0x25
    911c:	2101      	movs	r1, #1
    911e:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    9120:	687b      	ldr	r3, [r7, #4]
    9122:	2226      	movs	r2, #38	; 0x26
    9124:	2100      	movs	r1, #0
    9126:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    9128:	687b      	ldr	r3, [r7, #4]
    912a:	2227      	movs	r2, #39	; 0x27
    912c:	2100      	movs	r1, #0
    912e:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    9130:	687b      	ldr	r3, [r7, #4]
    9132:	2200      	movs	r2, #0
    9134:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    9136:	687b      	ldr	r3, [r7, #4]
    9138:	2288      	movs	r2, #136	; 0x88
    913a:	0352      	lsls	r2, r2, #13
    913c:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    913e:	687b      	ldr	r3, [r7, #4]
    9140:	222c      	movs	r2, #44	; 0x2c
    9142:	2100      	movs	r1, #0
    9144:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    9146:	687b      	ldr	r3, [r7, #4]
    9148:	222d      	movs	r2, #45	; 0x2d
    914a:	2100      	movs	r1, #0
    914c:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    914e:	687b      	ldr	r3, [r7, #4]
    9150:	2200      	movs	r2, #0
    9152:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    9154:	687b      	ldr	r3, [r7, #4]
    9156:	2200      	movs	r2, #0
    9158:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    915a:	687b      	ldr	r3, [r7, #4]
    915c:	2200      	movs	r2, #0
    915e:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    9160:	687b      	ldr	r3, [r7, #4]
    9162:	2200      	movs	r2, #0
    9164:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    9166:	687b      	ldr	r3, [r7, #4]
    9168:	2200      	movs	r2, #0
    916a:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    916c:	687b      	ldr	r3, [r7, #4]
    916e:	2200      	movs	r2, #0
    9170:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    9172:	687b      	ldr	r3, [r7, #4]
    9174:	2200      	movs	r2, #0
    9176:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    9178:	687b      	ldr	r3, [r7, #4]
    917a:	2200      	movs	r2, #0
    917c:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    917e:	687b      	ldr	r3, [r7, #4]
    9180:	2200      	movs	r2, #0
    9182:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    9184:	687b      	ldr	r3, [r7, #4]
    9186:	2200      	movs	r2, #0
    9188:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    918a:	687b      	ldr	r3, [r7, #4]
    918c:	2213      	movs	r2, #19
    918e:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    9190:	687b      	ldr	r3, [r7, #4]
    9192:	2200      	movs	r2, #0
    9194:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    9196:	46c0      	nop			; (mov r8, r8)
    9198:	46bd      	mov	sp, r7
    919a:	b002      	add	sp, #8
    919c:	bd80      	pop	{r7, pc}
	...

000091a0 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    91a0:	b580      	push	{r7, lr}
    91a2:	b084      	sub	sp, #16
    91a4:	af00      	add	r7, sp, #0
    91a6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    91a8:	687b      	ldr	r3, [r7, #4]
    91aa:	681b      	ldr	r3, [r3, #0]
    91ac:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    91ae:	687b      	ldr	r3, [r7, #4]
    91b0:	681b      	ldr	r3, [r3, #0]
    91b2:	0018      	movs	r0, r3
    91b4:	4b09      	ldr	r3, [pc, #36]	; (91dc <usart_enable+0x3c>)
    91b6:	4798      	blx	r3
    91b8:	0003      	movs	r3, r0
    91ba:	0018      	movs	r0, r3
    91bc:	4b08      	ldr	r3, [pc, #32]	; (91e0 <usart_enable+0x40>)
    91be:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    91c0:	687b      	ldr	r3, [r7, #4]
    91c2:	0018      	movs	r0, r3
    91c4:	4b07      	ldr	r3, [pc, #28]	; (91e4 <usart_enable+0x44>)
    91c6:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    91c8:	68fb      	ldr	r3, [r7, #12]
    91ca:	681b      	ldr	r3, [r3, #0]
    91cc:	2202      	movs	r2, #2
    91ce:	431a      	orrs	r2, r3
    91d0:	68fb      	ldr	r3, [r7, #12]
    91d2:	601a      	str	r2, [r3, #0]
}
    91d4:	46c0      	nop			; (mov r8, r8)
    91d6:	46bd      	mov	sp, r7
    91d8:	b004      	add	sp, #16
    91da:	bd80      	pop	{r7, pc}
    91dc:	0000705d 	.word	0x0000705d
    91e0:	00008d9d 	.word	0x00008d9d
    91e4:	000090bd 	.word	0x000090bd

000091e8 <usart_disable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_disable(
		const struct usart_module *const module)
{
    91e8:	b580      	push	{r7, lr}
    91ea:	b084      	sub	sp, #16
    91ec:	af00      	add	r7, sp, #0
    91ee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    91f0:	687b      	ldr	r3, [r7, #4]
    91f2:	681b      	ldr	r3, [r3, #0]
    91f4:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Disable Global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    91f6:	687b      	ldr	r3, [r7, #4]
    91f8:	681b      	ldr	r3, [r3, #0]
    91fa:	0018      	movs	r0, r3
    91fc:	4b0a      	ldr	r3, [pc, #40]	; (9228 <usart_disable+0x40>)
    91fe:	4798      	blx	r3
    9200:	0003      	movs	r3, r0
    9202:	0018      	movs	r0, r3
    9204:	4b09      	ldr	r3, [pc, #36]	; (922c <usart_disable+0x44>)
    9206:	4798      	blx	r3
#endif
	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    9208:	687b      	ldr	r3, [r7, #4]
    920a:	0018      	movs	r0, r3
    920c:	4b08      	ldr	r3, [pc, #32]	; (9230 <usart_disable+0x48>)
    920e:	4798      	blx	r3

	/* Disable USART module */
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    9210:	68fb      	ldr	r3, [r7, #12]
    9212:	681b      	ldr	r3, [r3, #0]
    9214:	2202      	movs	r2, #2
    9216:	4393      	bics	r3, r2
    9218:	001a      	movs	r2, r3
    921a:	68fb      	ldr	r3, [r7, #12]
    921c:	601a      	str	r2, [r3, #0]
}
    921e:	46c0      	nop			; (mov r8, r8)
    9220:	46bd      	mov	sp, r7
    9222:	b004      	add	sp, #16
    9224:	bd80      	pop	{r7, pc}
    9226:	46c0      	nop			; (mov r8, r8)
    9228:	0000705d 	.word	0x0000705d
    922c:	00008dc9 	.word	0x00008dc9
    9230:	000090bd 	.word	0x000090bd

00009234 <usart_enable_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 */
static inline void usart_enable_callback(
		struct usart_module *const module,
		enum usart_callback callback_type)
{
    9234:	b580      	push	{r7, lr}
    9236:	b082      	sub	sp, #8
    9238:	af00      	add	r7, sp, #0
    923a:	6078      	str	r0, [r7, #4]
    923c:	000a      	movs	r2, r1
    923e:	1cfb      	adds	r3, r7, #3
    9240:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    9242:	687b      	ldr	r3, [r7, #4]
    9244:	2231      	movs	r2, #49	; 0x31
    9246:	5c9b      	ldrb	r3, [r3, r2]
    9248:	b25a      	sxtb	r2, r3
    924a:	1cfb      	adds	r3, r7, #3
    924c:	781b      	ldrb	r3, [r3, #0]
    924e:	2101      	movs	r1, #1
    9250:	4099      	lsls	r1, r3
    9252:	000b      	movs	r3, r1
    9254:	b25b      	sxtb	r3, r3
    9256:	4313      	orrs	r3, r2
    9258:	b25b      	sxtb	r3, r3
    925a:	b2d9      	uxtb	r1, r3
    925c:	687b      	ldr	r3, [r7, #4]
    925e:	2231      	movs	r2, #49	; 0x31
    9260:	5499      	strb	r1, [r3, r2]

}
    9262:	46c0      	nop			; (mov r8, r8)
    9264:	46bd      	mov	sp, r7
    9266:	b002      	add	sp, #8
    9268:	bd80      	pop	{r7, pc}

0000926a <tc_is_syncing>:
{
    926a:	b580      	push	{r7, lr}
    926c:	b084      	sub	sp, #16
    926e:	af00      	add	r7, sp, #0
    9270:	6078      	str	r0, [r7, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    9272:	687b      	ldr	r3, [r7, #4]
    9274:	681b      	ldr	r3, [r3, #0]
    9276:	60fb      	str	r3, [r7, #12]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    9278:	68fb      	ldr	r3, [r7, #12]
    927a:	7bdb      	ldrb	r3, [r3, #15]
    927c:	b2db      	uxtb	r3, r3
    927e:	001a      	movs	r2, r3
    9280:	2380      	movs	r3, #128	; 0x80
    9282:	4013      	ands	r3, r2
    9284:	1e5a      	subs	r2, r3, #1
    9286:	4193      	sbcs	r3, r2
    9288:	b2db      	uxtb	r3, r3
}
    928a:	0018      	movs	r0, r3
    928c:	46bd      	mov	sp, r7
    928e:	b004      	add	sp, #16
    9290:	bd80      	pop	{r7, pc}

00009292 <tc_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TC module configuration structure to set
 */
static inline void tc_get_config_defaults(
		struct tc_config *const config)
{
    9292:	b580      	push	{r7, lr}
    9294:	b082      	sub	sp, #8
    9296:	af00      	add	r7, sp, #0
    9298:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    929a:	687b      	ldr	r3, [r7, #4]
    929c:	2200      	movs	r2, #0
    929e:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    92a0:	687b      	ldr	r3, [r7, #4]
    92a2:	2200      	movs	r2, #0
    92a4:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    92a6:	687b      	ldr	r3, [r7, #4]
    92a8:	2200      	movs	r2, #0
    92aa:	809a      	strh	r2, [r3, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    92ac:	687b      	ldr	r3, [r7, #4]
    92ae:	2200      	movs	r2, #0
    92b0:	719a      	strb	r2, [r3, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    92b2:	687b      	ldr	r3, [r7, #4]
    92b4:	2200      	movs	r2, #0
    92b6:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    92b8:	687b      	ldr	r3, [r7, #4]
    92ba:	2200      	movs	r2, #0
    92bc:	705a      	strb	r2, [r3, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    92be:	687b      	ldr	r3, [r7, #4]
    92c0:	2200      	movs	r2, #0
    92c2:	729a      	strb	r2, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    92c4:	687b      	ldr	r3, [r7, #4]
    92c6:	2200      	movs	r2, #0
    92c8:	72da      	strb	r2, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    92ca:	687b      	ldr	r3, [r7, #4]
    92cc:	2200      	movs	r2, #0
    92ce:	731a      	strb	r2, [r3, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    92d0:	687b      	ldr	r3, [r7, #4]
    92d2:	2200      	movs	r2, #0
    92d4:	739a      	strb	r2, [r3, #14]
	config->oneshot                    = false;
    92d6:	687b      	ldr	r3, [r7, #4]
    92d8:	2200      	movs	r2, #0
    92da:	735a      	strb	r2, [r3, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    92dc:	687b      	ldr	r3, [r7, #4]
    92de:	2200      	movs	r2, #0
    92e0:	741a      	strb	r2, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    92e2:	687b      	ldr	r3, [r7, #4]
    92e4:	2200      	movs	r2, #0
    92e6:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    92e8:	687b      	ldr	r3, [r7, #4]
    92ea:	2200      	movs	r2, #0
    92ec:	619a      	str	r2, [r3, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    92ee:	687b      	ldr	r3, [r7, #4]
    92f0:	2200      	movs	r2, #0
    92f2:	771a      	strb	r2, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    92f4:	687b      	ldr	r3, [r7, #4]
    92f6:	2200      	movs	r2, #0
    92f8:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    92fa:	687b      	ldr	r3, [r7, #4]
    92fc:	2200      	movs	r2, #0
    92fe:	625a      	str	r2, [r3, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    9300:	687b      	ldr	r3, [r7, #4]
    9302:	2200      	movs	r2, #0
    9304:	851a      	strh	r2, [r3, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    9306:	687b      	ldr	r3, [r7, #4]
    9308:	2200      	movs	r2, #0
    930a:	855a      	strh	r2, [r3, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    930c:	687b      	ldr	r3, [r7, #4]
    930e:	2200      	movs	r2, #0
    9310:	859a      	strh	r2, [r3, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
#endif

}
    9312:	46c0      	nop			; (mov r8, r8)
    9314:	46bd      	mov	sp, r7
    9316:	b002      	add	sp, #8
    9318:	bd80      	pop	{r7, pc}
	...

0000931c <tc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_enable(
		const struct tc_module *const module_inst)
{
    931c:	b580      	push	{r7, lr}
    931e:	b084      	sub	sp, #16
    9320:	af00      	add	r7, sp, #0
    9322:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    9324:	687b      	ldr	r3, [r7, #4]
    9326:	681b      	ldr	r3, [r3, #0]
    9328:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    932a:	46c0      	nop			; (mov r8, r8)
    932c:	687b      	ldr	r3, [r7, #4]
    932e:	0018      	movs	r0, r3
    9330:	4b07      	ldr	r3, [pc, #28]	; (9350 <tc_enable+0x34>)
    9332:	4798      	blx	r3
    9334:	1e03      	subs	r3, r0, #0
    9336:	d1f9      	bne.n	932c <tc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    9338:	68fb      	ldr	r3, [r7, #12]
    933a:	881b      	ldrh	r3, [r3, #0]
    933c:	b29b      	uxth	r3, r3
    933e:	2202      	movs	r2, #2
    9340:	4313      	orrs	r3, r2
    9342:	b29a      	uxth	r2, r3
    9344:	68fb      	ldr	r3, [r7, #12]
    9346:	801a      	strh	r2, [r3, #0]
}
    9348:	46c0      	nop			; (mov r8, r8)
    934a:	46bd      	mov	sp, r7
    934c:	b004      	add	sp, #16
    934e:	bd80      	pop	{r7, pc}
    9350:	0000926b 	.word	0x0000926b

00009354 <tcc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tcc_enable(
		const struct tcc_module *const module_inst)
{
    9354:	b580      	push	{r7, lr}
    9356:	b084      	sub	sp, #16
    9358:	af00      	add	r7, sp, #0
    935a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    935c:	687b      	ldr	r3, [r7, #4]
    935e:	681b      	ldr	r3, [r3, #0]
    9360:	60fb      	str	r3, [r7, #12]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    9362:	46c0      	nop			; (mov r8, r8)
    9364:	68fb      	ldr	r3, [r7, #12]
    9366:	689b      	ldr	r3, [r3, #8]
    9368:	2202      	movs	r2, #2
    936a:	4013      	ands	r3, r2
    936c:	d1fa      	bne.n	9364 <tcc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    936e:	68fb      	ldr	r3, [r7, #12]
    9370:	681b      	ldr	r3, [r3, #0]
    9372:	2202      	movs	r2, #2
    9374:	431a      	orrs	r2, r3
    9376:	68fb      	ldr	r3, [r7, #12]
    9378:	601a      	str	r2, [r3, #0]
}
    937a:	46c0      	nop			; (mov r8, r8)
    937c:	46bd      	mov	sp, r7
    937e:	b004      	add	sp, #16
    9380:	bd80      	pop	{r7, pc}
	...

00009384 <initIMU>:


float magSensitivity[4] = {0.00014, 0.00029, 0.00043, 0.00058};

void initIMU()
{
    9384:	b580      	push	{r7, lr}
    9386:	b082      	sub	sp, #8
    9388:	af00      	add	r7, sp, #0
	settings.device.agAddress = LSM9DS1_AG_ADDR;
    938a:	4b4f      	ldr	r3, [pc, #316]	; (94c8 <initIMU+0x144>)
    938c:	226b      	movs	r2, #107	; 0x6b
    938e:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = LSM9DS1_M_ADDR;
    9390:	4b4d      	ldr	r3, [pc, #308]	; (94c8 <initIMU+0x144>)
    9392:	221e      	movs	r2, #30
    9394:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = true;
    9396:	4b4c      	ldr	r3, [pc, #304]	; (94c8 <initIMU+0x144>)
    9398:	2201      	movs	r2, #1
    939a:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = true;
    939c:	4b4a      	ldr	r3, [pc, #296]	; (94c8 <initIMU+0x144>)
    939e:	2201      	movs	r2, #1
    93a0:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = true;
    93a2:	4b49      	ldr	r3, [pc, #292]	; (94c8 <initIMU+0x144>)
    93a4:	2201      	movs	r2, #1
    93a6:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = true;
    93a8:	4b47      	ldr	r3, [pc, #284]	; (94c8 <initIMU+0x144>)
    93aa:	2201      	movs	r2, #1
    93ac:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;//245
    93ae:	4b46      	ldr	r3, [pc, #280]	; (94c8 <initIMU+0x144>)
    93b0:	22f5      	movs	r2, #245	; 0xf5
    93b2:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 6;
    93b4:	4b44      	ldr	r3, [pc, #272]	; (94c8 <initIMU+0x144>)
    93b6:	2206      	movs	r2, #6
    93b8:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
    93ba:	4b43      	ldr	r3, [pc, #268]	; (94c8 <initIMU+0x144>)
    93bc:	2200      	movs	r2, #0
    93be:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = false;
    93c0:	4b41      	ldr	r3, [pc, #260]	; (94c8 <initIMU+0x144>)
    93c2:	2200      	movs	r2, #0
    93c4:	729a      	strb	r2, [r3, #10]
	settings.gyro.HPFEnable = false;
    93c6:	4b40      	ldr	r3, [pc, #256]	; (94c8 <initIMU+0x144>)
    93c8:	2200      	movs	r2, #0
    93ca:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is true.
	settings.gyro.HPFCutoff = 0;
    93cc:	4b3e      	ldr	r3, [pc, #248]	; (94c8 <initIMU+0x144>)
    93ce:	2200      	movs	r2, #0
    93d0:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = false;
    93d2:	4b3d      	ldr	r3, [pc, #244]	; (94c8 <initIMU+0x144>)
    93d4:	2200      	movs	r2, #0
    93d6:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = false;
    93d8:	4b3b      	ldr	r3, [pc, #236]	; (94c8 <initIMU+0x144>)
    93da:	2200      	movs	r2, #0
    93dc:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = false;
    93de:	4b3a      	ldr	r3, [pc, #232]	; (94c8 <initIMU+0x144>)
    93e0:	2200      	movs	r2, #0
    93e2:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
    93e4:	4b38      	ldr	r3, [pc, #224]	; (94c8 <initIMU+0x144>)
    93e6:	2200      	movs	r2, #0
    93e8:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = true;
    93ea:	4b37      	ldr	r3, [pc, #220]	; (94c8 <initIMU+0x144>)
    93ec:	2201      	movs	r2, #1
    93ee:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = true;
    93f0:	4b35      	ldr	r3, [pc, #212]	; (94c8 <initIMU+0x144>)
    93f2:	2201      	movs	r2, #1
    93f4:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = true;
    93f6:	4b34      	ldr	r3, [pc, #208]	; (94c8 <initIMU+0x144>)
    93f8:	2201      	movs	r2, #1
    93fa:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = true;
    93fc:	4b32      	ldr	r3, [pc, #200]	; (94c8 <initIMU+0x144>)
    93fe:	2201      	movs	r2, #1
    9400:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = true;
    9402:	4b31      	ldr	r3, [pc, #196]	; (94c8 <initIMU+0x144>)
    9404:	2201      	movs	r2, #1
    9406:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 16;//8
    9408:	4b2f      	ldr	r3, [pc, #188]	; (94c8 <initIMU+0x144>)
    940a:	2210      	movs	r2, #16
    940c:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
    940e:	4b2e      	ldr	r3, [pc, #184]	; (94c8 <initIMU+0x144>)
    9410:	2206      	movs	r2, #6
    9412:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3. 
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
    9414:	4b2c      	ldr	r3, [pc, #176]	; (94c8 <initIMU+0x144>)
    9416:	22ff      	movs	r2, #255	; 0xff
    9418:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = false;
    941a:	4b2b      	ldr	r3, [pc, #172]	; (94c8 <initIMU+0x144>)
    941c:	2200      	movs	r2, #0
    941e:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
    9420:	4b29      	ldr	r3, [pc, #164]	; (94c8 <initIMU+0x144>)
    9422:	2200      	movs	r2, #0
    9424:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = true;
    9426:	4b28      	ldr	r3, [pc, #160]	; (94c8 <initIMU+0x144>)
    9428:	2201      	movs	r2, #1
    942a:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 8;
    942c:	4b26      	ldr	r3, [pc, #152]	; (94c8 <initIMU+0x144>)
    942e:	2220      	movs	r2, #32
    9430:	2108      	movs	r1, #8
    9432:	5499      	strb	r1, [r3, r2]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
    9434:	4b24      	ldr	r3, [pc, #144]	; (94c8 <initIMU+0x144>)
    9436:	2221      	movs	r2, #33	; 0x21
    9438:	2107      	movs	r1, #7
    943a:	5499      	strb	r1, [r3, r2]
	settings.mag.tempCompensationEnable = true;
    943c:	4b22      	ldr	r3, [pc, #136]	; (94c8 <initIMU+0x144>)
    943e:	2222      	movs	r2, #34	; 0x22
    9440:	2101      	movs	r1, #1
    9442:	5499      	strb	r1, [r3, r2]
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 1;
    9444:	4b20      	ldr	r3, [pc, #128]	; (94c8 <initIMU+0x144>)
    9446:	2223      	movs	r2, #35	; 0x23
    9448:	2101      	movs	r1, #1
    944a:	5499      	strb	r1, [r3, r2]
	settings.mag.ZPerformance = 1;
    944c:	4b1e      	ldr	r3, [pc, #120]	; (94c8 <initIMU+0x144>)
    944e:	2224      	movs	r2, #36	; 0x24
    9450:	2101      	movs	r1, #1
    9452:	5499      	strb	r1, [r3, r2]
	settings.mag.lowPowerEnable = false;
    9454:	4b1c      	ldr	r3, [pc, #112]	; (94c8 <initIMU+0x144>)
    9456:	2225      	movs	r2, #37	; 0x25
    9458:	2100      	movs	r1, #0
    945a:	5499      	strb	r1, [r3, r2]
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
    945c:	4b1a      	ldr	r3, [pc, #104]	; (94c8 <initIMU+0x144>)
    945e:	2226      	movs	r2, #38	; 0x26
    9460:	2100      	movs	r1, #0
    9462:	5499      	strb	r1, [r3, r2]

	settings.temp.enabled = true;
    9464:	4b18      	ldr	r3, [pc, #96]	; (94c8 <initIMU+0x144>)
    9466:	2227      	movs	r2, #39	; 0x27
    9468:	2101      	movs	r1, #1
    946a:	5499      	strb	r1, [r3, r2]
	for (int i=0; i<3; i++)
    946c:	2300      	movs	r3, #0
    946e:	607b      	str	r3, [r7, #4]
    9470:	e020      	b.n	94b4 <initIMU+0x130>
	{
		gBias[i] = 0;
    9472:	4b16      	ldr	r3, [pc, #88]	; (94cc <initIMU+0x148>)
    9474:	687a      	ldr	r2, [r7, #4]
    9476:	0092      	lsls	r2, r2, #2
    9478:	2100      	movs	r1, #0
    947a:	50d1      	str	r1, [r2, r3]
		aBias[i] = 0;
    947c:	4b14      	ldr	r3, [pc, #80]	; (94d0 <initIMU+0x14c>)
    947e:	687a      	ldr	r2, [r7, #4]
    9480:	0092      	lsls	r2, r2, #2
    9482:	2100      	movs	r1, #0
    9484:	50d1      	str	r1, [r2, r3]
		mBias[i] = 0;
    9486:	4b13      	ldr	r3, [pc, #76]	; (94d4 <initIMU+0x150>)
    9488:	687a      	ldr	r2, [r7, #4]
    948a:	0092      	lsls	r2, r2, #2
    948c:	2100      	movs	r1, #0
    948e:	50d1      	str	r1, [r2, r3]
		gBiasRaw[i] = 0;
    9490:	4b11      	ldr	r3, [pc, #68]	; (94d8 <initIMU+0x154>)
    9492:	687a      	ldr	r2, [r7, #4]
    9494:	0052      	lsls	r2, r2, #1
    9496:	2100      	movs	r1, #0
    9498:	52d1      	strh	r1, [r2, r3]
		aBiasRaw[i] = 0;
    949a:	4b10      	ldr	r3, [pc, #64]	; (94dc <initIMU+0x158>)
    949c:	687a      	ldr	r2, [r7, #4]
    949e:	0052      	lsls	r2, r2, #1
    94a0:	2100      	movs	r1, #0
    94a2:	52d1      	strh	r1, [r2, r3]
		mBiasRaw[i] = 0;
    94a4:	4b0e      	ldr	r3, [pc, #56]	; (94e0 <initIMU+0x15c>)
    94a6:	687a      	ldr	r2, [r7, #4]
    94a8:	0052      	lsls	r2, r2, #1
    94aa:	2100      	movs	r1, #0
    94ac:	52d1      	strh	r1, [r2, r3]
	for (int i=0; i<3; i++)
    94ae:	687b      	ldr	r3, [r7, #4]
    94b0:	3301      	adds	r3, #1
    94b2:	607b      	str	r3, [r7, #4]
    94b4:	687b      	ldr	r3, [r7, #4]
    94b6:	2b02      	cmp	r3, #2
    94b8:	dddb      	ble.n	9472 <initIMU+0xee>
	}
	_autoCalc = false;
    94ba:	4b0a      	ldr	r3, [pc, #40]	; (94e4 <initIMU+0x160>)
    94bc:	2200      	movs	r2, #0
    94be:	701a      	strb	r2, [r3, #0]
}
    94c0:	46c0      	nop			; (mov r8, r8)
    94c2:	46bd      	mov	sp, r7
    94c4:	b002      	add	sp, #8
    94c6:	bd80      	pop	{r7, pc}
    94c8:	200004d4 	.word	0x200004d4
    94cc:	20000f80 	.word	0x20000f80
    94d0:	20000480 	.word	0x20000480
    94d4:	20001044 	.word	0x20001044
    94d8:	20000c84 	.word	0x20000c84
    94dc:	20000c8c 	.word	0x20000c8c
    94e0:	20000498 	.word	0x20000498
    94e4:	200008f0 	.word	0x200008f0

000094e8 <beginIMU>:


uint16_t beginIMU()
{
    94e8:	b590      	push	{r4, r7, lr}
    94ea:	b083      	sub	sp, #12
    94ec:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
    94ee:	4b1e      	ldr	r3, [pc, #120]	; (9568 <beginIMU+0x80>)
    94f0:	785a      	ldrb	r2, [r3, #1]
    94f2:	4b1e      	ldr	r3, [pc, #120]	; (956c <beginIMU+0x84>)
    94f4:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
    94f6:	4b1c      	ldr	r3, [pc, #112]	; (9568 <beginIMU+0x80>)
    94f8:	789a      	ldrb	r2, [r3, #2]
    94fa:	4b1d      	ldr	r3, [pc, #116]	; (9570 <beginIMU+0x88>)
    94fc:	701a      	strb	r2, [r3, #0]
	
	constrainScales();
    94fe:	4b1d      	ldr	r3, [pc, #116]	; (9574 <beginIMU+0x8c>)
    9500:	4798      	blx	r3
	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
    9502:	4b1d      	ldr	r3, [pc, #116]	; (9578 <beginIMU+0x90>)
    9504:	4798      	blx	r3
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
    9506:	4b1d      	ldr	r3, [pc, #116]	; (957c <beginIMU+0x94>)
    9508:	4798      	blx	r3
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
    950a:	4b1d      	ldr	r3, [pc, #116]	; (9580 <beginIMU+0x98>)
    950c:	4798      	blx	r3
	
	initI2C();	// Initialize I2C
    950e:	4b1d      	ldr	r3, [pc, #116]	; (9584 <beginIMU+0x9c>)
    9510:	4798      	blx	r3
		
	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
    9512:	1dfc      	adds	r4, r7, #7
    9514:	200f      	movs	r0, #15
    9516:	4b1c      	ldr	r3, [pc, #112]	; (9588 <beginIMU+0xa0>)
    9518:	4798      	blx	r3
    951a:	0003      	movs	r3, r0
    951c:	7023      	strb	r3, [r4, #0]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
    951e:	1dbc      	adds	r4, r7, #6
    9520:	200f      	movs	r0, #15
    9522:	4b1a      	ldr	r3, [pc, #104]	; (958c <beginIMU+0xa4>)
    9524:	4798      	blx	r3
    9526:	0003      	movs	r3, r0
    9528:	7023      	strb	r3, [r4, #0]
	uint16_t whoAmICombined = (xgTest << 8) | mTest;
    952a:	1dbb      	adds	r3, r7, #6
    952c:	781b      	ldrb	r3, [r3, #0]
    952e:	021b      	lsls	r3, r3, #8
    9530:	b21a      	sxth	r2, r3
    9532:	1dfb      	adds	r3, r7, #7
    9534:	781b      	ldrb	r3, [r3, #0]
    9536:	b21b      	sxth	r3, r3
    9538:	4313      	orrs	r3, r2
    953a:	b21a      	sxth	r2, r3
    953c:	1d3b      	adds	r3, r7, #4
    953e:	801a      	strh	r2, [r3, #0]
	
	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
    9540:	1d3b      	adds	r3, r7, #4
    9542:	881b      	ldrh	r3, [r3, #0]
    9544:	4a12      	ldr	r2, [pc, #72]	; (9590 <beginIMU+0xa8>)
    9546:	4293      	cmp	r3, r2
    9548:	d001      	beq.n	954e <beginIMU+0x66>
		return 0;
    954a:	2300      	movs	r3, #0
    954c:	e007      	b.n	955e <beginIMU+0x76>
	
	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
    954e:	4b11      	ldr	r3, [pc, #68]	; (9594 <beginIMU+0xac>)
    9550:	4798      	blx	r3
	
	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
    9552:	4b11      	ldr	r3, [pc, #68]	; (9598 <beginIMU+0xb0>)
    9554:	4798      	blx	r3
	
	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
    9556:	4b11      	ldr	r3, [pc, #68]	; (959c <beginIMU+0xb4>)
    9558:	4798      	blx	r3

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
    955a:	1d3b      	adds	r3, r7, #4
    955c:	881b      	ldrh	r3, [r3, #0]
}
    955e:	0018      	movs	r0, r3
    9560:	46bd      	mov	sp, r7
    9562:	b003      	add	sp, #12
    9564:	bd90      	pop	{r4, r7, pc}
    9566:	46c0      	nop			; (mov r8, r8)
    9568:	200004d4 	.word	0x200004d4
    956c:	20000a22 	.word	0x20000a22
    9570:	200009a8 	.word	0x200009a8
    9574:	00009fe5 	.word	0x00009fe5
    9578:	00009e61 	.word	0x00009e61
    957c:	00009ed1 	.word	0x00009ed1
    9580:	00009e99 	.word	0x00009e99
    9584:	0000a1b1 	.word	0x0000a1b1
    9588:	0000a145 	.word	0x0000a145
    958c:	0000a0d9 	.word	0x0000a0d9
    9590:	0000683d 	.word	0x0000683d
    9594:	000095a1 	.word	0x000095a1
    9598:	00009721 	.word	0x00009721
    959c:	00009aa9 	.word	0x00009aa9

000095a0 <initGyro>:

void initGyro()
{
    95a0:	b580      	push	{r7, lr}
    95a2:	b082      	sub	sp, #8
    95a4:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
    95a6:	1dfb      	adds	r3, r7, #7
    95a8:	2200      	movs	r2, #0
    95aa:	701a      	strb	r2, [r3, #0]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection
	
	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
    95ac:	4b5a      	ldr	r3, [pc, #360]	; (9718 <initGyro+0x178>)
    95ae:	791b      	ldrb	r3, [r3, #4]
    95b0:	2b00      	cmp	r3, #0
    95b2:	d004      	beq.n	95be <initGyro+0x1e>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
    95b4:	4b58      	ldr	r3, [pc, #352]	; (9718 <initGyro+0x178>)
    95b6:	7a1b      	ldrb	r3, [r3, #8]
    95b8:	015a      	lsls	r2, r3, #5
    95ba:	1dfb      	adds	r3, r7, #7
    95bc:	701a      	strb	r2, [r3, #0]
	}
	switch (settings.gyro.scale)
    95be:	4b56      	ldr	r3, [pc, #344]	; (9718 <initGyro+0x178>)
    95c0:	88db      	ldrh	r3, [r3, #6]
    95c2:	22fa      	movs	r2, #250	; 0xfa
    95c4:	0052      	lsls	r2, r2, #1
    95c6:	4293      	cmp	r3, r2
    95c8:	d004      	beq.n	95d4 <initGyro+0x34>
    95ca:	22fa      	movs	r2, #250	; 0xfa
    95cc:	00d2      	lsls	r2, r2, #3
    95ce:	4293      	cmp	r3, r2
    95d0:	d007      	beq.n	95e2 <initGyro+0x42>
    95d2:	e00d      	b.n	95f0 <initGyro+0x50>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
    95d4:	1dfb      	adds	r3, r7, #7
    95d6:	1dfa      	adds	r2, r7, #7
    95d8:	7812      	ldrb	r2, [r2, #0]
    95da:	2108      	movs	r1, #8
    95dc:	430a      	orrs	r2, r1
    95de:	701a      	strb	r2, [r3, #0]
			break;
    95e0:	e006      	b.n	95f0 <initGyro+0x50>
		case 2000:
			tempRegValue |= (0x3 << 3);
    95e2:	1dfb      	adds	r3, r7, #7
    95e4:	1dfa      	adds	r2, r7, #7
    95e6:	7812      	ldrb	r2, [r2, #0]
    95e8:	2118      	movs	r1, #24
    95ea:	430a      	orrs	r2, r1
    95ec:	701a      	strb	r2, [r3, #0]
			break;
    95ee:	46c0      	nop			; (mov r8, r8)
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
    95f0:	4b49      	ldr	r3, [pc, #292]	; (9718 <initGyro+0x178>)
    95f2:	7a5b      	ldrb	r3, [r3, #9]
    95f4:	b25b      	sxtb	r3, r3
    95f6:	2203      	movs	r2, #3
    95f8:	4013      	ands	r3, r2
    95fa:	b25a      	sxtb	r2, r3
    95fc:	1dfb      	adds	r3, r7, #7
    95fe:	781b      	ldrb	r3, [r3, #0]
    9600:	b25b      	sxtb	r3, r3
    9602:	4313      	orrs	r3, r2
    9604:	b25a      	sxtb	r2, r3
    9606:	1dfb      	adds	r3, r7, #7
    9608:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
    960a:	1dfb      	adds	r3, r7, #7
    960c:	781b      	ldrb	r3, [r3, #0]
    960e:	0019      	movs	r1, r3
    9610:	2010      	movs	r0, #16
    9612:	4b42      	ldr	r3, [pc, #264]	; (971c <initGyro+0x17c>)
    9614:	4798      	blx	r3
	
	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);	
    9616:	2100      	movs	r1, #0
    9618:	2011      	movs	r0, #17
    961a:	4b40      	ldr	r3, [pc, #256]	; (971c <initGyro+0x17c>)
    961c:	4798      	blx	r3
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
    961e:	4b3e      	ldr	r3, [pc, #248]	; (9718 <initGyro+0x178>)
    9620:	7a9b      	ldrb	r3, [r3, #10]
    9622:	2b00      	cmp	r3, #0
    9624:	d001      	beq.n	962a <initGyro+0x8a>
    9626:	2280      	movs	r2, #128	; 0x80
    9628:	e000      	b.n	962c <initGyro+0x8c>
    962a:	2200      	movs	r2, #0
    962c:	1dfb      	adds	r3, r7, #7
    962e:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.HPFEnable)
    9630:	4b39      	ldr	r3, [pc, #228]	; (9718 <initGyro+0x178>)
    9632:	7adb      	ldrb	r3, [r3, #11]
    9634:	2b00      	cmp	r3, #0
    9636:	d00c      	beq.n	9652 <initGyro+0xb2>
	{
		tempRegValue |= (1<<6) | (settings.gyro.HPFCutoff & 0x0F);
    9638:	4b37      	ldr	r3, [pc, #220]	; (9718 <initGyro+0x178>)
    963a:	7b1b      	ldrb	r3, [r3, #12]
    963c:	220f      	movs	r2, #15
    963e:	4013      	ands	r3, r2
    9640:	b2da      	uxtb	r2, r3
    9642:	1dfb      	adds	r3, r7, #7
    9644:	781b      	ldrb	r3, [r3, #0]
    9646:	4313      	orrs	r3, r2
    9648:	b2da      	uxtb	r2, r3
    964a:	1dfb      	adds	r3, r7, #7
    964c:	2140      	movs	r1, #64	; 0x40
    964e:	430a      	orrs	r2, r1
    9650:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
    9652:	1dfb      	adds	r3, r7, #7
    9654:	781b      	ldrb	r3, [r3, #0]
    9656:	0019      	movs	r1, r3
    9658:	2012      	movs	r0, #18
    965a:	4b30      	ldr	r3, [pc, #192]	; (971c <initGyro+0x17c>)
    965c:	4798      	blx	r3
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
    965e:	1dfb      	adds	r3, r7, #7
    9660:	2200      	movs	r2, #0
    9662:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
    9664:	4b2c      	ldr	r3, [pc, #176]	; (9718 <initGyro+0x178>)
    9666:	7cdb      	ldrb	r3, [r3, #19]
    9668:	2b00      	cmp	r3, #0
    966a:	d005      	beq.n	9678 <initGyro+0xd8>
    966c:	1dfb      	adds	r3, r7, #7
    966e:	1dfa      	adds	r2, r7, #7
    9670:	7812      	ldrb	r2, [r2, #0]
    9672:	2120      	movs	r1, #32
    9674:	430a      	orrs	r2, r1
    9676:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
    9678:	4b27      	ldr	r3, [pc, #156]	; (9718 <initGyro+0x178>)
    967a:	7c9b      	ldrb	r3, [r3, #18]
    967c:	2b00      	cmp	r3, #0
    967e:	d005      	beq.n	968c <initGyro+0xec>
    9680:	1dfb      	adds	r3, r7, #7
    9682:	1dfa      	adds	r2, r7, #7
    9684:	7812      	ldrb	r2, [r2, #0]
    9686:	2110      	movs	r1, #16
    9688:	430a      	orrs	r2, r1
    968a:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
    968c:	4b22      	ldr	r3, [pc, #136]	; (9718 <initGyro+0x178>)
    968e:	7c5b      	ldrb	r3, [r3, #17]
    9690:	2b00      	cmp	r3, #0
    9692:	d005      	beq.n	96a0 <initGyro+0x100>
    9694:	1dfb      	adds	r3, r7, #7
    9696:	1dfa      	adds	r2, r7, #7
    9698:	7812      	ldrb	r2, [r2, #0]
    969a:	2108      	movs	r1, #8
    969c:	430a      	orrs	r2, r1
    969e:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
    96a0:	4b1d      	ldr	r3, [pc, #116]	; (9718 <initGyro+0x178>)
    96a2:	7d1b      	ldrb	r3, [r3, #20]
    96a4:	2b00      	cmp	r3, #0
    96a6:	d005      	beq.n	96b4 <initGyro+0x114>
    96a8:	1dfb      	adds	r3, r7, #7
    96aa:	1dfa      	adds	r2, r7, #7
    96ac:	7812      	ldrb	r2, [r2, #0]
    96ae:	2102      	movs	r1, #2
    96b0:	430a      	orrs	r2, r1
    96b2:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG4, tempRegValue);
    96b4:	1dfb      	adds	r3, r7, #7
    96b6:	781b      	ldrb	r3, [r3, #0]
    96b8:	0019      	movs	r1, r3
    96ba:	201e      	movs	r0, #30
    96bc:	4b17      	ldr	r3, [pc, #92]	; (971c <initGyro+0x17c>)
    96be:	4798      	blx	r3
	
	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
    96c0:	1dfb      	adds	r3, r7, #7
    96c2:	2200      	movs	r2, #0
    96c4:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
    96c6:	4b14      	ldr	r3, [pc, #80]	; (9718 <initGyro+0x178>)
    96c8:	7b5b      	ldrb	r3, [r3, #13]
    96ca:	2b00      	cmp	r3, #0
    96cc:	d005      	beq.n	96da <initGyro+0x13a>
    96ce:	1dfb      	adds	r3, r7, #7
    96d0:	1dfa      	adds	r2, r7, #7
    96d2:	7812      	ldrb	r2, [r2, #0]
    96d4:	2120      	movs	r1, #32
    96d6:	430a      	orrs	r2, r1
    96d8:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
    96da:	4b0f      	ldr	r3, [pc, #60]	; (9718 <initGyro+0x178>)
    96dc:	7b9b      	ldrb	r3, [r3, #14]
    96de:	2b00      	cmp	r3, #0
    96e0:	d005      	beq.n	96ee <initGyro+0x14e>
    96e2:	1dfb      	adds	r3, r7, #7
    96e4:	1dfa      	adds	r2, r7, #7
    96e6:	7812      	ldrb	r2, [r2, #0]
    96e8:	2110      	movs	r1, #16
    96ea:	430a      	orrs	r2, r1
    96ec:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
    96ee:	4b0a      	ldr	r3, [pc, #40]	; (9718 <initGyro+0x178>)
    96f0:	7bdb      	ldrb	r3, [r3, #15]
    96f2:	2b00      	cmp	r3, #0
    96f4:	d005      	beq.n	9702 <initGyro+0x162>
    96f6:	1dfb      	adds	r3, r7, #7
    96f8:	1dfa      	adds	r2, r7, #7
    96fa:	7812      	ldrb	r2, [r2, #0]
    96fc:	2108      	movs	r1, #8
    96fe:	430a      	orrs	r2, r1
    9700:	701a      	strb	r2, [r3, #0]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
    9702:	1dfb      	adds	r3, r7, #7
    9704:	781b      	ldrb	r3, [r3, #0]
    9706:	0019      	movs	r1, r3
    9708:	2013      	movs	r0, #19
    970a:	4b04      	ldr	r3, [pc, #16]	; (971c <initGyro+0x17c>)
    970c:	4798      	blx	r3
}
    970e:	46c0      	nop			; (mov r8, r8)
    9710:	46bd      	mov	sp, r7
    9712:	b002      	add	sp, #8
    9714:	bd80      	pop	{r7, pc}
    9716:	46c0      	nop			; (mov r8, r8)
    9718:	200004d4 	.word	0x200004d4
    971c:	0000a071 	.word	0x0000a071

00009720 <initAccel>:

void initAccel()
{
    9720:	b580      	push	{r7, lr}
    9722:	b082      	sub	sp, #8
    9724:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
    9726:	1dfb      	adds	r3, r7, #7
    9728:	2200      	movs	r2, #0
    972a:	701a      	strb	r2, [r3, #0]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
    972c:	4b4b      	ldr	r3, [pc, #300]	; (985c <initAccel+0x13c>)
    972e:	7edb      	ldrb	r3, [r3, #27]
    9730:	2b00      	cmp	r3, #0
    9732:	d005      	beq.n	9740 <initAccel+0x20>
    9734:	1dfb      	adds	r3, r7, #7
    9736:	1dfa      	adds	r2, r7, #7
    9738:	7812      	ldrb	r2, [r2, #0]
    973a:	2120      	movs	r1, #32
    973c:	430a      	orrs	r2, r1
    973e:	701a      	strb	r2, [r3, #0]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
    9740:	4b46      	ldr	r3, [pc, #280]	; (985c <initAccel+0x13c>)
    9742:	7e9b      	ldrb	r3, [r3, #26]
    9744:	2b00      	cmp	r3, #0
    9746:	d005      	beq.n	9754 <initAccel+0x34>
    9748:	1dfb      	adds	r3, r7, #7
    974a:	1dfa      	adds	r2, r7, #7
    974c:	7812      	ldrb	r2, [r2, #0]
    974e:	2110      	movs	r1, #16
    9750:	430a      	orrs	r2, r1
    9752:	701a      	strb	r2, [r3, #0]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
    9754:	4b41      	ldr	r3, [pc, #260]	; (985c <initAccel+0x13c>)
    9756:	7e5b      	ldrb	r3, [r3, #25]
    9758:	2b00      	cmp	r3, #0
    975a:	d005      	beq.n	9768 <initAccel+0x48>
    975c:	1dfb      	adds	r3, r7, #7
    975e:	1dfa      	adds	r2, r7, #7
    9760:	7812      	ldrb	r2, [r2, #0]
    9762:	2108      	movs	r1, #8
    9764:	430a      	orrs	r2, r1
    9766:	701a      	strb	r2, [r3, #0]
	
	xgWriteByte(CTRL_REG5_XL, tempRegValue);
    9768:	1dfb      	adds	r3, r7, #7
    976a:	781b      	ldrb	r3, [r3, #0]
    976c:	0019      	movs	r1, r3
    976e:	201f      	movs	r0, #31
    9770:	4b3b      	ldr	r3, [pc, #236]	; (9860 <initAccel+0x140>)
    9772:	4798      	blx	r3
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
    9774:	1dfb      	adds	r3, r7, #7
    9776:	2200      	movs	r2, #0
    9778:	701a      	strb	r2, [r3, #0]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
    977a:	4b38      	ldr	r3, [pc, #224]	; (985c <initAccel+0x13c>)
    977c:	7d9b      	ldrb	r3, [r3, #22]
    977e:	2b00      	cmp	r3, #0
    9780:	d00a      	beq.n	9798 <initAccel+0x78>
	{
		tempRegValue |= (settings.accel.sampleRate & 0x07) << 5;
    9782:	4b36      	ldr	r3, [pc, #216]	; (985c <initAccel+0x13c>)
    9784:	7e1b      	ldrb	r3, [r3, #24]
    9786:	015b      	lsls	r3, r3, #5
    9788:	b25a      	sxtb	r2, r3
    978a:	1dfb      	adds	r3, r7, #7
    978c:	781b      	ldrb	r3, [r3, #0]
    978e:	b25b      	sxtb	r3, r3
    9790:	4313      	orrs	r3, r2
    9792:	b25a      	sxtb	r2, r3
    9794:	1dfb      	adds	r3, r7, #7
    9796:	701a      	strb	r2, [r3, #0]
	}
	switch (settings.accel.scale)
    9798:	4b30      	ldr	r3, [pc, #192]	; (985c <initAccel+0x13c>)
    979a:	7ddb      	ldrb	r3, [r3, #23]
    979c:	2b08      	cmp	r3, #8
    979e:	d00a      	beq.n	97b6 <initAccel+0x96>
    97a0:	2b10      	cmp	r3, #16
    97a2:	d00f      	beq.n	97c4 <initAccel+0xa4>
    97a4:	2b04      	cmp	r3, #4
    97a6:	d114      	bne.n	97d2 <initAccel+0xb2>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
    97a8:	1dfb      	adds	r3, r7, #7
    97aa:	1dfa      	adds	r2, r7, #7
    97ac:	7812      	ldrb	r2, [r2, #0]
    97ae:	2110      	movs	r1, #16
    97b0:	430a      	orrs	r2, r1
    97b2:	701a      	strb	r2, [r3, #0]
			break;
    97b4:	e00d      	b.n	97d2 <initAccel+0xb2>
		case 8:
			tempRegValue |= (0x3 << 3);
    97b6:	1dfb      	adds	r3, r7, #7
    97b8:	1dfa      	adds	r2, r7, #7
    97ba:	7812      	ldrb	r2, [r2, #0]
    97bc:	2118      	movs	r1, #24
    97be:	430a      	orrs	r2, r1
    97c0:	701a      	strb	r2, [r3, #0]
			break;
    97c2:	e006      	b.n	97d2 <initAccel+0xb2>
		case 16:
			tempRegValue |= (0x1 << 3);
    97c4:	1dfb      	adds	r3, r7, #7
    97c6:	1dfa      	adds	r2, r7, #7
    97c8:	7812      	ldrb	r2, [r2, #0]
    97ca:	2108      	movs	r1, #8
    97cc:	430a      	orrs	r2, r1
    97ce:	701a      	strb	r2, [r3, #0]
			break;
    97d0:	46c0      	nop			; (mov r8, r8)
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
    97d2:	4b22      	ldr	r3, [pc, #136]	; (985c <initAccel+0x13c>)
    97d4:	7f1b      	ldrb	r3, [r3, #28]
    97d6:	b25b      	sxtb	r3, r3
    97d8:	2b00      	cmp	r3, #0
    97da:	db12      	blt.n	9802 <initAccel+0xe2>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
    97dc:	1dfb      	adds	r3, r7, #7
    97de:	1dfa      	adds	r2, r7, #7
    97e0:	7812      	ldrb	r2, [r2, #0]
    97e2:	2104      	movs	r1, #4
    97e4:	430a      	orrs	r2, r1
    97e6:	701a      	strb	r2, [r3, #0]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
    97e8:	4b1c      	ldr	r3, [pc, #112]	; (985c <initAccel+0x13c>)
    97ea:	7f1b      	ldrb	r3, [r3, #28]
    97ec:	b25b      	sxtb	r3, r3
    97ee:	2203      	movs	r2, #3
    97f0:	4013      	ands	r3, r2
    97f2:	b25a      	sxtb	r2, r3
    97f4:	1dfb      	adds	r3, r7, #7
    97f6:	781b      	ldrb	r3, [r3, #0]
    97f8:	b25b      	sxtb	r3, r3
    97fa:	4313      	orrs	r3, r2
    97fc:	b25a      	sxtb	r2, r3
    97fe:	1dfb      	adds	r3, r7, #7
    9800:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
    9802:	1dfb      	adds	r3, r7, #7
    9804:	781b      	ldrb	r3, [r3, #0]
    9806:	0019      	movs	r1, r3
    9808:	2020      	movs	r0, #32
    980a:	4b15      	ldr	r3, [pc, #84]	; (9860 <initAccel+0x140>)
    980c:	4798      	blx	r3
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
    980e:	1dfb      	adds	r3, r7, #7
    9810:	2200      	movs	r2, #0
    9812:	701a      	strb	r2, [r3, #0]
	if (settings.accel.highResEnable)
    9814:	4b11      	ldr	r3, [pc, #68]	; (985c <initAccel+0x13c>)
    9816:	7f5b      	ldrb	r3, [r3, #29]
    9818:	2b00      	cmp	r3, #0
    981a:	d014      	beq.n	9846 <initAccel+0x126>
	{
		tempRegValue |= (1<<7); // Set HR bit
    981c:	1dfb      	adds	r3, r7, #7
    981e:	1dfa      	adds	r2, r7, #7
    9820:	7812      	ldrb	r2, [r2, #0]
    9822:	2180      	movs	r1, #128	; 0x80
    9824:	4249      	negs	r1, r1
    9826:	430a      	orrs	r2, r1
    9828:	701a      	strb	r2, [r3, #0]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
    982a:	4b0c      	ldr	r3, [pc, #48]	; (985c <initAccel+0x13c>)
    982c:	7f9b      	ldrb	r3, [r3, #30]
    982e:	015b      	lsls	r3, r3, #5
    9830:	b25b      	sxtb	r3, r3
    9832:	2260      	movs	r2, #96	; 0x60
    9834:	4013      	ands	r3, r2
    9836:	b25a      	sxtb	r2, r3
    9838:	1dfb      	adds	r3, r7, #7
    983a:	781b      	ldrb	r3, [r3, #0]
    983c:	b25b      	sxtb	r3, r3
    983e:	4313      	orrs	r3, r2
    9840:	b25a      	sxtb	r2, r3
    9842:	1dfb      	adds	r3, r7, #7
    9844:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
    9846:	1dfb      	adds	r3, r7, #7
    9848:	781b      	ldrb	r3, [r3, #0]
    984a:	0019      	movs	r1, r3
    984c:	2021      	movs	r0, #33	; 0x21
    984e:	4b04      	ldr	r3, [pc, #16]	; (9860 <initAccel+0x140>)
    9850:	4798      	blx	r3
}
    9852:	46c0      	nop			; (mov r8, r8)
    9854:	46bd      	mov	sp, r7
    9856:	b002      	add	sp, #8
    9858:	bd80      	pop	{r7, pc}
    985a:	46c0      	nop			; (mov r8, r8)
    985c:	200004d4 	.word	0x200004d4
    9860:	0000a071 	.word	0x0000a071

00009864 <calibrate>:
// the data as there are in the ADXL345, a precursor to the LSM9DS0, or the MPU-9150, so we have to
// subtract the biases ourselves. This results in a more accurate measurement in general and can
// remove errors due to imprecise or varying initial placement. Calibration of sensor data in this manner
// is good practice.
void calibrate(bool autoCalc)
{  
    9864:	b5f0      	push	{r4, r5, r6, r7, lr}
    9866:	b08b      	sub	sp, #44	; 0x2c
    9868:	af00      	add	r7, sp, #0
    986a:	0002      	movs	r2, r0
    986c:	1dfb      	adds	r3, r7, #7
    986e:	701a      	strb	r2, [r3, #0]
	//uint8_t data[6] = {0, 0, 0, 0, 0, 0};
	uint8_t samples = 0;
    9870:	2327      	movs	r3, #39	; 0x27
    9872:	18fb      	adds	r3, r7, r3
    9874:	2200      	movs	r2, #0
    9876:	701a      	strb	r2, [r3, #0]
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
    9878:	2314      	movs	r3, #20
    987a:	18fb      	adds	r3, r7, r3
    987c:	2200      	movs	r2, #0
    987e:	601a      	str	r2, [r3, #0]
    9880:	2314      	movs	r3, #20
    9882:	18fb      	adds	r3, r7, r3
    9884:	2200      	movs	r2, #0
    9886:	605a      	str	r2, [r3, #4]
    9888:	2314      	movs	r3, #20
    988a:	18fb      	adds	r3, r7, r3
    988c:	2200      	movs	r2, #0
    988e:	609a      	str	r2, [r3, #8]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
    9890:	2308      	movs	r3, #8
    9892:	18fb      	adds	r3, r7, r3
    9894:	2200      	movs	r2, #0
    9896:	601a      	str	r2, [r3, #0]
    9898:	2308      	movs	r3, #8
    989a:	18fb      	adds	r3, r7, r3
    989c:	2200      	movs	r2, #0
    989e:	605a      	str	r2, [r3, #4]
    98a0:	2308      	movs	r3, #8
    98a2:	18fb      	adds	r3, r7, r3
    98a4:	2200      	movs	r2, #0
    98a6:	609a      	str	r2, [r3, #8]
	
	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(true);
    98a8:	2001      	movs	r0, #1
    98aa:	4b67      	ldr	r3, [pc, #412]	; (9a48 <calibrate+0x1e4>)
    98ac:	4798      	blx	r3
	setFIFO(FIFO_THS, 0x1F);
    98ae:	211f      	movs	r1, #31
    98b0:	2001      	movs	r0, #1
    98b2:	4b66      	ldr	r3, [pc, #408]	; (9a4c <calibrate+0x1e8>)
    98b4:	4798      	blx	r3
	while (samples < 0x1F)
    98b6:	e009      	b.n	98cc <calibrate+0x68>
	{
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
    98b8:	202f      	movs	r0, #47	; 0x2f
    98ba:	4b65      	ldr	r3, [pc, #404]	; (9a50 <calibrate+0x1ec>)
    98bc:	4798      	blx	r3
    98be:	0003      	movs	r3, r0
    98c0:	0019      	movs	r1, r3
    98c2:	2327      	movs	r3, #39	; 0x27
    98c4:	18fb      	adds	r3, r7, r3
    98c6:	223f      	movs	r2, #63	; 0x3f
    98c8:	400a      	ands	r2, r1
    98ca:	701a      	strb	r2, [r3, #0]
	while (samples < 0x1F)
    98cc:	2327      	movs	r3, #39	; 0x27
    98ce:	18fb      	adds	r3, r7, r3
    98d0:	781b      	ldrb	r3, [r3, #0]
    98d2:	2b1e      	cmp	r3, #30
    98d4:	d9f0      	bls.n	98b8 <calibrate+0x54>
	}
	for(ii = 0; ii < samples ; ii++) 
    98d6:	2300      	movs	r3, #0
    98d8:	623b      	str	r3, [r7, #32]
    98da:	e059      	b.n	9990 <calibrate+0x12c>
	{	// Read the gyro data stored in the FIFO
		readGyro();
    98dc:	4b5d      	ldr	r3, [pc, #372]	; (9a54 <calibrate+0x1f0>)
    98de:	4798      	blx	r3
		gBiasRawTemp[0] += gx;
    98e0:	2308      	movs	r3, #8
    98e2:	18fb      	adds	r3, r7, r3
    98e4:	681b      	ldr	r3, [r3, #0]
    98e6:	4a5c      	ldr	r2, [pc, #368]	; (9a58 <calibrate+0x1f4>)
    98e8:	2100      	movs	r1, #0
    98ea:	5e52      	ldrsh	r2, [r2, r1]
    98ec:	189a      	adds	r2, r3, r2
    98ee:	2308      	movs	r3, #8
    98f0:	18fb      	adds	r3, r7, r3
    98f2:	601a      	str	r2, [r3, #0]
		gBiasRawTemp[1] += gy;
    98f4:	2308      	movs	r3, #8
    98f6:	18fb      	adds	r3, r7, r3
    98f8:	685b      	ldr	r3, [r3, #4]
    98fa:	4a58      	ldr	r2, [pc, #352]	; (9a5c <calibrate+0x1f8>)
    98fc:	2100      	movs	r1, #0
    98fe:	5e52      	ldrsh	r2, [r2, r1]
    9900:	189a      	adds	r2, r3, r2
    9902:	2308      	movs	r3, #8
    9904:	18fb      	adds	r3, r7, r3
    9906:	605a      	str	r2, [r3, #4]
		gBiasRawTemp[2] += gz;
    9908:	2308      	movs	r3, #8
    990a:	18fb      	adds	r3, r7, r3
    990c:	689b      	ldr	r3, [r3, #8]
    990e:	4a54      	ldr	r2, [pc, #336]	; (9a60 <calibrate+0x1fc>)
    9910:	2100      	movs	r1, #0
    9912:	5e52      	ldrsh	r2, [r2, r1]
    9914:	189a      	adds	r2, r3, r2
    9916:	2308      	movs	r3, #8
    9918:	18fb      	adds	r3, r7, r3
    991a:	609a      	str	r2, [r3, #8]
		readAccel();
    991c:	4b51      	ldr	r3, [pc, #324]	; (9a64 <calibrate+0x200>)
    991e:	4798      	blx	r3
		aBiasRawTemp[0] += ax;
    9920:	2314      	movs	r3, #20
    9922:	18fb      	adds	r3, r7, r3
    9924:	681b      	ldr	r3, [r3, #0]
    9926:	4a50      	ldr	r2, [pc, #320]	; (9a68 <calibrate+0x204>)
    9928:	2100      	movs	r1, #0
    992a:	5e52      	ldrsh	r2, [r2, r1]
    992c:	189a      	adds	r2, r3, r2
    992e:	2314      	movs	r3, #20
    9930:	18fb      	adds	r3, r7, r3
    9932:	601a      	str	r2, [r3, #0]
		aBiasRawTemp[1] += ay;
    9934:	2314      	movs	r3, #20
    9936:	18fb      	adds	r3, r7, r3
    9938:	685b      	ldr	r3, [r3, #4]
    993a:	4a4c      	ldr	r2, [pc, #304]	; (9a6c <calibrate+0x208>)
    993c:	2100      	movs	r1, #0
    993e:	5e52      	ldrsh	r2, [r2, r1]
    9940:	189a      	adds	r2, r3, r2
    9942:	2314      	movs	r3, #20
    9944:	18fb      	adds	r3, r7, r3
    9946:	605a      	str	r2, [r3, #4]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
    9948:	2314      	movs	r3, #20
    994a:	18fb      	adds	r3, r7, r3
    994c:	689c      	ldr	r4, [r3, #8]
    994e:	4b48      	ldr	r3, [pc, #288]	; (9a70 <calibrate+0x20c>)
    9950:	2200      	movs	r2, #0
    9952:	5e9b      	ldrsh	r3, [r3, r2]
    9954:	001e      	movs	r6, r3
    9956:	4b47      	ldr	r3, [pc, #284]	; (9a74 <calibrate+0x210>)
    9958:	681a      	ldr	r2, [r3, #0]
    995a:	4b47      	ldr	r3, [pc, #284]	; (9a78 <calibrate+0x214>)
    995c:	1c10      	adds	r0, r2, #0
    995e:	4798      	blx	r3
    9960:	0002      	movs	r2, r0
    9962:	000b      	movs	r3, r1
    9964:	4d45      	ldr	r5, [pc, #276]	; (9a7c <calibrate+0x218>)
    9966:	2000      	movs	r0, #0
    9968:	4945      	ldr	r1, [pc, #276]	; (9a80 <calibrate+0x21c>)
    996a:	47a8      	blx	r5
    996c:	0002      	movs	r2, r0
    996e:	000b      	movs	r3, r1
    9970:	0011      	movs	r1, r2
    9972:	001a      	movs	r2, r3
    9974:	4b43      	ldr	r3, [pc, #268]	; (9a84 <calibrate+0x220>)
    9976:	0008      	movs	r0, r1
    9978:	0011      	movs	r1, r2
    997a:	4798      	blx	r3
    997c:	0003      	movs	r3, r0
    997e:	b21b      	sxth	r3, r3
    9980:	1af3      	subs	r3, r6, r3
    9982:	18e2      	adds	r2, r4, r3
    9984:	2314      	movs	r3, #20
    9986:	18fb      	adds	r3, r7, r3
    9988:	609a      	str	r2, [r3, #8]
	for(ii = 0; ii < samples ; ii++) 
    998a:	6a3b      	ldr	r3, [r7, #32]
    998c:	3301      	adds	r3, #1
    998e:	623b      	str	r3, [r7, #32]
    9990:	2327      	movs	r3, #39	; 0x27
    9992:	18fb      	adds	r3, r7, r3
    9994:	781a      	ldrb	r2, [r3, #0]
    9996:	6a3b      	ldr	r3, [r7, #32]
    9998:	429a      	cmp	r2, r3
    999a:	dc9f      	bgt.n	98dc <calibrate+0x78>
	}  
	for (ii = 0; ii < 3; ii++)
    999c:	2300      	movs	r3, #0
    999e:	623b      	str	r3, [r7, #32]
    99a0:	e03c      	b.n	9a1c <calibrate+0x1b8>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
    99a2:	2308      	movs	r3, #8
    99a4:	18fb      	adds	r3, r7, r3
    99a6:	6a3a      	ldr	r2, [r7, #32]
    99a8:	0092      	lsls	r2, r2, #2
    99aa:	58d2      	ldr	r2, [r2, r3]
    99ac:	2327      	movs	r3, #39	; 0x27
    99ae:	18fb      	adds	r3, r7, r3
    99b0:	7819      	ldrb	r1, [r3, #0]
    99b2:	4b35      	ldr	r3, [pc, #212]	; (9a88 <calibrate+0x224>)
    99b4:	0010      	movs	r0, r2
    99b6:	4798      	blx	r3
    99b8:	0003      	movs	r3, r0
    99ba:	b219      	sxth	r1, r3
    99bc:	4b33      	ldr	r3, [pc, #204]	; (9a8c <calibrate+0x228>)
    99be:	6a3a      	ldr	r2, [r7, #32]
    99c0:	0052      	lsls	r2, r2, #1
    99c2:	52d1      	strh	r1, [r2, r3]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
    99c4:	4b31      	ldr	r3, [pc, #196]	; (9a8c <calibrate+0x228>)
    99c6:	6a3a      	ldr	r2, [r7, #32]
    99c8:	0052      	lsls	r2, r2, #1
    99ca:	5ed3      	ldrsh	r3, [r2, r3]
    99cc:	0018      	movs	r0, r3
    99ce:	4b30      	ldr	r3, [pc, #192]	; (9a90 <calibrate+0x22c>)
    99d0:	4798      	blx	r3
    99d2:	1c01      	adds	r1, r0, #0
    99d4:	4b2f      	ldr	r3, [pc, #188]	; (9a94 <calibrate+0x230>)
    99d6:	6a3a      	ldr	r2, [r7, #32]
    99d8:	0092      	lsls	r2, r2, #2
    99da:	50d1      	str	r1, [r2, r3]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
    99dc:	2314      	movs	r3, #20
    99de:	18fb      	adds	r3, r7, r3
    99e0:	6a3a      	ldr	r2, [r7, #32]
    99e2:	0092      	lsls	r2, r2, #2
    99e4:	58d2      	ldr	r2, [r2, r3]
    99e6:	2327      	movs	r3, #39	; 0x27
    99e8:	18fb      	adds	r3, r7, r3
    99ea:	7819      	ldrb	r1, [r3, #0]
    99ec:	4b26      	ldr	r3, [pc, #152]	; (9a88 <calibrate+0x224>)
    99ee:	0010      	movs	r0, r2
    99f0:	4798      	blx	r3
    99f2:	0003      	movs	r3, r0
    99f4:	b219      	sxth	r1, r3
    99f6:	4b28      	ldr	r3, [pc, #160]	; (9a98 <calibrate+0x234>)
    99f8:	6a3a      	ldr	r2, [r7, #32]
    99fa:	0052      	lsls	r2, r2, #1
    99fc:	52d1      	strh	r1, [r2, r3]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
    99fe:	4b26      	ldr	r3, [pc, #152]	; (9a98 <calibrate+0x234>)
    9a00:	6a3a      	ldr	r2, [r7, #32]
    9a02:	0052      	lsls	r2, r2, #1
    9a04:	5ed3      	ldrsh	r3, [r2, r3]
    9a06:	0018      	movs	r0, r3
    9a08:	4b24      	ldr	r3, [pc, #144]	; (9a9c <calibrate+0x238>)
    9a0a:	4798      	blx	r3
    9a0c:	1c01      	adds	r1, r0, #0
    9a0e:	4b24      	ldr	r3, [pc, #144]	; (9aa0 <calibrate+0x23c>)
    9a10:	6a3a      	ldr	r2, [r7, #32]
    9a12:	0092      	lsls	r2, r2, #2
    9a14:	50d1      	str	r1, [r2, r3]
	for (ii = 0; ii < 3; ii++)
    9a16:	6a3b      	ldr	r3, [r7, #32]
    9a18:	3301      	adds	r3, #1
    9a1a:	623b      	str	r3, [r7, #32]
    9a1c:	6a3b      	ldr	r3, [r7, #32]
    9a1e:	2b02      	cmp	r3, #2
    9a20:	ddbf      	ble.n	99a2 <calibrate+0x13e>
	}
	
	enableFIFO(false);
    9a22:	2000      	movs	r0, #0
    9a24:	4b08      	ldr	r3, [pc, #32]	; (9a48 <calibrate+0x1e4>)
    9a26:	4798      	blx	r3
	setFIFO(FIFO_OFF, 0x00);
    9a28:	2100      	movs	r1, #0
    9a2a:	2000      	movs	r0, #0
    9a2c:	4b07      	ldr	r3, [pc, #28]	; (9a4c <calibrate+0x1e8>)
    9a2e:	4798      	blx	r3
	
	if (autoCalc) _autoCalc = true;
    9a30:	1dfb      	adds	r3, r7, #7
    9a32:	781b      	ldrb	r3, [r3, #0]
    9a34:	2b00      	cmp	r3, #0
    9a36:	d002      	beq.n	9a3e <calibrate+0x1da>
    9a38:	4b1a      	ldr	r3, [pc, #104]	; (9aa4 <calibrate+0x240>)
    9a3a:	2201      	movs	r2, #1
    9a3c:	701a      	strb	r2, [r3, #0]
}
    9a3e:	46c0      	nop			; (mov r8, r8)
    9a40:	46bd      	mov	sp, r7
    9a42:	b00b      	add	sp, #44	; 0x2c
    9a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a46:	46c0      	nop			; (mov r8, r8)
    9a48:	00009f2d 	.word	0x00009f2d
    9a4c:	00009f91 	.word	0x00009f91
    9a50:	0000a0d9 	.word	0x0000a0d9
    9a54:	00009d25 	.word	0x00009d25
    9a58:	200002e4 	.word	0x200002e4
    9a5c:	200002e6 	.word	0x200002e6
    9a60:	200002e8 	.word	0x200002e8
    9a64:	00009bed 	.word	0x00009bed
    9a68:	200002ea 	.word	0x200002ea
    9a6c:	200002ec 	.word	0x200002ec
    9a70:	200002ee 	.word	0x200002ee
    9a74:	200009a4 	.word	0x200009a4
    9a78:	00017041 	.word	0x00017041
    9a7c:	00015b51 	.word	0x00015b51
    9a80:	3ff00000 	.word	0x3ff00000
    9a84:	00016ee5 	.word	0x00016ee5
    9a88:	000143c1 	.word	0x000143c1
    9a8c:	20000c84 	.word	0x20000c84
    9a90:	00009df1 	.word	0x00009df1
    9a94:	20000f80 	.word	0x20000f80
    9a98:	20000c8c 	.word	0x20000c8c
    9a9c:	00009e29 	.word	0x00009e29
    9aa0:	20000480 	.word	0x20000480
    9aa4:	200008f0 	.word	0x200008f0

00009aa8 <initMag>:
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}

void initMag()
{
    9aa8:	b580      	push	{r7, lr}
    9aaa:	b082      	sub	sp, #8
    9aac:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
    9aae:	1dfb      	adds	r3, r7, #7
    9ab0:	2200      	movs	r2, #0
    9ab2:	701a      	strb	r2, [r3, #0]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
    9ab4:	4b4b      	ldr	r3, [pc, #300]	; (9be4 <initMag+0x13c>)
    9ab6:	2222      	movs	r2, #34	; 0x22
    9ab8:	5c9b      	ldrb	r3, [r3, r2]
    9aba:	2b00      	cmp	r3, #0
    9abc:	d006      	beq.n	9acc <initMag+0x24>
    9abe:	1dfb      	adds	r3, r7, #7
    9ac0:	1dfa      	adds	r2, r7, #7
    9ac2:	7812      	ldrb	r2, [r2, #0]
    9ac4:	2180      	movs	r1, #128	; 0x80
    9ac6:	4249      	negs	r1, r1
    9ac8:	430a      	orrs	r2, r1
    9aca:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
    9acc:	4b45      	ldr	r3, [pc, #276]	; (9be4 <initMag+0x13c>)
    9ace:	2223      	movs	r2, #35	; 0x23
    9ad0:	5c9b      	ldrb	r3, [r3, r2]
    9ad2:	015b      	lsls	r3, r3, #5
    9ad4:	b25b      	sxtb	r3, r3
    9ad6:	2260      	movs	r2, #96	; 0x60
    9ad8:	4013      	ands	r3, r2
    9ada:	b25a      	sxtb	r2, r3
    9adc:	1dfb      	adds	r3, r7, #7
    9ade:	781b      	ldrb	r3, [r3, #0]
    9ae0:	b25b      	sxtb	r3, r3
    9ae2:	4313      	orrs	r3, r2
    9ae4:	b25a      	sxtb	r2, r3
    9ae6:	1dfb      	adds	r3, r7, #7
    9ae8:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
    9aea:	4b3e      	ldr	r3, [pc, #248]	; (9be4 <initMag+0x13c>)
    9aec:	2221      	movs	r2, #33	; 0x21
    9aee:	5c9b      	ldrb	r3, [r3, r2]
    9af0:	009b      	lsls	r3, r3, #2
    9af2:	b25b      	sxtb	r3, r3
    9af4:	221c      	movs	r2, #28
    9af6:	4013      	ands	r3, r2
    9af8:	b25a      	sxtb	r2, r3
    9afa:	1dfb      	adds	r3, r7, #7
    9afc:	781b      	ldrb	r3, [r3, #0]
    9afe:	b25b      	sxtb	r3, r3
    9b00:	4313      	orrs	r3, r2
    9b02:	b25a      	sxtb	r2, r3
    9b04:	1dfb      	adds	r3, r7, #7
    9b06:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG1_M, tempRegValue);
    9b08:	1dfb      	adds	r3, r7, #7
    9b0a:	781b      	ldrb	r3, [r3, #0]
    9b0c:	0019      	movs	r1, r3
    9b0e:	2020      	movs	r0, #32
    9b10:	4b35      	ldr	r3, [pc, #212]	; (9be8 <initMag+0x140>)
    9b12:	4798      	blx	r3
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
    9b14:	1dfb      	adds	r3, r7, #7
    9b16:	2200      	movs	r2, #0
    9b18:	701a      	strb	r2, [r3, #0]
	switch (settings.mag.scale)
    9b1a:	4b32      	ldr	r3, [pc, #200]	; (9be4 <initMag+0x13c>)
    9b1c:	2220      	movs	r2, #32
    9b1e:	5c9b      	ldrb	r3, [r3, r2]
    9b20:	2b0c      	cmp	r3, #12
    9b22:	d00a      	beq.n	9b3a <initMag+0x92>
    9b24:	2b10      	cmp	r3, #16
    9b26:	d00f      	beq.n	9b48 <initMag+0xa0>
    9b28:	2b08      	cmp	r3, #8
    9b2a:	d114      	bne.n	9b56 <initMag+0xae>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
    9b2c:	1dfb      	adds	r3, r7, #7
    9b2e:	1dfa      	adds	r2, r7, #7
    9b30:	7812      	ldrb	r2, [r2, #0]
    9b32:	2120      	movs	r1, #32
    9b34:	430a      	orrs	r2, r1
    9b36:	701a      	strb	r2, [r3, #0]
		break;
    9b38:	e00d      	b.n	9b56 <initMag+0xae>
	case 12:
		tempRegValue |= (0x2 << 5);
    9b3a:	1dfb      	adds	r3, r7, #7
    9b3c:	1dfa      	adds	r2, r7, #7
    9b3e:	7812      	ldrb	r2, [r2, #0]
    9b40:	2140      	movs	r1, #64	; 0x40
    9b42:	430a      	orrs	r2, r1
    9b44:	701a      	strb	r2, [r3, #0]
		break;
    9b46:	e006      	b.n	9b56 <initMag+0xae>
	case 16:
		tempRegValue |= (0x3 << 5);
    9b48:	1dfb      	adds	r3, r7, #7
    9b4a:	1dfa      	adds	r2, r7, #7
    9b4c:	7812      	ldrb	r2, [r2, #0]
    9b4e:	2160      	movs	r1, #96	; 0x60
    9b50:	430a      	orrs	r2, r1
    9b52:	701a      	strb	r2, [r3, #0]
		break;
    9b54:	46c0      	nop			; (mov r8, r8)
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
    9b56:	1dfb      	adds	r3, r7, #7
    9b58:	781b      	ldrb	r3, [r3, #0]
    9b5a:	0019      	movs	r1, r3
    9b5c:	2021      	movs	r0, #33	; 0x21
    9b5e:	4b22      	ldr	r3, [pc, #136]	; (9be8 <initMag+0x140>)
    9b60:	4798      	blx	r3
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
    9b62:	1dfb      	adds	r3, r7, #7
    9b64:	2200      	movs	r2, #0
    9b66:	701a      	strb	r2, [r3, #0]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
    9b68:	4b1e      	ldr	r3, [pc, #120]	; (9be4 <initMag+0x13c>)
    9b6a:	2225      	movs	r2, #37	; 0x25
    9b6c:	5c9b      	ldrb	r3, [r3, r2]
    9b6e:	2b00      	cmp	r3, #0
    9b70:	d005      	beq.n	9b7e <initMag+0xd6>
    9b72:	1dfb      	adds	r3, r7, #7
    9b74:	1dfa      	adds	r2, r7, #7
    9b76:	7812      	ldrb	r2, [r2, #0]
    9b78:	2120      	movs	r1, #32
    9b7a:	430a      	orrs	r2, r1
    9b7c:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
    9b7e:	4b19      	ldr	r3, [pc, #100]	; (9be4 <initMag+0x13c>)
    9b80:	2226      	movs	r2, #38	; 0x26
    9b82:	5c9b      	ldrb	r3, [r3, r2]
    9b84:	b25b      	sxtb	r3, r3
    9b86:	2203      	movs	r2, #3
    9b88:	4013      	ands	r3, r2
    9b8a:	b25a      	sxtb	r2, r3
    9b8c:	1dfb      	adds	r3, r7, #7
    9b8e:	781b      	ldrb	r3, [r3, #0]
    9b90:	b25b      	sxtb	r3, r3
    9b92:	4313      	orrs	r3, r2
    9b94:	b25a      	sxtb	r2, r3
    9b96:	1dfb      	adds	r3, r7, #7
    9b98:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
    9b9a:	1dfb      	adds	r3, r7, #7
    9b9c:	781b      	ldrb	r3, [r3, #0]
    9b9e:	0019      	movs	r1, r3
    9ba0:	2022      	movs	r0, #34	; 0x22
    9ba2:	4b11      	ldr	r3, [pc, #68]	; (9be8 <initMag+0x140>)
    9ba4:	4798      	blx	r3
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
    9ba6:	1dfb      	adds	r3, r7, #7
    9ba8:	2200      	movs	r2, #0
    9baa:	701a      	strb	r2, [r3, #0]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
    9bac:	4b0d      	ldr	r3, [pc, #52]	; (9be4 <initMag+0x13c>)
    9bae:	2224      	movs	r2, #36	; 0x24
    9bb0:	5c9b      	ldrb	r3, [r3, r2]
    9bb2:	009b      	lsls	r3, r3, #2
    9bb4:	b2da      	uxtb	r2, r3
    9bb6:	1dfb      	adds	r3, r7, #7
    9bb8:	210c      	movs	r1, #12
    9bba:	400a      	ands	r2, r1
    9bbc:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG4_M, tempRegValue);
    9bbe:	1dfb      	adds	r3, r7, #7
    9bc0:	781b      	ldrb	r3, [r3, #0]
    9bc2:	0019      	movs	r1, r3
    9bc4:	2023      	movs	r0, #35	; 0x23
    9bc6:	4b08      	ldr	r3, [pc, #32]	; (9be8 <initMag+0x140>)
    9bc8:	4798      	blx	r3
	
	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
    9bca:	1dfb      	adds	r3, r7, #7
    9bcc:	2200      	movs	r2, #0
    9bce:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG5_M, tempRegValue);
    9bd0:	1dfb      	adds	r3, r7, #7
    9bd2:	781b      	ldrb	r3, [r3, #0]
    9bd4:	0019      	movs	r1, r3
    9bd6:	2024      	movs	r0, #36	; 0x24
    9bd8:	4b03      	ldr	r3, [pc, #12]	; (9be8 <initMag+0x140>)
    9bda:	4798      	blx	r3
}
    9bdc:	46c0      	nop			; (mov r8, r8)
    9bde:	46bd      	mov	sp, r7
    9be0:	b002      	add	sp, #8
    9be2:	bd80      	pop	{r7, pc}
    9be4:	200004d4 	.word	0x200004d4
    9be8:	0000a0a5 	.word	0x0000a0a5

00009bec <readAccel>:
	
	return ((status & (1<<axis)) >> axis);
}

void readAccel()
{
    9bec:	b580      	push	{r7, lr}
    9bee:	b082      	sub	sp, #8
    9bf0:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the accelerometer into temp	
	xgReadBytes(OUT_X_L_XL, temp, 6); // Read 6 bytes, beginning at OUT_X_L_XL
    9bf2:	003b      	movs	r3, r7
    9bf4:	2206      	movs	r2, #6
    9bf6:	0019      	movs	r1, r3
    9bf8:	2028      	movs	r0, #40	; 0x28
    9bfa:	4b29      	ldr	r3, [pc, #164]	; (9ca0 <readAccel+0xb4>)
    9bfc:	4798      	blx	r3
	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
    9bfe:	003b      	movs	r3, r7
    9c00:	785b      	ldrb	r3, [r3, #1]
    9c02:	021b      	lsls	r3, r3, #8
    9c04:	b21a      	sxth	r2, r3
    9c06:	003b      	movs	r3, r7
    9c08:	781b      	ldrb	r3, [r3, #0]
    9c0a:	b21b      	sxth	r3, r3
    9c0c:	4313      	orrs	r3, r2
    9c0e:	b21a      	sxth	r2, r3
    9c10:	4b24      	ldr	r3, [pc, #144]	; (9ca4 <readAccel+0xb8>)
    9c12:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
    9c14:	003b      	movs	r3, r7
    9c16:	78db      	ldrb	r3, [r3, #3]
    9c18:	021b      	lsls	r3, r3, #8
    9c1a:	b21a      	sxth	r2, r3
    9c1c:	003b      	movs	r3, r7
    9c1e:	789b      	ldrb	r3, [r3, #2]
    9c20:	b21b      	sxth	r3, r3
    9c22:	4313      	orrs	r3, r2
    9c24:	b21a      	sxth	r2, r3
    9c26:	4b20      	ldr	r3, [pc, #128]	; (9ca8 <readAccel+0xbc>)
    9c28:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
    9c2a:	003b      	movs	r3, r7
    9c2c:	795b      	ldrb	r3, [r3, #5]
    9c2e:	021b      	lsls	r3, r3, #8
    9c30:	b21a      	sxth	r2, r3
    9c32:	003b      	movs	r3, r7
    9c34:	791b      	ldrb	r3, [r3, #4]
    9c36:	b21b      	sxth	r3, r3
    9c38:	4313      	orrs	r3, r2
    9c3a:	b21a      	sxth	r2, r3
    9c3c:	4b1b      	ldr	r3, [pc, #108]	; (9cac <readAccel+0xc0>)
    9c3e:	801a      	strh	r2, [r3, #0]
	if (_autoCalc)
    9c40:	4b1b      	ldr	r3, [pc, #108]	; (9cb0 <readAccel+0xc4>)
    9c42:	781b      	ldrb	r3, [r3, #0]
    9c44:	2b00      	cmp	r3, #0
    9c46:	d026      	beq.n	9c96 <readAccel+0xaa>
	{
		ax -= aBiasRaw[X_AXIS];
    9c48:	4b16      	ldr	r3, [pc, #88]	; (9ca4 <readAccel+0xb8>)
    9c4a:	2200      	movs	r2, #0
    9c4c:	5e9b      	ldrsh	r3, [r3, r2]
    9c4e:	b29a      	uxth	r2, r3
    9c50:	4b18      	ldr	r3, [pc, #96]	; (9cb4 <readAccel+0xc8>)
    9c52:	2100      	movs	r1, #0
    9c54:	5e5b      	ldrsh	r3, [r3, r1]
    9c56:	b29b      	uxth	r3, r3
    9c58:	1ad3      	subs	r3, r2, r3
    9c5a:	b29b      	uxth	r3, r3
    9c5c:	b21a      	sxth	r2, r3
    9c5e:	4b11      	ldr	r3, [pc, #68]	; (9ca4 <readAccel+0xb8>)
    9c60:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
    9c62:	4b11      	ldr	r3, [pc, #68]	; (9ca8 <readAccel+0xbc>)
    9c64:	2200      	movs	r2, #0
    9c66:	5e9b      	ldrsh	r3, [r3, r2]
    9c68:	b29a      	uxth	r2, r3
    9c6a:	4b12      	ldr	r3, [pc, #72]	; (9cb4 <readAccel+0xc8>)
    9c6c:	2102      	movs	r1, #2
    9c6e:	5e5b      	ldrsh	r3, [r3, r1]
    9c70:	b29b      	uxth	r3, r3
    9c72:	1ad3      	subs	r3, r2, r3
    9c74:	b29b      	uxth	r3, r3
    9c76:	b21a      	sxth	r2, r3
    9c78:	4b0b      	ldr	r3, [pc, #44]	; (9ca8 <readAccel+0xbc>)
    9c7a:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
    9c7c:	4b0b      	ldr	r3, [pc, #44]	; (9cac <readAccel+0xc0>)
    9c7e:	2200      	movs	r2, #0
    9c80:	5e9b      	ldrsh	r3, [r3, r2]
    9c82:	b29a      	uxth	r2, r3
    9c84:	4b0b      	ldr	r3, [pc, #44]	; (9cb4 <readAccel+0xc8>)
    9c86:	2104      	movs	r1, #4
    9c88:	5e5b      	ldrsh	r3, [r3, r1]
    9c8a:	b29b      	uxth	r3, r3
    9c8c:	1ad3      	subs	r3, r2, r3
    9c8e:	b29b      	uxth	r3, r3
    9c90:	b21a      	sxth	r2, r3
    9c92:	4b06      	ldr	r3, [pc, #24]	; (9cac <readAccel+0xc0>)
    9c94:	801a      	strh	r2, [r3, #0]
	}
}
    9c96:	46c0      	nop			; (mov r8, r8)
    9c98:	46bd      	mov	sp, r7
    9c9a:	b002      	add	sp, #8
    9c9c:	bd80      	pop	{r7, pc}
    9c9e:	46c0      	nop			; (mov r8, r8)
    9ca0:	0000a109 	.word	0x0000a109
    9ca4:	200002ea 	.word	0x200002ea
    9ca8:	200002ec 	.word	0x200002ec
    9cac:	200002ee 	.word	0x200002ee
    9cb0:	200008f0 	.word	0x200008f0
    9cb4:	20000c8c 	.word	0x20000c8c

00009cb8 <readMag>:
	
	return value;
}

void readMag()
{
    9cb8:	b580      	push	{r7, lr}
    9cba:	b082      	sub	sp, #8
    9cbc:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the mag into temp	
	mReadBytes(OUT_X_L_M, temp, 6); // Read 6 bytes, beginning at OUT_X_L_M
    9cbe:	003b      	movs	r3, r7
    9cc0:	2206      	movs	r2, #6
    9cc2:	0019      	movs	r1, r3
    9cc4:	2028      	movs	r0, #40	; 0x28
    9cc6:	4b13      	ldr	r3, [pc, #76]	; (9d14 <readMag+0x5c>)
    9cc8:	4798      	blx	r3
	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
    9cca:	003b      	movs	r3, r7
    9ccc:	785b      	ldrb	r3, [r3, #1]
    9cce:	021b      	lsls	r3, r3, #8
    9cd0:	b21a      	sxth	r2, r3
    9cd2:	003b      	movs	r3, r7
    9cd4:	781b      	ldrb	r3, [r3, #0]
    9cd6:	b21b      	sxth	r3, r3
    9cd8:	4313      	orrs	r3, r2
    9cda:	b21a      	sxth	r2, r3
    9cdc:	4b0e      	ldr	r3, [pc, #56]	; (9d18 <readMag+0x60>)
    9cde:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
    9ce0:	003b      	movs	r3, r7
    9ce2:	78db      	ldrb	r3, [r3, #3]
    9ce4:	021b      	lsls	r3, r3, #8
    9ce6:	b21a      	sxth	r2, r3
    9ce8:	003b      	movs	r3, r7
    9cea:	789b      	ldrb	r3, [r3, #2]
    9cec:	b21b      	sxth	r3, r3
    9cee:	4313      	orrs	r3, r2
    9cf0:	b21a      	sxth	r2, r3
    9cf2:	4b0a      	ldr	r3, [pc, #40]	; (9d1c <readMag+0x64>)
    9cf4:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
    9cf6:	003b      	movs	r3, r7
    9cf8:	795b      	ldrb	r3, [r3, #5]
    9cfa:	021b      	lsls	r3, r3, #8
    9cfc:	b21a      	sxth	r2, r3
    9cfe:	003b      	movs	r3, r7
    9d00:	791b      	ldrb	r3, [r3, #4]
    9d02:	b21b      	sxth	r3, r3
    9d04:	4313      	orrs	r3, r2
    9d06:	b21a      	sxth	r2, r3
    9d08:	4b05      	ldr	r3, [pc, #20]	; (9d20 <readMag+0x68>)
    9d0a:	801a      	strh	r2, [r3, #0]
}
    9d0c:	46c0      	nop			; (mov r8, r8)
    9d0e:	46bd      	mov	sp, r7
    9d10:	b002      	add	sp, #8
    9d12:	bd80      	pop	{r7, pc}
    9d14:	0000a175 	.word	0x0000a175
    9d18:	200002f0 	.word	0x200002f0
    9d1c:	200002f2 	.word	0x200002f2
    9d20:	200002f4 	.word	0x200002f4

00009d24 <readGyro>:
	xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = ((int16_t)temp[1] << 8) | temp[0];
}

void readGyro()
{
    9d24:	b580      	push	{r7, lr}
    9d26:	b082      	sub	sp, #8
    9d28:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	xgReadBytes(OUT_X_L_G, temp, 6); // Read 6 bytes, beginning at OUT_X_L_G
    9d2a:	003b      	movs	r3, r7
    9d2c:	2206      	movs	r2, #6
    9d2e:	0019      	movs	r1, r3
    9d30:	2018      	movs	r0, #24
    9d32:	4b29      	ldr	r3, [pc, #164]	; (9dd8 <readGyro+0xb4>)
    9d34:	4798      	blx	r3
	gx = (temp[1] << 8) | temp[0]; // Store x-axis values into gx
    9d36:	003b      	movs	r3, r7
    9d38:	785b      	ldrb	r3, [r3, #1]
    9d3a:	021b      	lsls	r3, r3, #8
    9d3c:	b21a      	sxth	r2, r3
    9d3e:	003b      	movs	r3, r7
    9d40:	781b      	ldrb	r3, [r3, #0]
    9d42:	b21b      	sxth	r3, r3
    9d44:	4313      	orrs	r3, r2
    9d46:	b21a      	sxth	r2, r3
    9d48:	4b24      	ldr	r3, [pc, #144]	; (9ddc <readGyro+0xb8>)
    9d4a:	801a      	strh	r2, [r3, #0]
	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
    9d4c:	003b      	movs	r3, r7
    9d4e:	78db      	ldrb	r3, [r3, #3]
    9d50:	021b      	lsls	r3, r3, #8
    9d52:	b21a      	sxth	r2, r3
    9d54:	003b      	movs	r3, r7
    9d56:	789b      	ldrb	r3, [r3, #2]
    9d58:	b21b      	sxth	r3, r3
    9d5a:	4313      	orrs	r3, r2
    9d5c:	b21a      	sxth	r2, r3
    9d5e:	4b20      	ldr	r3, [pc, #128]	; (9de0 <readGyro+0xbc>)
    9d60:	801a      	strh	r2, [r3, #0]
	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
    9d62:	003b      	movs	r3, r7
    9d64:	795b      	ldrb	r3, [r3, #5]
    9d66:	021b      	lsls	r3, r3, #8
    9d68:	b21a      	sxth	r2, r3
    9d6a:	003b      	movs	r3, r7
    9d6c:	791b      	ldrb	r3, [r3, #4]
    9d6e:	b21b      	sxth	r3, r3
    9d70:	4313      	orrs	r3, r2
    9d72:	b21a      	sxth	r2, r3
    9d74:	4b1b      	ldr	r3, [pc, #108]	; (9de4 <readGyro+0xc0>)
    9d76:	801a      	strh	r2, [r3, #0]
	if (_autoCalc)
    9d78:	4b1b      	ldr	r3, [pc, #108]	; (9de8 <readGyro+0xc4>)
    9d7a:	781b      	ldrb	r3, [r3, #0]
    9d7c:	2b00      	cmp	r3, #0
    9d7e:	d026      	beq.n	9dce <readGyro+0xaa>
	{
		gx -= gBiasRaw[X_AXIS];
    9d80:	4b16      	ldr	r3, [pc, #88]	; (9ddc <readGyro+0xb8>)
    9d82:	2200      	movs	r2, #0
    9d84:	5e9b      	ldrsh	r3, [r3, r2]
    9d86:	b29a      	uxth	r2, r3
    9d88:	4b18      	ldr	r3, [pc, #96]	; (9dec <readGyro+0xc8>)
    9d8a:	2100      	movs	r1, #0
    9d8c:	5e5b      	ldrsh	r3, [r3, r1]
    9d8e:	b29b      	uxth	r3, r3
    9d90:	1ad3      	subs	r3, r2, r3
    9d92:	b29b      	uxth	r3, r3
    9d94:	b21a      	sxth	r2, r3
    9d96:	4b11      	ldr	r3, [pc, #68]	; (9ddc <readGyro+0xb8>)
    9d98:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
    9d9a:	4b11      	ldr	r3, [pc, #68]	; (9de0 <readGyro+0xbc>)
    9d9c:	2200      	movs	r2, #0
    9d9e:	5e9b      	ldrsh	r3, [r3, r2]
    9da0:	b29a      	uxth	r2, r3
    9da2:	4b12      	ldr	r3, [pc, #72]	; (9dec <readGyro+0xc8>)
    9da4:	2102      	movs	r1, #2
    9da6:	5e5b      	ldrsh	r3, [r3, r1]
    9da8:	b29b      	uxth	r3, r3
    9daa:	1ad3      	subs	r3, r2, r3
    9dac:	b29b      	uxth	r3, r3
    9dae:	b21a      	sxth	r2, r3
    9db0:	4b0b      	ldr	r3, [pc, #44]	; (9de0 <readGyro+0xbc>)
    9db2:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
    9db4:	4b0b      	ldr	r3, [pc, #44]	; (9de4 <readGyro+0xc0>)
    9db6:	2200      	movs	r2, #0
    9db8:	5e9b      	ldrsh	r3, [r3, r2]
    9dba:	b29a      	uxth	r2, r3
    9dbc:	4b0b      	ldr	r3, [pc, #44]	; (9dec <readGyro+0xc8>)
    9dbe:	2104      	movs	r1, #4
    9dc0:	5e5b      	ldrsh	r3, [r3, r1]
    9dc2:	b29b      	uxth	r3, r3
    9dc4:	1ad3      	subs	r3, r2, r3
    9dc6:	b29b      	uxth	r3, r3
    9dc8:	b21a      	sxth	r2, r3
    9dca:	4b06      	ldr	r3, [pc, #24]	; (9de4 <readGyro+0xc0>)
    9dcc:	801a      	strh	r2, [r3, #0]
	}
}
    9dce:	46c0      	nop			; (mov r8, r8)
    9dd0:	46bd      	mov	sp, r7
    9dd2:	b002      	add	sp, #8
    9dd4:	bd80      	pop	{r7, pc}
    9dd6:	46c0      	nop			; (mov r8, r8)
    9dd8:	0000a109 	.word	0x0000a109
    9ddc:	200002e4 	.word	0x200002e4
    9de0:	200002e6 	.word	0x200002e6
    9de4:	200002e8 	.word	0x200002e8
    9de8:	200008f0 	.word	0x200008f0
    9dec:	20000c84 	.word	0x20000c84

00009df0 <calcGyro>:
	
	return value;
}

float calcGyro(int16_t gyro)
{
    9df0:	b580      	push	{r7, lr}
    9df2:	b082      	sub	sp, #8
    9df4:	af00      	add	r7, sp, #0
    9df6:	0002      	movs	r2, r0
    9df8:	1dbb      	adds	r3, r7, #6
    9dfa:	801a      	strh	r2, [r3, #0]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return gRes * gyro; 
    9dfc:	1dbb      	adds	r3, r7, #6
    9dfe:	2200      	movs	r2, #0
    9e00:	5e9a      	ldrsh	r2, [r3, r2]
    9e02:	4b06      	ldr	r3, [pc, #24]	; (9e1c <calcGyro+0x2c>)
    9e04:	0010      	movs	r0, r2
    9e06:	4798      	blx	r3
    9e08:	4b05      	ldr	r3, [pc, #20]	; (9e20 <calcGyro+0x30>)
    9e0a:	681a      	ldr	r2, [r3, #0]
    9e0c:	4b05      	ldr	r3, [pc, #20]	; (9e24 <calcGyro+0x34>)
    9e0e:	1c11      	adds	r1, r2, #0
    9e10:	4798      	blx	r3
    9e12:	1c03      	adds	r3, r0, #0
}
    9e14:	1c18      	adds	r0, r3, #0
    9e16:	46bd      	mov	sp, r7
    9e18:	b002      	add	sp, #8
    9e1a:	bd80      	pop	{r7, pc}
    9e1c:	00015405 	.word	0x00015405
    9e20:	20000eec 	.word	0x20000eec
    9e24:	00014e4d 	.word	0x00014e4d

00009e28 <calcAccel>:

float calcAccel(int16_t accel)
{
    9e28:	b580      	push	{r7, lr}
    9e2a:	b082      	sub	sp, #8
    9e2c:	af00      	add	r7, sp, #0
    9e2e:	0002      	movs	r2, r0
    9e30:	1dbb      	adds	r3, r7, #6
    9e32:	801a      	strh	r2, [r3, #0]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return aRes * accel;
    9e34:	1dbb      	adds	r3, r7, #6
    9e36:	2200      	movs	r2, #0
    9e38:	5e9a      	ldrsh	r2, [r3, r2]
    9e3a:	4b06      	ldr	r3, [pc, #24]	; (9e54 <calcAccel+0x2c>)
    9e3c:	0010      	movs	r0, r2
    9e3e:	4798      	blx	r3
    9e40:	4b05      	ldr	r3, [pc, #20]	; (9e58 <calcAccel+0x30>)
    9e42:	681a      	ldr	r2, [r3, #0]
    9e44:	4b05      	ldr	r3, [pc, #20]	; (9e5c <calcAccel+0x34>)
    9e46:	1c11      	adds	r1, r2, #0
    9e48:	4798      	blx	r3
    9e4a:	1c03      	adds	r3, r0, #0
}
    9e4c:	1c18      	adds	r0, r3, #0
    9e4e:	46bd      	mov	sp, r7
    9e50:	b002      	add	sp, #8
    9e52:	bd80      	pop	{r7, pc}
    9e54:	00015405 	.word	0x00015405
    9e58:	200009a4 	.word	0x200009a4
    9e5c:	00014e4d 	.word	0x00014e4d

00009e60 <calcgRes>:
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
}

void calcgRes()
{
    9e60:	b580      	push	{r7, lr}
    9e62:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
    9e64:	4b08      	ldr	r3, [pc, #32]	; (9e88 <calcgRes+0x28>)
    9e66:	88da      	ldrh	r2, [r3, #6]
    9e68:	4b08      	ldr	r3, [pc, #32]	; (9e8c <calcgRes+0x2c>)
    9e6a:	0010      	movs	r0, r2
    9e6c:	4798      	blx	r3
    9e6e:	1c02      	adds	r2, r0, #0
    9e70:	4b07      	ldr	r3, [pc, #28]	; (9e90 <calcgRes+0x30>)
    9e72:	218e      	movs	r1, #142	; 0x8e
    9e74:	05c9      	lsls	r1, r1, #23
    9e76:	1c10      	adds	r0, r2, #0
    9e78:	4798      	blx	r3
    9e7a:	1c03      	adds	r3, r0, #0
    9e7c:	1c1a      	adds	r2, r3, #0
    9e7e:	4b05      	ldr	r3, [pc, #20]	; (9e94 <calcgRes+0x34>)
    9e80:	601a      	str	r2, [r3, #0]
}
    9e82:	46c0      	nop			; (mov r8, r8)
    9e84:	46bd      	mov	sp, r7
    9e86:	bd80      	pop	{r7, pc}
    9e88:	200004d4 	.word	0x200004d4
    9e8c:	000154a5 	.word	0x000154a5
    9e90:	00014a6d 	.word	0x00014a6d
    9e94:	20000eec 	.word	0x20000eec

00009e98 <calcaRes>:

void calcaRes()
{
    9e98:	b580      	push	{r7, lr}
    9e9a:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
    9e9c:	4b08      	ldr	r3, [pc, #32]	; (9ec0 <calcaRes+0x28>)
    9e9e:	7dda      	ldrb	r2, [r3, #23]
    9ea0:	4b08      	ldr	r3, [pc, #32]	; (9ec4 <calcaRes+0x2c>)
    9ea2:	0010      	movs	r0, r2
    9ea4:	4798      	blx	r3
    9ea6:	1c02      	adds	r2, r0, #0
    9ea8:	4b07      	ldr	r3, [pc, #28]	; (9ec8 <calcaRes+0x30>)
    9eaa:	218e      	movs	r1, #142	; 0x8e
    9eac:	05c9      	lsls	r1, r1, #23
    9eae:	1c10      	adds	r0, r2, #0
    9eb0:	4798      	blx	r3
    9eb2:	1c03      	adds	r3, r0, #0
    9eb4:	1c1a      	adds	r2, r3, #0
    9eb6:	4b05      	ldr	r3, [pc, #20]	; (9ecc <calcaRes+0x34>)
    9eb8:	601a      	str	r2, [r3, #0]
}
    9eba:	46c0      	nop			; (mov r8, r8)
    9ebc:	46bd      	mov	sp, r7
    9ebe:	bd80      	pop	{r7, pc}
    9ec0:	200004d4 	.word	0x200004d4
    9ec4:	000154a5 	.word	0x000154a5
    9ec8:	00014a6d 	.word	0x00014a6d
    9ecc:	200009a4 	.word	0x200009a4

00009ed0 <calcmRes>:

void calcmRes()
{
    9ed0:	b580      	push	{r7, lr}
    9ed2:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
    9ed4:	4b12      	ldr	r3, [pc, #72]	; (9f20 <calcmRes+0x50>)
    9ed6:	2220      	movs	r2, #32
    9ed8:	5c9b      	ldrb	r3, [r3, r2]
    9eda:	2b08      	cmp	r3, #8
    9edc:	d00d      	beq.n	9efa <calcmRes+0x2a>
    9ede:	dc02      	bgt.n	9ee6 <calcmRes+0x16>
    9ee0:	2b04      	cmp	r3, #4
    9ee2:	d005      	beq.n	9ef0 <calcmRes+0x20>
	case 16:
		mRes = magSensitivity[3];
		break;
	}
	
}
    9ee4:	e018      	b.n	9f18 <calcmRes+0x48>
	switch (settings.mag.scale)
    9ee6:	2b0c      	cmp	r3, #12
    9ee8:	d00c      	beq.n	9f04 <calcmRes+0x34>
    9eea:	2b10      	cmp	r3, #16
    9eec:	d00f      	beq.n	9f0e <calcmRes+0x3e>
}
    9eee:	e013      	b.n	9f18 <calcmRes+0x48>
		mRes = magSensitivity[0];
    9ef0:	4b0c      	ldr	r3, [pc, #48]	; (9f24 <calcmRes+0x54>)
    9ef2:	681a      	ldr	r2, [r3, #0]
    9ef4:	4b0c      	ldr	r3, [pc, #48]	; (9f28 <calcmRes+0x58>)
    9ef6:	601a      	str	r2, [r3, #0]
		break;
    9ef8:	e00e      	b.n	9f18 <calcmRes+0x48>
		mRes = magSensitivity[1];
    9efa:	4b0a      	ldr	r3, [pc, #40]	; (9f24 <calcmRes+0x54>)
    9efc:	685a      	ldr	r2, [r3, #4]
    9efe:	4b0a      	ldr	r3, [pc, #40]	; (9f28 <calcmRes+0x58>)
    9f00:	601a      	str	r2, [r3, #0]
		break;
    9f02:	e009      	b.n	9f18 <calcmRes+0x48>
		mRes = magSensitivity[2];
    9f04:	4b07      	ldr	r3, [pc, #28]	; (9f24 <calcmRes+0x54>)
    9f06:	689a      	ldr	r2, [r3, #8]
    9f08:	4b07      	ldr	r3, [pc, #28]	; (9f28 <calcmRes+0x58>)
    9f0a:	601a      	str	r2, [r3, #0]
		break;
    9f0c:	e004      	b.n	9f18 <calcmRes+0x48>
		mRes = magSensitivity[3];
    9f0e:	4b05      	ldr	r3, [pc, #20]	; (9f24 <calcmRes+0x54>)
    9f10:	68da      	ldr	r2, [r3, #12]
    9f12:	4b05      	ldr	r3, [pc, #20]	; (9f28 <calcmRes+0x58>)
    9f14:	601a      	str	r2, [r3, #0]
		break;
    9f16:	46c0      	nop			; (mov r8, r8)
}
    9f18:	46c0      	nop			; (mov r8, r8)
    9f1a:	46bd      	mov	sp, r7
    9f1c:	bd80      	pop	{r7, pc}
    9f1e:	46c0      	nop			; (mov r8, r8)
    9f20:	200004d4 	.word	0x200004d4
    9f24:	20000008 	.word	0x20000008
    9f28:	20000f8c 	.word	0x20000f8c

00009f2c <enableFIFO>:
	else temp &= ~(1<<6);
	xgWriteByte(CTRL_REG9, temp);
}

void enableFIFO(bool enable)
{
    9f2c:	b590      	push	{r4, r7, lr}
    9f2e:	b085      	sub	sp, #20
    9f30:	af00      	add	r7, sp, #0
    9f32:	0002      	movs	r2, r0
    9f34:	1dfb      	adds	r3, r7, #7
    9f36:	701a      	strb	r2, [r3, #0]
	uint8_t temp = xgReadByte(CTRL_REG9);
    9f38:	230f      	movs	r3, #15
    9f3a:	18fc      	adds	r4, r7, r3
    9f3c:	2023      	movs	r0, #35	; 0x23
    9f3e:	4b12      	ldr	r3, [pc, #72]	; (9f88 <enableFIFO+0x5c>)
    9f40:	4798      	blx	r3
    9f42:	0003      	movs	r3, r0
    9f44:	7023      	strb	r3, [r4, #0]
	if (enable) temp |= (1<<1);
    9f46:	1dfb      	adds	r3, r7, #7
    9f48:	781b      	ldrb	r3, [r3, #0]
    9f4a:	2b00      	cmp	r3, #0
    9f4c:	d008      	beq.n	9f60 <enableFIFO+0x34>
    9f4e:	230f      	movs	r3, #15
    9f50:	18fb      	adds	r3, r7, r3
    9f52:	220f      	movs	r2, #15
    9f54:	18ba      	adds	r2, r7, r2
    9f56:	7812      	ldrb	r2, [r2, #0]
    9f58:	2102      	movs	r1, #2
    9f5a:	430a      	orrs	r2, r1
    9f5c:	701a      	strb	r2, [r3, #0]
    9f5e:	e007      	b.n	9f70 <enableFIFO+0x44>
	else temp &= ~(1<<1);
    9f60:	230f      	movs	r3, #15
    9f62:	18fb      	adds	r3, r7, r3
    9f64:	220f      	movs	r2, #15
    9f66:	18ba      	adds	r2, r7, r2
    9f68:	7812      	ldrb	r2, [r2, #0]
    9f6a:	2102      	movs	r1, #2
    9f6c:	438a      	bics	r2, r1
    9f6e:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG9, temp);
    9f70:	230f      	movs	r3, #15
    9f72:	18fb      	adds	r3, r7, r3
    9f74:	781b      	ldrb	r3, [r3, #0]
    9f76:	0019      	movs	r1, r3
    9f78:	2023      	movs	r0, #35	; 0x23
    9f7a:	4b04      	ldr	r3, [pc, #16]	; (9f8c <enableFIFO+0x60>)
    9f7c:	4798      	blx	r3
}
    9f7e:	46c0      	nop			; (mov r8, r8)
    9f80:	46bd      	mov	sp, r7
    9f82:	b005      	add	sp, #20
    9f84:	bd90      	pop	{r4, r7, pc}
    9f86:	46c0      	nop			; (mov r8, r8)
    9f88:	0000a0d9 	.word	0x0000a0d9
    9f8c:	0000a071 	.word	0x0000a071

00009f90 <setFIFO>:

void setFIFO(enum fifoMode_type fifoMode, uint8_t fifoThs)
{
    9f90:	b580      	push	{r7, lr}
    9f92:	b084      	sub	sp, #16
    9f94:	af00      	add	r7, sp, #0
    9f96:	0002      	movs	r2, r0
    9f98:	1dfb      	adds	r3, r7, #7
    9f9a:	701a      	strb	r2, [r3, #0]
    9f9c:	1dbb      	adds	r3, r7, #6
    9f9e:	1c0a      	adds	r2, r1, #0
    9fa0:	701a      	strb	r2, [r3, #0]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
    9fa2:	230f      	movs	r3, #15
    9fa4:	18fa      	adds	r2, r7, r3
    9fa6:	1dbb      	adds	r3, r7, #6
    9fa8:	781b      	ldrb	r3, [r3, #0]
    9faa:	b2d9      	uxtb	r1, r3
    9fac:	291f      	cmp	r1, #31
    9fae:	d900      	bls.n	9fb2 <setFIFO+0x22>
    9fb0:	231f      	movs	r3, #31
    9fb2:	7013      	strb	r3, [r2, #0]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
    9fb4:	1dfb      	adds	r3, r7, #7
    9fb6:	781b      	ldrb	r3, [r3, #0]
    9fb8:	015b      	lsls	r3, r3, #5
    9fba:	b25a      	sxtb	r2, r3
    9fbc:	230f      	movs	r3, #15
    9fbe:	18fb      	adds	r3, r7, r3
    9fc0:	781b      	ldrb	r3, [r3, #0]
    9fc2:	b25b      	sxtb	r3, r3
    9fc4:	211f      	movs	r1, #31
    9fc6:	400b      	ands	r3, r1
    9fc8:	b25b      	sxtb	r3, r3
    9fca:	4313      	orrs	r3, r2
    9fcc:	b25b      	sxtb	r3, r3
    9fce:	b2db      	uxtb	r3, r3
    9fd0:	0019      	movs	r1, r3
    9fd2:	202e      	movs	r0, #46	; 0x2e
    9fd4:	4b02      	ldr	r3, [pc, #8]	; (9fe0 <setFIFO+0x50>)
    9fd6:	4798      	blx	r3
}
    9fd8:	46c0      	nop			; (mov r8, r8)
    9fda:	46bd      	mov	sp, r7
    9fdc:	b004      	add	sp, #16
    9fde:	bd80      	pop	{r7, pc}
    9fe0:	0000a071 	.word	0x0000a071

00009fe4 <constrainScales>:
{
	return (xgReadByte(FIFO_SRC) & 0x3F);
}

void constrainScales()
{
    9fe4:	b580      	push	{r7, lr}
    9fe6:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
    9fe8:	4b20      	ldr	r3, [pc, #128]	; (a06c <constrainScales+0x88>)
    9fea:	88db      	ldrh	r3, [r3, #6]
    9fec:	2bf5      	cmp	r3, #245	; 0xf5
    9fee:	d00e      	beq.n	a00e <constrainScales+0x2a>
    9ff0:	4b1e      	ldr	r3, [pc, #120]	; (a06c <constrainScales+0x88>)
    9ff2:	88da      	ldrh	r2, [r3, #6]
    9ff4:	23fa      	movs	r3, #250	; 0xfa
    9ff6:	005b      	lsls	r3, r3, #1
    9ff8:	429a      	cmp	r2, r3
    9ffa:	d008      	beq.n	a00e <constrainScales+0x2a>
		(settings.gyro.scale != 2000))
    9ffc:	4b1b      	ldr	r3, [pc, #108]	; (a06c <constrainScales+0x88>)
    9ffe:	88da      	ldrh	r2, [r3, #6]
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
    a000:	23fa      	movs	r3, #250	; 0xfa
    a002:	00db      	lsls	r3, r3, #3
    a004:	429a      	cmp	r2, r3
    a006:	d002      	beq.n	a00e <constrainScales+0x2a>
	{
		settings.gyro.scale = 245;
    a008:	4b18      	ldr	r3, [pc, #96]	; (a06c <constrainScales+0x88>)
    a00a:	22f5      	movs	r2, #245	; 0xf5
    a00c:	80da      	strh	r2, [r3, #6]
	}
		
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
    a00e:	4b17      	ldr	r3, [pc, #92]	; (a06c <constrainScales+0x88>)
    a010:	7ddb      	ldrb	r3, [r3, #23]
    a012:	2b02      	cmp	r3, #2
    a014:	d00e      	beq.n	a034 <constrainScales+0x50>
    a016:	4b15      	ldr	r3, [pc, #84]	; (a06c <constrainScales+0x88>)
    a018:	7ddb      	ldrb	r3, [r3, #23]
    a01a:	2b04      	cmp	r3, #4
    a01c:	d00a      	beq.n	a034 <constrainScales+0x50>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
    a01e:	4b13      	ldr	r3, [pc, #76]	; (a06c <constrainScales+0x88>)
    a020:	7ddb      	ldrb	r3, [r3, #23]
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
    a022:	2b08      	cmp	r3, #8
    a024:	d006      	beq.n	a034 <constrainScales+0x50>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
    a026:	4b11      	ldr	r3, [pc, #68]	; (a06c <constrainScales+0x88>)
    a028:	7ddb      	ldrb	r3, [r3, #23]
    a02a:	2b10      	cmp	r3, #16
    a02c:	d002      	beq.n	a034 <constrainScales+0x50>
	{
		settings.accel.scale = 2;
    a02e:	4b0f      	ldr	r3, [pc, #60]	; (a06c <constrainScales+0x88>)
    a030:	2202      	movs	r2, #2
    a032:	75da      	strb	r2, [r3, #23]
	}
		
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
    a034:	4b0d      	ldr	r3, [pc, #52]	; (a06c <constrainScales+0x88>)
    a036:	2220      	movs	r2, #32
    a038:	5c9b      	ldrb	r3, [r3, r2]
    a03a:	2b04      	cmp	r3, #4
    a03c:	d012      	beq.n	a064 <constrainScales+0x80>
    a03e:	4b0b      	ldr	r3, [pc, #44]	; (a06c <constrainScales+0x88>)
    a040:	2220      	movs	r2, #32
    a042:	5c9b      	ldrb	r3, [r3, r2]
    a044:	2b08      	cmp	r3, #8
    a046:	d00d      	beq.n	a064 <constrainScales+0x80>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
    a048:	4b08      	ldr	r3, [pc, #32]	; (a06c <constrainScales+0x88>)
    a04a:	2220      	movs	r2, #32
    a04c:	5c9b      	ldrb	r3, [r3, r2]
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
    a04e:	2b0c      	cmp	r3, #12
    a050:	d008      	beq.n	a064 <constrainScales+0x80>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
    a052:	4b06      	ldr	r3, [pc, #24]	; (a06c <constrainScales+0x88>)
    a054:	2220      	movs	r2, #32
    a056:	5c9b      	ldrb	r3, [r3, r2]
    a058:	2b10      	cmp	r3, #16
    a05a:	d003      	beq.n	a064 <constrainScales+0x80>
	{
		settings.mag.scale = 4;
    a05c:	4b03      	ldr	r3, [pc, #12]	; (a06c <constrainScales+0x88>)
    a05e:	2220      	movs	r2, #32
    a060:	2104      	movs	r1, #4
    a062:	5499      	strb	r1, [r3, r2]
	}
}
    a064:	46c0      	nop			; (mov r8, r8)
    a066:	46bd      	mov	sp, r7
    a068:	bd80      	pop	{r7, pc}
    a06a:	46c0      	nop			; (mov r8, r8)
    a06c:	200004d4 	.word	0x200004d4

0000a070 <xgWriteByte>:

void xgWriteByte(uint8_t subAddress, uint8_t data)
{
    a070:	b580      	push	{r7, lr}
    a072:	b082      	sub	sp, #8
    a074:	af00      	add	r7, sp, #0
    a076:	0002      	movs	r2, r0
    a078:	1dfb      	adds	r3, r7, #7
    a07a:	701a      	strb	r2, [r3, #0]
    a07c:	1dbb      	adds	r3, r7, #6
    a07e:	1c0a      	adds	r2, r1, #0
    a080:	701a      	strb	r2, [r3, #0]
		writeByte(_xgAddress, subAddress, data);
    a082:	4b06      	ldr	r3, [pc, #24]	; (a09c <xgWriteByte+0x2c>)
    a084:	7818      	ldrb	r0, [r3, #0]
    a086:	1dbb      	adds	r3, r7, #6
    a088:	781a      	ldrb	r2, [r3, #0]
    a08a:	1dfb      	adds	r3, r7, #7
    a08c:	781b      	ldrb	r3, [r3, #0]
    a08e:	0019      	movs	r1, r3
    a090:	4b03      	ldr	r3, [pc, #12]	; (a0a0 <xgWriteByte+0x30>)
    a092:	4798      	blx	r3
}
    a094:	46c0      	nop			; (mov r8, r8)
    a096:	46bd      	mov	sp, r7
    a098:	b002      	add	sp, #8
    a09a:	bd80      	pop	{r7, pc}
    a09c:	20000a22 	.word	0x20000a22
    a0a0:	0000a209 	.word	0x0000a209

0000a0a4 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
    a0a4:	b580      	push	{r7, lr}
    a0a6:	b082      	sub	sp, #8
    a0a8:	af00      	add	r7, sp, #0
    a0aa:	0002      	movs	r2, r0
    a0ac:	1dfb      	adds	r3, r7, #7
    a0ae:	701a      	strb	r2, [r3, #0]
    a0b0:	1dbb      	adds	r3, r7, #6
    a0b2:	1c0a      	adds	r2, r1, #0
    a0b4:	701a      	strb	r2, [r3, #0]
		return writeByte(_mAddress, subAddress, data);
    a0b6:	4b06      	ldr	r3, [pc, #24]	; (a0d0 <mWriteByte+0x2c>)
    a0b8:	7818      	ldrb	r0, [r3, #0]
    a0ba:	1dbb      	adds	r3, r7, #6
    a0bc:	781a      	ldrb	r2, [r3, #0]
    a0be:	1dfb      	adds	r3, r7, #7
    a0c0:	781b      	ldrb	r3, [r3, #0]
    a0c2:	0019      	movs	r1, r3
    a0c4:	4b03      	ldr	r3, [pc, #12]	; (a0d4 <mWriteByte+0x30>)
    a0c6:	4798      	blx	r3
}
    a0c8:	46bd      	mov	sp, r7
    a0ca:	b002      	add	sp, #8
    a0cc:	bd80      	pop	{r7, pc}
    a0ce:	46c0      	nop			; (mov r8, r8)
    a0d0:	200009a8 	.word	0x200009a8
    a0d4:	0000a209 	.word	0x0000a209

0000a0d8 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
    a0d8:	b580      	push	{r7, lr}
    a0da:	b082      	sub	sp, #8
    a0dc:	af00      	add	r7, sp, #0
    a0de:	0002      	movs	r2, r0
    a0e0:	1dfb      	adds	r3, r7, #7
    a0e2:	701a      	strb	r2, [r3, #0]
		return readByte(_xgAddress, subAddress);
    a0e4:	4b06      	ldr	r3, [pc, #24]	; (a100 <xgReadByte+0x28>)
    a0e6:	781a      	ldrb	r2, [r3, #0]
    a0e8:	1dfb      	adds	r3, r7, #7
    a0ea:	781b      	ldrb	r3, [r3, #0]
    a0ec:	0019      	movs	r1, r3
    a0ee:	0010      	movs	r0, r2
    a0f0:	4b04      	ldr	r3, [pc, #16]	; (a104 <xgReadByte+0x2c>)
    a0f2:	4798      	blx	r3
    a0f4:	0003      	movs	r3, r0
}
    a0f6:	0018      	movs	r0, r3
    a0f8:	46bd      	mov	sp, r7
    a0fa:	b002      	add	sp, #8
    a0fc:	bd80      	pop	{r7, pc}
    a0fe:	46c0      	nop			; (mov r8, r8)
    a100:	20000a22 	.word	0x20000a22
    a104:	0000a2b1 	.word	0x0000a2b1

0000a108 <xgReadBytes>:

void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
    a108:	b590      	push	{r4, r7, lr}
    a10a:	b083      	sub	sp, #12
    a10c:	af00      	add	r7, sp, #0
    a10e:	6039      	str	r1, [r7, #0]
    a110:	0011      	movs	r1, r2
    a112:	1dfb      	adds	r3, r7, #7
    a114:	1c02      	adds	r2, r0, #0
    a116:	701a      	strb	r2, [r3, #0]
    a118:	1dbb      	adds	r3, r7, #6
    a11a:	1c0a      	adds	r2, r1, #0
    a11c:	701a      	strb	r2, [r3, #0]
		readBytes(_xgAddress, subAddress, dest, count);
    a11e:	4b07      	ldr	r3, [pc, #28]	; (a13c <xgReadBytes+0x34>)
    a120:	7818      	ldrb	r0, [r3, #0]
    a122:	1dbb      	adds	r3, r7, #6
    a124:	781c      	ldrb	r4, [r3, #0]
    a126:	683a      	ldr	r2, [r7, #0]
    a128:	1dfb      	adds	r3, r7, #7
    a12a:	7819      	ldrb	r1, [r3, #0]
    a12c:	0023      	movs	r3, r4
    a12e:	4c04      	ldr	r4, [pc, #16]	; (a140 <xgReadBytes+0x38>)
    a130:	47a0      	blx	r4
}
    a132:	46c0      	nop			; (mov r8, r8)
    a134:	46bd      	mov	sp, r7
    a136:	b003      	add	sp, #12
    a138:	bd90      	pop	{r4, r7, pc}
    a13a:	46c0      	nop			; (mov r8, r8)
    a13c:	20000a22 	.word	0x20000a22
    a140:	0000a381 	.word	0x0000a381

0000a144 <mReadByte>:

uint8_t mReadByte(uint8_t subAddress)
{
    a144:	b580      	push	{r7, lr}
    a146:	b082      	sub	sp, #8
    a148:	af00      	add	r7, sp, #0
    a14a:	0002      	movs	r2, r0
    a14c:	1dfb      	adds	r3, r7, #7
    a14e:	701a      	strb	r2, [r3, #0]
		return readByte(_mAddress, subAddress);
    a150:	4b06      	ldr	r3, [pc, #24]	; (a16c <mReadByte+0x28>)
    a152:	781a      	ldrb	r2, [r3, #0]
    a154:	1dfb      	adds	r3, r7, #7
    a156:	781b      	ldrb	r3, [r3, #0]
    a158:	0019      	movs	r1, r3
    a15a:	0010      	movs	r0, r2
    a15c:	4b04      	ldr	r3, [pc, #16]	; (a170 <mReadByte+0x2c>)
    a15e:	4798      	blx	r3
    a160:	0003      	movs	r3, r0
}
    a162:	0018      	movs	r0, r3
    a164:	46bd      	mov	sp, r7
    a166:	b002      	add	sp, #8
    a168:	bd80      	pop	{r7, pc}
    a16a:	46c0      	nop			; (mov r8, r8)
    a16c:	200009a8 	.word	0x200009a8
    a170:	0000a2b1 	.word	0x0000a2b1

0000a174 <mReadBytes>:

void mReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
    a174:	b590      	push	{r4, r7, lr}
    a176:	b083      	sub	sp, #12
    a178:	af00      	add	r7, sp, #0
    a17a:	6039      	str	r1, [r7, #0]
    a17c:	0011      	movs	r1, r2
    a17e:	1dfb      	adds	r3, r7, #7
    a180:	1c02      	adds	r2, r0, #0
    a182:	701a      	strb	r2, [r3, #0]
    a184:	1dbb      	adds	r3, r7, #6
    a186:	1c0a      	adds	r2, r1, #0
    a188:	701a      	strb	r2, [r3, #0]
		readBytes(_mAddress, subAddress, dest, count);
    a18a:	4b07      	ldr	r3, [pc, #28]	; (a1a8 <mReadBytes+0x34>)
    a18c:	7818      	ldrb	r0, [r3, #0]
    a18e:	1dbb      	adds	r3, r7, #6
    a190:	781c      	ldrb	r4, [r3, #0]
    a192:	683a      	ldr	r2, [r7, #0]
    a194:	1dfb      	adds	r3, r7, #7
    a196:	7819      	ldrb	r1, [r3, #0]
    a198:	0023      	movs	r3, r4
    a19a:	4c04      	ldr	r4, [pc, #16]	; (a1ac <mReadBytes+0x38>)
    a19c:	47a0      	blx	r4
}
    a19e:	46c0      	nop			; (mov r8, r8)
    a1a0:	46bd      	mov	sp, r7
    a1a2:	b003      	add	sp, #12
    a1a4:	bd90      	pop	{r4, r7, pc}
    a1a6:	46c0      	nop			; (mov r8, r8)
    a1a8:	200009a8 	.word	0x200009a8
    a1ac:	0000a381 	.word	0x0000a381

0000a1b0 <initI2C>:

// Configure SERCOM channel 3 as I2C master for IMU communication
void initI2C()
{
    a1b0:	b580      	push	{r7, lr}
    a1b2:	b08e      	sub	sp, #56	; 0x38
    a1b4:	af00      	add	r7, sp, #0
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
    a1b6:	1d3b      	adds	r3, r7, #4
    a1b8:	0018      	movs	r0, r3
    a1ba:	4b0c      	ldr	r3, [pc, #48]	; (a1ec <initI2C+0x3c>)
    a1bc:	4798      	blx	r3
	config_i2c_master.buffer_timeout = MASTER_TIMEOUT;
    a1be:	1d3b      	adds	r3, r7, #4
    a1c0:	22fa      	movs	r2, #250	; 0xfa
    a1c2:	82da      	strh	r2, [r3, #22]
	config_i2c_master.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0;
    a1c4:	1d3b      	adds	r3, r7, #4
    a1c6:	4a0a      	ldr	r2, [pc, #40]	; (a1f0 <initI2C+0x40>)
    a1c8:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1;
    a1ca:	1d3b      	adds	r3, r7, #4
    a1cc:	4a09      	ldr	r2, [pc, #36]	; (a1f4 <initI2C+0x44>)
    a1ce:	621a      	str	r2, [r3, #32]
	i2c_master_init(&i2c_master_instance, SERCOM3, &config_i2c_master);
    a1d0:	1d3a      	adds	r2, r7, #4
    a1d2:	4909      	ldr	r1, [pc, #36]	; (a1f8 <initI2C+0x48>)
    a1d4:	4b09      	ldr	r3, [pc, #36]	; (a1fc <initI2C+0x4c>)
    a1d6:	0018      	movs	r0, r3
    a1d8:	4b09      	ldr	r3, [pc, #36]	; (a200 <initI2C+0x50>)
    a1da:	4798      	blx	r3
	i2c_master_enable(&i2c_master_instance);
    a1dc:	4b07      	ldr	r3, [pc, #28]	; (a1fc <initI2C+0x4c>)
    a1de:	0018      	movs	r0, r3
    a1e0:	4b08      	ldr	r3, [pc, #32]	; (a204 <initI2C+0x54>)
    a1e2:	4798      	blx	r3
}
    a1e4:	46c0      	nop			; (mov r8, r8)
    a1e6:	46bd      	mov	sp, r7
    a1e8:	b00e      	add	sp, #56	; 0x38
    a1ea:	bd80      	pop	{r7, pc}
    a1ec:	00008e41 	.word	0x00008e41
    a1f0:	00160002 	.word	0x00160002
    a1f4:	00170002 	.word	0x00170002
    a1f8:	42001400 	.word	0x42001400
    a1fc:	20000c94 	.word	0x20000c94
    a200:	00003701 	.word	0x00003701
    a204:	00008ec5 	.word	0x00008ec5

0000a208 <writeByte>:

// Wire.h read and write protocols
void writeByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
    a208:	b590      	push	{r4, r7, lr}
    a20a:	b087      	sub	sp, #28
    a20c:	af00      	add	r7, sp, #0
    a20e:	0004      	movs	r4, r0
    a210:	0008      	movs	r0, r1
    a212:	0011      	movs	r1, r2
    a214:	1dfb      	adds	r3, r7, #7
    a216:	1c22      	adds	r2, r4, #0
    a218:	701a      	strb	r2, [r3, #0]
    a21a:	1dbb      	adds	r3, r7, #6
    a21c:	1c02      	adds	r2, r0, #0
    a21e:	701a      	strb	r2, [r3, #0]
    a220:	1d7b      	adds	r3, r7, #5
    a222:	1c0a      	adds	r2, r1, #0
    a224:	701a      	strb	r2, [r3, #0]
	/* Timeout counter. */
	uint16_t timeout = 0;
    a226:	2316      	movs	r3, #22
    a228:	18fb      	adds	r3, r7, r3
    a22a:	2200      	movs	r2, #0
    a22c:	801a      	strh	r2, [r3, #0]
	/* Init i2c packet. */
	write_buffer[0] = subAddress;
    a22e:	4b1d      	ldr	r3, [pc, #116]	; (a2a4 <writeByte+0x9c>)
    a230:	1dba      	adds	r2, r7, #6
    a232:	7812      	ldrb	r2, [r2, #0]
    a234:	701a      	strb	r2, [r3, #0]
	write_buffer[1] = data;
    a236:	4b1b      	ldr	r3, [pc, #108]	; (a2a4 <writeByte+0x9c>)
    a238:	1d7a      	adds	r2, r7, #5
    a23a:	7812      	ldrb	r2, [r2, #0]
    a23c:	705a      	strb	r2, [r3, #1]
	struct i2c_master_packet packet = {
    a23e:	1dfb      	adds	r3, r7, #7
    a240:	781b      	ldrb	r3, [r3, #0]
    a242:	b29a      	uxth	r2, r3
    a244:	2308      	movs	r3, #8
    a246:	18fb      	adds	r3, r7, r3
    a248:	801a      	strh	r2, [r3, #0]
    a24a:	2308      	movs	r3, #8
    a24c:	18fb      	adds	r3, r7, r3
    a24e:	2202      	movs	r2, #2
    a250:	805a      	strh	r2, [r3, #2]
    a252:	2308      	movs	r3, #8
    a254:	18fb      	adds	r3, r7, r3
    a256:	4a13      	ldr	r2, [pc, #76]	; (a2a4 <writeByte+0x9c>)
    a258:	605a      	str	r2, [r3, #4]
    a25a:	2308      	movs	r3, #8
    a25c:	18fb      	adds	r3, r7, r3
    a25e:	2200      	movs	r2, #0
    a260:	721a      	strb	r2, [r3, #8]
    a262:	2308      	movs	r3, #8
    a264:	18fb      	adds	r3, r7, r3
    a266:	2200      	movs	r2, #0
    a268:	725a      	strb	r2, [r3, #9]
    a26a:	2308      	movs	r3, #8
    a26c:	18fb      	adds	r3, r7, r3
    a26e:	2200      	movs	r2, #0
    a270:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

    /* Write buffer to slave until success. */
    while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a272:	e008      	b.n	a286 <writeByte+0x7e>
    STATUS_OK) {
	    /* Increment timeout counter and check if timed out. */
	    if (timeout++ == MASTER_TIMEOUT) {
    a274:	2316      	movs	r3, #22
    a276:	18fb      	adds	r3, r7, r3
    a278:	881b      	ldrh	r3, [r3, #0]
    a27a:	2216      	movs	r2, #22
    a27c:	18ba      	adds	r2, r7, r2
    a27e:	1c59      	adds	r1, r3, #1
    a280:	8011      	strh	r1, [r2, #0]
    a282:	2bfa      	cmp	r3, #250	; 0xfa
    a284:	d009      	beq.n	a29a <writeByte+0x92>
    while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a286:	2308      	movs	r3, #8
    a288:	18fa      	adds	r2, r7, r3
    a28a:	4b07      	ldr	r3, [pc, #28]	; (a2a8 <writeByte+0xa0>)
    a28c:	0011      	movs	r1, r2
    a28e:	0018      	movs	r0, r3
    a290:	4b06      	ldr	r3, [pc, #24]	; (a2ac <writeByte+0xa4>)
    a292:	4798      	blx	r3
    a294:	1e03      	subs	r3, r0, #0
    a296:	d1ed      	bne.n	a274 <writeByte+0x6c>
		    break;
	    }
    }
}
    a298:	e000      	b.n	a29c <writeByte+0x94>
		    break;
    a29a:	46c0      	nop			; (mov r8, r8)
}
    a29c:	46c0      	nop			; (mov r8, r8)
    a29e:	46bd      	mov	sp, r7
    a2a0:	b007      	add	sp, #28
    a2a2:	bd90      	pop	{r4, r7, pc}
    a2a4:	20000f90 	.word	0x20000f90
    a2a8:	20000c94 	.word	0x20000c94
    a2ac:	00003d71 	.word	0x00003d71

0000a2b0 <readByte>:

uint8_t readByte(uint8_t address, uint8_t subAddress)
{
    a2b0:	b580      	push	{r7, lr}
    a2b2:	b088      	sub	sp, #32
    a2b4:	af00      	add	r7, sp, #0
    a2b6:	0002      	movs	r2, r0
    a2b8:	1dfb      	adds	r3, r7, #7
    a2ba:	701a      	strb	r2, [r3, #0]
    a2bc:	1dbb      	adds	r3, r7, #6
    a2be:	1c0a      	adds	r2, r1, #0
    a2c0:	701a      	strb	r2, [r3, #0]
	int timeout = 0;
    a2c2:	2300      	movs	r3, #0
    a2c4:	61fb      	str	r3, [r7, #28]
	uint8_t data; // `data` will store the register data	
	
	/* Init i2c packet. */
	write_buffer[0] = subAddress;
    a2c6:	4b29      	ldr	r3, [pc, #164]	; (a36c <readByte+0xbc>)
    a2c8:	1dba      	adds	r2, r7, #6
    a2ca:	7812      	ldrb	r2, [r2, #0]
    a2cc:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet = {
    a2ce:	1dfb      	adds	r3, r7, #7
    a2d0:	781b      	ldrb	r3, [r3, #0]
    a2d2:	b29a      	uxth	r2, r3
    a2d4:	230c      	movs	r3, #12
    a2d6:	18fb      	adds	r3, r7, r3
    a2d8:	801a      	strh	r2, [r3, #0]
    a2da:	230c      	movs	r3, #12
    a2dc:	18fb      	adds	r3, r7, r3
    a2de:	2201      	movs	r2, #1
    a2e0:	805a      	strh	r2, [r3, #2]
    a2e2:	230c      	movs	r3, #12
    a2e4:	18fb      	adds	r3, r7, r3
    a2e6:	4a21      	ldr	r2, [pc, #132]	; (a36c <readByte+0xbc>)
    a2e8:	605a      	str	r2, [r3, #4]
    a2ea:	230c      	movs	r3, #12
    a2ec:	18fb      	adds	r3, r7, r3
    a2ee:	2200      	movs	r2, #0
    a2f0:	721a      	strb	r2, [r3, #8]
    a2f2:	230c      	movs	r3, #12
    a2f4:	18fb      	adds	r3, r7, r3
    a2f6:	2200      	movs	r2, #0
    a2f8:	725a      	strb	r2, [r3, #9]
    a2fa:	230c      	movs	r3, #12
    a2fc:	18fb      	adds	r3, r7, r3
    a2fe:	2200      	movs	r2, #0
    a300:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

	/* Write buffer to slave until success. */
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a302:	e004      	b.n	a30e <readByte+0x5e>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a304:	69fb      	ldr	r3, [r7, #28]
    a306:	1c5a      	adds	r2, r3, #1
    a308:	61fa      	str	r2, [r7, #28]
    a30a:	2bfa      	cmp	r3, #250	; 0xfa
    a30c:	d009      	beq.n	a322 <readByte+0x72>
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a30e:	230c      	movs	r3, #12
    a310:	18fa      	adds	r2, r7, r3
    a312:	4b17      	ldr	r3, [pc, #92]	; (a370 <readByte+0xc0>)
    a314:	0011      	movs	r1, r2
    a316:	0018      	movs	r0, r3
    a318:	4b16      	ldr	r3, [pc, #88]	; (a374 <readByte+0xc4>)
    a31a:	4798      	blx	r3
    a31c:	1e03      	subs	r3, r0, #0
    a31e:	d1f1      	bne.n	a304 <readByte+0x54>
    a320:	e000      	b.n	a324 <readByte+0x74>
			break;
    a322:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Read from slave until success. */
	timeout = 0;
    a324:	2300      	movs	r3, #0
    a326:	61fb      	str	r3, [r7, #28]
	packet.data = read_buffer;
    a328:	230c      	movs	r3, #12
    a32a:	18fb      	adds	r3, r7, r3
    a32c:	4a12      	ldr	r2, [pc, #72]	; (a378 <readByte+0xc8>)
    a32e:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a330:	e004      	b.n	a33c <readByte+0x8c>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a332:	69fb      	ldr	r3, [r7, #28]
    a334:	1c5a      	adds	r2, r3, #1
    a336:	61fa      	str	r2, [r7, #28]
    a338:	2bfa      	cmp	r3, #250	; 0xfa
    a33a:	d009      	beq.n	a350 <readByte+0xa0>
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a33c:	230c      	movs	r3, #12
    a33e:	18fa      	adds	r2, r7, r3
    a340:	4b0b      	ldr	r3, [pc, #44]	; (a370 <readByte+0xc0>)
    a342:	0011      	movs	r1, r2
    a344:	0018      	movs	r0, r3
    a346:	4b0d      	ldr	r3, [pc, #52]	; (a37c <readByte+0xcc>)
    a348:	4798      	blx	r3
    a34a:	1e03      	subs	r3, r0, #0
    a34c:	d1f1      	bne.n	a332 <readByte+0x82>
    a34e:	e000      	b.n	a352 <readByte+0xa2>
			break;
    a350:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	data = read_buffer[0];                      // Fill Rx buffer with result
    a352:	231b      	movs	r3, #27
    a354:	18fb      	adds	r3, r7, r3
    a356:	4a08      	ldr	r2, [pc, #32]	; (a378 <readByte+0xc8>)
    a358:	7812      	ldrb	r2, [r2, #0]
    a35a:	701a      	strb	r2, [r3, #0]
	return data;                             // Return data read from slave register
    a35c:	231b      	movs	r3, #27
    a35e:	18fb      	adds	r3, r7, r3
    a360:	781b      	ldrb	r3, [r3, #0]
}
    a362:	0018      	movs	r0, r3
    a364:	46bd      	mov	sp, r7
    a366:	b008      	add	sp, #32
    a368:	bd80      	pop	{r7, pc}
    a36a:	46c0      	nop			; (mov r8, r8)
    a36c:	20000f90 	.word	0x20000f90
    a370:	20000c94 	.word	0x20000c94
    a374:	00003d71 	.word	0x00003d71
    a378:	20000cbc 	.word	0x20000cbc
    a37c:	00003bb9 	.word	0x00003bb9

0000a380 <readBytes>:

uint8_t readBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{  
    a380:	b590      	push	{r4, r7, lr}
    a382:	b089      	sub	sp, #36	; 0x24
    a384:	af00      	add	r7, sp, #0
    a386:	0004      	movs	r4, r0
    a388:	0008      	movs	r0, r1
    a38a:	603a      	str	r2, [r7, #0]
    a38c:	0019      	movs	r1, r3
    a38e:	1dfb      	adds	r3, r7, #7
    a390:	1c22      	adds	r2, r4, #0
    a392:	701a      	strb	r2, [r3, #0]
    a394:	1dbb      	adds	r3, r7, #6
    a396:	1c02      	adds	r2, r0, #0
    a398:	701a      	strb	r2, [r3, #0]
    a39a:	1d7b      	adds	r3, r7, #5
    a39c:	1c0a      	adds	r2, r1, #0
    a39e:	701a      	strb	r2, [r3, #0]
	int timeout = 0;
    a3a0:	2300      	movs	r3, #0
    a3a2:	61fb      	str	r3, [r7, #28]
	
	/* Init i2c packet. */
	write_buffer[0] = subAddress | 0x80;
    a3a4:	1dbb      	adds	r3, r7, #6
    a3a6:	781b      	ldrb	r3, [r3, #0]
    a3a8:	2280      	movs	r2, #128	; 0x80
    a3aa:	4252      	negs	r2, r2
    a3ac:	4313      	orrs	r3, r2
    a3ae:	b2da      	uxtb	r2, r3
    a3b0:	4b38      	ldr	r3, [pc, #224]	; (a494 <readBytes+0x114>)
    a3b2:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet = {
    a3b4:	1dfb      	adds	r3, r7, #7
    a3b6:	781b      	ldrb	r3, [r3, #0]
    a3b8:	b29a      	uxth	r2, r3
    a3ba:	230c      	movs	r3, #12
    a3bc:	18fb      	adds	r3, r7, r3
    a3be:	801a      	strh	r2, [r3, #0]
    a3c0:	230c      	movs	r3, #12
    a3c2:	18fb      	adds	r3, r7, r3
    a3c4:	2201      	movs	r2, #1
    a3c6:	805a      	strh	r2, [r3, #2]
    a3c8:	230c      	movs	r3, #12
    a3ca:	18fb      	adds	r3, r7, r3
    a3cc:	4a31      	ldr	r2, [pc, #196]	; (a494 <readBytes+0x114>)
    a3ce:	605a      	str	r2, [r3, #4]
    a3d0:	230c      	movs	r3, #12
    a3d2:	18fb      	adds	r3, r7, r3
    a3d4:	2200      	movs	r2, #0
    a3d6:	721a      	strb	r2, [r3, #8]
    a3d8:	230c      	movs	r3, #12
    a3da:	18fb      	adds	r3, r7, r3
    a3dc:	2200      	movs	r2, #0
    a3de:	725a      	strb	r2, [r3, #9]
    a3e0:	230c      	movs	r3, #12
    a3e2:	18fb      	adds	r3, r7, r3
    a3e4:	2200      	movs	r2, #0
    a3e6:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

	/* Write buffer to slave until success. */
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a3e8:	e004      	b.n	a3f4 <readBytes+0x74>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a3ea:	69fb      	ldr	r3, [r7, #28]
    a3ec:	1c5a      	adds	r2, r3, #1
    a3ee:	61fa      	str	r2, [r7, #28]
    a3f0:	2bfa      	cmp	r3, #250	; 0xfa
    a3f2:	d009      	beq.n	a408 <readBytes+0x88>
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a3f4:	230c      	movs	r3, #12
    a3f6:	18fa      	adds	r2, r7, r3
    a3f8:	4b27      	ldr	r3, [pc, #156]	; (a498 <readBytes+0x118>)
    a3fa:	0011      	movs	r1, r2
    a3fc:	0018      	movs	r0, r3
    a3fe:	4b27      	ldr	r3, [pc, #156]	; (a49c <readBytes+0x11c>)
    a400:	4798      	blx	r3
    a402:	1e03      	subs	r3, r0, #0
    a404:	d1f1      	bne.n	a3ea <readBytes+0x6a>
    a406:	e000      	b.n	a40a <readBytes+0x8a>
			break;
    a408:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Read from slave until success. */
	timeout = 0;
    a40a:	2300      	movs	r3, #0
    a40c:	61fb      	str	r3, [r7, #28]
	packet.data_length = count;
    a40e:	1d7b      	adds	r3, r7, #5
    a410:	781b      	ldrb	r3, [r3, #0]
    a412:	b29a      	uxth	r2, r3
    a414:	230c      	movs	r3, #12
    a416:	18fb      	adds	r3, r7, r3
    a418:	805a      	strh	r2, [r3, #2]
	packet.data = read_buffer;
    a41a:	230c      	movs	r3, #12
    a41c:	18fb      	adds	r3, r7, r3
    a41e:	4a20      	ldr	r2, [pc, #128]	; (a4a0 <readBytes+0x120>)
    a420:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a422:	e004      	b.n	a42e <readBytes+0xae>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a424:	69fb      	ldr	r3, [r7, #28]
    a426:	1c5a      	adds	r2, r3, #1
    a428:	61fa      	str	r2, [r7, #28]
    a42a:	2bfa      	cmp	r3, #250	; 0xfa
    a42c:	d009      	beq.n	a442 <readBytes+0xc2>
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a42e:	230c      	movs	r3, #12
    a430:	18fa      	adds	r2, r7, r3
    a432:	4b19      	ldr	r3, [pc, #100]	; (a498 <readBytes+0x118>)
    a434:	0011      	movs	r1, r2
    a436:	0018      	movs	r0, r3
    a438:	4b1a      	ldr	r3, [pc, #104]	; (a4a4 <readBytes+0x124>)
    a43a:	4798      	blx	r3
    a43c:	1e03      	subs	r3, r0, #0
    a43e:	d1f1      	bne.n	a424 <readBytes+0xa4>
    a440:	e000      	b.n	a444 <readBytes+0xc4>
			break;
    a442:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	uint8_t i = 0;
    a444:	231b      	movs	r3, #27
    a446:	18fb      	adds	r3, r7, r3
    a448:	2200      	movs	r2, #0
    a44a:	701a      	strb	r2, [r3, #0]
	for (i=0; i<count; i++)
    a44c:	231b      	movs	r3, #27
    a44e:	18fb      	adds	r3, r7, r3
    a450:	2200      	movs	r2, #0
    a452:	701a      	strb	r2, [r3, #0]
    a454:	e011      	b.n	a47a <readBytes+0xfa>
	{
		dest[i] = read_buffer[i];
    a456:	231b      	movs	r3, #27
    a458:	18fb      	adds	r3, r7, r3
    a45a:	781b      	ldrb	r3, [r3, #0]
    a45c:	683a      	ldr	r2, [r7, #0]
    a45e:	18d3      	adds	r3, r2, r3
    a460:	221b      	movs	r2, #27
    a462:	18ba      	adds	r2, r7, r2
    a464:	7812      	ldrb	r2, [r2, #0]
    a466:	490e      	ldr	r1, [pc, #56]	; (a4a0 <readBytes+0x120>)
    a468:	5c8a      	ldrb	r2, [r1, r2]
    a46a:	701a      	strb	r2, [r3, #0]
	for (i=0; i<count; i++)
    a46c:	231b      	movs	r3, #27
    a46e:	18fb      	adds	r3, r7, r3
    a470:	781a      	ldrb	r2, [r3, #0]
    a472:	231b      	movs	r3, #27
    a474:	18fb      	adds	r3, r7, r3
    a476:	3201      	adds	r2, #1
    a478:	701a      	strb	r2, [r3, #0]
    a47a:	231b      	movs	r3, #27
    a47c:	18fa      	adds	r2, r7, r3
    a47e:	1d7b      	adds	r3, r7, #5
    a480:	7812      	ldrb	r2, [r2, #0]
    a482:	781b      	ldrb	r3, [r3, #0]
    a484:	429a      	cmp	r2, r3
    a486:	d3e6      	bcc.n	a456 <readBytes+0xd6>
	}
	return count;
    a488:	1d7b      	adds	r3, r7, #5
    a48a:	781b      	ldrb	r3, [r3, #0]
}
    a48c:	0018      	movs	r0, r3
    a48e:	46bd      	mov	sp, r7
    a490:	b009      	add	sp, #36	; 0x24
    a492:	bd90      	pop	{r4, r7, pc}
    a494:	20000f90 	.word	0x20000f90
    a498:	20000c94 	.word	0x20000c94
    a49c:	00003d71 	.word	0x00003d71
    a4a0:	20000cbc 	.word	0x20000cbc
    a4a4:	00003bb9 	.word	0x00003bb9

0000a4a8 <CorrectIMUvalues>:

void CorrectIMUvalues(uint8_t connector_orient, uint8_t power_orient){
    a4a8:	b580      	push	{r7, lr}
    a4aa:	b082      	sub	sp, #8
    a4ac:	af00      	add	r7, sp, #0
    a4ae:	0002      	movs	r2, r0
    a4b0:	1dfb      	adds	r3, r7, #7
    a4b2:	701a      	strb	r2, [r3, #0]
    a4b4:	1dbb      	adds	r3, r7, #6
    a4b6:	1c0a      	adds	r2, r1, #0
    a4b8:	701a      	strb	r2, [r3, #0]
	if((connector_orient == 0 || power_orient == 0)||(connector_orient > 6 || power_orient > 6)){
    a4ba:	1dfb      	adds	r3, r7, #7
    a4bc:	781b      	ldrb	r3, [r3, #0]
    a4be:	2b00      	cmp	r3, #0
    a4c0:	d00b      	beq.n	a4da <CorrectIMUvalues+0x32>
    a4c2:	1dbb      	adds	r3, r7, #6
    a4c4:	781b      	ldrb	r3, [r3, #0]
    a4c6:	2b00      	cmp	r3, #0
    a4c8:	d007      	beq.n	a4da <CorrectIMUvalues+0x32>
    a4ca:	1dfb      	adds	r3, r7, #7
    a4cc:	781b      	ldrb	r3, [r3, #0]
    a4ce:	2b06      	cmp	r3, #6
    a4d0:	d803      	bhi.n	a4da <CorrectIMUvalues+0x32>
    a4d2:	1dbb      	adds	r3, r7, #6
    a4d4:	781b      	ldrb	r3, [r3, #0]
    a4d6:	2b06      	cmp	r3, #6
    a4d8:	d92e      	bls.n	a538 <CorrectIMUvalues+0x90>
		caz = az;
    a4da:	4bf3      	ldr	r3, [pc, #972]	; (a8a8 <CorrectIMUvalues+0x400>)
    a4dc:	2200      	movs	r2, #0
    a4de:	5e9a      	ldrsh	r2, [r3, r2]
    a4e0:	4bf2      	ldr	r3, [pc, #968]	; (a8ac <CorrectIMUvalues+0x404>)
    a4e2:	801a      	strh	r2, [r3, #0]
		cgz = gz;
    a4e4:	4bf2      	ldr	r3, [pc, #968]	; (a8b0 <CorrectIMUvalues+0x408>)
    a4e6:	2200      	movs	r2, #0
    a4e8:	5e9a      	ldrsh	r2, [r3, r2]
    a4ea:	4bf2      	ldr	r3, [pc, #968]	; (a8b4 <CorrectIMUvalues+0x40c>)
    a4ec:	801a      	strh	r2, [r3, #0]
		cmz = mz;
    a4ee:	4bf2      	ldr	r3, [pc, #968]	; (a8b8 <CorrectIMUvalues+0x410>)
    a4f0:	2200      	movs	r2, #0
    a4f2:	5e9a      	ldrsh	r2, [r3, r2]
    a4f4:	4bf1      	ldr	r3, [pc, #964]	; (a8bc <CorrectIMUvalues+0x414>)
    a4f6:	801a      	strh	r2, [r3, #0]
		cax = ax;
    a4f8:	4bf1      	ldr	r3, [pc, #964]	; (a8c0 <CorrectIMUvalues+0x418>)
    a4fa:	2200      	movs	r2, #0
    a4fc:	5e9a      	ldrsh	r2, [r3, r2]
    a4fe:	4bf1      	ldr	r3, [pc, #964]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a500:	801a      	strh	r2, [r3, #0]
		cay = ay;
    a502:	4bf1      	ldr	r3, [pc, #964]	; (a8c8 <CorrectIMUvalues+0x420>)
    a504:	2200      	movs	r2, #0
    a506:	5e9a      	ldrsh	r2, [r3, r2]
    a508:	4bf0      	ldr	r3, [pc, #960]	; (a8cc <CorrectIMUvalues+0x424>)
    a50a:	801a      	strh	r2, [r3, #0]
		cgx = gx;
    a50c:	4bf0      	ldr	r3, [pc, #960]	; (a8d0 <CorrectIMUvalues+0x428>)
    a50e:	2200      	movs	r2, #0
    a510:	5e9a      	ldrsh	r2, [r3, r2]
    a512:	4bf0      	ldr	r3, [pc, #960]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a514:	801a      	strh	r2, [r3, #0]
		cgy = gy;
    a516:	4bf0      	ldr	r3, [pc, #960]	; (a8d8 <CorrectIMUvalues+0x430>)
    a518:	2200      	movs	r2, #0
    a51a:	5e9a      	ldrsh	r2, [r3, r2]
    a51c:	4bef      	ldr	r3, [pc, #956]	; (a8dc <CorrectIMUvalues+0x434>)
    a51e:	801a      	strh	r2, [r3, #0]
		cmx = mx;
    a520:	4bef      	ldr	r3, [pc, #956]	; (a8e0 <CorrectIMUvalues+0x438>)
    a522:	2200      	movs	r2, #0
    a524:	5e9a      	ldrsh	r2, [r3, r2]
    a526:	4bef      	ldr	r3, [pc, #956]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a528:	801a      	strh	r2, [r3, #0]
		cmy = my;
    a52a:	4bef      	ldr	r3, [pc, #956]	; (a8e8 <CorrectIMUvalues+0x440>)
    a52c:	2200      	movs	r2, #0
    a52e:	5e9a      	ldrsh	r2, [r3, r2]
    a530:	4bee      	ldr	r3, [pc, #952]	; (a8ec <CorrectIMUvalues+0x444>)
    a532:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
			cmx = mz;
			cmy = mx;
		}
	}
}
    a534:	f000 fd5a 	bl	afec <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_UP){ // Connectors Up
    a538:	1dfb      	adds	r3, r7, #7
    a53a:	781b      	ldrb	r3, [r3, #0]
    a53c:	2b01      	cmp	r3, #1
    a53e:	d000      	beq.n	a542 <CorrectIMUvalues+0x9a>
    a540:	e0d0      	b.n	a6e4 <CorrectIMUvalues+0x23c>
		caz = az;
    a542:	4bd9      	ldr	r3, [pc, #868]	; (a8a8 <CorrectIMUvalues+0x400>)
    a544:	2200      	movs	r2, #0
    a546:	5e9a      	ldrsh	r2, [r3, r2]
    a548:	4bd8      	ldr	r3, [pc, #864]	; (a8ac <CorrectIMUvalues+0x404>)
    a54a:	801a      	strh	r2, [r3, #0]
		cgz = gz;
    a54c:	4bd8      	ldr	r3, [pc, #864]	; (a8b0 <CorrectIMUvalues+0x408>)
    a54e:	2200      	movs	r2, #0
    a550:	5e9a      	ldrsh	r2, [r3, r2]
    a552:	4bd8      	ldr	r3, [pc, #864]	; (a8b4 <CorrectIMUvalues+0x40c>)
    a554:	801a      	strh	r2, [r3, #0]
		cmz = mz;
    a556:	4bd8      	ldr	r3, [pc, #864]	; (a8b8 <CorrectIMUvalues+0x410>)
    a558:	2200      	movs	r2, #0
    a55a:	5e9a      	ldrsh	r2, [r3, r2]
    a55c:	4bd7      	ldr	r3, [pc, #860]	; (a8bc <CorrectIMUvalues+0x414>)
    a55e:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_LEFT){ // Power Left
    a560:	1dbb      	adds	r3, r7, #6
    a562:	781b      	ldrb	r3, [r3, #0]
    a564:	2b03      	cmp	r3, #3
    a566:	d12b      	bne.n	a5c0 <CorrectIMUvalues+0x118>
			cax = -ay;
    a568:	4bd7      	ldr	r3, [pc, #860]	; (a8c8 <CorrectIMUvalues+0x420>)
    a56a:	2200      	movs	r2, #0
    a56c:	5e9b      	ldrsh	r3, [r3, r2]
    a56e:	b29b      	uxth	r3, r3
    a570:	425b      	negs	r3, r3
    a572:	b29b      	uxth	r3, r3
    a574:	b21a      	sxth	r2, r3
    a576:	4bd3      	ldr	r3, [pc, #844]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a578:	801a      	strh	r2, [r3, #0]
			cay = ax;
    a57a:	4bd1      	ldr	r3, [pc, #836]	; (a8c0 <CorrectIMUvalues+0x418>)
    a57c:	2200      	movs	r2, #0
    a57e:	5e9a      	ldrsh	r2, [r3, r2]
    a580:	4bd2      	ldr	r3, [pc, #840]	; (a8cc <CorrectIMUvalues+0x424>)
    a582:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    a584:	4bd4      	ldr	r3, [pc, #848]	; (a8d8 <CorrectIMUvalues+0x430>)
    a586:	2200      	movs	r2, #0
    a588:	5e9b      	ldrsh	r3, [r3, r2]
    a58a:	b29b      	uxth	r3, r3
    a58c:	425b      	negs	r3, r3
    a58e:	b29b      	uxth	r3, r3
    a590:	b21a      	sxth	r2, r3
    a592:	4bd0      	ldr	r3, [pc, #832]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a594:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    a596:	4bce      	ldr	r3, [pc, #824]	; (a8d0 <CorrectIMUvalues+0x428>)
    a598:	2200      	movs	r2, #0
    a59a:	5e9a      	ldrsh	r2, [r3, r2]
    a59c:	4bcf      	ldr	r3, [pc, #828]	; (a8dc <CorrectIMUvalues+0x434>)
    a59e:	801a      	strh	r2, [r3, #0]
			cmx = my;
    a5a0:	4bd1      	ldr	r3, [pc, #836]	; (a8e8 <CorrectIMUvalues+0x440>)
    a5a2:	2200      	movs	r2, #0
    a5a4:	5e9a      	ldrsh	r2, [r3, r2]
    a5a6:	4bcf      	ldr	r3, [pc, #828]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a5a8:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    a5aa:	4bcd      	ldr	r3, [pc, #820]	; (a8e0 <CorrectIMUvalues+0x438>)
    a5ac:	2200      	movs	r2, #0
    a5ae:	5e9b      	ldrsh	r3, [r3, r2]
    a5b0:	b29b      	uxth	r3, r3
    a5b2:	425b      	negs	r3, r3
    a5b4:	b29b      	uxth	r3, r3
    a5b6:	b21a      	sxth	r2, r3
    a5b8:	4bcc      	ldr	r3, [pc, #816]	; (a8ec <CorrectIMUvalues+0x444>)
    a5ba:	801a      	strh	r2, [r3, #0]
}
    a5bc:	f000 fd16 	bl	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    a5c0:	1dbb      	adds	r3, r7, #6
    a5c2:	781b      	ldrb	r3, [r3, #0]
    a5c4:	2b04      	cmp	r3, #4
    a5c6:	d12b      	bne.n	a620 <CorrectIMUvalues+0x178>
			cax = ay;
    a5c8:	4bbf      	ldr	r3, [pc, #764]	; (a8c8 <CorrectIMUvalues+0x420>)
    a5ca:	2200      	movs	r2, #0
    a5cc:	5e9a      	ldrsh	r2, [r3, r2]
    a5ce:	4bbd      	ldr	r3, [pc, #756]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a5d0:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    a5d2:	4bbb      	ldr	r3, [pc, #748]	; (a8c0 <CorrectIMUvalues+0x418>)
    a5d4:	2200      	movs	r2, #0
    a5d6:	5e9b      	ldrsh	r3, [r3, r2]
    a5d8:	b29b      	uxth	r3, r3
    a5da:	425b      	negs	r3, r3
    a5dc:	b29b      	uxth	r3, r3
    a5de:	b21a      	sxth	r2, r3
    a5e0:	4bba      	ldr	r3, [pc, #744]	; (a8cc <CorrectIMUvalues+0x424>)
    a5e2:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    a5e4:	4bbc      	ldr	r3, [pc, #752]	; (a8d8 <CorrectIMUvalues+0x430>)
    a5e6:	2200      	movs	r2, #0
    a5e8:	5e9a      	ldrsh	r2, [r3, r2]
    a5ea:	4bba      	ldr	r3, [pc, #744]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a5ec:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    a5ee:	4bb8      	ldr	r3, [pc, #736]	; (a8d0 <CorrectIMUvalues+0x428>)
    a5f0:	2200      	movs	r2, #0
    a5f2:	5e9b      	ldrsh	r3, [r3, r2]
    a5f4:	b29b      	uxth	r3, r3
    a5f6:	425b      	negs	r3, r3
    a5f8:	b29b      	uxth	r3, r3
    a5fa:	b21a      	sxth	r2, r3
    a5fc:	4bb7      	ldr	r3, [pc, #732]	; (a8dc <CorrectIMUvalues+0x434>)
    a5fe:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    a600:	4bb9      	ldr	r3, [pc, #740]	; (a8e8 <CorrectIMUvalues+0x440>)
    a602:	2200      	movs	r2, #0
    a604:	5e9b      	ldrsh	r3, [r3, r2]
    a606:	b29b      	uxth	r3, r3
    a608:	425b      	negs	r3, r3
    a60a:	b29b      	uxth	r3, r3
    a60c:	b21a      	sxth	r2, r3
    a60e:	4bb5      	ldr	r3, [pc, #724]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a610:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    a612:	4bb3      	ldr	r3, [pc, #716]	; (a8e0 <CorrectIMUvalues+0x438>)
    a614:	2200      	movs	r2, #0
    a616:	5e9a      	ldrsh	r2, [r3, r2]
    a618:	4bb4      	ldr	r3, [pc, #720]	; (a8ec <CorrectIMUvalues+0x444>)
    a61a:	801a      	strh	r2, [r3, #0]
}
    a61c:	f000 fce6 	bl	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    a620:	1dbb      	adds	r3, r7, #6
    a622:	781b      	ldrb	r3, [r3, #0]
    a624:	2b05      	cmp	r3, #5
    a626:	d137      	bne.n	a698 <CorrectIMUvalues+0x1f0>
			cax = -ax;
    a628:	4ba5      	ldr	r3, [pc, #660]	; (a8c0 <CorrectIMUvalues+0x418>)
    a62a:	2200      	movs	r2, #0
    a62c:	5e9b      	ldrsh	r3, [r3, r2]
    a62e:	b29b      	uxth	r3, r3
    a630:	425b      	negs	r3, r3
    a632:	b29b      	uxth	r3, r3
    a634:	b21a      	sxth	r2, r3
    a636:	4ba3      	ldr	r3, [pc, #652]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a638:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    a63a:	4ba3      	ldr	r3, [pc, #652]	; (a8c8 <CorrectIMUvalues+0x420>)
    a63c:	2200      	movs	r2, #0
    a63e:	5e9b      	ldrsh	r3, [r3, r2]
    a640:	b29b      	uxth	r3, r3
    a642:	425b      	negs	r3, r3
    a644:	b29b      	uxth	r3, r3
    a646:	b21a      	sxth	r2, r3
    a648:	4ba0      	ldr	r3, [pc, #640]	; (a8cc <CorrectIMUvalues+0x424>)
    a64a:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    a64c:	4ba0      	ldr	r3, [pc, #640]	; (a8d0 <CorrectIMUvalues+0x428>)
    a64e:	2200      	movs	r2, #0
    a650:	5e9b      	ldrsh	r3, [r3, r2]
    a652:	b29b      	uxth	r3, r3
    a654:	425b      	negs	r3, r3
    a656:	b29b      	uxth	r3, r3
    a658:	b21a      	sxth	r2, r3
    a65a:	4b9e      	ldr	r3, [pc, #632]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a65c:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    a65e:	4b9e      	ldr	r3, [pc, #632]	; (a8d8 <CorrectIMUvalues+0x430>)
    a660:	2200      	movs	r2, #0
    a662:	5e9b      	ldrsh	r3, [r3, r2]
    a664:	b29b      	uxth	r3, r3
    a666:	425b      	negs	r3, r3
    a668:	b29b      	uxth	r3, r3
    a66a:	b21a      	sxth	r2, r3
    a66c:	4b9b      	ldr	r3, [pc, #620]	; (a8dc <CorrectIMUvalues+0x434>)
    a66e:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    a670:	4b9b      	ldr	r3, [pc, #620]	; (a8e0 <CorrectIMUvalues+0x438>)
    a672:	2200      	movs	r2, #0
    a674:	5e9b      	ldrsh	r3, [r3, r2]
    a676:	b29b      	uxth	r3, r3
    a678:	425b      	negs	r3, r3
    a67a:	b29b      	uxth	r3, r3
    a67c:	b21a      	sxth	r2, r3
    a67e:	4b99      	ldr	r3, [pc, #612]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a680:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    a682:	4b99      	ldr	r3, [pc, #612]	; (a8e8 <CorrectIMUvalues+0x440>)
    a684:	2200      	movs	r2, #0
    a686:	5e9b      	ldrsh	r3, [r3, r2]
    a688:	b29b      	uxth	r3, r3
    a68a:	425b      	negs	r3, r3
    a68c:	b29b      	uxth	r3, r3
    a68e:	b21a      	sxth	r2, r3
    a690:	4b96      	ldr	r3, [pc, #600]	; (a8ec <CorrectIMUvalues+0x444>)
    a692:	801a      	strh	r2, [r3, #0]
}
    a694:	f000 fcaa 	bl	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    a698:	1dbb      	adds	r3, r7, #6
    a69a:	781b      	ldrb	r3, [r3, #0]
    a69c:	2b06      	cmp	r3, #6
    a69e:	d001      	beq.n	a6a4 <CorrectIMUvalues+0x1fc>
    a6a0:	f000 fca4 	bl	afec <CorrectIMUvalues+0xb44>
			cax = ax;
    a6a4:	4b86      	ldr	r3, [pc, #536]	; (a8c0 <CorrectIMUvalues+0x418>)
    a6a6:	2200      	movs	r2, #0
    a6a8:	5e9a      	ldrsh	r2, [r3, r2]
    a6aa:	4b86      	ldr	r3, [pc, #536]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a6ac:	801a      	strh	r2, [r3, #0]
			cay = ay;
    a6ae:	4b86      	ldr	r3, [pc, #536]	; (a8c8 <CorrectIMUvalues+0x420>)
    a6b0:	2200      	movs	r2, #0
    a6b2:	5e9a      	ldrsh	r2, [r3, r2]
    a6b4:	4b85      	ldr	r3, [pc, #532]	; (a8cc <CorrectIMUvalues+0x424>)
    a6b6:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    a6b8:	4b85      	ldr	r3, [pc, #532]	; (a8d0 <CorrectIMUvalues+0x428>)
    a6ba:	2200      	movs	r2, #0
    a6bc:	5e9a      	ldrsh	r2, [r3, r2]
    a6be:	4b85      	ldr	r3, [pc, #532]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a6c0:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    a6c2:	4b85      	ldr	r3, [pc, #532]	; (a8d8 <CorrectIMUvalues+0x430>)
    a6c4:	2200      	movs	r2, #0
    a6c6:	5e9a      	ldrsh	r2, [r3, r2]
    a6c8:	4b84      	ldr	r3, [pc, #528]	; (a8dc <CorrectIMUvalues+0x434>)
    a6ca:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    a6cc:	4b84      	ldr	r3, [pc, #528]	; (a8e0 <CorrectIMUvalues+0x438>)
    a6ce:	2200      	movs	r2, #0
    a6d0:	5e9a      	ldrsh	r2, [r3, r2]
    a6d2:	4b84      	ldr	r3, [pc, #528]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a6d4:	801a      	strh	r2, [r3, #0]
			cmy = my;
    a6d6:	4b84      	ldr	r3, [pc, #528]	; (a8e8 <CorrectIMUvalues+0x440>)
    a6d8:	2200      	movs	r2, #0
    a6da:	5e9a      	ldrsh	r2, [r3, r2]
    a6dc:	4b83      	ldr	r3, [pc, #524]	; (a8ec <CorrectIMUvalues+0x444>)
    a6de:	801a      	strh	r2, [r3, #0]
}
    a6e0:	f000 fc84 	bl	afec <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_DOWN){ // Connectors Down
    a6e4:	1dfb      	adds	r3, r7, #7
    a6e6:	781b      	ldrb	r3, [r3, #0]
    a6e8:	2b02      	cmp	r3, #2
    a6ea:	d000      	beq.n	a6ee <CorrectIMUvalues+0x246>
    a6ec:	e100      	b.n	a8f0 <CorrectIMUvalues+0x448>
		caz = -az;
    a6ee:	4b6e      	ldr	r3, [pc, #440]	; (a8a8 <CorrectIMUvalues+0x400>)
    a6f0:	2200      	movs	r2, #0
    a6f2:	5e9b      	ldrsh	r3, [r3, r2]
    a6f4:	b29b      	uxth	r3, r3
    a6f6:	425b      	negs	r3, r3
    a6f8:	b29b      	uxth	r3, r3
    a6fa:	b21a      	sxth	r2, r3
    a6fc:	4b6b      	ldr	r3, [pc, #428]	; (a8ac <CorrectIMUvalues+0x404>)
    a6fe:	801a      	strh	r2, [r3, #0]
		cgz = -gz;
    a700:	4b6b      	ldr	r3, [pc, #428]	; (a8b0 <CorrectIMUvalues+0x408>)
    a702:	2200      	movs	r2, #0
    a704:	5e9b      	ldrsh	r3, [r3, r2]
    a706:	b29b      	uxth	r3, r3
    a708:	425b      	negs	r3, r3
    a70a:	b29b      	uxth	r3, r3
    a70c:	b21a      	sxth	r2, r3
    a70e:	4b69      	ldr	r3, [pc, #420]	; (a8b4 <CorrectIMUvalues+0x40c>)
    a710:	801a      	strh	r2, [r3, #0]
		cmz = -mz;
    a712:	4b69      	ldr	r3, [pc, #420]	; (a8b8 <CorrectIMUvalues+0x410>)
    a714:	2200      	movs	r2, #0
    a716:	5e9b      	ldrsh	r3, [r3, r2]
    a718:	b29b      	uxth	r3, r3
    a71a:	425b      	negs	r3, r3
    a71c:	b29b      	uxth	r3, r3
    a71e:	b21a      	sxth	r2, r3
    a720:	4b66      	ldr	r3, [pc, #408]	; (a8bc <CorrectIMUvalues+0x414>)
    a722:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_LEFT){ // Power Left
    a724:	1dbb      	adds	r3, r7, #6
    a726:	781b      	ldrb	r3, [r3, #0]
    a728:	2b03      	cmp	r3, #3
    a72a:	d127      	bne.n	a77c <CorrectIMUvalues+0x2d4>
			cax = ay;
    a72c:	4b66      	ldr	r3, [pc, #408]	; (a8c8 <CorrectIMUvalues+0x420>)
    a72e:	2200      	movs	r2, #0
    a730:	5e9a      	ldrsh	r2, [r3, r2]
    a732:	4b64      	ldr	r3, [pc, #400]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a734:	801a      	strh	r2, [r3, #0]
			cay = ax;
    a736:	4b62      	ldr	r3, [pc, #392]	; (a8c0 <CorrectIMUvalues+0x418>)
    a738:	2200      	movs	r2, #0
    a73a:	5e9a      	ldrsh	r2, [r3, r2]
    a73c:	4b63      	ldr	r3, [pc, #396]	; (a8cc <CorrectIMUvalues+0x424>)
    a73e:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    a740:	4b65      	ldr	r3, [pc, #404]	; (a8d8 <CorrectIMUvalues+0x430>)
    a742:	2200      	movs	r2, #0
    a744:	5e9a      	ldrsh	r2, [r3, r2]
    a746:	4b63      	ldr	r3, [pc, #396]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a748:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    a74a:	4b61      	ldr	r3, [pc, #388]	; (a8d0 <CorrectIMUvalues+0x428>)
    a74c:	2200      	movs	r2, #0
    a74e:	5e9a      	ldrsh	r2, [r3, r2]
    a750:	4b62      	ldr	r3, [pc, #392]	; (a8dc <CorrectIMUvalues+0x434>)
    a752:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    a754:	4b64      	ldr	r3, [pc, #400]	; (a8e8 <CorrectIMUvalues+0x440>)
    a756:	2200      	movs	r2, #0
    a758:	5e9b      	ldrsh	r3, [r3, r2]
    a75a:	b29b      	uxth	r3, r3
    a75c:	425b      	negs	r3, r3
    a75e:	b29b      	uxth	r3, r3
    a760:	b21a      	sxth	r2, r3
    a762:	4b60      	ldr	r3, [pc, #384]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a764:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    a766:	4b5e      	ldr	r3, [pc, #376]	; (a8e0 <CorrectIMUvalues+0x438>)
    a768:	2200      	movs	r2, #0
    a76a:	5e9b      	ldrsh	r3, [r3, r2]
    a76c:	b29b      	uxth	r3, r3
    a76e:	425b      	negs	r3, r3
    a770:	b29b      	uxth	r3, r3
    a772:	b21a      	sxth	r2, r3
    a774:	4b5d      	ldr	r3, [pc, #372]	; (a8ec <CorrectIMUvalues+0x444>)
    a776:	801a      	strh	r2, [r3, #0]
}
    a778:	f000 fc38 	bl	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    a77c:	1dbb      	adds	r3, r7, #6
    a77e:	781b      	ldrb	r3, [r3, #0]
    a780:	2b04      	cmp	r3, #4
    a782:	d12f      	bne.n	a7e4 <CorrectIMUvalues+0x33c>
			cax = -ay;
    a784:	4b50      	ldr	r3, [pc, #320]	; (a8c8 <CorrectIMUvalues+0x420>)
    a786:	2200      	movs	r2, #0
    a788:	5e9b      	ldrsh	r3, [r3, r2]
    a78a:	b29b      	uxth	r3, r3
    a78c:	425b      	negs	r3, r3
    a78e:	b29b      	uxth	r3, r3
    a790:	b21a      	sxth	r2, r3
    a792:	4b4c      	ldr	r3, [pc, #304]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a794:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    a796:	4b4a      	ldr	r3, [pc, #296]	; (a8c0 <CorrectIMUvalues+0x418>)
    a798:	2200      	movs	r2, #0
    a79a:	5e9b      	ldrsh	r3, [r3, r2]
    a79c:	b29b      	uxth	r3, r3
    a79e:	425b      	negs	r3, r3
    a7a0:	b29b      	uxth	r3, r3
    a7a2:	b21a      	sxth	r2, r3
    a7a4:	4b49      	ldr	r3, [pc, #292]	; (a8cc <CorrectIMUvalues+0x424>)
    a7a6:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    a7a8:	4b4b      	ldr	r3, [pc, #300]	; (a8d8 <CorrectIMUvalues+0x430>)
    a7aa:	2200      	movs	r2, #0
    a7ac:	5e9b      	ldrsh	r3, [r3, r2]
    a7ae:	b29b      	uxth	r3, r3
    a7b0:	425b      	negs	r3, r3
    a7b2:	b29b      	uxth	r3, r3
    a7b4:	b21a      	sxth	r2, r3
    a7b6:	4b47      	ldr	r3, [pc, #284]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a7b8:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    a7ba:	4b45      	ldr	r3, [pc, #276]	; (a8d0 <CorrectIMUvalues+0x428>)
    a7bc:	2200      	movs	r2, #0
    a7be:	5e9b      	ldrsh	r3, [r3, r2]
    a7c0:	b29b      	uxth	r3, r3
    a7c2:	425b      	negs	r3, r3
    a7c4:	b29b      	uxth	r3, r3
    a7c6:	b21a      	sxth	r2, r3
    a7c8:	4b44      	ldr	r3, [pc, #272]	; (a8dc <CorrectIMUvalues+0x434>)
    a7ca:	801a      	strh	r2, [r3, #0]
			cmx = my;
    a7cc:	4b46      	ldr	r3, [pc, #280]	; (a8e8 <CorrectIMUvalues+0x440>)
    a7ce:	2200      	movs	r2, #0
    a7d0:	5e9a      	ldrsh	r2, [r3, r2]
    a7d2:	4b44      	ldr	r3, [pc, #272]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a7d4:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    a7d6:	4b42      	ldr	r3, [pc, #264]	; (a8e0 <CorrectIMUvalues+0x438>)
    a7d8:	2200      	movs	r2, #0
    a7da:	5e9a      	ldrsh	r2, [r3, r2]
    a7dc:	4b43      	ldr	r3, [pc, #268]	; (a8ec <CorrectIMUvalues+0x444>)
    a7de:	801a      	strh	r2, [r3, #0]
}
    a7e0:	f000 fc04 	bl	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    a7e4:	1dbb      	adds	r3, r7, #6
    a7e6:	781b      	ldrb	r3, [r3, #0]
    a7e8:	2b05      	cmp	r3, #5
    a7ea:	d12b      	bne.n	a844 <CorrectIMUvalues+0x39c>
			cax = ax;
    a7ec:	4b34      	ldr	r3, [pc, #208]	; (a8c0 <CorrectIMUvalues+0x418>)
    a7ee:	2200      	movs	r2, #0
    a7f0:	5e9a      	ldrsh	r2, [r3, r2]
    a7f2:	4b34      	ldr	r3, [pc, #208]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a7f4:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    a7f6:	4b34      	ldr	r3, [pc, #208]	; (a8c8 <CorrectIMUvalues+0x420>)
    a7f8:	2200      	movs	r2, #0
    a7fa:	5e9b      	ldrsh	r3, [r3, r2]
    a7fc:	b29b      	uxth	r3, r3
    a7fe:	425b      	negs	r3, r3
    a800:	b29b      	uxth	r3, r3
    a802:	b21a      	sxth	r2, r3
    a804:	4b31      	ldr	r3, [pc, #196]	; (a8cc <CorrectIMUvalues+0x424>)
    a806:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    a808:	4b31      	ldr	r3, [pc, #196]	; (a8d0 <CorrectIMUvalues+0x428>)
    a80a:	2200      	movs	r2, #0
    a80c:	5e9a      	ldrsh	r2, [r3, r2]
    a80e:	4b31      	ldr	r3, [pc, #196]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a810:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    a812:	4b31      	ldr	r3, [pc, #196]	; (a8d8 <CorrectIMUvalues+0x430>)
    a814:	2200      	movs	r2, #0
    a816:	5e9b      	ldrsh	r3, [r3, r2]
    a818:	b29b      	uxth	r3, r3
    a81a:	425b      	negs	r3, r3
    a81c:	b29b      	uxth	r3, r3
    a81e:	b21a      	sxth	r2, r3
    a820:	4b2e      	ldr	r3, [pc, #184]	; (a8dc <CorrectIMUvalues+0x434>)
    a822:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    a824:	4b2e      	ldr	r3, [pc, #184]	; (a8e0 <CorrectIMUvalues+0x438>)
    a826:	2200      	movs	r2, #0
    a828:	5e9a      	ldrsh	r2, [r3, r2]
    a82a:	4b2e      	ldr	r3, [pc, #184]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a82c:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    a82e:	4b2e      	ldr	r3, [pc, #184]	; (a8e8 <CorrectIMUvalues+0x440>)
    a830:	2200      	movs	r2, #0
    a832:	5e9b      	ldrsh	r3, [r3, r2]
    a834:	b29b      	uxth	r3, r3
    a836:	425b      	negs	r3, r3
    a838:	b29b      	uxth	r3, r3
    a83a:	b21a      	sxth	r2, r3
    a83c:	4b2b      	ldr	r3, [pc, #172]	; (a8ec <CorrectIMUvalues+0x444>)
    a83e:	801a      	strh	r2, [r3, #0]
}
    a840:	f000 fbd4 	bl	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    a844:	1dbb      	adds	r3, r7, #6
    a846:	781b      	ldrb	r3, [r3, #0]
    a848:	2b06      	cmp	r3, #6
    a84a:	d001      	beq.n	a850 <CorrectIMUvalues+0x3a8>
    a84c:	f000 fbce 	bl	afec <CorrectIMUvalues+0xb44>
			cax = -ax;
    a850:	4b1b      	ldr	r3, [pc, #108]	; (a8c0 <CorrectIMUvalues+0x418>)
    a852:	2200      	movs	r2, #0
    a854:	5e9b      	ldrsh	r3, [r3, r2]
    a856:	b29b      	uxth	r3, r3
    a858:	425b      	negs	r3, r3
    a85a:	b29b      	uxth	r3, r3
    a85c:	b21a      	sxth	r2, r3
    a85e:	4b19      	ldr	r3, [pc, #100]	; (a8c4 <CorrectIMUvalues+0x41c>)
    a860:	801a      	strh	r2, [r3, #0]
			cay = ay;
    a862:	4b19      	ldr	r3, [pc, #100]	; (a8c8 <CorrectIMUvalues+0x420>)
    a864:	2200      	movs	r2, #0
    a866:	5e9a      	ldrsh	r2, [r3, r2]
    a868:	4b18      	ldr	r3, [pc, #96]	; (a8cc <CorrectIMUvalues+0x424>)
    a86a:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    a86c:	4b18      	ldr	r3, [pc, #96]	; (a8d0 <CorrectIMUvalues+0x428>)
    a86e:	2200      	movs	r2, #0
    a870:	5e9b      	ldrsh	r3, [r3, r2]
    a872:	b29b      	uxth	r3, r3
    a874:	425b      	negs	r3, r3
    a876:	b29b      	uxth	r3, r3
    a878:	b21a      	sxth	r2, r3
    a87a:	4b16      	ldr	r3, [pc, #88]	; (a8d4 <CorrectIMUvalues+0x42c>)
    a87c:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    a87e:	4b16      	ldr	r3, [pc, #88]	; (a8d8 <CorrectIMUvalues+0x430>)
    a880:	2200      	movs	r2, #0
    a882:	5e9a      	ldrsh	r2, [r3, r2]
    a884:	4b15      	ldr	r3, [pc, #84]	; (a8dc <CorrectIMUvalues+0x434>)
    a886:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    a888:	4b15      	ldr	r3, [pc, #84]	; (a8e0 <CorrectIMUvalues+0x438>)
    a88a:	2200      	movs	r2, #0
    a88c:	5e9b      	ldrsh	r3, [r3, r2]
    a88e:	b29b      	uxth	r3, r3
    a890:	425b      	negs	r3, r3
    a892:	b29b      	uxth	r3, r3
    a894:	b21a      	sxth	r2, r3
    a896:	4b13      	ldr	r3, [pc, #76]	; (a8e4 <CorrectIMUvalues+0x43c>)
    a898:	801a      	strh	r2, [r3, #0]
			cmy = my;
    a89a:	4b13      	ldr	r3, [pc, #76]	; (a8e8 <CorrectIMUvalues+0x440>)
    a89c:	2200      	movs	r2, #0
    a89e:	5e9a      	ldrsh	r2, [r3, r2]
    a8a0:	4b12      	ldr	r3, [pc, #72]	; (a8ec <CorrectIMUvalues+0x444>)
    a8a2:	801a      	strh	r2, [r3, #0]
}
    a8a4:	e3a2      	b.n	afec <CorrectIMUvalues+0xb44>
    a8a6:	46c0      	nop			; (mov r8, r8)
    a8a8:	200002ee 	.word	0x200002ee
    a8ac:	20000300 	.word	0x20000300
    a8b0:	200002e8 	.word	0x200002e8
    a8b4:	200002fa 	.word	0x200002fa
    a8b8:	200002f4 	.word	0x200002f4
    a8bc:	20000306 	.word	0x20000306
    a8c0:	200002ea 	.word	0x200002ea
    a8c4:	200002fc 	.word	0x200002fc
    a8c8:	200002ec 	.word	0x200002ec
    a8cc:	200002fe 	.word	0x200002fe
    a8d0:	200002e4 	.word	0x200002e4
    a8d4:	200002f6 	.word	0x200002f6
    a8d8:	200002e6 	.word	0x200002e6
    a8dc:	200002f8 	.word	0x200002f8
    a8e0:	200002f0 	.word	0x200002f0
    a8e4:	20000302 	.word	0x20000302
    a8e8:	200002f2 	.word	0x200002f2
    a8ec:	20000304 	.word	0x20000304
	} else if(connector_orient == ORIENT_LEFT){ // Connectors Left
    a8f0:	1dfb      	adds	r3, r7, #7
    a8f2:	781b      	ldrb	r3, [r3, #0]
    a8f4:	2b03      	cmp	r3, #3
    a8f6:	d000      	beq.n	a8fa <CorrectIMUvalues+0x452>
    a8f8:	e0cf      	b.n	aa9a <CorrectIMUvalues+0x5f2>
		caz = ax;
    a8fa:	4bd4      	ldr	r3, [pc, #848]	; (ac4c <CorrectIMUvalues+0x7a4>)
    a8fc:	2200      	movs	r2, #0
    a8fe:	5e9a      	ldrsh	r2, [r3, r2]
    a900:	4bd3      	ldr	r3, [pc, #844]	; (ac50 <CorrectIMUvalues+0x7a8>)
    a902:	801a      	strh	r2, [r3, #0]
		cgz = gx;
    a904:	4bd3      	ldr	r3, [pc, #844]	; (ac54 <CorrectIMUvalues+0x7ac>)
    a906:	2200      	movs	r2, #0
    a908:	5e9a      	ldrsh	r2, [r3, r2]
    a90a:	4bd3      	ldr	r3, [pc, #844]	; (ac58 <CorrectIMUvalues+0x7b0>)
    a90c:	801a      	strh	r2, [r3, #0]
		cmz = -mx;
    a90e:	4bd3      	ldr	r3, [pc, #844]	; (ac5c <CorrectIMUvalues+0x7b4>)
    a910:	2200      	movs	r2, #0
    a912:	5e9b      	ldrsh	r3, [r3, r2]
    a914:	b29b      	uxth	r3, r3
    a916:	425b      	negs	r3, r3
    a918:	b29b      	uxth	r3, r3
    a91a:	b21a      	sxth	r2, r3
    a91c:	4bd0      	ldr	r3, [pc, #832]	; (ac60 <CorrectIMUvalues+0x7b8>)
    a91e:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    a920:	1dbb      	adds	r3, r7, #6
    a922:	781b      	ldrb	r3, [r3, #0]
    a924:	2b01      	cmp	r3, #1
    a926:	d122      	bne.n	a96e <CorrectIMUvalues+0x4c6>
			cax = ay;
    a928:	4bce      	ldr	r3, [pc, #824]	; (ac64 <CorrectIMUvalues+0x7bc>)
    a92a:	2200      	movs	r2, #0
    a92c:	5e9a      	ldrsh	r2, [r3, r2]
    a92e:	4bce      	ldr	r3, [pc, #824]	; (ac68 <CorrectIMUvalues+0x7c0>)
    a930:	801a      	strh	r2, [r3, #0]
			cay = az;
    a932:	4bce      	ldr	r3, [pc, #824]	; (ac6c <CorrectIMUvalues+0x7c4>)
    a934:	2200      	movs	r2, #0
    a936:	5e9a      	ldrsh	r2, [r3, r2]
    a938:	4bcd      	ldr	r3, [pc, #820]	; (ac70 <CorrectIMUvalues+0x7c8>)
    a93a:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    a93c:	4bcd      	ldr	r3, [pc, #820]	; (ac74 <CorrectIMUvalues+0x7cc>)
    a93e:	2200      	movs	r2, #0
    a940:	5e9a      	ldrsh	r2, [r3, r2]
    a942:	4bcd      	ldr	r3, [pc, #820]	; (ac78 <CorrectIMUvalues+0x7d0>)
    a944:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    a946:	4bcd      	ldr	r3, [pc, #820]	; (ac7c <CorrectIMUvalues+0x7d4>)
    a948:	2200      	movs	r2, #0
    a94a:	5e9a      	ldrsh	r2, [r3, r2]
    a94c:	4bcc      	ldr	r3, [pc, #816]	; (ac80 <CorrectIMUvalues+0x7d8>)
    a94e:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    a950:	4bcc      	ldr	r3, [pc, #816]	; (ac84 <CorrectIMUvalues+0x7dc>)
    a952:	2200      	movs	r2, #0
    a954:	5e9b      	ldrsh	r3, [r3, r2]
    a956:	b29b      	uxth	r3, r3
    a958:	425b      	negs	r3, r3
    a95a:	b29b      	uxth	r3, r3
    a95c:	b21a      	sxth	r2, r3
    a95e:	4bca      	ldr	r3, [pc, #808]	; (ac88 <CorrectIMUvalues+0x7e0>)
    a960:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    a962:	4bca      	ldr	r3, [pc, #808]	; (ac8c <CorrectIMUvalues+0x7e4>)
    a964:	2200      	movs	r2, #0
    a966:	5e9a      	ldrsh	r2, [r3, r2]
    a968:	4bc9      	ldr	r3, [pc, #804]	; (ac90 <CorrectIMUvalues+0x7e8>)
    a96a:	801a      	strh	r2, [r3, #0]
}
    a96c:	e33e      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    a96e:	1dbb      	adds	r3, r7, #6
    a970:	781b      	ldrb	r3, [r3, #0]
    a972:	2b02      	cmp	r3, #2
    a974:	d132      	bne.n	a9dc <CorrectIMUvalues+0x534>
			cax = -ay;
    a976:	4bbb      	ldr	r3, [pc, #748]	; (ac64 <CorrectIMUvalues+0x7bc>)
    a978:	2200      	movs	r2, #0
    a97a:	5e9b      	ldrsh	r3, [r3, r2]
    a97c:	b29b      	uxth	r3, r3
    a97e:	425b      	negs	r3, r3
    a980:	b29b      	uxth	r3, r3
    a982:	b21a      	sxth	r2, r3
    a984:	4bb8      	ldr	r3, [pc, #736]	; (ac68 <CorrectIMUvalues+0x7c0>)
    a986:	801a      	strh	r2, [r3, #0]
			cay = -az;
    a988:	4bb8      	ldr	r3, [pc, #736]	; (ac6c <CorrectIMUvalues+0x7c4>)
    a98a:	2200      	movs	r2, #0
    a98c:	5e9b      	ldrsh	r3, [r3, r2]
    a98e:	b29b      	uxth	r3, r3
    a990:	425b      	negs	r3, r3
    a992:	b29b      	uxth	r3, r3
    a994:	b21a      	sxth	r2, r3
    a996:	4bb6      	ldr	r3, [pc, #728]	; (ac70 <CorrectIMUvalues+0x7c8>)
    a998:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    a99a:	4bb6      	ldr	r3, [pc, #728]	; (ac74 <CorrectIMUvalues+0x7cc>)
    a99c:	2200      	movs	r2, #0
    a99e:	5e9b      	ldrsh	r3, [r3, r2]
    a9a0:	b29b      	uxth	r3, r3
    a9a2:	425b      	negs	r3, r3
    a9a4:	b29b      	uxth	r3, r3
    a9a6:	b21a      	sxth	r2, r3
    a9a8:	4bb3      	ldr	r3, [pc, #716]	; (ac78 <CorrectIMUvalues+0x7d0>)
    a9aa:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    a9ac:	4bb3      	ldr	r3, [pc, #716]	; (ac7c <CorrectIMUvalues+0x7d4>)
    a9ae:	2200      	movs	r2, #0
    a9b0:	5e9b      	ldrsh	r3, [r3, r2]
    a9b2:	b29b      	uxth	r3, r3
    a9b4:	425b      	negs	r3, r3
    a9b6:	b29b      	uxth	r3, r3
    a9b8:	b21a      	sxth	r2, r3
    a9ba:	4bb1      	ldr	r3, [pc, #708]	; (ac80 <CorrectIMUvalues+0x7d8>)
    a9bc:	801a      	strh	r2, [r3, #0]
			cmx = my;
    a9be:	4bb1      	ldr	r3, [pc, #708]	; (ac84 <CorrectIMUvalues+0x7dc>)
    a9c0:	2200      	movs	r2, #0
    a9c2:	5e9a      	ldrsh	r2, [r3, r2]
    a9c4:	4bb0      	ldr	r3, [pc, #704]	; (ac88 <CorrectIMUvalues+0x7e0>)
    a9c6:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    a9c8:	4bb0      	ldr	r3, [pc, #704]	; (ac8c <CorrectIMUvalues+0x7e4>)
    a9ca:	2200      	movs	r2, #0
    a9cc:	5e9b      	ldrsh	r3, [r3, r2]
    a9ce:	b29b      	uxth	r3, r3
    a9d0:	425b      	negs	r3, r3
    a9d2:	b29b      	uxth	r3, r3
    a9d4:	b21a      	sxth	r2, r3
    a9d6:	4bae      	ldr	r3, [pc, #696]	; (ac90 <CorrectIMUvalues+0x7e8>)
    a9d8:	801a      	strh	r2, [r3, #0]
}
    a9da:	e307      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    a9dc:	1dbb      	adds	r3, r7, #6
    a9de:	781b      	ldrb	r3, [r3, #0]
    a9e0:	2b05      	cmp	r3, #5
    a9e2:	d12e      	bne.n	aa42 <CorrectIMUvalues+0x59a>
			cax = az;
    a9e4:	4ba1      	ldr	r3, [pc, #644]	; (ac6c <CorrectIMUvalues+0x7c4>)
    a9e6:	2200      	movs	r2, #0
    a9e8:	5e9a      	ldrsh	r2, [r3, r2]
    a9ea:	4b9f      	ldr	r3, [pc, #636]	; (ac68 <CorrectIMUvalues+0x7c0>)
    a9ec:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    a9ee:	4b9d      	ldr	r3, [pc, #628]	; (ac64 <CorrectIMUvalues+0x7bc>)
    a9f0:	2200      	movs	r2, #0
    a9f2:	5e9b      	ldrsh	r3, [r3, r2]
    a9f4:	b29b      	uxth	r3, r3
    a9f6:	425b      	negs	r3, r3
    a9f8:	b29b      	uxth	r3, r3
    a9fa:	b21a      	sxth	r2, r3
    a9fc:	4b9c      	ldr	r3, [pc, #624]	; (ac70 <CorrectIMUvalues+0x7c8>)
    a9fe:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    aa00:	4b9e      	ldr	r3, [pc, #632]	; (ac7c <CorrectIMUvalues+0x7d4>)
    aa02:	2200      	movs	r2, #0
    aa04:	5e9a      	ldrsh	r2, [r3, r2]
    aa06:	4b9c      	ldr	r3, [pc, #624]	; (ac78 <CorrectIMUvalues+0x7d0>)
    aa08:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    aa0a:	4b9a      	ldr	r3, [pc, #616]	; (ac74 <CorrectIMUvalues+0x7cc>)
    aa0c:	2200      	movs	r2, #0
    aa0e:	5e9b      	ldrsh	r3, [r3, r2]
    aa10:	b29b      	uxth	r3, r3
    aa12:	425b      	negs	r3, r3
    aa14:	b29b      	uxth	r3, r3
    aa16:	b21a      	sxth	r2, r3
    aa18:	4b99      	ldr	r3, [pc, #612]	; (ac80 <CorrectIMUvalues+0x7d8>)
    aa1a:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    aa1c:	4b9b      	ldr	r3, [pc, #620]	; (ac8c <CorrectIMUvalues+0x7e4>)
    aa1e:	2200      	movs	r2, #0
    aa20:	5e9b      	ldrsh	r3, [r3, r2]
    aa22:	b29b      	uxth	r3, r3
    aa24:	425b      	negs	r3, r3
    aa26:	b29b      	uxth	r3, r3
    aa28:	b21a      	sxth	r2, r3
    aa2a:	4b97      	ldr	r3, [pc, #604]	; (ac88 <CorrectIMUvalues+0x7e0>)
    aa2c:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    aa2e:	4b95      	ldr	r3, [pc, #596]	; (ac84 <CorrectIMUvalues+0x7dc>)
    aa30:	2200      	movs	r2, #0
    aa32:	5e9b      	ldrsh	r3, [r3, r2]
    aa34:	b29b      	uxth	r3, r3
    aa36:	425b      	negs	r3, r3
    aa38:	b29b      	uxth	r3, r3
    aa3a:	b21a      	sxth	r2, r3
    aa3c:	4b94      	ldr	r3, [pc, #592]	; (ac90 <CorrectIMUvalues+0x7e8>)
    aa3e:	801a      	strh	r2, [r3, #0]
}
    aa40:	e2d4      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    aa42:	1dbb      	adds	r3, r7, #6
    aa44:	781b      	ldrb	r3, [r3, #0]
    aa46:	2b06      	cmp	r3, #6
    aa48:	d000      	beq.n	aa4c <CorrectIMUvalues+0x5a4>
    aa4a:	e2cf      	b.n	afec <CorrectIMUvalues+0xb44>
			cax = -az;
    aa4c:	4b87      	ldr	r3, [pc, #540]	; (ac6c <CorrectIMUvalues+0x7c4>)
    aa4e:	2200      	movs	r2, #0
    aa50:	5e9b      	ldrsh	r3, [r3, r2]
    aa52:	b29b      	uxth	r3, r3
    aa54:	425b      	negs	r3, r3
    aa56:	b29b      	uxth	r3, r3
    aa58:	b21a      	sxth	r2, r3
    aa5a:	4b83      	ldr	r3, [pc, #524]	; (ac68 <CorrectIMUvalues+0x7c0>)
    aa5c:	801a      	strh	r2, [r3, #0]
			cay = ay;
    aa5e:	4b81      	ldr	r3, [pc, #516]	; (ac64 <CorrectIMUvalues+0x7bc>)
    aa60:	2200      	movs	r2, #0
    aa62:	5e9a      	ldrsh	r2, [r3, r2]
    aa64:	4b82      	ldr	r3, [pc, #520]	; (ac70 <CorrectIMUvalues+0x7c8>)
    aa66:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    aa68:	4b84      	ldr	r3, [pc, #528]	; (ac7c <CorrectIMUvalues+0x7d4>)
    aa6a:	2200      	movs	r2, #0
    aa6c:	5e9b      	ldrsh	r3, [r3, r2]
    aa6e:	b29b      	uxth	r3, r3
    aa70:	425b      	negs	r3, r3
    aa72:	b29b      	uxth	r3, r3
    aa74:	b21a      	sxth	r2, r3
    aa76:	4b80      	ldr	r3, [pc, #512]	; (ac78 <CorrectIMUvalues+0x7d0>)
    aa78:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    aa7a:	4b7e      	ldr	r3, [pc, #504]	; (ac74 <CorrectIMUvalues+0x7cc>)
    aa7c:	2200      	movs	r2, #0
    aa7e:	5e9a      	ldrsh	r2, [r3, r2]
    aa80:	4b7f      	ldr	r3, [pc, #508]	; (ac80 <CorrectIMUvalues+0x7d8>)
    aa82:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    aa84:	4b81      	ldr	r3, [pc, #516]	; (ac8c <CorrectIMUvalues+0x7e4>)
    aa86:	2200      	movs	r2, #0
    aa88:	5e9a      	ldrsh	r2, [r3, r2]
    aa8a:	4b7f      	ldr	r3, [pc, #508]	; (ac88 <CorrectIMUvalues+0x7e0>)
    aa8c:	801a      	strh	r2, [r3, #0]
			cmy = my;
    aa8e:	4b7d      	ldr	r3, [pc, #500]	; (ac84 <CorrectIMUvalues+0x7dc>)
    aa90:	2200      	movs	r2, #0
    aa92:	5e9a      	ldrsh	r2, [r3, r2]
    aa94:	4b7e      	ldr	r3, [pc, #504]	; (ac90 <CorrectIMUvalues+0x7e8>)
    aa96:	801a      	strh	r2, [r3, #0]
}
    aa98:	e2a8      	b.n	afec <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_RIGHT){ // Connectors Right
    aa9a:	1dfb      	adds	r3, r7, #7
    aa9c:	781b      	ldrb	r3, [r3, #0]
    aa9e:	2b04      	cmp	r3, #4
    aaa0:	d000      	beq.n	aaa4 <CorrectIMUvalues+0x5fc>
    aaa2:	e0f7      	b.n	ac94 <CorrectIMUvalues+0x7ec>
		caz = -ax;
    aaa4:	4b69      	ldr	r3, [pc, #420]	; (ac4c <CorrectIMUvalues+0x7a4>)
    aaa6:	2200      	movs	r2, #0
    aaa8:	5e9b      	ldrsh	r3, [r3, r2]
    aaaa:	b29b      	uxth	r3, r3
    aaac:	425b      	negs	r3, r3
    aaae:	b29b      	uxth	r3, r3
    aab0:	b21a      	sxth	r2, r3
    aab2:	4b67      	ldr	r3, [pc, #412]	; (ac50 <CorrectIMUvalues+0x7a8>)
    aab4:	801a      	strh	r2, [r3, #0]
		cgz = -gx;
    aab6:	4b67      	ldr	r3, [pc, #412]	; (ac54 <CorrectIMUvalues+0x7ac>)
    aab8:	2200      	movs	r2, #0
    aaba:	5e9b      	ldrsh	r3, [r3, r2]
    aabc:	b29b      	uxth	r3, r3
    aabe:	425b      	negs	r3, r3
    aac0:	b29b      	uxth	r3, r3
    aac2:	b21a      	sxth	r2, r3
    aac4:	4b64      	ldr	r3, [pc, #400]	; (ac58 <CorrectIMUvalues+0x7b0>)
    aac6:	801a      	strh	r2, [r3, #0]
		cmz = mx;
    aac8:	4b64      	ldr	r3, [pc, #400]	; (ac5c <CorrectIMUvalues+0x7b4>)
    aaca:	2200      	movs	r2, #0
    aacc:	5e9a      	ldrsh	r2, [r3, r2]
    aace:	4b64      	ldr	r3, [pc, #400]	; (ac60 <CorrectIMUvalues+0x7b8>)
    aad0:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    aad2:	1dbb      	adds	r3, r7, #6
    aad4:	781b      	ldrb	r3, [r3, #0]
    aad6:	2b01      	cmp	r3, #1
    aad8:	d126      	bne.n	ab28 <CorrectIMUvalues+0x680>
			cax = -ay;
    aada:	4b62      	ldr	r3, [pc, #392]	; (ac64 <CorrectIMUvalues+0x7bc>)
    aadc:	2200      	movs	r2, #0
    aade:	5e9b      	ldrsh	r3, [r3, r2]
    aae0:	b29b      	uxth	r3, r3
    aae2:	425b      	negs	r3, r3
    aae4:	b29b      	uxth	r3, r3
    aae6:	b21a      	sxth	r2, r3
    aae8:	4b5f      	ldr	r3, [pc, #380]	; (ac68 <CorrectIMUvalues+0x7c0>)
    aaea:	801a      	strh	r2, [r3, #0]
			cay = az;
    aaec:	4b5f      	ldr	r3, [pc, #380]	; (ac6c <CorrectIMUvalues+0x7c4>)
    aaee:	2200      	movs	r2, #0
    aaf0:	5e9a      	ldrsh	r2, [r3, r2]
    aaf2:	4b5f      	ldr	r3, [pc, #380]	; (ac70 <CorrectIMUvalues+0x7c8>)
    aaf4:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    aaf6:	4b5f      	ldr	r3, [pc, #380]	; (ac74 <CorrectIMUvalues+0x7cc>)
    aaf8:	2200      	movs	r2, #0
    aafa:	5e9b      	ldrsh	r3, [r3, r2]
    aafc:	b29b      	uxth	r3, r3
    aafe:	425b      	negs	r3, r3
    ab00:	b29b      	uxth	r3, r3
    ab02:	b21a      	sxth	r2, r3
    ab04:	4b5c      	ldr	r3, [pc, #368]	; (ac78 <CorrectIMUvalues+0x7d0>)
    ab06:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    ab08:	4b5c      	ldr	r3, [pc, #368]	; (ac7c <CorrectIMUvalues+0x7d4>)
    ab0a:	2200      	movs	r2, #0
    ab0c:	5e9a      	ldrsh	r2, [r3, r2]
    ab0e:	4b5c      	ldr	r3, [pc, #368]	; (ac80 <CorrectIMUvalues+0x7d8>)
    ab10:	801a      	strh	r2, [r3, #0]
			cmx = my;
    ab12:	4b5c      	ldr	r3, [pc, #368]	; (ac84 <CorrectIMUvalues+0x7dc>)
    ab14:	2200      	movs	r2, #0
    ab16:	5e9a      	ldrsh	r2, [r3, r2]
    ab18:	4b5b      	ldr	r3, [pc, #364]	; (ac88 <CorrectIMUvalues+0x7e0>)
    ab1a:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    ab1c:	4b5b      	ldr	r3, [pc, #364]	; (ac8c <CorrectIMUvalues+0x7e4>)
    ab1e:	2200      	movs	r2, #0
    ab20:	5e9a      	ldrsh	r2, [r3, r2]
    ab22:	4b5b      	ldr	r3, [pc, #364]	; (ac90 <CorrectIMUvalues+0x7e8>)
    ab24:	801a      	strh	r2, [r3, #0]
}
    ab26:	e261      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    ab28:	1dbb      	adds	r3, r7, #6
    ab2a:	781b      	ldrb	r3, [r3, #0]
    ab2c:	2b02      	cmp	r3, #2
    ab2e:	d12e      	bne.n	ab8e <CorrectIMUvalues+0x6e6>
			cax = ay;
    ab30:	4b4c      	ldr	r3, [pc, #304]	; (ac64 <CorrectIMUvalues+0x7bc>)
    ab32:	2200      	movs	r2, #0
    ab34:	5e9a      	ldrsh	r2, [r3, r2]
    ab36:	4b4c      	ldr	r3, [pc, #304]	; (ac68 <CorrectIMUvalues+0x7c0>)
    ab38:	801a      	strh	r2, [r3, #0]
			cay = -az;
    ab3a:	4b4c      	ldr	r3, [pc, #304]	; (ac6c <CorrectIMUvalues+0x7c4>)
    ab3c:	2200      	movs	r2, #0
    ab3e:	5e9b      	ldrsh	r3, [r3, r2]
    ab40:	b29b      	uxth	r3, r3
    ab42:	425b      	negs	r3, r3
    ab44:	b29b      	uxth	r3, r3
    ab46:	b21a      	sxth	r2, r3
    ab48:	4b49      	ldr	r3, [pc, #292]	; (ac70 <CorrectIMUvalues+0x7c8>)
    ab4a:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    ab4c:	4b49      	ldr	r3, [pc, #292]	; (ac74 <CorrectIMUvalues+0x7cc>)
    ab4e:	2200      	movs	r2, #0
    ab50:	5e9a      	ldrsh	r2, [r3, r2]
    ab52:	4b49      	ldr	r3, [pc, #292]	; (ac78 <CorrectIMUvalues+0x7d0>)
    ab54:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    ab56:	4b49      	ldr	r3, [pc, #292]	; (ac7c <CorrectIMUvalues+0x7d4>)
    ab58:	2200      	movs	r2, #0
    ab5a:	5e9b      	ldrsh	r3, [r3, r2]
    ab5c:	b29b      	uxth	r3, r3
    ab5e:	425b      	negs	r3, r3
    ab60:	b29b      	uxth	r3, r3
    ab62:	b21a      	sxth	r2, r3
    ab64:	4b46      	ldr	r3, [pc, #280]	; (ac80 <CorrectIMUvalues+0x7d8>)
    ab66:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    ab68:	4b46      	ldr	r3, [pc, #280]	; (ac84 <CorrectIMUvalues+0x7dc>)
    ab6a:	2200      	movs	r2, #0
    ab6c:	5e9b      	ldrsh	r3, [r3, r2]
    ab6e:	b29b      	uxth	r3, r3
    ab70:	425b      	negs	r3, r3
    ab72:	b29b      	uxth	r3, r3
    ab74:	b21a      	sxth	r2, r3
    ab76:	4b44      	ldr	r3, [pc, #272]	; (ac88 <CorrectIMUvalues+0x7e0>)
    ab78:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    ab7a:	4b44      	ldr	r3, [pc, #272]	; (ac8c <CorrectIMUvalues+0x7e4>)
    ab7c:	2200      	movs	r2, #0
    ab7e:	5e9b      	ldrsh	r3, [r3, r2]
    ab80:	b29b      	uxth	r3, r3
    ab82:	425b      	negs	r3, r3
    ab84:	b29b      	uxth	r3, r3
    ab86:	b21a      	sxth	r2, r3
    ab88:	4b41      	ldr	r3, [pc, #260]	; (ac90 <CorrectIMUvalues+0x7e8>)
    ab8a:	801a      	strh	r2, [r3, #0]
}
    ab8c:	e22e      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    ab8e:	1dbb      	adds	r3, r7, #6
    ab90:	781b      	ldrb	r3, [r3, #0]
    ab92:	2b05      	cmp	r3, #5
    ab94:	d132      	bne.n	abfc <CorrectIMUvalues+0x754>
			cax = -az;
    ab96:	4b35      	ldr	r3, [pc, #212]	; (ac6c <CorrectIMUvalues+0x7c4>)
    ab98:	2200      	movs	r2, #0
    ab9a:	5e9b      	ldrsh	r3, [r3, r2]
    ab9c:	b29b      	uxth	r3, r3
    ab9e:	425b      	negs	r3, r3
    aba0:	b29b      	uxth	r3, r3
    aba2:	b21a      	sxth	r2, r3
    aba4:	4b30      	ldr	r3, [pc, #192]	; (ac68 <CorrectIMUvalues+0x7c0>)
    aba6:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    aba8:	4b2e      	ldr	r3, [pc, #184]	; (ac64 <CorrectIMUvalues+0x7bc>)
    abaa:	2200      	movs	r2, #0
    abac:	5e9b      	ldrsh	r3, [r3, r2]
    abae:	b29b      	uxth	r3, r3
    abb0:	425b      	negs	r3, r3
    abb2:	b29b      	uxth	r3, r3
    abb4:	b21a      	sxth	r2, r3
    abb6:	4b2e      	ldr	r3, [pc, #184]	; (ac70 <CorrectIMUvalues+0x7c8>)
    abb8:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    abba:	4b30      	ldr	r3, [pc, #192]	; (ac7c <CorrectIMUvalues+0x7d4>)
    abbc:	2200      	movs	r2, #0
    abbe:	5e9b      	ldrsh	r3, [r3, r2]
    abc0:	b29b      	uxth	r3, r3
    abc2:	425b      	negs	r3, r3
    abc4:	b29b      	uxth	r3, r3
    abc6:	b21a      	sxth	r2, r3
    abc8:	4b2b      	ldr	r3, [pc, #172]	; (ac78 <CorrectIMUvalues+0x7d0>)
    abca:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    abcc:	4b29      	ldr	r3, [pc, #164]	; (ac74 <CorrectIMUvalues+0x7cc>)
    abce:	2200      	movs	r2, #0
    abd0:	5e9b      	ldrsh	r3, [r3, r2]
    abd2:	b29b      	uxth	r3, r3
    abd4:	425b      	negs	r3, r3
    abd6:	b29b      	uxth	r3, r3
    abd8:	b21a      	sxth	r2, r3
    abda:	4b29      	ldr	r3, [pc, #164]	; (ac80 <CorrectIMUvalues+0x7d8>)
    abdc:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    abde:	4b2b      	ldr	r3, [pc, #172]	; (ac8c <CorrectIMUvalues+0x7e4>)
    abe0:	2200      	movs	r2, #0
    abe2:	5e9a      	ldrsh	r2, [r3, r2]
    abe4:	4b28      	ldr	r3, [pc, #160]	; (ac88 <CorrectIMUvalues+0x7e0>)
    abe6:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    abe8:	4b26      	ldr	r3, [pc, #152]	; (ac84 <CorrectIMUvalues+0x7dc>)
    abea:	2200      	movs	r2, #0
    abec:	5e9b      	ldrsh	r3, [r3, r2]
    abee:	b29b      	uxth	r3, r3
    abf0:	425b      	negs	r3, r3
    abf2:	b29b      	uxth	r3, r3
    abf4:	b21a      	sxth	r2, r3
    abf6:	4b26      	ldr	r3, [pc, #152]	; (ac90 <CorrectIMUvalues+0x7e8>)
    abf8:	801a      	strh	r2, [r3, #0]
}
    abfa:	e1f7      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    abfc:	1dbb      	adds	r3, r7, #6
    abfe:	781b      	ldrb	r3, [r3, #0]
    ac00:	2b06      	cmp	r3, #6
    ac02:	d000      	beq.n	ac06 <CorrectIMUvalues+0x75e>
    ac04:	e1f2      	b.n	afec <CorrectIMUvalues+0xb44>
			cax = az;
    ac06:	4b19      	ldr	r3, [pc, #100]	; (ac6c <CorrectIMUvalues+0x7c4>)
    ac08:	2200      	movs	r2, #0
    ac0a:	5e9a      	ldrsh	r2, [r3, r2]
    ac0c:	4b16      	ldr	r3, [pc, #88]	; (ac68 <CorrectIMUvalues+0x7c0>)
    ac0e:	801a      	strh	r2, [r3, #0]
			cay = ay;
    ac10:	4b14      	ldr	r3, [pc, #80]	; (ac64 <CorrectIMUvalues+0x7bc>)
    ac12:	2200      	movs	r2, #0
    ac14:	5e9a      	ldrsh	r2, [r3, r2]
    ac16:	4b16      	ldr	r3, [pc, #88]	; (ac70 <CorrectIMUvalues+0x7c8>)
    ac18:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    ac1a:	4b18      	ldr	r3, [pc, #96]	; (ac7c <CorrectIMUvalues+0x7d4>)
    ac1c:	2200      	movs	r2, #0
    ac1e:	5e9a      	ldrsh	r2, [r3, r2]
    ac20:	4b15      	ldr	r3, [pc, #84]	; (ac78 <CorrectIMUvalues+0x7d0>)
    ac22:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    ac24:	4b13      	ldr	r3, [pc, #76]	; (ac74 <CorrectIMUvalues+0x7cc>)
    ac26:	2200      	movs	r2, #0
    ac28:	5e9a      	ldrsh	r2, [r3, r2]
    ac2a:	4b15      	ldr	r3, [pc, #84]	; (ac80 <CorrectIMUvalues+0x7d8>)
    ac2c:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    ac2e:	4b17      	ldr	r3, [pc, #92]	; (ac8c <CorrectIMUvalues+0x7e4>)
    ac30:	2200      	movs	r2, #0
    ac32:	5e9b      	ldrsh	r3, [r3, r2]
    ac34:	b29b      	uxth	r3, r3
    ac36:	425b      	negs	r3, r3
    ac38:	b29b      	uxth	r3, r3
    ac3a:	b21a      	sxth	r2, r3
    ac3c:	4b12      	ldr	r3, [pc, #72]	; (ac88 <CorrectIMUvalues+0x7e0>)
    ac3e:	801a      	strh	r2, [r3, #0]
			cmy = my;
    ac40:	4b10      	ldr	r3, [pc, #64]	; (ac84 <CorrectIMUvalues+0x7dc>)
    ac42:	2200      	movs	r2, #0
    ac44:	5e9a      	ldrsh	r2, [r3, r2]
    ac46:	4b12      	ldr	r3, [pc, #72]	; (ac90 <CorrectIMUvalues+0x7e8>)
    ac48:	801a      	strh	r2, [r3, #0]
}
    ac4a:	e1cf      	b.n	afec <CorrectIMUvalues+0xb44>
    ac4c:	200002ea 	.word	0x200002ea
    ac50:	20000300 	.word	0x20000300
    ac54:	200002e4 	.word	0x200002e4
    ac58:	200002fa 	.word	0x200002fa
    ac5c:	200002f0 	.word	0x200002f0
    ac60:	20000306 	.word	0x20000306
    ac64:	200002ec 	.word	0x200002ec
    ac68:	200002fc 	.word	0x200002fc
    ac6c:	200002ee 	.word	0x200002ee
    ac70:	200002fe 	.word	0x200002fe
    ac74:	200002e6 	.word	0x200002e6
    ac78:	200002f6 	.word	0x200002f6
    ac7c:	200002e8 	.word	0x200002e8
    ac80:	200002f8 	.word	0x200002f8
    ac84:	200002f2 	.word	0x200002f2
    ac88:	20000302 	.word	0x20000302
    ac8c:	200002f4 	.word	0x200002f4
    ac90:	20000304 	.word	0x20000304
	} else if(connector_orient == ORIENT_REAR){ // Connectors Rear
    ac94:	1dfb      	adds	r3, r7, #7
    ac96:	781b      	ldrb	r3, [r3, #0]
    ac98:	2b05      	cmp	r3, #5
    ac9a:	d000      	beq.n	ac9e <CorrectIMUvalues+0x7f6>
    ac9c:	e0d7      	b.n	ae4e <CorrectIMUvalues+0x9a6>
		caz = -ay;
    ac9e:	4bd5      	ldr	r3, [pc, #852]	; (aff4 <CorrectIMUvalues+0xb4c>)
    aca0:	2200      	movs	r2, #0
    aca2:	5e9b      	ldrsh	r3, [r3, r2]
    aca4:	b29b      	uxth	r3, r3
    aca6:	425b      	negs	r3, r3
    aca8:	b29b      	uxth	r3, r3
    acaa:	b21a      	sxth	r2, r3
    acac:	4bd2      	ldr	r3, [pc, #840]	; (aff8 <CorrectIMUvalues+0xb50>)
    acae:	801a      	strh	r2, [r3, #0]
		cgz = -gy;
    acb0:	4bd2      	ldr	r3, [pc, #840]	; (affc <CorrectIMUvalues+0xb54>)
    acb2:	2200      	movs	r2, #0
    acb4:	5e9b      	ldrsh	r3, [r3, r2]
    acb6:	b29b      	uxth	r3, r3
    acb8:	425b      	negs	r3, r3
    acba:	b29b      	uxth	r3, r3
    acbc:	b21a      	sxth	r2, r3
    acbe:	4bd0      	ldr	r3, [pc, #832]	; (b000 <CorrectIMUvalues+0xb58>)
    acc0:	801a      	strh	r2, [r3, #0]
		cmz = -my;
    acc2:	4bd0      	ldr	r3, [pc, #832]	; (b004 <CorrectIMUvalues+0xb5c>)
    acc4:	2200      	movs	r2, #0
    acc6:	5e9b      	ldrsh	r3, [r3, r2]
    acc8:	b29b      	uxth	r3, r3
    acca:	425b      	negs	r3, r3
    accc:	b29b      	uxth	r3, r3
    acce:	b21a      	sxth	r2, r3
    acd0:	4bcd      	ldr	r3, [pc, #820]	; (b008 <CorrectIMUvalues+0xb60>)
    acd2:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    acd4:	1dbb      	adds	r3, r7, #6
    acd6:	781b      	ldrb	r3, [r3, #0]
    acd8:	2b01      	cmp	r3, #1
    acda:	d11e      	bne.n	ad1a <CorrectIMUvalues+0x872>
			cax = ax;
    acdc:	4bcb      	ldr	r3, [pc, #812]	; (b00c <CorrectIMUvalues+0xb64>)
    acde:	2200      	movs	r2, #0
    ace0:	5e9a      	ldrsh	r2, [r3, r2]
    ace2:	4bcb      	ldr	r3, [pc, #812]	; (b010 <CorrectIMUvalues+0xb68>)
    ace4:	801a      	strh	r2, [r3, #0]
			cay = az;
    ace6:	4bcb      	ldr	r3, [pc, #812]	; (b014 <CorrectIMUvalues+0xb6c>)
    ace8:	2200      	movs	r2, #0
    acea:	5e9a      	ldrsh	r2, [r3, r2]
    acec:	4bca      	ldr	r3, [pc, #808]	; (b018 <CorrectIMUvalues+0xb70>)
    acee:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    acf0:	4bca      	ldr	r3, [pc, #808]	; (b01c <CorrectIMUvalues+0xb74>)
    acf2:	2200      	movs	r2, #0
    acf4:	5e9a      	ldrsh	r2, [r3, r2]
    acf6:	4bca      	ldr	r3, [pc, #808]	; (b020 <CorrectIMUvalues+0xb78>)
    acf8:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    acfa:	4bca      	ldr	r3, [pc, #808]	; (b024 <CorrectIMUvalues+0xb7c>)
    acfc:	2200      	movs	r2, #0
    acfe:	5e9a      	ldrsh	r2, [r3, r2]
    ad00:	4bc9      	ldr	r3, [pc, #804]	; (b028 <CorrectIMUvalues+0xb80>)
    ad02:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    ad04:	4bc9      	ldr	r3, [pc, #804]	; (b02c <CorrectIMUvalues+0xb84>)
    ad06:	2200      	movs	r2, #0
    ad08:	5e9a      	ldrsh	r2, [r3, r2]
    ad0a:	4bc9      	ldr	r3, [pc, #804]	; (b030 <CorrectIMUvalues+0xb88>)
    ad0c:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    ad0e:	4bc9      	ldr	r3, [pc, #804]	; (b034 <CorrectIMUvalues+0xb8c>)
    ad10:	2200      	movs	r2, #0
    ad12:	5e9a      	ldrsh	r2, [r3, r2]
    ad14:	4bc8      	ldr	r3, [pc, #800]	; (b038 <CorrectIMUvalues+0xb90>)
    ad16:	801a      	strh	r2, [r3, #0]
}
    ad18:	e168      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    ad1a:	1dbb      	adds	r3, r7, #6
    ad1c:	781b      	ldrb	r3, [r3, #0]
    ad1e:	2b02      	cmp	r3, #2
    ad20:	d136      	bne.n	ad90 <CorrectIMUvalues+0x8e8>
			cax = -ax;
    ad22:	4bba      	ldr	r3, [pc, #744]	; (b00c <CorrectIMUvalues+0xb64>)
    ad24:	2200      	movs	r2, #0
    ad26:	5e9b      	ldrsh	r3, [r3, r2]
    ad28:	b29b      	uxth	r3, r3
    ad2a:	425b      	negs	r3, r3
    ad2c:	b29b      	uxth	r3, r3
    ad2e:	b21a      	sxth	r2, r3
    ad30:	4bb7      	ldr	r3, [pc, #732]	; (b010 <CorrectIMUvalues+0xb68>)
    ad32:	801a      	strh	r2, [r3, #0]
			cay = -az;
    ad34:	4bb7      	ldr	r3, [pc, #732]	; (b014 <CorrectIMUvalues+0xb6c>)
    ad36:	2200      	movs	r2, #0
    ad38:	5e9b      	ldrsh	r3, [r3, r2]
    ad3a:	b29b      	uxth	r3, r3
    ad3c:	425b      	negs	r3, r3
    ad3e:	b29b      	uxth	r3, r3
    ad40:	b21a      	sxth	r2, r3
    ad42:	4bb5      	ldr	r3, [pc, #724]	; (b018 <CorrectIMUvalues+0xb70>)
    ad44:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    ad46:	4bb5      	ldr	r3, [pc, #724]	; (b01c <CorrectIMUvalues+0xb74>)
    ad48:	2200      	movs	r2, #0
    ad4a:	5e9b      	ldrsh	r3, [r3, r2]
    ad4c:	b29b      	uxth	r3, r3
    ad4e:	425b      	negs	r3, r3
    ad50:	b29b      	uxth	r3, r3
    ad52:	b21a      	sxth	r2, r3
    ad54:	4bb2      	ldr	r3, [pc, #712]	; (b020 <CorrectIMUvalues+0xb78>)
    ad56:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    ad58:	4bb2      	ldr	r3, [pc, #712]	; (b024 <CorrectIMUvalues+0xb7c>)
    ad5a:	2200      	movs	r2, #0
    ad5c:	5e9b      	ldrsh	r3, [r3, r2]
    ad5e:	b29b      	uxth	r3, r3
    ad60:	425b      	negs	r3, r3
    ad62:	b29b      	uxth	r3, r3
    ad64:	b21a      	sxth	r2, r3
    ad66:	4bb0      	ldr	r3, [pc, #704]	; (b028 <CorrectIMUvalues+0xb80>)
    ad68:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    ad6a:	4bb0      	ldr	r3, [pc, #704]	; (b02c <CorrectIMUvalues+0xb84>)
    ad6c:	2200      	movs	r2, #0
    ad6e:	5e9b      	ldrsh	r3, [r3, r2]
    ad70:	b29b      	uxth	r3, r3
    ad72:	425b      	negs	r3, r3
    ad74:	b29b      	uxth	r3, r3
    ad76:	b21a      	sxth	r2, r3
    ad78:	4bad      	ldr	r3, [pc, #692]	; (b030 <CorrectIMUvalues+0xb88>)
    ad7a:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    ad7c:	4bad      	ldr	r3, [pc, #692]	; (b034 <CorrectIMUvalues+0xb8c>)
    ad7e:	2200      	movs	r2, #0
    ad80:	5e9b      	ldrsh	r3, [r3, r2]
    ad82:	b29b      	uxth	r3, r3
    ad84:	425b      	negs	r3, r3
    ad86:	b29b      	uxth	r3, r3
    ad88:	b21a      	sxth	r2, r3
    ad8a:	4bab      	ldr	r3, [pc, #684]	; (b038 <CorrectIMUvalues+0xb90>)
    ad8c:	801a      	strh	r2, [r3, #0]
}
    ad8e:	e12d      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_LEFT){ // Power Left
    ad90:	1dbb      	adds	r3, r7, #6
    ad92:	781b      	ldrb	r3, [r3, #0]
    ad94:	2b03      	cmp	r3, #3
    ad96:	d12a      	bne.n	adee <CorrectIMUvalues+0x946>
			cax = -az;
    ad98:	4b9e      	ldr	r3, [pc, #632]	; (b014 <CorrectIMUvalues+0xb6c>)
    ad9a:	2200      	movs	r2, #0
    ad9c:	5e9b      	ldrsh	r3, [r3, r2]
    ad9e:	b29b      	uxth	r3, r3
    ada0:	425b      	negs	r3, r3
    ada2:	b29b      	uxth	r3, r3
    ada4:	b21a      	sxth	r2, r3
    ada6:	4b9a      	ldr	r3, [pc, #616]	; (b010 <CorrectIMUvalues+0xb68>)
    ada8:	801a      	strh	r2, [r3, #0]
			cay = ax;
    adaa:	4b98      	ldr	r3, [pc, #608]	; (b00c <CorrectIMUvalues+0xb64>)
    adac:	2200      	movs	r2, #0
    adae:	5e9a      	ldrsh	r2, [r3, r2]
    adb0:	4b99      	ldr	r3, [pc, #612]	; (b018 <CorrectIMUvalues+0xb70>)
    adb2:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    adb4:	4b9b      	ldr	r3, [pc, #620]	; (b024 <CorrectIMUvalues+0xb7c>)
    adb6:	2200      	movs	r2, #0
    adb8:	5e9b      	ldrsh	r3, [r3, r2]
    adba:	b29b      	uxth	r3, r3
    adbc:	425b      	negs	r3, r3
    adbe:	b29b      	uxth	r3, r3
    adc0:	b21a      	sxth	r2, r3
    adc2:	4b97      	ldr	r3, [pc, #604]	; (b020 <CorrectIMUvalues+0xb78>)
    adc4:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    adc6:	4b95      	ldr	r3, [pc, #596]	; (b01c <CorrectIMUvalues+0xb74>)
    adc8:	2200      	movs	r2, #0
    adca:	5e9a      	ldrsh	r2, [r3, r2]
    adcc:	4b96      	ldr	r3, [pc, #600]	; (b028 <CorrectIMUvalues+0xb80>)
    adce:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    add0:	4b98      	ldr	r3, [pc, #608]	; (b034 <CorrectIMUvalues+0xb8c>)
    add2:	2200      	movs	r2, #0
    add4:	5e9a      	ldrsh	r2, [r3, r2]
    add6:	4b96      	ldr	r3, [pc, #600]	; (b030 <CorrectIMUvalues+0xb88>)
    add8:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    adda:	4b94      	ldr	r3, [pc, #592]	; (b02c <CorrectIMUvalues+0xb84>)
    addc:	2200      	movs	r2, #0
    adde:	5e9b      	ldrsh	r3, [r3, r2]
    ade0:	b29b      	uxth	r3, r3
    ade2:	425b      	negs	r3, r3
    ade4:	b29b      	uxth	r3, r3
    ade6:	b21a      	sxth	r2, r3
    ade8:	4b93      	ldr	r3, [pc, #588]	; (b038 <CorrectIMUvalues+0xb90>)
    adea:	801a      	strh	r2, [r3, #0]
}
    adec:	e0fe      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    adee:	1dbb      	adds	r3, r7, #6
    adf0:	781b      	ldrb	r3, [r3, #0]
    adf2:	2b04      	cmp	r3, #4
    adf4:	d000      	beq.n	adf8 <CorrectIMUvalues+0x950>
    adf6:	e0f9      	b.n	afec <CorrectIMUvalues+0xb44>
			cax = az;
    adf8:	4b86      	ldr	r3, [pc, #536]	; (b014 <CorrectIMUvalues+0xb6c>)
    adfa:	2200      	movs	r2, #0
    adfc:	5e9a      	ldrsh	r2, [r3, r2]
    adfe:	4b84      	ldr	r3, [pc, #528]	; (b010 <CorrectIMUvalues+0xb68>)
    ae00:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    ae02:	4b82      	ldr	r3, [pc, #520]	; (b00c <CorrectIMUvalues+0xb64>)
    ae04:	2200      	movs	r2, #0
    ae06:	5e9b      	ldrsh	r3, [r3, r2]
    ae08:	b29b      	uxth	r3, r3
    ae0a:	425b      	negs	r3, r3
    ae0c:	b29b      	uxth	r3, r3
    ae0e:	b21a      	sxth	r2, r3
    ae10:	4b81      	ldr	r3, [pc, #516]	; (b018 <CorrectIMUvalues+0xb70>)
    ae12:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    ae14:	4b83      	ldr	r3, [pc, #524]	; (b024 <CorrectIMUvalues+0xb7c>)
    ae16:	2200      	movs	r2, #0
    ae18:	5e9a      	ldrsh	r2, [r3, r2]
    ae1a:	4b81      	ldr	r3, [pc, #516]	; (b020 <CorrectIMUvalues+0xb78>)
    ae1c:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    ae1e:	4b7f      	ldr	r3, [pc, #508]	; (b01c <CorrectIMUvalues+0xb74>)
    ae20:	2200      	movs	r2, #0
    ae22:	5e9b      	ldrsh	r3, [r3, r2]
    ae24:	b29b      	uxth	r3, r3
    ae26:	425b      	negs	r3, r3
    ae28:	b29b      	uxth	r3, r3
    ae2a:	b21a      	sxth	r2, r3
    ae2c:	4b7e      	ldr	r3, [pc, #504]	; (b028 <CorrectIMUvalues+0xb80>)
    ae2e:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    ae30:	4b80      	ldr	r3, [pc, #512]	; (b034 <CorrectIMUvalues+0xb8c>)
    ae32:	2200      	movs	r2, #0
    ae34:	5e9b      	ldrsh	r3, [r3, r2]
    ae36:	b29b      	uxth	r3, r3
    ae38:	425b      	negs	r3, r3
    ae3a:	b29b      	uxth	r3, r3
    ae3c:	b21a      	sxth	r2, r3
    ae3e:	4b7c      	ldr	r3, [pc, #496]	; (b030 <CorrectIMUvalues+0xb88>)
    ae40:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    ae42:	4b7a      	ldr	r3, [pc, #488]	; (b02c <CorrectIMUvalues+0xb84>)
    ae44:	2200      	movs	r2, #0
    ae46:	5e9a      	ldrsh	r2, [r3, r2]
    ae48:	4b7b      	ldr	r3, [pc, #492]	; (b038 <CorrectIMUvalues+0xb90>)
    ae4a:	801a      	strh	r2, [r3, #0]
}
    ae4c:	e0ce      	b.n	afec <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_FRONT){ // Connectors Front
    ae4e:	1dfb      	adds	r3, r7, #7
    ae50:	781b      	ldrb	r3, [r3, #0]
    ae52:	2b06      	cmp	r3, #6
    ae54:	d000      	beq.n	ae58 <CorrectIMUvalues+0x9b0>
    ae56:	e0c9      	b.n	afec <CorrectIMUvalues+0xb44>
		caz = ay;
    ae58:	4b66      	ldr	r3, [pc, #408]	; (aff4 <CorrectIMUvalues+0xb4c>)
    ae5a:	2200      	movs	r2, #0
    ae5c:	5e9a      	ldrsh	r2, [r3, r2]
    ae5e:	4b66      	ldr	r3, [pc, #408]	; (aff8 <CorrectIMUvalues+0xb50>)
    ae60:	801a      	strh	r2, [r3, #0]
		cgz = gy;
    ae62:	4b66      	ldr	r3, [pc, #408]	; (affc <CorrectIMUvalues+0xb54>)
    ae64:	2200      	movs	r2, #0
    ae66:	5e9a      	ldrsh	r2, [r3, r2]
    ae68:	4b65      	ldr	r3, [pc, #404]	; (b000 <CorrectIMUvalues+0xb58>)
    ae6a:	801a      	strh	r2, [r3, #0]
		cgz = my;
    ae6c:	4b65      	ldr	r3, [pc, #404]	; (b004 <CorrectIMUvalues+0xb5c>)
    ae6e:	2200      	movs	r2, #0
    ae70:	5e9a      	ldrsh	r2, [r3, r2]
    ae72:	4b63      	ldr	r3, [pc, #396]	; (b000 <CorrectIMUvalues+0xb58>)
    ae74:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    ae76:	1dbb      	adds	r3, r7, #6
    ae78:	781b      	ldrb	r3, [r3, #0]
    ae7a:	2b01      	cmp	r3, #1
    ae7c:	d12a      	bne.n	aed4 <CorrectIMUvalues+0xa2c>
			cax = -ax;
    ae7e:	4b63      	ldr	r3, [pc, #396]	; (b00c <CorrectIMUvalues+0xb64>)
    ae80:	2200      	movs	r2, #0
    ae82:	5e9b      	ldrsh	r3, [r3, r2]
    ae84:	b29b      	uxth	r3, r3
    ae86:	425b      	negs	r3, r3
    ae88:	b29b      	uxth	r3, r3
    ae8a:	b21a      	sxth	r2, r3
    ae8c:	4b60      	ldr	r3, [pc, #384]	; (b010 <CorrectIMUvalues+0xb68>)
    ae8e:	801a      	strh	r2, [r3, #0]
			cay = az;
    ae90:	4b60      	ldr	r3, [pc, #384]	; (b014 <CorrectIMUvalues+0xb6c>)
    ae92:	2200      	movs	r2, #0
    ae94:	5e9a      	ldrsh	r2, [r3, r2]
    ae96:	4b60      	ldr	r3, [pc, #384]	; (b018 <CorrectIMUvalues+0xb70>)
    ae98:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    ae9a:	4b60      	ldr	r3, [pc, #384]	; (b01c <CorrectIMUvalues+0xb74>)
    ae9c:	2200      	movs	r2, #0
    ae9e:	5e9b      	ldrsh	r3, [r3, r2]
    aea0:	b29b      	uxth	r3, r3
    aea2:	425b      	negs	r3, r3
    aea4:	b29b      	uxth	r3, r3
    aea6:	b21a      	sxth	r2, r3
    aea8:	4b5d      	ldr	r3, [pc, #372]	; (b020 <CorrectIMUvalues+0xb78>)
    aeaa:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    aeac:	4b5d      	ldr	r3, [pc, #372]	; (b024 <CorrectIMUvalues+0xb7c>)
    aeae:	2200      	movs	r2, #0
    aeb0:	5e9a      	ldrsh	r2, [r3, r2]
    aeb2:	4b5d      	ldr	r3, [pc, #372]	; (b028 <CorrectIMUvalues+0xb80>)
    aeb4:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    aeb6:	4b5d      	ldr	r3, [pc, #372]	; (b02c <CorrectIMUvalues+0xb84>)
    aeb8:	2200      	movs	r2, #0
    aeba:	5e9b      	ldrsh	r3, [r3, r2]
    aebc:	b29b      	uxth	r3, r3
    aebe:	425b      	negs	r3, r3
    aec0:	b29b      	uxth	r3, r3
    aec2:	b21a      	sxth	r2, r3
    aec4:	4b5a      	ldr	r3, [pc, #360]	; (b030 <CorrectIMUvalues+0xb88>)
    aec6:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    aec8:	4b5a      	ldr	r3, [pc, #360]	; (b034 <CorrectIMUvalues+0xb8c>)
    aeca:	2200      	movs	r2, #0
    aecc:	5e9a      	ldrsh	r2, [r3, r2]
    aece:	4b5a      	ldr	r3, [pc, #360]	; (b038 <CorrectIMUvalues+0xb90>)
    aed0:	801a      	strh	r2, [r3, #0]
}
    aed2:	e08b      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    aed4:	1dbb      	adds	r3, r7, #6
    aed6:	781b      	ldrb	r3, [r3, #0]
    aed8:	2b02      	cmp	r3, #2
    aeda:	d12a      	bne.n	af32 <CorrectIMUvalues+0xa8a>
			cax = ax;
    aedc:	4b4b      	ldr	r3, [pc, #300]	; (b00c <CorrectIMUvalues+0xb64>)
    aede:	2200      	movs	r2, #0
    aee0:	5e9a      	ldrsh	r2, [r3, r2]
    aee2:	4b4b      	ldr	r3, [pc, #300]	; (b010 <CorrectIMUvalues+0xb68>)
    aee4:	801a      	strh	r2, [r3, #0]
			cay = -az;
    aee6:	4b4b      	ldr	r3, [pc, #300]	; (b014 <CorrectIMUvalues+0xb6c>)
    aee8:	2200      	movs	r2, #0
    aeea:	5e9b      	ldrsh	r3, [r3, r2]
    aeec:	b29b      	uxth	r3, r3
    aeee:	425b      	negs	r3, r3
    aef0:	b29b      	uxth	r3, r3
    aef2:	b21a      	sxth	r2, r3
    aef4:	4b48      	ldr	r3, [pc, #288]	; (b018 <CorrectIMUvalues+0xb70>)
    aef6:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    aef8:	4b48      	ldr	r3, [pc, #288]	; (b01c <CorrectIMUvalues+0xb74>)
    aefa:	2200      	movs	r2, #0
    aefc:	5e9a      	ldrsh	r2, [r3, r2]
    aefe:	4b48      	ldr	r3, [pc, #288]	; (b020 <CorrectIMUvalues+0xb78>)
    af00:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    af02:	4b48      	ldr	r3, [pc, #288]	; (b024 <CorrectIMUvalues+0xb7c>)
    af04:	2200      	movs	r2, #0
    af06:	5e9b      	ldrsh	r3, [r3, r2]
    af08:	b29b      	uxth	r3, r3
    af0a:	425b      	negs	r3, r3
    af0c:	b29b      	uxth	r3, r3
    af0e:	b21a      	sxth	r2, r3
    af10:	4b45      	ldr	r3, [pc, #276]	; (b028 <CorrectIMUvalues+0xb80>)
    af12:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    af14:	4b45      	ldr	r3, [pc, #276]	; (b02c <CorrectIMUvalues+0xb84>)
    af16:	2200      	movs	r2, #0
    af18:	5e9a      	ldrsh	r2, [r3, r2]
    af1a:	4b45      	ldr	r3, [pc, #276]	; (b030 <CorrectIMUvalues+0xb88>)
    af1c:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    af1e:	4b45      	ldr	r3, [pc, #276]	; (b034 <CorrectIMUvalues+0xb8c>)
    af20:	2200      	movs	r2, #0
    af22:	5e9b      	ldrsh	r3, [r3, r2]
    af24:	b29b      	uxth	r3, r3
    af26:	425b      	negs	r3, r3
    af28:	b29b      	uxth	r3, r3
    af2a:	b21a      	sxth	r2, r3
    af2c:	4b42      	ldr	r3, [pc, #264]	; (b038 <CorrectIMUvalues+0xb90>)
    af2e:	801a      	strh	r2, [r3, #0]
}
    af30:	e05c      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_LEFT){ // Power Left
    af32:	1dbb      	adds	r3, r7, #6
    af34:	781b      	ldrb	r3, [r3, #0]
    af36:	2b03      	cmp	r3, #3
    af38:	d126      	bne.n	af88 <CorrectIMUvalues+0xae0>
			cax = az;
    af3a:	4b36      	ldr	r3, [pc, #216]	; (b014 <CorrectIMUvalues+0xb6c>)
    af3c:	2200      	movs	r2, #0
    af3e:	5e9a      	ldrsh	r2, [r3, r2]
    af40:	4b33      	ldr	r3, [pc, #204]	; (b010 <CorrectIMUvalues+0xb68>)
    af42:	801a      	strh	r2, [r3, #0]
			cay = ax;
    af44:	4b31      	ldr	r3, [pc, #196]	; (b00c <CorrectIMUvalues+0xb64>)
    af46:	2200      	movs	r2, #0
    af48:	5e9a      	ldrsh	r2, [r3, r2]
    af4a:	4b33      	ldr	r3, [pc, #204]	; (b018 <CorrectIMUvalues+0xb70>)
    af4c:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    af4e:	4b35      	ldr	r3, [pc, #212]	; (b024 <CorrectIMUvalues+0xb7c>)
    af50:	2200      	movs	r2, #0
    af52:	5e9a      	ldrsh	r2, [r3, r2]
    af54:	4b32      	ldr	r3, [pc, #200]	; (b020 <CorrectIMUvalues+0xb78>)
    af56:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    af58:	4b30      	ldr	r3, [pc, #192]	; (b01c <CorrectIMUvalues+0xb74>)
    af5a:	2200      	movs	r2, #0
    af5c:	5e9a      	ldrsh	r2, [r3, r2]
    af5e:	4b32      	ldr	r3, [pc, #200]	; (b028 <CorrectIMUvalues+0xb80>)
    af60:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    af62:	4b34      	ldr	r3, [pc, #208]	; (b034 <CorrectIMUvalues+0xb8c>)
    af64:	2200      	movs	r2, #0
    af66:	5e9b      	ldrsh	r3, [r3, r2]
    af68:	b29b      	uxth	r3, r3
    af6a:	425b      	negs	r3, r3
    af6c:	b29b      	uxth	r3, r3
    af6e:	b21a      	sxth	r2, r3
    af70:	4b2f      	ldr	r3, [pc, #188]	; (b030 <CorrectIMUvalues+0xb88>)
    af72:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    af74:	4b2d      	ldr	r3, [pc, #180]	; (b02c <CorrectIMUvalues+0xb84>)
    af76:	2200      	movs	r2, #0
    af78:	5e9b      	ldrsh	r3, [r3, r2]
    af7a:	b29b      	uxth	r3, r3
    af7c:	425b      	negs	r3, r3
    af7e:	b29b      	uxth	r3, r3
    af80:	b21a      	sxth	r2, r3
    af82:	4b2d      	ldr	r3, [pc, #180]	; (b038 <CorrectIMUvalues+0xb90>)
    af84:	801a      	strh	r2, [r3, #0]
}
    af86:	e031      	b.n	afec <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    af88:	1dbb      	adds	r3, r7, #6
    af8a:	781b      	ldrb	r3, [r3, #0]
    af8c:	2b04      	cmp	r3, #4
    af8e:	d12d      	bne.n	afec <CorrectIMUvalues+0xb44>
			cax = -az;
    af90:	4b20      	ldr	r3, [pc, #128]	; (b014 <CorrectIMUvalues+0xb6c>)
    af92:	2200      	movs	r2, #0
    af94:	5e9b      	ldrsh	r3, [r3, r2]
    af96:	b29b      	uxth	r3, r3
    af98:	425b      	negs	r3, r3
    af9a:	b29b      	uxth	r3, r3
    af9c:	b21a      	sxth	r2, r3
    af9e:	4b1c      	ldr	r3, [pc, #112]	; (b010 <CorrectIMUvalues+0xb68>)
    afa0:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    afa2:	4b1a      	ldr	r3, [pc, #104]	; (b00c <CorrectIMUvalues+0xb64>)
    afa4:	2200      	movs	r2, #0
    afa6:	5e9b      	ldrsh	r3, [r3, r2]
    afa8:	b29b      	uxth	r3, r3
    afaa:	425b      	negs	r3, r3
    afac:	b29b      	uxth	r3, r3
    afae:	b21a      	sxth	r2, r3
    afb0:	4b19      	ldr	r3, [pc, #100]	; (b018 <CorrectIMUvalues+0xb70>)
    afb2:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    afb4:	4b1b      	ldr	r3, [pc, #108]	; (b024 <CorrectIMUvalues+0xb7c>)
    afb6:	2200      	movs	r2, #0
    afb8:	5e9b      	ldrsh	r3, [r3, r2]
    afba:	b29b      	uxth	r3, r3
    afbc:	425b      	negs	r3, r3
    afbe:	b29b      	uxth	r3, r3
    afc0:	b21a      	sxth	r2, r3
    afc2:	4b17      	ldr	r3, [pc, #92]	; (b020 <CorrectIMUvalues+0xb78>)
    afc4:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    afc6:	4b15      	ldr	r3, [pc, #84]	; (b01c <CorrectIMUvalues+0xb74>)
    afc8:	2200      	movs	r2, #0
    afca:	5e9b      	ldrsh	r3, [r3, r2]
    afcc:	b29b      	uxth	r3, r3
    afce:	425b      	negs	r3, r3
    afd0:	b29b      	uxth	r3, r3
    afd2:	b21a      	sxth	r2, r3
    afd4:	4b14      	ldr	r3, [pc, #80]	; (b028 <CorrectIMUvalues+0xb80>)
    afd6:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    afd8:	4b16      	ldr	r3, [pc, #88]	; (b034 <CorrectIMUvalues+0xb8c>)
    afda:	2200      	movs	r2, #0
    afdc:	5e9a      	ldrsh	r2, [r3, r2]
    afde:	4b14      	ldr	r3, [pc, #80]	; (b030 <CorrectIMUvalues+0xb88>)
    afe0:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    afe2:	4b12      	ldr	r3, [pc, #72]	; (b02c <CorrectIMUvalues+0xb84>)
    afe4:	2200      	movs	r2, #0
    afe6:	5e9a      	ldrsh	r2, [r3, r2]
    afe8:	4b13      	ldr	r3, [pc, #76]	; (b038 <CorrectIMUvalues+0xb90>)
    afea:	801a      	strh	r2, [r3, #0]
}
    afec:	46c0      	nop			; (mov r8, r8)
    afee:	46bd      	mov	sp, r7
    aff0:	b002      	add	sp, #8
    aff2:	bd80      	pop	{r7, pc}
    aff4:	200002ec 	.word	0x200002ec
    aff8:	20000300 	.word	0x20000300
    affc:	200002e6 	.word	0x200002e6
    b000:	200002fa 	.word	0x200002fa
    b004:	200002f2 	.word	0x200002f2
    b008:	20000306 	.word	0x20000306
    b00c:	200002ea 	.word	0x200002ea
    b010:	200002fc 	.word	0x200002fc
    b014:	200002ee 	.word	0x200002ee
    b018:	200002fe 	.word	0x200002fe
    b01c:	200002e4 	.word	0x200002e4
    b020:	200002f6 	.word	0x200002f6
    b024:	200002e8 	.word	0x200002e8
    b028:	200002f8 	.word	0x200002f8
    b02c:	200002f0 	.word	0x200002f0
    b030:	20000302 	.word	0x20000302
    b034:	200002f4 	.word	0x200002f4
    b038:	20000304 	.word	0x20000304

0000b03c <configure_tc>:
void configure_tc(void);
void check_time(uint32_t* time_var);
void check_time_micros(uint32_t* time_var);

void configure_tc(void)
{
    b03c:	b580      	push	{r7, lr}
    b03e:	b08e      	sub	sp, #56	; 0x38
    b040:	af00      	add	r7, sp, #0
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
    b042:	1d3b      	adds	r3, r7, #4
    b044:	0018      	movs	r0, r3
    b046:	4b0e      	ldr	r3, [pc, #56]	; (b080 <configure_tc+0x44>)
    b048:	4798      	blx	r3
	
	config_tc.counter_size = TC_COUNTER_SIZE_32BIT;
    b04a:	1d3b      	adds	r3, r7, #4
    b04c:	2208      	movs	r2, #8
    b04e:	709a      	strb	r2, [r3, #2]
	config_tc.count_direction = TC_COUNT_DIRECTION_UP;
    b050:	1d3b      	adds	r3, r7, #4
    b052:	2200      	movs	r2, #0
    b054:	739a      	strb	r2, [r3, #14]
	config_tc.clock_source =  GCLK_CLKCTRL_GEN_GCLK0;
    b056:	1d3b      	adds	r3, r7, #4
    b058:	2200      	movs	r2, #0
    b05a:	701a      	strb	r2, [r3, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1;
    b05c:	1d3b      	adds	r3, r7, #4
    b05e:	2200      	movs	r2, #0
    b060:	809a      	strh	r2, [r3, #4]

	tc_init(&tc0, TC4, &config_tc);
    b062:	1d3a      	adds	r2, r7, #4
    b064:	4907      	ldr	r1, [pc, #28]	; (b084 <configure_tc+0x48>)
    b066:	4b08      	ldr	r3, [pc, #32]	; (b088 <configure_tc+0x4c>)
    b068:	0018      	movs	r0, r3
    b06a:	4b08      	ldr	r3, [pc, #32]	; (b08c <configure_tc+0x50>)
    b06c:	4798      	blx	r3
	tc_enable(&tc0);
    b06e:	4b06      	ldr	r3, [pc, #24]	; (b088 <configure_tc+0x4c>)
    b070:	0018      	movs	r0, r3
    b072:	4b07      	ldr	r3, [pc, #28]	; (b090 <configure_tc+0x54>)
    b074:	4798      	blx	r3
}
    b076:	46c0      	nop			; (mov r8, r8)
    b078:	46bd      	mov	sp, r7
    b07a:	b00e      	add	sp, #56	; 0x38
    b07c:	bd80      	pop	{r7, pc}
    b07e:	46c0      	nop			; (mov r8, r8)
    b080:	00009293 	.word	0x00009293
    b084:	42003000 	.word	0x42003000
    b088:	20000778 	.word	0x20000778
    b08c:	00005871 	.word	0x00005871
    b090:	0000931d 	.word	0x0000931d

0000b094 <millis>:



uint32_t millis()
{
    b094:	b580      	push	{r7, lr}
    b096:	af00      	add	r7, sp, #0
	return (tc_get_count_value(&tc0)/7500);
    b098:	4b06      	ldr	r3, [pc, #24]	; (b0b4 <millis+0x20>)
    b09a:	0018      	movs	r0, r3
    b09c:	4b06      	ldr	r3, [pc, #24]	; (b0b8 <millis+0x24>)
    b09e:	4798      	blx	r3
    b0a0:	0002      	movs	r2, r0
    b0a2:	4b06      	ldr	r3, [pc, #24]	; (b0bc <millis+0x28>)
    b0a4:	4906      	ldr	r1, [pc, #24]	; (b0c0 <millis+0x2c>)
    b0a6:	0010      	movs	r0, r2
    b0a8:	4798      	blx	r3
    b0aa:	0003      	movs	r3, r0
}
    b0ac:	0018      	movs	r0, r3
    b0ae:	46bd      	mov	sp, r7
    b0b0:	bd80      	pop	{r7, pc}
    b0b2:	46c0      	nop			; (mov r8, r8)
    b0b4:	20000778 	.word	0x20000778
    b0b8:	00005cc1 	.word	0x00005cc1
    b0bc:	000142ad 	.word	0x000142ad
    b0c0:	00001d4c 	.word	0x00001d4c

0000b0c4 <check_time>:
uint32_t micros()
{
	return (tc_get_count_value(&tc0)/7.5);
}

void check_time(uint32_t* time_var){
    b0c4:	b590      	push	{r4, r7, lr}
    b0c6:	b083      	sub	sp, #12
    b0c8:	af00      	add	r7, sp, #0
    b0ca:	6078      	str	r0, [r7, #4]
	if(*time_var > millis())
    b0cc:	687b      	ldr	r3, [r7, #4]
    b0ce:	681c      	ldr	r4, [r3, #0]
    b0d0:	4b05      	ldr	r3, [pc, #20]	; (b0e8 <check_time+0x24>)
    b0d2:	4798      	blx	r3
    b0d4:	0003      	movs	r3, r0
    b0d6:	429c      	cmp	r4, r3
    b0d8:	d902      	bls.n	b0e0 <check_time+0x1c>
		*time_var = 0;
    b0da:	687b      	ldr	r3, [r7, #4]
    b0dc:	2200      	movs	r2, #0
    b0de:	601a      	str	r2, [r3, #0]
}
    b0e0:	46c0      	nop			; (mov r8, r8)
    b0e2:	46bd      	mov	sp, r7
    b0e4:	b003      	add	sp, #12
    b0e6:	bd90      	pop	{r4, r7, pc}
    b0e8:	0000b095 	.word	0x0000b095

0000b0ec <configure_LED_PWM>:



// Configure all of the LED ports as PWM outputs
void configure_LED_PWM(void)
{
    b0ec:	b580      	push	{r7, lr}
    b0ee:	b0aa      	sub	sp, #168	; 0xa8
    b0f0:	af00      	add	r7, sp, #0
struct tcc_config config_tcc;
tcc_get_config_defaults(&config_tcc, TCC0);
    b0f2:	4a58      	ldr	r2, [pc, #352]	; (b254 <configure_LED_PWM+0x168>)
    b0f4:	1d3b      	adds	r3, r7, #4
    b0f6:	0011      	movs	r1, r2
    b0f8:	0018      	movs	r0, r3
    b0fa:	4b57      	ldr	r3, [pc, #348]	; (b258 <configure_LED_PWM+0x16c>)
    b0fc:	4798      	blx	r3
config_tcc.counter.period = 0xFFFF;
    b0fe:	1d3b      	adds	r3, r7, #4
    b100:	4a56      	ldr	r2, [pc, #344]	; (b25c <configure_LED_PWM+0x170>)
    b102:	605a      	str	r2, [r3, #4]
config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    b104:	1d3b      	adds	r3, r7, #4
    b106:	2202      	movs	r2, #2
    b108:	761a      	strb	r2, [r3, #24]

config_tcc.compare.match[0] = 0;
    b10a:	1d3b      	adds	r3, r7, #4
    b10c:	2200      	movs	r2, #0
    b10e:	61da      	str	r2, [r3, #28]
config_tcc.compare.match[1] = 0;
    b110:	1d3b      	adds	r3, r7, #4
    b112:	2200      	movs	r2, #0
    b114:	621a      	str	r2, [r3, #32]
config_tcc.compare.match[2] = 0;
    b116:	1d3b      	adds	r3, r7, #4
    b118:	2200      	movs	r2, #0
    b11a:	625a      	str	r2, [r3, #36]	; 0x24
config_tcc.compare.match[3] = 0;
    b11c:	1d3b      	adds	r3, r7, #4
    b11e:	2200      	movs	r2, #0
    b120:	629a      	str	r2, [r3, #40]	; 0x28
config_tcc.pins.enable_wave_out_pin[0] = true;
    b122:	1d3b      	adds	r3, r7, #4
    b124:	2298      	movs	r2, #152	; 0x98
    b126:	2101      	movs	r1, #1
    b128:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[1] = true;
    b12a:	1d3b      	adds	r3, r7, #4
    b12c:	2299      	movs	r2, #153	; 0x99
    b12e:	2101      	movs	r1, #1
    b130:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[2] = true;
    b132:	1d3b      	adds	r3, r7, #4
    b134:	229a      	movs	r2, #154	; 0x9a
    b136:	2101      	movs	r1, #1
    b138:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[3] = true;
    b13a:	1d3b      	adds	r3, r7, #4
    b13c:	229b      	movs	r2, #155	; 0x9b
    b13e:	2101      	movs	r1, #1
    b140:	5499      	strb	r1, [r3, r2]
config_tcc.pins.wave_out_pin[0]        = PIN_PA14F_TCC0_WO4; 
    b142:	1d3b      	adds	r3, r7, #4
    b144:	220e      	movs	r2, #14
    b146:	659a      	str	r2, [r3, #88]	; 0x58
config_tcc.pins.wave_out_pin[1]        = PIN_PB11F_TCC0_WO5; 
    b148:	1d3b      	adds	r3, r7, #4
    b14a:	222b      	movs	r2, #43	; 0x2b
    b14c:	65da      	str	r2, [r3, #92]	; 0x5c
config_tcc.pins.wave_out_pin[2]        = PIN_PA10F_TCC0_WO2; 
    b14e:	1d3b      	adds	r3, r7, #4
    b150:	220a      	movs	r2, #10
    b152:	661a      	str	r2, [r3, #96]	; 0x60
config_tcc.pins.wave_out_pin[3]        = PIN_PA11F_TCC0_WO3;  
    b154:	1d3b      	adds	r3, r7, #4
    b156:	220b      	movs	r2, #11
    b158:	665a      	str	r2, [r3, #100]	; 0x64
config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA14F_TCC0_WO4;
    b15a:	1d3b      	adds	r3, r7, #4
    b15c:	2205      	movs	r2, #5
    b15e:	679a      	str	r2, [r3, #120]	; 0x78
config_tcc.pins.wave_out_pin_mux[1]    = MUX_PB11F_TCC0_WO5;
    b160:	1d3b      	adds	r3, r7, #4
    b162:	2205      	movs	r2, #5
    b164:	67da      	str	r2, [r3, #124]	; 0x7c
config_tcc.pins.wave_out_pin_mux[2]    = MUX_PA10F_TCC0_WO2;
    b166:	1d3b      	adds	r3, r7, #4
    b168:	2280      	movs	r2, #128	; 0x80
    b16a:	2105      	movs	r1, #5
    b16c:	5099      	str	r1, [r3, r2]
config_tcc.pins.wave_out_pin_mux[3]    = MUX_PA11F_TCC0_WO3;
    b16e:	1d3b      	adds	r3, r7, #4
    b170:	2284      	movs	r2, #132	; 0x84
    b172:	2105      	movs	r1, #5
    b174:	5099      	str	r1, [r3, r2]


tcc_init(&tcc0, TCC0, &config_tcc);
    b176:	1d3a      	adds	r2, r7, #4
    b178:	4936      	ldr	r1, [pc, #216]	; (b254 <configure_LED_PWM+0x168>)
    b17a:	4b39      	ldr	r3, [pc, #228]	; (b260 <configure_LED_PWM+0x174>)
    b17c:	0018      	movs	r0, r3
    b17e:	4b39      	ldr	r3, [pc, #228]	; (b264 <configure_LED_PWM+0x178>)
    b180:	4798      	blx	r3
tcc_enable(&tcc0);
    b182:	4b37      	ldr	r3, [pc, #220]	; (b260 <configure_LED_PWM+0x174>)
    b184:	0018      	movs	r0, r3
    b186:	4b38      	ldr	r3, [pc, #224]	; (b268 <configure_LED_PWM+0x17c>)
    b188:	4798      	blx	r3


tcc_get_config_defaults(&config_tcc, TCC1);
    b18a:	4a38      	ldr	r2, [pc, #224]	; (b26c <configure_LED_PWM+0x180>)
    b18c:	1d3b      	adds	r3, r7, #4
    b18e:	0011      	movs	r1, r2
    b190:	0018      	movs	r0, r3
    b192:	4b31      	ldr	r3, [pc, #196]	; (b258 <configure_LED_PWM+0x16c>)
    b194:	4798      	blx	r3
config_tcc.counter.period = 0xFFFF;
    b196:	1d3b      	adds	r3, r7, #4
    b198:	4a30      	ldr	r2, [pc, #192]	; (b25c <configure_LED_PWM+0x170>)
    b19a:	605a      	str	r2, [r3, #4]
config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    b19c:	1d3b      	adds	r3, r7, #4
    b19e:	2202      	movs	r2, #2
    b1a0:	761a      	strb	r2, [r3, #24]

//config_tcc.compare.match[0] = 0;
config_tcc.compare.match[1] = 0;
    b1a2:	1d3b      	adds	r3, r7, #4
    b1a4:	2200      	movs	r2, #0
    b1a6:	621a      	str	r2, [r3, #32]
//config_tcc.pins.enable_wave_out_pin[0] = true;
config_tcc.pins.enable_wave_out_pin[1] = true;
    b1a8:	1d3b      	adds	r3, r7, #4
    b1aa:	2299      	movs	r2, #153	; 0x99
    b1ac:	2101      	movs	r1, #1
    b1ae:	5499      	strb	r1, [r3, r2]
//config_tcc.pins.wave_out_pin[0]        = PIN_PA06E_TCC1_WO0;
config_tcc.pins.wave_out_pin[1]        = PIN_PA07E_TCC1_WO1;
    b1b0:	1d3b      	adds	r3, r7, #4
    b1b2:	2207      	movs	r2, #7
    b1b4:	65da      	str	r2, [r3, #92]	; 0x5c
//config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA06E_TCC1_WO0;
config_tcc.pins.wave_out_pin_mux[1]    = MUX_PA07E_TCC1_WO1;
    b1b6:	1d3b      	adds	r3, r7, #4
    b1b8:	2204      	movs	r2, #4
    b1ba:	67da      	str	r2, [r3, #124]	; 0x7c

tcc_init(&tcc1, TCC1, &config_tcc);
    b1bc:	1d3a      	adds	r2, r7, #4
    b1be:	492b      	ldr	r1, [pc, #172]	; (b26c <configure_LED_PWM+0x180>)
    b1c0:	4b2b      	ldr	r3, [pc, #172]	; (b270 <configure_LED_PWM+0x184>)
    b1c2:	0018      	movs	r0, r3
    b1c4:	4b27      	ldr	r3, [pc, #156]	; (b264 <configure_LED_PWM+0x178>)
    b1c6:	4798      	blx	r3
// Configure the capture channel to read pulse width of PPM_IN pin
TCC1->CTRLA.reg  |= TCC_CTRLA_CPTEN0;
    b1c8:	4b28      	ldr	r3, [pc, #160]	; (b26c <configure_LED_PWM+0x180>)
    b1ca:	4a28      	ldr	r2, [pc, #160]	; (b26c <configure_LED_PWM+0x180>)
    b1cc:	6812      	ldr	r2, [r2, #0]
    b1ce:	2180      	movs	r1, #128	; 0x80
    b1d0:	0449      	lsls	r1, r1, #17
    b1d2:	430a      	orrs	r2, r1
    b1d4:	601a      	str	r2, [r3, #0]
TCC1->EVCTRL.reg |= TCC_EVCTRL_TCEI1 | TCC_EVCTRL_EVACT1_PWP;
    b1d6:	4b25      	ldr	r3, [pc, #148]	; (b26c <configure_LED_PWM+0x180>)
    b1d8:	4a24      	ldr	r2, [pc, #144]	; (b26c <configure_LED_PWM+0x180>)
    b1da:	6a12      	ldr	r2, [r2, #32]
    b1dc:	4925      	ldr	r1, [pc, #148]	; (b274 <configure_LED_PWM+0x188>)
    b1de:	430a      	orrs	r2, r1
    b1e0:	621a      	str	r2, [r3, #32]
tcc_enable(&tcc1);
    b1e2:	4b23      	ldr	r3, [pc, #140]	; (b270 <configure_LED_PWM+0x184>)
    b1e4:	0018      	movs	r0, r3
    b1e6:	4b20      	ldr	r3, [pc, #128]	; (b268 <configure_LED_PWM+0x17c>)
    b1e8:	4798      	blx	r3


tcc_get_config_defaults(&config_tcc, TCC2);
    b1ea:	4a23      	ldr	r2, [pc, #140]	; (b278 <configure_LED_PWM+0x18c>)
    b1ec:	1d3b      	adds	r3, r7, #4
    b1ee:	0011      	movs	r1, r2
    b1f0:	0018      	movs	r0, r3
    b1f2:	4b19      	ldr	r3, [pc, #100]	; (b258 <configure_LED_PWM+0x16c>)
    b1f4:	4798      	blx	r3
config_tcc.counter.period = 0xFFFF;
    b1f6:	1d3b      	adds	r3, r7, #4
    b1f8:	4a18      	ldr	r2, [pc, #96]	; (b25c <configure_LED_PWM+0x170>)
    b1fa:	605a      	str	r2, [r3, #4]
config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    b1fc:	1d3b      	adds	r3, r7, #4
    b1fe:	2202      	movs	r2, #2
    b200:	761a      	strb	r2, [r3, #24]

config_tcc.compare.match[0] = 0;
    b202:	1d3b      	adds	r3, r7, #4
    b204:	2200      	movs	r2, #0
    b206:	61da      	str	r2, [r3, #28]
config_tcc.compare.match[1] = 0;
    b208:	1d3b      	adds	r3, r7, #4
    b20a:	2200      	movs	r2, #0
    b20c:	621a      	str	r2, [r3, #32]
config_tcc.pins.enable_wave_out_pin[0] = true;
    b20e:	1d3b      	adds	r3, r7, #4
    b210:	2298      	movs	r2, #152	; 0x98
    b212:	2101      	movs	r1, #1
    b214:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[1] = true;
    b216:	1d3b      	adds	r3, r7, #4
    b218:	2299      	movs	r2, #153	; 0x99
    b21a:	2101      	movs	r1, #1
    b21c:	5499      	strb	r1, [r3, r2]
config_tcc.pins.wave_out_pin[0]        = PIN_PA12E_TCC2_WO0;
    b21e:	1d3b      	adds	r3, r7, #4
    b220:	220c      	movs	r2, #12
    b222:	659a      	str	r2, [r3, #88]	; 0x58
config_tcc.pins.wave_out_pin[1]        = PIN_PA13E_TCC2_WO1;
    b224:	1d3b      	adds	r3, r7, #4
    b226:	220d      	movs	r2, #13
    b228:	65da      	str	r2, [r3, #92]	; 0x5c
config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA12E_TCC2_WO0;
    b22a:	1d3b      	adds	r3, r7, #4
    b22c:	2204      	movs	r2, #4
    b22e:	679a      	str	r2, [r3, #120]	; 0x78
config_tcc.pins.wave_out_pin_mux[1]    = MUX_PA13E_TCC2_WO1;
    b230:	1d3b      	adds	r3, r7, #4
    b232:	2204      	movs	r2, #4
    b234:	67da      	str	r2, [r3, #124]	; 0x7c

tcc_init(&tcc2, TCC2, &config_tcc);
    b236:	1d3a      	adds	r2, r7, #4
    b238:	490f      	ldr	r1, [pc, #60]	; (b278 <configure_LED_PWM+0x18c>)
    b23a:	4b10      	ldr	r3, [pc, #64]	; (b27c <configure_LED_PWM+0x190>)
    b23c:	0018      	movs	r0, r3
    b23e:	4b09      	ldr	r3, [pc, #36]	; (b264 <configure_LED_PWM+0x178>)
    b240:	4798      	blx	r3
tcc_enable(&tcc2);
    b242:	4b0e      	ldr	r3, [pc, #56]	; (b27c <configure_LED_PWM+0x190>)
    b244:	0018      	movs	r0, r3
    b246:	4b08      	ldr	r3, [pc, #32]	; (b268 <configure_LED_PWM+0x17c>)
    b248:	4798      	blx	r3
}
    b24a:	46c0      	nop			; (mov r8, r8)
    b24c:	46bd      	mov	sp, r7
    b24e:	b02a      	add	sp, #168	; 0xa8
    b250:	bd80      	pop	{r7, pc}
    b252:	46c0      	nop			; (mov r8, r8)
    b254:	42002000 	.word	0x42002000
    b258:	00004c29 	.word	0x00004c29
    b25c:	0000ffff 	.word	0x0000ffff
    b260:	20000738 	.word	0x20000738
    b264:	00005285 	.word	0x00005285
    b268:	00009355 	.word	0x00009355
    b26c:	42002400 	.word	0x42002400
    b270:	20000f40 	.word	0x20000f40
    b274:	00008030 	.word	0x00008030
    b278:	42002800 	.word	0x42002800
    b27c:	20000f00 	.word	0x20000f00

0000b280 <setLeftRGB>:

void setLeftRGB(uint16_t red, uint16_t green, uint16_t blue) {
    b280:	b590      	push	{r4, r7, lr}
    b282:	b083      	sub	sp, #12
    b284:	af00      	add	r7, sp, #0
    b286:	0004      	movs	r4, r0
    b288:	0008      	movs	r0, r1
    b28a:	0011      	movs	r1, r2
    b28c:	1dbb      	adds	r3, r7, #6
    b28e:	1c22      	adds	r2, r4, #0
    b290:	801a      	strh	r2, [r3, #0]
    b292:	1d3b      	adds	r3, r7, #4
    b294:	1c02      	adds	r2, r0, #0
    b296:	801a      	strh	r2, [r3, #0]
    b298:	1cbb      	adds	r3, r7, #2
    b29a:	1c0a      	adds	r2, r1, #0
    b29c:	801a      	strh	r2, [r3, #0]
	RGB_Ouptut.LB = blue;
    b29e:	4b12      	ldr	r3, [pc, #72]	; (b2e8 <setLeftRGB+0x68>)
    b2a0:	1cba      	adds	r2, r7, #2
    b2a2:	8812      	ldrh	r2, [r2, #0]
    b2a4:	809a      	strh	r2, [r3, #4]
	RGB_Ouptut.LG = green;
    b2a6:	4b10      	ldr	r3, [pc, #64]	; (b2e8 <setLeftRGB+0x68>)
    b2a8:	1d3a      	adds	r2, r7, #4
    b2aa:	8812      	ldrh	r2, [r2, #0]
    b2ac:	805a      	strh	r2, [r3, #2]
	RGB_Ouptut.LR = red;
    b2ae:	4b0e      	ldr	r3, [pc, #56]	; (b2e8 <setLeftRGB+0x68>)
    b2b0:	1dba      	adds	r2, r7, #6
    b2b2:	8812      	ldrh	r2, [r2, #0]
    b2b4:	801a      	strh	r2, [r3, #0]
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (0), red);
    b2b6:	1dbb      	adds	r3, r7, #6
    b2b8:	881a      	ldrh	r2, [r3, #0]
    b2ba:	4b0c      	ldr	r3, [pc, #48]	; (b2ec <setLeftRGB+0x6c>)
    b2bc:	2100      	movs	r1, #0
    b2be:	0018      	movs	r0, r3
    b2c0:	4b0b      	ldr	r3, [pc, #44]	; (b2f0 <setLeftRGB+0x70>)
    b2c2:	4798      	blx	r3
	tcc_set_compare_value(&tcc2, (enum tcc_match_capture_channel) (1), green);
    b2c4:	1d3b      	adds	r3, r7, #4
    b2c6:	881a      	ldrh	r2, [r3, #0]
    b2c8:	4b0a      	ldr	r3, [pc, #40]	; (b2f4 <setLeftRGB+0x74>)
    b2ca:	2101      	movs	r1, #1
    b2cc:	0018      	movs	r0, r3
    b2ce:	4b08      	ldr	r3, [pc, #32]	; (b2f0 <setLeftRGB+0x70>)
    b2d0:	4798      	blx	r3
	tcc_set_compare_value(&tcc1, (enum tcc_match_capture_channel) (1), blue);
    b2d2:	1cbb      	adds	r3, r7, #2
    b2d4:	881a      	ldrh	r2, [r3, #0]
    b2d6:	4b08      	ldr	r3, [pc, #32]	; (b2f8 <setLeftRGB+0x78>)
    b2d8:	2101      	movs	r1, #1
    b2da:	0018      	movs	r0, r3
    b2dc:	4b04      	ldr	r3, [pc, #16]	; (b2f0 <setLeftRGB+0x70>)
    b2de:	4798      	blx	r3
}
    b2e0:	46c0      	nop			; (mov r8, r8)
    b2e2:	46bd      	mov	sp, r7
    b2e4:	b003      	add	sp, #12
    b2e6:	bd90      	pop	{r4, r7, pc}
    b2e8:	20000314 	.word	0x20000314
    b2ec:	20000738 	.word	0x20000738
    b2f0:	0000572d 	.word	0x0000572d
    b2f4:	20000f00 	.word	0x20000f00
    b2f8:	20000f40 	.word	0x20000f40

0000b2fc <setRightRGB>:

void setRightRGB(uint16_t red, uint16_t green, uint16_t blue) {
    b2fc:	b590      	push	{r4, r7, lr}
    b2fe:	b083      	sub	sp, #12
    b300:	af00      	add	r7, sp, #0
    b302:	0004      	movs	r4, r0
    b304:	0008      	movs	r0, r1
    b306:	0011      	movs	r1, r2
    b308:	1dbb      	adds	r3, r7, #6
    b30a:	1c22      	adds	r2, r4, #0
    b30c:	801a      	strh	r2, [r3, #0]
    b30e:	1d3b      	adds	r3, r7, #4
    b310:	1c02      	adds	r2, r0, #0
    b312:	801a      	strh	r2, [r3, #0]
    b314:	1cbb      	adds	r3, r7, #2
    b316:	1c0a      	adds	r2, r1, #0
    b318:	801a      	strh	r2, [r3, #0]
	RGB_Ouptut.RB = blue;
    b31a:	4b12      	ldr	r3, [pc, #72]	; (b364 <setRightRGB+0x68>)
    b31c:	1cba      	adds	r2, r7, #2
    b31e:	8812      	ldrh	r2, [r2, #0]
    b320:	815a      	strh	r2, [r3, #10]
	RGB_Ouptut.RG = green;
    b322:	4b10      	ldr	r3, [pc, #64]	; (b364 <setRightRGB+0x68>)
    b324:	1d3a      	adds	r2, r7, #4
    b326:	8812      	ldrh	r2, [r2, #0]
    b328:	811a      	strh	r2, [r3, #8]
	RGB_Ouptut.RR = red;
    b32a:	4b0e      	ldr	r3, [pc, #56]	; (b364 <setRightRGB+0x68>)
    b32c:	1dba      	adds	r2, r7, #6
    b32e:	8812      	ldrh	r2, [r2, #0]
    b330:	80da      	strh	r2, [r3, #6]
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (3), red);		
    b332:	1dbb      	adds	r3, r7, #6
    b334:	881a      	ldrh	r2, [r3, #0]
    b336:	4b0c      	ldr	r3, [pc, #48]	; (b368 <setRightRGB+0x6c>)
    b338:	2103      	movs	r1, #3
    b33a:	0018      	movs	r0, r3
    b33c:	4b0b      	ldr	r3, [pc, #44]	; (b36c <setRightRGB+0x70>)
    b33e:	4798      	blx	r3
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (1), green);
    b340:	1d3b      	adds	r3, r7, #4
    b342:	881a      	ldrh	r2, [r3, #0]
    b344:	4b08      	ldr	r3, [pc, #32]	; (b368 <setRightRGB+0x6c>)
    b346:	2101      	movs	r1, #1
    b348:	0018      	movs	r0, r3
    b34a:	4b08      	ldr	r3, [pc, #32]	; (b36c <setRightRGB+0x70>)
    b34c:	4798      	blx	r3
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (2), blue);
    b34e:	1cbb      	adds	r3, r7, #2
    b350:	881a      	ldrh	r2, [r3, #0]
    b352:	4b05      	ldr	r3, [pc, #20]	; (b368 <setRightRGB+0x6c>)
    b354:	2102      	movs	r1, #2
    b356:	0018      	movs	r0, r3
    b358:	4b04      	ldr	r3, [pc, #16]	; (b36c <setRightRGB+0x70>)
    b35a:	4798      	blx	r3
}
    b35c:	46c0      	nop			; (mov r8, r8)
    b35e:	46bd      	mov	sp, r7
    b360:	b003      	add	sp, #12
    b362:	bd90      	pop	{r4, r7, pc}
    b364:	20000314 	.word	0x20000314
    b368:	20000738 	.word	0x20000738
    b36c:	0000572d 	.word	0x0000572d

0000b370 <setWhite>:

void setWhite(uint16_t white) {
    b370:	b580      	push	{r7, lr}
    b372:	b082      	sub	sp, #8
    b374:	af00      	add	r7, sp, #0
    b376:	0002      	movs	r2, r0
    b378:	1dbb      	adds	r3, r7, #6
    b37a:	801a      	strh	r2, [r3, #0]
	head = white;
    b37c:	4b08      	ldr	r3, [pc, #32]	; (b3a0 <setWhite+0x30>)
    b37e:	1dba      	adds	r2, r7, #6
    b380:	8812      	ldrh	r2, [r2, #0]
    b382:	801a      	strh	r2, [r3, #0]
	//tcc_set_compare_value(&tcc1, (enum tcc_match_capture_channel) (0), white);
	port_pin_set_output_level(PIN_PA06E_TCC1_WO0, white); // Changed to non-pwm due to pulse width reading on PPM_IN pin
    b384:	1dbb      	adds	r3, r7, #6
    b386:	881b      	ldrh	r3, [r3, #0]
    b388:	1e5a      	subs	r2, r3, #1
    b38a:	4193      	sbcs	r3, r2
    b38c:	b2db      	uxtb	r3, r3
    b38e:	0019      	movs	r1, r3
    b390:	2006      	movs	r0, #6
    b392:	4b04      	ldr	r3, [pc, #16]	; (b3a4 <setWhite+0x34>)
    b394:	4798      	blx	r3
}
    b396:	46c0      	nop			; (mov r8, r8)
    b398:	46bd      	mov	sp, r7
    b39a:	b002      	add	sp, #8
    b39c:	bd80      	pop	{r7, pc}
    b39e:	46c0      	nop			; (mov r8, r8)
    b3a0:	200009aa 	.word	0x200009aa
    b3a4:	00008d49 	.word	0x00008d49

0000b3a8 <setRed>:

void setRed(uint16_t red) {
    b3a8:	b580      	push	{r7, lr}
    b3aa:	b082      	sub	sp, #8
    b3ac:	af00      	add	r7, sp, #0
    b3ae:	0002      	movs	r2, r0
    b3b0:	1dbb      	adds	r3, r7, #6
    b3b2:	801a      	strh	r2, [r3, #0]
	brake = red;
    b3b4:	4b07      	ldr	r3, [pc, #28]	; (b3d4 <setRed+0x2c>)
    b3b6:	1dba      	adds	r2, r7, #6
    b3b8:	8812      	ldrh	r2, [r2, #0]
    b3ba:	801a      	strh	r2, [r3, #0]
	tcc_set_compare_value(&tcc2, (enum tcc_match_capture_channel) (0), red);
    b3bc:	1dbb      	adds	r3, r7, #6
    b3be:	881a      	ldrh	r2, [r3, #0]
    b3c0:	4b05      	ldr	r3, [pc, #20]	; (b3d8 <setRed+0x30>)
    b3c2:	2100      	movs	r1, #0
    b3c4:	0018      	movs	r0, r3
    b3c6:	4b05      	ldr	r3, [pc, #20]	; (b3dc <setRed+0x34>)
    b3c8:	4798      	blx	r3
}
    b3ca:	46c0      	nop			; (mov r8, r8)
    b3cc:	46bd      	mov	sp, r7
    b3ce:	b002      	add	sp, #8
    b3d0:	bd80      	pop	{r7, pc}
    b3d2:	46c0      	nop			; (mov r8, r8)
    b3d4:	20000312 	.word	0x20000312
    b3d8:	20000f00 	.word	0x20000f00
    b3dc:	0000572d 	.word	0x0000572d

0000b3e0 <setAux>:

void setAux(bool aux) {
    b3e0:	b580      	push	{r7, lr}
    b3e2:	b082      	sub	sp, #8
    b3e4:	af00      	add	r7, sp, #0
    b3e6:	0002      	movs	r2, r0
    b3e8:	1dfb      	adds	r3, r7, #7
    b3ea:	701a      	strb	r2, [r3, #0]
	port_pin_set_output_level(AUX_PIN,aux);
    b3ec:	1dfb      	adds	r3, r7, #7
    b3ee:	781b      	ldrb	r3, [r3, #0]
    b3f0:	0019      	movs	r1, r3
    b3f2:	2008      	movs	r0, #8
    b3f4:	4b02      	ldr	r3, [pc, #8]	; (b400 <setAux+0x20>)
    b3f6:	4798      	blx	r3
}
    b3f8:	46c0      	nop			; (mov r8, r8)
    b3fa:	46bd      	mov	sp, r7
    b3fc:	b002      	add	sp, #8
    b3fe:	bd80      	pop	{r7, pc}
    b400:	00008d49 	.word	0x00008d49

0000b404 <setCycleColor>:

struct RGB_Vals setCycleColor(uint16_t _upColor, uint16_t _downColor, int _cycle){
    b404:	b580      	push	{r7, lr}
    b406:	b088      	sub	sp, #32
    b408:	af00      	add	r7, sp, #0
    b40a:	60f8      	str	r0, [r7, #12]
    b40c:	0008      	movs	r0, r1
    b40e:	0011      	movs	r1, r2
    b410:	607b      	str	r3, [r7, #4]
    b412:	230a      	movs	r3, #10
    b414:	18fb      	adds	r3, r7, r3
    b416:	1c02      	adds	r2, r0, #0
    b418:	801a      	strh	r2, [r3, #0]
    b41a:	2308      	movs	r3, #8
    b41c:	18fb      	adds	r3, r7, r3
    b41e:	1c0a      	adds	r2, r1, #0
    b420:	801a      	strh	r2, [r3, #0]
	struct RGB_Vals color;
	if(_cycle == 0){
    b422:	687b      	ldr	r3, [r7, #4]
    b424:	2b00      	cmp	r3, #0
    b426:	d11f      	bne.n	b468 <setCycleColor+0x64>
		color.LR=_upColor;
    b428:	2314      	movs	r3, #20
    b42a:	18fb      	adds	r3, r7, r3
    b42c:	220a      	movs	r2, #10
    b42e:	18ba      	adds	r2, r7, r2
    b430:	8812      	ldrh	r2, [r2, #0]
    b432:	801a      	strh	r2, [r3, #0]
		color.LG = 0;
    b434:	2314      	movs	r3, #20
    b436:	18fb      	adds	r3, r7, r3
    b438:	2200      	movs	r2, #0
    b43a:	805a      	strh	r2, [r3, #2]
		color.LB = _downColor;
    b43c:	2314      	movs	r3, #20
    b43e:	18fb      	adds	r3, r7, r3
    b440:	2208      	movs	r2, #8
    b442:	18ba      	adds	r2, r7, r2
    b444:	8812      	ldrh	r2, [r2, #0]
    b446:	809a      	strh	r2, [r3, #4]
		color.RR=_upColor;
    b448:	2314      	movs	r3, #20
    b44a:	18fb      	adds	r3, r7, r3
    b44c:	220a      	movs	r2, #10
    b44e:	18ba      	adds	r2, r7, r2
    b450:	8812      	ldrh	r2, [r2, #0]
    b452:	80da      	strh	r2, [r3, #6]
		color.RG = 0;
    b454:	2314      	movs	r3, #20
    b456:	18fb      	adds	r3, r7, r3
    b458:	2200      	movs	r2, #0
    b45a:	811a      	strh	r2, [r3, #8]
		color.RB = _downColor;
    b45c:	2314      	movs	r3, #20
    b45e:	18fb      	adds	r3, r7, r3
    b460:	2208      	movs	r2, #8
    b462:	18ba      	adds	r2, r7, r2
    b464:	8812      	ldrh	r2, [r2, #0]
    b466:	815a      	strh	r2, [r3, #10]
	}
	if(_cycle == 1){
    b468:	687b      	ldr	r3, [r7, #4]
    b46a:	2b01      	cmp	r3, #1
    b46c:	d11f      	bne.n	b4ae <setCycleColor+0xaa>
		color.LR=_downColor;
    b46e:	2314      	movs	r3, #20
    b470:	18fb      	adds	r3, r7, r3
    b472:	2208      	movs	r2, #8
    b474:	18ba      	adds	r2, r7, r2
    b476:	8812      	ldrh	r2, [r2, #0]
    b478:	801a      	strh	r2, [r3, #0]
		color.LG = _upColor;
    b47a:	2314      	movs	r3, #20
    b47c:	18fb      	adds	r3, r7, r3
    b47e:	220a      	movs	r2, #10
    b480:	18ba      	adds	r2, r7, r2
    b482:	8812      	ldrh	r2, [r2, #0]
    b484:	805a      	strh	r2, [r3, #2]
		color.LB = 0;
    b486:	2314      	movs	r3, #20
    b488:	18fb      	adds	r3, r7, r3
    b48a:	2200      	movs	r2, #0
    b48c:	809a      	strh	r2, [r3, #4]
		color.RR=_downColor;
    b48e:	2314      	movs	r3, #20
    b490:	18fb      	adds	r3, r7, r3
    b492:	2208      	movs	r2, #8
    b494:	18ba      	adds	r2, r7, r2
    b496:	8812      	ldrh	r2, [r2, #0]
    b498:	80da      	strh	r2, [r3, #6]
		color.RG = _upColor;
    b49a:	2314      	movs	r3, #20
    b49c:	18fb      	adds	r3, r7, r3
    b49e:	220a      	movs	r2, #10
    b4a0:	18ba      	adds	r2, r7, r2
    b4a2:	8812      	ldrh	r2, [r2, #0]
    b4a4:	811a      	strh	r2, [r3, #8]
		color.RB = 0;
    b4a6:	2314      	movs	r3, #20
    b4a8:	18fb      	adds	r3, r7, r3
    b4aa:	2200      	movs	r2, #0
    b4ac:	815a      	strh	r2, [r3, #10]
	}
	if(_cycle == 2){
    b4ae:	687b      	ldr	r3, [r7, #4]
    b4b0:	2b02      	cmp	r3, #2
    b4b2:	d11f      	bne.n	b4f4 <setCycleColor+0xf0>
		color.LR=0;
    b4b4:	2314      	movs	r3, #20
    b4b6:	18fb      	adds	r3, r7, r3
    b4b8:	2200      	movs	r2, #0
    b4ba:	801a      	strh	r2, [r3, #0]
		color.LG = _downColor;
    b4bc:	2314      	movs	r3, #20
    b4be:	18fb      	adds	r3, r7, r3
    b4c0:	2208      	movs	r2, #8
    b4c2:	18ba      	adds	r2, r7, r2
    b4c4:	8812      	ldrh	r2, [r2, #0]
    b4c6:	805a      	strh	r2, [r3, #2]
		color.LB = _upColor;
    b4c8:	2314      	movs	r3, #20
    b4ca:	18fb      	adds	r3, r7, r3
    b4cc:	220a      	movs	r2, #10
    b4ce:	18ba      	adds	r2, r7, r2
    b4d0:	8812      	ldrh	r2, [r2, #0]
    b4d2:	809a      	strh	r2, [r3, #4]
		color.RR=0;
    b4d4:	2314      	movs	r3, #20
    b4d6:	18fb      	adds	r3, r7, r3
    b4d8:	2200      	movs	r2, #0
    b4da:	80da      	strh	r2, [r3, #6]
		color.RG = _downColor;
    b4dc:	2314      	movs	r3, #20
    b4de:	18fb      	adds	r3, r7, r3
    b4e0:	2208      	movs	r2, #8
    b4e2:	18ba      	adds	r2, r7, r2
    b4e4:	8812      	ldrh	r2, [r2, #0]
    b4e6:	811a      	strh	r2, [r3, #8]
		color.RB = _upColor;
    b4e8:	2314      	movs	r3, #20
    b4ea:	18fb      	adds	r3, r7, r3
    b4ec:	220a      	movs	r2, #10
    b4ee:	18ba      	adds	r2, r7, r2
    b4f0:	8812      	ldrh	r2, [r2, #0]
    b4f2:	815a      	strh	r2, [r3, #10]
	}
	return color;
    b4f4:	68fa      	ldr	r2, [r7, #12]
    b4f6:	2314      	movs	r3, #20
    b4f8:	18fb      	adds	r3, r7, r3
    b4fa:	0010      	movs	r0, r2
    b4fc:	0019      	movs	r1, r3
    b4fe:	230c      	movs	r3, #12
    b500:	001a      	movs	r2, r3
    b502:	4b03      	ldr	r3, [pc, #12]	; (b510 <setCycleColor+0x10c>)
    b504:	4798      	blx	r3
}
    b506:	68f8      	ldr	r0, [r7, #12]
    b508:	46bd      	mov	sp, r7
    b50a:	b008      	add	sp, #32
    b50c:	bd80      	pop	{r7, pc}
    b50e:	46c0      	nop			; (mov r8, r8)
    b510:	00017289 	.word	0x00017289

0000b514 <setConstBases>:

void setConstBases(){
    b514:	b580      	push	{r7, lr}
    b516:	af00      	add	r7, sp, #0
	ColorBase[MODE_STATIC] = COLOR_STATIC;
    b518:	4b25      	ldr	r3, [pc, #148]	; (b5b0 <setConstBases+0x9c>)
    b51a:	2200      	movs	r2, #0
    b51c:	701a      	strb	r2, [r3, #0]
	RateBase[MODE_STATIC] = RATE_STATIC;
    b51e:	4b25      	ldr	r3, [pc, #148]	; (b5b4 <setConstBases+0xa0>)
    b520:	2200      	movs	r2, #0
    b522:	701a      	strb	r2, [r3, #0]
	BrightBase[MODE_STATIC] = BRIGHT_STATIC;
    b524:	4b24      	ldr	r3, [pc, #144]	; (b5b8 <setConstBases+0xa4>)
    b526:	2200      	movs	r2, #0
    b528:	701a      	strb	r2, [r3, #0]
	
	ColorBase[MODE_COLOR_CYCLE] = COLOR_COLOR_CYCLE;
    b52a:	4b21      	ldr	r3, [pc, #132]	; (b5b0 <setConstBases+0x9c>)
    b52c:	2201      	movs	r2, #1
    b52e:	705a      	strb	r2, [r3, #1]
	RateBase[MODE_COLOR_CYCLE] = RATE_STATIC;
    b530:	4b20      	ldr	r3, [pc, #128]	; (b5b4 <setConstBases+0xa0>)
    b532:	2200      	movs	r2, #0
    b534:	705a      	strb	r2, [r3, #1]
	BrightBase[MODE_COLOR_CYCLE] = BRIGHT_STATIC;
    b536:	4b20      	ldr	r3, [pc, #128]	; (b5b8 <setConstBases+0xa4>)
    b538:	2200      	movs	r2, #0
    b53a:	705a      	strb	r2, [r3, #1]
	
	ColorBase[MODE_COMPASS_CYCLE] = COLOR_COMPASS;
    b53c:	4b1c      	ldr	r3, [pc, #112]	; (b5b0 <setConstBases+0x9c>)
    b53e:	2202      	movs	r2, #2
    b540:	709a      	strb	r2, [r3, #2]
	RateBase[MODE_COMPASS_CYCLE] = RATE_STATIC;
    b542:	4b1c      	ldr	r3, [pc, #112]	; (b5b4 <setConstBases+0xa0>)
    b544:	2200      	movs	r2, #0
    b546:	709a      	strb	r2, [r3, #2]
	BrightBase[MODE_COMPASS_CYCLE] = BRIGHT_STATIC;
    b548:	4b1b      	ldr	r3, [pc, #108]	; (b5b8 <setConstBases+0xa4>)
    b54a:	2200      	movs	r2, #0
    b54c:	709a      	strb	r2, [r3, #2]
	
	ColorBase[MODE_THROTTLE] = COLOR_THROTTLE;
    b54e:	4b18      	ldr	r3, [pc, #96]	; (b5b0 <setConstBases+0x9c>)
    b550:	2206      	movs	r2, #6
    b552:	70da      	strb	r2, [r3, #3]
	RateBase[MODE_THROTTLE] = RATE_STATIC;
    b554:	4b17      	ldr	r3, [pc, #92]	; (b5b4 <setConstBases+0xa0>)
    b556:	2200      	movs	r2, #0
    b558:	70da      	strb	r2, [r3, #3]
	BrightBase[MODE_THROTTLE] = BRIGHT_STATIC;
    b55a:	4b17      	ldr	r3, [pc, #92]	; (b5b8 <setConstBases+0xa4>)
    b55c:	2200      	movs	r2, #0
    b55e:	70da      	strb	r2, [r3, #3]
	
	ColorBase[MODE_RPM_CYCLE] = COLOR_COLOR_CYCLE;
    b560:	4b13      	ldr	r3, [pc, #76]	; (b5b0 <setConstBases+0x9c>)
    b562:	2201      	movs	r2, #1
    b564:	711a      	strb	r2, [r3, #4]
	RateBase[MODE_RPM_CYCLE] = RATE_RPM;
    b566:	4b13      	ldr	r3, [pc, #76]	; (b5b4 <setConstBases+0xa0>)
    b568:	2203      	movs	r2, #3
    b56a:	711a      	strb	r2, [r3, #4]
	BrightBase[MODE_RPM_CYCLE] = BRIGHT_RPM;
    b56c:	4b12      	ldr	r3, [pc, #72]	; (b5b8 <setConstBases+0xa4>)
    b56e:	2203      	movs	r2, #3
    b570:	711a      	strb	r2, [r3, #4]
	
	ColorBase[MODE_RPM_THROTTLE] = COLOR_THROTTLE;
    b572:	4b0f      	ldr	r3, [pc, #60]	; (b5b0 <setConstBases+0x9c>)
    b574:	2206      	movs	r2, #6
    b576:	715a      	strb	r2, [r3, #5]
	RateBase[MODE_RPM_THROTTLE] = RATE_STATIC;
    b578:	4b0e      	ldr	r3, [pc, #56]	; (b5b4 <setConstBases+0xa0>)
    b57a:	2200      	movs	r2, #0
    b57c:	715a      	strb	r2, [r3, #5]
	BrightBase[MODE_RPM_THROTTLE] = BRIGHT_RPM;
    b57e:	4b0e      	ldr	r3, [pc, #56]	; (b5b8 <setConstBases+0xa4>)
    b580:	2203      	movs	r2, #3
    b582:	715a      	strb	r2, [r3, #5]
	
	ColorBase[MODE_X_ACCEL] = COLOR_COLOR_CYCLE;
    b584:	4b0a      	ldr	r3, [pc, #40]	; (b5b0 <setConstBases+0x9c>)
    b586:	2201      	movs	r2, #1
    b588:	719a      	strb	r2, [r3, #6]
	RateBase[MODE_X_ACCEL] = RATE_STATIC;
    b58a:	4b0a      	ldr	r3, [pc, #40]	; (b5b4 <setConstBases+0xa0>)
    b58c:	2200      	movs	r2, #0
    b58e:	719a      	strb	r2, [r3, #6]
	BrightBase[MODE_X_ACCEL] = BRIGHT_X_ACCEL;
    b590:	4b09      	ldr	r3, [pc, #36]	; (b5b8 <setConstBases+0xa4>)
    b592:	2205      	movs	r2, #5
    b594:	719a      	strb	r2, [r3, #6]
	
	ColorBase[MODE_Y_ACCEL] = COLOR_Y_ACCEL;
    b596:	4b06      	ldr	r3, [pc, #24]	; (b5b0 <setConstBases+0x9c>)
    b598:	2209      	movs	r2, #9
    b59a:	71da      	strb	r2, [r3, #7]
	RateBase[MODE_Y_ACCEL] = RATE_STATIC;
    b59c:	4b05      	ldr	r3, [pc, #20]	; (b5b4 <setConstBases+0xa0>)
    b59e:	2200      	movs	r2, #0
    b5a0:	71da      	strb	r2, [r3, #7]
	BrightBase[MODE_Y_ACCEL] = BRIGHT_STATIC;
    b5a2:	4b05      	ldr	r3, [pc, #20]	; (b5b8 <setConstBases+0xa4>)
    b5a4:	2200      	movs	r2, #0
    b5a6:	71da      	strb	r2, [r3, #7]
}
    b5a8:	46c0      	nop			; (mov r8, r8)
    b5aa:	46bd      	mov	sp, r7
    b5ac:	bd80      	pop	{r7, pc}
    b5ae:	46c0      	nop			; (mov r8, r8)
    b5b0:	20000070 	.word	0x20000070
    b5b4:	20000088 	.word	0x20000088
    b5b8:	2000007c 	.word	0x2000007c

0000b5bc <ERROR_LEDs>:

// Flash the side LEDs red until restart
// 0: Red, 1: Blue, 2:Green, 3: Teal, 4: Yellow, 5:Purple
void ERROR_LEDs(uint8_t error_type){
    b5bc:	b580      	push	{r7, lr}
    b5be:	b086      	sub	sp, #24
    b5c0:	af00      	add	r7, sp, #0
    b5c2:	0002      	movs	r2, r0
    b5c4:	1dfb      	adds	r3, r7, #7
    b5c6:	701a      	strb	r2, [r3, #0]
	uint32_t timer = 0;
    b5c8:	2300      	movs	r3, #0
    b5ca:	60fb      	str	r3, [r7, #12]

	uint16_t tempR = 0, tempG = 0, tempB = 0;
    b5cc:	2316      	movs	r3, #22
    b5ce:	18fb      	adds	r3, r7, r3
    b5d0:	2200      	movs	r2, #0
    b5d2:	801a      	strh	r2, [r3, #0]
    b5d4:	2314      	movs	r3, #20
    b5d6:	18fb      	adds	r3, r7, r3
    b5d8:	2200      	movs	r2, #0
    b5da:	801a      	strh	r2, [r3, #0]
    b5dc:	2312      	movs	r3, #18
    b5de:	18fb      	adds	r3, r7, r3
    b5e0:	2200      	movs	r2, #0
    b5e2:	801a      	strh	r2, [r3, #0]
	if(error_type == 0 || error_type == 4  || error_type == 5)
    b5e4:	1dfb      	adds	r3, r7, #7
    b5e6:	781b      	ldrb	r3, [r3, #0]
    b5e8:	2b00      	cmp	r3, #0
    b5ea:	d007      	beq.n	b5fc <ERROR_LEDs+0x40>
    b5ec:	1dfb      	adds	r3, r7, #7
    b5ee:	781b      	ldrb	r3, [r3, #0]
    b5f0:	2b04      	cmp	r3, #4
    b5f2:	d003      	beq.n	b5fc <ERROR_LEDs+0x40>
    b5f4:	1dfb      	adds	r3, r7, #7
    b5f6:	781b      	ldrb	r3, [r3, #0]
    b5f8:	2b05      	cmp	r3, #5
    b5fa:	d104      	bne.n	b606 <ERROR_LEDs+0x4a>
		tempR = 0xFFFF;
    b5fc:	2316      	movs	r3, #22
    b5fe:	18fb      	adds	r3, r7, r3
    b600:	2201      	movs	r2, #1
    b602:	4252      	negs	r2, r2
    b604:	801a      	strh	r2, [r3, #0]
	if(error_type >= 2 && error_type <= 4)
    b606:	1dfb      	adds	r3, r7, #7
    b608:	781b      	ldrb	r3, [r3, #0]
    b60a:	2b01      	cmp	r3, #1
    b60c:	d908      	bls.n	b620 <ERROR_LEDs+0x64>
    b60e:	1dfb      	adds	r3, r7, #7
    b610:	781b      	ldrb	r3, [r3, #0]
    b612:	2b04      	cmp	r3, #4
    b614:	d804      	bhi.n	b620 <ERROR_LEDs+0x64>
		tempG = 0xFFFF;
    b616:	2314      	movs	r3, #20
    b618:	18fb      	adds	r3, r7, r3
    b61a:	2201      	movs	r2, #1
    b61c:	4252      	negs	r2, r2
    b61e:	801a      	strh	r2, [r3, #0]
	if(error_type == 1 || error_type == 3 || error_type == 5)
    b620:	1dfb      	adds	r3, r7, #7
    b622:	781b      	ldrb	r3, [r3, #0]
    b624:	2b01      	cmp	r3, #1
    b626:	d007      	beq.n	b638 <ERROR_LEDs+0x7c>
    b628:	1dfb      	adds	r3, r7, #7
    b62a:	781b      	ldrb	r3, [r3, #0]
    b62c:	2b03      	cmp	r3, #3
    b62e:	d003      	beq.n	b638 <ERROR_LEDs+0x7c>
    b630:	1dfb      	adds	r3, r7, #7
    b632:	781b      	ldrb	r3, [r3, #0]
    b634:	2b05      	cmp	r3, #5
    b636:	d104      	bne.n	b642 <ERROR_LEDs+0x86>
		tempB = 0xFFFF;
    b638:	2312      	movs	r3, #18
    b63a:	18fb      	adds	r3, r7, r3
    b63c:	2201      	movs	r2, #1
    b63e:	4252      	negs	r2, r2
    b640:	801a      	strh	r2, [r3, #0]

	while(1){
		setLeftRGB(0,0,0);
    b642:	2200      	movs	r2, #0
    b644:	2100      	movs	r1, #0
    b646:	2000      	movs	r0, #0
    b648:	4b2e      	ldr	r3, [pc, #184]	; (b704 <ERROR_LEDs+0x148>)
    b64a:	4798      	blx	r3
		setRightRGB(0,0,0);
    b64c:	2200      	movs	r2, #0
    b64e:	2100      	movs	r1, #0
    b650:	2000      	movs	r0, #0
    b652:	4b2d      	ldr	r3, [pc, #180]	; (b708 <ERROR_LEDs+0x14c>)
    b654:	4798      	blx	r3
		
		setRed(0);
    b656:	2000      	movs	r0, #0
    b658:	4b2c      	ldr	r3, [pc, #176]	; (b70c <ERROR_LEDs+0x150>)
    b65a:	4798      	blx	r3
		setWhite(0);
    b65c:	2000      	movs	r0, #0
    b65e:	4b2c      	ldr	r3, [pc, #176]	; (b710 <ERROR_LEDs+0x154>)
    b660:	4798      	blx	r3
		setAux(0);
    b662:	2000      	movs	r0, #0
    b664:	4b2b      	ldr	r3, [pc, #172]	; (b714 <ERROR_LEDs+0x158>)
    b666:	4798      	blx	r3

		while(millis() - timer < 1000) {
    b668:	e004      	b.n	b674 <ERROR_LEDs+0xb8>
			check_time(&timer);
    b66a:	230c      	movs	r3, #12
    b66c:	18fb      	adds	r3, r7, r3
    b66e:	0018      	movs	r0, r3
    b670:	4b29      	ldr	r3, [pc, #164]	; (b718 <ERROR_LEDs+0x15c>)
    b672:	4798      	blx	r3
		while(millis() - timer < 1000) {
    b674:	4b29      	ldr	r3, [pc, #164]	; (b71c <ERROR_LEDs+0x160>)
    b676:	4798      	blx	r3
    b678:	0002      	movs	r2, r0
    b67a:	68fb      	ldr	r3, [r7, #12]
    b67c:	1ad3      	subs	r3, r2, r3
    b67e:	4a28      	ldr	r2, [pc, #160]	; (b720 <ERROR_LEDs+0x164>)
    b680:	4293      	cmp	r3, r2
    b682:	d9f2      	bls.n	b66a <ERROR_LEDs+0xae>
		}
		timer = millis();
    b684:	4b25      	ldr	r3, [pc, #148]	; (b71c <ERROR_LEDs+0x160>)
    b686:	4798      	blx	r3
    b688:	0003      	movs	r3, r0
    b68a:	60fb      	str	r3, [r7, #12]

		setLeftRGB(tempR,tempG,tempB);
    b68c:	2312      	movs	r3, #18
    b68e:	18fb      	adds	r3, r7, r3
    b690:	881a      	ldrh	r2, [r3, #0]
    b692:	2314      	movs	r3, #20
    b694:	18fb      	adds	r3, r7, r3
    b696:	8819      	ldrh	r1, [r3, #0]
    b698:	2316      	movs	r3, #22
    b69a:	18fb      	adds	r3, r7, r3
    b69c:	881b      	ldrh	r3, [r3, #0]
    b69e:	0018      	movs	r0, r3
    b6a0:	4b18      	ldr	r3, [pc, #96]	; (b704 <ERROR_LEDs+0x148>)
    b6a2:	4798      	blx	r3
		setRightRGB(tempR,tempG,tempB);
    b6a4:	2312      	movs	r3, #18
    b6a6:	18fb      	adds	r3, r7, r3
    b6a8:	881a      	ldrh	r2, [r3, #0]
    b6aa:	2314      	movs	r3, #20
    b6ac:	18fb      	adds	r3, r7, r3
    b6ae:	8819      	ldrh	r1, [r3, #0]
    b6b0:	2316      	movs	r3, #22
    b6b2:	18fb      	adds	r3, r7, r3
    b6b4:	881b      	ldrh	r3, [r3, #0]
    b6b6:	0018      	movs	r0, r3
    b6b8:	4b13      	ldr	r3, [pc, #76]	; (b708 <ERROR_LEDs+0x14c>)
    b6ba:	4798      	blx	r3
		
		setRed(0xFFFF);
    b6bc:	4b19      	ldr	r3, [pc, #100]	; (b724 <ERROR_LEDs+0x168>)
    b6be:	0018      	movs	r0, r3
    b6c0:	4b12      	ldr	r3, [pc, #72]	; (b70c <ERROR_LEDs+0x150>)
    b6c2:	4798      	blx	r3
		setWhite(0xFFFF);
    b6c4:	4b17      	ldr	r3, [pc, #92]	; (b724 <ERROR_LEDs+0x168>)
    b6c6:	0018      	movs	r0, r3
    b6c8:	4b11      	ldr	r3, [pc, #68]	; (b710 <ERROR_LEDs+0x154>)
    b6ca:	4798      	blx	r3
		setAux(1);
    b6cc:	2001      	movs	r0, #1
    b6ce:	4b11      	ldr	r3, [pc, #68]	; (b714 <ERROR_LEDs+0x158>)
    b6d0:	4798      	blx	r3

		while(millis() - timer < 250) {
    b6d2:	e004      	b.n	b6de <ERROR_LEDs+0x122>
			check_time(&timer);
    b6d4:	230c      	movs	r3, #12
    b6d6:	18fb      	adds	r3, r7, r3
    b6d8:	0018      	movs	r0, r3
    b6da:	4b0f      	ldr	r3, [pc, #60]	; (b718 <ERROR_LEDs+0x15c>)
    b6dc:	4798      	blx	r3
		while(millis() - timer < 250) {
    b6de:	4b0f      	ldr	r3, [pc, #60]	; (b71c <ERROR_LEDs+0x160>)
    b6e0:	4798      	blx	r3
    b6e2:	0002      	movs	r2, r0
    b6e4:	68fb      	ldr	r3, [r7, #12]
    b6e6:	1ad3      	subs	r3, r2, r3
    b6e8:	2bf9      	cmp	r3, #249	; 0xf9
    b6ea:	d9f3      	bls.n	b6d4 <ERROR_LEDs+0x118>
		}
		timer = millis();
    b6ec:	4b0b      	ldr	r3, [pc, #44]	; (b71c <ERROR_LEDs+0x160>)
    b6ee:	4798      	blx	r3
    b6f0:	0003      	movs	r3, r0
    b6f2:	60fb      	str	r3, [r7, #12]
    b6f4:	2312      	movs	r3, #18
    b6f6:	18fb      	adds	r3, r7, r3
    b6f8:	2212      	movs	r2, #18
    b6fa:	18ba      	adds	r2, r7, r2
    b6fc:	8812      	ldrh	r2, [r2, #0]
    b6fe:	801a      	strh	r2, [r3, #0]
		setLeftRGB(0,0,0);
    b700:	e79f      	b.n	b642 <ERROR_LEDs+0x86>
    b702:	46c0      	nop			; (mov r8, r8)
    b704:	0000b281 	.word	0x0000b281
    b708:	0000b2fd 	.word	0x0000b2fd
    b70c:	0000b3a9 	.word	0x0000b3a9
    b710:	0000b371 	.word	0x0000b371
    b714:	0000b3e1 	.word	0x0000b3e1
    b718:	0000b0c5 	.word	0x0000b0c5
    b71c:	0000b095 	.word	0x0000b095
    b720:	000003e7 	.word	0x000003e7
    b724:	0000ffff 	.word	0x0000ffff

0000b728 <TurnSignal>:
}

// true = left    false = right
uint32_t turnTimer = 0;
uint16_t turnOutput = 0;
void TurnSignal(bool direction){
    b728:	b580      	push	{r7, lr}
    b72a:	b082      	sub	sp, #8
    b72c:	af00      	add	r7, sp, #0
    b72e:	0002      	movs	r2, r0
    b730:	1dfb      	adds	r3, r7, #7
    b732:	701a      	strb	r2, [r3, #0]

	check_time(&turnTimer);
    b734:	4b29      	ldr	r3, [pc, #164]	; (b7dc <TurnSignal+0xb4>)
    b736:	0018      	movs	r0, r3
    b738:	4b29      	ldr	r3, [pc, #164]	; (b7e0 <TurnSignal+0xb8>)
    b73a:	4798      	blx	r3
	if(turnOutput == 0x0 && (millis() - turnTimer >= TURN_OFF_TIME)){
    b73c:	4b29      	ldr	r3, [pc, #164]	; (b7e4 <TurnSignal+0xbc>)
    b73e:	881b      	ldrh	r3, [r3, #0]
    b740:	2b00      	cmp	r3, #0
    b742:	d113      	bne.n	b76c <TurnSignal+0x44>
    b744:	4b28      	ldr	r3, [pc, #160]	; (b7e8 <TurnSignal+0xc0>)
    b746:	4798      	blx	r3
    b748:	0002      	movs	r2, r0
    b74a:	4b24      	ldr	r3, [pc, #144]	; (b7dc <TurnSignal+0xb4>)
    b74c:	681b      	ldr	r3, [r3, #0]
    b74e:	1ad2      	subs	r2, r2, r3
    b750:	2390      	movs	r3, #144	; 0x90
    b752:	33ff      	adds	r3, #255	; 0xff
    b754:	429a      	cmp	r2, r3
    b756:	d909      	bls.n	b76c <TurnSignal+0x44>
		turnOutput = 0xFFFF;
    b758:	4b22      	ldr	r3, [pc, #136]	; (b7e4 <TurnSignal+0xbc>)
    b75a:	2201      	movs	r2, #1
    b75c:	4252      	negs	r2, r2
    b75e:	801a      	strh	r2, [r3, #0]
		turnTimer = millis();
    b760:	4b21      	ldr	r3, [pc, #132]	; (b7e8 <TurnSignal+0xc0>)
    b762:	4798      	blx	r3
    b764:	0002      	movs	r2, r0
    b766:	4b1d      	ldr	r3, [pc, #116]	; (b7dc <TurnSignal+0xb4>)
    b768:	601a      	str	r2, [r3, #0]
    b76a:	e014      	b.n	b796 <TurnSignal+0x6e>
	} else if(turnOutput == 0xFFFF && (millis() - turnTimer >= TURN_ON_TIME)){
    b76c:	4b1d      	ldr	r3, [pc, #116]	; (b7e4 <TurnSignal+0xbc>)
    b76e:	881b      	ldrh	r3, [r3, #0]
    b770:	4a1e      	ldr	r2, [pc, #120]	; (b7ec <TurnSignal+0xc4>)
    b772:	4293      	cmp	r3, r2
    b774:	d10f      	bne.n	b796 <TurnSignal+0x6e>
    b776:	4b1c      	ldr	r3, [pc, #112]	; (b7e8 <TurnSignal+0xc0>)
    b778:	4798      	blx	r3
    b77a:	0002      	movs	r2, r0
    b77c:	4b17      	ldr	r3, [pc, #92]	; (b7dc <TurnSignal+0xb4>)
    b77e:	681b      	ldr	r3, [r3, #0]
    b780:	1ad3      	subs	r3, r2, r3
    b782:	2bf9      	cmp	r3, #249	; 0xf9
    b784:	d907      	bls.n	b796 <TurnSignal+0x6e>
		turnOutput = 0;
    b786:	4b17      	ldr	r3, [pc, #92]	; (b7e4 <TurnSignal+0xbc>)
    b788:	2200      	movs	r2, #0
    b78a:	801a      	strh	r2, [r3, #0]
		turnTimer = millis();
    b78c:	4b16      	ldr	r3, [pc, #88]	; (b7e8 <TurnSignal+0xc0>)
    b78e:	4798      	blx	r3
    b790:	0002      	movs	r2, r0
    b792:	4b12      	ldr	r3, [pc, #72]	; (b7dc <TurnSignal+0xb4>)
    b794:	601a      	str	r2, [r3, #0]
	}

	if(direction == true){
    b796:	1dfb      	adds	r3, r7, #7
    b798:	781b      	ldrb	r3, [r3, #0]
    b79a:	2b00      	cmp	r3, #0
    b79c:	d00d      	beq.n	b7ba <TurnSignal+0x92>
		setLeftRGB(turnOutput,turnOutput,0);
    b79e:	4b11      	ldr	r3, [pc, #68]	; (b7e4 <TurnSignal+0xbc>)
    b7a0:	8818      	ldrh	r0, [r3, #0]
    b7a2:	4b10      	ldr	r3, [pc, #64]	; (b7e4 <TurnSignal+0xbc>)
    b7a4:	881b      	ldrh	r3, [r3, #0]
    b7a6:	2200      	movs	r2, #0
    b7a8:	0019      	movs	r1, r3
    b7aa:	4b11      	ldr	r3, [pc, #68]	; (b7f0 <TurnSignal+0xc8>)
    b7ac:	4798      	blx	r3
		setRightRGB(0,0,0);
    b7ae:	2200      	movs	r2, #0
    b7b0:	2100      	movs	r1, #0
    b7b2:	2000      	movs	r0, #0
    b7b4:	4b0f      	ldr	r3, [pc, #60]	; (b7f4 <TurnSignal+0xcc>)
    b7b6:	4798      	blx	r3
	} else {
		setLeftRGB(0,0,0);
		setRightRGB(turnOutput,turnOutput,0);
	}
}
    b7b8:	e00c      	b.n	b7d4 <TurnSignal+0xac>
		setLeftRGB(0,0,0);
    b7ba:	2200      	movs	r2, #0
    b7bc:	2100      	movs	r1, #0
    b7be:	2000      	movs	r0, #0
    b7c0:	4b0b      	ldr	r3, [pc, #44]	; (b7f0 <TurnSignal+0xc8>)
    b7c2:	4798      	blx	r3
		setRightRGB(turnOutput,turnOutput,0);
    b7c4:	4b07      	ldr	r3, [pc, #28]	; (b7e4 <TurnSignal+0xbc>)
    b7c6:	8818      	ldrh	r0, [r3, #0]
    b7c8:	4b06      	ldr	r3, [pc, #24]	; (b7e4 <TurnSignal+0xbc>)
    b7ca:	881b      	ldrh	r3, [r3, #0]
    b7cc:	2200      	movs	r2, #0
    b7ce:	0019      	movs	r1, r3
    b7d0:	4b08      	ldr	r3, [pc, #32]	; (b7f4 <TurnSignal+0xcc>)
    b7d2:	4798      	blx	r3
}
    b7d4:	46c0      	nop			; (mov r8, r8)
    b7d6:	46bd      	mov	sp, r7
    b7d8:	b002      	add	sp, #8
    b7da:	bd80      	pop	{r7, pc}
    b7dc:	20000334 	.word	0x20000334
    b7e0:	0000b0c5 	.word	0x0000b0c5
    b7e4:	20000338 	.word	0x20000338
    b7e8:	0000b095 	.word	0x0000b095
    b7ec:	0000ffff 	.word	0x0000ffff
    b7f0:	0000b281 	.word	0x0000b281
    b7f4:	0000b2fd 	.word	0x0000b2fd

0000b7f8 <crc16>:
	0x1ad0, 0x2ab3, 0x3a92, 0xfd2e, 0xed0f, 0xdd6c, 0xcd4d, 0xbdaa, 0xad8b,
	0x9de8, 0x8dc9, 0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0,
	0x0cc1, 0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0 };

uint16_t crc16(uint8_t *buf, uint16_t len) {
    b7f8:	b580      	push	{r7, lr}
    b7fa:	b084      	sub	sp, #16
    b7fc:	af00      	add	r7, sp, #0
    b7fe:	6078      	str	r0, [r7, #4]
    b800:	000a      	movs	r2, r1
    b802:	1cbb      	adds	r3, r7, #2
    b804:	801a      	strh	r2, [r3, #0]
	uint16_t i;
	uint16_t cksum = 0;
    b806:	230c      	movs	r3, #12
    b808:	18fb      	adds	r3, r7, r3
    b80a:	2200      	movs	r2, #0
    b80c:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
    b80e:	230e      	movs	r3, #14
    b810:	18fb      	adds	r3, r7, r3
    b812:	2200      	movs	r2, #0
    b814:	801a      	strh	r2, [r3, #0]
    b816:	e021      	b.n	b85c <crc16+0x64>
		cksum = crc16_tab[(((cksum >> 8) ^ *buf++) & 0xFF)] ^ (cksum << 8);
    b818:	230c      	movs	r3, #12
    b81a:	18fb      	adds	r3, r7, r3
    b81c:	881b      	ldrh	r3, [r3, #0]
    b81e:	0a1b      	lsrs	r3, r3, #8
    b820:	b29b      	uxth	r3, r3
    b822:	0019      	movs	r1, r3
    b824:	687b      	ldr	r3, [r7, #4]
    b826:	1c5a      	adds	r2, r3, #1
    b828:	607a      	str	r2, [r7, #4]
    b82a:	781b      	ldrb	r3, [r3, #0]
    b82c:	404b      	eors	r3, r1
    b82e:	22ff      	movs	r2, #255	; 0xff
    b830:	401a      	ands	r2, r3
    b832:	4b11      	ldr	r3, [pc, #68]	; (b878 <crc16+0x80>)
    b834:	0052      	lsls	r2, r2, #1
    b836:	5ad3      	ldrh	r3, [r2, r3]
    b838:	b21a      	sxth	r2, r3
    b83a:	230c      	movs	r3, #12
    b83c:	18fb      	adds	r3, r7, r3
    b83e:	881b      	ldrh	r3, [r3, #0]
    b840:	021b      	lsls	r3, r3, #8
    b842:	b21b      	sxth	r3, r3
    b844:	4053      	eors	r3, r2
    b846:	b21a      	sxth	r2, r3
    b848:	230c      	movs	r3, #12
    b84a:	18fb      	adds	r3, r7, r3
    b84c:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
    b84e:	230e      	movs	r3, #14
    b850:	18fb      	adds	r3, r7, r3
    b852:	881a      	ldrh	r2, [r3, #0]
    b854:	230e      	movs	r3, #14
    b856:	18fb      	adds	r3, r7, r3
    b858:	3201      	adds	r2, #1
    b85a:	801a      	strh	r2, [r3, #0]
    b85c:	230e      	movs	r3, #14
    b85e:	18fa      	adds	r2, r7, r3
    b860:	1cbb      	adds	r3, r7, #2
    b862:	8812      	ldrh	r2, [r2, #0]
    b864:	881b      	ldrh	r3, [r3, #0]
    b866:	429a      	cmp	r2, r3
    b868:	d3d6      	bcc.n	b818 <crc16+0x20>
	}
	return cksum;
    b86a:	230c      	movs	r3, #12
    b86c:	18fb      	adds	r3, r7, r3
    b86e:	881b      	ldrh	r3, [r3, #0]
}
    b870:	0018      	movs	r0, r3
    b872:	46bd      	mov	sp, r7
    b874:	b004      	add	sp, #16
    b876:	bd80      	pop	{r7, pc}
    b878:	000175d4 	.word	0x000175d4

0000b87c <configure_vesc_usart>:
float buffer_get_float32_auto(uint8_t *buffer, int8_t index);


// Configure SERCOM5 as USART for VESC
void configure_vesc_usart()
{
    b87c:	b580      	push	{r7, lr}
    b87e:	b092      	sub	sp, #72	; 0x48
    b880:	af00      	add	r7, sp, #0
	uint32_t baud = 0;
    b882:	2300      	movs	r3, #0
    b884:	647b      	str	r3, [r7, #68]	; 0x44
	if(UART_baud == BAUD_9600)
    b886:	4b28      	ldr	r3, [pc, #160]	; (b928 <configure_vesc_usart+0xac>)
    b888:	781b      	ldrb	r3, [r3, #0]
    b88a:	2b00      	cmp	r3, #0
    b88c:	d103      	bne.n	b896 <configure_vesc_usart+0x1a>
		baud = 9600;
    b88e:	2396      	movs	r3, #150	; 0x96
    b890:	019b      	lsls	r3, r3, #6
    b892:	647b      	str	r3, [r7, #68]	; 0x44
    b894:	e016      	b.n	b8c4 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_38400)
    b896:	4b24      	ldr	r3, [pc, #144]	; (b928 <configure_vesc_usart+0xac>)
    b898:	781b      	ldrb	r3, [r3, #0]
    b89a:	2b01      	cmp	r3, #1
    b89c:	d103      	bne.n	b8a6 <configure_vesc_usart+0x2a>
		baud = 38400;
    b89e:	2396      	movs	r3, #150	; 0x96
    b8a0:	021b      	lsls	r3, r3, #8
    b8a2:	647b      	str	r3, [r7, #68]	; 0x44
    b8a4:	e00e      	b.n	b8c4 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_57600)
    b8a6:	4b20      	ldr	r3, [pc, #128]	; (b928 <configure_vesc_usart+0xac>)
    b8a8:	781b      	ldrb	r3, [r3, #0]
    b8aa:	2b02      	cmp	r3, #2
    b8ac:	d103      	bne.n	b8b6 <configure_vesc_usart+0x3a>
		baud = 57600;
    b8ae:	23e1      	movs	r3, #225	; 0xe1
    b8b0:	021b      	lsls	r3, r3, #8
    b8b2:	647b      	str	r3, [r7, #68]	; 0x44
    b8b4:	e006      	b.n	b8c4 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_115200)
    b8b6:	4b1c      	ldr	r3, [pc, #112]	; (b928 <configure_vesc_usart+0xac>)
    b8b8:	781b      	ldrb	r3, [r3, #0]
    b8ba:	2b03      	cmp	r3, #3
    b8bc:	d102      	bne.n	b8c4 <configure_vesc_usart+0x48>
		baud = 115200;
    b8be:	23e1      	movs	r3, #225	; 0xe1
    b8c0:	025b      	lsls	r3, r3, #9
    b8c2:	647b      	str	r3, [r7, #68]	; 0x44

	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
    b8c4:	1d3b      	adds	r3, r7, #4
    b8c6:	0018      	movs	r0, r3
    b8c8:	4b18      	ldr	r3, [pc, #96]	; (b92c <configure_vesc_usart+0xb0>)
    b8ca:	4798      	blx	r3
	config_usart.baudrate    = baud;
    b8cc:	1d3b      	adds	r3, r7, #4
    b8ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    b8d0:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_1_TX_0_XCK_1;
    b8d2:	1d3b      	adds	r3, r7, #4
    b8d4:	2280      	movs	r2, #128	; 0x80
    b8d6:	0352      	lsls	r2, r2, #13
    b8d8:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    b8da:	1d3b      	adds	r3, r7, #4
    b8dc:	4a14      	ldr	r2, [pc, #80]	; (b930 <configure_vesc_usart+0xb4>)
    b8de:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    b8e0:	1d3b      	adds	r3, r7, #4
    b8e2:	4a14      	ldr	r2, [pc, #80]	; (b934 <configure_vesc_usart+0xb8>)
    b8e4:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
    b8e6:	1d3b      	adds	r3, r7, #4
    b8e8:	2201      	movs	r2, #1
    b8ea:	4252      	negs	r2, r2
    b8ec:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
    b8ee:	1d3b      	adds	r3, r7, #4
    b8f0:	2201      	movs	r2, #1
    b8f2:	4252      	negs	r2, r2
    b8f4:	63da      	str	r2, [r3, #60]	; 0x3c
	while (usart_init(&vesc_usart,SERCOM1, &config_usart) != STATUS_OK)
    b8f6:	46c0      	nop			; (mov r8, r8)
    b8f8:	1d3a      	adds	r2, r7, #4
    b8fa:	490f      	ldr	r1, [pc, #60]	; (b938 <configure_vesc_usart+0xbc>)
    b8fc:	4b0f      	ldr	r3, [pc, #60]	; (b93c <configure_vesc_usart+0xc0>)
    b8fe:	0018      	movs	r0, r3
    b900:	4b0f      	ldr	r3, [pc, #60]	; (b940 <configure_vesc_usart+0xc4>)
    b902:	4798      	blx	r3
    b904:	1e03      	subs	r3, r0, #0
    b906:	d1f7      	bne.n	b8f8 <configure_vesc_usart+0x7c>
	{}
	usart_enable(&vesc_usart);
    b908:	4b0c      	ldr	r3, [pc, #48]	; (b93c <configure_vesc_usart+0xc0>)
    b90a:	0018      	movs	r0, r3
    b90c:	4b0d      	ldr	r3, [pc, #52]	; (b944 <configure_vesc_usart+0xc8>)
    b90e:	4798      	blx	r3

	latest_vesc_vals.FW_VERSION_MAJOR = 0;
    b910:	4b0d      	ldr	r3, [pc, #52]	; (b948 <configure_vesc_usart+0xcc>)
    b912:	2234      	movs	r2, #52	; 0x34
    b914:	2100      	movs	r1, #0
    b916:	5499      	strb	r1, [r3, r2]
	latest_vesc_vals.FW_VERSION_MINOR = 0;
    b918:	4b0b      	ldr	r3, [pc, #44]	; (b948 <configure_vesc_usart+0xcc>)
    b91a:	2235      	movs	r2, #53	; 0x35
    b91c:	2100      	movs	r1, #0
    b91e:	5499      	strb	r1, [r3, r2]
}
    b920:	46c0      	nop			; (mov r8, r8)
    b922:	46bd      	mov	sp, r7
    b924:	b012      	add	sp, #72	; 0x48
    b926:	bd80      	pop	{r7, pc}
    b928:	20000311 	.word	0x20000311
    b92c:	000090e1 	.word	0x000090e1
    b930:	00100002 	.word	0x00100002
    b934:	00110002 	.word	0x00110002
    b938:	42000c00 	.word	0x42000c00
    b93c:	20000704 	.word	0x20000704
    b940:	000060e5 	.word	0x000060e5
    b944:	000091a1 	.word	0x000091a1
    b948:	20000940 	.word	0x20000940

0000b94c <send_packet>:
	usart_register_callback(&vesc_usart, vesc_usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&vesc_usart, USART_CALLBACK_BUFFER_RECEIVED);
}*/

uint8_t vesc_tx_buff[MAX_PAYLOAD_LEN+6];
void send_packet(struct uart_packet send_pak){
    b94c:	b084      	sub	sp, #16
    b94e:	b590      	push	{r4, r7, lr}
    b950:	b085      	sub	sp, #20
    b952:	af00      	add	r7, sp, #0
    b954:	2420      	movs	r4, #32
    b956:	193c      	adds	r4, r7, r4
    b958:	6020      	str	r0, [r4, #0]
    b95a:	6061      	str	r1, [r4, #4]
    b95c:	60a2      	str	r2, [r4, #8]
    b95e:	60e3      	str	r3, [r4, #12]
	if((millis()-vesc_usart_time) > vesc_usart_timeout)
    b960:	4b49      	ldr	r3, [pc, #292]	; (ba88 <send_packet+0x13c>)
    b962:	4798      	blx	r3
    b964:	0002      	movs	r2, r0
    b966:	4b49      	ldr	r3, [pc, #292]	; (ba8c <send_packet+0x140>)
    b968:	681b      	ldr	r3, [r3, #0]
    b96a:	1ad2      	subs	r2, r2, r3
    b96c:	4b48      	ldr	r3, [pc, #288]	; (ba90 <send_packet+0x144>)
    b96e:	681b      	ldr	r3, [r3, #0]
    b970:	429a      	cmp	r2, r3
    b972:	d902      	bls.n	b97a <send_packet+0x2e>
		HOLD_FOR_REPLY = false;
    b974:	4b47      	ldr	r3, [pc, #284]	; (ba94 <send_packet+0x148>)
    b976:	2200      	movs	r2, #0
    b978:	701a      	strb	r2, [r3, #0]

	send_pak.stop = 0x03;
    b97a:	2320      	movs	r3, #32
    b97c:	18fa      	adds	r2, r7, r3
    b97e:	4b46      	ldr	r3, [pc, #280]	; (ba98 <send_packet+0x14c>)
    b980:	2103      	movs	r1, #3
    b982:	54d1      	strb	r1, [r2, r3]

	if(!HOLD_FOR_REPLY){
    b984:	4b43      	ldr	r3, [pc, #268]	; (ba94 <send_packet+0x148>)
    b986:	781b      	ldrb	r3, [r3, #0]
    b988:	2201      	movs	r2, #1
    b98a:	4053      	eors	r3, r2
    b98c:	b2db      	uxtb	r3, r3
    b98e:	2b00      	cmp	r3, #0
    b990:	d100      	bne.n	b994 <send_packet+0x48>
    b992:	e071      	b.n	ba78 <send_packet+0x12c>
		uint16_t payload_len = 0;
    b994:	230e      	movs	r3, #14
    b996:	18fb      	adds	r3, r7, r3
    b998:	2200      	movs	r2, #0
    b99a:	801a      	strh	r2, [r3, #0]
		if(send_pak.start == 0x03)
    b99c:	2320      	movs	r3, #32
    b99e:	18fb      	adds	r3, r7, r3
    b9a0:	781b      	ldrb	r3, [r3, #0]
    b9a2:	2b03      	cmp	r3, #3
    b9a4:	d10e      	bne.n	b9c4 <send_packet+0x78>
			payload_len = ((send_pak.len[0]<<8)|send_pak.len[1]);
    b9a6:	2320      	movs	r3, #32
    b9a8:	18fb      	adds	r3, r7, r3
    b9aa:	785b      	ldrb	r3, [r3, #1]
    b9ac:	021b      	lsls	r3, r3, #8
    b9ae:	b21a      	sxth	r2, r3
    b9b0:	2320      	movs	r3, #32
    b9b2:	18fb      	adds	r3, r7, r3
    b9b4:	789b      	ldrb	r3, [r3, #2]
    b9b6:	b21b      	sxth	r3, r3
    b9b8:	4313      	orrs	r3, r2
    b9ba:	b21a      	sxth	r2, r3
    b9bc:	230e      	movs	r3, #14
    b9be:	18fb      	adds	r3, r7, r3
    b9c0:	801a      	strh	r2, [r3, #0]
    b9c2:	e005      	b.n	b9d0 <send_packet+0x84>
		else
			payload_len = send_pak.len[0];
    b9c4:	2320      	movs	r3, #32
    b9c6:	18fb      	adds	r3, r7, r3
    b9c8:	785a      	ldrb	r2, [r3, #1]
    b9ca:	230e      	movs	r3, #14
    b9cc:	18fb      	adds	r3, r7, r3
    b9ce:	801a      	strh	r2, [r3, #0]
		
		uint16_t message_len = (send_pak.start+payload_len+3);
    b9d0:	2320      	movs	r3, #32
    b9d2:	18fb      	adds	r3, r7, r3
    b9d4:	781b      	ldrb	r3, [r3, #0]
    b9d6:	b29a      	uxth	r2, r3
    b9d8:	230e      	movs	r3, #14
    b9da:	18fb      	adds	r3, r7, r3
    b9dc:	881b      	ldrh	r3, [r3, #0]
    b9de:	18d3      	adds	r3, r2, r3
    b9e0:	b29a      	uxth	r2, r3
    b9e2:	1cbb      	adds	r3, r7, #2
    b9e4:	3203      	adds	r2, #3
    b9e6:	801a      	strh	r2, [r3, #0]
		uint8_t *send_ptr = &(send_pak.start);
    b9e8:	2320      	movs	r3, #32
    b9ea:	18fb      	adds	r3, r7, r3
    b9ec:	60bb      	str	r3, [r7, #8]

		for(size_t i=0;i<message_len;i++){
    b9ee:	2300      	movs	r3, #0
    b9f0:	607b      	str	r3, [r7, #4]
    b9f2:	e02d      	b.n	ba50 <send_packet+0x104>
			if(send_pak.start==0x02 && i==2)
    b9f4:	2320      	movs	r3, #32
    b9f6:	18fb      	adds	r3, r7, r3
    b9f8:	781b      	ldrb	r3, [r3, #0]
    b9fa:	2b02      	cmp	r3, #2
    b9fc:	d106      	bne.n	ba0c <send_packet+0xc0>
    b9fe:	687b      	ldr	r3, [r7, #4]
    ba00:	2b02      	cmp	r3, #2
    ba02:	d103      	bne.n	ba0c <send_packet+0xc0>
			send_ptr+=1;
    ba04:	68bb      	ldr	r3, [r7, #8]
    ba06:	3301      	adds	r3, #1
    ba08:	60bb      	str	r3, [r7, #8]
    ba0a:	e014      	b.n	ba36 <send_packet+0xea>
			else if(i==payload_len+send_pak.start)
    ba0c:	230e      	movs	r3, #14
    ba0e:	18fb      	adds	r3, r7, r3
    ba10:	881b      	ldrh	r3, [r3, #0]
    ba12:	2220      	movs	r2, #32
    ba14:	18ba      	adds	r2, r7, r2
    ba16:	7812      	ldrb	r2, [r2, #0]
    ba18:	189b      	adds	r3, r3, r2
    ba1a:	001a      	movs	r2, r3
    ba1c:	687b      	ldr	r3, [r7, #4]
    ba1e:	429a      	cmp	r2, r3
    ba20:	d109      	bne.n	ba36 <send_packet+0xea>
			send_ptr+=(MAX_PAYLOAD_LEN-payload_len);
    ba22:	230e      	movs	r3, #14
    ba24:	18fb      	adds	r3, r7, r3
    ba26:	881b      	ldrh	r3, [r3, #0]
    ba28:	2280      	movs	r2, #128	; 0x80
    ba2a:	0092      	lsls	r2, r2, #2
    ba2c:	1ad3      	subs	r3, r2, r3
    ba2e:	001a      	movs	r2, r3
    ba30:	68bb      	ldr	r3, [r7, #8]
    ba32:	189b      	adds	r3, r3, r2
    ba34:	60bb      	str	r3, [r7, #8]

			vesc_tx_buff[i] = *send_ptr;
    ba36:	68bb      	ldr	r3, [r7, #8]
    ba38:	7819      	ldrb	r1, [r3, #0]
    ba3a:	4a18      	ldr	r2, [pc, #96]	; (ba9c <send_packet+0x150>)
    ba3c:	687b      	ldr	r3, [r7, #4]
    ba3e:	18d3      	adds	r3, r2, r3
    ba40:	1c0a      	adds	r2, r1, #0
    ba42:	701a      	strb	r2, [r3, #0]

			send_ptr++;
    ba44:	68bb      	ldr	r3, [r7, #8]
    ba46:	3301      	adds	r3, #1
    ba48:	60bb      	str	r3, [r7, #8]
		for(size_t i=0;i<message_len;i++){
    ba4a:	687b      	ldr	r3, [r7, #4]
    ba4c:	3301      	adds	r3, #1
    ba4e:	607b      	str	r3, [r7, #4]
    ba50:	1cbb      	adds	r3, r7, #2
    ba52:	881a      	ldrh	r2, [r3, #0]
    ba54:	687b      	ldr	r3, [r7, #4]
    ba56:	429a      	cmp	r2, r3
    ba58:	d8cc      	bhi.n	b9f4 <send_packet+0xa8>
		}
		
		HOLD_FOR_REPLY = true;
    ba5a:	4b0e      	ldr	r3, [pc, #56]	; (ba94 <send_packet+0x148>)
    ba5c:	2201      	movs	r2, #1
    ba5e:	701a      	strb	r2, [r3, #0]
		usart_write_buffer_wait(&vesc_usart, vesc_tx_buff, message_len);
    ba60:	1cbb      	adds	r3, r7, #2
    ba62:	881a      	ldrh	r2, [r3, #0]
    ba64:	490d      	ldr	r1, [pc, #52]	; (ba9c <send_packet+0x150>)
    ba66:	4b0e      	ldr	r3, [pc, #56]	; (baa0 <send_packet+0x154>)
    ba68:	0018      	movs	r0, r3
    ba6a:	4b0e      	ldr	r3, [pc, #56]	; (baa4 <send_packet+0x158>)
    ba6c:	4798      	blx	r3
		vesc_usart_time = millis();
    ba6e:	4b06      	ldr	r3, [pc, #24]	; (ba88 <send_packet+0x13c>)
    ba70:	4798      	blx	r3
    ba72:	0002      	movs	r2, r0
    ba74:	4b05      	ldr	r3, [pc, #20]	; (ba8c <send_packet+0x140>)
    ba76:	601a      	str	r2, [r3, #0]
	}
}
    ba78:	46c0      	nop			; (mov r8, r8)
    ba7a:	46bd      	mov	sp, r7
    ba7c:	b005      	add	sp, #20
    ba7e:	bc90      	pop	{r4, r7}
    ba80:	bc08      	pop	{r3}
    ba82:	b004      	add	sp, #16
    ba84:	4718      	bx	r3
    ba86:	46c0      	nop			; (mov r8, r8)
    ba88:	0000b095 	.word	0x0000b095
    ba8c:	20000364 	.word	0x20000364
    ba90:	200000ac 	.word	0x200000ac
    ba94:	20000368 	.word	0x20000368
    ba98:	00000205 	.word	0x00000205
    ba9c:	200004fc 	.word	0x200004fc
    baa0:	20000704 	.word	0x20000704
    baa4:	000063bd 	.word	0x000063bd

0000baa8 <process_recieved_packet>:

void process_recieved_packet(){
    baa8:	b580      	push	{r7, lr}
    baaa:	b082      	sub	sp, #8
    baac:	af00      	add	r7, sp, #0
		uint8_t packet_id = vesc_revieve_packet.payload[0];
    baae:	1dfb      	adds	r3, r7, #7
    bab0:	4abc      	ldr	r2, [pc, #752]	; (bda4 <process_recieved_packet+0x2fc>)
    bab2:	78d2      	ldrb	r2, [r2, #3]
    bab4:	701a      	strb	r2, [r3, #0]
		if(packet_id == COMM_FW_VERSION){ // Bytes are the same for all FW's
    bab6:	4bbc      	ldr	r3, [pc, #752]	; (bda8 <process_recieved_packet+0x300>)
    bab8:	781b      	ldrb	r3, [r3, #0]
    baba:	1dfa      	adds	r2, r7, #7
    babc:	7812      	ldrb	r2, [r2, #0]
    babe:	429a      	cmp	r2, r3
    bac0:	d10b      	bne.n	bada <process_recieved_packet+0x32>
			latest_vesc_vals.FW_VERSION_MAJOR = (uint16_t)vesc_revieve_packet.payload[1];
    bac2:	4bb8      	ldr	r3, [pc, #736]	; (bda4 <process_recieved_packet+0x2fc>)
    bac4:	7919      	ldrb	r1, [r3, #4]
    bac6:	4bb9      	ldr	r3, [pc, #740]	; (bdac <process_recieved_packet+0x304>)
    bac8:	2234      	movs	r2, #52	; 0x34
    baca:	5499      	strb	r1, [r3, r2]
			latest_vesc_vals.FW_VERSION_MINOR = (uint16_t)vesc_revieve_packet.payload[2];
    bacc:	4bb5      	ldr	r3, [pc, #724]	; (bda4 <process_recieved_packet+0x2fc>)
    bace:	7959      	ldrb	r1, [r3, #5]
    bad0:	4bb6      	ldr	r3, [pc, #728]	; (bdac <process_recieved_packet+0x304>)
    bad2:	2235      	movs	r2, #53	; 0x35
    bad4:	5499      	strb	r1, [r3, r2]
			latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[39] << 24) | (vesc_revieve_packet.payload[40] << 16) | (vesc_revieve_packet.payload[41] << 8) | vesc_revieve_packet.payload[42];
			latest_vesc_vals.fault = vesc_revieve_packet.payload[43];
		} else if(packet_id == COMM_GET_IMU_DATA){ 
			// TODO
	}
}
    bad6:	f000 ff52 	bl	c97e <process_recieved_packet+0xed6>
		} else if(packet_id == COMM_GET_VALUES){
    bada:	4bb5      	ldr	r3, [pc, #724]	; (bdb0 <process_recieved_packet+0x308>)
    badc:	781b      	ldrb	r3, [r3, #0]
    bade:	1dfa      	adds	r2, r7, #7
    bae0:	7812      	ldrb	r2, [r2, #0]
    bae2:	429a      	cmp	r2, r3
    bae4:	d000      	beq.n	bae8 <process_recieved_packet+0x40>
    bae6:	e17f      	b.n	bde8 <process_recieved_packet+0x340>
			latest_vesc_vals.temp_fet_filtered = (vesc_revieve_packet.payload[GET_VALUES_FET_TEMP] << 8) | vesc_revieve_packet.payload[GET_VALUES_FET_TEMP+1];
    bae8:	4bb2      	ldr	r3, [pc, #712]	; (bdb4 <process_recieved_packet+0x30c>)
    baea:	781b      	ldrb	r3, [r3, #0]
    baec:	001a      	movs	r2, r3
    baee:	4bad      	ldr	r3, [pc, #692]	; (bda4 <process_recieved_packet+0x2fc>)
    baf0:	189b      	adds	r3, r3, r2
    baf2:	78db      	ldrb	r3, [r3, #3]
    baf4:	021b      	lsls	r3, r3, #8
    baf6:	b21a      	sxth	r2, r3
    baf8:	4bae      	ldr	r3, [pc, #696]	; (bdb4 <process_recieved_packet+0x30c>)
    bafa:	781b      	ldrb	r3, [r3, #0]
    bafc:	3301      	adds	r3, #1
    bafe:	49a9      	ldr	r1, [pc, #676]	; (bda4 <process_recieved_packet+0x2fc>)
    bb00:	18cb      	adds	r3, r1, r3
    bb02:	78db      	ldrb	r3, [r3, #3]
    bb04:	b21b      	sxth	r3, r3
    bb06:	4313      	orrs	r3, r2
    bb08:	b21a      	sxth	r2, r3
    bb0a:	4ba8      	ldr	r3, [pc, #672]	; (bdac <process_recieved_packet+0x304>)
    bb0c:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.avg_motor_current = (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR] << 24) | (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+3];
    bb0e:	4baa      	ldr	r3, [pc, #680]	; (bdb8 <process_recieved_packet+0x310>)
    bb10:	781b      	ldrb	r3, [r3, #0]
    bb12:	001a      	movs	r2, r3
    bb14:	4ba3      	ldr	r3, [pc, #652]	; (bda4 <process_recieved_packet+0x2fc>)
    bb16:	189b      	adds	r3, r3, r2
    bb18:	78db      	ldrb	r3, [r3, #3]
    bb1a:	061a      	lsls	r2, r3, #24
    bb1c:	4ba6      	ldr	r3, [pc, #664]	; (bdb8 <process_recieved_packet+0x310>)
    bb1e:	781b      	ldrb	r3, [r3, #0]
    bb20:	3301      	adds	r3, #1
    bb22:	49a0      	ldr	r1, [pc, #640]	; (bda4 <process_recieved_packet+0x2fc>)
    bb24:	18cb      	adds	r3, r1, r3
    bb26:	78db      	ldrb	r3, [r3, #3]
    bb28:	041b      	lsls	r3, r3, #16
    bb2a:	431a      	orrs	r2, r3
    bb2c:	4ba2      	ldr	r3, [pc, #648]	; (bdb8 <process_recieved_packet+0x310>)
    bb2e:	781b      	ldrb	r3, [r3, #0]
    bb30:	3302      	adds	r3, #2
    bb32:	499c      	ldr	r1, [pc, #624]	; (bda4 <process_recieved_packet+0x2fc>)
    bb34:	18cb      	adds	r3, r1, r3
    bb36:	78db      	ldrb	r3, [r3, #3]
    bb38:	021b      	lsls	r3, r3, #8
    bb3a:	4313      	orrs	r3, r2
    bb3c:	4a9e      	ldr	r2, [pc, #632]	; (bdb8 <process_recieved_packet+0x310>)
    bb3e:	7812      	ldrb	r2, [r2, #0]
    bb40:	3203      	adds	r2, #3
    bb42:	4998      	ldr	r1, [pc, #608]	; (bda4 <process_recieved_packet+0x2fc>)
    bb44:	188a      	adds	r2, r1, r2
    bb46:	78d2      	ldrb	r2, [r2, #3]
    bb48:	431a      	orrs	r2, r3
    bb4a:	4b98      	ldr	r3, [pc, #608]	; (bdac <process_recieved_packet+0x304>)
    bb4c:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.avg_input_current = (vesc_revieve_packet.payload[GET_VALUES_IN_CURR] << 24) | (vesc_revieve_packet.payload[GET_VALUES_IN_CURR+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_IN_CURR+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_IN_CURR+3];
    bb4e:	4b9b      	ldr	r3, [pc, #620]	; (bdbc <process_recieved_packet+0x314>)
    bb50:	781b      	ldrb	r3, [r3, #0]
    bb52:	001a      	movs	r2, r3
    bb54:	4b93      	ldr	r3, [pc, #588]	; (bda4 <process_recieved_packet+0x2fc>)
    bb56:	189b      	adds	r3, r3, r2
    bb58:	78db      	ldrb	r3, [r3, #3]
    bb5a:	061a      	lsls	r2, r3, #24
    bb5c:	4b97      	ldr	r3, [pc, #604]	; (bdbc <process_recieved_packet+0x314>)
    bb5e:	781b      	ldrb	r3, [r3, #0]
    bb60:	3301      	adds	r3, #1
    bb62:	4990      	ldr	r1, [pc, #576]	; (bda4 <process_recieved_packet+0x2fc>)
    bb64:	18cb      	adds	r3, r1, r3
    bb66:	78db      	ldrb	r3, [r3, #3]
    bb68:	041b      	lsls	r3, r3, #16
    bb6a:	431a      	orrs	r2, r3
    bb6c:	4b93      	ldr	r3, [pc, #588]	; (bdbc <process_recieved_packet+0x314>)
    bb6e:	781b      	ldrb	r3, [r3, #0]
    bb70:	3302      	adds	r3, #2
    bb72:	498c      	ldr	r1, [pc, #560]	; (bda4 <process_recieved_packet+0x2fc>)
    bb74:	18cb      	adds	r3, r1, r3
    bb76:	78db      	ldrb	r3, [r3, #3]
    bb78:	021b      	lsls	r3, r3, #8
    bb7a:	4313      	orrs	r3, r2
    bb7c:	4a8f      	ldr	r2, [pc, #572]	; (bdbc <process_recieved_packet+0x314>)
    bb7e:	7812      	ldrb	r2, [r2, #0]
    bb80:	3203      	adds	r2, #3
    bb82:	4988      	ldr	r1, [pc, #544]	; (bda4 <process_recieved_packet+0x2fc>)
    bb84:	188a      	adds	r2, r1, r2
    bb86:	78d2      	ldrb	r2, [r2, #3]
    bb88:	431a      	orrs	r2, r3
    bb8a:	4b88      	ldr	r3, [pc, #544]	; (bdac <process_recieved_packet+0x304>)
    bb8c:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.duty_cycle = (vesc_revieve_packet.payload[GET_VALUES_DUTY] << 8) | vesc_revieve_packet.payload[GET_VALUES_DUTY+1];
    bb8e:	4b8c      	ldr	r3, [pc, #560]	; (bdc0 <process_recieved_packet+0x318>)
    bb90:	781b      	ldrb	r3, [r3, #0]
    bb92:	001a      	movs	r2, r3
    bb94:	4b83      	ldr	r3, [pc, #524]	; (bda4 <process_recieved_packet+0x2fc>)
    bb96:	189b      	adds	r3, r3, r2
    bb98:	78db      	ldrb	r3, [r3, #3]
    bb9a:	021b      	lsls	r3, r3, #8
    bb9c:	b21a      	sxth	r2, r3
    bb9e:	4b88      	ldr	r3, [pc, #544]	; (bdc0 <process_recieved_packet+0x318>)
    bba0:	781b      	ldrb	r3, [r3, #0]
    bba2:	3301      	adds	r3, #1
    bba4:	497f      	ldr	r1, [pc, #508]	; (bda4 <process_recieved_packet+0x2fc>)
    bba6:	18cb      	adds	r3, r1, r3
    bba8:	78db      	ldrb	r3, [r3, #3]
    bbaa:	b21b      	sxth	r3, r3
    bbac:	4313      	orrs	r3, r2
    bbae:	b21a      	sxth	r2, r3
    bbb0:	4b7e      	ldr	r3, [pc, #504]	; (bdac <process_recieved_packet+0x304>)
    bbb2:	819a      	strh	r2, [r3, #12]
			latest_vesc_vals.rpm = (vesc_revieve_packet.payload[GET_VALUES_RPM] << 24) | (vesc_revieve_packet.payload[GET_VALUES_RPM+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_RPM+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_RPM+3];
    bbb4:	4b83      	ldr	r3, [pc, #524]	; (bdc4 <process_recieved_packet+0x31c>)
    bbb6:	781b      	ldrb	r3, [r3, #0]
    bbb8:	001a      	movs	r2, r3
    bbba:	4b7a      	ldr	r3, [pc, #488]	; (bda4 <process_recieved_packet+0x2fc>)
    bbbc:	189b      	adds	r3, r3, r2
    bbbe:	78db      	ldrb	r3, [r3, #3]
    bbc0:	061a      	lsls	r2, r3, #24
    bbc2:	4b80      	ldr	r3, [pc, #512]	; (bdc4 <process_recieved_packet+0x31c>)
    bbc4:	781b      	ldrb	r3, [r3, #0]
    bbc6:	3301      	adds	r3, #1
    bbc8:	4976      	ldr	r1, [pc, #472]	; (bda4 <process_recieved_packet+0x2fc>)
    bbca:	18cb      	adds	r3, r1, r3
    bbcc:	78db      	ldrb	r3, [r3, #3]
    bbce:	041b      	lsls	r3, r3, #16
    bbd0:	431a      	orrs	r2, r3
    bbd2:	4b7c      	ldr	r3, [pc, #496]	; (bdc4 <process_recieved_packet+0x31c>)
    bbd4:	781b      	ldrb	r3, [r3, #0]
    bbd6:	3302      	adds	r3, #2
    bbd8:	4972      	ldr	r1, [pc, #456]	; (bda4 <process_recieved_packet+0x2fc>)
    bbda:	18cb      	adds	r3, r1, r3
    bbdc:	78db      	ldrb	r3, [r3, #3]
    bbde:	021b      	lsls	r3, r3, #8
    bbe0:	4313      	orrs	r3, r2
    bbe2:	4a78      	ldr	r2, [pc, #480]	; (bdc4 <process_recieved_packet+0x31c>)
    bbe4:	7812      	ldrb	r2, [r2, #0]
    bbe6:	3203      	adds	r2, #3
    bbe8:	496e      	ldr	r1, [pc, #440]	; (bda4 <process_recieved_packet+0x2fc>)
    bbea:	188a      	adds	r2, r1, r2
    bbec:	78d2      	ldrb	r2, [r2, #3]
    bbee:	431a      	orrs	r2, r3
    bbf0:	4b6e      	ldr	r3, [pc, #440]	; (bdac <process_recieved_packet+0x304>)
    bbf2:	611a      	str	r2, [r3, #16]
			latest_vesc_vals.INPUT_VOLTAGE = (vesc_revieve_packet.payload[GET_VALUES_IN_VOLT] << 8) | vesc_revieve_packet.payload[GET_VALUES_IN_VOLT+1];
    bbf4:	4b74      	ldr	r3, [pc, #464]	; (bdc8 <process_recieved_packet+0x320>)
    bbf6:	781b      	ldrb	r3, [r3, #0]
    bbf8:	001a      	movs	r2, r3
    bbfa:	4b6a      	ldr	r3, [pc, #424]	; (bda4 <process_recieved_packet+0x2fc>)
    bbfc:	189b      	adds	r3, r3, r2
    bbfe:	78db      	ldrb	r3, [r3, #3]
    bc00:	021b      	lsls	r3, r3, #8
    bc02:	b21a      	sxth	r2, r3
    bc04:	4b70      	ldr	r3, [pc, #448]	; (bdc8 <process_recieved_packet+0x320>)
    bc06:	781b      	ldrb	r3, [r3, #0]
    bc08:	3301      	adds	r3, #1
    bc0a:	4966      	ldr	r1, [pc, #408]	; (bda4 <process_recieved_packet+0x2fc>)
    bc0c:	18cb      	adds	r3, r1, r3
    bc0e:	78db      	ldrb	r3, [r3, #3]
    bc10:	b21b      	sxth	r3, r3
    bc12:	4313      	orrs	r3, r2
    bc14:	b21a      	sxth	r2, r3
    bc16:	4b65      	ldr	r3, [pc, #404]	; (bdac <process_recieved_packet+0x304>)
    bc18:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.amp_hours = ((vesc_revieve_packet.payload[GET_VALUES_AH_USED] << 24) | (vesc_revieve_packet.payload[GET_VALUES_AH_USED+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_AH_USED+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_AH_USED+3])/100;
    bc1a:	4b6c      	ldr	r3, [pc, #432]	; (bdcc <process_recieved_packet+0x324>)
    bc1c:	781b      	ldrb	r3, [r3, #0]
    bc1e:	001a      	movs	r2, r3
    bc20:	4b60      	ldr	r3, [pc, #384]	; (bda4 <process_recieved_packet+0x2fc>)
    bc22:	189b      	adds	r3, r3, r2
    bc24:	78db      	ldrb	r3, [r3, #3]
    bc26:	061a      	lsls	r2, r3, #24
    bc28:	4b68      	ldr	r3, [pc, #416]	; (bdcc <process_recieved_packet+0x324>)
    bc2a:	781b      	ldrb	r3, [r3, #0]
    bc2c:	3301      	adds	r3, #1
    bc2e:	495d      	ldr	r1, [pc, #372]	; (bda4 <process_recieved_packet+0x2fc>)
    bc30:	18cb      	adds	r3, r1, r3
    bc32:	78db      	ldrb	r3, [r3, #3]
    bc34:	041b      	lsls	r3, r3, #16
    bc36:	431a      	orrs	r2, r3
    bc38:	4b64      	ldr	r3, [pc, #400]	; (bdcc <process_recieved_packet+0x324>)
    bc3a:	781b      	ldrb	r3, [r3, #0]
    bc3c:	3302      	adds	r3, #2
    bc3e:	4959      	ldr	r1, [pc, #356]	; (bda4 <process_recieved_packet+0x2fc>)
    bc40:	18cb      	adds	r3, r1, r3
    bc42:	78db      	ldrb	r3, [r3, #3]
    bc44:	021b      	lsls	r3, r3, #8
    bc46:	4313      	orrs	r3, r2
    bc48:	4a60      	ldr	r2, [pc, #384]	; (bdcc <process_recieved_packet+0x324>)
    bc4a:	7812      	ldrb	r2, [r2, #0]
    bc4c:	3203      	adds	r2, #3
    bc4e:	4955      	ldr	r1, [pc, #340]	; (bda4 <process_recieved_packet+0x2fc>)
    bc50:	188a      	adds	r2, r1, r2
    bc52:	78d2      	ldrb	r2, [r2, #3]
    bc54:	431a      	orrs	r2, r3
    bc56:	4b5e      	ldr	r3, [pc, #376]	; (bdd0 <process_recieved_packet+0x328>)
    bc58:	2164      	movs	r1, #100	; 0x64
    bc5a:	0010      	movs	r0, r2
    bc5c:	4798      	blx	r3
    bc5e:	0003      	movs	r3, r0
    bc60:	001a      	movs	r2, r3
    bc62:	4b52      	ldr	r3, [pc, #328]	; (bdac <process_recieved_packet+0x304>)
    bc64:	619a      	str	r2, [r3, #24]
			latest_vesc_vals.amp_hours_charged = ((vesc_revieve_packet.payload[GET_VALUES_AH_CHRG] << 24) | (vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+3])/100;
    bc66:	4b5b      	ldr	r3, [pc, #364]	; (bdd4 <process_recieved_packet+0x32c>)
    bc68:	781b      	ldrb	r3, [r3, #0]
    bc6a:	001a      	movs	r2, r3
    bc6c:	4b4d      	ldr	r3, [pc, #308]	; (bda4 <process_recieved_packet+0x2fc>)
    bc6e:	189b      	adds	r3, r3, r2
    bc70:	78db      	ldrb	r3, [r3, #3]
    bc72:	061a      	lsls	r2, r3, #24
    bc74:	4b57      	ldr	r3, [pc, #348]	; (bdd4 <process_recieved_packet+0x32c>)
    bc76:	781b      	ldrb	r3, [r3, #0]
    bc78:	3301      	adds	r3, #1
    bc7a:	494a      	ldr	r1, [pc, #296]	; (bda4 <process_recieved_packet+0x2fc>)
    bc7c:	18cb      	adds	r3, r1, r3
    bc7e:	78db      	ldrb	r3, [r3, #3]
    bc80:	041b      	lsls	r3, r3, #16
    bc82:	431a      	orrs	r2, r3
    bc84:	4b53      	ldr	r3, [pc, #332]	; (bdd4 <process_recieved_packet+0x32c>)
    bc86:	781b      	ldrb	r3, [r3, #0]
    bc88:	3302      	adds	r3, #2
    bc8a:	4946      	ldr	r1, [pc, #280]	; (bda4 <process_recieved_packet+0x2fc>)
    bc8c:	18cb      	adds	r3, r1, r3
    bc8e:	78db      	ldrb	r3, [r3, #3]
    bc90:	021b      	lsls	r3, r3, #8
    bc92:	4313      	orrs	r3, r2
    bc94:	4a4f      	ldr	r2, [pc, #316]	; (bdd4 <process_recieved_packet+0x32c>)
    bc96:	7812      	ldrb	r2, [r2, #0]
    bc98:	3203      	adds	r2, #3
    bc9a:	4942      	ldr	r1, [pc, #264]	; (bda4 <process_recieved_packet+0x2fc>)
    bc9c:	188a      	adds	r2, r1, r2
    bc9e:	78d2      	ldrb	r2, [r2, #3]
    bca0:	431a      	orrs	r2, r3
    bca2:	4b4b      	ldr	r3, [pc, #300]	; (bdd0 <process_recieved_packet+0x328>)
    bca4:	2164      	movs	r1, #100	; 0x64
    bca6:	0010      	movs	r0, r2
    bca8:	4798      	blx	r3
    bcaa:	0003      	movs	r3, r0
    bcac:	001a      	movs	r2, r3
    bcae:	4b3f      	ldr	r3, [pc, #252]	; (bdac <process_recieved_packet+0x304>)
    bcb0:	61da      	str	r2, [r3, #28]
			latest_vesc_vals.watt_hours = ((vesc_revieve_packet.payload[GET_VALUES_WH_USED] << 24) | (vesc_revieve_packet.payload[GET_VALUES_WH_USED+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_WH_USED+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_WH_USED+3])/100;
    bcb2:	4b49      	ldr	r3, [pc, #292]	; (bdd8 <process_recieved_packet+0x330>)
    bcb4:	781b      	ldrb	r3, [r3, #0]
    bcb6:	001a      	movs	r2, r3
    bcb8:	4b3a      	ldr	r3, [pc, #232]	; (bda4 <process_recieved_packet+0x2fc>)
    bcba:	189b      	adds	r3, r3, r2
    bcbc:	78db      	ldrb	r3, [r3, #3]
    bcbe:	061a      	lsls	r2, r3, #24
    bcc0:	4b45      	ldr	r3, [pc, #276]	; (bdd8 <process_recieved_packet+0x330>)
    bcc2:	781b      	ldrb	r3, [r3, #0]
    bcc4:	3301      	adds	r3, #1
    bcc6:	4937      	ldr	r1, [pc, #220]	; (bda4 <process_recieved_packet+0x2fc>)
    bcc8:	18cb      	adds	r3, r1, r3
    bcca:	78db      	ldrb	r3, [r3, #3]
    bccc:	041b      	lsls	r3, r3, #16
    bcce:	431a      	orrs	r2, r3
    bcd0:	4b41      	ldr	r3, [pc, #260]	; (bdd8 <process_recieved_packet+0x330>)
    bcd2:	781b      	ldrb	r3, [r3, #0]
    bcd4:	3302      	adds	r3, #2
    bcd6:	4933      	ldr	r1, [pc, #204]	; (bda4 <process_recieved_packet+0x2fc>)
    bcd8:	18cb      	adds	r3, r1, r3
    bcda:	78db      	ldrb	r3, [r3, #3]
    bcdc:	021b      	lsls	r3, r3, #8
    bcde:	4313      	orrs	r3, r2
    bce0:	4a3d      	ldr	r2, [pc, #244]	; (bdd8 <process_recieved_packet+0x330>)
    bce2:	7812      	ldrb	r2, [r2, #0]
    bce4:	3203      	adds	r2, #3
    bce6:	492f      	ldr	r1, [pc, #188]	; (bda4 <process_recieved_packet+0x2fc>)
    bce8:	188a      	adds	r2, r1, r2
    bcea:	78d2      	ldrb	r2, [r2, #3]
    bcec:	431a      	orrs	r2, r3
    bcee:	4b38      	ldr	r3, [pc, #224]	; (bdd0 <process_recieved_packet+0x328>)
    bcf0:	2164      	movs	r1, #100	; 0x64
    bcf2:	0010      	movs	r0, r2
    bcf4:	4798      	blx	r3
    bcf6:	0003      	movs	r3, r0
    bcf8:	001a      	movs	r2, r3
    bcfa:	4b2c      	ldr	r3, [pc, #176]	; (bdac <process_recieved_packet+0x304>)
    bcfc:	621a      	str	r2, [r3, #32]
			latest_vesc_vals.watt_hours_charged = ((vesc_revieve_packet.payload[GET_VALUES_WH_CHRG] << 24) | (vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+3])/100;
    bcfe:	4b37      	ldr	r3, [pc, #220]	; (bddc <process_recieved_packet+0x334>)
    bd00:	781b      	ldrb	r3, [r3, #0]
    bd02:	001a      	movs	r2, r3
    bd04:	4b27      	ldr	r3, [pc, #156]	; (bda4 <process_recieved_packet+0x2fc>)
    bd06:	189b      	adds	r3, r3, r2
    bd08:	78db      	ldrb	r3, [r3, #3]
    bd0a:	061a      	lsls	r2, r3, #24
    bd0c:	4b33      	ldr	r3, [pc, #204]	; (bddc <process_recieved_packet+0x334>)
    bd0e:	781b      	ldrb	r3, [r3, #0]
    bd10:	3301      	adds	r3, #1
    bd12:	4924      	ldr	r1, [pc, #144]	; (bda4 <process_recieved_packet+0x2fc>)
    bd14:	18cb      	adds	r3, r1, r3
    bd16:	78db      	ldrb	r3, [r3, #3]
    bd18:	041b      	lsls	r3, r3, #16
    bd1a:	431a      	orrs	r2, r3
    bd1c:	4b2f      	ldr	r3, [pc, #188]	; (bddc <process_recieved_packet+0x334>)
    bd1e:	781b      	ldrb	r3, [r3, #0]
    bd20:	3302      	adds	r3, #2
    bd22:	4920      	ldr	r1, [pc, #128]	; (bda4 <process_recieved_packet+0x2fc>)
    bd24:	18cb      	adds	r3, r1, r3
    bd26:	78db      	ldrb	r3, [r3, #3]
    bd28:	021b      	lsls	r3, r3, #8
    bd2a:	4313      	orrs	r3, r2
    bd2c:	4a2b      	ldr	r2, [pc, #172]	; (bddc <process_recieved_packet+0x334>)
    bd2e:	7812      	ldrb	r2, [r2, #0]
    bd30:	3203      	adds	r2, #3
    bd32:	491c      	ldr	r1, [pc, #112]	; (bda4 <process_recieved_packet+0x2fc>)
    bd34:	188a      	adds	r2, r1, r2
    bd36:	78d2      	ldrb	r2, [r2, #3]
    bd38:	431a      	orrs	r2, r3
    bd3a:	4b25      	ldr	r3, [pc, #148]	; (bdd0 <process_recieved_packet+0x328>)
    bd3c:	2164      	movs	r1, #100	; 0x64
    bd3e:	0010      	movs	r0, r2
    bd40:	4798      	blx	r3
    bd42:	0003      	movs	r3, r0
    bd44:	001a      	movs	r2, r3
    bd46:	4b19      	ldr	r3, [pc, #100]	; (bdac <process_recieved_packet+0x304>)
    bd48:	625a      	str	r2, [r3, #36]	; 0x24
			latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[GET_VALUES_TACH] << 24) | (vesc_revieve_packet.payload[GET_VALUES_TACH+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_TACH+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_TACH+2];
    bd4a:	4b25      	ldr	r3, [pc, #148]	; (bde0 <process_recieved_packet+0x338>)
    bd4c:	781b      	ldrb	r3, [r3, #0]
    bd4e:	001a      	movs	r2, r3
    bd50:	4b14      	ldr	r3, [pc, #80]	; (bda4 <process_recieved_packet+0x2fc>)
    bd52:	189b      	adds	r3, r3, r2
    bd54:	78db      	ldrb	r3, [r3, #3]
    bd56:	061a      	lsls	r2, r3, #24
    bd58:	4b21      	ldr	r3, [pc, #132]	; (bde0 <process_recieved_packet+0x338>)
    bd5a:	781b      	ldrb	r3, [r3, #0]
    bd5c:	3301      	adds	r3, #1
    bd5e:	4911      	ldr	r1, [pc, #68]	; (bda4 <process_recieved_packet+0x2fc>)
    bd60:	18cb      	adds	r3, r1, r3
    bd62:	78db      	ldrb	r3, [r3, #3]
    bd64:	041b      	lsls	r3, r3, #16
    bd66:	431a      	orrs	r2, r3
    bd68:	4b1d      	ldr	r3, [pc, #116]	; (bde0 <process_recieved_packet+0x338>)
    bd6a:	781b      	ldrb	r3, [r3, #0]
    bd6c:	3302      	adds	r3, #2
    bd6e:	490d      	ldr	r1, [pc, #52]	; (bda4 <process_recieved_packet+0x2fc>)
    bd70:	18cb      	adds	r3, r1, r3
    bd72:	78db      	ldrb	r3, [r3, #3]
    bd74:	021b      	lsls	r3, r3, #8
    bd76:	4313      	orrs	r3, r2
    bd78:	4a19      	ldr	r2, [pc, #100]	; (bde0 <process_recieved_packet+0x338>)
    bd7a:	7812      	ldrb	r2, [r2, #0]
    bd7c:	3202      	adds	r2, #2
    bd7e:	4909      	ldr	r1, [pc, #36]	; (bda4 <process_recieved_packet+0x2fc>)
    bd80:	188a      	adds	r2, r1, r2
    bd82:	78d2      	ldrb	r2, [r2, #3]
    bd84:	431a      	orrs	r2, r3
    bd86:	4b09      	ldr	r3, [pc, #36]	; (bdac <process_recieved_packet+0x304>)
    bd88:	629a      	str	r2, [r3, #40]	; 0x28
			latest_vesc_vals.fault = vesc_revieve_packet.payload[GET_VALUES_FAULT];
    bd8a:	4b16      	ldr	r3, [pc, #88]	; (bde4 <process_recieved_packet+0x33c>)
    bd8c:	781b      	ldrb	r3, [r3, #0]
    bd8e:	001a      	movs	r2, r3
    bd90:	4b04      	ldr	r3, [pc, #16]	; (bda4 <process_recieved_packet+0x2fc>)
    bd92:	189b      	adds	r3, r3, r2
    bd94:	78db      	ldrb	r3, [r3, #3]
    bd96:	b259      	sxtb	r1, r3
    bd98:	4b04      	ldr	r3, [pc, #16]	; (bdac <process_recieved_packet+0x304>)
    bd9a:	222c      	movs	r2, #44	; 0x2c
    bd9c:	5499      	strb	r1, [r3, r2]
}
    bd9e:	f000 fdee 	bl	c97e <process_recieved_packet+0xed6>
    bda2:	46c0      	nop			; (mov r8, r8)
    bda4:	20000cc8 	.word	0x20000cc8
    bda8:	2000033a 	.word	0x2000033a
    bdac:	20000940 	.word	0x20000940
    bdb0:	2000033b 	.word	0x2000033b
    bdb4:	20000343 	.word	0x20000343
    bdb8:	20000344 	.word	0x20000344
    bdbc:	20000345 	.word	0x20000345
    bdc0:	20000346 	.word	0x20000346
    bdc4:	20000347 	.word	0x20000347
    bdc8:	20000348 	.word	0x20000348
    bdcc:	20000349 	.word	0x20000349
    bdd0:	000143c1 	.word	0x000143c1
    bdd4:	2000034a 	.word	0x2000034a
    bdd8:	2000034b 	.word	0x2000034b
    bddc:	2000034c 	.word	0x2000034c
    bde0:	2000034d 	.word	0x2000034d
    bde4:	2000034e 	.word	0x2000034e
		} else if(packet_id == COMM_GET_MCCONF){
    bde8:	4bfd      	ldr	r3, [pc, #1012]	; (c1e0 <process_recieved_packet+0x738>)
    bdea:	781b      	ldrb	r3, [r3, #0]
    bdec:	1dfa      	adds	r2, r7, #7
    bdee:	7812      	ldrb	r2, [r2, #0]
    bdf0:	429a      	cmp	r2, r3
    bdf2:	d001      	beq.n	bdf8 <process_recieved_packet+0x350>
    bdf4:	f000 fc58 	bl	c6a8 <process_recieved_packet+0xc00>
			if(esc_fw == FW_2v18){
    bdf8:	4bfa      	ldr	r3, [pc, #1000]	; (c1e4 <process_recieved_packet+0x73c>)
    bdfa:	781b      	ldrb	r3, [r3, #0]
    bdfc:	2b00      	cmp	r3, #0
    bdfe:	d000      	beq.n	be02 <process_recieved_packet+0x35a>
    be00:	e32a      	b.n	c458 <process_recieved_packet+0x9b0>
				mcconf_limits.motor_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+3])/1000;
    be02:	4bf9      	ldr	r3, [pc, #996]	; (c1e8 <process_recieved_packet+0x740>)
    be04:	781b      	ldrb	r3, [r3, #0]
    be06:	001a      	movs	r2, r3
    be08:	4bf8      	ldr	r3, [pc, #992]	; (c1ec <process_recieved_packet+0x744>)
    be0a:	189b      	adds	r3, r3, r2
    be0c:	78db      	ldrb	r3, [r3, #3]
    be0e:	061a      	lsls	r2, r3, #24
    be10:	4bf5      	ldr	r3, [pc, #980]	; (c1e8 <process_recieved_packet+0x740>)
    be12:	781b      	ldrb	r3, [r3, #0]
    be14:	3301      	adds	r3, #1
    be16:	49f5      	ldr	r1, [pc, #980]	; (c1ec <process_recieved_packet+0x744>)
    be18:	18cb      	adds	r3, r1, r3
    be1a:	78db      	ldrb	r3, [r3, #3]
    be1c:	041b      	lsls	r3, r3, #16
    be1e:	431a      	orrs	r2, r3
    be20:	4bf1      	ldr	r3, [pc, #964]	; (c1e8 <process_recieved_packet+0x740>)
    be22:	781b      	ldrb	r3, [r3, #0]
    be24:	3302      	adds	r3, #2
    be26:	49f1      	ldr	r1, [pc, #964]	; (c1ec <process_recieved_packet+0x744>)
    be28:	18cb      	adds	r3, r1, r3
    be2a:	78db      	ldrb	r3, [r3, #3]
    be2c:	021b      	lsls	r3, r3, #8
    be2e:	4313      	orrs	r3, r2
    be30:	4aed      	ldr	r2, [pc, #948]	; (c1e8 <process_recieved_packet+0x740>)
    be32:	7812      	ldrb	r2, [r2, #0]
    be34:	3203      	adds	r2, #3
    be36:	49ed      	ldr	r1, [pc, #948]	; (c1ec <process_recieved_packet+0x744>)
    be38:	188a      	adds	r2, r1, r2
    be3a:	78d2      	ldrb	r2, [r2, #3]
    be3c:	4313      	orrs	r3, r2
    be3e:	0018      	movs	r0, r3
    be40:	4beb      	ldr	r3, [pc, #940]	; (c1f0 <process_recieved_packet+0x748>)
    be42:	22fa      	movs	r2, #250	; 0xfa
    be44:	0091      	lsls	r1, r2, #2
    be46:	4798      	blx	r3
    be48:	0003      	movs	r3, r0
    be4a:	001a      	movs	r2, r3
    be4c:	4be9      	ldr	r3, [pc, #932]	; (c1f4 <process_recieved_packet+0x74c>)
    be4e:	601a      	str	r2, [r3, #0]
				mcconf_limits.motor_current_min = ((vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+3])/1000;
    be50:	4be9      	ldr	r3, [pc, #932]	; (c1f8 <process_recieved_packet+0x750>)
    be52:	781b      	ldrb	r3, [r3, #0]
    be54:	001a      	movs	r2, r3
    be56:	4be5      	ldr	r3, [pc, #916]	; (c1ec <process_recieved_packet+0x744>)
    be58:	189b      	adds	r3, r3, r2
    be5a:	78db      	ldrb	r3, [r3, #3]
    be5c:	061a      	lsls	r2, r3, #24
    be5e:	4be6      	ldr	r3, [pc, #920]	; (c1f8 <process_recieved_packet+0x750>)
    be60:	781b      	ldrb	r3, [r3, #0]
    be62:	3301      	adds	r3, #1
    be64:	49e1      	ldr	r1, [pc, #900]	; (c1ec <process_recieved_packet+0x744>)
    be66:	18cb      	adds	r3, r1, r3
    be68:	78db      	ldrb	r3, [r3, #3]
    be6a:	041b      	lsls	r3, r3, #16
    be6c:	431a      	orrs	r2, r3
    be6e:	4be2      	ldr	r3, [pc, #904]	; (c1f8 <process_recieved_packet+0x750>)
    be70:	781b      	ldrb	r3, [r3, #0]
    be72:	3302      	adds	r3, #2
    be74:	49dd      	ldr	r1, [pc, #884]	; (c1ec <process_recieved_packet+0x744>)
    be76:	18cb      	adds	r3, r1, r3
    be78:	78db      	ldrb	r3, [r3, #3]
    be7a:	021b      	lsls	r3, r3, #8
    be7c:	4313      	orrs	r3, r2
    be7e:	4ade      	ldr	r2, [pc, #888]	; (c1f8 <process_recieved_packet+0x750>)
    be80:	7812      	ldrb	r2, [r2, #0]
    be82:	3203      	adds	r2, #3
    be84:	49d9      	ldr	r1, [pc, #868]	; (c1ec <process_recieved_packet+0x744>)
    be86:	188a      	adds	r2, r1, r2
    be88:	78d2      	ldrb	r2, [r2, #3]
    be8a:	4313      	orrs	r3, r2
    be8c:	0018      	movs	r0, r3
    be8e:	4bd8      	ldr	r3, [pc, #864]	; (c1f0 <process_recieved_packet+0x748>)
    be90:	22fa      	movs	r2, #250	; 0xfa
    be92:	0091      	lsls	r1, r2, #2
    be94:	4798      	blx	r3
    be96:	0003      	movs	r3, r0
    be98:	001a      	movs	r2, r3
    be9a:	4bd6      	ldr	r3, [pc, #856]	; (c1f4 <process_recieved_packet+0x74c>)
    be9c:	605a      	str	r2, [r3, #4]
				mcconf_limits.input_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+3])/1000;
    be9e:	4bd7      	ldr	r3, [pc, #860]	; (c1fc <process_recieved_packet+0x754>)
    bea0:	781b      	ldrb	r3, [r3, #0]
    bea2:	001a      	movs	r2, r3
    bea4:	4bd1      	ldr	r3, [pc, #836]	; (c1ec <process_recieved_packet+0x744>)
    bea6:	189b      	adds	r3, r3, r2
    bea8:	78db      	ldrb	r3, [r3, #3]
    beaa:	061a      	lsls	r2, r3, #24
    beac:	4bd3      	ldr	r3, [pc, #844]	; (c1fc <process_recieved_packet+0x754>)
    beae:	781b      	ldrb	r3, [r3, #0]
    beb0:	3301      	adds	r3, #1
    beb2:	49ce      	ldr	r1, [pc, #824]	; (c1ec <process_recieved_packet+0x744>)
    beb4:	18cb      	adds	r3, r1, r3
    beb6:	78db      	ldrb	r3, [r3, #3]
    beb8:	041b      	lsls	r3, r3, #16
    beba:	431a      	orrs	r2, r3
    bebc:	4bcf      	ldr	r3, [pc, #828]	; (c1fc <process_recieved_packet+0x754>)
    bebe:	781b      	ldrb	r3, [r3, #0]
    bec0:	3302      	adds	r3, #2
    bec2:	49ca      	ldr	r1, [pc, #808]	; (c1ec <process_recieved_packet+0x744>)
    bec4:	18cb      	adds	r3, r1, r3
    bec6:	78db      	ldrb	r3, [r3, #3]
    bec8:	021b      	lsls	r3, r3, #8
    beca:	4313      	orrs	r3, r2
    becc:	4acb      	ldr	r2, [pc, #812]	; (c1fc <process_recieved_packet+0x754>)
    bece:	7812      	ldrb	r2, [r2, #0]
    bed0:	3203      	adds	r2, #3
    bed2:	49c6      	ldr	r1, [pc, #792]	; (c1ec <process_recieved_packet+0x744>)
    bed4:	188a      	adds	r2, r1, r2
    bed6:	78d2      	ldrb	r2, [r2, #3]
    bed8:	4313      	orrs	r3, r2
    beda:	0018      	movs	r0, r3
    bedc:	4bc4      	ldr	r3, [pc, #784]	; (c1f0 <process_recieved_packet+0x748>)
    bede:	22fa      	movs	r2, #250	; 0xfa
    bee0:	0091      	lsls	r1, r2, #2
    bee2:	4798      	blx	r3
    bee4:	0003      	movs	r3, r0
    bee6:	001a      	movs	r2, r3
    bee8:	4bc2      	ldr	r3, [pc, #776]	; (c1f4 <process_recieved_packet+0x74c>)
    beea:	609a      	str	r2, [r3, #8]
				mcconf_limits.input_current_min = ((vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+3])/1000;
    beec:	4bc4      	ldr	r3, [pc, #784]	; (c200 <process_recieved_packet+0x758>)
    beee:	781b      	ldrb	r3, [r3, #0]
    bef0:	001a      	movs	r2, r3
    bef2:	4bbe      	ldr	r3, [pc, #760]	; (c1ec <process_recieved_packet+0x744>)
    bef4:	189b      	adds	r3, r3, r2
    bef6:	78db      	ldrb	r3, [r3, #3]
    bef8:	061a      	lsls	r2, r3, #24
    befa:	4bc1      	ldr	r3, [pc, #772]	; (c200 <process_recieved_packet+0x758>)
    befc:	781b      	ldrb	r3, [r3, #0]
    befe:	3301      	adds	r3, #1
    bf00:	49ba      	ldr	r1, [pc, #744]	; (c1ec <process_recieved_packet+0x744>)
    bf02:	18cb      	adds	r3, r1, r3
    bf04:	78db      	ldrb	r3, [r3, #3]
    bf06:	041b      	lsls	r3, r3, #16
    bf08:	431a      	orrs	r2, r3
    bf0a:	4bbd      	ldr	r3, [pc, #756]	; (c200 <process_recieved_packet+0x758>)
    bf0c:	781b      	ldrb	r3, [r3, #0]
    bf0e:	3302      	adds	r3, #2
    bf10:	49b6      	ldr	r1, [pc, #728]	; (c1ec <process_recieved_packet+0x744>)
    bf12:	18cb      	adds	r3, r1, r3
    bf14:	78db      	ldrb	r3, [r3, #3]
    bf16:	021b      	lsls	r3, r3, #8
    bf18:	4313      	orrs	r3, r2
    bf1a:	4ab9      	ldr	r2, [pc, #740]	; (c200 <process_recieved_packet+0x758>)
    bf1c:	7812      	ldrb	r2, [r2, #0]
    bf1e:	3203      	adds	r2, #3
    bf20:	49b2      	ldr	r1, [pc, #712]	; (c1ec <process_recieved_packet+0x744>)
    bf22:	188a      	adds	r2, r1, r2
    bf24:	78d2      	ldrb	r2, [r2, #3]
    bf26:	4313      	orrs	r3, r2
    bf28:	0018      	movs	r0, r3
    bf2a:	4bb1      	ldr	r3, [pc, #708]	; (c1f0 <process_recieved_packet+0x748>)
    bf2c:	22fa      	movs	r2, #250	; 0xfa
    bf2e:	0091      	lsls	r1, r2, #2
    bf30:	4798      	blx	r3
    bf32:	0003      	movs	r3, r0
    bf34:	001a      	movs	r2, r3
    bf36:	4baf      	ldr	r3, [pc, #700]	; (c1f4 <process_recieved_packet+0x74c>)
    bf38:	60da      	str	r2, [r3, #12]
				mcconf_limits.abs_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+3])/1000;
    bf3a:	4bb2      	ldr	r3, [pc, #712]	; (c204 <process_recieved_packet+0x75c>)
    bf3c:	781b      	ldrb	r3, [r3, #0]
    bf3e:	001a      	movs	r2, r3
    bf40:	4baa      	ldr	r3, [pc, #680]	; (c1ec <process_recieved_packet+0x744>)
    bf42:	189b      	adds	r3, r3, r2
    bf44:	78db      	ldrb	r3, [r3, #3]
    bf46:	061a      	lsls	r2, r3, #24
    bf48:	4bae      	ldr	r3, [pc, #696]	; (c204 <process_recieved_packet+0x75c>)
    bf4a:	781b      	ldrb	r3, [r3, #0]
    bf4c:	3301      	adds	r3, #1
    bf4e:	49a7      	ldr	r1, [pc, #668]	; (c1ec <process_recieved_packet+0x744>)
    bf50:	18cb      	adds	r3, r1, r3
    bf52:	78db      	ldrb	r3, [r3, #3]
    bf54:	041b      	lsls	r3, r3, #16
    bf56:	431a      	orrs	r2, r3
    bf58:	4baa      	ldr	r3, [pc, #680]	; (c204 <process_recieved_packet+0x75c>)
    bf5a:	781b      	ldrb	r3, [r3, #0]
    bf5c:	3302      	adds	r3, #2
    bf5e:	49a3      	ldr	r1, [pc, #652]	; (c1ec <process_recieved_packet+0x744>)
    bf60:	18cb      	adds	r3, r1, r3
    bf62:	78db      	ldrb	r3, [r3, #3]
    bf64:	021b      	lsls	r3, r3, #8
    bf66:	4313      	orrs	r3, r2
    bf68:	4aa6      	ldr	r2, [pc, #664]	; (c204 <process_recieved_packet+0x75c>)
    bf6a:	7812      	ldrb	r2, [r2, #0]
    bf6c:	3203      	adds	r2, #3
    bf6e:	499f      	ldr	r1, [pc, #636]	; (c1ec <process_recieved_packet+0x744>)
    bf70:	188a      	adds	r2, r1, r2
    bf72:	78d2      	ldrb	r2, [r2, #3]
    bf74:	4313      	orrs	r3, r2
    bf76:	0018      	movs	r0, r3
    bf78:	4b9d      	ldr	r3, [pc, #628]	; (c1f0 <process_recieved_packet+0x748>)
    bf7a:	22fa      	movs	r2, #250	; 0xfa
    bf7c:	0091      	lsls	r1, r2, #2
    bf7e:	4798      	blx	r3
    bf80:	0003      	movs	r3, r0
    bf82:	001a      	movs	r2, r3
    bf84:	4b9b      	ldr	r3, [pc, #620]	; (c1f4 <process_recieved_packet+0x74c>)
    bf86:	611a      	str	r2, [r3, #16]
				mcconf_limits.min_erpm = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+3])/1000;
    bf88:	4b9f      	ldr	r3, [pc, #636]	; (c208 <process_recieved_packet+0x760>)
    bf8a:	781b      	ldrb	r3, [r3, #0]
    bf8c:	001a      	movs	r2, r3
    bf8e:	4b97      	ldr	r3, [pc, #604]	; (c1ec <process_recieved_packet+0x744>)
    bf90:	189b      	adds	r3, r3, r2
    bf92:	78db      	ldrb	r3, [r3, #3]
    bf94:	061a      	lsls	r2, r3, #24
    bf96:	4b9c      	ldr	r3, [pc, #624]	; (c208 <process_recieved_packet+0x760>)
    bf98:	781b      	ldrb	r3, [r3, #0]
    bf9a:	3301      	adds	r3, #1
    bf9c:	4993      	ldr	r1, [pc, #588]	; (c1ec <process_recieved_packet+0x744>)
    bf9e:	18cb      	adds	r3, r1, r3
    bfa0:	78db      	ldrb	r3, [r3, #3]
    bfa2:	041b      	lsls	r3, r3, #16
    bfa4:	431a      	orrs	r2, r3
    bfa6:	4b98      	ldr	r3, [pc, #608]	; (c208 <process_recieved_packet+0x760>)
    bfa8:	781b      	ldrb	r3, [r3, #0]
    bfaa:	3302      	adds	r3, #2
    bfac:	498f      	ldr	r1, [pc, #572]	; (c1ec <process_recieved_packet+0x744>)
    bfae:	18cb      	adds	r3, r1, r3
    bfb0:	78db      	ldrb	r3, [r3, #3]
    bfb2:	021b      	lsls	r3, r3, #8
    bfb4:	4313      	orrs	r3, r2
    bfb6:	4a94      	ldr	r2, [pc, #592]	; (c208 <process_recieved_packet+0x760>)
    bfb8:	7812      	ldrb	r2, [r2, #0]
    bfba:	3203      	adds	r2, #3
    bfbc:	498b      	ldr	r1, [pc, #556]	; (c1ec <process_recieved_packet+0x744>)
    bfbe:	188a      	adds	r2, r1, r2
    bfc0:	78d2      	ldrb	r2, [r2, #3]
    bfc2:	4313      	orrs	r3, r2
    bfc4:	0018      	movs	r0, r3
    bfc6:	4b8a      	ldr	r3, [pc, #552]	; (c1f0 <process_recieved_packet+0x748>)
    bfc8:	22fa      	movs	r2, #250	; 0xfa
    bfca:	0091      	lsls	r1, r2, #2
    bfcc:	4798      	blx	r3
    bfce:	0003      	movs	r3, r0
    bfd0:	001a      	movs	r2, r3
    bfd2:	4b88      	ldr	r3, [pc, #544]	; (c1f4 <process_recieved_packet+0x74c>)
    bfd4:	615a      	str	r2, [r3, #20]
				mcconf_limits.max_erpm = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+3])/1000;
    bfd6:	4b8d      	ldr	r3, [pc, #564]	; (c20c <process_recieved_packet+0x764>)
    bfd8:	781b      	ldrb	r3, [r3, #0]
    bfda:	001a      	movs	r2, r3
    bfdc:	4b83      	ldr	r3, [pc, #524]	; (c1ec <process_recieved_packet+0x744>)
    bfde:	189b      	adds	r3, r3, r2
    bfe0:	78db      	ldrb	r3, [r3, #3]
    bfe2:	061a      	lsls	r2, r3, #24
    bfe4:	4b89      	ldr	r3, [pc, #548]	; (c20c <process_recieved_packet+0x764>)
    bfe6:	781b      	ldrb	r3, [r3, #0]
    bfe8:	3301      	adds	r3, #1
    bfea:	4980      	ldr	r1, [pc, #512]	; (c1ec <process_recieved_packet+0x744>)
    bfec:	18cb      	adds	r3, r1, r3
    bfee:	78db      	ldrb	r3, [r3, #3]
    bff0:	041b      	lsls	r3, r3, #16
    bff2:	431a      	orrs	r2, r3
    bff4:	4b85      	ldr	r3, [pc, #532]	; (c20c <process_recieved_packet+0x764>)
    bff6:	781b      	ldrb	r3, [r3, #0]
    bff8:	3302      	adds	r3, #2
    bffa:	497c      	ldr	r1, [pc, #496]	; (c1ec <process_recieved_packet+0x744>)
    bffc:	18cb      	adds	r3, r1, r3
    bffe:	78db      	ldrb	r3, [r3, #3]
    c000:	021b      	lsls	r3, r3, #8
    c002:	4313      	orrs	r3, r2
    c004:	4a81      	ldr	r2, [pc, #516]	; (c20c <process_recieved_packet+0x764>)
    c006:	7812      	ldrb	r2, [r2, #0]
    c008:	3203      	adds	r2, #3
    c00a:	4978      	ldr	r1, [pc, #480]	; (c1ec <process_recieved_packet+0x744>)
    c00c:	188a      	adds	r2, r1, r2
    c00e:	78d2      	ldrb	r2, [r2, #3]
    c010:	4313      	orrs	r3, r2
    c012:	0018      	movs	r0, r3
    c014:	4b76      	ldr	r3, [pc, #472]	; (c1f0 <process_recieved_packet+0x748>)
    c016:	22fa      	movs	r2, #250	; 0xfa
    c018:	0091      	lsls	r1, r2, #2
    c01a:	4798      	blx	r3
    c01c:	0003      	movs	r3, r0
    c01e:	001a      	movs	r2, r3
    c020:	4b74      	ldr	r3, [pc, #464]	; (c1f4 <process_recieved_packet+0x74c>)
    c022:	619a      	str	r2, [r3, #24]
				mcconf_limits.max_erpm_fbrake = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+3])/1000;
    c024:	4b7a      	ldr	r3, [pc, #488]	; (c210 <process_recieved_packet+0x768>)
    c026:	781b      	ldrb	r3, [r3, #0]
    c028:	001a      	movs	r2, r3
    c02a:	4b70      	ldr	r3, [pc, #448]	; (c1ec <process_recieved_packet+0x744>)
    c02c:	189b      	adds	r3, r3, r2
    c02e:	78db      	ldrb	r3, [r3, #3]
    c030:	061a      	lsls	r2, r3, #24
    c032:	4b77      	ldr	r3, [pc, #476]	; (c210 <process_recieved_packet+0x768>)
    c034:	781b      	ldrb	r3, [r3, #0]
    c036:	3301      	adds	r3, #1
    c038:	496c      	ldr	r1, [pc, #432]	; (c1ec <process_recieved_packet+0x744>)
    c03a:	18cb      	adds	r3, r1, r3
    c03c:	78db      	ldrb	r3, [r3, #3]
    c03e:	041b      	lsls	r3, r3, #16
    c040:	431a      	orrs	r2, r3
    c042:	4b73      	ldr	r3, [pc, #460]	; (c210 <process_recieved_packet+0x768>)
    c044:	781b      	ldrb	r3, [r3, #0]
    c046:	3302      	adds	r3, #2
    c048:	4968      	ldr	r1, [pc, #416]	; (c1ec <process_recieved_packet+0x744>)
    c04a:	18cb      	adds	r3, r1, r3
    c04c:	78db      	ldrb	r3, [r3, #3]
    c04e:	021b      	lsls	r3, r3, #8
    c050:	4313      	orrs	r3, r2
    c052:	4a6f      	ldr	r2, [pc, #444]	; (c210 <process_recieved_packet+0x768>)
    c054:	7812      	ldrb	r2, [r2, #0]
    c056:	3203      	adds	r2, #3
    c058:	4964      	ldr	r1, [pc, #400]	; (c1ec <process_recieved_packet+0x744>)
    c05a:	188a      	adds	r2, r1, r2
    c05c:	78d2      	ldrb	r2, [r2, #3]
    c05e:	4313      	orrs	r3, r2
    c060:	0018      	movs	r0, r3
    c062:	4b63      	ldr	r3, [pc, #396]	; (c1f0 <process_recieved_packet+0x748>)
    c064:	22fa      	movs	r2, #250	; 0xfa
    c066:	0091      	lsls	r1, r2, #2
    c068:	4798      	blx	r3
    c06a:	0003      	movs	r3, r0
    c06c:	001a      	movs	r2, r3
    c06e:	4b61      	ldr	r3, [pc, #388]	; (c1f4 <process_recieved_packet+0x74c>)
    c070:	61da      	str	r2, [r3, #28]
				mcconf_limits.max_erpm_fbrake_cc = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+3])/1000;
    c072:	4b68      	ldr	r3, [pc, #416]	; (c214 <process_recieved_packet+0x76c>)
    c074:	781b      	ldrb	r3, [r3, #0]
    c076:	001a      	movs	r2, r3
    c078:	4b5c      	ldr	r3, [pc, #368]	; (c1ec <process_recieved_packet+0x744>)
    c07a:	189b      	adds	r3, r3, r2
    c07c:	78db      	ldrb	r3, [r3, #3]
    c07e:	061a      	lsls	r2, r3, #24
    c080:	4b64      	ldr	r3, [pc, #400]	; (c214 <process_recieved_packet+0x76c>)
    c082:	781b      	ldrb	r3, [r3, #0]
    c084:	3301      	adds	r3, #1
    c086:	4959      	ldr	r1, [pc, #356]	; (c1ec <process_recieved_packet+0x744>)
    c088:	18cb      	adds	r3, r1, r3
    c08a:	78db      	ldrb	r3, [r3, #3]
    c08c:	041b      	lsls	r3, r3, #16
    c08e:	431a      	orrs	r2, r3
    c090:	4b60      	ldr	r3, [pc, #384]	; (c214 <process_recieved_packet+0x76c>)
    c092:	781b      	ldrb	r3, [r3, #0]
    c094:	3302      	adds	r3, #2
    c096:	4955      	ldr	r1, [pc, #340]	; (c1ec <process_recieved_packet+0x744>)
    c098:	18cb      	adds	r3, r1, r3
    c09a:	78db      	ldrb	r3, [r3, #3]
    c09c:	021b      	lsls	r3, r3, #8
    c09e:	4313      	orrs	r3, r2
    c0a0:	4a5c      	ldr	r2, [pc, #368]	; (c214 <process_recieved_packet+0x76c>)
    c0a2:	7812      	ldrb	r2, [r2, #0]
    c0a4:	3203      	adds	r2, #3
    c0a6:	4951      	ldr	r1, [pc, #324]	; (c1ec <process_recieved_packet+0x744>)
    c0a8:	188a      	adds	r2, r1, r2
    c0aa:	78d2      	ldrb	r2, [r2, #3]
    c0ac:	4313      	orrs	r3, r2
    c0ae:	0018      	movs	r0, r3
    c0b0:	4b4f      	ldr	r3, [pc, #316]	; (c1f0 <process_recieved_packet+0x748>)
    c0b2:	22fa      	movs	r2, #250	; 0xfa
    c0b4:	0091      	lsls	r1, r2, #2
    c0b6:	4798      	blx	r3
    c0b8:	0003      	movs	r3, r0
    c0ba:	001a      	movs	r2, r3
    c0bc:	4b4d      	ldr	r3, [pc, #308]	; (c1f4 <process_recieved_packet+0x74c>)
    c0be:	621a      	str	r2, [r3, #32]
				mcconf_limits.min_vin = ((vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+3])/1000;
    c0c0:	4b55      	ldr	r3, [pc, #340]	; (c218 <process_recieved_packet+0x770>)
    c0c2:	781b      	ldrb	r3, [r3, #0]
    c0c4:	001a      	movs	r2, r3
    c0c6:	4b49      	ldr	r3, [pc, #292]	; (c1ec <process_recieved_packet+0x744>)
    c0c8:	189b      	adds	r3, r3, r2
    c0ca:	78db      	ldrb	r3, [r3, #3]
    c0cc:	061a      	lsls	r2, r3, #24
    c0ce:	4b52      	ldr	r3, [pc, #328]	; (c218 <process_recieved_packet+0x770>)
    c0d0:	781b      	ldrb	r3, [r3, #0]
    c0d2:	3301      	adds	r3, #1
    c0d4:	4945      	ldr	r1, [pc, #276]	; (c1ec <process_recieved_packet+0x744>)
    c0d6:	18cb      	adds	r3, r1, r3
    c0d8:	78db      	ldrb	r3, [r3, #3]
    c0da:	041b      	lsls	r3, r3, #16
    c0dc:	431a      	orrs	r2, r3
    c0de:	4b4e      	ldr	r3, [pc, #312]	; (c218 <process_recieved_packet+0x770>)
    c0e0:	781b      	ldrb	r3, [r3, #0]
    c0e2:	3302      	adds	r3, #2
    c0e4:	4941      	ldr	r1, [pc, #260]	; (c1ec <process_recieved_packet+0x744>)
    c0e6:	18cb      	adds	r3, r1, r3
    c0e8:	78db      	ldrb	r3, [r3, #3]
    c0ea:	021b      	lsls	r3, r3, #8
    c0ec:	4313      	orrs	r3, r2
    c0ee:	4a4a      	ldr	r2, [pc, #296]	; (c218 <process_recieved_packet+0x770>)
    c0f0:	7812      	ldrb	r2, [r2, #0]
    c0f2:	3203      	adds	r2, #3
    c0f4:	493d      	ldr	r1, [pc, #244]	; (c1ec <process_recieved_packet+0x744>)
    c0f6:	188a      	adds	r2, r1, r2
    c0f8:	78d2      	ldrb	r2, [r2, #3]
    c0fa:	4313      	orrs	r3, r2
    c0fc:	0018      	movs	r0, r3
    c0fe:	4b3c      	ldr	r3, [pc, #240]	; (c1f0 <process_recieved_packet+0x748>)
    c100:	22fa      	movs	r2, #250	; 0xfa
    c102:	0091      	lsls	r1, r2, #2
    c104:	4798      	blx	r3
    c106:	0003      	movs	r3, r0
    c108:	001a      	movs	r2, r3
    c10a:	4b3a      	ldr	r3, [pc, #232]	; (c1f4 <process_recieved_packet+0x74c>)
    c10c:	625a      	str	r2, [r3, #36]	; 0x24
				mcconf_limits.max_vin = ((vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+3])/1000;
    c10e:	4b43      	ldr	r3, [pc, #268]	; (c21c <process_recieved_packet+0x774>)
    c110:	781b      	ldrb	r3, [r3, #0]
    c112:	001a      	movs	r2, r3
    c114:	4b35      	ldr	r3, [pc, #212]	; (c1ec <process_recieved_packet+0x744>)
    c116:	189b      	adds	r3, r3, r2
    c118:	78db      	ldrb	r3, [r3, #3]
    c11a:	061a      	lsls	r2, r3, #24
    c11c:	4b3f      	ldr	r3, [pc, #252]	; (c21c <process_recieved_packet+0x774>)
    c11e:	781b      	ldrb	r3, [r3, #0]
    c120:	3301      	adds	r3, #1
    c122:	4932      	ldr	r1, [pc, #200]	; (c1ec <process_recieved_packet+0x744>)
    c124:	18cb      	adds	r3, r1, r3
    c126:	78db      	ldrb	r3, [r3, #3]
    c128:	041b      	lsls	r3, r3, #16
    c12a:	431a      	orrs	r2, r3
    c12c:	4b3b      	ldr	r3, [pc, #236]	; (c21c <process_recieved_packet+0x774>)
    c12e:	781b      	ldrb	r3, [r3, #0]
    c130:	3302      	adds	r3, #2
    c132:	492e      	ldr	r1, [pc, #184]	; (c1ec <process_recieved_packet+0x744>)
    c134:	18cb      	adds	r3, r1, r3
    c136:	78db      	ldrb	r3, [r3, #3]
    c138:	021b      	lsls	r3, r3, #8
    c13a:	4313      	orrs	r3, r2
    c13c:	4a37      	ldr	r2, [pc, #220]	; (c21c <process_recieved_packet+0x774>)
    c13e:	7812      	ldrb	r2, [r2, #0]
    c140:	3203      	adds	r2, #3
    c142:	492a      	ldr	r1, [pc, #168]	; (c1ec <process_recieved_packet+0x744>)
    c144:	188a      	adds	r2, r1, r2
    c146:	78d2      	ldrb	r2, [r2, #3]
    c148:	4313      	orrs	r3, r2
    c14a:	0018      	movs	r0, r3
    c14c:	4b28      	ldr	r3, [pc, #160]	; (c1f0 <process_recieved_packet+0x748>)
    c14e:	22fa      	movs	r2, #250	; 0xfa
    c150:	0091      	lsls	r1, r2, #2
    c152:	4798      	blx	r3
    c154:	0003      	movs	r3, r0
    c156:	001a      	movs	r2, r3
    c158:	4b26      	ldr	r3, [pc, #152]	; (c1f4 <process_recieved_packet+0x74c>)
    c15a:	629a      	str	r2, [r3, #40]	; 0x28
				mcconf_limits.battery_cut_start = ((vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+3])/1000;
    c15c:	4b30      	ldr	r3, [pc, #192]	; (c220 <process_recieved_packet+0x778>)
    c15e:	781b      	ldrb	r3, [r3, #0]
    c160:	001a      	movs	r2, r3
    c162:	4b22      	ldr	r3, [pc, #136]	; (c1ec <process_recieved_packet+0x744>)
    c164:	189b      	adds	r3, r3, r2
    c166:	78db      	ldrb	r3, [r3, #3]
    c168:	061a      	lsls	r2, r3, #24
    c16a:	4b2d      	ldr	r3, [pc, #180]	; (c220 <process_recieved_packet+0x778>)
    c16c:	781b      	ldrb	r3, [r3, #0]
    c16e:	3301      	adds	r3, #1
    c170:	491e      	ldr	r1, [pc, #120]	; (c1ec <process_recieved_packet+0x744>)
    c172:	18cb      	adds	r3, r1, r3
    c174:	78db      	ldrb	r3, [r3, #3]
    c176:	041b      	lsls	r3, r3, #16
    c178:	431a      	orrs	r2, r3
    c17a:	4b29      	ldr	r3, [pc, #164]	; (c220 <process_recieved_packet+0x778>)
    c17c:	781b      	ldrb	r3, [r3, #0]
    c17e:	3302      	adds	r3, #2
    c180:	491a      	ldr	r1, [pc, #104]	; (c1ec <process_recieved_packet+0x744>)
    c182:	18cb      	adds	r3, r1, r3
    c184:	78db      	ldrb	r3, [r3, #3]
    c186:	021b      	lsls	r3, r3, #8
    c188:	4313      	orrs	r3, r2
    c18a:	4a25      	ldr	r2, [pc, #148]	; (c220 <process_recieved_packet+0x778>)
    c18c:	7812      	ldrb	r2, [r2, #0]
    c18e:	3203      	adds	r2, #3
    c190:	4916      	ldr	r1, [pc, #88]	; (c1ec <process_recieved_packet+0x744>)
    c192:	188a      	adds	r2, r1, r2
    c194:	78d2      	ldrb	r2, [r2, #3]
    c196:	4313      	orrs	r3, r2
    c198:	0018      	movs	r0, r3
    c19a:	4b15      	ldr	r3, [pc, #84]	; (c1f0 <process_recieved_packet+0x748>)
    c19c:	22fa      	movs	r2, #250	; 0xfa
    c19e:	0091      	lsls	r1, r2, #2
    c1a0:	4798      	blx	r3
    c1a2:	0003      	movs	r3, r0
    c1a4:	001a      	movs	r2, r3
    c1a6:	4b1f      	ldr	r3, [pc, #124]	; (c224 <process_recieved_packet+0x77c>)
    c1a8:	0010      	movs	r0, r2
    c1aa:	4798      	blx	r3
    c1ac:	1c02      	adds	r2, r0, #0
    c1ae:	4b11      	ldr	r3, [pc, #68]	; (c1f4 <process_recieved_packet+0x74c>)
    c1b0:	62da      	str	r2, [r3, #44]	; 0x2c
				mcconf_limits.battery_cut_end = ((vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+3])/1000;
    c1b2:	4b1d      	ldr	r3, [pc, #116]	; (c228 <process_recieved_packet+0x780>)
    c1b4:	781b      	ldrb	r3, [r3, #0]
    c1b6:	001a      	movs	r2, r3
    c1b8:	4b0c      	ldr	r3, [pc, #48]	; (c1ec <process_recieved_packet+0x744>)
    c1ba:	189b      	adds	r3, r3, r2
    c1bc:	78db      	ldrb	r3, [r3, #3]
    c1be:	061a      	lsls	r2, r3, #24
    c1c0:	4b19      	ldr	r3, [pc, #100]	; (c228 <process_recieved_packet+0x780>)
    c1c2:	781b      	ldrb	r3, [r3, #0]
    c1c4:	3301      	adds	r3, #1
    c1c6:	4909      	ldr	r1, [pc, #36]	; (c1ec <process_recieved_packet+0x744>)
    c1c8:	18cb      	adds	r3, r1, r3
    c1ca:	78db      	ldrb	r3, [r3, #3]
    c1cc:	041b      	lsls	r3, r3, #16
    c1ce:	431a      	orrs	r2, r3
    c1d0:	4b15      	ldr	r3, [pc, #84]	; (c228 <process_recieved_packet+0x780>)
    c1d2:	781b      	ldrb	r3, [r3, #0]
    c1d4:	3302      	adds	r3, #2
    c1d6:	4905      	ldr	r1, [pc, #20]	; (c1ec <process_recieved_packet+0x744>)
    c1d8:	18cb      	adds	r3, r1, r3
    c1da:	78db      	ldrb	r3, [r3, #3]
    c1dc:	021b      	lsls	r3, r3, #8
    c1de:	e025      	b.n	c22c <process_recieved_packet+0x784>
    c1e0:	2000033c 	.word	0x2000033c
    c1e4:	2000001a 	.word	0x2000001a
    c1e8:	2000034f 	.word	0x2000034f
    c1ec:	20000cc8 	.word	0x20000cc8
    c1f0:	000143c1 	.word	0x000143c1
    c1f4:	20000fb8 	.word	0x20000fb8
    c1f8:	20000350 	.word	0x20000350
    c1fc:	20000351 	.word	0x20000351
    c200:	20000352 	.word	0x20000352
    c204:	20000353 	.word	0x20000353
    c208:	20000354 	.word	0x20000354
    c20c:	20000355 	.word	0x20000355
    c210:	20000356 	.word	0x20000356
    c214:	20000357 	.word	0x20000357
    c218:	20000358 	.word	0x20000358
    c21c:	20000359 	.word	0x20000359
    c220:	2000035a 	.word	0x2000035a
    c224:	00015405 	.word	0x00015405
    c228:	2000035b 	.word	0x2000035b
    c22c:	4313      	orrs	r3, r2
    c22e:	4a7f      	ldr	r2, [pc, #508]	; (c42c <process_recieved_packet+0x984>)
    c230:	7812      	ldrb	r2, [r2, #0]
    c232:	3203      	adds	r2, #3
    c234:	497e      	ldr	r1, [pc, #504]	; (c430 <process_recieved_packet+0x988>)
    c236:	188a      	adds	r2, r1, r2
    c238:	78d2      	ldrb	r2, [r2, #3]
    c23a:	4313      	orrs	r3, r2
    c23c:	0018      	movs	r0, r3
    c23e:	4b7d      	ldr	r3, [pc, #500]	; (c434 <process_recieved_packet+0x98c>)
    c240:	22fa      	movs	r2, #250	; 0xfa
    c242:	0091      	lsls	r1, r2, #2
    c244:	4798      	blx	r3
    c246:	0003      	movs	r3, r0
    c248:	001a      	movs	r2, r3
    c24a:	4b7b      	ldr	r3, [pc, #492]	; (c438 <process_recieved_packet+0x990>)
    c24c:	0010      	movs	r0, r2
    c24e:	4798      	blx	r3
    c250:	1c02      	adds	r2, r0, #0
    c252:	4b7a      	ldr	r3, [pc, #488]	; (c43c <process_recieved_packet+0x994>)
    c254:	631a      	str	r2, [r3, #48]	; 0x30
				mcconf_limits.temp_fet_start = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+3])/1000;
    c256:	4b7a      	ldr	r3, [pc, #488]	; (c440 <process_recieved_packet+0x998>)
    c258:	781b      	ldrb	r3, [r3, #0]
    c25a:	001a      	movs	r2, r3
    c25c:	4b74      	ldr	r3, [pc, #464]	; (c430 <process_recieved_packet+0x988>)
    c25e:	189b      	adds	r3, r3, r2
    c260:	78db      	ldrb	r3, [r3, #3]
    c262:	061a      	lsls	r2, r3, #24
    c264:	4b76      	ldr	r3, [pc, #472]	; (c440 <process_recieved_packet+0x998>)
    c266:	781b      	ldrb	r3, [r3, #0]
    c268:	3301      	adds	r3, #1
    c26a:	4971      	ldr	r1, [pc, #452]	; (c430 <process_recieved_packet+0x988>)
    c26c:	18cb      	adds	r3, r1, r3
    c26e:	78db      	ldrb	r3, [r3, #3]
    c270:	041b      	lsls	r3, r3, #16
    c272:	431a      	orrs	r2, r3
    c274:	4b72      	ldr	r3, [pc, #456]	; (c440 <process_recieved_packet+0x998>)
    c276:	781b      	ldrb	r3, [r3, #0]
    c278:	3302      	adds	r3, #2
    c27a:	496d      	ldr	r1, [pc, #436]	; (c430 <process_recieved_packet+0x988>)
    c27c:	18cb      	adds	r3, r1, r3
    c27e:	78db      	ldrb	r3, [r3, #3]
    c280:	021b      	lsls	r3, r3, #8
    c282:	4313      	orrs	r3, r2
    c284:	4a6e      	ldr	r2, [pc, #440]	; (c440 <process_recieved_packet+0x998>)
    c286:	7812      	ldrb	r2, [r2, #0]
    c288:	3203      	adds	r2, #3
    c28a:	4969      	ldr	r1, [pc, #420]	; (c430 <process_recieved_packet+0x988>)
    c28c:	188a      	adds	r2, r1, r2
    c28e:	78d2      	ldrb	r2, [r2, #3]
    c290:	4313      	orrs	r3, r2
    c292:	0018      	movs	r0, r3
    c294:	4b67      	ldr	r3, [pc, #412]	; (c434 <process_recieved_packet+0x98c>)
    c296:	22fa      	movs	r2, #250	; 0xfa
    c298:	0091      	lsls	r1, r2, #2
    c29a:	4798      	blx	r3
    c29c:	0003      	movs	r3, r0
    c29e:	001a      	movs	r2, r3
    c2a0:	4b66      	ldr	r3, [pc, #408]	; (c43c <process_recieved_packet+0x994>)
    c2a2:	635a      	str	r2, [r3, #52]	; 0x34
				mcconf_limits.temp_fet_end = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+3])/1000;
    c2a4:	4b67      	ldr	r3, [pc, #412]	; (c444 <process_recieved_packet+0x99c>)
    c2a6:	781b      	ldrb	r3, [r3, #0]
    c2a8:	001a      	movs	r2, r3
    c2aa:	4b61      	ldr	r3, [pc, #388]	; (c430 <process_recieved_packet+0x988>)
    c2ac:	189b      	adds	r3, r3, r2
    c2ae:	78db      	ldrb	r3, [r3, #3]
    c2b0:	061a      	lsls	r2, r3, #24
    c2b2:	4b64      	ldr	r3, [pc, #400]	; (c444 <process_recieved_packet+0x99c>)
    c2b4:	781b      	ldrb	r3, [r3, #0]
    c2b6:	3301      	adds	r3, #1
    c2b8:	495d      	ldr	r1, [pc, #372]	; (c430 <process_recieved_packet+0x988>)
    c2ba:	18cb      	adds	r3, r1, r3
    c2bc:	78db      	ldrb	r3, [r3, #3]
    c2be:	041b      	lsls	r3, r3, #16
    c2c0:	431a      	orrs	r2, r3
    c2c2:	4b60      	ldr	r3, [pc, #384]	; (c444 <process_recieved_packet+0x99c>)
    c2c4:	781b      	ldrb	r3, [r3, #0]
    c2c6:	3302      	adds	r3, #2
    c2c8:	4959      	ldr	r1, [pc, #356]	; (c430 <process_recieved_packet+0x988>)
    c2ca:	18cb      	adds	r3, r1, r3
    c2cc:	78db      	ldrb	r3, [r3, #3]
    c2ce:	021b      	lsls	r3, r3, #8
    c2d0:	4313      	orrs	r3, r2
    c2d2:	4a5c      	ldr	r2, [pc, #368]	; (c444 <process_recieved_packet+0x99c>)
    c2d4:	7812      	ldrb	r2, [r2, #0]
    c2d6:	3203      	adds	r2, #3
    c2d8:	4955      	ldr	r1, [pc, #340]	; (c430 <process_recieved_packet+0x988>)
    c2da:	188a      	adds	r2, r1, r2
    c2dc:	78d2      	ldrb	r2, [r2, #3]
    c2de:	4313      	orrs	r3, r2
    c2e0:	0018      	movs	r0, r3
    c2e2:	4b54      	ldr	r3, [pc, #336]	; (c434 <process_recieved_packet+0x98c>)
    c2e4:	22fa      	movs	r2, #250	; 0xfa
    c2e6:	0091      	lsls	r1, r2, #2
    c2e8:	4798      	blx	r3
    c2ea:	0003      	movs	r3, r0
    c2ec:	001a      	movs	r2, r3
    c2ee:	4b53      	ldr	r3, [pc, #332]	; (c43c <process_recieved_packet+0x994>)
    c2f0:	639a      	str	r2, [r3, #56]	; 0x38
				mcconf_limits.temp_motor_start = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+2])/1000;
    c2f2:	4b55      	ldr	r3, [pc, #340]	; (c448 <process_recieved_packet+0x9a0>)
    c2f4:	781b      	ldrb	r3, [r3, #0]
    c2f6:	001a      	movs	r2, r3
    c2f8:	4b4d      	ldr	r3, [pc, #308]	; (c430 <process_recieved_packet+0x988>)
    c2fa:	189b      	adds	r3, r3, r2
    c2fc:	78db      	ldrb	r3, [r3, #3]
    c2fe:	061a      	lsls	r2, r3, #24
    c300:	4b51      	ldr	r3, [pc, #324]	; (c448 <process_recieved_packet+0x9a0>)
    c302:	781b      	ldrb	r3, [r3, #0]
    c304:	3301      	adds	r3, #1
    c306:	494a      	ldr	r1, [pc, #296]	; (c430 <process_recieved_packet+0x988>)
    c308:	18cb      	adds	r3, r1, r3
    c30a:	78db      	ldrb	r3, [r3, #3]
    c30c:	041b      	lsls	r3, r3, #16
    c30e:	431a      	orrs	r2, r3
    c310:	4b4d      	ldr	r3, [pc, #308]	; (c448 <process_recieved_packet+0x9a0>)
    c312:	781b      	ldrb	r3, [r3, #0]
    c314:	3302      	adds	r3, #2
    c316:	4946      	ldr	r1, [pc, #280]	; (c430 <process_recieved_packet+0x988>)
    c318:	18cb      	adds	r3, r1, r3
    c31a:	78db      	ldrb	r3, [r3, #3]
    c31c:	021b      	lsls	r3, r3, #8
    c31e:	4313      	orrs	r3, r2
    c320:	4a49      	ldr	r2, [pc, #292]	; (c448 <process_recieved_packet+0x9a0>)
    c322:	7812      	ldrb	r2, [r2, #0]
    c324:	3202      	adds	r2, #2
    c326:	4942      	ldr	r1, [pc, #264]	; (c430 <process_recieved_packet+0x988>)
    c328:	188a      	adds	r2, r1, r2
    c32a:	78d2      	ldrb	r2, [r2, #3]
    c32c:	4313      	orrs	r3, r2
    c32e:	0018      	movs	r0, r3
    c330:	4b40      	ldr	r3, [pc, #256]	; (c434 <process_recieved_packet+0x98c>)
    c332:	22fa      	movs	r2, #250	; 0xfa
    c334:	0091      	lsls	r1, r2, #2
    c336:	4798      	blx	r3
    c338:	0003      	movs	r3, r0
    c33a:	001a      	movs	r2, r3
    c33c:	4b3f      	ldr	r3, [pc, #252]	; (c43c <process_recieved_packet+0x994>)
    c33e:	63da      	str	r2, [r3, #60]	; 0x3c
				mcconf_limits.temp_motor_end = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+3])/1000;
    c340:	4b42      	ldr	r3, [pc, #264]	; (c44c <process_recieved_packet+0x9a4>)
    c342:	781b      	ldrb	r3, [r3, #0]
    c344:	001a      	movs	r2, r3
    c346:	4b3a      	ldr	r3, [pc, #232]	; (c430 <process_recieved_packet+0x988>)
    c348:	189b      	adds	r3, r3, r2
    c34a:	78db      	ldrb	r3, [r3, #3]
    c34c:	061a      	lsls	r2, r3, #24
    c34e:	4b3f      	ldr	r3, [pc, #252]	; (c44c <process_recieved_packet+0x9a4>)
    c350:	781b      	ldrb	r3, [r3, #0]
    c352:	3301      	adds	r3, #1
    c354:	4936      	ldr	r1, [pc, #216]	; (c430 <process_recieved_packet+0x988>)
    c356:	18cb      	adds	r3, r1, r3
    c358:	78db      	ldrb	r3, [r3, #3]
    c35a:	041b      	lsls	r3, r3, #16
    c35c:	431a      	orrs	r2, r3
    c35e:	4b3b      	ldr	r3, [pc, #236]	; (c44c <process_recieved_packet+0x9a4>)
    c360:	781b      	ldrb	r3, [r3, #0]
    c362:	3302      	adds	r3, #2
    c364:	4932      	ldr	r1, [pc, #200]	; (c430 <process_recieved_packet+0x988>)
    c366:	18cb      	adds	r3, r1, r3
    c368:	78db      	ldrb	r3, [r3, #3]
    c36a:	021b      	lsls	r3, r3, #8
    c36c:	4313      	orrs	r3, r2
    c36e:	4a37      	ldr	r2, [pc, #220]	; (c44c <process_recieved_packet+0x9a4>)
    c370:	7812      	ldrb	r2, [r2, #0]
    c372:	3203      	adds	r2, #3
    c374:	492e      	ldr	r1, [pc, #184]	; (c430 <process_recieved_packet+0x988>)
    c376:	188a      	adds	r2, r1, r2
    c378:	78d2      	ldrb	r2, [r2, #3]
    c37a:	4313      	orrs	r3, r2
    c37c:	0018      	movs	r0, r3
    c37e:	4b2d      	ldr	r3, [pc, #180]	; (c434 <process_recieved_packet+0x98c>)
    c380:	22fa      	movs	r2, #250	; 0xfa
    c382:	0091      	lsls	r1, r2, #2
    c384:	4798      	blx	r3
    c386:	0003      	movs	r3, r0
    c388:	001a      	movs	r2, r3
    c38a:	4b2c      	ldr	r3, [pc, #176]	; (c43c <process_recieved_packet+0x994>)
    c38c:	641a      	str	r2, [r3, #64]	; 0x40
				mcconf_limits.min_duty = ((vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+3])/1000;
    c38e:	4b30      	ldr	r3, [pc, #192]	; (c450 <process_recieved_packet+0x9a8>)
    c390:	781b      	ldrb	r3, [r3, #0]
    c392:	001a      	movs	r2, r3
    c394:	4b26      	ldr	r3, [pc, #152]	; (c430 <process_recieved_packet+0x988>)
    c396:	189b      	adds	r3, r3, r2
    c398:	78db      	ldrb	r3, [r3, #3]
    c39a:	061a      	lsls	r2, r3, #24
    c39c:	4b2c      	ldr	r3, [pc, #176]	; (c450 <process_recieved_packet+0x9a8>)
    c39e:	781b      	ldrb	r3, [r3, #0]
    c3a0:	3301      	adds	r3, #1
    c3a2:	4923      	ldr	r1, [pc, #140]	; (c430 <process_recieved_packet+0x988>)
    c3a4:	18cb      	adds	r3, r1, r3
    c3a6:	78db      	ldrb	r3, [r3, #3]
    c3a8:	041b      	lsls	r3, r3, #16
    c3aa:	431a      	orrs	r2, r3
    c3ac:	4b28      	ldr	r3, [pc, #160]	; (c450 <process_recieved_packet+0x9a8>)
    c3ae:	781b      	ldrb	r3, [r3, #0]
    c3b0:	3302      	adds	r3, #2
    c3b2:	491f      	ldr	r1, [pc, #124]	; (c430 <process_recieved_packet+0x988>)
    c3b4:	18cb      	adds	r3, r1, r3
    c3b6:	78db      	ldrb	r3, [r3, #3]
    c3b8:	021b      	lsls	r3, r3, #8
    c3ba:	4313      	orrs	r3, r2
    c3bc:	4a24      	ldr	r2, [pc, #144]	; (c450 <process_recieved_packet+0x9a8>)
    c3be:	7812      	ldrb	r2, [r2, #0]
    c3c0:	3203      	adds	r2, #3
    c3c2:	491b      	ldr	r1, [pc, #108]	; (c430 <process_recieved_packet+0x988>)
    c3c4:	188a      	adds	r2, r1, r2
    c3c6:	78d2      	ldrb	r2, [r2, #3]
    c3c8:	4313      	orrs	r3, r2
    c3ca:	0018      	movs	r0, r3
    c3cc:	4b19      	ldr	r3, [pc, #100]	; (c434 <process_recieved_packet+0x98c>)
    c3ce:	22fa      	movs	r2, #250	; 0xfa
    c3d0:	0091      	lsls	r1, r2, #2
    c3d2:	4798      	blx	r3
    c3d4:	0003      	movs	r3, r0
    c3d6:	001a      	movs	r2, r3
    c3d8:	4b18      	ldr	r3, [pc, #96]	; (c43c <process_recieved_packet+0x994>)
    c3da:	645a      	str	r2, [r3, #68]	; 0x44
				mcconf_limits.max_duty = ((vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+3])/1000;
    c3dc:	4b1d      	ldr	r3, [pc, #116]	; (c454 <process_recieved_packet+0x9ac>)
    c3de:	781b      	ldrb	r3, [r3, #0]
    c3e0:	001a      	movs	r2, r3
    c3e2:	4b13      	ldr	r3, [pc, #76]	; (c430 <process_recieved_packet+0x988>)
    c3e4:	189b      	adds	r3, r3, r2
    c3e6:	78db      	ldrb	r3, [r3, #3]
    c3e8:	061a      	lsls	r2, r3, #24
    c3ea:	4b1a      	ldr	r3, [pc, #104]	; (c454 <process_recieved_packet+0x9ac>)
    c3ec:	781b      	ldrb	r3, [r3, #0]
    c3ee:	3301      	adds	r3, #1
    c3f0:	490f      	ldr	r1, [pc, #60]	; (c430 <process_recieved_packet+0x988>)
    c3f2:	18cb      	adds	r3, r1, r3
    c3f4:	78db      	ldrb	r3, [r3, #3]
    c3f6:	041b      	lsls	r3, r3, #16
    c3f8:	431a      	orrs	r2, r3
    c3fa:	4b16      	ldr	r3, [pc, #88]	; (c454 <process_recieved_packet+0x9ac>)
    c3fc:	781b      	ldrb	r3, [r3, #0]
    c3fe:	3302      	adds	r3, #2
    c400:	490b      	ldr	r1, [pc, #44]	; (c430 <process_recieved_packet+0x988>)
    c402:	18cb      	adds	r3, r1, r3
    c404:	78db      	ldrb	r3, [r3, #3]
    c406:	021b      	lsls	r3, r3, #8
    c408:	4313      	orrs	r3, r2
    c40a:	4a12      	ldr	r2, [pc, #72]	; (c454 <process_recieved_packet+0x9ac>)
    c40c:	7812      	ldrb	r2, [r2, #0]
    c40e:	3203      	adds	r2, #3
    c410:	4907      	ldr	r1, [pc, #28]	; (c430 <process_recieved_packet+0x988>)
    c412:	188a      	adds	r2, r1, r2
    c414:	78d2      	ldrb	r2, [r2, #3]
    c416:	4313      	orrs	r3, r2
    c418:	0018      	movs	r0, r3
    c41a:	4b06      	ldr	r3, [pc, #24]	; (c434 <process_recieved_packet+0x98c>)
    c41c:	22fa      	movs	r2, #250	; 0xfa
    c41e:	0091      	lsls	r1, r2, #2
    c420:	4798      	blx	r3
    c422:	0003      	movs	r3, r0
    c424:	001a      	movs	r2, r3
    c426:	4b05      	ldr	r3, [pc, #20]	; (c43c <process_recieved_packet+0x994>)
    c428:	649a      	str	r2, [r3, #72]	; 0x48
    c42a:	e136      	b.n	c69a <process_recieved_packet+0xbf2>
    c42c:	2000035b 	.word	0x2000035b
    c430:	20000cc8 	.word	0x20000cc8
    c434:	000143c1 	.word	0x000143c1
    c438:	00015405 	.word	0x00015405
    c43c:	20000fb8 	.word	0x20000fb8
    c440:	2000035c 	.word	0x2000035c
    c444:	2000035d 	.word	0x2000035d
    c448:	2000035e 	.word	0x2000035e
    c44c:	2000035f 	.word	0x2000035f
    c450:	20000360 	.word	0x20000360
    c454:	20000361 	.word	0x20000361
				mcconf_limits.motor_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_MTR_CURR_MAX);
    c458:	4bbf      	ldr	r3, [pc, #764]	; (c758 <process_recieved_packet+0xcb0>)
    c45a:	781b      	ldrb	r3, [r3, #0]
    c45c:	b25a      	sxtb	r2, r3
    c45e:	4bbf      	ldr	r3, [pc, #764]	; (c75c <process_recieved_packet+0xcb4>)
    c460:	0011      	movs	r1, r2
    c462:	0018      	movs	r0, r3
    c464:	4bbe      	ldr	r3, [pc, #760]	; (c760 <process_recieved_packet+0xcb8>)
    c466:	4798      	blx	r3
    c468:	1c02      	adds	r2, r0, #0
    c46a:	4bbe      	ldr	r3, [pc, #760]	; (c764 <process_recieved_packet+0xcbc>)
    c46c:	1c10      	adds	r0, r2, #0
    c46e:	4798      	blx	r3
    c470:	0002      	movs	r2, r0
    c472:	4bbd      	ldr	r3, [pc, #756]	; (c768 <process_recieved_packet+0xcc0>)
    c474:	601a      	str	r2, [r3, #0]
				mcconf_limits.motor_current_min = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_MTR_CURR_MIN);
    c476:	4bbd      	ldr	r3, [pc, #756]	; (c76c <process_recieved_packet+0xcc4>)
    c478:	781b      	ldrb	r3, [r3, #0]
    c47a:	b25a      	sxtb	r2, r3
    c47c:	4bb7      	ldr	r3, [pc, #732]	; (c75c <process_recieved_packet+0xcb4>)
    c47e:	0011      	movs	r1, r2
    c480:	0018      	movs	r0, r3
    c482:	4bb7      	ldr	r3, [pc, #732]	; (c760 <process_recieved_packet+0xcb8>)
    c484:	4798      	blx	r3
    c486:	1c02      	adds	r2, r0, #0
    c488:	4bb6      	ldr	r3, [pc, #728]	; (c764 <process_recieved_packet+0xcbc>)
    c48a:	1c10      	adds	r0, r2, #0
    c48c:	4798      	blx	r3
    c48e:	0002      	movs	r2, r0
    c490:	4bb5      	ldr	r3, [pc, #724]	; (c768 <process_recieved_packet+0xcc0>)
    c492:	605a      	str	r2, [r3, #4]
				mcconf_limits.input_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_IN_CURR_MAX);
    c494:	4bb6      	ldr	r3, [pc, #728]	; (c770 <process_recieved_packet+0xcc8>)
    c496:	781b      	ldrb	r3, [r3, #0]
    c498:	b25a      	sxtb	r2, r3
    c49a:	4bb0      	ldr	r3, [pc, #704]	; (c75c <process_recieved_packet+0xcb4>)
    c49c:	0011      	movs	r1, r2
    c49e:	0018      	movs	r0, r3
    c4a0:	4baf      	ldr	r3, [pc, #700]	; (c760 <process_recieved_packet+0xcb8>)
    c4a2:	4798      	blx	r3
    c4a4:	1c02      	adds	r2, r0, #0
    c4a6:	4baf      	ldr	r3, [pc, #700]	; (c764 <process_recieved_packet+0xcbc>)
    c4a8:	1c10      	adds	r0, r2, #0
    c4aa:	4798      	blx	r3
    c4ac:	0002      	movs	r2, r0
    c4ae:	4bae      	ldr	r3, [pc, #696]	; (c768 <process_recieved_packet+0xcc0>)
    c4b0:	609a      	str	r2, [r3, #8]
				mcconf_limits.input_current_min = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_IN_CURR_MIN);
    c4b2:	4bb0      	ldr	r3, [pc, #704]	; (c774 <process_recieved_packet+0xccc>)
    c4b4:	781b      	ldrb	r3, [r3, #0]
    c4b6:	b25a      	sxtb	r2, r3
    c4b8:	4ba8      	ldr	r3, [pc, #672]	; (c75c <process_recieved_packet+0xcb4>)
    c4ba:	0011      	movs	r1, r2
    c4bc:	0018      	movs	r0, r3
    c4be:	4ba8      	ldr	r3, [pc, #672]	; (c760 <process_recieved_packet+0xcb8>)
    c4c0:	4798      	blx	r3
    c4c2:	1c02      	adds	r2, r0, #0
    c4c4:	4ba7      	ldr	r3, [pc, #668]	; (c764 <process_recieved_packet+0xcbc>)
    c4c6:	1c10      	adds	r0, r2, #0
    c4c8:	4798      	blx	r3
    c4ca:	0002      	movs	r2, r0
    c4cc:	4ba6      	ldr	r3, [pc, #664]	; (c768 <process_recieved_packet+0xcc0>)
    c4ce:	60da      	str	r2, [r3, #12]
				mcconf_limits.abs_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ABS_CURR_MAX);
    c4d0:	4ba9      	ldr	r3, [pc, #676]	; (c778 <process_recieved_packet+0xcd0>)
    c4d2:	781b      	ldrb	r3, [r3, #0]
    c4d4:	b25a      	sxtb	r2, r3
    c4d6:	4ba1      	ldr	r3, [pc, #644]	; (c75c <process_recieved_packet+0xcb4>)
    c4d8:	0011      	movs	r1, r2
    c4da:	0018      	movs	r0, r3
    c4dc:	4ba0      	ldr	r3, [pc, #640]	; (c760 <process_recieved_packet+0xcb8>)
    c4de:	4798      	blx	r3
    c4e0:	1c02      	adds	r2, r0, #0
    c4e2:	4ba0      	ldr	r3, [pc, #640]	; (c764 <process_recieved_packet+0xcbc>)
    c4e4:	1c10      	adds	r0, r2, #0
    c4e6:	4798      	blx	r3
    c4e8:	0002      	movs	r2, r0
    c4ea:	4b9f      	ldr	r3, [pc, #636]	; (c768 <process_recieved_packet+0xcc0>)
    c4ec:	611a      	str	r2, [r3, #16]
				mcconf_limits.min_erpm = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_MIN);
    c4ee:	4ba3      	ldr	r3, [pc, #652]	; (c77c <process_recieved_packet+0xcd4>)
    c4f0:	781b      	ldrb	r3, [r3, #0]
    c4f2:	b25a      	sxtb	r2, r3
    c4f4:	4b99      	ldr	r3, [pc, #612]	; (c75c <process_recieved_packet+0xcb4>)
    c4f6:	0011      	movs	r1, r2
    c4f8:	0018      	movs	r0, r3
    c4fa:	4b99      	ldr	r3, [pc, #612]	; (c760 <process_recieved_packet+0xcb8>)
    c4fc:	4798      	blx	r3
    c4fe:	1c02      	adds	r2, r0, #0
    c500:	4b98      	ldr	r3, [pc, #608]	; (c764 <process_recieved_packet+0xcbc>)
    c502:	1c10      	adds	r0, r2, #0
    c504:	4798      	blx	r3
    c506:	0002      	movs	r2, r0
    c508:	4b97      	ldr	r3, [pc, #604]	; (c768 <process_recieved_packet+0xcc0>)
    c50a:	615a      	str	r2, [r3, #20]
				mcconf_limits.max_erpm = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_MAX);
    c50c:	4b9c      	ldr	r3, [pc, #624]	; (c780 <process_recieved_packet+0xcd8>)
    c50e:	781b      	ldrb	r3, [r3, #0]
    c510:	b25a      	sxtb	r2, r3
    c512:	4b92      	ldr	r3, [pc, #584]	; (c75c <process_recieved_packet+0xcb4>)
    c514:	0011      	movs	r1, r2
    c516:	0018      	movs	r0, r3
    c518:	4b91      	ldr	r3, [pc, #580]	; (c760 <process_recieved_packet+0xcb8>)
    c51a:	4798      	blx	r3
    c51c:	1c02      	adds	r2, r0, #0
    c51e:	4b91      	ldr	r3, [pc, #580]	; (c764 <process_recieved_packet+0xcbc>)
    c520:	1c10      	adds	r0, r2, #0
    c522:	4798      	blx	r3
    c524:	0002      	movs	r2, r0
    c526:	4b90      	ldr	r3, [pc, #576]	; (c768 <process_recieved_packet+0xcc0>)
    c528:	619a      	str	r2, [r3, #24]
				mcconf_limits.max_erpm_fbrake = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_FBRAKE_MAX);
    c52a:	4b96      	ldr	r3, [pc, #600]	; (c784 <process_recieved_packet+0xcdc>)
    c52c:	781b      	ldrb	r3, [r3, #0]
    c52e:	b25a      	sxtb	r2, r3
    c530:	4b8a      	ldr	r3, [pc, #552]	; (c75c <process_recieved_packet+0xcb4>)
    c532:	0011      	movs	r1, r2
    c534:	0018      	movs	r0, r3
    c536:	4b8a      	ldr	r3, [pc, #552]	; (c760 <process_recieved_packet+0xcb8>)
    c538:	4798      	blx	r3
    c53a:	1c02      	adds	r2, r0, #0
    c53c:	4b89      	ldr	r3, [pc, #548]	; (c764 <process_recieved_packet+0xcbc>)
    c53e:	1c10      	adds	r0, r2, #0
    c540:	4798      	blx	r3
    c542:	0002      	movs	r2, r0
    c544:	4b88      	ldr	r3, [pc, #544]	; (c768 <process_recieved_packet+0xcc0>)
    c546:	61da      	str	r2, [r3, #28]
				mcconf_limits.max_erpm_fbrake_cc = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_FBRAKE_CC_MAX);
    c548:	4b8f      	ldr	r3, [pc, #572]	; (c788 <process_recieved_packet+0xce0>)
    c54a:	781b      	ldrb	r3, [r3, #0]
    c54c:	b25a      	sxtb	r2, r3
    c54e:	4b83      	ldr	r3, [pc, #524]	; (c75c <process_recieved_packet+0xcb4>)
    c550:	0011      	movs	r1, r2
    c552:	0018      	movs	r0, r3
    c554:	4b82      	ldr	r3, [pc, #520]	; (c760 <process_recieved_packet+0xcb8>)
    c556:	4798      	blx	r3
    c558:	1c02      	adds	r2, r0, #0
    c55a:	4b82      	ldr	r3, [pc, #520]	; (c764 <process_recieved_packet+0xcbc>)
    c55c:	1c10      	adds	r0, r2, #0
    c55e:	4798      	blx	r3
    c560:	0002      	movs	r2, r0
    c562:	4b81      	ldr	r3, [pc, #516]	; (c768 <process_recieved_packet+0xcc0>)
    c564:	621a      	str	r2, [r3, #32]
				mcconf_limits.min_vin = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_VIN_MIN);
    c566:	4b89      	ldr	r3, [pc, #548]	; (c78c <process_recieved_packet+0xce4>)
    c568:	781b      	ldrb	r3, [r3, #0]
    c56a:	b25a      	sxtb	r2, r3
    c56c:	4b7b      	ldr	r3, [pc, #492]	; (c75c <process_recieved_packet+0xcb4>)
    c56e:	0011      	movs	r1, r2
    c570:	0018      	movs	r0, r3
    c572:	4b7b      	ldr	r3, [pc, #492]	; (c760 <process_recieved_packet+0xcb8>)
    c574:	4798      	blx	r3
    c576:	1c02      	adds	r2, r0, #0
    c578:	4b7a      	ldr	r3, [pc, #488]	; (c764 <process_recieved_packet+0xcbc>)
    c57a:	1c10      	adds	r0, r2, #0
    c57c:	4798      	blx	r3
    c57e:	0002      	movs	r2, r0
    c580:	4b79      	ldr	r3, [pc, #484]	; (c768 <process_recieved_packet+0xcc0>)
    c582:	625a      	str	r2, [r3, #36]	; 0x24
				mcconf_limits.max_vin = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_VIN_MAX);
    c584:	4b82      	ldr	r3, [pc, #520]	; (c790 <process_recieved_packet+0xce8>)
    c586:	781b      	ldrb	r3, [r3, #0]
    c588:	b25a      	sxtb	r2, r3
    c58a:	4b74      	ldr	r3, [pc, #464]	; (c75c <process_recieved_packet+0xcb4>)
    c58c:	0011      	movs	r1, r2
    c58e:	0018      	movs	r0, r3
    c590:	4b73      	ldr	r3, [pc, #460]	; (c760 <process_recieved_packet+0xcb8>)
    c592:	4798      	blx	r3
    c594:	1c02      	adds	r2, r0, #0
    c596:	4b73      	ldr	r3, [pc, #460]	; (c764 <process_recieved_packet+0xcbc>)
    c598:	1c10      	adds	r0, r2, #0
    c59a:	4798      	blx	r3
    c59c:	0002      	movs	r2, r0
    c59e:	4b72      	ldr	r3, [pc, #456]	; (c768 <process_recieved_packet+0xcc0>)
    c5a0:	629a      	str	r2, [r3, #40]	; 0x28
				mcconf_limits.battery_cut_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_BAT_CUT_STRT);
    c5a2:	4b7c      	ldr	r3, [pc, #496]	; (c794 <process_recieved_packet+0xcec>)
    c5a4:	781b      	ldrb	r3, [r3, #0]
    c5a6:	b25a      	sxtb	r2, r3
    c5a8:	4b6c      	ldr	r3, [pc, #432]	; (c75c <process_recieved_packet+0xcb4>)
    c5aa:	0011      	movs	r1, r2
    c5ac:	0018      	movs	r0, r3
    c5ae:	4b6c      	ldr	r3, [pc, #432]	; (c760 <process_recieved_packet+0xcb8>)
    c5b0:	4798      	blx	r3
    c5b2:	1c02      	adds	r2, r0, #0
    c5b4:	4b6c      	ldr	r3, [pc, #432]	; (c768 <process_recieved_packet+0xcc0>)
    c5b6:	62da      	str	r2, [r3, #44]	; 0x2c
				mcconf_limits.battery_cut_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_BAT_CUT_END);
    c5b8:	4b77      	ldr	r3, [pc, #476]	; (c798 <process_recieved_packet+0xcf0>)
    c5ba:	781b      	ldrb	r3, [r3, #0]
    c5bc:	b25a      	sxtb	r2, r3
    c5be:	4b67      	ldr	r3, [pc, #412]	; (c75c <process_recieved_packet+0xcb4>)
    c5c0:	0011      	movs	r1, r2
    c5c2:	0018      	movs	r0, r3
    c5c4:	4b66      	ldr	r3, [pc, #408]	; (c760 <process_recieved_packet+0xcb8>)
    c5c6:	4798      	blx	r3
    c5c8:	1c02      	adds	r2, r0, #0
    c5ca:	4b67      	ldr	r3, [pc, #412]	; (c768 <process_recieved_packet+0xcc0>)
    c5cc:	631a      	str	r2, [r3, #48]	; 0x30
				mcconf_limits.temp_fet_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_FET_STRT);
    c5ce:	4b73      	ldr	r3, [pc, #460]	; (c79c <process_recieved_packet+0xcf4>)
    c5d0:	781b      	ldrb	r3, [r3, #0]
    c5d2:	b25a      	sxtb	r2, r3
    c5d4:	4b61      	ldr	r3, [pc, #388]	; (c75c <process_recieved_packet+0xcb4>)
    c5d6:	0011      	movs	r1, r2
    c5d8:	0018      	movs	r0, r3
    c5da:	4b61      	ldr	r3, [pc, #388]	; (c760 <process_recieved_packet+0xcb8>)
    c5dc:	4798      	blx	r3
    c5de:	1c02      	adds	r2, r0, #0
    c5e0:	4b60      	ldr	r3, [pc, #384]	; (c764 <process_recieved_packet+0xcbc>)
    c5e2:	1c10      	adds	r0, r2, #0
    c5e4:	4798      	blx	r3
    c5e6:	0002      	movs	r2, r0
    c5e8:	4b5f      	ldr	r3, [pc, #380]	; (c768 <process_recieved_packet+0xcc0>)
    c5ea:	635a      	str	r2, [r3, #52]	; 0x34
				mcconf_limits.temp_fet_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_FET_END);
    c5ec:	4b6c      	ldr	r3, [pc, #432]	; (c7a0 <process_recieved_packet+0xcf8>)
    c5ee:	781b      	ldrb	r3, [r3, #0]
    c5f0:	b25a      	sxtb	r2, r3
    c5f2:	4b5a      	ldr	r3, [pc, #360]	; (c75c <process_recieved_packet+0xcb4>)
    c5f4:	0011      	movs	r1, r2
    c5f6:	0018      	movs	r0, r3
    c5f8:	4b59      	ldr	r3, [pc, #356]	; (c760 <process_recieved_packet+0xcb8>)
    c5fa:	4798      	blx	r3
    c5fc:	1c02      	adds	r2, r0, #0
    c5fe:	4b59      	ldr	r3, [pc, #356]	; (c764 <process_recieved_packet+0xcbc>)
    c600:	1c10      	adds	r0, r2, #0
    c602:	4798      	blx	r3
    c604:	0002      	movs	r2, r0
    c606:	4b58      	ldr	r3, [pc, #352]	; (c768 <process_recieved_packet+0xcc0>)
    c608:	639a      	str	r2, [r3, #56]	; 0x38
				mcconf_limits.temp_motor_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_MTR_STRT);
    c60a:	4b66      	ldr	r3, [pc, #408]	; (c7a4 <process_recieved_packet+0xcfc>)
    c60c:	781b      	ldrb	r3, [r3, #0]
    c60e:	b25a      	sxtb	r2, r3
    c610:	4b52      	ldr	r3, [pc, #328]	; (c75c <process_recieved_packet+0xcb4>)
    c612:	0011      	movs	r1, r2
    c614:	0018      	movs	r0, r3
    c616:	4b52      	ldr	r3, [pc, #328]	; (c760 <process_recieved_packet+0xcb8>)
    c618:	4798      	blx	r3
    c61a:	1c02      	adds	r2, r0, #0
    c61c:	4b51      	ldr	r3, [pc, #324]	; (c764 <process_recieved_packet+0xcbc>)
    c61e:	1c10      	adds	r0, r2, #0
    c620:	4798      	blx	r3
    c622:	0002      	movs	r2, r0
    c624:	4b50      	ldr	r3, [pc, #320]	; (c768 <process_recieved_packet+0xcc0>)
    c626:	63da      	str	r2, [r3, #60]	; 0x3c
				mcconf_limits.temp_motor_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_MTR_END);
    c628:	4b5f      	ldr	r3, [pc, #380]	; (c7a8 <process_recieved_packet+0xd00>)
    c62a:	781b      	ldrb	r3, [r3, #0]
    c62c:	b25a      	sxtb	r2, r3
    c62e:	4b4b      	ldr	r3, [pc, #300]	; (c75c <process_recieved_packet+0xcb4>)
    c630:	0011      	movs	r1, r2
    c632:	0018      	movs	r0, r3
    c634:	4b4a      	ldr	r3, [pc, #296]	; (c760 <process_recieved_packet+0xcb8>)
    c636:	4798      	blx	r3
    c638:	1c02      	adds	r2, r0, #0
    c63a:	4b4a      	ldr	r3, [pc, #296]	; (c764 <process_recieved_packet+0xcbc>)
    c63c:	1c10      	adds	r0, r2, #0
    c63e:	4798      	blx	r3
    c640:	0002      	movs	r2, r0
    c642:	4b49      	ldr	r3, [pc, #292]	; (c768 <process_recieved_packet+0xcc0>)
    c644:	641a      	str	r2, [r3, #64]	; 0x40
				mcconf_limits.min_duty = (buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_DUTY_MIN)*100);
    c646:	4b59      	ldr	r3, [pc, #356]	; (c7ac <process_recieved_packet+0xd04>)
    c648:	781b      	ldrb	r3, [r3, #0]
    c64a:	b25a      	sxtb	r2, r3
    c64c:	4b43      	ldr	r3, [pc, #268]	; (c75c <process_recieved_packet+0xcb4>)
    c64e:	0011      	movs	r1, r2
    c650:	0018      	movs	r0, r3
    c652:	4b43      	ldr	r3, [pc, #268]	; (c760 <process_recieved_packet+0xcb8>)
    c654:	4798      	blx	r3
    c656:	1c02      	adds	r2, r0, #0
    c658:	4b55      	ldr	r3, [pc, #340]	; (c7b0 <process_recieved_packet+0xd08>)
    c65a:	4956      	ldr	r1, [pc, #344]	; (c7b4 <process_recieved_packet+0xd0c>)
    c65c:	1c10      	adds	r0, r2, #0
    c65e:	4798      	blx	r3
    c660:	1c03      	adds	r3, r0, #0
    c662:	1c1a      	adds	r2, r3, #0
    c664:	4b3f      	ldr	r3, [pc, #252]	; (c764 <process_recieved_packet+0xcbc>)
    c666:	1c10      	adds	r0, r2, #0
    c668:	4798      	blx	r3
    c66a:	0002      	movs	r2, r0
    c66c:	4b3e      	ldr	r3, [pc, #248]	; (c768 <process_recieved_packet+0xcc0>)
    c66e:	645a      	str	r2, [r3, #68]	; 0x44
				mcconf_limits.max_duty = (buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_DUTY_MAX)*100);
    c670:	4b51      	ldr	r3, [pc, #324]	; (c7b8 <process_recieved_packet+0xd10>)
    c672:	781b      	ldrb	r3, [r3, #0]
    c674:	b25a      	sxtb	r2, r3
    c676:	4b39      	ldr	r3, [pc, #228]	; (c75c <process_recieved_packet+0xcb4>)
    c678:	0011      	movs	r1, r2
    c67a:	0018      	movs	r0, r3
    c67c:	4b38      	ldr	r3, [pc, #224]	; (c760 <process_recieved_packet+0xcb8>)
    c67e:	4798      	blx	r3
    c680:	1c02      	adds	r2, r0, #0
    c682:	4b4b      	ldr	r3, [pc, #300]	; (c7b0 <process_recieved_packet+0xd08>)
    c684:	494b      	ldr	r1, [pc, #300]	; (c7b4 <process_recieved_packet+0xd0c>)
    c686:	1c10      	adds	r0, r2, #0
    c688:	4798      	blx	r3
    c68a:	1c03      	adds	r3, r0, #0
    c68c:	1c1a      	adds	r2, r3, #0
    c68e:	4b35      	ldr	r3, [pc, #212]	; (c764 <process_recieved_packet+0xcbc>)
    c690:	1c10      	adds	r0, r2, #0
    c692:	4798      	blx	r3
    c694:	0002      	movs	r2, r0
    c696:	4b34      	ldr	r3, [pc, #208]	; (c768 <process_recieved_packet+0xcc0>)
    c698:	649a      	str	r2, [r3, #72]	; 0x48
			GET_LIMITS = 0;
    c69a:	4b48      	ldr	r3, [pc, #288]	; (c7bc <process_recieved_packet+0xd14>)
    c69c:	2200      	movs	r2, #0
    c69e:	701a      	strb	r2, [r3, #0]
			SEND_LIMITS = 1;
    c6a0:	4b47      	ldr	r3, [pc, #284]	; (c7c0 <process_recieved_packet+0xd18>)
    c6a2:	2201      	movs	r2, #1
    c6a4:	701a      	strb	r2, [r3, #0]
}
    c6a6:	e16a      	b.n	c97e <process_recieved_packet+0xed6>
		} else if(packet_id == COMM_GET_DECODED_PPM){
    c6a8:	4b46      	ldr	r3, [pc, #280]	; (c7c4 <process_recieved_packet+0xd1c>)
    c6aa:	781b      	ldrb	r3, [r3, #0]
    c6ac:	1dfa      	adds	r2, r7, #7
    c6ae:	7812      	ldrb	r2, [r2, #0]
    c6b0:	429a      	cmp	r2, r3
    c6b2:	d110      	bne.n	c6d6 <process_recieved_packet+0xc2e>
			latest_vesc_vals.pwm_val = (int32_t)(((vesc_revieve_packet.payload[1]&0x00FF)<<24)|((vesc_revieve_packet.payload[2]&0x00FF)<<16)|((vesc_revieve_packet.payload[3]&0x00FF)<<8)|(vesc_revieve_packet.payload[4]&0x00FF));
    c6b4:	4b44      	ldr	r3, [pc, #272]	; (c7c8 <process_recieved_packet+0xd20>)
    c6b6:	791b      	ldrb	r3, [r3, #4]
    c6b8:	061a      	lsls	r2, r3, #24
    c6ba:	4b43      	ldr	r3, [pc, #268]	; (c7c8 <process_recieved_packet+0xd20>)
    c6bc:	795b      	ldrb	r3, [r3, #5]
    c6be:	041b      	lsls	r3, r3, #16
    c6c0:	431a      	orrs	r2, r3
    c6c2:	4b41      	ldr	r3, [pc, #260]	; (c7c8 <process_recieved_packet+0xd20>)
    c6c4:	799b      	ldrb	r3, [r3, #6]
    c6c6:	021b      	lsls	r3, r3, #8
    c6c8:	4313      	orrs	r3, r2
    c6ca:	4a3f      	ldr	r2, [pc, #252]	; (c7c8 <process_recieved_packet+0xd20>)
    c6cc:	79d2      	ldrb	r2, [r2, #7]
    c6ce:	431a      	orrs	r2, r3
    c6d0:	4b3e      	ldr	r3, [pc, #248]	; (c7cc <process_recieved_packet+0xd24>)
    c6d2:	631a      	str	r2, [r3, #48]	; 0x30
}
    c6d4:	e153      	b.n	c97e <process_recieved_packet+0xed6>
		} else if(packet_id == COMM_GET_DECODED_CHUK){
    c6d6:	4b3e      	ldr	r3, [pc, #248]	; (c7d0 <process_recieved_packet+0xd28>)
    c6d8:	781b      	ldrb	r3, [r3, #0]
    c6da:	1dfa      	adds	r2, r7, #7
    c6dc:	7812      	ldrb	r2, [r2, #0]
    c6de:	429a      	cmp	r2, r3
    c6e0:	d17a      	bne.n	c7d8 <process_recieved_packet+0xd30>
			rec_chuck_struct.js_x = vesc_revieve_packet.payload[1];
    c6e2:	4b39      	ldr	r3, [pc, #228]	; (c7c8 <process_recieved_packet+0xd20>)
    c6e4:	791b      	ldrb	r3, [r3, #4]
    c6e6:	b25a      	sxtb	r2, r3
    c6e8:	4b3a      	ldr	r3, [pc, #232]	; (c7d4 <process_recieved_packet+0xd2c>)
    c6ea:	701a      	strb	r2, [r3, #0]
			rec_chuck_struct.js_y = vesc_revieve_packet.payload[2];
    c6ec:	4b36      	ldr	r3, [pc, #216]	; (c7c8 <process_recieved_packet+0xd20>)
    c6ee:	795b      	ldrb	r3, [r3, #5]
    c6f0:	b25a      	sxtb	r2, r3
    c6f2:	4b38      	ldr	r3, [pc, #224]	; (c7d4 <process_recieved_packet+0xd2c>)
    c6f4:	705a      	strb	r2, [r3, #1]
			rec_chuck_struct.bt_c = vesc_revieve_packet.payload[3];
    c6f6:	4b34      	ldr	r3, [pc, #208]	; (c7c8 <process_recieved_packet+0xd20>)
    c6f8:	799b      	ldrb	r3, [r3, #6]
    c6fa:	1e5a      	subs	r2, r3, #1
    c6fc:	4193      	sbcs	r3, r2
    c6fe:	b2da      	uxtb	r2, r3
    c700:	4b34      	ldr	r3, [pc, #208]	; (c7d4 <process_recieved_packet+0xd2c>)
    c702:	721a      	strb	r2, [r3, #8]
			rec_chuck_struct.bt_z = vesc_revieve_packet.payload[4];
    c704:	4b30      	ldr	r3, [pc, #192]	; (c7c8 <process_recieved_packet+0xd20>)
    c706:	79db      	ldrb	r3, [r3, #7]
    c708:	1e5a      	subs	r2, r3, #1
    c70a:	4193      	sbcs	r3, r2
    c70c:	b2da      	uxtb	r2, r3
    c70e:	4b31      	ldr	r3, [pc, #196]	; (c7d4 <process_recieved_packet+0xd2c>)
    c710:	725a      	strb	r2, [r3, #9]
			rec_chuck_struct.acc_x = (int16_t)(((vesc_revieve_packet.payload[5] & 0x00FF) << 8)|(vesc_revieve_packet.payload[6] & 0x00FF));
    c712:	4b2d      	ldr	r3, [pc, #180]	; (c7c8 <process_recieved_packet+0xd20>)
    c714:	7a1b      	ldrb	r3, [r3, #8]
    c716:	021b      	lsls	r3, r3, #8
    c718:	b21a      	sxth	r2, r3
    c71a:	4b2b      	ldr	r3, [pc, #172]	; (c7c8 <process_recieved_packet+0xd20>)
    c71c:	7a5b      	ldrb	r3, [r3, #9]
    c71e:	b21b      	sxth	r3, r3
    c720:	4313      	orrs	r3, r2
    c722:	b21a      	sxth	r2, r3
    c724:	4b2b      	ldr	r3, [pc, #172]	; (c7d4 <process_recieved_packet+0xd2c>)
    c726:	805a      	strh	r2, [r3, #2]
			rec_chuck_struct.acc_y = (int16_t)(((vesc_revieve_packet.payload[7] & 0x00FF) << 8)|(vesc_revieve_packet.payload[8] & 0x00FF));
    c728:	4b27      	ldr	r3, [pc, #156]	; (c7c8 <process_recieved_packet+0xd20>)
    c72a:	7a9b      	ldrb	r3, [r3, #10]
    c72c:	021b      	lsls	r3, r3, #8
    c72e:	b21a      	sxth	r2, r3
    c730:	4b25      	ldr	r3, [pc, #148]	; (c7c8 <process_recieved_packet+0xd20>)
    c732:	7adb      	ldrb	r3, [r3, #11]
    c734:	b21b      	sxth	r3, r3
    c736:	4313      	orrs	r3, r2
    c738:	b21a      	sxth	r2, r3
    c73a:	4b26      	ldr	r3, [pc, #152]	; (c7d4 <process_recieved_packet+0xd2c>)
    c73c:	809a      	strh	r2, [r3, #4]
			rec_chuck_struct.acc_z = (int16_t)(((vesc_revieve_packet.payload[9] & 0x00FF) << 8)|(vesc_revieve_packet.payload[10] & 0x00FF));
    c73e:	4b22      	ldr	r3, [pc, #136]	; (c7c8 <process_recieved_packet+0xd20>)
    c740:	7b1b      	ldrb	r3, [r3, #12]
    c742:	021b      	lsls	r3, r3, #8
    c744:	b21a      	sxth	r2, r3
    c746:	4b20      	ldr	r3, [pc, #128]	; (c7c8 <process_recieved_packet+0xd20>)
    c748:	7b5b      	ldrb	r3, [r3, #13]
    c74a:	b21b      	sxth	r3, r3
    c74c:	4313      	orrs	r3, r2
    c74e:	b21a      	sxth	r2, r3
    c750:	4b20      	ldr	r3, [pc, #128]	; (c7d4 <process_recieved_packet+0xd2c>)
    c752:	80da      	strh	r2, [r3, #6]
}
    c754:	e113      	b.n	c97e <process_recieved_packet+0xed6>
    c756:	46c0      	nop			; (mov r8, r8)
    c758:	2000034f 	.word	0x2000034f
    c75c:	20000ccb 	.word	0x20000ccb
    c760:	0000c999 	.word	0x0000c999
    c764:	000153c5 	.word	0x000153c5
    c768:	20000fb8 	.word	0x20000fb8
    c76c:	20000350 	.word	0x20000350
    c770:	20000351 	.word	0x20000351
    c774:	20000352 	.word	0x20000352
    c778:	20000353 	.word	0x20000353
    c77c:	20000354 	.word	0x20000354
    c780:	20000355 	.word	0x20000355
    c784:	20000356 	.word	0x20000356
    c788:	20000357 	.word	0x20000357
    c78c:	20000358 	.word	0x20000358
    c790:	20000359 	.word	0x20000359
    c794:	2000035a 	.word	0x2000035a
    c798:	2000035b 	.word	0x2000035b
    c79c:	2000035c 	.word	0x2000035c
    c7a0:	2000035d 	.word	0x2000035d
    c7a4:	2000035e 	.word	0x2000035e
    c7a8:	2000035f 	.word	0x2000035f
    c7ac:	20000360 	.word	0x20000360
    c7b0:	00014e4d 	.word	0x00014e4d
    c7b4:	42c80000 	.word	0x42c80000
    c7b8:	20000361 	.word	0x20000361
    c7bc:	20000019 	.word	0x20000019
    c7c0:	2000030e 	.word	0x2000030e
    c7c4:	2000033e 	.word	0x2000033e
    c7c8:	20000cc8 	.word	0x20000cc8
    c7cc:	20000940 	.word	0x20000940
    c7d0:	2000033f 	.word	0x2000033f
    c7d4:	20001038 	.word	0x20001038
		} else if(packet_id == COMM_GET_VALUES_SELECTIVE){ // Only available in latest Official FW
    c7d8:	4b6b      	ldr	r3, [pc, #428]	; (c988 <process_recieved_packet+0xee0>)
    c7da:	781b      	ldrb	r3, [r3, #0]
    c7dc:	1dfa      	adds	r2, r7, #7
    c7de:	7812      	ldrb	r2, [r2, #0]
    c7e0:	429a      	cmp	r2, r3
    c7e2:	d000      	beq.n	c7e6 <process_recieved_packet+0xd3e>
    c7e4:	e0cb      	b.n	c97e <process_recieved_packet+0xed6>
			latest_vesc_vals.temp_fet_filtered = (vesc_revieve_packet.payload[5] << 8) | vesc_revieve_packet.payload[6];
    c7e6:	4b69      	ldr	r3, [pc, #420]	; (c98c <process_recieved_packet+0xee4>)
    c7e8:	7a1b      	ldrb	r3, [r3, #8]
    c7ea:	021b      	lsls	r3, r3, #8
    c7ec:	b21a      	sxth	r2, r3
    c7ee:	4b67      	ldr	r3, [pc, #412]	; (c98c <process_recieved_packet+0xee4>)
    c7f0:	7a5b      	ldrb	r3, [r3, #9]
    c7f2:	b21b      	sxth	r3, r3
    c7f4:	4313      	orrs	r3, r2
    c7f6:	b21a      	sxth	r2, r3
    c7f8:	4b65      	ldr	r3, [pc, #404]	; (c990 <process_recieved_packet+0xee8>)
    c7fa:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.avg_motor_current = (vesc_revieve_packet.payload[7] << 24) | (vesc_revieve_packet.payload[8] << 16) | (vesc_revieve_packet.payload[9] << 8) | vesc_revieve_packet.payload[10];
    c7fc:	4b63      	ldr	r3, [pc, #396]	; (c98c <process_recieved_packet+0xee4>)
    c7fe:	7a9b      	ldrb	r3, [r3, #10]
    c800:	061a      	lsls	r2, r3, #24
    c802:	4b62      	ldr	r3, [pc, #392]	; (c98c <process_recieved_packet+0xee4>)
    c804:	7adb      	ldrb	r3, [r3, #11]
    c806:	041b      	lsls	r3, r3, #16
    c808:	431a      	orrs	r2, r3
    c80a:	4b60      	ldr	r3, [pc, #384]	; (c98c <process_recieved_packet+0xee4>)
    c80c:	7b1b      	ldrb	r3, [r3, #12]
    c80e:	021b      	lsls	r3, r3, #8
    c810:	4313      	orrs	r3, r2
    c812:	4a5e      	ldr	r2, [pc, #376]	; (c98c <process_recieved_packet+0xee4>)
    c814:	7b52      	ldrb	r2, [r2, #13]
    c816:	431a      	orrs	r2, r3
    c818:	4b5d      	ldr	r3, [pc, #372]	; (c990 <process_recieved_packet+0xee8>)
    c81a:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.avg_input_current = (vesc_revieve_packet.payload[11] << 24) | (vesc_revieve_packet.payload[12] << 16) | (vesc_revieve_packet.payload[13] << 8) | vesc_revieve_packet.payload[14];
    c81c:	4b5b      	ldr	r3, [pc, #364]	; (c98c <process_recieved_packet+0xee4>)
    c81e:	7b9b      	ldrb	r3, [r3, #14]
    c820:	061a      	lsls	r2, r3, #24
    c822:	4b5a      	ldr	r3, [pc, #360]	; (c98c <process_recieved_packet+0xee4>)
    c824:	7bdb      	ldrb	r3, [r3, #15]
    c826:	041b      	lsls	r3, r3, #16
    c828:	431a      	orrs	r2, r3
    c82a:	4b58      	ldr	r3, [pc, #352]	; (c98c <process_recieved_packet+0xee4>)
    c82c:	7c1b      	ldrb	r3, [r3, #16]
    c82e:	021b      	lsls	r3, r3, #8
    c830:	4313      	orrs	r3, r2
    c832:	4a56      	ldr	r2, [pc, #344]	; (c98c <process_recieved_packet+0xee4>)
    c834:	7c52      	ldrb	r2, [r2, #17]
    c836:	431a      	orrs	r2, r3
    c838:	4b55      	ldr	r3, [pc, #340]	; (c990 <process_recieved_packet+0xee8>)
    c83a:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.duty_cycle = (vesc_revieve_packet.payload[15] << 8) | vesc_revieve_packet.payload[16];
    c83c:	4b53      	ldr	r3, [pc, #332]	; (c98c <process_recieved_packet+0xee4>)
    c83e:	7c9b      	ldrb	r3, [r3, #18]
    c840:	021b      	lsls	r3, r3, #8
    c842:	b21a      	sxth	r2, r3
    c844:	4b51      	ldr	r3, [pc, #324]	; (c98c <process_recieved_packet+0xee4>)
    c846:	7cdb      	ldrb	r3, [r3, #19]
    c848:	b21b      	sxth	r3, r3
    c84a:	4313      	orrs	r3, r2
    c84c:	b21a      	sxth	r2, r3
    c84e:	4b50      	ldr	r3, [pc, #320]	; (c990 <process_recieved_packet+0xee8>)
    c850:	819a      	strh	r2, [r3, #12]
			latest_vesc_vals.rpm = (vesc_revieve_packet.payload[17] << 24) | (vesc_revieve_packet.payload[18] << 16) | (vesc_revieve_packet.payload[19] << 8) | vesc_revieve_packet.payload[20];
    c852:	4b4e      	ldr	r3, [pc, #312]	; (c98c <process_recieved_packet+0xee4>)
    c854:	7d1b      	ldrb	r3, [r3, #20]
    c856:	061a      	lsls	r2, r3, #24
    c858:	4b4c      	ldr	r3, [pc, #304]	; (c98c <process_recieved_packet+0xee4>)
    c85a:	7d5b      	ldrb	r3, [r3, #21]
    c85c:	041b      	lsls	r3, r3, #16
    c85e:	431a      	orrs	r2, r3
    c860:	4b4a      	ldr	r3, [pc, #296]	; (c98c <process_recieved_packet+0xee4>)
    c862:	7d9b      	ldrb	r3, [r3, #22]
    c864:	021b      	lsls	r3, r3, #8
    c866:	4313      	orrs	r3, r2
    c868:	4a48      	ldr	r2, [pc, #288]	; (c98c <process_recieved_packet+0xee4>)
    c86a:	7dd2      	ldrb	r2, [r2, #23]
    c86c:	431a      	orrs	r2, r3
    c86e:	4b48      	ldr	r3, [pc, #288]	; (c990 <process_recieved_packet+0xee8>)
    c870:	611a      	str	r2, [r3, #16]
			latest_vesc_vals.INPUT_VOLTAGE = (vesc_revieve_packet.payload[21] << 8) | vesc_revieve_packet.payload[22];
    c872:	4b46      	ldr	r3, [pc, #280]	; (c98c <process_recieved_packet+0xee4>)
    c874:	7e1b      	ldrb	r3, [r3, #24]
    c876:	021b      	lsls	r3, r3, #8
    c878:	b21a      	sxth	r2, r3
    c87a:	4b44      	ldr	r3, [pc, #272]	; (c98c <process_recieved_packet+0xee4>)
    c87c:	7e5b      	ldrb	r3, [r3, #25]
    c87e:	b21b      	sxth	r3, r3
    c880:	4313      	orrs	r3, r2
    c882:	b21a      	sxth	r2, r3
    c884:	4b42      	ldr	r3, [pc, #264]	; (c990 <process_recieved_packet+0xee8>)
    c886:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.amp_hours = ((vesc_revieve_packet.payload[23] << 24) | (vesc_revieve_packet.payload[24] << 16) | (vesc_revieve_packet.payload[25] << 8) | vesc_revieve_packet.payload[26])*10;
    c888:	4b40      	ldr	r3, [pc, #256]	; (c98c <process_recieved_packet+0xee4>)
    c88a:	7e9b      	ldrb	r3, [r3, #26]
    c88c:	061a      	lsls	r2, r3, #24
    c88e:	4b3f      	ldr	r3, [pc, #252]	; (c98c <process_recieved_packet+0xee4>)
    c890:	7edb      	ldrb	r3, [r3, #27]
    c892:	041b      	lsls	r3, r3, #16
    c894:	431a      	orrs	r2, r3
    c896:	4b3d      	ldr	r3, [pc, #244]	; (c98c <process_recieved_packet+0xee4>)
    c898:	7f1b      	ldrb	r3, [r3, #28]
    c89a:	021b      	lsls	r3, r3, #8
    c89c:	4313      	orrs	r3, r2
    c89e:	4a3b      	ldr	r2, [pc, #236]	; (c98c <process_recieved_packet+0xee4>)
    c8a0:	7f52      	ldrb	r2, [r2, #29]
    c8a2:	431a      	orrs	r2, r3
    c8a4:	0013      	movs	r3, r2
    c8a6:	009b      	lsls	r3, r3, #2
    c8a8:	189b      	adds	r3, r3, r2
    c8aa:	005b      	lsls	r3, r3, #1
    c8ac:	001a      	movs	r2, r3
    c8ae:	4b38      	ldr	r3, [pc, #224]	; (c990 <process_recieved_packet+0xee8>)
    c8b0:	619a      	str	r2, [r3, #24]
			latest_vesc_vals.amp_hours_charged = ((vesc_revieve_packet.payload[27] << 24) | (vesc_revieve_packet.payload[28] << 16) | (vesc_revieve_packet.payload[29] << 8) | vesc_revieve_packet.payload[30])*10;
    c8b2:	4b36      	ldr	r3, [pc, #216]	; (c98c <process_recieved_packet+0xee4>)
    c8b4:	7f9b      	ldrb	r3, [r3, #30]
    c8b6:	061a      	lsls	r2, r3, #24
    c8b8:	4b34      	ldr	r3, [pc, #208]	; (c98c <process_recieved_packet+0xee4>)
    c8ba:	7fdb      	ldrb	r3, [r3, #31]
    c8bc:	041b      	lsls	r3, r3, #16
    c8be:	431a      	orrs	r2, r3
    c8c0:	4b32      	ldr	r3, [pc, #200]	; (c98c <process_recieved_packet+0xee4>)
    c8c2:	2120      	movs	r1, #32
    c8c4:	5c5b      	ldrb	r3, [r3, r1]
    c8c6:	021b      	lsls	r3, r3, #8
    c8c8:	4313      	orrs	r3, r2
    c8ca:	4a30      	ldr	r2, [pc, #192]	; (c98c <process_recieved_packet+0xee4>)
    c8cc:	2121      	movs	r1, #33	; 0x21
    c8ce:	5c52      	ldrb	r2, [r2, r1]
    c8d0:	431a      	orrs	r2, r3
    c8d2:	0013      	movs	r3, r2
    c8d4:	009b      	lsls	r3, r3, #2
    c8d6:	189b      	adds	r3, r3, r2
    c8d8:	005b      	lsls	r3, r3, #1
    c8da:	001a      	movs	r2, r3
    c8dc:	4b2c      	ldr	r3, [pc, #176]	; (c990 <process_recieved_packet+0xee8>)
    c8de:	61da      	str	r2, [r3, #28]
			latest_vesc_vals.watt_hours = ((vesc_revieve_packet.payload[31] << 24) | (vesc_revieve_packet.payload[32] << 16) | (vesc_revieve_packet.payload[33] << 8) | vesc_revieve_packet.payload[34])/100;
    c8e0:	4b2a      	ldr	r3, [pc, #168]	; (c98c <process_recieved_packet+0xee4>)
    c8e2:	2222      	movs	r2, #34	; 0x22
    c8e4:	5c9b      	ldrb	r3, [r3, r2]
    c8e6:	061a      	lsls	r2, r3, #24
    c8e8:	4b28      	ldr	r3, [pc, #160]	; (c98c <process_recieved_packet+0xee4>)
    c8ea:	2123      	movs	r1, #35	; 0x23
    c8ec:	5c5b      	ldrb	r3, [r3, r1]
    c8ee:	041b      	lsls	r3, r3, #16
    c8f0:	431a      	orrs	r2, r3
    c8f2:	4b26      	ldr	r3, [pc, #152]	; (c98c <process_recieved_packet+0xee4>)
    c8f4:	2124      	movs	r1, #36	; 0x24
    c8f6:	5c5b      	ldrb	r3, [r3, r1]
    c8f8:	021b      	lsls	r3, r3, #8
    c8fa:	4313      	orrs	r3, r2
    c8fc:	4a23      	ldr	r2, [pc, #140]	; (c98c <process_recieved_packet+0xee4>)
    c8fe:	2125      	movs	r1, #37	; 0x25
    c900:	5c52      	ldrb	r2, [r2, r1]
    c902:	431a      	orrs	r2, r3
    c904:	4b23      	ldr	r3, [pc, #140]	; (c994 <process_recieved_packet+0xeec>)
    c906:	2164      	movs	r1, #100	; 0x64
    c908:	0010      	movs	r0, r2
    c90a:	4798      	blx	r3
    c90c:	0003      	movs	r3, r0
    c90e:	001a      	movs	r2, r3
    c910:	4b1f      	ldr	r3, [pc, #124]	; (c990 <process_recieved_packet+0xee8>)
    c912:	621a      	str	r2, [r3, #32]
			latest_vesc_vals.watt_hours_charged = ((vesc_revieve_packet.payload[35] << 24) | (vesc_revieve_packet.payload[36] << 16) | (vesc_revieve_packet.payload[37] << 8) | vesc_revieve_packet.payload[38])/100;
    c914:	4b1d      	ldr	r3, [pc, #116]	; (c98c <process_recieved_packet+0xee4>)
    c916:	2226      	movs	r2, #38	; 0x26
    c918:	5c9b      	ldrb	r3, [r3, r2]
    c91a:	061a      	lsls	r2, r3, #24
    c91c:	4b1b      	ldr	r3, [pc, #108]	; (c98c <process_recieved_packet+0xee4>)
    c91e:	2127      	movs	r1, #39	; 0x27
    c920:	5c5b      	ldrb	r3, [r3, r1]
    c922:	041b      	lsls	r3, r3, #16
    c924:	431a      	orrs	r2, r3
    c926:	4b19      	ldr	r3, [pc, #100]	; (c98c <process_recieved_packet+0xee4>)
    c928:	2128      	movs	r1, #40	; 0x28
    c92a:	5c5b      	ldrb	r3, [r3, r1]
    c92c:	021b      	lsls	r3, r3, #8
    c92e:	4313      	orrs	r3, r2
    c930:	4a16      	ldr	r2, [pc, #88]	; (c98c <process_recieved_packet+0xee4>)
    c932:	2129      	movs	r1, #41	; 0x29
    c934:	5c52      	ldrb	r2, [r2, r1]
    c936:	431a      	orrs	r2, r3
    c938:	4b16      	ldr	r3, [pc, #88]	; (c994 <process_recieved_packet+0xeec>)
    c93a:	2164      	movs	r1, #100	; 0x64
    c93c:	0010      	movs	r0, r2
    c93e:	4798      	blx	r3
    c940:	0003      	movs	r3, r0
    c942:	001a      	movs	r2, r3
    c944:	4b12      	ldr	r3, [pc, #72]	; (c990 <process_recieved_packet+0xee8>)
    c946:	625a      	str	r2, [r3, #36]	; 0x24
			latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[39] << 24) | (vesc_revieve_packet.payload[40] << 16) | (vesc_revieve_packet.payload[41] << 8) | vesc_revieve_packet.payload[42];
    c948:	4b10      	ldr	r3, [pc, #64]	; (c98c <process_recieved_packet+0xee4>)
    c94a:	222a      	movs	r2, #42	; 0x2a
    c94c:	5c9b      	ldrb	r3, [r3, r2]
    c94e:	061a      	lsls	r2, r3, #24
    c950:	4b0e      	ldr	r3, [pc, #56]	; (c98c <process_recieved_packet+0xee4>)
    c952:	212b      	movs	r1, #43	; 0x2b
    c954:	5c5b      	ldrb	r3, [r3, r1]
    c956:	041b      	lsls	r3, r3, #16
    c958:	431a      	orrs	r2, r3
    c95a:	4b0c      	ldr	r3, [pc, #48]	; (c98c <process_recieved_packet+0xee4>)
    c95c:	212c      	movs	r1, #44	; 0x2c
    c95e:	5c5b      	ldrb	r3, [r3, r1]
    c960:	021b      	lsls	r3, r3, #8
    c962:	4313      	orrs	r3, r2
    c964:	4a09      	ldr	r2, [pc, #36]	; (c98c <process_recieved_packet+0xee4>)
    c966:	212d      	movs	r1, #45	; 0x2d
    c968:	5c52      	ldrb	r2, [r2, r1]
    c96a:	431a      	orrs	r2, r3
    c96c:	4b08      	ldr	r3, [pc, #32]	; (c990 <process_recieved_packet+0xee8>)
    c96e:	629a      	str	r2, [r3, #40]	; 0x28
			latest_vesc_vals.fault = vesc_revieve_packet.payload[43];
    c970:	4b06      	ldr	r3, [pc, #24]	; (c98c <process_recieved_packet+0xee4>)
    c972:	222e      	movs	r2, #46	; 0x2e
    c974:	5c9b      	ldrb	r3, [r3, r2]
    c976:	b259      	sxtb	r1, r3
    c978:	4b05      	ldr	r3, [pc, #20]	; (c990 <process_recieved_packet+0xee8>)
    c97a:	222c      	movs	r2, #44	; 0x2c
    c97c:	5499      	strb	r1, [r3, r2]
}
    c97e:	46c0      	nop			; (mov r8, r8)
    c980:	46bd      	mov	sp, r7
    c982:	b002      	add	sp, #8
    c984:	bd80      	pop	{r7, pc}
    c986:	46c0      	nop			; (mov r8, r8)
    c988:	20000341 	.word	0x20000341
    c98c:	20000cc8 	.word	0x20000cc8
    c990:	20000940 	.word	0x20000940
    c994:	000143c1 	.word	0x000143c1

0000c998 <buffer_get_float32_auto>:

float buffer_get_float32_auto(uint8_t *buffer, int8_t index) {
    c998:	b590      	push	{r4, r7, lr}
    c99a:	b089      	sub	sp, #36	; 0x24
    c99c:	af00      	add	r7, sp, #0
    c99e:	6078      	str	r0, [r7, #4]
    c9a0:	000a      	movs	r2, r1
    c9a2:	1cfb      	adds	r3, r7, #3
    c9a4:	701a      	strb	r2, [r3, #0]
	uint32_t res = ((uint32_t) buffer[index]) << 24 | ((uint32_t) buffer[index+1]) << 16 | ((uint32_t) buffer[index+2]) << 8 | ((uint32_t) buffer[index+3]);
    c9a6:	1cfb      	adds	r3, r7, #3
    c9a8:	781b      	ldrb	r3, [r3, #0]
    c9aa:	b25b      	sxtb	r3, r3
    c9ac:	687a      	ldr	r2, [r7, #4]
    c9ae:	18d3      	adds	r3, r2, r3
    c9b0:	781b      	ldrb	r3, [r3, #0]
    c9b2:	061a      	lsls	r2, r3, #24
    c9b4:	1cfb      	adds	r3, r7, #3
    c9b6:	781b      	ldrb	r3, [r3, #0]
    c9b8:	b25b      	sxtb	r3, r3
    c9ba:	3301      	adds	r3, #1
    c9bc:	6879      	ldr	r1, [r7, #4]
    c9be:	18cb      	adds	r3, r1, r3
    c9c0:	781b      	ldrb	r3, [r3, #0]
    c9c2:	041b      	lsls	r3, r3, #16
    c9c4:	431a      	orrs	r2, r3
    c9c6:	1cfb      	adds	r3, r7, #3
    c9c8:	781b      	ldrb	r3, [r3, #0]
    c9ca:	b25b      	sxtb	r3, r3
    c9cc:	3302      	adds	r3, #2
    c9ce:	6879      	ldr	r1, [r7, #4]
    c9d0:	18cb      	adds	r3, r1, r3
    c9d2:	781b      	ldrb	r3, [r3, #0]
    c9d4:	021b      	lsls	r3, r3, #8
    c9d6:	4313      	orrs	r3, r2
    c9d8:	1cfa      	adds	r2, r7, #3
    c9da:	7812      	ldrb	r2, [r2, #0]
    c9dc:	b252      	sxtb	r2, r2
    c9de:	3203      	adds	r2, #3
    c9e0:	6879      	ldr	r1, [r7, #4]
    c9e2:	188a      	adds	r2, r1, r2
    c9e4:	7812      	ldrb	r2, [r2, #0]
    c9e6:	4313      	orrs	r3, r2
    c9e8:	617b      	str	r3, [r7, #20]

	int e = (res >> 23) & 0xFF;
    c9ea:	697b      	ldr	r3, [r7, #20]
    c9ec:	0ddb      	lsrs	r3, r3, #23
    c9ee:	001a      	movs	r2, r3
    c9f0:	23ff      	movs	r3, #255	; 0xff
    c9f2:	4013      	ands	r3, r2
    c9f4:	61fb      	str	r3, [r7, #28]
	uint32_t sig_i = res & 0x7FFFFF;
    c9f6:	697b      	ldr	r3, [r7, #20]
    c9f8:	025b      	lsls	r3, r3, #9
    c9fa:	0a5b      	lsrs	r3, r3, #9
    c9fc:	613b      	str	r3, [r7, #16]
	bool neg = res & (1U << 31);
    c9fe:	697b      	ldr	r3, [r7, #20]
    ca00:	0fdb      	lsrs	r3, r3, #31
    ca02:	07da      	lsls	r2, r3, #31
    ca04:	230f      	movs	r3, #15
    ca06:	18fb      	adds	r3, r7, r3
    ca08:	1e51      	subs	r1, r2, #1
    ca0a:	418a      	sbcs	r2, r1
    ca0c:	701a      	strb	r2, [r3, #0]

	float sig = 0.0;
    ca0e:	2300      	movs	r3, #0
    ca10:	61bb      	str	r3, [r7, #24]
	if (e != 0 || sig_i != 0) {
    ca12:	69fb      	ldr	r3, [r7, #28]
    ca14:	2b00      	cmp	r3, #0
    ca16:	d102      	bne.n	ca1e <buffer_get_float32_auto+0x86>
    ca18:	693b      	ldr	r3, [r7, #16]
    ca1a:	2b00      	cmp	r3, #0
    ca1c:	d01f      	beq.n	ca5e <buffer_get_float32_auto+0xc6>
		sig = (float)sig_i / (8388608.0 * 2.0) + 0.5;
    ca1e:	4b1a      	ldr	r3, [pc, #104]	; (ca88 <buffer_get_float32_auto+0xf0>)
    ca20:	6938      	ldr	r0, [r7, #16]
    ca22:	4798      	blx	r3
    ca24:	1c02      	adds	r2, r0, #0
    ca26:	4b19      	ldr	r3, [pc, #100]	; (ca8c <buffer_get_float32_auto+0xf4>)
    ca28:	1c10      	adds	r0, r2, #0
    ca2a:	4798      	blx	r3
    ca2c:	4c18      	ldr	r4, [pc, #96]	; (ca90 <buffer_get_float32_auto+0xf8>)
    ca2e:	2200      	movs	r2, #0
    ca30:	4b18      	ldr	r3, [pc, #96]	; (ca94 <buffer_get_float32_auto+0xfc>)
    ca32:	47a0      	blx	r4
    ca34:	0003      	movs	r3, r0
    ca36:	000c      	movs	r4, r1
    ca38:	0018      	movs	r0, r3
    ca3a:	0021      	movs	r1, r4
    ca3c:	4c16      	ldr	r4, [pc, #88]	; (ca98 <buffer_get_float32_auto+0x100>)
    ca3e:	2200      	movs	r2, #0
    ca40:	4b16      	ldr	r3, [pc, #88]	; (ca9c <buffer_get_float32_auto+0x104>)
    ca42:	47a0      	blx	r4
    ca44:	0003      	movs	r3, r0
    ca46:	000c      	movs	r4, r1
    ca48:	0019      	movs	r1, r3
    ca4a:	0022      	movs	r2, r4
    ca4c:	4b14      	ldr	r3, [pc, #80]	; (caa0 <buffer_get_float32_auto+0x108>)
    ca4e:	0008      	movs	r0, r1
    ca50:	0011      	movs	r1, r2
    ca52:	4798      	blx	r3
    ca54:	1c03      	adds	r3, r0, #0
    ca56:	61bb      	str	r3, [r7, #24]
		e -= 126;
    ca58:	69fb      	ldr	r3, [r7, #28]
    ca5a:	3b7e      	subs	r3, #126	; 0x7e
    ca5c:	61fb      	str	r3, [r7, #28]
	}

	if (neg) {
    ca5e:	230f      	movs	r3, #15
    ca60:	18fb      	adds	r3, r7, r3
    ca62:	781b      	ldrb	r3, [r3, #0]
    ca64:	2b00      	cmp	r3, #0
    ca66:	d004      	beq.n	ca72 <buffer_get_float32_auto+0xda>
		sig = -sig;
    ca68:	69bb      	ldr	r3, [r7, #24]
    ca6a:	2280      	movs	r2, #128	; 0x80
    ca6c:	0612      	lsls	r2, r2, #24
    ca6e:	4053      	eors	r3, r2
    ca70:	61bb      	str	r3, [r7, #24]
	}
	
	return ldexpf(sig, e);
    ca72:	69fa      	ldr	r2, [r7, #28]
    ca74:	69bb      	ldr	r3, [r7, #24]
    ca76:	0011      	movs	r1, r2
    ca78:	1c18      	adds	r0, r3, #0
    ca7a:	4b0a      	ldr	r3, [pc, #40]	; (caa4 <buffer_get_float32_auto+0x10c>)
    ca7c:	4798      	blx	r3
    ca7e:	1c03      	adds	r3, r0, #0
}
    ca80:	1c18      	adds	r0, r3, #0
    ca82:	46bd      	mov	sp, r7
    ca84:	b009      	add	sp, #36	; 0x24
    ca86:	bd90      	pop	{r4, r7, pc}
    ca88:	000154a5 	.word	0x000154a5
    ca8c:	00017041 	.word	0x00017041
    ca90:	00015b51 	.word	0x00015b51
    ca94:	41700000 	.word	0x41700000
    ca98:	00015531 	.word	0x00015531
    ca9c:	3fe00000 	.word	0x3fe00000
    caa0:	000170e5 	.word	0x000170e5
    caa4:	0001417d 	.word	0x0001417d

0000caa8 <vesc_get_fw_version>:


void vesc_get_fw_version(){
    caa8:	b590      	push	{r4, r7, lr}
    caaa:	4c2d      	ldr	r4, [pc, #180]	; (cb60 <vesc_get_fw_version+0xb8>)
    caac:	44a5      	add	sp, r4
    caae:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    cab0:	4b2c      	ldr	r3, [pc, #176]	; (cb64 <vesc_get_fw_version+0xbc>)
    cab2:	2282      	movs	r2, #130	; 0x82
    cab4:	0092      	lsls	r2, r2, #2
    cab6:	4694      	mov	ip, r2
    cab8:	44bc      	add	ip, r7
    caba:	4463      	add	r3, ip
    cabc:	2202      	movs	r2, #2
    cabe:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    cac0:	4b28      	ldr	r3, [pc, #160]	; (cb64 <vesc_get_fw_version+0xbc>)
    cac2:	2282      	movs	r2, #130	; 0x82
    cac4:	0092      	lsls	r2, r2, #2
    cac6:	4694      	mov	ip, r2
    cac8:	44bc      	add	ip, r7
    caca:	4463      	add	r3, ip
    cacc:	2201      	movs	r2, #1
    cace:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_FW_VERSION;
    cad0:	4b25      	ldr	r3, [pc, #148]	; (cb68 <vesc_get_fw_version+0xc0>)
    cad2:	781a      	ldrb	r2, [r3, #0]
    cad4:	4b23      	ldr	r3, [pc, #140]	; (cb64 <vesc_get_fw_version+0xbc>)
    cad6:	2182      	movs	r1, #130	; 0x82
    cad8:	0089      	lsls	r1, r1, #2
    cada:	468c      	mov	ip, r1
    cadc:	44bc      	add	ip, r7
    cade:	4463      	add	r3, ip
    cae0:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    cae2:	4b22      	ldr	r3, [pc, #136]	; (cb6c <vesc_get_fw_version+0xc4>)
    cae4:	18fc      	adds	r4, r7, r3
    cae6:	003b      	movs	r3, r7
    cae8:	3303      	adds	r3, #3
    caea:	2101      	movs	r1, #1
    caec:	0018      	movs	r0, r3
    caee:	4b20      	ldr	r3, [pc, #128]	; (cb70 <vesc_get_fw_version+0xc8>)
    caf0:	4798      	blx	r3
    caf2:	0003      	movs	r3, r0
    caf4:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    caf6:	4b1d      	ldr	r3, [pc, #116]	; (cb6c <vesc_get_fw_version+0xc4>)
    caf8:	18fb      	adds	r3, r7, r3
    cafa:	881b      	ldrh	r3, [r3, #0]
    cafc:	0a1b      	lsrs	r3, r3, #8
    cafe:	b29b      	uxth	r3, r3
    cb00:	b2d9      	uxtb	r1, r3
    cb02:	4b18      	ldr	r3, [pc, #96]	; (cb64 <vesc_get_fw_version+0xbc>)
    cb04:	2282      	movs	r2, #130	; 0x82
    cb06:	0092      	lsls	r2, r2, #2
    cb08:	4694      	mov	ip, r2
    cb0a:	44bc      	add	ip, r7
    cb0c:	4463      	add	r3, ip
    cb0e:	4a19      	ldr	r2, [pc, #100]	; (cb74 <vesc_get_fw_version+0xcc>)
    cb10:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cb12:	4b16      	ldr	r3, [pc, #88]	; (cb6c <vesc_get_fw_version+0xc4>)
    cb14:	18fb      	adds	r3, r7, r3
    cb16:	881b      	ldrh	r3, [r3, #0]
    cb18:	b2d9      	uxtb	r1, r3
    cb1a:	4b12      	ldr	r3, [pc, #72]	; (cb64 <vesc_get_fw_version+0xbc>)
    cb1c:	2282      	movs	r2, #130	; 0x82
    cb1e:	0092      	lsls	r2, r2, #2
    cb20:	18ba      	adds	r2, r7, r2
    cb22:	18d2      	adds	r2, r2, r3
    cb24:	2381      	movs	r3, #129	; 0x81
    cb26:	009b      	lsls	r3, r3, #2
    cb28:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    cb2a:	4b0e      	ldr	r3, [pc, #56]	; (cb64 <vesc_get_fw_version+0xbc>)
    cb2c:	2282      	movs	r2, #130	; 0x82
    cb2e:	0092      	lsls	r2, r2, #2
    cb30:	18ba      	adds	r2, r7, r2
    cb32:	18d4      	adds	r4, r2, r3
    cb34:	466b      	mov	r3, sp
    cb36:	0018      	movs	r0, r3
    cb38:	0021      	movs	r1, r4
    cb3a:	3110      	adds	r1, #16
    cb3c:	23fb      	movs	r3, #251	; 0xfb
    cb3e:	005b      	lsls	r3, r3, #1
    cb40:	001a      	movs	r2, r3
    cb42:	4b0d      	ldr	r3, [pc, #52]	; (cb78 <vesc_get_fw_version+0xd0>)
    cb44:	4798      	blx	r3
    cb46:	6820      	ldr	r0, [r4, #0]
    cb48:	6861      	ldr	r1, [r4, #4]
    cb4a:	68a2      	ldr	r2, [r4, #8]
    cb4c:	68e3      	ldr	r3, [r4, #12]
    cb4e:	4c0b      	ldr	r4, [pc, #44]	; (cb7c <vesc_get_fw_version+0xd4>)
    cb50:	47a0      	blx	r4
}
    cb52:	46c0      	nop			; (mov r8, r8)
    cb54:	46bd      	mov	sp, r7
    cb56:	2383      	movs	r3, #131	; 0x83
    cb58:	009b      	lsls	r3, r3, #2
    cb5a:	449d      	add	sp, r3
    cb5c:	bd90      	pop	{r4, r7, pc}
    cb5e:	46c0      	nop			; (mov r8, r8)
    cb60:	fffffbfc 	.word	0xfffffbfc
    cb64:	fffffdf8 	.word	0xfffffdf8
    cb68:	2000033a 	.word	0x2000033a
    cb6c:	00000206 	.word	0x00000206
    cb70:	0000b7f9 	.word	0x0000b7f9
    cb74:	00000203 	.word	0x00000203
    cb78:	00017289 	.word	0x00017289
    cb7c:	0000b94d 	.word	0x0000b94d

0000cb80 <vesc_get_vals>:

void vesc_get_vals(){
    cb80:	b590      	push	{r4, r7, lr}
    cb82:	4c6a      	ldr	r4, [pc, #424]	; (cd2c <vesc_get_vals+0x1ac>)
    cb84:	44a5      	add	sp, r4
    cb86:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;
	
	send_pack.start = 0x02;
    cb88:	4b69      	ldr	r3, [pc, #420]	; (cd30 <vesc_get_vals+0x1b0>)
    cb8a:	2284      	movs	r2, #132	; 0x84
    cb8c:	0092      	lsls	r2, r2, #2
    cb8e:	4694      	mov	ip, r2
    cb90:	44bc      	add	ip, r7
    cb92:	4463      	add	r3, ip
    cb94:	2202      	movs	r2, #2
    cb96:	701a      	strb	r2, [r3, #0]
	if(latest_vesc_vals.FW_VERSION_MINOR >= 48 && latest_vesc_vals.FW_VERSION_MINOR < 100){
    cb98:	4b66      	ldr	r3, [pc, #408]	; (cd34 <vesc_get_vals+0x1b4>)
    cb9a:	2235      	movs	r2, #53	; 0x35
    cb9c:	5c9b      	ldrb	r3, [r3, r2]
    cb9e:	2b2f      	cmp	r3, #47	; 0x2f
    cba0:	d972      	bls.n	cc88 <vesc_get_vals+0x108>
    cba2:	4b64      	ldr	r3, [pc, #400]	; (cd34 <vesc_get_vals+0x1b4>)
    cba4:	2235      	movs	r2, #53	; 0x35
    cba6:	5c9b      	ldrb	r3, [r3, r2]
    cba8:	2b63      	cmp	r3, #99	; 0x63
    cbaa:	d86d      	bhi.n	cc88 <vesc_get_vals+0x108>
		send_pack.len[0] = 0x05;
    cbac:	4b60      	ldr	r3, [pc, #384]	; (cd30 <vesc_get_vals+0x1b0>)
    cbae:	2284      	movs	r2, #132	; 0x84
    cbb0:	0092      	lsls	r2, r2, #2
    cbb2:	4694      	mov	ip, r2
    cbb4:	44bc      	add	ip, r7
    cbb6:	4463      	add	r3, ip
    cbb8:	2205      	movs	r2, #5
    cbba:	705a      	strb	r2, [r3, #1]
		send_pack.payload[0] = COMM_GET_VALUES_SELECTIVE;
    cbbc:	4b5e      	ldr	r3, [pc, #376]	; (cd38 <vesc_get_vals+0x1b8>)
    cbbe:	781a      	ldrb	r2, [r3, #0]
    cbc0:	4b5b      	ldr	r3, [pc, #364]	; (cd30 <vesc_get_vals+0x1b0>)
    cbc2:	2184      	movs	r1, #132	; 0x84
    cbc4:	0089      	lsls	r1, r1, #2
    cbc6:	468c      	mov	ip, r1
    cbc8:	44bc      	add	ip, r7
    cbca:	4463      	add	r3, ip
    cbcc:	70da      	strb	r2, [r3, #3]
		int32_t mask = (uint32_t)0b0001011111111001101;
    cbce:	4b5b      	ldr	r3, [pc, #364]	; (cd3c <vesc_get_vals+0x1bc>)
    cbd0:	2283      	movs	r2, #131	; 0x83
    cbd2:	0092      	lsls	r2, r2, #2
    cbd4:	18ba      	adds	r2, r7, r2
    cbd6:	6013      	str	r3, [r2, #0]
		send_pack.payload[1] = (mask>>24)&0xFF;
    cbd8:	2383      	movs	r3, #131	; 0x83
    cbda:	009b      	lsls	r3, r3, #2
    cbdc:	18fb      	adds	r3, r7, r3
    cbde:	681b      	ldr	r3, [r3, #0]
    cbe0:	0e1b      	lsrs	r3, r3, #24
    cbe2:	b2da      	uxtb	r2, r3
    cbe4:	4b52      	ldr	r3, [pc, #328]	; (cd30 <vesc_get_vals+0x1b0>)
    cbe6:	2184      	movs	r1, #132	; 0x84
    cbe8:	0089      	lsls	r1, r1, #2
    cbea:	468c      	mov	ip, r1
    cbec:	44bc      	add	ip, r7
    cbee:	4463      	add	r3, ip
    cbf0:	711a      	strb	r2, [r3, #4]
		send_pack.payload[2] = (mask>>16)&0xFF;
    cbf2:	2383      	movs	r3, #131	; 0x83
    cbf4:	009b      	lsls	r3, r3, #2
    cbf6:	18fb      	adds	r3, r7, r3
    cbf8:	681b      	ldr	r3, [r3, #0]
    cbfa:	141b      	asrs	r3, r3, #16
    cbfc:	b2da      	uxtb	r2, r3
    cbfe:	4b4c      	ldr	r3, [pc, #304]	; (cd30 <vesc_get_vals+0x1b0>)
    cc00:	2184      	movs	r1, #132	; 0x84
    cc02:	0089      	lsls	r1, r1, #2
    cc04:	468c      	mov	ip, r1
    cc06:	44bc      	add	ip, r7
    cc08:	4463      	add	r3, ip
    cc0a:	715a      	strb	r2, [r3, #5]
		send_pack.payload[3] = (mask>>8)&0xFF;
    cc0c:	2383      	movs	r3, #131	; 0x83
    cc0e:	009b      	lsls	r3, r3, #2
    cc10:	18fb      	adds	r3, r7, r3
    cc12:	681b      	ldr	r3, [r3, #0]
    cc14:	121b      	asrs	r3, r3, #8
    cc16:	b2da      	uxtb	r2, r3
    cc18:	4b45      	ldr	r3, [pc, #276]	; (cd30 <vesc_get_vals+0x1b0>)
    cc1a:	2184      	movs	r1, #132	; 0x84
    cc1c:	0089      	lsls	r1, r1, #2
    cc1e:	468c      	mov	ip, r1
    cc20:	44bc      	add	ip, r7
    cc22:	4463      	add	r3, ip
    cc24:	719a      	strb	r2, [r3, #6]
		send_pack.payload[4] = (mask&0xFF);
    cc26:	2383      	movs	r3, #131	; 0x83
    cc28:	009b      	lsls	r3, r3, #2
    cc2a:	18fb      	adds	r3, r7, r3
    cc2c:	681b      	ldr	r3, [r3, #0]
    cc2e:	b2da      	uxtb	r2, r3
    cc30:	4b3f      	ldr	r3, [pc, #252]	; (cd30 <vesc_get_vals+0x1b0>)
    cc32:	2184      	movs	r1, #132	; 0x84
    cc34:	0089      	lsls	r1, r1, #2
    cc36:	468c      	mov	ip, r1
    cc38:	44bc      	add	ip, r7
    cc3a:	4463      	add	r3, ip
    cc3c:	71da      	strb	r2, [r3, #7]
		uint16_t crc = crc16(send_pack.payload, 5);
    cc3e:	4b40      	ldr	r3, [pc, #256]	; (cd40 <vesc_get_vals+0x1c0>)
    cc40:	18fc      	adds	r4, r7, r3
    cc42:	003b      	movs	r3, r7
    cc44:	3303      	adds	r3, #3
    cc46:	2105      	movs	r1, #5
    cc48:	0018      	movs	r0, r3
    cc4a:	4b3e      	ldr	r3, [pc, #248]	; (cd44 <vesc_get_vals+0x1c4>)
    cc4c:	4798      	blx	r3
    cc4e:	0003      	movs	r3, r0
    cc50:	8023      	strh	r3, [r4, #0]
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    cc52:	4b3b      	ldr	r3, [pc, #236]	; (cd40 <vesc_get_vals+0x1c0>)
    cc54:	18fb      	adds	r3, r7, r3
    cc56:	881b      	ldrh	r3, [r3, #0]
    cc58:	0a1b      	lsrs	r3, r3, #8
    cc5a:	b29b      	uxth	r3, r3
    cc5c:	b2d9      	uxtb	r1, r3
    cc5e:	4b34      	ldr	r3, [pc, #208]	; (cd30 <vesc_get_vals+0x1b0>)
    cc60:	2284      	movs	r2, #132	; 0x84
    cc62:	0092      	lsls	r2, r2, #2
    cc64:	4694      	mov	ip, r2
    cc66:	44bc      	add	ip, r7
    cc68:	4463      	add	r3, ip
    cc6a:	4a37      	ldr	r2, [pc, #220]	; (cd48 <vesc_get_vals+0x1c8>)
    cc6c:	5499      	strb	r1, [r3, r2]
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cc6e:	4b34      	ldr	r3, [pc, #208]	; (cd40 <vesc_get_vals+0x1c0>)
    cc70:	18fb      	adds	r3, r7, r3
    cc72:	881b      	ldrh	r3, [r3, #0]
    cc74:	b2d9      	uxtb	r1, r3
    cc76:	4b2e      	ldr	r3, [pc, #184]	; (cd30 <vesc_get_vals+0x1b0>)
    cc78:	2284      	movs	r2, #132	; 0x84
    cc7a:	0092      	lsls	r2, r2, #2
    cc7c:	18ba      	adds	r2, r7, r2
    cc7e:	18d2      	adds	r2, r2, r3
    cc80:	2381      	movs	r3, #129	; 0x81
    cc82:	009b      	lsls	r3, r3, #2
    cc84:	54d1      	strb	r1, [r2, r3]
	if(latest_vesc_vals.FW_VERSION_MINOR >= 48 && latest_vesc_vals.FW_VERSION_MINOR < 100){
    cc86:	e037      	b.n	ccf8 <vesc_get_vals+0x178>
	} else {
		send_pack.len[0] = 0x01;
    cc88:	4b29      	ldr	r3, [pc, #164]	; (cd30 <vesc_get_vals+0x1b0>)
    cc8a:	2284      	movs	r2, #132	; 0x84
    cc8c:	0092      	lsls	r2, r2, #2
    cc8e:	4694      	mov	ip, r2
    cc90:	44bc      	add	ip, r7
    cc92:	4463      	add	r3, ip
    cc94:	2201      	movs	r2, #1
    cc96:	705a      	strb	r2, [r3, #1]
		send_pack.payload[0] = COMM_GET_VALUES;
    cc98:	4b2c      	ldr	r3, [pc, #176]	; (cd4c <vesc_get_vals+0x1cc>)
    cc9a:	781a      	ldrb	r2, [r3, #0]
    cc9c:	4b24      	ldr	r3, [pc, #144]	; (cd30 <vesc_get_vals+0x1b0>)
    cc9e:	2184      	movs	r1, #132	; 0x84
    cca0:	0089      	lsls	r1, r1, #2
    cca2:	468c      	mov	ip, r1
    cca4:	44bc      	add	ip, r7
    cca6:	4463      	add	r3, ip
    cca8:	70da      	strb	r2, [r3, #3]
		uint16_t crc = crc16(send_pack.payload, 1);
    ccaa:	2382      	movs	r3, #130	; 0x82
    ccac:	009b      	lsls	r3, r3, #2
    ccae:	18fc      	adds	r4, r7, r3
    ccb0:	003b      	movs	r3, r7
    ccb2:	3303      	adds	r3, #3
    ccb4:	2101      	movs	r1, #1
    ccb6:	0018      	movs	r0, r3
    ccb8:	4b22      	ldr	r3, [pc, #136]	; (cd44 <vesc_get_vals+0x1c4>)
    ccba:	4798      	blx	r3
    ccbc:	0003      	movs	r3, r0
    ccbe:	8023      	strh	r3, [r4, #0]
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    ccc0:	2382      	movs	r3, #130	; 0x82
    ccc2:	009b      	lsls	r3, r3, #2
    ccc4:	18fb      	adds	r3, r7, r3
    ccc6:	881b      	ldrh	r3, [r3, #0]
    ccc8:	0a1b      	lsrs	r3, r3, #8
    ccca:	b29b      	uxth	r3, r3
    cccc:	b2d9      	uxtb	r1, r3
    ccce:	4b18      	ldr	r3, [pc, #96]	; (cd30 <vesc_get_vals+0x1b0>)
    ccd0:	2284      	movs	r2, #132	; 0x84
    ccd2:	0092      	lsls	r2, r2, #2
    ccd4:	4694      	mov	ip, r2
    ccd6:	44bc      	add	ip, r7
    ccd8:	4463      	add	r3, ip
    ccda:	4a1b      	ldr	r2, [pc, #108]	; (cd48 <vesc_get_vals+0x1c8>)
    ccdc:	5499      	strb	r1, [r3, r2]
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    ccde:	2382      	movs	r3, #130	; 0x82
    cce0:	009b      	lsls	r3, r3, #2
    cce2:	18fb      	adds	r3, r7, r3
    cce4:	881b      	ldrh	r3, [r3, #0]
    cce6:	b2d9      	uxtb	r1, r3
    cce8:	4b11      	ldr	r3, [pc, #68]	; (cd30 <vesc_get_vals+0x1b0>)
    ccea:	2284      	movs	r2, #132	; 0x84
    ccec:	0092      	lsls	r2, r2, #2
    ccee:	18ba      	adds	r2, r7, r2
    ccf0:	18d2      	adds	r2, r2, r3
    ccf2:	2381      	movs	r3, #129	; 0x81
    ccf4:	009b      	lsls	r3, r3, #2
    ccf6:	54d1      	strb	r1, [r2, r3]
	}

	send_packet(send_pack);
    ccf8:	4b0d      	ldr	r3, [pc, #52]	; (cd30 <vesc_get_vals+0x1b0>)
    ccfa:	2284      	movs	r2, #132	; 0x84
    ccfc:	0092      	lsls	r2, r2, #2
    ccfe:	18ba      	adds	r2, r7, r2
    cd00:	18d4      	adds	r4, r2, r3
    cd02:	466b      	mov	r3, sp
    cd04:	0018      	movs	r0, r3
    cd06:	0021      	movs	r1, r4
    cd08:	3110      	adds	r1, #16
    cd0a:	23fb      	movs	r3, #251	; 0xfb
    cd0c:	005b      	lsls	r3, r3, #1
    cd0e:	001a      	movs	r2, r3
    cd10:	4b0f      	ldr	r3, [pc, #60]	; (cd50 <vesc_get_vals+0x1d0>)
    cd12:	4798      	blx	r3
    cd14:	6820      	ldr	r0, [r4, #0]
    cd16:	6861      	ldr	r1, [r4, #4]
    cd18:	68a2      	ldr	r2, [r4, #8]
    cd1a:	68e3      	ldr	r3, [r4, #12]
    cd1c:	4c0d      	ldr	r4, [pc, #52]	; (cd54 <vesc_get_vals+0x1d4>)
    cd1e:	47a0      	blx	r4
}
    cd20:	46c0      	nop			; (mov r8, r8)
    cd22:	46bd      	mov	sp, r7
    cd24:	2385      	movs	r3, #133	; 0x85
    cd26:	009b      	lsls	r3, r3, #2
    cd28:	449d      	add	sp, r3
    cd2a:	bd90      	pop	{r4, r7, pc}
    cd2c:	fffffbf4 	.word	0xfffffbf4
    cd30:	fffffdf0 	.word	0xfffffdf0
    cd34:	20000940 	.word	0x20000940
    cd38:	20000341 	.word	0x20000341
    cd3c:	0000bfcd 	.word	0x0000bfcd
    cd40:	0000020a 	.word	0x0000020a
    cd44:	0000b7f9 	.word	0x0000b7f9
    cd48:	00000203 	.word	0x00000203
    cd4c:	2000033b 	.word	0x2000033b
    cd50:	00017289 	.word	0x00017289
    cd54:	0000b94d 	.word	0x0000b94d

0000cd58 <vesc_get_mcconf>:

void vesc_get_mcconf(){
    cd58:	b590      	push	{r4, r7, lr}
    cd5a:	4c2d      	ldr	r4, [pc, #180]	; (ce10 <vesc_get_mcconf+0xb8>)
    cd5c:	44a5      	add	sp, r4
    cd5e:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    cd60:	4b2c      	ldr	r3, [pc, #176]	; (ce14 <vesc_get_mcconf+0xbc>)
    cd62:	2282      	movs	r2, #130	; 0x82
    cd64:	0092      	lsls	r2, r2, #2
    cd66:	4694      	mov	ip, r2
    cd68:	44bc      	add	ip, r7
    cd6a:	4463      	add	r3, ip
    cd6c:	2202      	movs	r2, #2
    cd6e:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    cd70:	4b28      	ldr	r3, [pc, #160]	; (ce14 <vesc_get_mcconf+0xbc>)
    cd72:	2282      	movs	r2, #130	; 0x82
    cd74:	0092      	lsls	r2, r2, #2
    cd76:	4694      	mov	ip, r2
    cd78:	44bc      	add	ip, r7
    cd7a:	4463      	add	r3, ip
    cd7c:	2201      	movs	r2, #1
    cd7e:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_MCCONF;
    cd80:	4b25      	ldr	r3, [pc, #148]	; (ce18 <vesc_get_mcconf+0xc0>)
    cd82:	781a      	ldrb	r2, [r3, #0]
    cd84:	4b23      	ldr	r3, [pc, #140]	; (ce14 <vesc_get_mcconf+0xbc>)
    cd86:	2182      	movs	r1, #130	; 0x82
    cd88:	0089      	lsls	r1, r1, #2
    cd8a:	468c      	mov	ip, r1
    cd8c:	44bc      	add	ip, r7
    cd8e:	4463      	add	r3, ip
    cd90:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    cd92:	4b22      	ldr	r3, [pc, #136]	; (ce1c <vesc_get_mcconf+0xc4>)
    cd94:	18fc      	adds	r4, r7, r3
    cd96:	003b      	movs	r3, r7
    cd98:	3303      	adds	r3, #3
    cd9a:	2101      	movs	r1, #1
    cd9c:	0018      	movs	r0, r3
    cd9e:	4b20      	ldr	r3, [pc, #128]	; (ce20 <vesc_get_mcconf+0xc8>)
    cda0:	4798      	blx	r3
    cda2:	0003      	movs	r3, r0
    cda4:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    cda6:	4b1d      	ldr	r3, [pc, #116]	; (ce1c <vesc_get_mcconf+0xc4>)
    cda8:	18fb      	adds	r3, r7, r3
    cdaa:	881b      	ldrh	r3, [r3, #0]
    cdac:	0a1b      	lsrs	r3, r3, #8
    cdae:	b29b      	uxth	r3, r3
    cdb0:	b2d9      	uxtb	r1, r3
    cdb2:	4b18      	ldr	r3, [pc, #96]	; (ce14 <vesc_get_mcconf+0xbc>)
    cdb4:	2282      	movs	r2, #130	; 0x82
    cdb6:	0092      	lsls	r2, r2, #2
    cdb8:	4694      	mov	ip, r2
    cdba:	44bc      	add	ip, r7
    cdbc:	4463      	add	r3, ip
    cdbe:	4a19      	ldr	r2, [pc, #100]	; (ce24 <vesc_get_mcconf+0xcc>)
    cdc0:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cdc2:	4b16      	ldr	r3, [pc, #88]	; (ce1c <vesc_get_mcconf+0xc4>)
    cdc4:	18fb      	adds	r3, r7, r3
    cdc6:	881b      	ldrh	r3, [r3, #0]
    cdc8:	b2d9      	uxtb	r1, r3
    cdca:	4b12      	ldr	r3, [pc, #72]	; (ce14 <vesc_get_mcconf+0xbc>)
    cdcc:	2282      	movs	r2, #130	; 0x82
    cdce:	0092      	lsls	r2, r2, #2
    cdd0:	18ba      	adds	r2, r7, r2
    cdd2:	18d2      	adds	r2, r2, r3
    cdd4:	2381      	movs	r3, #129	; 0x81
    cdd6:	009b      	lsls	r3, r3, #2
    cdd8:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    cdda:	4b0e      	ldr	r3, [pc, #56]	; (ce14 <vesc_get_mcconf+0xbc>)
    cddc:	2282      	movs	r2, #130	; 0x82
    cdde:	0092      	lsls	r2, r2, #2
    cde0:	18ba      	adds	r2, r7, r2
    cde2:	18d4      	adds	r4, r2, r3
    cde4:	466b      	mov	r3, sp
    cde6:	0018      	movs	r0, r3
    cde8:	0021      	movs	r1, r4
    cdea:	3110      	adds	r1, #16
    cdec:	23fb      	movs	r3, #251	; 0xfb
    cdee:	005b      	lsls	r3, r3, #1
    cdf0:	001a      	movs	r2, r3
    cdf2:	4b0d      	ldr	r3, [pc, #52]	; (ce28 <vesc_get_mcconf+0xd0>)
    cdf4:	4798      	blx	r3
    cdf6:	6820      	ldr	r0, [r4, #0]
    cdf8:	6861      	ldr	r1, [r4, #4]
    cdfa:	68a2      	ldr	r2, [r4, #8]
    cdfc:	68e3      	ldr	r3, [r4, #12]
    cdfe:	4c0b      	ldr	r4, [pc, #44]	; (ce2c <vesc_get_mcconf+0xd4>)
    ce00:	47a0      	blx	r4
}
    ce02:	46c0      	nop			; (mov r8, r8)
    ce04:	46bd      	mov	sp, r7
    ce06:	2383      	movs	r3, #131	; 0x83
    ce08:	009b      	lsls	r3, r3, #2
    ce0a:	449d      	add	sp, r3
    ce0c:	bd90      	pop	{r4, r7, pc}
    ce0e:	46c0      	nop			; (mov r8, r8)
    ce10:	fffffbfc 	.word	0xfffffbfc
    ce14:	fffffdf8 	.word	0xfffffdf8
    ce18:	2000033c 	.word	0x2000033c
    ce1c:	00000206 	.word	0x00000206
    ce20:	0000b7f9 	.word	0x0000b7f9
    ce24:	00000203 	.word	0x00000203
    ce28:	00017289 	.word	0x00017289
    ce2c:	0000b94d 	.word	0x0000b94d

0000ce30 <vesc_get_pwm>:
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);

	send_packet(send_pack);
}

void vesc_get_pwm(){
    ce30:	b590      	push	{r4, r7, lr}
    ce32:	4c2d      	ldr	r4, [pc, #180]	; (cee8 <vesc_get_pwm+0xb8>)
    ce34:	44a5      	add	sp, r4
    ce36:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    ce38:	4b2c      	ldr	r3, [pc, #176]	; (ceec <vesc_get_pwm+0xbc>)
    ce3a:	2282      	movs	r2, #130	; 0x82
    ce3c:	0092      	lsls	r2, r2, #2
    ce3e:	4694      	mov	ip, r2
    ce40:	44bc      	add	ip, r7
    ce42:	4463      	add	r3, ip
    ce44:	2202      	movs	r2, #2
    ce46:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    ce48:	4b28      	ldr	r3, [pc, #160]	; (ceec <vesc_get_pwm+0xbc>)
    ce4a:	2282      	movs	r2, #130	; 0x82
    ce4c:	0092      	lsls	r2, r2, #2
    ce4e:	4694      	mov	ip, r2
    ce50:	44bc      	add	ip, r7
    ce52:	4463      	add	r3, ip
    ce54:	2201      	movs	r2, #1
    ce56:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_DECODED_PPM;
    ce58:	4b25      	ldr	r3, [pc, #148]	; (cef0 <vesc_get_pwm+0xc0>)
    ce5a:	781a      	ldrb	r2, [r3, #0]
    ce5c:	4b23      	ldr	r3, [pc, #140]	; (ceec <vesc_get_pwm+0xbc>)
    ce5e:	2182      	movs	r1, #130	; 0x82
    ce60:	0089      	lsls	r1, r1, #2
    ce62:	468c      	mov	ip, r1
    ce64:	44bc      	add	ip, r7
    ce66:	4463      	add	r3, ip
    ce68:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    ce6a:	4b22      	ldr	r3, [pc, #136]	; (cef4 <vesc_get_pwm+0xc4>)
    ce6c:	18fc      	adds	r4, r7, r3
    ce6e:	003b      	movs	r3, r7
    ce70:	3303      	adds	r3, #3
    ce72:	2101      	movs	r1, #1
    ce74:	0018      	movs	r0, r3
    ce76:	4b20      	ldr	r3, [pc, #128]	; (cef8 <vesc_get_pwm+0xc8>)
    ce78:	4798      	blx	r3
    ce7a:	0003      	movs	r3, r0
    ce7c:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    ce7e:	4b1d      	ldr	r3, [pc, #116]	; (cef4 <vesc_get_pwm+0xc4>)
    ce80:	18fb      	adds	r3, r7, r3
    ce82:	881b      	ldrh	r3, [r3, #0]
    ce84:	0a1b      	lsrs	r3, r3, #8
    ce86:	b29b      	uxth	r3, r3
    ce88:	b2d9      	uxtb	r1, r3
    ce8a:	4b18      	ldr	r3, [pc, #96]	; (ceec <vesc_get_pwm+0xbc>)
    ce8c:	2282      	movs	r2, #130	; 0x82
    ce8e:	0092      	lsls	r2, r2, #2
    ce90:	4694      	mov	ip, r2
    ce92:	44bc      	add	ip, r7
    ce94:	4463      	add	r3, ip
    ce96:	4a19      	ldr	r2, [pc, #100]	; (cefc <vesc_get_pwm+0xcc>)
    ce98:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    ce9a:	4b16      	ldr	r3, [pc, #88]	; (cef4 <vesc_get_pwm+0xc4>)
    ce9c:	18fb      	adds	r3, r7, r3
    ce9e:	881b      	ldrh	r3, [r3, #0]
    cea0:	b2d9      	uxtb	r1, r3
    cea2:	4b12      	ldr	r3, [pc, #72]	; (ceec <vesc_get_pwm+0xbc>)
    cea4:	2282      	movs	r2, #130	; 0x82
    cea6:	0092      	lsls	r2, r2, #2
    cea8:	18ba      	adds	r2, r7, r2
    ceaa:	18d2      	adds	r2, r2, r3
    ceac:	2381      	movs	r3, #129	; 0x81
    ceae:	009b      	lsls	r3, r3, #2
    ceb0:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    ceb2:	4b0e      	ldr	r3, [pc, #56]	; (ceec <vesc_get_pwm+0xbc>)
    ceb4:	2282      	movs	r2, #130	; 0x82
    ceb6:	0092      	lsls	r2, r2, #2
    ceb8:	18ba      	adds	r2, r7, r2
    ceba:	18d4      	adds	r4, r2, r3
    cebc:	466b      	mov	r3, sp
    cebe:	0018      	movs	r0, r3
    cec0:	0021      	movs	r1, r4
    cec2:	3110      	adds	r1, #16
    cec4:	23fb      	movs	r3, #251	; 0xfb
    cec6:	005b      	lsls	r3, r3, #1
    cec8:	001a      	movs	r2, r3
    ceca:	4b0d      	ldr	r3, [pc, #52]	; (cf00 <vesc_get_pwm+0xd0>)
    cecc:	4798      	blx	r3
    cece:	6820      	ldr	r0, [r4, #0]
    ced0:	6861      	ldr	r1, [r4, #4]
    ced2:	68a2      	ldr	r2, [r4, #8]
    ced4:	68e3      	ldr	r3, [r4, #12]
    ced6:	4c0b      	ldr	r4, [pc, #44]	; (cf04 <vesc_get_pwm+0xd4>)
    ced8:	47a0      	blx	r4
}
    ceda:	46c0      	nop			; (mov r8, r8)
    cedc:	46bd      	mov	sp, r7
    cede:	2383      	movs	r3, #131	; 0x83
    cee0:	009b      	lsls	r3, r3, #2
    cee2:	449d      	add	sp, r3
    cee4:	bd90      	pop	{r4, r7, pc}
    cee6:	46c0      	nop			; (mov r8, r8)
    cee8:	fffffbfc 	.word	0xfffffbfc
    ceec:	fffffdf8 	.word	0xfffffdf8
    cef0:	2000033e 	.word	0x2000033e
    cef4:	00000206 	.word	0x00000206
    cef8:	0000b7f9 	.word	0x0000b7f9
    cefc:	00000203 	.word	0x00000203
    cf00:	00017289 	.word	0x00017289
    cf04:	0000b94d 	.word	0x0000b94d

0000cf08 <vesc_get_chuck>:

void vesc_get_chuck(){
    cf08:	b590      	push	{r4, r7, lr}
    cf0a:	4c2d      	ldr	r4, [pc, #180]	; (cfc0 <vesc_get_chuck+0xb8>)
    cf0c:	44a5      	add	sp, r4
    cf0e:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    cf10:	4b2c      	ldr	r3, [pc, #176]	; (cfc4 <vesc_get_chuck+0xbc>)
    cf12:	2282      	movs	r2, #130	; 0x82
    cf14:	0092      	lsls	r2, r2, #2
    cf16:	4694      	mov	ip, r2
    cf18:	44bc      	add	ip, r7
    cf1a:	4463      	add	r3, ip
    cf1c:	2202      	movs	r2, #2
    cf1e:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    cf20:	4b28      	ldr	r3, [pc, #160]	; (cfc4 <vesc_get_chuck+0xbc>)
    cf22:	2282      	movs	r2, #130	; 0x82
    cf24:	0092      	lsls	r2, r2, #2
    cf26:	4694      	mov	ip, r2
    cf28:	44bc      	add	ip, r7
    cf2a:	4463      	add	r3, ip
    cf2c:	2201      	movs	r2, #1
    cf2e:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_DECODED_CHUK;
    cf30:	4b25      	ldr	r3, [pc, #148]	; (cfc8 <vesc_get_chuck+0xc0>)
    cf32:	781a      	ldrb	r2, [r3, #0]
    cf34:	4b23      	ldr	r3, [pc, #140]	; (cfc4 <vesc_get_chuck+0xbc>)
    cf36:	2182      	movs	r1, #130	; 0x82
    cf38:	0089      	lsls	r1, r1, #2
    cf3a:	468c      	mov	ip, r1
    cf3c:	44bc      	add	ip, r7
    cf3e:	4463      	add	r3, ip
    cf40:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    cf42:	4b22      	ldr	r3, [pc, #136]	; (cfcc <vesc_get_chuck+0xc4>)
    cf44:	18fc      	adds	r4, r7, r3
    cf46:	003b      	movs	r3, r7
    cf48:	3303      	adds	r3, #3
    cf4a:	2101      	movs	r1, #1
    cf4c:	0018      	movs	r0, r3
    cf4e:	4b20      	ldr	r3, [pc, #128]	; (cfd0 <vesc_get_chuck+0xc8>)
    cf50:	4798      	blx	r3
    cf52:	0003      	movs	r3, r0
    cf54:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    cf56:	4b1d      	ldr	r3, [pc, #116]	; (cfcc <vesc_get_chuck+0xc4>)
    cf58:	18fb      	adds	r3, r7, r3
    cf5a:	881b      	ldrh	r3, [r3, #0]
    cf5c:	0a1b      	lsrs	r3, r3, #8
    cf5e:	b29b      	uxth	r3, r3
    cf60:	b2d9      	uxtb	r1, r3
    cf62:	4b18      	ldr	r3, [pc, #96]	; (cfc4 <vesc_get_chuck+0xbc>)
    cf64:	2282      	movs	r2, #130	; 0x82
    cf66:	0092      	lsls	r2, r2, #2
    cf68:	4694      	mov	ip, r2
    cf6a:	44bc      	add	ip, r7
    cf6c:	4463      	add	r3, ip
    cf6e:	4a19      	ldr	r2, [pc, #100]	; (cfd4 <vesc_get_chuck+0xcc>)
    cf70:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cf72:	4b16      	ldr	r3, [pc, #88]	; (cfcc <vesc_get_chuck+0xc4>)
    cf74:	18fb      	adds	r3, r7, r3
    cf76:	881b      	ldrh	r3, [r3, #0]
    cf78:	b2d9      	uxtb	r1, r3
    cf7a:	4b12      	ldr	r3, [pc, #72]	; (cfc4 <vesc_get_chuck+0xbc>)
    cf7c:	2282      	movs	r2, #130	; 0x82
    cf7e:	0092      	lsls	r2, r2, #2
    cf80:	18ba      	adds	r2, r7, r2
    cf82:	18d2      	adds	r2, r2, r3
    cf84:	2381      	movs	r3, #129	; 0x81
    cf86:	009b      	lsls	r3, r3, #2
    cf88:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    cf8a:	4b0e      	ldr	r3, [pc, #56]	; (cfc4 <vesc_get_chuck+0xbc>)
    cf8c:	2282      	movs	r2, #130	; 0x82
    cf8e:	0092      	lsls	r2, r2, #2
    cf90:	18ba      	adds	r2, r7, r2
    cf92:	18d4      	adds	r4, r2, r3
    cf94:	466b      	mov	r3, sp
    cf96:	0018      	movs	r0, r3
    cf98:	0021      	movs	r1, r4
    cf9a:	3110      	adds	r1, #16
    cf9c:	23fb      	movs	r3, #251	; 0xfb
    cf9e:	005b      	lsls	r3, r3, #1
    cfa0:	001a      	movs	r2, r3
    cfa2:	4b0d      	ldr	r3, [pc, #52]	; (cfd8 <vesc_get_chuck+0xd0>)
    cfa4:	4798      	blx	r3
    cfa6:	6820      	ldr	r0, [r4, #0]
    cfa8:	6861      	ldr	r1, [r4, #4]
    cfaa:	68a2      	ldr	r2, [r4, #8]
    cfac:	68e3      	ldr	r3, [r4, #12]
    cfae:	4c0b      	ldr	r4, [pc, #44]	; (cfdc <vesc_get_chuck+0xd4>)
    cfb0:	47a0      	blx	r4
}
    cfb2:	46c0      	nop			; (mov r8, r8)
    cfb4:	46bd      	mov	sp, r7
    cfb6:	2383      	movs	r3, #131	; 0x83
    cfb8:	009b      	lsls	r3, r3, #2
    cfba:	449d      	add	sp, r3
    cfbc:	bd90      	pop	{r4, r7, pc}
    cfbe:	46c0      	nop			; (mov r8, r8)
    cfc0:	fffffbfc 	.word	0xfffffbfc
    cfc4:	fffffdf8 	.word	0xfffffdf8
    cfc8:	2000033f 	.word	0x2000033f
    cfcc:	00000206 	.word	0x00000206
    cfd0:	0000b7f9 	.word	0x0000b7f9
    cfd4:	00000203 	.word	0x00000203
    cfd8:	00017289 	.word	0x00017289
    cfdc:	0000b94d 	.word	0x0000b94d

0000cfe0 <vesc_read_all>:
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);

	send_packet(send_pack);
}

void vesc_read_all(){
    cfe0:	b580      	push	{r7, lr}
    cfe2:	af00      	add	r7, sp, #0
	static uint8_t read_index = 0;
	if((millis()-vesc_usart_time) > vesc_usart_timeout)
    cfe4:	4b50      	ldr	r3, [pc, #320]	; (d128 <vesc_read_all+0x148>)
    cfe6:	4798      	blx	r3
    cfe8:	0002      	movs	r2, r0
    cfea:	4b50      	ldr	r3, [pc, #320]	; (d12c <vesc_read_all+0x14c>)
    cfec:	681b      	ldr	r3, [r3, #0]
    cfee:	1ad2      	subs	r2, r2, r3
    cff0:	4b4f      	ldr	r3, [pc, #316]	; (d130 <vesc_read_all+0x150>)
    cff2:	681b      	ldr	r3, [r3, #0]
    cff4:	429a      	cmp	r2, r3
    cff6:	d902      	bls.n	cffe <vesc_read_all+0x1e>
		HOLD_FOR_REPLY = false;
    cff8:	4b4e      	ldr	r3, [pc, #312]	; (d134 <vesc_read_all+0x154>)
    cffa:	2200      	movs	r2, #0
    cffc:	701a      	strb	r2, [r3, #0]

	switch(read_index){
    cffe:	4b4e      	ldr	r3, [pc, #312]	; (d138 <vesc_read_all+0x158>)
    d000:	781b      	ldrb	r3, [r3, #0]
    d002:	2b01      	cmp	r3, #1
    d004:	d026      	beq.n	d054 <vesc_read_all+0x74>
    d006:	dc02      	bgt.n	d00e <vesc_read_all+0x2e>
    d008:	2b00      	cmp	r3, #0
    d00a:	d005      	beq.n	d018 <vesc_read_all+0x38>
    d00c:	e07d      	b.n	d10a <vesc_read_all+0x12a>
    d00e:	2b02      	cmp	r3, #2
    d010:	d03e      	beq.n	d090 <vesc_read_all+0xb0>
    d012:	2b03      	cmp	r3, #3
    d014:	d05a      	beq.n	d0cc <vesc_read_all+0xec>
    d016:	e078      	b.n	d10a <vesc_read_all+0x12a>
		case 0:
		if(!READ_VESC_PWM){
    d018:	4b48      	ldr	r3, [pc, #288]	; (d13c <vesc_read_all+0x15c>)
    d01a:	781b      	ldrb	r3, [r3, #0]
    d01c:	2201      	movs	r2, #1
    d01e:	4053      	eors	r3, r2
    d020:	b2db      	uxtb	r3, r3
    d022:	2b00      	cmp	r3, #0
    d024:	d006      	beq.n	d034 <vesc_read_all+0x54>
			read_index++;
    d026:	4b44      	ldr	r3, [pc, #272]	; (d138 <vesc_read_all+0x158>)
    d028:	781b      	ldrb	r3, [r3, #0]
    d02a:	3301      	adds	r3, #1
    d02c:	b2da      	uxtb	r2, r3
    d02e:	4b42      	ldr	r3, [pc, #264]	; (d138 <vesc_read_all+0x158>)
    d030:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index++;
			vesc_get_pwm();
		}
		break;
    d032:	e063      	b.n	d0fc <vesc_read_all+0x11c>
		} else if(!HOLD_FOR_REPLY){
    d034:	4b3f      	ldr	r3, [pc, #252]	; (d134 <vesc_read_all+0x154>)
    d036:	781b      	ldrb	r3, [r3, #0]
    d038:	2201      	movs	r2, #1
    d03a:	4053      	eors	r3, r2
    d03c:	b2db      	uxtb	r3, r3
    d03e:	2b00      	cmp	r3, #0
    d040:	d05c      	beq.n	d0fc <vesc_read_all+0x11c>
			read_index++;
    d042:	4b3d      	ldr	r3, [pc, #244]	; (d138 <vesc_read_all+0x158>)
    d044:	781b      	ldrb	r3, [r3, #0]
    d046:	3301      	adds	r3, #1
    d048:	b2da      	uxtb	r2, r3
    d04a:	4b3b      	ldr	r3, [pc, #236]	; (d138 <vesc_read_all+0x158>)
    d04c:	701a      	strb	r2, [r3, #0]
			vesc_get_pwm();
    d04e:	4b3c      	ldr	r3, [pc, #240]	; (d140 <vesc_read_all+0x160>)
    d050:	4798      	blx	r3
		break;
    d052:	e053      	b.n	d0fc <vesc_read_all+0x11c>
		case 1:
		if(!READ_VESC_FW){
    d054:	4b3b      	ldr	r3, [pc, #236]	; (d144 <vesc_read_all+0x164>)
    d056:	781b      	ldrb	r3, [r3, #0]
    d058:	2201      	movs	r2, #1
    d05a:	4053      	eors	r3, r2
    d05c:	b2db      	uxtb	r3, r3
    d05e:	2b00      	cmp	r3, #0
    d060:	d006      	beq.n	d070 <vesc_read_all+0x90>
			read_index++;
    d062:	4b35      	ldr	r3, [pc, #212]	; (d138 <vesc_read_all+0x158>)
    d064:	781b      	ldrb	r3, [r3, #0]
    d066:	3301      	adds	r3, #1
    d068:	b2da      	uxtb	r2, r3
    d06a:	4b33      	ldr	r3, [pc, #204]	; (d138 <vesc_read_all+0x158>)
    d06c:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index++;
			vesc_get_fw_version();
		}
		break;
    d06e:	e047      	b.n	d100 <vesc_read_all+0x120>
		} else if(!HOLD_FOR_REPLY){
    d070:	4b30      	ldr	r3, [pc, #192]	; (d134 <vesc_read_all+0x154>)
    d072:	781b      	ldrb	r3, [r3, #0]
    d074:	2201      	movs	r2, #1
    d076:	4053      	eors	r3, r2
    d078:	b2db      	uxtb	r3, r3
    d07a:	2b00      	cmp	r3, #0
    d07c:	d040      	beq.n	d100 <vesc_read_all+0x120>
			read_index++;
    d07e:	4b2e      	ldr	r3, [pc, #184]	; (d138 <vesc_read_all+0x158>)
    d080:	781b      	ldrb	r3, [r3, #0]
    d082:	3301      	adds	r3, #1
    d084:	b2da      	uxtb	r2, r3
    d086:	4b2c      	ldr	r3, [pc, #176]	; (d138 <vesc_read_all+0x158>)
    d088:	701a      	strb	r2, [r3, #0]
			vesc_get_fw_version();
    d08a:	4b2f      	ldr	r3, [pc, #188]	; (d148 <vesc_read_all+0x168>)
    d08c:	4798      	blx	r3
		break;
    d08e:	e037      	b.n	d100 <vesc_read_all+0x120>
		case 2:
		if(!READ_VESC_VALS){
    d090:	4b2e      	ldr	r3, [pc, #184]	; (d14c <vesc_read_all+0x16c>)
    d092:	781b      	ldrb	r3, [r3, #0]
    d094:	2201      	movs	r2, #1
    d096:	4053      	eors	r3, r2
    d098:	b2db      	uxtb	r3, r3
    d09a:	2b00      	cmp	r3, #0
    d09c:	d006      	beq.n	d0ac <vesc_read_all+0xcc>
			read_index++;
    d09e:	4b26      	ldr	r3, [pc, #152]	; (d138 <vesc_read_all+0x158>)
    d0a0:	781b      	ldrb	r3, [r3, #0]
    d0a2:	3301      	adds	r3, #1
    d0a4:	b2da      	uxtb	r2, r3
    d0a6:	4b24      	ldr	r3, [pc, #144]	; (d138 <vesc_read_all+0x158>)
    d0a8:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index++;
			vesc_get_vals();
		}
		break;
    d0aa:	e02b      	b.n	d104 <vesc_read_all+0x124>
		} else if(!HOLD_FOR_REPLY){
    d0ac:	4b21      	ldr	r3, [pc, #132]	; (d134 <vesc_read_all+0x154>)
    d0ae:	781b      	ldrb	r3, [r3, #0]
    d0b0:	2201      	movs	r2, #1
    d0b2:	4053      	eors	r3, r2
    d0b4:	b2db      	uxtb	r3, r3
    d0b6:	2b00      	cmp	r3, #0
    d0b8:	d024      	beq.n	d104 <vesc_read_all+0x124>
			read_index++;
    d0ba:	4b1f      	ldr	r3, [pc, #124]	; (d138 <vesc_read_all+0x158>)
    d0bc:	781b      	ldrb	r3, [r3, #0]
    d0be:	3301      	adds	r3, #1
    d0c0:	b2da      	uxtb	r2, r3
    d0c2:	4b1d      	ldr	r3, [pc, #116]	; (d138 <vesc_read_all+0x158>)
    d0c4:	701a      	strb	r2, [r3, #0]
			vesc_get_vals();
    d0c6:	4b22      	ldr	r3, [pc, #136]	; (d150 <vesc_read_all+0x170>)
    d0c8:	4798      	blx	r3
		break;
    d0ca:	e01b      	b.n	d104 <vesc_read_all+0x124>
		case 3:
		if(!READ_VESC_CHUCK){
    d0cc:	4b21      	ldr	r3, [pc, #132]	; (d154 <vesc_read_all+0x174>)
    d0ce:	781b      	ldrb	r3, [r3, #0]
    d0d0:	2201      	movs	r2, #1
    d0d2:	4053      	eors	r3, r2
    d0d4:	b2db      	uxtb	r3, r3
    d0d6:	2b00      	cmp	r3, #0
    d0d8:	d003      	beq.n	d0e2 <vesc_read_all+0x102>
			read_index=0;
    d0da:	4b17      	ldr	r3, [pc, #92]	; (d138 <vesc_read_all+0x158>)
    d0dc:	2200      	movs	r2, #0
    d0de:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index=0;
			vesc_get_chuck();
		}
		break;
    d0e0:	e012      	b.n	d108 <vesc_read_all+0x128>
		} else if(!HOLD_FOR_REPLY){
    d0e2:	4b14      	ldr	r3, [pc, #80]	; (d134 <vesc_read_all+0x154>)
    d0e4:	781b      	ldrb	r3, [r3, #0]
    d0e6:	2201      	movs	r2, #1
    d0e8:	4053      	eors	r3, r2
    d0ea:	b2db      	uxtb	r3, r3
    d0ec:	2b00      	cmp	r3, #0
    d0ee:	d00b      	beq.n	d108 <vesc_read_all+0x128>
			read_index=0;
    d0f0:	4b11      	ldr	r3, [pc, #68]	; (d138 <vesc_read_all+0x158>)
    d0f2:	2200      	movs	r2, #0
    d0f4:	701a      	strb	r2, [r3, #0]
			vesc_get_chuck();
    d0f6:	4b18      	ldr	r3, [pc, #96]	; (d158 <vesc_read_all+0x178>)
    d0f8:	4798      	blx	r3
		break;
    d0fa:	e005      	b.n	d108 <vesc_read_all+0x128>
		break;
    d0fc:	46c0      	nop			; (mov r8, r8)
    d0fe:	e004      	b.n	d10a <vesc_read_all+0x12a>
		break;
    d100:	46c0      	nop			; (mov r8, r8)
    d102:	e002      	b.n	d10a <vesc_read_all+0x12a>
		break;
    d104:	46c0      	nop			; (mov r8, r8)
    d106:	e000      	b.n	d10a <vesc_read_all+0x12a>
		break;
    d108:	46c0      	nop			; (mov r8, r8)
	}
	
	READ_VESC_PWM = false;
    d10a:	4b0c      	ldr	r3, [pc, #48]	; (d13c <vesc_read_all+0x15c>)
    d10c:	2200      	movs	r2, #0
    d10e:	701a      	strb	r2, [r3, #0]
	READ_VESC_FW = false;
    d110:	4b0c      	ldr	r3, [pc, #48]	; (d144 <vesc_read_all+0x164>)
    d112:	2200      	movs	r2, #0
    d114:	701a      	strb	r2, [r3, #0]
	READ_VESC_VALS = false;
    d116:	4b0d      	ldr	r3, [pc, #52]	; (d14c <vesc_read_all+0x16c>)
    d118:	2200      	movs	r2, #0
    d11a:	701a      	strb	r2, [r3, #0]
	READ_VESC_CHUCK = false;
    d11c:	4b0d      	ldr	r3, [pc, #52]	; (d154 <vesc_read_all+0x174>)
    d11e:	2200      	movs	r2, #0
    d120:	701a      	strb	r2, [r3, #0]
}
    d122:	46c0      	nop			; (mov r8, r8)
    d124:	46bd      	mov	sp, r7
    d126:	bd80      	pop	{r7, pc}
    d128:	0000b095 	.word	0x0000b095
    d12c:	20000364 	.word	0x20000364
    d130:	200000ac 	.word	0x200000ac
    d134:	20000368 	.word	0x20000368
    d138:	200003f1 	.word	0x200003f1
    d13c:	20000369 	.word	0x20000369
    d140:	0000ce31 	.word	0x0000ce31
    d144:	2000036c 	.word	0x2000036c
    d148:	0000caa9 	.word	0x0000caa9
    d14c:	2000036b 	.word	0x2000036b
    d150:	0000cb81 	.word	0x0000cb81
    d154:	2000036a 	.word	0x2000036a
    d158:	0000cf09 	.word	0x0000cf09

0000d15c <detect_vesc_firmware>:


void detect_vesc_firmware(){
    d15c:	b580      	push	{r7, lr}
    d15e:	af00      	add	r7, sp, #0
	vesc_get_fw_version();
    d160:	4bcf      	ldr	r3, [pc, #828]	; (d4a0 <detect_vesc_firmware+0x344>)
    d162:	4798      	blx	r3

	if(latest_vesc_vals.FW_VERSION_MAJOR != 0 || latest_vesc_vals.FW_VERSION_MINOR != 0)
    d164:	4bcf      	ldr	r3, [pc, #828]	; (d4a4 <detect_vesc_firmware+0x348>)
    d166:	2234      	movs	r2, #52	; 0x34
    d168:	5c9b      	ldrb	r3, [r3, r2]
    d16a:	2b00      	cmp	r3, #0
    d16c:	d105      	bne.n	d17a <detect_vesc_firmware+0x1e>
    d16e:	4bcd      	ldr	r3, [pc, #820]	; (d4a4 <detect_vesc_firmware+0x348>)
    d170:	2235      	movs	r2, #53	; 0x35
    d172:	5c9b      	ldrb	r3, [r3, r2]
    d174:	2b00      	cmp	r3, #0
    d176:	d100      	bne.n	d17a <detect_vesc_firmware+0x1e>
    d178:	e271      	b.n	d65e <detect_vesc_firmware+0x502>
	{
		ESC_FW_READ = true;
    d17a:	4bcb      	ldr	r3, [pc, #812]	; (d4a8 <detect_vesc_firmware+0x34c>)
    d17c:	2201      	movs	r2, #1
    d17e:	701a      	strb	r2, [r3, #0]

		// Define the location in which particular values can be found in COMM messages used by each FW
		if(latest_vesc_vals.FW_VERSION_MAJOR == 2 && latest_vesc_vals.FW_VERSION_MINOR <= 18){ // <= v2.18
    d180:	4bc8      	ldr	r3, [pc, #800]	; (d4a4 <detect_vesc_firmware+0x348>)
    d182:	2234      	movs	r2, #52	; 0x34
    d184:	5c9b      	ldrb	r3, [r3, r2]
    d186:	2b02      	cmp	r3, #2
    d188:	d000      	beq.n	d18c <detect_vesc_firmware+0x30>
    d18a:	e080      	b.n	d28e <detect_vesc_firmware+0x132>
    d18c:	4bc5      	ldr	r3, [pc, #788]	; (d4a4 <detect_vesc_firmware+0x348>)
    d18e:	2235      	movs	r2, #53	; 0x35
    d190:	5c9b      	ldrb	r3, [r3, r2]
    d192:	2b12      	cmp	r3, #18
    d194:	d87b      	bhi.n	d28e <detect_vesc_firmware+0x132>
			esc_fw = FW_2v18;
    d196:	4bc5      	ldr	r3, [pc, #788]	; (d4ac <detect_vesc_firmware+0x350>)
    d198:	2200      	movs	r2, #0
    d19a:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d19c:	4bc4      	ldr	r3, [pc, #784]	; (d4b0 <detect_vesc_firmware+0x354>)
    d19e:	2200      	movs	r2, #0
    d1a0:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4;
    d1a2:	4bc4      	ldr	r3, [pc, #784]	; (d4b4 <detect_vesc_firmware+0x358>)
    d1a4:	2204      	movs	r2, #4
    d1a6:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 13;
    d1a8:	4bc3      	ldr	r3, [pc, #780]	; (d4b8 <detect_vesc_firmware+0x35c>)
    d1aa:	220d      	movs	r2, #13
    d1ac:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 29;
    d1ae:	4bc3      	ldr	r3, [pc, #780]	; (d4bc <detect_vesc_firmware+0x360>)
    d1b0:	221d      	movs	r2, #29
    d1b2:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 30;
    d1b4:	4bc2      	ldr	r3, [pc, #776]	; (d4c0 <detect_vesc_firmware+0x364>)
    d1b6:	221e      	movs	r2, #30
    d1b8:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 32;
    d1ba:	4bc2      	ldr	r3, [pc, #776]	; (d4c4 <detect_vesc_firmware+0x368>)
    d1bc:	2220      	movs	r2, #32
    d1be:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 34;
    d1c0:	4bc1      	ldr	r3, [pc, #772]	; (d4c8 <detect_vesc_firmware+0x36c>)
    d1c2:	2222      	movs	r2, #34	; 0x22
    d1c4:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 255;
    d1c6:	4bc1      	ldr	r3, [pc, #772]	; (d4cc <detect_vesc_firmware+0x370>)
    d1c8:	22ff      	movs	r2, #255	; 0xff
    d1ca:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 255;
    d1cc:	4bc0      	ldr	r3, [pc, #768]	; (d4d0 <detect_vesc_firmware+0x374>)
    d1ce:	22ff      	movs	r2, #255	; 0xff
    d1d0:	701a      	strb	r2, [r3, #0]

			GET_VALUES_FET_TEMP = 1;
    d1d2:	4bc0      	ldr	r3, [pc, #768]	; (d4d4 <detect_vesc_firmware+0x378>)
    d1d4:	2201      	movs	r2, #1
    d1d6:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 15;
    d1d8:	4bbf      	ldr	r3, [pc, #764]	; (d4d8 <detect_vesc_firmware+0x37c>)
    d1da:	220f      	movs	r2, #15
    d1dc:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 19;
    d1de:	4bbf      	ldr	r3, [pc, #764]	; (d4dc <detect_vesc_firmware+0x380>)
    d1e0:	2213      	movs	r2, #19
    d1e2:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 23;
    d1e4:	4bbe      	ldr	r3, [pc, #760]	; (d4e0 <detect_vesc_firmware+0x384>)
    d1e6:	2217      	movs	r2, #23
    d1e8:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 25;
    d1ea:	4bbe      	ldr	r3, [pc, #760]	; (d4e4 <detect_vesc_firmware+0x388>)
    d1ec:	2219      	movs	r2, #25
    d1ee:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 29;
    d1f0:	4bbd      	ldr	r3, [pc, #756]	; (d4e8 <detect_vesc_firmware+0x38c>)
    d1f2:	221d      	movs	r2, #29
    d1f4:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 31;
    d1f6:	4bbd      	ldr	r3, [pc, #756]	; (d4ec <detect_vesc_firmware+0x390>)
    d1f8:	221f      	movs	r2, #31
    d1fa:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 35;
    d1fc:	4bbc      	ldr	r3, [pc, #752]	; (d4f0 <detect_vesc_firmware+0x394>)
    d1fe:	2223      	movs	r2, #35	; 0x23
    d200:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 39;
    d202:	4bbc      	ldr	r3, [pc, #752]	; (d4f4 <detect_vesc_firmware+0x398>)
    d204:	2227      	movs	r2, #39	; 0x27
    d206:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 43;
    d208:	4bbb      	ldr	r3, [pc, #748]	; (d4f8 <detect_vesc_firmware+0x39c>)
    d20a:	222b      	movs	r2, #43	; 0x2b
    d20c:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 47;
    d20e:	4bbb      	ldr	r3, [pc, #748]	; (d4fc <detect_vesc_firmware+0x3a0>)
    d210:	222f      	movs	r2, #47	; 0x2f
    d212:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 55;
    d214:	4bba      	ldr	r3, [pc, #744]	; (d500 <detect_vesc_firmware+0x3a4>)
    d216:	2237      	movs	r2, #55	; 0x37
    d218:	701a      	strb	r2, [r3, #0]

			GET_MCCONF_MTR_CURR_MAX = 5;
    d21a:	4bba      	ldr	r3, [pc, #744]	; (d504 <detect_vesc_firmware+0x3a8>)
    d21c:	2205      	movs	r2, #5
    d21e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 9;
    d220:	4bb9      	ldr	r3, [pc, #740]	; (d508 <detect_vesc_firmware+0x3ac>)
    d222:	2209      	movs	r2, #9
    d224:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 13;
    d226:	4bb9      	ldr	r3, [pc, #740]	; (d50c <detect_vesc_firmware+0x3b0>)
    d228:	220d      	movs	r2, #13
    d22a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 17;
    d22c:	4bb8      	ldr	r3, [pc, #736]	; (d510 <detect_vesc_firmware+0x3b4>)
    d22e:	2211      	movs	r2, #17
    d230:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 21;
    d232:	4bb8      	ldr	r3, [pc, #736]	; (d514 <detect_vesc_firmware+0x3b8>)
    d234:	2215      	movs	r2, #21
    d236:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 25;
    d238:	4bb7      	ldr	r3, [pc, #732]	; (d518 <detect_vesc_firmware+0x3bc>)
    d23a:	2219      	movs	r2, #25
    d23c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 29;
    d23e:	4bb7      	ldr	r3, [pc, #732]	; (d51c <detect_vesc_firmware+0x3c0>)
    d240:	221d      	movs	r2, #29
    d242:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 33;
    d244:	4bb6      	ldr	r3, [pc, #728]	; (d520 <detect_vesc_firmware+0x3c4>)
    d246:	2221      	movs	r2, #33	; 0x21
    d248:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 37;
    d24a:	4bb6      	ldr	r3, [pc, #728]	; (d524 <detect_vesc_firmware+0x3c8>)
    d24c:	2225      	movs	r2, #37	; 0x25
    d24e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 41;
    d250:	4bb5      	ldr	r3, [pc, #724]	; (d528 <detect_vesc_firmware+0x3cc>)
    d252:	2229      	movs	r2, #41	; 0x29
    d254:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 45;
    d256:	4bb5      	ldr	r3, [pc, #724]	; (d52c <detect_vesc_firmware+0x3d0>)
    d258:	222d      	movs	r2, #45	; 0x2d
    d25a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 49;
    d25c:	4bb4      	ldr	r3, [pc, #720]	; (d530 <detect_vesc_firmware+0x3d4>)
    d25e:	2231      	movs	r2, #49	; 0x31
    d260:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 53;
    d262:	4bb4      	ldr	r3, [pc, #720]	; (d534 <detect_vesc_firmware+0x3d8>)
    d264:	2235      	movs	r2, #53	; 0x35
    d266:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 59;
    d268:	4bb3      	ldr	r3, [pc, #716]	; (d538 <detect_vesc_firmware+0x3dc>)
    d26a:	223b      	movs	r2, #59	; 0x3b
    d26c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 63;
    d26e:	4bb3      	ldr	r3, [pc, #716]	; (d53c <detect_vesc_firmware+0x3e0>)
    d270:	223f      	movs	r2, #63	; 0x3f
    d272:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 67;
    d274:	4bb2      	ldr	r3, [pc, #712]	; (d540 <detect_vesc_firmware+0x3e4>)
    d276:	2243      	movs	r2, #67	; 0x43
    d278:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 71;
    d27a:	4bb2      	ldr	r3, [pc, #712]	; (d544 <detect_vesc_firmware+0x3e8>)
    d27c:	2247      	movs	r2, #71	; 0x47
    d27e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 75;
    d280:	4bb1      	ldr	r3, [pc, #708]	; (d548 <detect_vesc_firmware+0x3ec>)
    d282:	224b      	movs	r2, #75	; 0x4b
    d284:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 79;
    d286:	4bb1      	ldr	r3, [pc, #708]	; (d54c <detect_vesc_firmware+0x3f0>)
    d288:	224f      	movs	r2, #79	; 0x4f
    d28a:	701a      	strb	r2, [r3, #0]
    d28c:	e1e7      	b.n	d65e <detect_vesc_firmware+0x502>
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR < 100){ // >= 3.0
    d28e:	4b85      	ldr	r3, [pc, #532]	; (d4a4 <detect_vesc_firmware+0x348>)
    d290:	2234      	movs	r2, #52	; 0x34
    d292:	5c9b      	ldrb	r3, [r3, r2]
    d294:	2b03      	cmp	r3, #3
    d296:	d000      	beq.n	d29a <detect_vesc_firmware+0x13e>
    d298:	e080      	b.n	d39c <detect_vesc_firmware+0x240>
    d29a:	4b82      	ldr	r3, [pc, #520]	; (d4a4 <detect_vesc_firmware+0x348>)
    d29c:	2235      	movs	r2, #53	; 0x35
    d29e:	5c9b      	ldrb	r3, [r3, r2]
    d2a0:	2b63      	cmp	r3, #99	; 0x63
    d2a2:	d87b      	bhi.n	d39c <detect_vesc_firmware+0x240>
			esc_fw = FW_3v00;
    d2a4:	4b81      	ldr	r3, [pc, #516]	; (d4ac <detect_vesc_firmware+0x350>)
    d2a6:	2201      	movs	r2, #1
    d2a8:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d2aa:	4b81      	ldr	r3, [pc, #516]	; (d4b0 <detect_vesc_firmware+0x354>)
    d2ac:	2200      	movs	r2, #0
    d2ae:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4;
    d2b0:	4b80      	ldr	r3, [pc, #512]	; (d4b4 <detect_vesc_firmware+0x358>)
    d2b2:	2204      	movs	r2, #4
    d2b4:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 14;
    d2b6:	4b80      	ldr	r3, [pc, #512]	; (d4b8 <detect_vesc_firmware+0x35c>)
    d2b8:	220e      	movs	r2, #14
    d2ba:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 30;
    d2bc:	4b7f      	ldr	r3, [pc, #508]	; (d4bc <detect_vesc_firmware+0x360>)
    d2be:	221e      	movs	r2, #30
    d2c0:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 31;
    d2c2:	4b7f      	ldr	r3, [pc, #508]	; (d4c0 <detect_vesc_firmware+0x364>)
    d2c4:	221f      	movs	r2, #31
    d2c6:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 33;
    d2c8:	4b7e      	ldr	r3, [pc, #504]	; (d4c4 <detect_vesc_firmware+0x368>)
    d2ca:	2221      	movs	r2, #33	; 0x21
    d2cc:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 35;
    d2ce:	4b7e      	ldr	r3, [pc, #504]	; (d4c8 <detect_vesc_firmware+0x36c>)
    d2d0:	2223      	movs	r2, #35	; 0x23
    d2d2:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 50;
    d2d4:	4b7d      	ldr	r3, [pc, #500]	; (d4cc <detect_vesc_firmware+0x370>)
    d2d6:	2232      	movs	r2, #50	; 0x32
    d2d8:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 65;
    d2da:	4b7d      	ldr	r3, [pc, #500]	; (d4d0 <detect_vesc_firmware+0x374>)
    d2dc:	2241      	movs	r2, #65	; 0x41
    d2de:	701a      	strb	r2, [r3, #0]

			GET_VALUES_FET_TEMP = 1;
    d2e0:	4b7c      	ldr	r3, [pc, #496]	; (d4d4 <detect_vesc_firmware+0x378>)
    d2e2:	2201      	movs	r2, #1
    d2e4:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 5;
    d2e6:	4b7c      	ldr	r3, [pc, #496]	; (d4d8 <detect_vesc_firmware+0x37c>)
    d2e8:	2205      	movs	r2, #5
    d2ea:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 9;
    d2ec:	4b7b      	ldr	r3, [pc, #492]	; (d4dc <detect_vesc_firmware+0x380>)
    d2ee:	2209      	movs	r2, #9
    d2f0:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 21;
    d2f2:	4b7b      	ldr	r3, [pc, #492]	; (d4e0 <detect_vesc_firmware+0x384>)
    d2f4:	2215      	movs	r2, #21
    d2f6:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 23;
    d2f8:	4b7a      	ldr	r3, [pc, #488]	; (d4e4 <detect_vesc_firmware+0x388>)
    d2fa:	2217      	movs	r2, #23
    d2fc:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 27;
    d2fe:	4b7a      	ldr	r3, [pc, #488]	; (d4e8 <detect_vesc_firmware+0x38c>)
    d300:	221b      	movs	r2, #27
    d302:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 29;
    d304:	4b79      	ldr	r3, [pc, #484]	; (d4ec <detect_vesc_firmware+0x390>)
    d306:	221d      	movs	r2, #29
    d308:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 33;
    d30a:	4b79      	ldr	r3, [pc, #484]	; (d4f0 <detect_vesc_firmware+0x394>)
    d30c:	2221      	movs	r2, #33	; 0x21
    d30e:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 37;
    d310:	4b78      	ldr	r3, [pc, #480]	; (d4f4 <detect_vesc_firmware+0x398>)
    d312:	2225      	movs	r2, #37	; 0x25
    d314:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 41;
    d316:	4b78      	ldr	r3, [pc, #480]	; (d4f8 <detect_vesc_firmware+0x39c>)
    d318:	2229      	movs	r2, #41	; 0x29
    d31a:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 45;
    d31c:	4b77      	ldr	r3, [pc, #476]	; (d4fc <detect_vesc_firmware+0x3a0>)
    d31e:	222d      	movs	r2, #45	; 0x2d
    d320:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 53;
    d322:	4b77      	ldr	r3, [pc, #476]	; (d500 <detect_vesc_firmware+0x3a4>)
    d324:	2235      	movs	r2, #53	; 0x35
    d326:	701a      	strb	r2, [r3, #0]

			GET_MCCONF_MTR_CURR_MAX = 9;
    d328:	4b76      	ldr	r3, [pc, #472]	; (d504 <detect_vesc_firmware+0x3a8>)
    d32a:	2209      	movs	r2, #9
    d32c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 13;
    d32e:	4b76      	ldr	r3, [pc, #472]	; (d508 <detect_vesc_firmware+0x3ac>)
    d330:	220d      	movs	r2, #13
    d332:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 17;
    d334:	4b75      	ldr	r3, [pc, #468]	; (d50c <detect_vesc_firmware+0x3b0>)
    d336:	2211      	movs	r2, #17
    d338:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 21;
    d33a:	4b75      	ldr	r3, [pc, #468]	; (d510 <detect_vesc_firmware+0x3b4>)
    d33c:	2215      	movs	r2, #21
    d33e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 25;
    d340:	4b74      	ldr	r3, [pc, #464]	; (d514 <detect_vesc_firmware+0x3b8>)
    d342:	2219      	movs	r2, #25
    d344:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 29;
    d346:	4b74      	ldr	r3, [pc, #464]	; (d518 <detect_vesc_firmware+0x3bc>)
    d348:	221d      	movs	r2, #29
    d34a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 33;
    d34c:	4b73      	ldr	r3, [pc, #460]	; (d51c <detect_vesc_firmware+0x3c0>)
    d34e:	2221      	movs	r2, #33	; 0x21
    d350:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 41;
    d352:	4b73      	ldr	r3, [pc, #460]	; (d520 <detect_vesc_firmware+0x3c4>)
    d354:	2229      	movs	r2, #41	; 0x29
    d356:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 45;
    d358:	4b72      	ldr	r3, [pc, #456]	; (d524 <detect_vesc_firmware+0x3c8>)
    d35a:	222d      	movs	r2, #45	; 0x2d
    d35c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 49;
    d35e:	4b72      	ldr	r3, [pc, #456]	; (d528 <detect_vesc_firmware+0x3cc>)
    d360:	2231      	movs	r2, #49	; 0x31
    d362:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 53;
    d364:	4b71      	ldr	r3, [pc, #452]	; (d52c <detect_vesc_firmware+0x3d0>)
    d366:	2235      	movs	r2, #53	; 0x35
    d368:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 57;
    d36a:	4b71      	ldr	r3, [pc, #452]	; (d530 <detect_vesc_firmware+0x3d4>)
    d36c:	2239      	movs	r2, #57	; 0x39
    d36e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 61;
    d370:	4b70      	ldr	r3, [pc, #448]	; (d534 <detect_vesc_firmware+0x3d8>)
    d372:	223d      	movs	r2, #61	; 0x3d
    d374:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 66;
    d376:	4b70      	ldr	r3, [pc, #448]	; (d538 <detect_vesc_firmware+0x3dc>)
    d378:	2242      	movs	r2, #66	; 0x42
    d37a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 70;
    d37c:	4b6f      	ldr	r3, [pc, #444]	; (d53c <detect_vesc_firmware+0x3e0>)
    d37e:	2246      	movs	r2, #70	; 0x46
    d380:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 74;
    d382:	4b6f      	ldr	r3, [pc, #444]	; (d540 <detect_vesc_firmware+0x3e4>)
    d384:	224a      	movs	r2, #74	; 0x4a
    d386:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 78;
    d388:	4b6e      	ldr	r3, [pc, #440]	; (d544 <detect_vesc_firmware+0x3e8>)
    d38a:	224e      	movs	r2, #78	; 0x4e
    d38c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 86;
    d38e:	4b6e      	ldr	r3, [pc, #440]	; (d548 <detect_vesc_firmware+0x3ec>)
    d390:	2256      	movs	r2, #86	; 0x56
    d392:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 90;
    d394:	4b6d      	ldr	r3, [pc, #436]	; (d54c <detect_vesc_firmware+0x3f0>)
    d396:	225a      	movs	r2, #90	; 0x5a
    d398:	701a      	strb	r2, [r3, #0]
    d39a:	e160      	b.n	d65e <detect_vesc_firmware+0x502>
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 23){
    d39c:	4b41      	ldr	r3, [pc, #260]	; (d4a4 <detect_vesc_firmware+0x348>)
    d39e:	2234      	movs	r2, #52	; 0x34
    d3a0:	5c9b      	ldrb	r3, [r3, r2]
    d3a2:	2b17      	cmp	r3, #23
    d3a4:	d000      	beq.n	d3a8 <detect_vesc_firmware+0x24c>
    d3a6:	e0d3      	b.n	d550 <detect_vesc_firmware+0x3f4>
			esc_fw = FW_UNITY;
    d3a8:	4b40      	ldr	r3, [pc, #256]	; (d4ac <detect_vesc_firmware+0x350>)
    d3aa:	2202      	movs	r2, #2
    d3ac:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d3ae:	4b40      	ldr	r3, [pc, #256]	; (d4b0 <detect_vesc_firmware+0x354>)
    d3b0:	2200      	movs	r2, #0
    d3b2:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4; // May use COMM_GET_UNITY_VALUES = 38
    d3b4:	4b3f      	ldr	r3, [pc, #252]	; (d4b4 <detect_vesc_firmware+0x358>)
    d3b6:	2204      	movs	r2, #4
    d3b8:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 14;
    d3ba:	4b3f      	ldr	r3, [pc, #252]	; (d4b8 <detect_vesc_firmware+0x35c>)
    d3bc:	220e      	movs	r2, #14
    d3be:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 30;
    d3c0:	4b3e      	ldr	r3, [pc, #248]	; (d4bc <detect_vesc_firmware+0x360>)
    d3c2:	221e      	movs	r2, #30
    d3c4:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 31;
    d3c6:	4b3e      	ldr	r3, [pc, #248]	; (d4c0 <detect_vesc_firmware+0x364>)
    d3c8:	221f      	movs	r2, #31
    d3ca:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 33;
    d3cc:	4b3d      	ldr	r3, [pc, #244]	; (d4c4 <detect_vesc_firmware+0x368>)
    d3ce:	2221      	movs	r2, #33	; 0x21
    d3d0:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 35;
    d3d2:	4b3d      	ldr	r3, [pc, #244]	; (d4c8 <detect_vesc_firmware+0x36c>)
    d3d4:	2223      	movs	r2, #35	; 0x23
    d3d6:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 255;
    d3d8:	4b3c      	ldr	r3, [pc, #240]	; (d4cc <detect_vesc_firmware+0x370>)
    d3da:	22ff      	movs	r2, #255	; 0xff
    d3dc:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 255;
    d3de:	4b3c      	ldr	r3, [pc, #240]	; (d4d0 <detect_vesc_firmware+0x374>)
    d3e0:	22ff      	movs	r2, #255	; 0xff
    d3e2:	701a      	strb	r2, [r3, #0]

			GET_VALUES_FET_TEMP = 1;
    d3e4:	4b3b      	ldr	r3, [pc, #236]	; (d4d4 <detect_vesc_firmware+0x378>)
    d3e6:	2201      	movs	r2, #1
    d3e8:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 9;
    d3ea:	4b3b      	ldr	r3, [pc, #236]	; (d4d8 <detect_vesc_firmware+0x37c>)
    d3ec:	2209      	movs	r2, #9
    d3ee:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 17;
    d3f0:	4b3a      	ldr	r3, [pc, #232]	; (d4dc <detect_vesc_firmware+0x380>)
    d3f2:	2211      	movs	r2, #17
    d3f4:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 37;
    d3f6:	4b3a      	ldr	r3, [pc, #232]	; (d4e0 <detect_vesc_firmware+0x384>)
    d3f8:	2225      	movs	r2, #37	; 0x25
    d3fa:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 41;
    d3fc:	4b39      	ldr	r3, [pc, #228]	; (d4e4 <detect_vesc_firmware+0x388>)
    d3fe:	2229      	movs	r2, #41	; 0x29
    d400:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 49;
    d402:	4b39      	ldr	r3, [pc, #228]	; (d4e8 <detect_vesc_firmware+0x38c>)
    d404:	2231      	movs	r2, #49	; 0x31
    d406:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 51;
    d408:	4b38      	ldr	r3, [pc, #224]	; (d4ec <detect_vesc_firmware+0x390>)
    d40a:	2233      	movs	r2, #51	; 0x33
    d40c:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 55;
    d40e:	4b38      	ldr	r3, [pc, #224]	; (d4f0 <detect_vesc_firmware+0x394>)
    d410:	2237      	movs	r2, #55	; 0x37
    d412:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 59;
    d414:	4b37      	ldr	r3, [pc, #220]	; (d4f4 <detect_vesc_firmware+0x398>)
    d416:	223b      	movs	r2, #59	; 0x3b
    d418:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 63;
    d41a:	4b37      	ldr	r3, [pc, #220]	; (d4f8 <detect_vesc_firmware+0x39c>)
    d41c:	223f      	movs	r2, #63	; 0x3f
    d41e:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 67;
    d420:	4b36      	ldr	r3, [pc, #216]	; (d4fc <detect_vesc_firmware+0x3a0>)
    d422:	2243      	movs	r2, #67	; 0x43
    d424:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 83;
    d426:	4b36      	ldr	r3, [pc, #216]	; (d500 <detect_vesc_firmware+0x3a4>)
    d428:	2253      	movs	r2, #83	; 0x53
    d42a:	701a      	strb	r2, [r3, #0]

			GET_MCCONF_MTR_CURR_MAX = 5;
    d42c:	4b35      	ldr	r3, [pc, #212]	; (d504 <detect_vesc_firmware+0x3a8>)
    d42e:	2205      	movs	r2, #5
    d430:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 9;
    d432:	4b35      	ldr	r3, [pc, #212]	; (d508 <detect_vesc_firmware+0x3ac>)
    d434:	2209      	movs	r2, #9
    d436:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 13;
    d438:	4b34      	ldr	r3, [pc, #208]	; (d50c <detect_vesc_firmware+0x3b0>)
    d43a:	220d      	movs	r2, #13
    d43c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 17;
    d43e:	4b34      	ldr	r3, [pc, #208]	; (d510 <detect_vesc_firmware+0x3b4>)
    d440:	2211      	movs	r2, #17
    d442:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 21;
    d444:	4b33      	ldr	r3, [pc, #204]	; (d514 <detect_vesc_firmware+0x3b8>)
    d446:	2215      	movs	r2, #21
    d448:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 25;
    d44a:	4b33      	ldr	r3, [pc, #204]	; (d518 <detect_vesc_firmware+0x3bc>)
    d44c:	2219      	movs	r2, #25
    d44e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 29;
    d450:	4b32      	ldr	r3, [pc, #200]	; (d51c <detect_vesc_firmware+0x3c0>)
    d452:	221d      	movs	r2, #29
    d454:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 37;
    d456:	4b32      	ldr	r3, [pc, #200]	; (d520 <detect_vesc_firmware+0x3c4>)
    d458:	2225      	movs	r2, #37	; 0x25
    d45a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 41;
    d45c:	4b31      	ldr	r3, [pc, #196]	; (d524 <detect_vesc_firmware+0x3c8>)
    d45e:	2229      	movs	r2, #41	; 0x29
    d460:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 45;
    d462:	4b31      	ldr	r3, [pc, #196]	; (d528 <detect_vesc_firmware+0x3cc>)
    d464:	222d      	movs	r2, #45	; 0x2d
    d466:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 49;
    d468:	4b30      	ldr	r3, [pc, #192]	; (d52c <detect_vesc_firmware+0x3d0>)
    d46a:	2231      	movs	r2, #49	; 0x31
    d46c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 53;
    d46e:	4b30      	ldr	r3, [pc, #192]	; (d530 <detect_vesc_firmware+0x3d4>)
    d470:	2235      	movs	r2, #53	; 0x35
    d472:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 57;
    d474:	4b2f      	ldr	r3, [pc, #188]	; (d534 <detect_vesc_firmware+0x3d8>)
    d476:	2239      	movs	r2, #57	; 0x39
    d478:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 62;
    d47a:	4b2f      	ldr	r3, [pc, #188]	; (d538 <detect_vesc_firmware+0x3dc>)
    d47c:	223e      	movs	r2, #62	; 0x3e
    d47e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 66;
    d480:	4b2e      	ldr	r3, [pc, #184]	; (d53c <detect_vesc_firmware+0x3e0>)
    d482:	2242      	movs	r2, #66	; 0x42
    d484:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 70;
    d486:	4b2e      	ldr	r3, [pc, #184]	; (d540 <detect_vesc_firmware+0x3e4>)
    d488:	2246      	movs	r2, #70	; 0x46
    d48a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 74;
    d48c:	4b2d      	ldr	r3, [pc, #180]	; (d544 <detect_vesc_firmware+0x3e8>)
    d48e:	224a      	movs	r2, #74	; 0x4a
    d490:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 82;
    d492:	4b2d      	ldr	r3, [pc, #180]	; (d548 <detect_vesc_firmware+0x3ec>)
    d494:	2252      	movs	r2, #82	; 0x52
    d496:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 86;
    d498:	4b2c      	ldr	r3, [pc, #176]	; (d54c <detect_vesc_firmware+0x3f0>)
    d49a:	2256      	movs	r2, #86	; 0x56
    d49c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 74;
			GET_MCCONF_DUTY_MIN = 82;
			GET_MCCONF_DUTY_MAX = 86;
		}
	}
}
    d49e:	e0de      	b.n	d65e <detect_vesc_firmware+0x502>
    d4a0:	0000caa9 	.word	0x0000caa9
    d4a4:	20000940 	.word	0x20000940
    d4a8:	2000030f 	.word	0x2000030f
    d4ac:	2000001a 	.word	0x2000001a
    d4b0:	2000033a 	.word	0x2000033a
    d4b4:	2000033b 	.word	0x2000033b
    d4b8:	2000033c 	.word	0x2000033c
    d4bc:	2000033d 	.word	0x2000033d
    d4c0:	2000033e 	.word	0x2000033e
    d4c4:	2000033f 	.word	0x2000033f
    d4c8:	20000340 	.word	0x20000340
    d4cc:	20000341 	.word	0x20000341
    d4d0:	20000342 	.word	0x20000342
    d4d4:	20000343 	.word	0x20000343
    d4d8:	20000344 	.word	0x20000344
    d4dc:	20000345 	.word	0x20000345
    d4e0:	20000346 	.word	0x20000346
    d4e4:	20000347 	.word	0x20000347
    d4e8:	20000348 	.word	0x20000348
    d4ec:	20000349 	.word	0x20000349
    d4f0:	2000034a 	.word	0x2000034a
    d4f4:	2000034b 	.word	0x2000034b
    d4f8:	2000034c 	.word	0x2000034c
    d4fc:	2000034d 	.word	0x2000034d
    d500:	2000034e 	.word	0x2000034e
    d504:	2000034f 	.word	0x2000034f
    d508:	20000350 	.word	0x20000350
    d50c:	20000351 	.word	0x20000351
    d510:	20000352 	.word	0x20000352
    d514:	20000353 	.word	0x20000353
    d518:	20000354 	.word	0x20000354
    d51c:	20000355 	.word	0x20000355
    d520:	20000356 	.word	0x20000356
    d524:	20000357 	.word	0x20000357
    d528:	20000358 	.word	0x20000358
    d52c:	20000359 	.word	0x20000359
    d530:	2000035a 	.word	0x2000035a
    d534:	2000035b 	.word	0x2000035b
    d538:	2000035c 	.word	0x2000035c
    d53c:	2000035d 	.word	0x2000035d
    d540:	2000035e 	.word	0x2000035e
    d544:	2000035f 	.word	0x2000035f
    d548:	20000360 	.word	0x20000360
    d54c:	20000361 	.word	0x20000361
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR >= 100){
    d550:	4b44      	ldr	r3, [pc, #272]	; (d664 <detect_vesc_firmware+0x508>)
    d552:	2234      	movs	r2, #52	; 0x34
    d554:	5c9b      	ldrb	r3, [r3, r2]
    d556:	2b03      	cmp	r3, #3
    d558:	d000      	beq.n	d55c <detect_vesc_firmware+0x400>
    d55a:	e080      	b.n	d65e <detect_vesc_firmware+0x502>
    d55c:	4b41      	ldr	r3, [pc, #260]	; (d664 <detect_vesc_firmware+0x508>)
    d55e:	2235      	movs	r2, #53	; 0x35
    d560:	5c9b      	ldrb	r3, [r3, r2]
    d562:	2b63      	cmp	r3, #99	; 0x63
    d564:	d97b      	bls.n	d65e <detect_vesc_firmware+0x502>
			esc_fw = FW_ACKMANIAC;
    d566:	4b40      	ldr	r3, [pc, #256]	; (d668 <detect_vesc_firmware+0x50c>)
    d568:	2203      	movs	r2, #3
    d56a:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d56c:	4b3f      	ldr	r3, [pc, #252]	; (d66c <detect_vesc_firmware+0x510>)
    d56e:	2200      	movs	r2, #0
    d570:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4;
    d572:	4b3f      	ldr	r3, [pc, #252]	; (d670 <detect_vesc_firmware+0x514>)
    d574:	2204      	movs	r2, #4
    d576:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 14;
    d578:	4b3e      	ldr	r3, [pc, #248]	; (d674 <detect_vesc_firmware+0x518>)
    d57a:	220e      	movs	r2, #14
    d57c:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 30;
    d57e:	4b3e      	ldr	r3, [pc, #248]	; (d678 <detect_vesc_firmware+0x51c>)
    d580:	221e      	movs	r2, #30
    d582:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 31;
    d584:	4b3d      	ldr	r3, [pc, #244]	; (d67c <detect_vesc_firmware+0x520>)
    d586:	221f      	movs	r2, #31
    d588:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 33;
    d58a:	4b3d      	ldr	r3, [pc, #244]	; (d680 <detect_vesc_firmware+0x524>)
    d58c:	2221      	movs	r2, #33	; 0x21
    d58e:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 35;
    d590:	4b3c      	ldr	r3, [pc, #240]	; (d684 <detect_vesc_firmware+0x528>)
    d592:	2223      	movs	r2, #35	; 0x23
    d594:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 255;
    d596:	4b3c      	ldr	r3, [pc, #240]	; (d688 <detect_vesc_firmware+0x52c>)
    d598:	22ff      	movs	r2, #255	; 0xff
    d59a:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 255;
    d59c:	4b3b      	ldr	r3, [pc, #236]	; (d68c <detect_vesc_firmware+0x530>)
    d59e:	22ff      	movs	r2, #255	; 0xff
    d5a0:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FET_TEMP = 1;
    d5a2:	4b3b      	ldr	r3, [pc, #236]	; (d690 <detect_vesc_firmware+0x534>)
    d5a4:	2201      	movs	r2, #1
    d5a6:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 5;
    d5a8:	4b3a      	ldr	r3, [pc, #232]	; (d694 <detect_vesc_firmware+0x538>)
    d5aa:	2205      	movs	r2, #5
    d5ac:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 9;
    d5ae:	4b3a      	ldr	r3, [pc, #232]	; (d698 <detect_vesc_firmware+0x53c>)
    d5b0:	2209      	movs	r2, #9
    d5b2:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 21;
    d5b4:	4b39      	ldr	r3, [pc, #228]	; (d69c <detect_vesc_firmware+0x540>)
    d5b6:	2215      	movs	r2, #21
    d5b8:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 23;
    d5ba:	4b39      	ldr	r3, [pc, #228]	; (d6a0 <detect_vesc_firmware+0x544>)
    d5bc:	2217      	movs	r2, #23
    d5be:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 27;
    d5c0:	4b38      	ldr	r3, [pc, #224]	; (d6a4 <detect_vesc_firmware+0x548>)
    d5c2:	221b      	movs	r2, #27
    d5c4:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 29;
    d5c6:	4b38      	ldr	r3, [pc, #224]	; (d6a8 <detect_vesc_firmware+0x54c>)
    d5c8:	221d      	movs	r2, #29
    d5ca:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 33;
    d5cc:	4b37      	ldr	r3, [pc, #220]	; (d6ac <detect_vesc_firmware+0x550>)
    d5ce:	2221      	movs	r2, #33	; 0x21
    d5d0:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 37;
    d5d2:	4b37      	ldr	r3, [pc, #220]	; (d6b0 <detect_vesc_firmware+0x554>)
    d5d4:	2225      	movs	r2, #37	; 0x25
    d5d6:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 41;
    d5d8:	4b36      	ldr	r3, [pc, #216]	; (d6b4 <detect_vesc_firmware+0x558>)
    d5da:	2229      	movs	r2, #41	; 0x29
    d5dc:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 45;
    d5de:	4b36      	ldr	r3, [pc, #216]	; (d6b8 <detect_vesc_firmware+0x55c>)
    d5e0:	222d      	movs	r2, #45	; 0x2d
    d5e2:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 53;
    d5e4:	4b35      	ldr	r3, [pc, #212]	; (d6bc <detect_vesc_firmware+0x560>)
    d5e6:	2235      	movs	r2, #53	; 0x35
    d5e8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MAX = 5;
    d5ea:	4b35      	ldr	r3, [pc, #212]	; (d6c0 <detect_vesc_firmware+0x564>)
    d5ec:	2205      	movs	r2, #5
    d5ee:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 9;
    d5f0:	4b34      	ldr	r3, [pc, #208]	; (d6c4 <detect_vesc_firmware+0x568>)
    d5f2:	2209      	movs	r2, #9
    d5f4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 13;
    d5f6:	4b34      	ldr	r3, [pc, #208]	; (d6c8 <detect_vesc_firmware+0x56c>)
    d5f8:	220d      	movs	r2, #13
    d5fa:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 17;
    d5fc:	4b33      	ldr	r3, [pc, #204]	; (d6cc <detect_vesc_firmware+0x570>)
    d5fe:	2211      	movs	r2, #17
    d600:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 21;
    d602:	4b33      	ldr	r3, [pc, #204]	; (d6d0 <detect_vesc_firmware+0x574>)
    d604:	2215      	movs	r2, #21
    d606:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 25;
    d608:	4b32      	ldr	r3, [pc, #200]	; (d6d4 <detect_vesc_firmware+0x578>)
    d60a:	2219      	movs	r2, #25
    d60c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 29;
    d60e:	4b32      	ldr	r3, [pc, #200]	; (d6d8 <detect_vesc_firmware+0x57c>)
    d610:	221d      	movs	r2, #29
    d612:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 37;
    d614:	4b31      	ldr	r3, [pc, #196]	; (d6dc <detect_vesc_firmware+0x580>)
    d616:	2225      	movs	r2, #37	; 0x25
    d618:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 41;
    d61a:	4b31      	ldr	r3, [pc, #196]	; (d6e0 <detect_vesc_firmware+0x584>)
    d61c:	2229      	movs	r2, #41	; 0x29
    d61e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 45;
    d620:	4b30      	ldr	r3, [pc, #192]	; (d6e4 <detect_vesc_firmware+0x588>)
    d622:	222d      	movs	r2, #45	; 0x2d
    d624:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 49;
    d626:	4b30      	ldr	r3, [pc, #192]	; (d6e8 <detect_vesc_firmware+0x58c>)
    d628:	2231      	movs	r2, #49	; 0x31
    d62a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 53;
    d62c:	4b2f      	ldr	r3, [pc, #188]	; (d6ec <detect_vesc_firmware+0x590>)
    d62e:	2235      	movs	r2, #53	; 0x35
    d630:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 57;
    d632:	4b2f      	ldr	r3, [pc, #188]	; (d6f0 <detect_vesc_firmware+0x594>)
    d634:	2239      	movs	r2, #57	; 0x39
    d636:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 62;
    d638:	4b2e      	ldr	r3, [pc, #184]	; (d6f4 <detect_vesc_firmware+0x598>)
    d63a:	223e      	movs	r2, #62	; 0x3e
    d63c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 66;
    d63e:	4b2e      	ldr	r3, [pc, #184]	; (d6f8 <detect_vesc_firmware+0x59c>)
    d640:	2242      	movs	r2, #66	; 0x42
    d642:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 70;
    d644:	4b2d      	ldr	r3, [pc, #180]	; (d6fc <detect_vesc_firmware+0x5a0>)
    d646:	2246      	movs	r2, #70	; 0x46
    d648:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 74;
    d64a:	4b2d      	ldr	r3, [pc, #180]	; (d700 <detect_vesc_firmware+0x5a4>)
    d64c:	224a      	movs	r2, #74	; 0x4a
    d64e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 82;
    d650:	4b2c      	ldr	r3, [pc, #176]	; (d704 <detect_vesc_firmware+0x5a8>)
    d652:	2252      	movs	r2, #82	; 0x52
    d654:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 86;
    d656:	4b2c      	ldr	r3, [pc, #176]	; (d708 <detect_vesc_firmware+0x5ac>)
    d658:	2256      	movs	r2, #86	; 0x56
    d65a:	701a      	strb	r2, [r3, #0]
}
    d65c:	e7ff      	b.n	d65e <detect_vesc_firmware+0x502>
    d65e:	46c0      	nop			; (mov r8, r8)
    d660:	46bd      	mov	sp, r7
    d662:	bd80      	pop	{r7, pc}
    d664:	20000940 	.word	0x20000940
    d668:	2000001a 	.word	0x2000001a
    d66c:	2000033a 	.word	0x2000033a
    d670:	2000033b 	.word	0x2000033b
    d674:	2000033c 	.word	0x2000033c
    d678:	2000033d 	.word	0x2000033d
    d67c:	2000033e 	.word	0x2000033e
    d680:	2000033f 	.word	0x2000033f
    d684:	20000340 	.word	0x20000340
    d688:	20000341 	.word	0x20000341
    d68c:	20000342 	.word	0x20000342
    d690:	20000343 	.word	0x20000343
    d694:	20000344 	.word	0x20000344
    d698:	20000345 	.word	0x20000345
    d69c:	20000346 	.word	0x20000346
    d6a0:	20000347 	.word	0x20000347
    d6a4:	20000348 	.word	0x20000348
    d6a8:	20000349 	.word	0x20000349
    d6ac:	2000034a 	.word	0x2000034a
    d6b0:	2000034b 	.word	0x2000034b
    d6b4:	2000034c 	.word	0x2000034c
    d6b8:	2000034d 	.word	0x2000034d
    d6bc:	2000034e 	.word	0x2000034e
    d6c0:	2000034f 	.word	0x2000034f
    d6c4:	20000350 	.word	0x20000350
    d6c8:	20000351 	.word	0x20000351
    d6cc:	20000352 	.word	0x20000352
    d6d0:	20000353 	.word	0x20000353
    d6d4:	20000354 	.word	0x20000354
    d6d8:	20000355 	.word	0x20000355
    d6dc:	20000356 	.word	0x20000356
    d6e0:	20000357 	.word	0x20000357
    d6e4:	20000358 	.word	0x20000358
    d6e8:	20000359 	.word	0x20000359
    d6ec:	2000035a 	.word	0x2000035a
    d6f0:	2000035b 	.word	0x2000035b
    d6f4:	2000035c 	.word	0x2000035c
    d6f8:	2000035d 	.word	0x2000035d
    d6fc:	2000035e 	.word	0x2000035e
    d700:	2000035f 	.word	0x2000035f
    d704:	20000360 	.word	0x20000360
    d708:	20000361 	.word	0x20000361

0000d70c <CHECK_BUFFER>:

bool CHECK_BUFFER(uint8_t *buf){
    d70c:	b580      	push	{r7, lr}
    d70e:	b082      	sub	sp, #8
    d710:	af00      	add	r7, sp, #0
    d712:	6078      	str	r0, [r7, #4]
	return (((buf[0] == 0x2) && (buf[buf[1]+4] == 0x3)) || ((buf[0] == 0x3) && (buf[((buf[1]<<8)|buf[2])+5] == 0x3)));
    d714:	687b      	ldr	r3, [r7, #4]
    d716:	781b      	ldrb	r3, [r3, #0]
    d718:	2b02      	cmp	r3, #2
    d71a:	d108      	bne.n	d72e <CHECK_BUFFER+0x22>
    d71c:	687b      	ldr	r3, [r7, #4]
    d71e:	3301      	adds	r3, #1
    d720:	781b      	ldrb	r3, [r3, #0]
    d722:	3304      	adds	r3, #4
    d724:	687a      	ldr	r2, [r7, #4]
    d726:	18d3      	adds	r3, r2, r3
    d728:	781b      	ldrb	r3, [r3, #0]
    d72a:	2b03      	cmp	r3, #3
    d72c:	d011      	beq.n	d752 <CHECK_BUFFER+0x46>
    d72e:	687b      	ldr	r3, [r7, #4]
    d730:	781b      	ldrb	r3, [r3, #0]
    d732:	2b03      	cmp	r3, #3
    d734:	d10f      	bne.n	d756 <CHECK_BUFFER+0x4a>
    d736:	687b      	ldr	r3, [r7, #4]
    d738:	3301      	adds	r3, #1
    d73a:	781b      	ldrb	r3, [r3, #0]
    d73c:	021b      	lsls	r3, r3, #8
    d73e:	687a      	ldr	r2, [r7, #4]
    d740:	3202      	adds	r2, #2
    d742:	7812      	ldrb	r2, [r2, #0]
    d744:	4313      	orrs	r3, r2
    d746:	3305      	adds	r3, #5
    d748:	687a      	ldr	r2, [r7, #4]
    d74a:	18d3      	adds	r3, r2, r3
    d74c:	781b      	ldrb	r3, [r3, #0]
    d74e:	2b03      	cmp	r3, #3
    d750:	d101      	bne.n	d756 <CHECK_BUFFER+0x4a>
    d752:	2301      	movs	r3, #1
    d754:	e000      	b.n	d758 <CHECK_BUFFER+0x4c>
    d756:	2300      	movs	r3, #0
    d758:	1c1a      	adds	r2, r3, #0
    d75a:	2301      	movs	r3, #1
    d75c:	4013      	ands	r3, r2
    d75e:	b2db      	uxtb	r3, r3
}
    d760:	0018      	movs	r0, r3
    d762:	46bd      	mov	sp, r7
    d764:	b002      	add	sp, #8
    d766:	bd80      	pop	{r7, pc}

0000d768 <read_vesc_packet>:

void read_vesc_packet(void){
    d768:	b590      	push	{r4, r7, lr}
    d76a:	b083      	sub	sp, #12
    d76c:	af00      	add	r7, sp, #0
	if(CHECK_BUFFER(vesc_USART_read_buffer)){
    d76e:	4b48      	ldr	r3, [pc, #288]	; (d890 <read_vesc_packet+0x128>)
    d770:	0018      	movs	r0, r3
    d772:	4b48      	ldr	r3, [pc, #288]	; (d894 <read_vesc_packet+0x12c>)
    d774:	4798      	blx	r3
    d776:	1e03      	subs	r3, r0, #0
    d778:	d100      	bne.n	d77c <read_vesc_packet+0x14>
    d77a:	e07e      	b.n	d87a <read_vesc_packet+0x112>
		VESC_PACKET_RECIEVED = true;
    d77c:	4b46      	ldr	r3, [pc, #280]	; (d898 <read_vesc_packet+0x130>)
    d77e:	2201      	movs	r2, #1
    d780:	701a      	strb	r2, [r3, #0]

		if(vesc_USART_read_buffer[0] == 0x2){
    d782:	4b43      	ldr	r3, [pc, #268]	; (d890 <read_vesc_packet+0x128>)
    d784:	781b      	ldrb	r3, [r3, #0]
    d786:	2b02      	cmp	r3, #2
    d788:	d11e      	bne.n	d7c8 <read_vesc_packet+0x60>
			packet_len = vesc_USART_read_buffer[1];
    d78a:	4b41      	ldr	r3, [pc, #260]	; (d890 <read_vesc_packet+0x128>)
    d78c:	785b      	ldrb	r3, [r3, #1]
    d78e:	b29a      	uxth	r2, r3
    d790:	4b42      	ldr	r3, [pc, #264]	; (d89c <read_vesc_packet+0x134>)
    d792:	801a      	strh	r2, [r3, #0]
			memcpy(vesc_revieve_packet.payload,vesc_USART_read_buffer+2,packet_len);
    d794:	4942      	ldr	r1, [pc, #264]	; (d8a0 <read_vesc_packet+0x138>)
    d796:	4b41      	ldr	r3, [pc, #260]	; (d89c <read_vesc_packet+0x134>)
    d798:	881b      	ldrh	r3, [r3, #0]
    d79a:	001a      	movs	r2, r3
    d79c:	4b41      	ldr	r3, [pc, #260]	; (d8a4 <read_vesc_packet+0x13c>)
    d79e:	0018      	movs	r0, r3
    d7a0:	4b41      	ldr	r3, [pc, #260]	; (d8a8 <read_vesc_packet+0x140>)
    d7a2:	4798      	blx	r3
			vesc_revieve_packet.crc[0] = vesc_USART_read_buffer[packet_len+2];
    d7a4:	4b3d      	ldr	r3, [pc, #244]	; (d89c <read_vesc_packet+0x134>)
    d7a6:	881b      	ldrh	r3, [r3, #0]
    d7a8:	3302      	adds	r3, #2
    d7aa:	4a39      	ldr	r2, [pc, #228]	; (d890 <read_vesc_packet+0x128>)
    d7ac:	5cd1      	ldrb	r1, [r2, r3]
    d7ae:	4b3f      	ldr	r3, [pc, #252]	; (d8ac <read_vesc_packet+0x144>)
    d7b0:	4a3f      	ldr	r2, [pc, #252]	; (d8b0 <read_vesc_packet+0x148>)
    d7b2:	5499      	strb	r1, [r3, r2]
			vesc_revieve_packet.crc[1] = vesc_USART_read_buffer[packet_len+3];
    d7b4:	4b39      	ldr	r3, [pc, #228]	; (d89c <read_vesc_packet+0x134>)
    d7b6:	881b      	ldrh	r3, [r3, #0]
    d7b8:	3303      	adds	r3, #3
    d7ba:	4a35      	ldr	r2, [pc, #212]	; (d890 <read_vesc_packet+0x128>)
    d7bc:	5cd1      	ldrb	r1, [r2, r3]
    d7be:	4a3b      	ldr	r2, [pc, #236]	; (d8ac <read_vesc_packet+0x144>)
    d7c0:	2381      	movs	r3, #129	; 0x81
    d7c2:	009b      	lsls	r3, r3, #2
    d7c4:	54d1      	strb	r1, [r2, r3]
    d7c6:	e024      	b.n	d812 <read_vesc_packet+0xaa>
		} else{
			packet_len = ((vesc_USART_read_buffer[1]<<8)|vesc_USART_read_buffer[2]);
    d7c8:	4b31      	ldr	r3, [pc, #196]	; (d890 <read_vesc_packet+0x128>)
    d7ca:	785b      	ldrb	r3, [r3, #1]
    d7cc:	021b      	lsls	r3, r3, #8
    d7ce:	b21a      	sxth	r2, r3
    d7d0:	4b2f      	ldr	r3, [pc, #188]	; (d890 <read_vesc_packet+0x128>)
    d7d2:	789b      	ldrb	r3, [r3, #2]
    d7d4:	b21b      	sxth	r3, r3
    d7d6:	4313      	orrs	r3, r2
    d7d8:	b21b      	sxth	r3, r3
    d7da:	b29a      	uxth	r2, r3
    d7dc:	4b2f      	ldr	r3, [pc, #188]	; (d89c <read_vesc_packet+0x134>)
    d7de:	801a      	strh	r2, [r3, #0]
			memcpy(vesc_revieve_packet.payload,vesc_USART_read_buffer+3,packet_len);
    d7e0:	4934      	ldr	r1, [pc, #208]	; (d8b4 <read_vesc_packet+0x14c>)
    d7e2:	4b2e      	ldr	r3, [pc, #184]	; (d89c <read_vesc_packet+0x134>)
    d7e4:	881b      	ldrh	r3, [r3, #0]
    d7e6:	001a      	movs	r2, r3
    d7e8:	4b2e      	ldr	r3, [pc, #184]	; (d8a4 <read_vesc_packet+0x13c>)
    d7ea:	0018      	movs	r0, r3
    d7ec:	4b2e      	ldr	r3, [pc, #184]	; (d8a8 <read_vesc_packet+0x140>)
    d7ee:	4798      	blx	r3
			vesc_revieve_packet.crc[0] = vesc_USART_read_buffer[packet_len+3];
    d7f0:	4b2a      	ldr	r3, [pc, #168]	; (d89c <read_vesc_packet+0x134>)
    d7f2:	881b      	ldrh	r3, [r3, #0]
    d7f4:	3303      	adds	r3, #3
    d7f6:	4a26      	ldr	r2, [pc, #152]	; (d890 <read_vesc_packet+0x128>)
    d7f8:	5cd1      	ldrb	r1, [r2, r3]
    d7fa:	4b2c      	ldr	r3, [pc, #176]	; (d8ac <read_vesc_packet+0x144>)
    d7fc:	4a2c      	ldr	r2, [pc, #176]	; (d8b0 <read_vesc_packet+0x148>)
    d7fe:	5499      	strb	r1, [r3, r2]
			vesc_revieve_packet.crc[1] = vesc_USART_read_buffer[packet_len+4];
    d800:	4b26      	ldr	r3, [pc, #152]	; (d89c <read_vesc_packet+0x134>)
    d802:	881b      	ldrh	r3, [r3, #0]
    d804:	3304      	adds	r3, #4
    d806:	4a22      	ldr	r2, [pc, #136]	; (d890 <read_vesc_packet+0x128>)
    d808:	5cd1      	ldrb	r1, [r2, r3]
    d80a:	4a28      	ldr	r2, [pc, #160]	; (d8ac <read_vesc_packet+0x144>)
    d80c:	2381      	movs	r3, #129	; 0x81
    d80e:	009b      	lsls	r3, r3, #2
    d810:	54d1      	strb	r1, [r2, r3]
		}
		
		// Check if the message was corrupted
		uint16_t crc_check = crc16(vesc_revieve_packet.payload, packet_len);
    d812:	4b22      	ldr	r3, [pc, #136]	; (d89c <read_vesc_packet+0x134>)
    d814:	881a      	ldrh	r2, [r3, #0]
    d816:	1dbc      	adds	r4, r7, #6
    d818:	4b22      	ldr	r3, [pc, #136]	; (d8a4 <read_vesc_packet+0x13c>)
    d81a:	0011      	movs	r1, r2
    d81c:	0018      	movs	r0, r3
    d81e:	4b26      	ldr	r3, [pc, #152]	; (d8b8 <read_vesc_packet+0x150>)
    d820:	4798      	blx	r3
    d822:	0003      	movs	r3, r0
    d824:	8023      	strh	r3, [r4, #0]
		if(crc_check != (uint16_t)((vesc_revieve_packet.crc[0]<<8)|vesc_revieve_packet.crc[1])){
    d826:	4b21      	ldr	r3, [pc, #132]	; (d8ac <read_vesc_packet+0x144>)
    d828:	4a21      	ldr	r2, [pc, #132]	; (d8b0 <read_vesc_packet+0x148>)
    d82a:	5c9b      	ldrb	r3, [r3, r2]
    d82c:	021b      	lsls	r3, r3, #8
    d82e:	b21a      	sxth	r2, r3
    d830:	491e      	ldr	r1, [pc, #120]	; (d8ac <read_vesc_packet+0x144>)
    d832:	2381      	movs	r3, #129	; 0x81
    d834:	009b      	lsls	r3, r3, #2
    d836:	5ccb      	ldrb	r3, [r1, r3]
    d838:	b21b      	sxth	r3, r3
    d83a:	4313      	orrs	r3, r2
    d83c:	b21b      	sxth	r3, r3
    d83e:	b29b      	uxth	r3, r3
    d840:	1dba      	adds	r2, r7, #6
    d842:	8812      	ldrh	r2, [r2, #0]
    d844:	429a      	cmp	r2, r3
    d846:	d005      	beq.n	d854 <read_vesc_packet+0xec>
			ERROR_LEDs(0);
    d848:	2000      	movs	r0, #0
    d84a:	4b1c      	ldr	r3, [pc, #112]	; (d8bc <read_vesc_packet+0x154>)
    d84c:	4798      	blx	r3
			VESC_PACKET_RECIEVED = false; // dont handle the packet if it was
    d84e:	4b12      	ldr	r3, [pc, #72]	; (d898 <read_vesc_packet+0x130>)
    d850:	2200      	movs	r2, #0
    d852:	701a      	strb	r2, [r3, #0]
		}
		
		vesc_usart_time = millis();
    d854:	4b1a      	ldr	r3, [pc, #104]	; (d8c0 <read_vesc_packet+0x158>)
    d856:	4798      	blx	r3
    d858:	0002      	movs	r2, r0
    d85a:	4b1a      	ldr	r3, [pc, #104]	; (d8c4 <read_vesc_packet+0x15c>)
    d85c:	601a      	str	r2, [r3, #0]
		HOLD_FOR_REPLY = false;
    d85e:	4b1a      	ldr	r3, [pc, #104]	; (d8c8 <read_vesc_packet+0x160>)
    d860:	2200      	movs	r2, #0
    d862:	701a      	strb	r2, [r3, #0]

		//Stop listening to dev1 UART
		usart_abort_job(&vesc_usart, USART_TRANSCEIVER_RX);
    d864:	4b19      	ldr	r3, [pc, #100]	; (d8cc <read_vesc_packet+0x164>)
    d866:	2100      	movs	r1, #0
    d868:	0018      	movs	r0, r3
    d86a:	4b19      	ldr	r3, [pc, #100]	; (d8d0 <read_vesc_packet+0x168>)
    d86c:	4798      	blx	r3
		// Start listening to dev1 UART
		usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
    d86e:	4a19      	ldr	r2, [pc, #100]	; (d8d4 <read_vesc_packet+0x16c>)
    d870:	4907      	ldr	r1, [pc, #28]	; (d890 <read_vesc_packet+0x128>)
    d872:	4b16      	ldr	r3, [pc, #88]	; (d8cc <read_vesc_packet+0x164>)
    d874:	0018      	movs	r0, r3
    d876:	4b18      	ldr	r3, [pc, #96]	; (d8d8 <read_vesc_packet+0x170>)
    d878:	4798      	blx	r3
	}

	if(VESC_PACKET_RECIEVED){
    d87a:	4b07      	ldr	r3, [pc, #28]	; (d898 <read_vesc_packet+0x130>)
    d87c:	781b      	ldrb	r3, [r3, #0]
    d87e:	2b00      	cmp	r3, #0
    d880:	d001      	beq.n	d886 <read_vesc_packet+0x11e>
		process_recieved_packet();
    d882:	4b16      	ldr	r3, [pc, #88]	; (d8dc <read_vesc_packet+0x174>)
    d884:	4798      	blx	r3
	}
}
    d886:	46c0      	nop			; (mov r8, r8)
    d888:	46bd      	mov	sp, r7
    d88a:	b003      	add	sp, #12
    d88c:	bd90      	pop	{r4, r7, pc}
    d88e:	46c0      	nop			; (mov r8, r8)
    d890:	20000a60 	.word	0x20000a60
    d894:	0000d70d 	.word	0x0000d70d
    d898:	2000036d 	.word	0x2000036d
    d89c:	2000036e 	.word	0x2000036e
    d8a0:	20000a62 	.word	0x20000a62
    d8a4:	20000ccb 	.word	0x20000ccb
    d8a8:	00017289 	.word	0x00017289
    d8ac:	20000cc8 	.word	0x20000cc8
    d8b0:	00000203 	.word	0x00000203
    d8b4:	20000a63 	.word	0x20000a63
    d8b8:	0000b7f9 	.word	0x0000b7f9
    d8bc:	0000b5bd 	.word	0x0000b5bd
    d8c0:	0000b095 	.word	0x0000b095
    d8c4:	20000364 	.word	0x20000364
    d8c8:	20000368 	.word	0x20000368
    d8cc:	20000704 	.word	0x20000704
    d8d0:	0000665d 	.word	0x0000665d
    d8d4:	00000206 	.word	0x00000206
    d8d8:	00006615 	.word	0x00006615
    d8dc:	0000baa9 	.word	0x0000baa9

0000d8e0 <get_pulse_width>:
int get_pulse_width(void);



uint16_t light_sens = 0;
int get_pulse_width() {
    d8e0:	b580      	push	{r7, lr}
    d8e2:	af00      	add	r7, sp, #0
	return TCC1->CC[0].bit.CC;
    d8e4:	4b03      	ldr	r3, [pc, #12]	; (d8f4 <get_pulse_width+0x14>)
    d8e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    d8e8:	021b      	lsls	r3, r3, #8
    d8ea:	0a1b      	lsrs	r3, r3, #8
}
    d8ec:	0018      	movs	r0, r3
    d8ee:	46bd      	mov	sp, r7
    d8f0:	bd80      	pop	{r7, pc}
    d8f2:	46c0      	nop			; (mov r8, r8)
    d8f4:	42002400 	.word	0x42002400

0000d8f8 <HandleUserInput>:

int pulse_width_last = 0;
int pulse_width = 0;
void HandleUserInput()
{
    d8f8:	b590      	push	{r4, r7, lr}
    d8fa:	b083      	sub	sp, #12
    d8fc:	af00      	add	r7, sp, #0
	///////////////   Use the appropriate throttle input   ///////////////
	//////////////////////////////////////////////////////////////////////
	switch(remote_type){
    d8fe:	4bc9      	ldr	r3, [pc, #804]	; (dc24 <HandleUserInput+0x32c>)
    d900:	781b      	ldrb	r3, [r3, #0]
    d902:	2b04      	cmp	r3, #4
    d904:	d853      	bhi.n	d9ae <HandleUserInput+0xb6>
    d906:	009a      	lsls	r2, r3, #2
    d908:	4bc7      	ldr	r3, [pc, #796]	; (dc28 <HandleUserInput+0x330>)
    d90a:	18d3      	adds	r3, r2, r3
    d90c:	681b      	ldr	r3, [r3, #0]
    d90e:	469f      	mov	pc, r3
		case REMOTE_PPM:
		case REMOTE_UART_PPM:{
			READ_VESC_PWM = true;
    d910:	4bc6      	ldr	r3, [pc, #792]	; (dc2c <HandleUserInput+0x334>)
    d912:	2201      	movs	r2, #1
    d914:	701a      	strb	r2, [r3, #0]
			float temp = (((float)latest_vesc_vals.pwm_val + 595000.0)*(255.0/1495000.0));
    d916:	4bc6      	ldr	r3, [pc, #792]	; (dc30 <HandleUserInput+0x338>)
    d918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    d91a:	4bc6      	ldr	r3, [pc, #792]	; (dc34 <HandleUserInput+0x33c>)
    d91c:	0010      	movs	r0, r2
    d91e:	4798      	blx	r3
    d920:	1c02      	adds	r2, r0, #0
    d922:	4bc5      	ldr	r3, [pc, #788]	; (dc38 <HandleUserInput+0x340>)
    d924:	1c10      	adds	r0, r2, #0
    d926:	4798      	blx	r3
    d928:	4cc4      	ldr	r4, [pc, #784]	; (dc3c <HandleUserInput+0x344>)
    d92a:	2200      	movs	r2, #0
    d92c:	4bc4      	ldr	r3, [pc, #784]	; (dc40 <HandleUserInput+0x348>)
    d92e:	47a0      	blx	r4
    d930:	0003      	movs	r3, r0
    d932:	000c      	movs	r4, r1
    d934:	0018      	movs	r0, r3
    d936:	0021      	movs	r1, r4
    d938:	4cc2      	ldr	r4, [pc, #776]	; (dc44 <HandleUserInput+0x34c>)
    d93a:	4ac3      	ldr	r2, [pc, #780]	; (dc48 <HandleUserInput+0x350>)
    d93c:	4bc3      	ldr	r3, [pc, #780]	; (dc4c <HandleUserInput+0x354>)
    d93e:	47a0      	blx	r4
    d940:	0003      	movs	r3, r0
    d942:	000c      	movs	r4, r1
    d944:	0019      	movs	r1, r3
    d946:	0022      	movs	r2, r4
    d948:	4bc1      	ldr	r3, [pc, #772]	; (dc50 <HandleUserInput+0x358>)
    d94a:	0008      	movs	r0, r1
    d94c:	0011      	movs	r1, r2
    d94e:	4798      	blx	r3
    d950:	1c03      	adds	r3, r0, #0
    d952:	607b      	str	r3, [r7, #4]
			//temp = -temp + 255;
			if(temp < 0)
    d954:	4bbf      	ldr	r3, [pc, #764]	; (dc54 <HandleUserInput+0x35c>)
    d956:	2100      	movs	r1, #0
    d958:	6878      	ldr	r0, [r7, #4]
    d95a:	4798      	blx	r3
    d95c:	1e03      	subs	r3, r0, #0
    d95e:	d002      	beq.n	d966 <HandleUserInput+0x6e>
				temp = 0;
    d960:	2300      	movs	r3, #0
    d962:	607b      	str	r3, [r7, #4]
    d964:	e007      	b.n	d976 <HandleUserInput+0x7e>
			else if(temp > 255)
    d966:	4bbc      	ldr	r3, [pc, #752]	; (dc58 <HandleUserInput+0x360>)
    d968:	49bc      	ldr	r1, [pc, #752]	; (dc5c <HandleUserInput+0x364>)
    d96a:	6878      	ldr	r0, [r7, #4]
    d96c:	4798      	blx	r3
    d96e:	1e03      	subs	r3, r0, #0
    d970:	d001      	beq.n	d976 <HandleUserInput+0x7e>
				temp = 255;
    d972:	4bba      	ldr	r3, [pc, #744]	; (dc5c <HandleUserInput+0x364>)
    d974:	607b      	str	r3, [r7, #4]
			remote_y = (uint8_t)(temp);
    d976:	4bba      	ldr	r3, [pc, #744]	; (dc60 <HandleUserInput+0x368>)
    d978:	6878      	ldr	r0, [r7, #4]
    d97a:	4798      	blx	r3
    d97c:	0003      	movs	r3, r0
    d97e:	b2da      	uxtb	r2, r3
    d980:	4bb8      	ldr	r3, [pc, #736]	; (dc64 <HandleUserInput+0x36c>)
    d982:	701a      	strb	r2, [r3, #0]
			break;}
    d984:	e013      	b.n	d9ae <HandleUserInput+0xb6>
		case REMOTE_UART_SINGLE:
		case REMOTE_UART_DUAL:
			READ_VESC_CHUCK = true;
    d986:	4bb8      	ldr	r3, [pc, #736]	; (dc68 <HandleUserInput+0x370>)
    d988:	2201      	movs	r2, #1
    d98a:	701a      	strb	r2, [r3, #0]
			remote_y = rec_chuck_struct.js_y;
    d98c:	4bb7      	ldr	r3, [pc, #732]	; (dc6c <HandleUserInput+0x374>)
    d98e:	785b      	ldrb	r3, [r3, #1]
    d990:	b25b      	sxtb	r3, r3
    d992:	b2da      	uxtb	r2, r3
    d994:	4bb3      	ldr	r3, [pc, #716]	; (dc64 <HandleUserInput+0x36c>)
    d996:	701a      	strb	r2, [r3, #0]
			if(remote_type == REMOTE_UART_DUAL)
    d998:	4ba2      	ldr	r3, [pc, #648]	; (dc24 <HandleUserInput+0x32c>)
    d99a:	781b      	ldrb	r3, [r3, #0]
    d99c:	2b03      	cmp	r3, #3
    d99e:	d005      	beq.n	d9ac <HandleUserInput+0xb4>
				remote_x;
			else
				remote_x = 255/2;
    d9a0:	4bb3      	ldr	r3, [pc, #716]	; (dc70 <HandleUserInput+0x378>)
    d9a2:	227f      	movs	r2, #127	; 0x7f
    d9a4:	701a      	strb	r2, [r3, #0]
			break;
    d9a6:	e001      	b.n	d9ac <HandleUserInput+0xb4>
		case REMOTE_APP:
			//if(app_remote_check && REMOTE_TYPE < 2)
				//temp_y = AppRemoteY;
			//else
				//temp_y = VescRemoteY;
			break;
    d9a8:	46c0      	nop			; (mov r8, r8)
    d9aa:	e000      	b.n	d9ae <HandleUserInput+0xb6>
			break;
    d9ac:	46c0      	nop			; (mov r8, r8)
	}


	////////////////   Use the appropriate button input   ////////////////
	//////////////////////////////////////////////////////////////////////
	switch(button_type){
    d9ae:	4bb1      	ldr	r3, [pc, #708]	; (dc74 <HandleUserInput+0x37c>)
    d9b0:	781b      	ldrb	r3, [r3, #0]
    d9b2:	2b07      	cmp	r3, #7
    d9b4:	d844      	bhi.n	da40 <HandleUserInput+0x148>
    d9b6:	009a      	lsls	r2, r3, #2
    d9b8:	4baf      	ldr	r3, [pc, #700]	; (dc78 <HandleUserInput+0x380>)
    d9ba:	18d3      	adds	r3, r2, r3
    d9bc:	681b      	ldr	r3, [r3, #0]
    d9be:	469f      	mov	pc, r3
		case BTN_MOMENTARY: 
		case BTN_LATCHED:
			remote_btn_state = port_pin_get_input_level(PPM_IN);
    d9c0:	2022      	movs	r0, #34	; 0x22
    d9c2:	4bae      	ldr	r3, [pc, #696]	; (dc7c <HandleUserInput+0x384>)
    d9c4:	4798      	blx	r3
    d9c6:	0003      	movs	r3, r0
    d9c8:	001a      	movs	r2, r3
    d9ca:	4bad      	ldr	r3, [pc, #692]	; (dc80 <HandleUserInput+0x388>)
    d9cc:	701a      	strb	r2, [r3, #0]
			break;
    d9ce:	e03b      	b.n	da48 <HandleUserInput+0x150>
		case BTN_LATCHED_PPM:{
			pulse_width = get_pulse_width();
    d9d0:	4bac      	ldr	r3, [pc, #688]	; (dc84 <HandleUserInput+0x38c>)
    d9d2:	4798      	blx	r3
    d9d4:	0002      	movs	r2, r0
    d9d6:	4bac      	ldr	r3, [pc, #688]	; (dc88 <HandleUserInput+0x390>)
    d9d8:	601a      	str	r2, [r3, #0]
			if(pulse_width > 9000)
    d9da:	4bab      	ldr	r3, [pc, #684]	; (dc88 <HandleUserInput+0x390>)
    d9dc:	681b      	ldr	r3, [r3, #0]
    d9de:	4aab      	ldr	r2, [pc, #684]	; (dc8c <HandleUserInput+0x394>)
    d9e0:	4293      	cmp	r3, r2
    d9e2:	dd03      	ble.n	d9ec <HandleUserInput+0xf4>
				remote_btn_state = false;
    d9e4:	4ba6      	ldr	r3, [pc, #664]	; (dc80 <HandleUserInput+0x388>)
    d9e6:	2200      	movs	r2, #0
    d9e8:	701a      	strb	r2, [r3, #0]
    d9ea:	e002      	b.n	d9f2 <HandleUserInput+0xfa>
			else
				remote_btn_state = true;
    d9ec:	4ba4      	ldr	r3, [pc, #656]	; (dc80 <HandleUserInput+0x388>)
    d9ee:	2201      	movs	r2, #1
    d9f0:	701a      	strb	r2, [r3, #0]
			pulse_width_last = pulse_width;
    d9f2:	4ba5      	ldr	r3, [pc, #660]	; (dc88 <HandleUserInput+0x390>)
    d9f4:	681a      	ldr	r2, [r3, #0]
    d9f6:	4ba6      	ldr	r3, [pc, #664]	; (dc90 <HandleUserInput+0x398>)
    d9f8:	601a      	str	r2, [r3, #0]
			//light_sens = pulse_width; // for debugging pulse width reading
			}
			break;
    d9fa:	e025      	b.n	da48 <HandleUserInput+0x150>
		case BTN_UART_C:
			remote_btn_state = rec_chuck_struct.bt_c;
    d9fc:	4b9b      	ldr	r3, [pc, #620]	; (dc6c <HandleUserInput+0x374>)
    d9fe:	7a1b      	ldrb	r3, [r3, #8]
    da00:	001a      	movs	r2, r3
    da02:	4b9f      	ldr	r3, [pc, #636]	; (dc80 <HandleUserInput+0x388>)
    da04:	701a      	strb	r2, [r3, #0]
			break;	
    da06:	e01f      	b.n	da48 <HandleUserInput+0x150>
		case BTN_UART_Z:
			remote_btn_state = rec_chuck_struct.bt_z;
    da08:	4b98      	ldr	r3, [pc, #608]	; (dc6c <HandleUserInput+0x374>)
    da0a:	7a5b      	ldrb	r3, [r3, #9]
    da0c:	001a      	movs	r2, r3
    da0e:	4b9c      	ldr	r3, [pc, #624]	; (dc80 <HandleUserInput+0x388>)
    da10:	701a      	strb	r2, [r3, #0]
			break;
    da12:	e019      	b.n	da48 <HandleUserInput+0x150>
		case BTN_THROTTLE_DWN:
			remote_btn_state = (remote_y < (127 - DWN_THRESH));
    da14:	4b93      	ldr	r3, [pc, #588]	; (dc64 <HandleUserInput+0x36c>)
    da16:	781a      	ldrb	r2, [r3, #0]
    da18:	2174      	movs	r1, #116	; 0x74
    da1a:	2300      	movs	r3, #0
    da1c:	4291      	cmp	r1, r2
    da1e:	415b      	adcs	r3, r3
    da20:	b2db      	uxtb	r3, r3
    da22:	001a      	movs	r2, r3
    da24:	4b96      	ldr	r3, [pc, #600]	; (dc80 <HandleUserInput+0x388>)
    da26:	701a      	strb	r2, [r3, #0]
			break;
    da28:	e00e      	b.n	da48 <HandleUserInput+0x150>
		case BTN_THROTTLE_UP:
			remote_btn_state = (remote_y > (127 + UP_THRESH));
    da2a:	4b8e      	ldr	r3, [pc, #568]	; (dc64 <HandleUserInput+0x36c>)
    da2c:	781b      	ldrb	r3, [r3, #0]
    da2e:	2289      	movs	r2, #137	; 0x89
    da30:	429a      	cmp	r2, r3
    da32:	419b      	sbcs	r3, r3
    da34:	425b      	negs	r3, r3
    da36:	b2db      	uxtb	r3, r3
    da38:	001a      	movs	r2, r3
    da3a:	4b91      	ldr	r3, [pc, #580]	; (dc80 <HandleUserInput+0x388>)
    da3c:	701a      	strb	r2, [r3, #0]
			break;
    da3e:	e003      	b.n	da48 <HandleUserInput+0x150>
		default:
			remote_btn_state = 0;
    da40:	4b8f      	ldr	r3, [pc, #572]	; (dc80 <HandleUserInput+0x388>)
    da42:	2200      	movs	r2, #0
    da44:	701a      	strb	r2, [r3, #0]
			break;
    da46:	46c0      	nop			; (mov r8, r8)
	}

	////   Determine the time the button was held down and released   ////
	//////////////////////////////////////////////////////////////////////
	if(button_type != BTN_LATCHED && button_type != BTN_LATCHED_PPM){
    da48:	4b8a      	ldr	r3, [pc, #552]	; (dc74 <HandleUserInput+0x37c>)
    da4a:	781b      	ldrb	r3, [r3, #0]
    da4c:	2b02      	cmp	r3, #2
    da4e:	d063      	beq.n	db18 <HandleUserInput+0x220>
    da50:	4b88      	ldr	r3, [pc, #544]	; (dc74 <HandleUserInput+0x37c>)
    da52:	781b      	ldrb	r3, [r3, #0]
    da54:	2b03      	cmp	r3, #3
    da56:	d05f      	beq.n	db18 <HandleUserInput+0x220>
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    da58:	4b89      	ldr	r3, [pc, #548]	; (dc80 <HandleUserInput+0x388>)
    da5a:	781b      	ldrb	r3, [r3, #0]
    da5c:	2b01      	cmp	r3, #1
    da5e:	d10c      	bne.n	da7a <HandleUserInput+0x182>
    da60:	4b8c      	ldr	r3, [pc, #560]	; (dc94 <HandleUserInput+0x39c>)
    da62:	781b      	ldrb	r3, [r3, #0]
    da64:	2b00      	cmp	r3, #0
    da66:	d108      	bne.n	da7a <HandleUserInput+0x182>
			lButtonTime = millis(); // Mark the time of button state transition
    da68:	4b8b      	ldr	r3, [pc, #556]	; (dc98 <HandleUserInput+0x3a0>)
    da6a:	4798      	blx	r3
    da6c:	0002      	movs	r2, r0
    da6e:	4b8b      	ldr	r3, [pc, #556]	; (dc9c <HandleUserInput+0x3a4>)
    da70:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
    da72:	4b8b      	ldr	r3, [pc, #556]	; (dca0 <HandleUserInput+0x3a8>)
    da74:	2200      	movs	r2, #0
    da76:	601a      	str	r2, [r3, #0]
    da78:	e04d      	b.n	db16 <HandleUserInput+0x21e>
		} else if(remote_btn_state == 0 && lremote_btn_state == 1){
    da7a:	4b81      	ldr	r3, [pc, #516]	; (dc80 <HandleUserInput+0x388>)
    da7c:	781b      	ldrb	r3, [r3, #0]
    da7e:	2b00      	cmp	r3, #0
    da80:	d118      	bne.n	dab4 <HandleUserInput+0x1bc>
    da82:	4b84      	ldr	r3, [pc, #528]	; (dc94 <HandleUserInput+0x39c>)
    da84:	781b      	ldrb	r3, [r3, #0]
    da86:	2b01      	cmp	r3, #1
    da88:	d114      	bne.n	dab4 <HandleUserInput+0x1bc>
			check_time(&lButtonTime);
    da8a:	4b84      	ldr	r3, [pc, #528]	; (dc9c <HandleUserInput+0x3a4>)
    da8c:	0018      	movs	r0, r3
    da8e:	4b85      	ldr	r3, [pc, #532]	; (dca4 <HandleUserInput+0x3ac>)
    da90:	4798      	blx	r3
			ButtonDownTime = millis() - lButtonTime;  // Track time button was pressed
    da92:	4b81      	ldr	r3, [pc, #516]	; (dc98 <HandleUserInput+0x3a0>)
    da94:	4798      	blx	r3
    da96:	0002      	movs	r2, r0
    da98:	4b80      	ldr	r3, [pc, #512]	; (dc9c <HandleUserInput+0x3a4>)
    da9a:	681b      	ldr	r3, [r3, #0]
    da9c:	1ad2      	subs	r2, r2, r3
    da9e:	4b82      	ldr	r3, [pc, #520]	; (dca8 <HandleUserInput+0x3b0>)
    daa0:	601a      	str	r2, [r3, #0]

			lButtonTime = millis();  // Mark the time of button state transition
    daa2:	4b7d      	ldr	r3, [pc, #500]	; (dc98 <HandleUserInput+0x3a0>)
    daa4:	4798      	blx	r3
    daa6:	0002      	movs	r2, r0
    daa8:	4b7c      	ldr	r3, [pc, #496]	; (dc9c <HandleUserInput+0x3a4>)
    daaa:	601a      	str	r2, [r3, #0]
			ButtonHeldTime = 0;
    daac:	4b7f      	ldr	r3, [pc, #508]	; (dcac <HandleUserInput+0x3b4>)
    daae:	2200      	movs	r2, #0
    dab0:	601a      	str	r2, [r3, #0]
    dab2:	e030      	b.n	db16 <HandleUserInput+0x21e>
		} else if(remote_btn_state == 0 && lremote_btn_state == 0){
    dab4:	4b72      	ldr	r3, [pc, #456]	; (dc80 <HandleUserInput+0x388>)
    dab6:	781b      	ldrb	r3, [r3, #0]
    dab8:	2b00      	cmp	r3, #0
    daba:	d116      	bne.n	daea <HandleUserInput+0x1f2>
    dabc:	4b75      	ldr	r3, [pc, #468]	; (dc94 <HandleUserInput+0x39c>)
    dabe:	781b      	ldrb	r3, [r3, #0]
    dac0:	2b00      	cmp	r3, #0
    dac2:	d112      	bne.n	daea <HandleUserInput+0x1f2>
			check_time(&lButtonTime);
    dac4:	4b75      	ldr	r3, [pc, #468]	; (dc9c <HandleUserInput+0x3a4>)
    dac6:	0018      	movs	r0, r3
    dac8:	4b76      	ldr	r3, [pc, #472]	; (dca4 <HandleUserInput+0x3ac>)
    daca:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
    dacc:	4b72      	ldr	r3, [pc, #456]	; (dc98 <HandleUserInput+0x3a0>)
    dace:	4798      	blx	r3
    dad0:	0002      	movs	r2, r0
    dad2:	4b72      	ldr	r3, [pc, #456]	; (dc9c <HandleUserInput+0x3a4>)
    dad4:	681b      	ldr	r3, [r3, #0]
    dad6:	1ad2      	subs	r2, r2, r3
    dad8:	4b71      	ldr	r3, [pc, #452]	; (dca0 <HandleUserInput+0x3a8>)
    dada:	601a      	str	r2, [r3, #0]

			ButtonDownTime = 0;
    dadc:	4b72      	ldr	r3, [pc, #456]	; (dca8 <HandleUserInput+0x3b0>)
    dade:	2200      	movs	r2, #0
    dae0:	601a      	str	r2, [r3, #0]
			TurnSignalOn = false;
    dae2:	4b73      	ldr	r3, [pc, #460]	; (dcb0 <HandleUserInput+0x3b8>)
    dae4:	2200      	movs	r2, #0
    dae6:	701a      	strb	r2, [r3, #0]
    dae8:	e015      	b.n	db16 <HandleUserInput+0x21e>
		} else if(remote_btn_state == 1 && lremote_btn_state == 1){
    daea:	4b65      	ldr	r3, [pc, #404]	; (dc80 <HandleUserInput+0x388>)
    daec:	781b      	ldrb	r3, [r3, #0]
    daee:	2b01      	cmp	r3, #1
    daf0:	d000      	beq.n	daf4 <HandleUserInput+0x1fc>
    daf2:	e06c      	b.n	dbce <HandleUserInput+0x2d6>
    daf4:	4b67      	ldr	r3, [pc, #412]	; (dc94 <HandleUserInput+0x39c>)
    daf6:	781b      	ldrb	r3, [r3, #0]
    daf8:	2b01      	cmp	r3, #1
    dafa:	d168      	bne.n	dbce <HandleUserInput+0x2d6>
			check_time(&lButtonTime);
    dafc:	4b67      	ldr	r3, [pc, #412]	; (dc9c <HandleUserInput+0x3a4>)
    dafe:	0018      	movs	r0, r3
    db00:	4b68      	ldr	r3, [pc, #416]	; (dca4 <HandleUserInput+0x3ac>)
    db02:	4798      	blx	r3
			ButtonHeldTime = millis() - lButtonTime; // Track time button is not pressed
    db04:	4b64      	ldr	r3, [pc, #400]	; (dc98 <HandleUserInput+0x3a0>)
    db06:	4798      	blx	r3
    db08:	0002      	movs	r2, r0
    db0a:	4b64      	ldr	r3, [pc, #400]	; (dc9c <HandleUserInput+0x3a4>)
    db0c:	681b      	ldr	r3, [r3, #0]
    db0e:	1ad2      	subs	r2, r2, r3
    db10:	4b66      	ldr	r3, [pc, #408]	; (dcac <HandleUserInput+0x3b4>)
    db12:	601a      	str	r2, [r3, #0]
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    db14:	e05b      	b.n	dbce <HandleUserInput+0x2d6>
    db16:	e05a      	b.n	dbce <HandleUserInput+0x2d6>
		}
	} else {
		ButtonHeldTime = 0;
    db18:	4b64      	ldr	r3, [pc, #400]	; (dcac <HandleUserInput+0x3b4>)
    db1a:	2200      	movs	r2, #0
    db1c:	601a      	str	r2, [r3, #0]
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    db1e:	4b58      	ldr	r3, [pc, #352]	; (dc80 <HandleUserInput+0x388>)
    db20:	781b      	ldrb	r3, [r3, #0]
    db22:	2b01      	cmp	r3, #1
    db24:	d10f      	bne.n	db46 <HandleUserInput+0x24e>
    db26:	4b5b      	ldr	r3, [pc, #364]	; (dc94 <HandleUserInput+0x39c>)
    db28:	781b      	ldrb	r3, [r3, #0]
    db2a:	2b00      	cmp	r3, #0
    db2c:	d10b      	bne.n	db46 <HandleUserInput+0x24e>
			ButtonDownTime = 250;  // Track time button was pressed
    db2e:	4b5e      	ldr	r3, [pc, #376]	; (dca8 <HandleUserInput+0x3b0>)
    db30:	22fa      	movs	r2, #250	; 0xfa
    db32:	601a      	str	r2, [r3, #0]
			lButtonTime = millis(); // Mark the time of button state transition
    db34:	4b58      	ldr	r3, [pc, #352]	; (dc98 <HandleUserInput+0x3a0>)
    db36:	4798      	blx	r3
    db38:	0002      	movs	r2, r0
    db3a:	4b58      	ldr	r3, [pc, #352]	; (dc9c <HandleUserInput+0x3a4>)
    db3c:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
    db3e:	4b58      	ldr	r3, [pc, #352]	; (dca0 <HandleUserInput+0x3a8>)
    db40:	2200      	movs	r2, #0
    db42:	601a      	str	r2, [r3, #0]
    db44:	e044      	b.n	dbd0 <HandleUserInput+0x2d8>
		} else if(remote_btn_state == 0 && lremote_btn_state == 1){
    db46:	4b4e      	ldr	r3, [pc, #312]	; (dc80 <HandleUserInput+0x388>)
    db48:	781b      	ldrb	r3, [r3, #0]
    db4a:	2b00      	cmp	r3, #0
    db4c:	d10f      	bne.n	db6e <HandleUserInput+0x276>
    db4e:	4b51      	ldr	r3, [pc, #324]	; (dc94 <HandleUserInput+0x39c>)
    db50:	781b      	ldrb	r3, [r3, #0]
    db52:	2b01      	cmp	r3, #1
    db54:	d10b      	bne.n	db6e <HandleUserInput+0x276>
			ButtonDownTime = 250;  // Track time button was pressed
    db56:	4b54      	ldr	r3, [pc, #336]	; (dca8 <HandleUserInput+0x3b0>)
    db58:	22fa      	movs	r2, #250	; 0xfa
    db5a:	601a      	str	r2, [r3, #0]
			lButtonTime = millis();  // Mark the time of button state transition
    db5c:	4b4e      	ldr	r3, [pc, #312]	; (dc98 <HandleUserInput+0x3a0>)
    db5e:	4798      	blx	r3
    db60:	0002      	movs	r2, r0
    db62:	4b4e      	ldr	r3, [pc, #312]	; (dc9c <HandleUserInput+0x3a4>)
    db64:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
    db66:	4b4e      	ldr	r3, [pc, #312]	; (dca0 <HandleUserInput+0x3a8>)
    db68:	2200      	movs	r2, #0
    db6a:	601a      	str	r2, [r3, #0]
    db6c:	e030      	b.n	dbd0 <HandleUserInput+0x2d8>
		} else if(remote_btn_state == 0 && lremote_btn_state == 0){
    db6e:	4b44      	ldr	r3, [pc, #272]	; (dc80 <HandleUserInput+0x388>)
    db70:	781b      	ldrb	r3, [r3, #0]
    db72:	2b00      	cmp	r3, #0
    db74:	d113      	bne.n	db9e <HandleUserInput+0x2a6>
    db76:	4b47      	ldr	r3, [pc, #284]	; (dc94 <HandleUserInput+0x39c>)
    db78:	781b      	ldrb	r3, [r3, #0]
    db7a:	2b00      	cmp	r3, #0
    db7c:	d10f      	bne.n	db9e <HandleUserInput+0x2a6>
			check_time(&lButtonTime);
    db7e:	4b47      	ldr	r3, [pc, #284]	; (dc9c <HandleUserInput+0x3a4>)
    db80:	0018      	movs	r0, r3
    db82:	4b48      	ldr	r3, [pc, #288]	; (dca4 <HandleUserInput+0x3ac>)
    db84:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
    db86:	4b44      	ldr	r3, [pc, #272]	; (dc98 <HandleUserInput+0x3a0>)
    db88:	4798      	blx	r3
    db8a:	0002      	movs	r2, r0
    db8c:	4b43      	ldr	r3, [pc, #268]	; (dc9c <HandleUserInput+0x3a4>)
    db8e:	681b      	ldr	r3, [r3, #0]
    db90:	1ad2      	subs	r2, r2, r3
    db92:	4b43      	ldr	r3, [pc, #268]	; (dca0 <HandleUserInput+0x3a8>)
    db94:	601a      	str	r2, [r3, #0]

			ButtonDownTime = 0;
    db96:	4b44      	ldr	r3, [pc, #272]	; (dca8 <HandleUserInput+0x3b0>)
    db98:	2200      	movs	r2, #0
    db9a:	601a      	str	r2, [r3, #0]
    db9c:	e018      	b.n	dbd0 <HandleUserInput+0x2d8>
		} else if(remote_btn_state == 1 && lremote_btn_state == 1){
    db9e:	4b38      	ldr	r3, [pc, #224]	; (dc80 <HandleUserInput+0x388>)
    dba0:	781b      	ldrb	r3, [r3, #0]
    dba2:	2b01      	cmp	r3, #1
    dba4:	d114      	bne.n	dbd0 <HandleUserInput+0x2d8>
    dba6:	4b3b      	ldr	r3, [pc, #236]	; (dc94 <HandleUserInput+0x39c>)
    dba8:	781b      	ldrb	r3, [r3, #0]
    dbaa:	2b01      	cmp	r3, #1
    dbac:	d110      	bne.n	dbd0 <HandleUserInput+0x2d8>
			check_time(&lButtonTime);
    dbae:	4b3b      	ldr	r3, [pc, #236]	; (dc9c <HandleUserInput+0x3a4>)
    dbb0:	0018      	movs	r0, r3
    dbb2:	4b3c      	ldr	r3, [pc, #240]	; (dca4 <HandleUserInput+0x3ac>)
    dbb4:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
    dbb6:	4b38      	ldr	r3, [pc, #224]	; (dc98 <HandleUserInput+0x3a0>)
    dbb8:	4798      	blx	r3
    dbba:	0002      	movs	r2, r0
    dbbc:	4b37      	ldr	r3, [pc, #220]	; (dc9c <HandleUserInput+0x3a4>)
    dbbe:	681b      	ldr	r3, [r3, #0]
    dbc0:	1ad2      	subs	r2, r2, r3
    dbc2:	4b37      	ldr	r3, [pc, #220]	; (dca0 <HandleUserInput+0x3a8>)
    dbc4:	601a      	str	r2, [r3, #0]
			
			ButtonDownTime = 0;
    dbc6:	4b38      	ldr	r3, [pc, #224]	; (dca8 <HandleUserInput+0x3b0>)
    dbc8:	2200      	movs	r2, #0
    dbca:	601a      	str	r2, [r3, #0]
    dbcc:	e000      	b.n	dbd0 <HandleUserInput+0x2d8>
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    dbce:	46c0      	nop			; (mov r8, r8)
		}
	}

	////////   Determine the type of button press that occurred   ////////
	//////////////////////////////////////////////////////////////////////
	ButtonPressType = PRESS_NONE;
    dbd0:	4b38      	ldr	r3, [pc, #224]	; (dcb4 <HandleUserInput+0x3bc>)
    dbd2:	2200      	movs	r2, #0
    dbd4:	701a      	strb	r2, [r3, #0]
	if(ButtonDownTime > 0 && ButtonDownTime < 500){ // Button Tap
    dbd6:	4b34      	ldr	r3, [pc, #208]	; (dca8 <HandleUserInput+0x3b0>)
    dbd8:	681b      	ldr	r3, [r3, #0]
    dbda:	2b00      	cmp	r3, #0
    dbdc:	d00c      	beq.n	dbf8 <HandleUserInput+0x300>
    dbde:	4b32      	ldr	r3, [pc, #200]	; (dca8 <HandleUserInput+0x3b0>)
    dbe0:	681a      	ldr	r2, [r3, #0]
    dbe2:	23f4      	movs	r3, #244	; 0xf4
    dbe4:	33ff      	adds	r3, #255	; 0xff
    dbe6:	429a      	cmp	r2, r3
    dbe8:	d806      	bhi.n	dbf8 <HandleUserInput+0x300>
		tapIndex++;
    dbea:	4b33      	ldr	r3, [pc, #204]	; (dcb8 <HandleUserInput+0x3c0>)
    dbec:	781b      	ldrb	r3, [r3, #0]
    dbee:	3301      	adds	r3, #1
    dbf0:	b2da      	uxtb	r2, r3
    dbf2:	4b31      	ldr	r3, [pc, #196]	; (dcb8 <HandleUserInput+0x3c0>)
    dbf4:	701a      	strb	r2, [r3, #0]
    dbf6:	e072      	b.n	dcde <HandleUserInput+0x3e6>
	} else if(ButtonDownTime > 500 && ButtonDownTime < 1000 && !TurnSignalOn){ // Medium Press
    dbf8:	4b2b      	ldr	r3, [pc, #172]	; (dca8 <HandleUserInput+0x3b0>)
    dbfa:	681a      	ldr	r2, [r3, #0]
    dbfc:	23fa      	movs	r3, #250	; 0xfa
    dbfe:	005b      	lsls	r3, r3, #1
    dc00:	429a      	cmp	r2, r3
    dc02:	d95d      	bls.n	dcc0 <HandleUserInput+0x3c8>
    dc04:	4b28      	ldr	r3, [pc, #160]	; (dca8 <HandleUserInput+0x3b0>)
    dc06:	681b      	ldr	r3, [r3, #0]
    dc08:	4a2c      	ldr	r2, [pc, #176]	; (dcbc <HandleUserInput+0x3c4>)
    dc0a:	4293      	cmp	r3, r2
    dc0c:	d858      	bhi.n	dcc0 <HandleUserInput+0x3c8>
    dc0e:	4b28      	ldr	r3, [pc, #160]	; (dcb0 <HandleUserInput+0x3b8>)
    dc10:	781b      	ldrb	r3, [r3, #0]
    dc12:	2201      	movs	r2, #1
    dc14:	4053      	eors	r3, r2
    dc16:	b2db      	uxtb	r3, r3
    dc18:	2b00      	cmp	r3, #0
    dc1a:	d051      	beq.n	dcc0 <HandleUserInput+0x3c8>
		ButtonPressType = MEDIUM_PRESS;
    dc1c:	4b25      	ldr	r3, [pc, #148]	; (dcb4 <HandleUserInput+0x3bc>)
    dc1e:	2206      	movs	r2, #6
    dc20:	701a      	strb	r2, [r3, #0]
    dc22:	e05c      	b.n	dcde <HandleUserInput+0x3e6>
    dc24:	20000308 	.word	0x20000308
    dc28:	000177d4 	.word	0x000177d4
    dc2c:	20000369 	.word	0x20000369
    dc30:	20000940 	.word	0x20000940
    dc34:	00015405 	.word	0x00015405
    dc38:	00017041 	.word	0x00017041
    dc3c:	00015531 	.word	0x00015531
    dc40:	41222870 	.word	0x41222870
    dc44:	000163b9 	.word	0x000163b9
    dc48:	ca397ea4 	.word	0xca397ea4
    dc4c:	3f265b54 	.word	0x3f265b54
    dc50:	000170e5 	.word	0x000170e5
    dc54:	00014639 	.word	0x00014639
    dc58:	00014661 	.word	0x00014661
    dc5c:	437f0000 	.word	0x437f0000
    dc60:	000146dd 	.word	0x000146dd
    dc64:	2000030a 	.word	0x2000030a
    dc68:	2000036a 	.word	0x2000036a
    dc6c:	20001038 	.word	0x20001038
    dc70:	2000030b 	.word	0x2000030b
    dc74:	20000309 	.word	0x20000309
    dc78:	000177e8 	.word	0x000177e8
    dc7c:	00008d05 	.word	0x00008d05
    dc80:	2000030c 	.word	0x2000030c
    dc84:	0000d8e1 	.word	0x0000d8e1
    dc88:	200003ac 	.word	0x200003ac
    dc8c:	00002328 	.word	0x00002328
    dc90:	200003a8 	.word	0x200003a8
    dc94:	2000030d 	.word	0x2000030d
    dc98:	0000b095 	.word	0x0000b095
    dc9c:	20000398 	.word	0x20000398
    dca0:	20000394 	.word	0x20000394
    dca4:	0000b0c5 	.word	0x0000b0c5
    dca8:	20000390 	.word	0x20000390
    dcac:	2000038c 	.word	0x2000038c
    dcb0:	2000039c 	.word	0x2000039c
    dcb4:	20000386 	.word	0x20000386
    dcb8:	20000388 	.word	0x20000388
    dcbc:	000003e7 	.word	0x000003e7
	} else if(ButtonDownTime >= 1000 && !TurnSignalOn){ // Long Press
    dcc0:	4bc3      	ldr	r3, [pc, #780]	; (dfd0 <HandleUserInput+0x6d8>)
    dcc2:	681b      	ldr	r3, [r3, #0]
    dcc4:	4ac3      	ldr	r2, [pc, #780]	; (dfd4 <HandleUserInput+0x6dc>)
    dcc6:	4293      	cmp	r3, r2
    dcc8:	d909      	bls.n	dcde <HandleUserInput+0x3e6>
    dcca:	4bc3      	ldr	r3, [pc, #780]	; (dfd8 <HandleUserInput+0x6e0>)
    dccc:	781b      	ldrb	r3, [r3, #0]
    dcce:	2201      	movs	r2, #1
    dcd0:	4053      	eors	r3, r2
    dcd2:	b2db      	uxtb	r3, r3
    dcd4:	2b00      	cmp	r3, #0
    dcd6:	d002      	beq.n	dcde <HandleUserInput+0x3e6>
		ButtonPressType = LONG_PRESS;
    dcd8:	4bc0      	ldr	r3, [pc, #768]	; (dfdc <HandleUserInput+0x6e4>)
    dcda:	2207      	movs	r2, #7
    dcdc:	701a      	strb	r2, [r3, #0]
	}
	if(tapIndex > 0 && ButtonUpTime > 200){
    dcde:	4bc0      	ldr	r3, [pc, #768]	; (dfe0 <HandleUserInput+0x6e8>)
    dce0:	781b      	ldrb	r3, [r3, #0]
    dce2:	2b00      	cmp	r3, #0
    dce4:	d006      	beq.n	dcf4 <HandleUserInput+0x3fc>
    dce6:	4bbf      	ldr	r3, [pc, #764]	; (dfe4 <HandleUserInput+0x6ec>)
    dce8:	681b      	ldr	r3, [r3, #0]
    dcea:	2bc8      	cmp	r3, #200	; 0xc8
    dcec:	d902      	bls.n	dcf4 <HandleUserInput+0x3fc>
		tapSequence = 1;
    dcee:	4bbe      	ldr	r3, [pc, #760]	; (dfe8 <HandleUserInput+0x6f0>)
    dcf0:	2201      	movs	r2, #1
    dcf2:	701a      	strb	r2, [r3, #0]
	}
	if(tapSequence){
    dcf4:	4bbc      	ldr	r3, [pc, #752]	; (dfe8 <HandleUserInput+0x6f0>)
    dcf6:	781b      	ldrb	r3, [r3, #0]
    dcf8:	2b00      	cmp	r3, #0
    dcfa:	d03c      	beq.n	dd76 <HandleUserInput+0x47e>
		if(remote_type == REMOTE_UART_DUAL && VescRemoteX <= 110 && tapIndex == 1)
    dcfc:	4bbb      	ldr	r3, [pc, #748]	; (dfec <HandleUserInput+0x6f4>)
    dcfe:	781b      	ldrb	r3, [r3, #0]
    dd00:	2b03      	cmp	r3, #3
    dd02:	d10b      	bne.n	dd1c <HandleUserInput+0x424>
    dd04:	4bba      	ldr	r3, [pc, #744]	; (dff0 <HandleUserInput+0x6f8>)
    dd06:	781b      	ldrb	r3, [r3, #0]
    dd08:	2b6e      	cmp	r3, #110	; 0x6e
    dd0a:	d807      	bhi.n	dd1c <HandleUserInput+0x424>
    dd0c:	4bb4      	ldr	r3, [pc, #720]	; (dfe0 <HandleUserInput+0x6e8>)
    dd0e:	781b      	ldrb	r3, [r3, #0]
    dd10:	2b01      	cmp	r3, #1
    dd12:	d103      	bne.n	dd1c <HandleUserInput+0x424>
			ButtonPressType = LEFT_TAP;
    dd14:	4bb1      	ldr	r3, [pc, #708]	; (dfdc <HandleUserInput+0x6e4>)
    dd16:	2204      	movs	r2, #4
    dd18:	701a      	strb	r2, [r3, #0]
    dd1a:	e026      	b.n	dd6a <HandleUserInput+0x472>
		else if(remote_type == REMOTE_UART_DUAL && VescRemoteX >= 150 && tapIndex == 1)
    dd1c:	4bb3      	ldr	r3, [pc, #716]	; (dfec <HandleUserInput+0x6f4>)
    dd1e:	781b      	ldrb	r3, [r3, #0]
    dd20:	2b03      	cmp	r3, #3
    dd22:	d10b      	bne.n	dd3c <HandleUserInput+0x444>
    dd24:	4bb2      	ldr	r3, [pc, #712]	; (dff0 <HandleUserInput+0x6f8>)
    dd26:	781b      	ldrb	r3, [r3, #0]
    dd28:	2b95      	cmp	r3, #149	; 0x95
    dd2a:	d907      	bls.n	dd3c <HandleUserInput+0x444>
    dd2c:	4bac      	ldr	r3, [pc, #688]	; (dfe0 <HandleUserInput+0x6e8>)
    dd2e:	781b      	ldrb	r3, [r3, #0]
    dd30:	2b01      	cmp	r3, #1
    dd32:	d103      	bne.n	dd3c <HandleUserInput+0x444>
		ButtonPressType = RIGHT_TAP;
    dd34:	4ba9      	ldr	r3, [pc, #676]	; (dfdc <HandleUserInput+0x6e4>)
    dd36:	2205      	movs	r2, #5
    dd38:	701a      	strb	r2, [r3, #0]
    dd3a:	e016      	b.n	dd6a <HandleUserInput+0x472>
		else if(tapIndex == 1)
    dd3c:	4ba8      	ldr	r3, [pc, #672]	; (dfe0 <HandleUserInput+0x6e8>)
    dd3e:	781b      	ldrb	r3, [r3, #0]
    dd40:	2b01      	cmp	r3, #1
    dd42:	d103      	bne.n	dd4c <HandleUserInput+0x454>
			ButtonPressType = SINGLE_TAP;
    dd44:	4ba5      	ldr	r3, [pc, #660]	; (dfdc <HandleUserInput+0x6e4>)
    dd46:	2201      	movs	r2, #1
    dd48:	701a      	strb	r2, [r3, #0]
    dd4a:	e00e      	b.n	dd6a <HandleUserInput+0x472>
		else if(tapIndex == 2)
    dd4c:	4ba4      	ldr	r3, [pc, #656]	; (dfe0 <HandleUserInput+0x6e8>)
    dd4e:	781b      	ldrb	r3, [r3, #0]
    dd50:	2b02      	cmp	r3, #2
    dd52:	d103      	bne.n	dd5c <HandleUserInput+0x464>
			ButtonPressType = DOUBLE_TAP;
    dd54:	4ba1      	ldr	r3, [pc, #644]	; (dfdc <HandleUserInput+0x6e4>)
    dd56:	2202      	movs	r2, #2
    dd58:	701a      	strb	r2, [r3, #0]
    dd5a:	e006      	b.n	dd6a <HandleUserInput+0x472>
		else if(tapIndex == 3)
    dd5c:	4ba0      	ldr	r3, [pc, #640]	; (dfe0 <HandleUserInput+0x6e8>)
    dd5e:	781b      	ldrb	r3, [r3, #0]
    dd60:	2b03      	cmp	r3, #3
    dd62:	d102      	bne.n	dd6a <HandleUserInput+0x472>
			ButtonPressType = TRIPLE_TAP;
    dd64:	4b9d      	ldr	r3, [pc, #628]	; (dfdc <HandleUserInput+0x6e4>)
    dd66:	2203      	movs	r2, #3
    dd68:	701a      	strb	r2, [r3, #0]
		
		tapSequence = 0;
    dd6a:	4b9f      	ldr	r3, [pc, #636]	; (dfe8 <HandleUserInput+0x6f0>)
    dd6c:	2200      	movs	r2, #0
    dd6e:	701a      	strb	r2, [r3, #0]
		tapIndex = 0;
    dd70:	4b9b      	ldr	r3, [pc, #620]	; (dfe0 <HandleUserInput+0x6e8>)
    dd72:	2200      	movs	r2, #0
    dd74:	701a      	strb	r2, [r3, #0]
	}
	
	//////////////////////   Handle the aux output   /////////////////////
	//////////////////////////////////////////////////////////////////////
	if(AUX_ENABLED){
    dd76:	4b9f      	ldr	r3, [pc, #636]	; (dff4 <HandleUserInput+0x6fc>)
    dd78:	781b      	ldrb	r3, [r3, #0]
    dd7a:	2b00      	cmp	r3, #0
    dd7c:	d100      	bne.n	dd80 <HandleUserInput+0x488>
    dd7e:	e09f      	b.n	dec0 <HandleUserInput+0x5c8>
		switch(auxControlType){
    dd80:	4b9d      	ldr	r3, [pc, #628]	; (dff8 <HandleUserInput+0x700>)
    dd82:	781b      	ldrb	r3, [r3, #0]
    dd84:	2b01      	cmp	r3, #1
    dd86:	d014      	beq.n	ddb2 <HandleUserInput+0x4ba>
    dd88:	dc02      	bgt.n	dd90 <HandleUserInput+0x498>
    dd8a:	2b00      	cmp	r3, #0
    dd8c:	d003      	beq.n	dd96 <HandleUserInput+0x49e>
    dd8e:	e06b      	b.n	de68 <HandleUserInput+0x570>
    dd90:	2b02      	cmp	r3, #2
    dd92:	d031      	beq.n	ddf8 <HandleUserInput+0x500>
				check_time(&AuxOnTime);
				if(AUX_OUTPUT == true && ((millis() - AuxOnTime) >= (auxTimedDuration * 100)))
					AUX_OUTPUT = false;
				break;
			case AUX_PATTERN:
				break;
    dd94:	e068      	b.n	de68 <HandleUserInput+0x570>
				if(ButtonHeldTime > 500){
    dd96:	4b99      	ldr	r3, [pc, #612]	; (dffc <HandleUserInput+0x704>)
    dd98:	681a      	ldr	r2, [r3, #0]
    dd9a:	23fa      	movs	r3, #250	; 0xfa
    dd9c:	005b      	lsls	r3, r3, #1
    dd9e:	429a      	cmp	r2, r3
    dda0:	d903      	bls.n	ddaa <HandleUserInput+0x4b2>
					AUX_OUTPUT = true;
    dda2:	4b97      	ldr	r3, [pc, #604]	; (e000 <HandleUserInput+0x708>)
    dda4:	2201      	movs	r2, #1
    dda6:	701a      	strb	r2, [r3, #0]
				break;
    dda8:	e05e      	b.n	de68 <HandleUserInput+0x570>
					AUX_OUTPUT = false;
    ddaa:	4b95      	ldr	r3, [pc, #596]	; (e000 <HandleUserInput+0x708>)
    ddac:	2200      	movs	r2, #0
    ddae:	701a      	strb	r2, [r3, #0]
				break;
    ddb0:	e05a      	b.n	de68 <HandleUserInput+0x570>
				if((remote_type != REMOTE_UART_DUAL && single_aux_control == ButtonPressType)
    ddb2:	4b8e      	ldr	r3, [pc, #568]	; (dfec <HandleUserInput+0x6f4>)
    ddb4:	781b      	ldrb	r3, [r3, #0]
    ddb6:	2b03      	cmp	r3, #3
    ddb8:	d005      	beq.n	ddc6 <HandleUserInput+0x4ce>
    ddba:	4b92      	ldr	r3, [pc, #584]	; (e004 <HandleUserInput+0x70c>)
    ddbc:	781a      	ldrb	r2, [r3, #0]
    ddbe:	4b87      	ldr	r3, [pc, #540]	; (dfdc <HandleUserInput+0x6e4>)
    ddc0:	781b      	ldrb	r3, [r3, #0]
    ddc2:	429a      	cmp	r2, r3
    ddc4:	d009      	beq.n	ddda <HandleUserInput+0x4e2>
					|| (remote_type == REMOTE_UART_DUAL && dual_aux_control == ButtonPressType)) {
    ddc6:	4b89      	ldr	r3, [pc, #548]	; (dfec <HandleUserInput+0x6f4>)
    ddc8:	781b      	ldrb	r3, [r3, #0]
    ddca:	2b03      	cmp	r3, #3
    ddcc:	d149      	bne.n	de62 <HandleUserInput+0x56a>
    ddce:	4b8e      	ldr	r3, [pc, #568]	; (e008 <HandleUserInput+0x710>)
    ddd0:	781a      	ldrb	r2, [r3, #0]
    ddd2:	4b82      	ldr	r3, [pc, #520]	; (dfdc <HandleUserInput+0x6e4>)
    ddd4:	781b      	ldrb	r3, [r3, #0]
    ddd6:	429a      	cmp	r2, r3
    ddd8:	d143      	bne.n	de62 <HandleUserInput+0x56a>
					AUX_OUTPUT = !AUX_OUTPUT;
    ddda:	4b89      	ldr	r3, [pc, #548]	; (e000 <HandleUserInput+0x708>)
    dddc:	781b      	ldrb	r3, [r3, #0]
    ddde:	1e5a      	subs	r2, r3, #1
    dde0:	4193      	sbcs	r3, r2
    dde2:	b2db      	uxtb	r3, r3
    dde4:	2201      	movs	r2, #1
    dde6:	4053      	eors	r3, r2
    dde8:	b2db      	uxtb	r3, r3
    ddea:	1c1a      	adds	r2, r3, #0
    ddec:	2301      	movs	r3, #1
    ddee:	4013      	ands	r3, r2
    ddf0:	b2da      	uxtb	r2, r3
    ddf2:	4b83      	ldr	r3, [pc, #524]	; (e000 <HandleUserInput+0x708>)
    ddf4:	701a      	strb	r2, [r3, #0]
				break;
    ddf6:	e034      	b.n	de62 <HandleUserInput+0x56a>
				if((remote_type != REMOTE_UART_DUAL && single_aux_control == ButtonPressType)
    ddf8:	4b7c      	ldr	r3, [pc, #496]	; (dfec <HandleUserInput+0x6f4>)
    ddfa:	781b      	ldrb	r3, [r3, #0]
    ddfc:	2b03      	cmp	r3, #3
    ddfe:	d005      	beq.n	de0c <HandleUserInput+0x514>
    de00:	4b80      	ldr	r3, [pc, #512]	; (e004 <HandleUserInput+0x70c>)
    de02:	781a      	ldrb	r2, [r3, #0]
    de04:	4b75      	ldr	r3, [pc, #468]	; (dfdc <HandleUserInput+0x6e4>)
    de06:	781b      	ldrb	r3, [r3, #0]
    de08:	429a      	cmp	r2, r3
    de0a:	d009      	beq.n	de20 <HandleUserInput+0x528>
					|| (remote_type == REMOTE_UART_DUAL && dual_aux_control == ButtonPressType)) {
    de0c:	4b77      	ldr	r3, [pc, #476]	; (dfec <HandleUserInput+0x6f4>)
    de0e:	781b      	ldrb	r3, [r3, #0]
    de10:	2b03      	cmp	r3, #3
    de12:	d10d      	bne.n	de30 <HandleUserInput+0x538>
    de14:	4b7c      	ldr	r3, [pc, #496]	; (e008 <HandleUserInput+0x710>)
    de16:	781a      	ldrb	r2, [r3, #0]
    de18:	4b70      	ldr	r3, [pc, #448]	; (dfdc <HandleUserInput+0x6e4>)
    de1a:	781b      	ldrb	r3, [r3, #0]
    de1c:	429a      	cmp	r2, r3
    de1e:	d107      	bne.n	de30 <HandleUserInput+0x538>
					AUX_OUTPUT = true;
    de20:	4b77      	ldr	r3, [pc, #476]	; (e000 <HandleUserInput+0x708>)
    de22:	2201      	movs	r2, #1
    de24:	701a      	strb	r2, [r3, #0]
					AuxOnTime = millis();
    de26:	4b79      	ldr	r3, [pc, #484]	; (e00c <HandleUserInput+0x714>)
    de28:	4798      	blx	r3
    de2a:	0002      	movs	r2, r0
    de2c:	4b78      	ldr	r3, [pc, #480]	; (e010 <HandleUserInput+0x718>)
    de2e:	601a      	str	r2, [r3, #0]
				check_time(&AuxOnTime);
    de30:	4b77      	ldr	r3, [pc, #476]	; (e010 <HandleUserInput+0x718>)
    de32:	0018      	movs	r0, r3
    de34:	4b77      	ldr	r3, [pc, #476]	; (e014 <HandleUserInput+0x71c>)
    de36:	4798      	blx	r3
				if(AUX_OUTPUT == true && ((millis() - AuxOnTime) >= (auxTimedDuration * 100)))
    de38:	4b71      	ldr	r3, [pc, #452]	; (e000 <HandleUserInput+0x708>)
    de3a:	781b      	ldrb	r3, [r3, #0]
    de3c:	2b00      	cmp	r3, #0
    de3e:	d012      	beq.n	de66 <HandleUserInput+0x56e>
    de40:	4b72      	ldr	r3, [pc, #456]	; (e00c <HandleUserInput+0x714>)
    de42:	4798      	blx	r3
    de44:	0002      	movs	r2, r0
    de46:	4b72      	ldr	r3, [pc, #456]	; (e010 <HandleUserInput+0x718>)
    de48:	681b      	ldr	r3, [r3, #0]
    de4a:	1ad3      	subs	r3, r2, r3
    de4c:	4a72      	ldr	r2, [pc, #456]	; (e018 <HandleUserInput+0x720>)
    de4e:	7812      	ldrb	r2, [r2, #0]
    de50:	0011      	movs	r1, r2
    de52:	2264      	movs	r2, #100	; 0x64
    de54:	434a      	muls	r2, r1
    de56:	4293      	cmp	r3, r2
    de58:	d305      	bcc.n	de66 <HandleUserInput+0x56e>
					AUX_OUTPUT = false;
    de5a:	4b69      	ldr	r3, [pc, #420]	; (e000 <HandleUserInput+0x708>)
    de5c:	2200      	movs	r2, #0
    de5e:	701a      	strb	r2, [r3, #0]
				break;
    de60:	e001      	b.n	de66 <HandleUserInput+0x56e>
				break;
    de62:	46c0      	nop			; (mov r8, r8)
    de64:	e000      	b.n	de68 <HandleUserInput+0x570>
				break;
    de66:	46c0      	nop			; (mov r8, r8)
		}

		if(AppAuxButton == 1 && lAppAuxButton == 0) {
    de68:	4b6c      	ldr	r3, [pc, #432]	; (e01c <HandleUserInput+0x724>)
    de6a:	781b      	ldrb	r3, [r3, #0]
    de6c:	2b01      	cmp	r3, #1
    de6e:	d107      	bne.n	de80 <HandleUserInput+0x588>
    de70:	4b6b      	ldr	r3, [pc, #428]	; (e020 <HandleUserInput+0x728>)
    de72:	781b      	ldrb	r3, [r3, #0]
    de74:	2b00      	cmp	r3, #0
    de76:	d103      	bne.n	de80 <HandleUserInput+0x588>
			AUX_OUTPUT = true;
    de78:	4b61      	ldr	r3, [pc, #388]	; (e000 <HandleUserInput+0x708>)
    de7a:	2201      	movs	r2, #1
    de7c:	701a      	strb	r2, [r3, #0]
    de7e:	e00a      	b.n	de96 <HandleUserInput+0x59e>
		} else if(AppAuxButton == 0 && lAppAuxButton == 1){
    de80:	4b66      	ldr	r3, [pc, #408]	; (e01c <HandleUserInput+0x724>)
    de82:	781b      	ldrb	r3, [r3, #0]
    de84:	2b00      	cmp	r3, #0
    de86:	d106      	bne.n	de96 <HandleUserInput+0x59e>
    de88:	4b65      	ldr	r3, [pc, #404]	; (e020 <HandleUserInput+0x728>)
    de8a:	781b      	ldrb	r3, [r3, #0]
    de8c:	2b01      	cmp	r3, #1
    de8e:	d102      	bne.n	de96 <HandleUserInput+0x59e>
			AUX_OUTPUT = false;
    de90:	4b5b      	ldr	r3, [pc, #364]	; (e000 <HandleUserInput+0x708>)
    de92:	2200      	movs	r2, #0
    de94:	701a      	strb	r2, [r3, #0]
		}
		lAppAuxButton = AppAuxButton;
    de96:	4b61      	ldr	r3, [pc, #388]	; (e01c <HandleUserInput+0x724>)
    de98:	781a      	ldrb	r2, [r3, #0]
    de9a:	4b61      	ldr	r3, [pc, #388]	; (e020 <HandleUserInput+0x728>)
    de9c:	701a      	strb	r2, [r3, #0]

		port_pin_set_output_level(AUX_PIN, !AUX_OUTPUT);
    de9e:	4b58      	ldr	r3, [pc, #352]	; (e000 <HandleUserInput+0x708>)
    dea0:	781b      	ldrb	r3, [r3, #0]
    dea2:	1e5a      	subs	r2, r3, #1
    dea4:	4193      	sbcs	r3, r2
    dea6:	b2db      	uxtb	r3, r3
    dea8:	2201      	movs	r2, #1
    deaa:	4053      	eors	r3, r2
    deac:	b2db      	uxtb	r3, r3
    deae:	1c1a      	adds	r2, r3, #0
    deb0:	2301      	movs	r3, #1
    deb2:	4013      	ands	r3, r2
    deb4:	b2db      	uxtb	r3, r3
    deb6:	0019      	movs	r1, r3
    deb8:	2008      	movs	r0, #8
    deba:	4b5a      	ldr	r3, [pc, #360]	; (e024 <HandleUserInput+0x72c>)
    debc:	4798      	blx	r3
    debe:	e003      	b.n	dec8 <HandleUserInput+0x5d0>
	}
	else{
		port_pin_set_output_level(AUX_PIN, true);
    dec0:	2101      	movs	r1, #1
    dec2:	2008      	movs	r0, #8
    dec4:	4b57      	ldr	r3, [pc, #348]	; (e024 <HandleUserInput+0x72c>)
    dec6:	4798      	blx	r3
	}

	/////////////   Handle the side, head, and tail lights   /////////////
	//////////////////////////////////////////////////////////////////////
	if(ButtonPressType != PRESS_NONE){
    dec8:	4b44      	ldr	r3, [pc, #272]	; (dfdc <HandleUserInput+0x6e4>)
    deca:	781b      	ldrb	r3, [r3, #0]
    decc:	2b00      	cmp	r3, #0
    dece:	d100      	bne.n	ded2 <HandleUserInput+0x5da>
    ded0:	e1a5      	b.n	e21e <HandleUserInput+0x926>
		if(remote_type != REMOTE_UART_DUAL){ // If single axis remote is connected
    ded2:	4b46      	ldr	r3, [pc, #280]	; (dfec <HandleUserInput+0x6f4>)
    ded4:	781b      	ldrb	r3, [r3, #0]
    ded6:	2b03      	cmp	r3, #3
    ded8:	d100      	bne.n	dedc <HandleUserInput+0x5e4>
    deda:	e0cc      	b.n	e076 <HandleUserInput+0x77e>
			if(single_all_control == ButtonPressType){
    dedc:	4b52      	ldr	r3, [pc, #328]	; (e028 <HandleUserInput+0x730>)
    dede:	781a      	ldrb	r2, [r3, #0]
    dee0:	4b3e      	ldr	r3, [pc, #248]	; (dfdc <HandleUserInput+0x6e4>)
    dee2:	781b      	ldrb	r3, [r3, #0]
    dee4:	429a      	cmp	r2, r3
    dee6:	d108      	bne.n	defa <HandleUserInput+0x602>
				LIGHTS_ON = !LIGHTS_ON;
    dee8:	4b50      	ldr	r3, [pc, #320]	; (e02c <HandleUserInput+0x734>)
    deea:	781b      	ldrb	r3, [r3, #0]
    deec:	425a      	negs	r2, r3
    deee:	4153      	adcs	r3, r2
    def0:	b2db      	uxtb	r3, r3
    def2:	001a      	movs	r2, r3
    def4:	4b4d      	ldr	r3, [pc, #308]	; (e02c <HandleUserInput+0x734>)
    def6:	701a      	strb	r2, [r3, #0]
    def8:	e191      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(single_head_control == ButtonPressType){
    defa:	4b4d      	ldr	r3, [pc, #308]	; (e030 <HandleUserInput+0x738>)
    defc:	781a      	ldrb	r2, [r3, #0]
    defe:	4b37      	ldr	r3, [pc, #220]	; (dfdc <HandleUserInput+0x6e4>)
    df00:	781b      	ldrb	r3, [r3, #0]
    df02:	429a      	cmp	r2, r3
    df04:	d123      	bne.n	df4e <HandleUserInput+0x656>
				if(!LIGHTS_ON){
    df06:	4b49      	ldr	r3, [pc, #292]	; (e02c <HandleUserInput+0x734>)
    df08:	781b      	ldrb	r3, [r3, #0]
    df0a:	2b00      	cmp	r3, #0
    df0c:	d109      	bne.n	df22 <HandleUserInput+0x62a>
					HEADLIGHTS = true;
    df0e:	4b49      	ldr	r3, [pc, #292]	; (e034 <HandleUserInput+0x73c>)
    df10:	2201      	movs	r2, #1
    df12:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    df14:	4b48      	ldr	r3, [pc, #288]	; (e038 <HandleUserInput+0x740>)
    df16:	2200      	movs	r2, #0
    df18:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    df1a:	4b44      	ldr	r3, [pc, #272]	; (e02c <HandleUserInput+0x734>)
    df1c:	2201      	movs	r2, #1
    df1e:	701a      	strb	r2, [r3, #0]
    df20:	e17d      	b.n	e21e <HandleUserInput+0x926>
				}

				else if(SIDELIGHTS)
    df22:	4b45      	ldr	r3, [pc, #276]	; (e038 <HandleUserInput+0x740>)
    df24:	781b      	ldrb	r3, [r3, #0]
    df26:	2b00      	cmp	r3, #0
    df28:	d008      	beq.n	df3c <HandleUserInput+0x644>
				HEADLIGHTS = !HEADLIGHTS;
    df2a:	4b42      	ldr	r3, [pc, #264]	; (e034 <HandleUserInput+0x73c>)
    df2c:	781b      	ldrb	r3, [r3, #0]
    df2e:	425a      	negs	r2, r3
    df30:	4153      	adcs	r3, r2
    df32:	b2db      	uxtb	r3, r3
    df34:	001a      	movs	r2, r3
    df36:	4b3f      	ldr	r3, [pc, #252]	; (e034 <HandleUserInput+0x73c>)
    df38:	701a      	strb	r2, [r3, #0]
    df3a:	e170      	b.n	e21e <HandleUserInput+0x926>
				else
				LIGHTS_ON = !LIGHTS_ON;
    df3c:	4b3b      	ldr	r3, [pc, #236]	; (e02c <HandleUserInput+0x734>)
    df3e:	781b      	ldrb	r3, [r3, #0]
    df40:	425a      	negs	r2, r3
    df42:	4153      	adcs	r3, r2
    df44:	b2db      	uxtb	r3, r3
    df46:	001a      	movs	r2, r3
    df48:	4b38      	ldr	r3, [pc, #224]	; (e02c <HandleUserInput+0x734>)
    df4a:	701a      	strb	r2, [r3, #0]
    df4c:	e167      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(single_side_control == ButtonPressType){
    df4e:	4b3b      	ldr	r3, [pc, #236]	; (e03c <HandleUserInput+0x744>)
    df50:	781a      	ldrb	r2, [r3, #0]
    df52:	4b22      	ldr	r3, [pc, #136]	; (dfdc <HandleUserInput+0x6e4>)
    df54:	781b      	ldrb	r3, [r3, #0]
    df56:	429a      	cmp	r2, r3
    df58:	d123      	bne.n	dfa2 <HandleUserInput+0x6aa>
				if(!LIGHTS_ON){
    df5a:	4b34      	ldr	r3, [pc, #208]	; (e02c <HandleUserInput+0x734>)
    df5c:	781b      	ldrb	r3, [r3, #0]
    df5e:	2b00      	cmp	r3, #0
    df60:	d109      	bne.n	df76 <HandleUserInput+0x67e>
					HEADLIGHTS = false;
    df62:	4b34      	ldr	r3, [pc, #208]	; (e034 <HandleUserInput+0x73c>)
    df64:	2200      	movs	r2, #0
    df66:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = true;
    df68:	4b33      	ldr	r3, [pc, #204]	; (e038 <HandleUserInput+0x740>)
    df6a:	2201      	movs	r2, #1
    df6c:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    df6e:	4b2f      	ldr	r3, [pc, #188]	; (e02c <HandleUserInput+0x734>)
    df70:	2201      	movs	r2, #1
    df72:	701a      	strb	r2, [r3, #0]
    df74:	e153      	b.n	e21e <HandleUserInput+0x926>
				}
				else if(HEADLIGHTS)
    df76:	4b2f      	ldr	r3, [pc, #188]	; (e034 <HandleUserInput+0x73c>)
    df78:	781b      	ldrb	r3, [r3, #0]
    df7a:	2b00      	cmp	r3, #0
    df7c:	d008      	beq.n	df90 <HandleUserInput+0x698>
				SIDELIGHTS = !SIDELIGHTS;
    df7e:	4b2e      	ldr	r3, [pc, #184]	; (e038 <HandleUserInput+0x740>)
    df80:	781b      	ldrb	r3, [r3, #0]
    df82:	425a      	negs	r2, r3
    df84:	4153      	adcs	r3, r2
    df86:	b2db      	uxtb	r3, r3
    df88:	001a      	movs	r2, r3
    df8a:	4b2b      	ldr	r3, [pc, #172]	; (e038 <HandleUserInput+0x740>)
    df8c:	701a      	strb	r2, [r3, #0]
    df8e:	e146      	b.n	e21e <HandleUserInput+0x926>
				else
				LIGHTS_ON = !LIGHTS_ON;
    df90:	4b26      	ldr	r3, [pc, #152]	; (e02c <HandleUserInput+0x734>)
    df92:	781b      	ldrb	r3, [r3, #0]
    df94:	425a      	negs	r2, r3
    df96:	4153      	adcs	r3, r2
    df98:	b2db      	uxtb	r3, r3
    df9a:	001a      	movs	r2, r3
    df9c:	4b23      	ldr	r3, [pc, #140]	; (e02c <HandleUserInput+0x734>)
    df9e:	701a      	strb	r2, [r3, #0]
    dfa0:	e13d      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(single_down_control == ButtonPressType){
    dfa2:	4b27      	ldr	r3, [pc, #156]	; (e040 <HandleUserInput+0x748>)
    dfa4:	781a      	ldrb	r2, [r3, #0]
    dfa6:	4b0d      	ldr	r3, [pc, #52]	; (dfdc <HandleUserInput+0x6e4>)
    dfa8:	781b      	ldrb	r3, [r3, #0]
    dfaa:	429a      	cmp	r2, r3
    dfac:	d14c      	bne.n	e048 <HandleUserInput+0x750>
				if(light_mode == 0)
    dfae:	4b25      	ldr	r3, [pc, #148]	; (e044 <HandleUserInput+0x74c>)
    dfb0:	781b      	ldrb	r3, [r3, #0]
    dfb2:	2b00      	cmp	r3, #0
    dfb4:	d105      	bne.n	dfc2 <HandleUserInput+0x6ca>
					light_mode = light_modes - 1;
    dfb6:	2309      	movs	r3, #9
    dfb8:	3b01      	subs	r3, #1
    dfba:	b2da      	uxtb	r2, r3
    dfbc:	4b21      	ldr	r3, [pc, #132]	; (e044 <HandleUserInput+0x74c>)
    dfbe:	701a      	strb	r2, [r3, #0]
    dfc0:	e12d      	b.n	e21e <HandleUserInput+0x926>
				else
					light_mode--;
    dfc2:	4b20      	ldr	r3, [pc, #128]	; (e044 <HandleUserInput+0x74c>)
    dfc4:	781b      	ldrb	r3, [r3, #0]
    dfc6:	3b01      	subs	r3, #1
    dfc8:	b2da      	uxtb	r2, r3
    dfca:	4b1e      	ldr	r3, [pc, #120]	; (e044 <HandleUserInput+0x74c>)
    dfcc:	701a      	strb	r2, [r3, #0]
    dfce:	e126      	b.n	e21e <HandleUserInput+0x926>
    dfd0:	20000390 	.word	0x20000390
    dfd4:	000003e7 	.word	0x000003e7
    dfd8:	2000039c 	.word	0x2000039c
    dfdc:	20000386 	.word	0x20000386
    dfe0:	20000388 	.word	0x20000388
    dfe4:	20000394 	.word	0x20000394
    dfe8:	20000387 	.word	0x20000387
    dfec:	20000308 	.word	0x20000308
    dff0:	20000371 	.word	0x20000371
    dff4:	20000373 	.word	0x20000373
    dff8:	20000376 	.word	0x20000376
    dffc:	2000038c 	.word	0x2000038c
    e000:	20000375 	.word	0x20000375
    e004:	20000378 	.word	0x20000378
    e008:	2000037e 	.word	0x2000037e
    e00c:	0000b095 	.word	0x0000b095
    e010:	200003a0 	.word	0x200003a0
    e014:	0000b0c5 	.word	0x0000b0c5
    e018:	20000377 	.word	0x20000377
    e01c:	20000384 	.word	0x20000384
    e020:	20000385 	.word	0x20000385
    e024:	00008d49 	.word	0x00008d49
    e028:	20000379 	.word	0x20000379
    e02c:	200000a3 	.word	0x200000a3
    e030:	2000037a 	.word	0x2000037a
    e034:	20000322 	.word	0x20000322
    e038:	200000a2 	.word	0x200000a2
    e03c:	2000037b 	.word	0x2000037b
    e040:	2000037d 	.word	0x2000037d
    e044:	2000001b 	.word	0x2000001b
			}
			else if(single_up_control == ButtonPressType){
    e048:	4b79      	ldr	r3, [pc, #484]	; (e230 <HandleUserInput+0x938>)
    e04a:	781a      	ldrb	r2, [r3, #0]
    e04c:	4b79      	ldr	r3, [pc, #484]	; (e234 <HandleUserInput+0x93c>)
    e04e:	781b      	ldrb	r3, [r3, #0]
    e050:	429a      	cmp	r2, r3
    e052:	d000      	beq.n	e056 <HandleUserInput+0x75e>
    e054:	e0e3      	b.n	e21e <HandleUserInput+0x926>
				light_mode++;
    e056:	4b78      	ldr	r3, [pc, #480]	; (e238 <HandleUserInput+0x940>)
    e058:	781b      	ldrb	r3, [r3, #0]
    e05a:	3301      	adds	r3, #1
    e05c:	b2da      	uxtb	r2, r3
    e05e:	4b76      	ldr	r3, [pc, #472]	; (e238 <HandleUserInput+0x940>)
    e060:	701a      	strb	r2, [r3, #0]
				if(light_mode >= light_modes)
    e062:	4b75      	ldr	r3, [pc, #468]	; (e238 <HandleUserInput+0x940>)
    e064:	781b      	ldrb	r3, [r3, #0]
    e066:	2209      	movs	r2, #9
    e068:	4293      	cmp	r3, r2
    e06a:	d200      	bcs.n	e06e <HandleUserInput+0x776>
    e06c:	e0d7      	b.n	e21e <HandleUserInput+0x926>
					light_mode = 0;
    e06e:	4b72      	ldr	r3, [pc, #456]	; (e238 <HandleUserInput+0x940>)
    e070:	2200      	movs	r2, #0
    e072:	701a      	strb	r2, [r3, #0]
    e074:	e0d3      	b.n	e21e <HandleUserInput+0x926>
			}
		}
		else if(remote_type == REMOTE_UART_DUAL){ // If dual axis remote is connected
    e076:	4b71      	ldr	r3, [pc, #452]	; (e23c <HandleUserInput+0x944>)
    e078:	781b      	ldrb	r3, [r3, #0]
    e07a:	2b03      	cmp	r3, #3
    e07c:	d000      	beq.n	e080 <HandleUserInput+0x788>
    e07e:	e0ce      	b.n	e21e <HandleUserInput+0x926>
			if(dual_all_control == ButtonPressType){
    e080:	4b6f      	ldr	r3, [pc, #444]	; (e240 <HandleUserInput+0x948>)
    e082:	781a      	ldrb	r2, [r3, #0]
    e084:	4b6b      	ldr	r3, [pc, #428]	; (e234 <HandleUserInput+0x93c>)
    e086:	781b      	ldrb	r3, [r3, #0]
    e088:	429a      	cmp	r2, r3
    e08a:	d108      	bne.n	e09e <HandleUserInput+0x7a6>
				LIGHTS_ON = !LIGHTS_ON;
    e08c:	4b6d      	ldr	r3, [pc, #436]	; (e244 <HandleUserInput+0x94c>)
    e08e:	781b      	ldrb	r3, [r3, #0]
    e090:	425a      	negs	r2, r3
    e092:	4153      	adcs	r3, r2
    e094:	b2db      	uxtb	r3, r3
    e096:	001a      	movs	r2, r3
    e098:	4b6a      	ldr	r3, [pc, #424]	; (e244 <HandleUserInput+0x94c>)
    e09a:	701a      	strb	r2, [r3, #0]
    e09c:	e0bf      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(dual_head_control == ButtonPressType){
    e09e:	4b6a      	ldr	r3, [pc, #424]	; (e248 <HandleUserInput+0x950>)
    e0a0:	781a      	ldrb	r2, [r3, #0]
    e0a2:	4b64      	ldr	r3, [pc, #400]	; (e234 <HandleUserInput+0x93c>)
    e0a4:	781b      	ldrb	r3, [r3, #0]
    e0a6:	429a      	cmp	r2, r3
    e0a8:	d123      	bne.n	e0f2 <HandleUserInput+0x7fa>
				if(!LIGHTS_ON){
    e0aa:	4b66      	ldr	r3, [pc, #408]	; (e244 <HandleUserInput+0x94c>)
    e0ac:	781b      	ldrb	r3, [r3, #0]
    e0ae:	2b00      	cmp	r3, #0
    e0b0:	d109      	bne.n	e0c6 <HandleUserInput+0x7ce>
					HEADLIGHTS = true;
    e0b2:	4b66      	ldr	r3, [pc, #408]	; (e24c <HandleUserInput+0x954>)
    e0b4:	2201      	movs	r2, #1
    e0b6:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    e0b8:	4b65      	ldr	r3, [pc, #404]	; (e250 <HandleUserInput+0x958>)
    e0ba:	2200      	movs	r2, #0
    e0bc:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    e0be:	4b61      	ldr	r3, [pc, #388]	; (e244 <HandleUserInput+0x94c>)
    e0c0:	2201      	movs	r2, #1
    e0c2:	701a      	strb	r2, [r3, #0]
    e0c4:	e0ab      	b.n	e21e <HandleUserInput+0x926>
				}

				else if(SIDELIGHTS)
    e0c6:	4b62      	ldr	r3, [pc, #392]	; (e250 <HandleUserInput+0x958>)
    e0c8:	781b      	ldrb	r3, [r3, #0]
    e0ca:	2b00      	cmp	r3, #0
    e0cc:	d008      	beq.n	e0e0 <HandleUserInput+0x7e8>
				HEADLIGHTS = !HEADLIGHTS;
    e0ce:	4b5f      	ldr	r3, [pc, #380]	; (e24c <HandleUserInput+0x954>)
    e0d0:	781b      	ldrb	r3, [r3, #0]
    e0d2:	425a      	negs	r2, r3
    e0d4:	4153      	adcs	r3, r2
    e0d6:	b2db      	uxtb	r3, r3
    e0d8:	001a      	movs	r2, r3
    e0da:	4b5c      	ldr	r3, [pc, #368]	; (e24c <HandleUserInput+0x954>)
    e0dc:	701a      	strb	r2, [r3, #0]
    e0de:	e09e      	b.n	e21e <HandleUserInput+0x926>
				else
				LIGHTS_ON = !LIGHTS_ON;
    e0e0:	4b58      	ldr	r3, [pc, #352]	; (e244 <HandleUserInput+0x94c>)
    e0e2:	781b      	ldrb	r3, [r3, #0]
    e0e4:	425a      	negs	r2, r3
    e0e6:	4153      	adcs	r3, r2
    e0e8:	b2db      	uxtb	r3, r3
    e0ea:	001a      	movs	r2, r3
    e0ec:	4b55      	ldr	r3, [pc, #340]	; (e244 <HandleUserInput+0x94c>)
    e0ee:	701a      	strb	r2, [r3, #0]
    e0f0:	e095      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(dual_side_control == ButtonPressType){
    e0f2:	4b58      	ldr	r3, [pc, #352]	; (e254 <HandleUserInput+0x95c>)
    e0f4:	781a      	ldrb	r2, [r3, #0]
    e0f6:	4b4f      	ldr	r3, [pc, #316]	; (e234 <HandleUserInput+0x93c>)
    e0f8:	781b      	ldrb	r3, [r3, #0]
    e0fa:	429a      	cmp	r2, r3
    e0fc:	d123      	bne.n	e146 <HandleUserInput+0x84e>
				if(!LIGHTS_ON){
    e0fe:	4b51      	ldr	r3, [pc, #324]	; (e244 <HandleUserInput+0x94c>)
    e100:	781b      	ldrb	r3, [r3, #0]
    e102:	2b00      	cmp	r3, #0
    e104:	d109      	bne.n	e11a <HandleUserInput+0x822>
					HEADLIGHTS = false;
    e106:	4b51      	ldr	r3, [pc, #324]	; (e24c <HandleUserInput+0x954>)
    e108:	2200      	movs	r2, #0
    e10a:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = true;
    e10c:	4b50      	ldr	r3, [pc, #320]	; (e250 <HandleUserInput+0x958>)
    e10e:	2201      	movs	r2, #1
    e110:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    e112:	4b4c      	ldr	r3, [pc, #304]	; (e244 <HandleUserInput+0x94c>)
    e114:	2201      	movs	r2, #1
    e116:	701a      	strb	r2, [r3, #0]
    e118:	e081      	b.n	e21e <HandleUserInput+0x926>
				}
				else if(HEADLIGHTS)
    e11a:	4b4c      	ldr	r3, [pc, #304]	; (e24c <HandleUserInput+0x954>)
    e11c:	781b      	ldrb	r3, [r3, #0]
    e11e:	2b00      	cmp	r3, #0
    e120:	d008      	beq.n	e134 <HandleUserInput+0x83c>
				SIDELIGHTS = !SIDELIGHTS;
    e122:	4b4b      	ldr	r3, [pc, #300]	; (e250 <HandleUserInput+0x958>)
    e124:	781b      	ldrb	r3, [r3, #0]
    e126:	425a      	negs	r2, r3
    e128:	4153      	adcs	r3, r2
    e12a:	b2db      	uxtb	r3, r3
    e12c:	001a      	movs	r2, r3
    e12e:	4b48      	ldr	r3, [pc, #288]	; (e250 <HandleUserInput+0x958>)
    e130:	701a      	strb	r2, [r3, #0]
    e132:	e074      	b.n	e21e <HandleUserInput+0x926>
				else
				LIGHTS_ON = !LIGHTS_ON;
    e134:	4b43      	ldr	r3, [pc, #268]	; (e244 <HandleUserInput+0x94c>)
    e136:	781b      	ldrb	r3, [r3, #0]
    e138:	425a      	negs	r2, r3
    e13a:	4153      	adcs	r3, r2
    e13c:	b2db      	uxtb	r3, r3
    e13e:	001a      	movs	r2, r3
    e140:	4b40      	ldr	r3, [pc, #256]	; (e244 <HandleUserInput+0x94c>)
    e142:	701a      	strb	r2, [r3, #0]
    e144:	e06b      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(dual_down_control == ButtonPressType){
    e146:	4b44      	ldr	r3, [pc, #272]	; (e258 <HandleUserInput+0x960>)
    e148:	781a      	ldrb	r2, [r3, #0]
    e14a:	4b3a      	ldr	r3, [pc, #232]	; (e234 <HandleUserInput+0x93c>)
    e14c:	781b      	ldrb	r3, [r3, #0]
    e14e:	429a      	cmp	r2, r3
    e150:	d110      	bne.n	e174 <HandleUserInput+0x87c>
				if(light_mode == 0)
    e152:	4b39      	ldr	r3, [pc, #228]	; (e238 <HandleUserInput+0x940>)
    e154:	781b      	ldrb	r3, [r3, #0]
    e156:	2b00      	cmp	r3, #0
    e158:	d105      	bne.n	e166 <HandleUserInput+0x86e>
					light_mode = light_modes - 1;
    e15a:	2309      	movs	r3, #9
    e15c:	3b01      	subs	r3, #1
    e15e:	b2da      	uxtb	r2, r3
    e160:	4b35      	ldr	r3, [pc, #212]	; (e238 <HandleUserInput+0x940>)
    e162:	701a      	strb	r2, [r3, #0]
    e164:	e05b      	b.n	e21e <HandleUserInput+0x926>
				else
					light_mode--;
    e166:	4b34      	ldr	r3, [pc, #208]	; (e238 <HandleUserInput+0x940>)
    e168:	781b      	ldrb	r3, [r3, #0]
    e16a:	3b01      	subs	r3, #1
    e16c:	b2da      	uxtb	r2, r3
    e16e:	4b32      	ldr	r3, [pc, #200]	; (e238 <HandleUserInput+0x940>)
    e170:	701a      	strb	r2, [r3, #0]
    e172:	e054      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(dual_up_control == ButtonPressType){
    e174:	4b39      	ldr	r3, [pc, #228]	; (e25c <HandleUserInput+0x964>)
    e176:	781a      	ldrb	r2, [r3, #0]
    e178:	4b2e      	ldr	r3, [pc, #184]	; (e234 <HandleUserInput+0x93c>)
    e17a:	781b      	ldrb	r3, [r3, #0]
    e17c:	429a      	cmp	r2, r3
    e17e:	d10e      	bne.n	e19e <HandleUserInput+0x8a6>
				light_mode++;
    e180:	4b2d      	ldr	r3, [pc, #180]	; (e238 <HandleUserInput+0x940>)
    e182:	781b      	ldrb	r3, [r3, #0]
    e184:	3301      	adds	r3, #1
    e186:	b2da      	uxtb	r2, r3
    e188:	4b2b      	ldr	r3, [pc, #172]	; (e238 <HandleUserInput+0x940>)
    e18a:	701a      	strb	r2, [r3, #0]
				if(light_mode >= light_modes)
    e18c:	4b2a      	ldr	r3, [pc, #168]	; (e238 <HandleUserInput+0x940>)
    e18e:	781b      	ldrb	r3, [r3, #0]
    e190:	2209      	movs	r2, #9
    e192:	4293      	cmp	r3, r2
    e194:	d343      	bcc.n	e21e <HandleUserInput+0x926>
					light_mode = 0;
    e196:	4b28      	ldr	r3, [pc, #160]	; (e238 <HandleUserInput+0x940>)
    e198:	2200      	movs	r2, #0
    e19a:	701a      	strb	r2, [r3, #0]
    e19c:	e03f      	b.n	e21e <HandleUserInput+0x926>
			}
			else if(TURN_ENABLED == 1 && ButtonHeldTime > 500){
    e19e:	4b30      	ldr	r3, [pc, #192]	; (e260 <HandleUserInput+0x968>)
    e1a0:	781b      	ldrb	r3, [r3, #0]
    e1a2:	2b00      	cmp	r3, #0
    e1a4:	d02f      	beq.n	e206 <HandleUserInput+0x90e>
    e1a6:	4b2f      	ldr	r3, [pc, #188]	; (e264 <HandleUserInput+0x96c>)
    e1a8:	681a      	ldr	r2, [r3, #0]
    e1aa:	23fa      	movs	r3, #250	; 0xfa
    e1ac:	005b      	lsls	r3, r3, #1
    e1ae:	429a      	cmp	r2, r3
    e1b0:	d929      	bls.n	e206 <HandleUserInput+0x90e>
				if(VescRemoteX < 110){
    e1b2:	4b2d      	ldr	r3, [pc, #180]	; (e268 <HandleUserInput+0x970>)
    e1b4:	781b      	ldrb	r3, [r3, #0]
    e1b6:	2b6d      	cmp	r3, #109	; 0x6d
    e1b8:	d810      	bhi.n	e1dc <HandleUserInput+0x8e4>
					if(SIDELIGHTS)
    e1ba:	4b25      	ldr	r3, [pc, #148]	; (e250 <HandleUserInput+0x958>)
    e1bc:	781b      	ldrb	r3, [r3, #0]
    e1be:	2b00      	cmp	r3, #0
    e1c0:	d002      	beq.n	e1c8 <HandleUserInput+0x8d0>
						RestoreTurnLights = true;
    e1c2:	4b2a      	ldr	r3, [pc, #168]	; (e26c <HandleUserInput+0x974>)
    e1c4:	2201      	movs	r2, #1
    e1c6:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    e1c8:	4b21      	ldr	r3, [pc, #132]	; (e250 <HandleUserInput+0x958>)
    e1ca:	2200      	movs	r2, #0
    e1cc:	701a      	strb	r2, [r3, #0]
				
					TurnSignalOn = true;
    e1ce:	4b28      	ldr	r3, [pc, #160]	; (e270 <HandleUserInput+0x978>)
    e1d0:	2201      	movs	r2, #1
    e1d2:	701a      	strb	r2, [r3, #0]
					TurnSignal(true);
    e1d4:	2001      	movs	r0, #1
    e1d6:	4b27      	ldr	r3, [pc, #156]	; (e274 <HandleUserInput+0x97c>)
    e1d8:	4798      	blx	r3
				if(VescRemoteX < 110){
    e1da:	e01f      	b.n	e21c <HandleUserInput+0x924>
				}
				else if(VescRemoteX > 150){
    e1dc:	4b22      	ldr	r3, [pc, #136]	; (e268 <HandleUserInput+0x970>)
    e1de:	781b      	ldrb	r3, [r3, #0]
    e1e0:	2b96      	cmp	r3, #150	; 0x96
    e1e2:	d91b      	bls.n	e21c <HandleUserInput+0x924>
					if(SIDELIGHTS)
    e1e4:	4b1a      	ldr	r3, [pc, #104]	; (e250 <HandleUserInput+0x958>)
    e1e6:	781b      	ldrb	r3, [r3, #0]
    e1e8:	2b00      	cmp	r3, #0
    e1ea:	d002      	beq.n	e1f2 <HandleUserInput+0x8fa>
						RestoreTurnLights = true;
    e1ec:	4b1f      	ldr	r3, [pc, #124]	; (e26c <HandleUserInput+0x974>)
    e1ee:	2201      	movs	r2, #1
    e1f0:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    e1f2:	4b17      	ldr	r3, [pc, #92]	; (e250 <HandleUserInput+0x958>)
    e1f4:	2200      	movs	r2, #0
    e1f6:	701a      	strb	r2, [r3, #0]

					TurnSignalOn = true;
    e1f8:	4b1d      	ldr	r3, [pc, #116]	; (e270 <HandleUserInput+0x978>)
    e1fa:	2201      	movs	r2, #1
    e1fc:	701a      	strb	r2, [r3, #0]
					TurnSignal(false);
    e1fe:	2000      	movs	r0, #0
    e200:	4b1c      	ldr	r3, [pc, #112]	; (e274 <HandleUserInput+0x97c>)
    e202:	4798      	blx	r3
				if(VescRemoteX < 110){
    e204:	e00a      	b.n	e21c <HandleUserInput+0x924>
				}
			}
			else if(RestoreTurnLights){
    e206:	4b19      	ldr	r3, [pc, #100]	; (e26c <HandleUserInput+0x974>)
    e208:	781b      	ldrb	r3, [r3, #0]
    e20a:	2b00      	cmp	r3, #0
    e20c:	d007      	beq.n	e21e <HandleUserInput+0x926>
				SIDELIGHTS = true;
    e20e:	4b10      	ldr	r3, [pc, #64]	; (e250 <HandleUserInput+0x958>)
    e210:	2201      	movs	r2, #1
    e212:	701a      	strb	r2, [r3, #0]
				RestoreTurnLights = false;
    e214:	4b15      	ldr	r3, [pc, #84]	; (e26c <HandleUserInput+0x974>)
    e216:	2200      	movs	r2, #0
    e218:	701a      	strb	r2, [r3, #0]
    e21a:	e000      	b.n	e21e <HandleUserInput+0x926>
				if(VescRemoteX < 110){
    e21c:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	
	lremote_btn_state = remote_btn_state;
    e21e:	4b16      	ldr	r3, [pc, #88]	; (e278 <HandleUserInput+0x980>)
    e220:	781a      	ldrb	r2, [r3, #0]
    e222:	4b16      	ldr	r3, [pc, #88]	; (e27c <HandleUserInput+0x984>)
    e224:	701a      	strb	r2, [r3, #0]
}
    e226:	46c0      	nop			; (mov r8, r8)
    e228:	46bd      	mov	sp, r7
    e22a:	b003      	add	sp, #12
    e22c:	bd90      	pop	{r4, r7, pc}
    e22e:	46c0      	nop			; (mov r8, r8)
    e230:	2000037c 	.word	0x2000037c
    e234:	20000386 	.word	0x20000386
    e238:	2000001b 	.word	0x2000001b
    e23c:	20000308 	.word	0x20000308
    e240:	2000037f 	.word	0x2000037f
    e244:	200000a3 	.word	0x200000a3
    e248:	20000380 	.word	0x20000380
    e24c:	20000322 	.word	0x20000322
    e250:	200000a2 	.word	0x200000a2
    e254:	20000381 	.word	0x20000381
    e258:	20000383 	.word	0x20000383
    e25c:	20000382 	.word	0x20000382
    e260:	20000374 	.word	0x20000374
    e264:	2000038c 	.word	0x2000038c
    e268:	20000371 	.word	0x20000371
    e26c:	2000039d 	.word	0x2000039d
    e270:	2000039c 	.word	0x2000039c
    e274:	0000b729 	.word	0x0000b729
    e278:	2000030c 	.word	0x2000030c
    e27c:	2000030d 	.word	0x2000030d

0000e280 <save_led_data>:


// EEPROM size needs to be set to 0x02


void save_led_data(){
    e280:	b590      	push	{r4, r7, lr}
    e282:	b085      	sub	sp, #20
    e284:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e286:	2300      	movs	r3, #0
    e288:	60fb      	str	r3, [r7, #12]
    e28a:	e005      	b.n	e298 <save_led_data+0x18>
		eeprom_data[0] = 0;
    e28c:	4ba4      	ldr	r3, [pc, #656]	; (e520 <save_led_data+0x2a0>)
    e28e:	2200      	movs	r2, #0
    e290:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e292:	68fb      	ldr	r3, [r7, #12]
    e294:	3301      	adds	r3, #1
    e296:	60fb      	str	r3, [r7, #12]
    e298:	68fb      	ldr	r3, [r7, #12]
    e29a:	2b3b      	cmp	r3, #59	; 0x3b
    e29c:	ddf6      	ble.n	e28c <save_led_data+0xc>
	}

	eeprom_data[0] = SWITCHES;
    e29e:	4ba1      	ldr	r3, [pc, #644]	; (e524 <save_led_data+0x2a4>)
    e2a0:	781a      	ldrb	r2, [r3, #0]
    e2a2:	4b9f      	ldr	r3, [pc, #636]	; (e520 <save_led_data+0x2a0>)
    e2a4:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = light_mode;
    e2a6:	4ba0      	ldr	r3, [pc, #640]	; (e528 <save_led_data+0x2a8>)
    e2a8:	781a      	ldrb	r2, [r3, #0]
    e2aa:	4b9d      	ldr	r3, [pc, #628]	; (e520 <save_led_data+0x2a0>)
    e2ac:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = (Static_RGB.LR & 0xFF);
    e2ae:	4b9f      	ldr	r3, [pc, #636]	; (e52c <save_led_data+0x2ac>)
    e2b0:	881b      	ldrh	r3, [r3, #0]
    e2b2:	b2da      	uxtb	r2, r3
    e2b4:	4b9a      	ldr	r3, [pc, #616]	; (e520 <save_led_data+0x2a0>)
    e2b6:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = (Static_RGB.LR & 0xFF00) >> 8;
    e2b8:	4b9c      	ldr	r3, [pc, #624]	; (e52c <save_led_data+0x2ac>)
    e2ba:	881b      	ldrh	r3, [r3, #0]
    e2bc:	0a1b      	lsrs	r3, r3, #8
    e2be:	b29b      	uxth	r3, r3
    e2c0:	b2da      	uxtb	r2, r3
    e2c2:	4b97      	ldr	r3, [pc, #604]	; (e520 <save_led_data+0x2a0>)
    e2c4:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = (Static_RGB.LG & 0xFF);
    e2c6:	4b99      	ldr	r3, [pc, #612]	; (e52c <save_led_data+0x2ac>)
    e2c8:	885b      	ldrh	r3, [r3, #2]
    e2ca:	b2da      	uxtb	r2, r3
    e2cc:	4b94      	ldr	r3, [pc, #592]	; (e520 <save_led_data+0x2a0>)
    e2ce:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = (Static_RGB.LG & 0xFF00) >> 8;
    e2d0:	4b96      	ldr	r3, [pc, #600]	; (e52c <save_led_data+0x2ac>)
    e2d2:	885b      	ldrh	r3, [r3, #2]
    e2d4:	0a1b      	lsrs	r3, r3, #8
    e2d6:	b29b      	uxth	r3, r3
    e2d8:	b2da      	uxtb	r2, r3
    e2da:	4b91      	ldr	r3, [pc, #580]	; (e520 <save_led_data+0x2a0>)
    e2dc:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = (Static_RGB.LB & 0xFF);
    e2de:	4b93      	ldr	r3, [pc, #588]	; (e52c <save_led_data+0x2ac>)
    e2e0:	889b      	ldrh	r3, [r3, #4]
    e2e2:	b2da      	uxtb	r2, r3
    e2e4:	4b8e      	ldr	r3, [pc, #568]	; (e520 <save_led_data+0x2a0>)
    e2e6:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = (Static_RGB.LB & 0xFF00) >> 8;
    e2e8:	4b90      	ldr	r3, [pc, #576]	; (e52c <save_led_data+0x2ac>)
    e2ea:	889b      	ldrh	r3, [r3, #4]
    e2ec:	0a1b      	lsrs	r3, r3, #8
    e2ee:	b29b      	uxth	r3, r3
    e2f0:	b2da      	uxtb	r2, r3
    e2f2:	4b8b      	ldr	r3, [pc, #556]	; (e520 <save_led_data+0x2a0>)
    e2f4:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = (Static_RGB.RR & 0xFF);
    e2f6:	4b8d      	ldr	r3, [pc, #564]	; (e52c <save_led_data+0x2ac>)
    e2f8:	88db      	ldrh	r3, [r3, #6]
    e2fa:	b2da      	uxtb	r2, r3
    e2fc:	4b88      	ldr	r3, [pc, #544]	; (e520 <save_led_data+0x2a0>)
    e2fe:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = (Static_RGB.RR & 0xFF00) >> 8;
    e300:	4b8a      	ldr	r3, [pc, #552]	; (e52c <save_led_data+0x2ac>)
    e302:	88db      	ldrh	r3, [r3, #6]
    e304:	0a1b      	lsrs	r3, r3, #8
    e306:	b29b      	uxth	r3, r3
    e308:	b2da      	uxtb	r2, r3
    e30a:	4b85      	ldr	r3, [pc, #532]	; (e520 <save_led_data+0x2a0>)
    e30c:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = (Static_RGB.RG & 0xFF);
    e30e:	4b87      	ldr	r3, [pc, #540]	; (e52c <save_led_data+0x2ac>)
    e310:	891b      	ldrh	r3, [r3, #8]
    e312:	b2da      	uxtb	r2, r3
    e314:	4b82      	ldr	r3, [pc, #520]	; (e520 <save_led_data+0x2a0>)
    e316:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = (Static_RGB.RG & 0xFF00) >> 8;
    e318:	4b84      	ldr	r3, [pc, #528]	; (e52c <save_led_data+0x2ac>)
    e31a:	891b      	ldrh	r3, [r3, #8]
    e31c:	0a1b      	lsrs	r3, r3, #8
    e31e:	b29b      	uxth	r3, r3
    e320:	b2da      	uxtb	r2, r3
    e322:	4b7f      	ldr	r3, [pc, #508]	; (e520 <save_led_data+0x2a0>)
    e324:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = (Static_RGB.RB & 0xFF);
    e326:	4b81      	ldr	r3, [pc, #516]	; (e52c <save_led_data+0x2ac>)
    e328:	895b      	ldrh	r3, [r3, #10]
    e32a:	b2da      	uxtb	r2, r3
    e32c:	4b7c      	ldr	r3, [pc, #496]	; (e520 <save_led_data+0x2a0>)
    e32e:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = (Static_RGB.RB & 0xFF00) >> 8;
    e330:	4b7e      	ldr	r3, [pc, #504]	; (e52c <save_led_data+0x2ac>)
    e332:	895b      	ldrh	r3, [r3, #10]
    e334:	0a1b      	lsrs	r3, r3, #8
    e336:	b29b      	uxth	r3, r3
    e338:	b2da      	uxtb	r2, r3
    e33a:	4b79      	ldr	r3, [pc, #484]	; (e520 <save_led_data+0x2a0>)
    e33c:	735a      	strb	r2, [r3, #13]
	int dataOffset = 14;
    e33e:	230e      	movs	r3, #14
    e340:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < 8; i++){
    e342:	2300      	movs	r3, #0
    e344:	60bb      	str	r3, [r7, #8]
    e346:	e058      	b.n	e3fa <save_led_data+0x17a>
		eeprom_data[dataOffset + (i*5)] = ColorBase[i];
    e348:	68ba      	ldr	r2, [r7, #8]
    e34a:	0013      	movs	r3, r2
    e34c:	009b      	lsls	r3, r3, #2
    e34e:	189a      	adds	r2, r3, r2
    e350:	683b      	ldr	r3, [r7, #0]
    e352:	18d3      	adds	r3, r2, r3
    e354:	4976      	ldr	r1, [pc, #472]	; (e530 <save_led_data+0x2b0>)
    e356:	68ba      	ldr	r2, [r7, #8]
    e358:	188a      	adds	r2, r1, r2
    e35a:	7811      	ldrb	r1, [r2, #0]
    e35c:	4a70      	ldr	r2, [pc, #448]	; (e520 <save_led_data+0x2a0>)
    e35e:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+1] = BrightBase[i];
    e360:	68ba      	ldr	r2, [r7, #8]
    e362:	0013      	movs	r3, r2
    e364:	009b      	lsls	r3, r3, #2
    e366:	189a      	adds	r2, r3, r2
    e368:	683b      	ldr	r3, [r7, #0]
    e36a:	18d3      	adds	r3, r2, r3
    e36c:	3301      	adds	r3, #1
    e36e:	4971      	ldr	r1, [pc, #452]	; (e534 <save_led_data+0x2b4>)
    e370:	68ba      	ldr	r2, [r7, #8]
    e372:	188a      	adds	r2, r1, r2
    e374:	7811      	ldrb	r1, [r2, #0]
    e376:	4a6a      	ldr	r2, [pc, #424]	; (e520 <save_led_data+0x2a0>)
    e378:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+2] = RateBase[i];
    e37a:	68ba      	ldr	r2, [r7, #8]
    e37c:	0013      	movs	r3, r2
    e37e:	009b      	lsls	r3, r3, #2
    e380:	189a      	adds	r2, r3, r2
    e382:	683b      	ldr	r3, [r7, #0]
    e384:	18d3      	adds	r3, r2, r3
    e386:	3302      	adds	r3, #2
    e388:	496b      	ldr	r1, [pc, #428]	; (e538 <save_led_data+0x2b8>)
    e38a:	68ba      	ldr	r2, [r7, #8]
    e38c:	188a      	adds	r2, r1, r2
    e38e:	7811      	ldrb	r1, [r2, #0]
    e390:	4a63      	ldr	r2, [pc, #396]	; (e520 <save_led_data+0x2a0>)
    e392:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+3] = (uint8_t)(RateSens[i]*100);
    e394:	68ba      	ldr	r2, [r7, #8]
    e396:	0013      	movs	r3, r2
    e398:	009b      	lsls	r3, r3, #2
    e39a:	189a      	adds	r2, r3, r2
    e39c:	683b      	ldr	r3, [r7, #0]
    e39e:	18d3      	adds	r3, r2, r3
    e3a0:	1cdc      	adds	r4, r3, #3
    e3a2:	4b66      	ldr	r3, [pc, #408]	; (e53c <save_led_data+0x2bc>)
    e3a4:	68ba      	ldr	r2, [r7, #8]
    e3a6:	0092      	lsls	r2, r2, #2
    e3a8:	58d2      	ldr	r2, [r2, r3]
    e3aa:	4b65      	ldr	r3, [pc, #404]	; (e540 <save_led_data+0x2c0>)
    e3ac:	4965      	ldr	r1, [pc, #404]	; (e544 <save_led_data+0x2c4>)
    e3ae:	1c10      	adds	r0, r2, #0
    e3b0:	4798      	blx	r3
    e3b2:	1c03      	adds	r3, r0, #0
    e3b4:	1c1a      	adds	r2, r3, #0
    e3b6:	4b64      	ldr	r3, [pc, #400]	; (e548 <save_led_data+0x2c8>)
    e3b8:	1c10      	adds	r0, r2, #0
    e3ba:	4798      	blx	r3
    e3bc:	0003      	movs	r3, r0
    e3be:	b2da      	uxtb	r2, r3
    e3c0:	4b57      	ldr	r3, [pc, #348]	; (e520 <save_led_data+0x2a0>)
    e3c2:	551a      	strb	r2, [r3, r4]
		eeprom_data[dataOffset + (i*5)+4] = (uint8_t)(Brightness[i]*100);
    e3c4:	68ba      	ldr	r2, [r7, #8]
    e3c6:	0013      	movs	r3, r2
    e3c8:	009b      	lsls	r3, r3, #2
    e3ca:	189a      	adds	r2, r3, r2
    e3cc:	683b      	ldr	r3, [r7, #0]
    e3ce:	18d3      	adds	r3, r2, r3
    e3d0:	1d1c      	adds	r4, r3, #4
    e3d2:	4b5e      	ldr	r3, [pc, #376]	; (e54c <save_led_data+0x2cc>)
    e3d4:	68ba      	ldr	r2, [r7, #8]
    e3d6:	0092      	lsls	r2, r2, #2
    e3d8:	58d2      	ldr	r2, [r2, r3]
    e3da:	4b59      	ldr	r3, [pc, #356]	; (e540 <save_led_data+0x2c0>)
    e3dc:	4959      	ldr	r1, [pc, #356]	; (e544 <save_led_data+0x2c4>)
    e3de:	1c10      	adds	r0, r2, #0
    e3e0:	4798      	blx	r3
    e3e2:	1c03      	adds	r3, r0, #0
    e3e4:	1c1a      	adds	r2, r3, #0
    e3e6:	4b58      	ldr	r3, [pc, #352]	; (e548 <save_led_data+0x2c8>)
    e3e8:	1c10      	adds	r0, r2, #0
    e3ea:	4798      	blx	r3
    e3ec:	0003      	movs	r3, r0
    e3ee:	b2da      	uxtb	r2, r3
    e3f0:	4b4b      	ldr	r3, [pc, #300]	; (e520 <save_led_data+0x2a0>)
    e3f2:	551a      	strb	r2, [r3, r4]
	for(int i = 0; i < 8; i++){
    e3f4:	68bb      	ldr	r3, [r7, #8]
    e3f6:	3301      	adds	r3, #1
    e3f8:	60bb      	str	r3, [r7, #8]
    e3fa:	68bb      	ldr	r3, [r7, #8]
    e3fc:	2b07      	cmp	r3, #7
    e3fe:	dda3      	ble.n	e348 <save_led_data+0xc8>
	}

	eeprom_emulator_write_page(0, eeprom_data);
    e400:	4b47      	ldr	r3, [pc, #284]	; (e520 <save_led_data+0x2a0>)
    e402:	0019      	movs	r1, r3
    e404:	2000      	movs	r0, #0
    e406:	4b52      	ldr	r3, [pc, #328]	; (e550 <save_led_data+0x2d0>)
    e408:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    e40a:	4b52      	ldr	r3, [pc, #328]	; (e554 <save_led_data+0x2d4>)
    e40c:	4798      	blx	r3

	
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e40e:	2300      	movs	r3, #0
    e410:	607b      	str	r3, [r7, #4]
    e412:	e005      	b.n	e420 <save_led_data+0x1a0>
		eeprom_data[0] = 0;
    e414:	4b42      	ldr	r3, [pc, #264]	; (e520 <save_led_data+0x2a0>)
    e416:	2200      	movs	r2, #0
    e418:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e41a:	687b      	ldr	r3, [r7, #4]
    e41c:	3301      	adds	r3, #1
    e41e:	607b      	str	r3, [r7, #4]
    e420:	687b      	ldr	r3, [r7, #4]
    e422:	2b3b      	cmp	r3, #59	; 0x3b
    e424:	ddf6      	ble.n	e414 <save_led_data+0x194>
	}
	
	eeprom_data[0] = ColorBase[8];
    e426:	4b42      	ldr	r3, [pc, #264]	; (e530 <save_led_data+0x2b0>)
    e428:	7a1a      	ldrb	r2, [r3, #8]
    e42a:	4b3d      	ldr	r3, [pc, #244]	; (e520 <save_led_data+0x2a0>)
    e42c:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = BrightBase[8];
    e42e:	4b41      	ldr	r3, [pc, #260]	; (e534 <save_led_data+0x2b4>)
    e430:	7a1a      	ldrb	r2, [r3, #8]
    e432:	4b3b      	ldr	r3, [pc, #236]	; (e520 <save_led_data+0x2a0>)
    e434:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = RateBase[8];
    e436:	4b40      	ldr	r3, [pc, #256]	; (e538 <save_led_data+0x2b8>)
    e438:	7a1a      	ldrb	r2, [r3, #8]
    e43a:	4b39      	ldr	r3, [pc, #228]	; (e520 <save_led_data+0x2a0>)
    e43c:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = (uint8_t)(RateSens[8]*100);
    e43e:	4b3f      	ldr	r3, [pc, #252]	; (e53c <save_led_data+0x2bc>)
    e440:	6a1a      	ldr	r2, [r3, #32]
    e442:	4b3f      	ldr	r3, [pc, #252]	; (e540 <save_led_data+0x2c0>)
    e444:	493f      	ldr	r1, [pc, #252]	; (e544 <save_led_data+0x2c4>)
    e446:	1c10      	adds	r0, r2, #0
    e448:	4798      	blx	r3
    e44a:	1c03      	adds	r3, r0, #0
    e44c:	1c1a      	adds	r2, r3, #0
    e44e:	4b3e      	ldr	r3, [pc, #248]	; (e548 <save_led_data+0x2c8>)
    e450:	1c10      	adds	r0, r2, #0
    e452:	4798      	blx	r3
    e454:	0003      	movs	r3, r0
    e456:	b2da      	uxtb	r2, r3
    e458:	4b31      	ldr	r3, [pc, #196]	; (e520 <save_led_data+0x2a0>)
    e45a:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = (uint8_t)(Brightness[8]*100);
    e45c:	4b3b      	ldr	r3, [pc, #236]	; (e54c <save_led_data+0x2cc>)
    e45e:	6a1a      	ldr	r2, [r3, #32]
    e460:	4b37      	ldr	r3, [pc, #220]	; (e540 <save_led_data+0x2c0>)
    e462:	4938      	ldr	r1, [pc, #224]	; (e544 <save_led_data+0x2c4>)
    e464:	1c10      	adds	r0, r2, #0
    e466:	4798      	blx	r3
    e468:	1c03      	adds	r3, r0, #0
    e46a:	1c1a      	adds	r2, r3, #0
    e46c:	4b36      	ldr	r3, [pc, #216]	; (e548 <save_led_data+0x2c8>)
    e46e:	1c10      	adds	r0, r2, #0
    e470:	4798      	blx	r3
    e472:	0003      	movs	r3, r0
    e474:	b2da      	uxtb	r2, r3
    e476:	4b2a      	ldr	r3, [pc, #168]	; (e520 <save_led_data+0x2a0>)
    e478:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = (Custom_RGB.LR & 0xFF);
    e47a:	4b37      	ldr	r3, [pc, #220]	; (e558 <save_led_data+0x2d8>)
    e47c:	881b      	ldrh	r3, [r3, #0]
    e47e:	b2da      	uxtb	r2, r3
    e480:	4b27      	ldr	r3, [pc, #156]	; (e520 <save_led_data+0x2a0>)
    e482:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = (Custom_RGB.LR & 0xFF00) >> 8;
    e484:	4b34      	ldr	r3, [pc, #208]	; (e558 <save_led_data+0x2d8>)
    e486:	881b      	ldrh	r3, [r3, #0]
    e488:	0a1b      	lsrs	r3, r3, #8
    e48a:	b29b      	uxth	r3, r3
    e48c:	b2da      	uxtb	r2, r3
    e48e:	4b24      	ldr	r3, [pc, #144]	; (e520 <save_led_data+0x2a0>)
    e490:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = (Custom_RGB.LG & 0xFF);
    e492:	4b31      	ldr	r3, [pc, #196]	; (e558 <save_led_data+0x2d8>)
    e494:	885b      	ldrh	r3, [r3, #2]
    e496:	b2da      	uxtb	r2, r3
    e498:	4b21      	ldr	r3, [pc, #132]	; (e520 <save_led_data+0x2a0>)
    e49a:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = (Custom_RGB.LG & 0xFF00) >> 8;
    e49c:	4b2e      	ldr	r3, [pc, #184]	; (e558 <save_led_data+0x2d8>)
    e49e:	885b      	ldrh	r3, [r3, #2]
    e4a0:	0a1b      	lsrs	r3, r3, #8
    e4a2:	b29b      	uxth	r3, r3
    e4a4:	b2da      	uxtb	r2, r3
    e4a6:	4b1e      	ldr	r3, [pc, #120]	; (e520 <save_led_data+0x2a0>)
    e4a8:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = (Custom_RGB.LB & 0xFF);
    e4aa:	4b2b      	ldr	r3, [pc, #172]	; (e558 <save_led_data+0x2d8>)
    e4ac:	889b      	ldrh	r3, [r3, #4]
    e4ae:	b2da      	uxtb	r2, r3
    e4b0:	4b1b      	ldr	r3, [pc, #108]	; (e520 <save_led_data+0x2a0>)
    e4b2:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = (Custom_RGB.LB & 0xFF00) >> 8;
    e4b4:	4b28      	ldr	r3, [pc, #160]	; (e558 <save_led_data+0x2d8>)
    e4b6:	889b      	ldrh	r3, [r3, #4]
    e4b8:	0a1b      	lsrs	r3, r3, #8
    e4ba:	b29b      	uxth	r3, r3
    e4bc:	b2da      	uxtb	r2, r3
    e4be:	4b18      	ldr	r3, [pc, #96]	; (e520 <save_led_data+0x2a0>)
    e4c0:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = (Custom_RGB.RR & 0xFF);
    e4c2:	4b25      	ldr	r3, [pc, #148]	; (e558 <save_led_data+0x2d8>)
    e4c4:	88db      	ldrh	r3, [r3, #6]
    e4c6:	b2da      	uxtb	r2, r3
    e4c8:	4b15      	ldr	r3, [pc, #84]	; (e520 <save_led_data+0x2a0>)
    e4ca:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = (Custom_RGB.RR & 0xFF00) >> 8;
    e4cc:	4b22      	ldr	r3, [pc, #136]	; (e558 <save_led_data+0x2d8>)
    e4ce:	88db      	ldrh	r3, [r3, #6]
    e4d0:	0a1b      	lsrs	r3, r3, #8
    e4d2:	b29b      	uxth	r3, r3
    e4d4:	b2da      	uxtb	r2, r3
    e4d6:	4b12      	ldr	r3, [pc, #72]	; (e520 <save_led_data+0x2a0>)
    e4d8:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = (Custom_RGB.RG & 0xFF);
    e4da:	4b1f      	ldr	r3, [pc, #124]	; (e558 <save_led_data+0x2d8>)
    e4dc:	891b      	ldrh	r3, [r3, #8]
    e4de:	b2da      	uxtb	r2, r3
    e4e0:	4b0f      	ldr	r3, [pc, #60]	; (e520 <save_led_data+0x2a0>)
    e4e2:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = (Custom_RGB.RG & 0xFF00) >> 8;
    e4e4:	4b1c      	ldr	r3, [pc, #112]	; (e558 <save_led_data+0x2d8>)
    e4e6:	891b      	ldrh	r3, [r3, #8]
    e4e8:	0a1b      	lsrs	r3, r3, #8
    e4ea:	b29b      	uxth	r3, r3
    e4ec:	b2da      	uxtb	r2, r3
    e4ee:	4b0c      	ldr	r3, [pc, #48]	; (e520 <save_led_data+0x2a0>)
    e4f0:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = (Custom_RGB.RB & 0xFF);
    e4f2:	4b19      	ldr	r3, [pc, #100]	; (e558 <save_led_data+0x2d8>)
    e4f4:	895b      	ldrh	r3, [r3, #10]
    e4f6:	b2da      	uxtb	r2, r3
    e4f8:	4b09      	ldr	r3, [pc, #36]	; (e520 <save_led_data+0x2a0>)
    e4fa:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = (Custom_RGB.RB & 0xFF00) >> 8;
    e4fc:	4b16      	ldr	r3, [pc, #88]	; (e558 <save_led_data+0x2d8>)
    e4fe:	895b      	ldrh	r3, [r3, #10]
    e500:	0a1b      	lsrs	r3, r3, #8
    e502:	b29b      	uxth	r3, r3
    e504:	b2da      	uxtb	r2, r3
    e506:	4b06      	ldr	r3, [pc, #24]	; (e520 <save_led_data+0x2a0>)
    e508:	741a      	strb	r2, [r3, #16]

	eeprom_emulator_write_page(1, eeprom_data);
    e50a:	4b05      	ldr	r3, [pc, #20]	; (e520 <save_led_data+0x2a0>)
    e50c:	0019      	movs	r1, r3
    e50e:	2001      	movs	r0, #1
    e510:	4b0f      	ldr	r3, [pc, #60]	; (e550 <save_led_data+0x2d0>)
    e512:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    e514:	4b0f      	ldr	r3, [pc, #60]	; (e554 <save_led_data+0x2d4>)
    e516:	4798      	blx	r3
}
    e518:	46c0      	nop			; (mov r8, r8)
    e51a:	46bd      	mov	sp, r7
    e51c:	b005      	add	sp, #20
    e51e:	bd90      	pop	{r4, r7, pc}
    e520:	200009c8 	.word	0x200009c8
    e524:	20000325 	.word	0x20000325
    e528:	2000001b 	.word	0x2000001b
    e52c:	2000001c 	.word	0x2000001c
    e530:	20000070 	.word	0x20000070
    e534:	2000007c 	.word	0x2000007c
    e538:	20000088 	.word	0x20000088
    e53c:	20000028 	.word	0x20000028
    e540:	00014e4d 	.word	0x00014e4d
    e544:	42c80000 	.word	0x42c80000
    e548:	000146dd 	.word	0x000146dd
    e54c:	2000004c 	.word	0x2000004c
    e550:	00008781 	.word	0x00008781
    e554:	00008929 	.word	0x00008929
    e558:	20000094 	.word	0x20000094

0000e55c <restore_led_data>:

void restore_led_data(){
    e55c:	b590      	push	{r4, r7, lr}
    e55e:	b09f      	sub	sp, #124	; 0x7c
    e560:	af00      	add	r7, sp, #0
	eeprom_emulator_read_page(0, eeprom_data);
    e562:	4ba9      	ldr	r3, [pc, #676]	; (e808 <restore_led_data+0x2ac>)
    e564:	0019      	movs	r1, r3
    e566:	2000      	movs	r0, #0
    e568:	4ba8      	ldr	r3, [pc, #672]	; (e80c <restore_led_data+0x2b0>)
    e56a:	4798      	blx	r3
	
	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    e56c:	4ba6      	ldr	r3, [pc, #664]	; (e808 <restore_led_data+0x2ac>)
    e56e:	781b      	ldrb	r3, [r3, #0]
    e570:	2bff      	cmp	r3, #255	; 0xff
    e572:	d000      	beq.n	e576 <restore_led_data+0x1a>
    e574:	e0b4      	b.n	e6e0 <restore_led_data+0x184>
    e576:	4ba4      	ldr	r3, [pc, #656]	; (e808 <restore_led_data+0x2ac>)
    e578:	785b      	ldrb	r3, [r3, #1]
    e57a:	2bff      	cmp	r3, #255	; 0xff
    e57c:	d000      	beq.n	e580 <restore_led_data+0x24>
    e57e:	e0af      	b.n	e6e0 <restore_led_data+0x184>
		SWITCHES = 0x30; // SIDE: on	HEAD: on	LIGHT: disable	IMU: disable
    e580:	4ba3      	ldr	r3, [pc, #652]	; (e810 <restore_led_data+0x2b4>)
    e582:	2230      	movs	r2, #48	; 0x30
    e584:	701a      	strb	r2, [r3, #0]
		SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    e586:	4ba2      	ldr	r3, [pc, #648]	; (e810 <restore_led_data+0x2b4>)
    e588:	781b      	ldrb	r3, [r3, #0]
    e58a:	111b      	asrs	r3, r3, #4
    e58c:	b2db      	uxtb	r3, r3
    e58e:	2201      	movs	r2, #1
    e590:	4013      	ands	r3, r2
    e592:	b2da      	uxtb	r2, r3
    e594:	4b9f      	ldr	r3, [pc, #636]	; (e814 <restore_led_data+0x2b8>)
    e596:	701a      	strb	r2, [r3, #0]
		HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    e598:	4b9d      	ldr	r3, [pc, #628]	; (e810 <restore_led_data+0x2b4>)
    e59a:	781b      	ldrb	r3, [r3, #0]
    e59c:	115b      	asrs	r3, r3, #5
    e59e:	b2db      	uxtb	r3, r3
    e5a0:	2201      	movs	r2, #1
    e5a2:	4013      	ands	r3, r2
    e5a4:	b2da      	uxtb	r2, r3
    e5a6:	4b9c      	ldr	r3, [pc, #624]	; (e818 <restore_led_data+0x2bc>)
    e5a8:	701a      	strb	r2, [r3, #0]
		LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    e5aa:	4b99      	ldr	r3, [pc, #612]	; (e810 <restore_led_data+0x2b4>)
    e5ac:	781b      	ldrb	r3, [r3, #0]
    e5ae:	119b      	asrs	r3, r3, #6
    e5b0:	b2db      	uxtb	r3, r3
    e5b2:	2201      	movs	r2, #1
    e5b4:	4013      	ands	r3, r2
    e5b6:	b2da      	uxtb	r2, r3
    e5b8:	4b98      	ldr	r3, [pc, #608]	; (e81c <restore_led_data+0x2c0>)
    e5ba:	701a      	strb	r2, [r3, #0]
		IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    e5bc:	4b94      	ldr	r3, [pc, #592]	; (e810 <restore_led_data+0x2b4>)
    e5be:	781b      	ldrb	r3, [r3, #0]
    e5c0:	09db      	lsrs	r3, r3, #7
    e5c2:	b2da      	uxtb	r2, r3
    e5c4:	4b96      	ldr	r3, [pc, #600]	; (e820 <restore_led_data+0x2c4>)
    e5c6:	701a      	strb	r2, [r3, #0]
		light_mode = MODE_COLOR_CYCLE;
    e5c8:	4b96      	ldr	r3, [pc, #600]	; (e824 <restore_led_data+0x2c8>)
    e5ca:	2201      	movs	r2, #1
    e5cc:	701a      	strb	r2, [r3, #0]

		Static_RGB.LR = 0;
    e5ce:	4b96      	ldr	r3, [pc, #600]	; (e828 <restore_led_data+0x2cc>)
    e5d0:	2200      	movs	r2, #0
    e5d2:	801a      	strh	r2, [r3, #0]
		Static_RGB.LG = 0xFFFF;
    e5d4:	4b94      	ldr	r3, [pc, #592]	; (e828 <restore_led_data+0x2cc>)
    e5d6:	2201      	movs	r2, #1
    e5d8:	4252      	negs	r2, r2
    e5da:	805a      	strh	r2, [r3, #2]
		Static_RGB.LB = 0;
    e5dc:	4b92      	ldr	r3, [pc, #584]	; (e828 <restore_led_data+0x2cc>)
    e5de:	2200      	movs	r2, #0
    e5e0:	809a      	strh	r2, [r3, #4]
		Static_RGB.RR = 0;
    e5e2:	4b91      	ldr	r3, [pc, #580]	; (e828 <restore_led_data+0x2cc>)
    e5e4:	2200      	movs	r2, #0
    e5e6:	80da      	strh	r2, [r3, #6]
		Static_RGB.RG = 0;
    e5e8:	4b8f      	ldr	r3, [pc, #572]	; (e828 <restore_led_data+0x2cc>)
    e5ea:	2200      	movs	r2, #0
    e5ec:	811a      	strh	r2, [r3, #8]
		Static_RGB.RB = 0xFFFF;
    e5ee:	4b8e      	ldr	r3, [pc, #568]	; (e828 <restore_led_data+0x2cc>)
    e5f0:	2201      	movs	r2, #1
    e5f2:	4252      	negs	r2, r2
    e5f4:	815a      	strh	r2, [r3, #10]

		
		uint8_t default_ColorBase[9] = {0,1,2,7,1,7,9,10,1};
    e5f6:	2360      	movs	r3, #96	; 0x60
    e5f8:	18fb      	adds	r3, r7, r3
    e5fa:	4a8c      	ldr	r2, [pc, #560]	; (e82c <restore_led_data+0x2d0>)
    e5fc:	ca03      	ldmia	r2!, {r0, r1}
    e5fe:	c303      	stmia	r3!, {r0, r1}
    e600:	7812      	ldrb	r2, [r2, #0]
    e602:	701a      	strb	r2, [r3, #0]
		uint8_t default_BrightBase[9] = {255,0,0,0,3,3,0,0,2};
    e604:	2354      	movs	r3, #84	; 0x54
    e606:	18fb      	adds	r3, r7, r3
    e608:	4a89      	ldr	r2, [pc, #548]	; (e830 <restore_led_data+0x2d4>)
    e60a:	ca03      	ldmia	r2!, {r0, r1}
    e60c:	c303      	stmia	r3!, {r0, r1}
    e60e:	7812      	ldrb	r2, [r2, #0]
    e610:	701a      	strb	r2, [r3, #0]
		uint8_t default_RateBase[9] = {255,0,255,0,0,255,0,0,3};
    e612:	2348      	movs	r3, #72	; 0x48
    e614:	18fb      	adds	r3, r7, r3
    e616:	4a87      	ldr	r2, [pc, #540]	; (e834 <restore_led_data+0x2d8>)
    e618:	ca03      	ldmia	r2!, {r0, r1}
    e61a:	c303      	stmia	r3!, {r0, r1}
    e61c:	7812      	ldrb	r2, [r2, #0]
    e61e:	701a      	strb	r2, [r3, #0]
		float default_RateSens[9] = {0,0.75,0,0.5,0.5,0,0.5,0.5,0.5};
    e620:	003b      	movs	r3, r7
    e622:	4a85      	ldr	r2, [pc, #532]	; (e838 <restore_led_data+0x2dc>)
    e624:	ca13      	ldmia	r2!, {r0, r1, r4}
    e626:	c313      	stmia	r3!, {r0, r1, r4}
    e628:	ca13      	ldmia	r2!, {r0, r1, r4}
    e62a:	c313      	stmia	r3!, {r0, r1, r4}
    e62c:	ca13      	ldmia	r2!, {r0, r1, r4}
    e62e:	c313      	stmia	r3!, {r0, r1, r4}
		float default_Brightness[9] = {0,0.25,0.5,0.5,0.5,0.5,0.5,0.5,0.5};
    e630:	2324      	movs	r3, #36	; 0x24
    e632:	18fb      	adds	r3, r7, r3
    e634:	4a81      	ldr	r2, [pc, #516]	; (e83c <restore_led_data+0x2e0>)
    e636:	ca13      	ldmia	r2!, {r0, r1, r4}
    e638:	c313      	stmia	r3!, {r0, r1, r4}
    e63a:	ca13      	ldmia	r2!, {r0, r1, r4}
    e63c:	c313      	stmia	r3!, {r0, r1, r4}
    e63e:	ca13      	ldmia	r2!, {r0, r1, r4}
    e640:	c313      	stmia	r3!, {r0, r1, r4}

		for(int i = 0; i < 9; i++){
    e642:	2300      	movs	r3, #0
    e644:	677b      	str	r3, [r7, #116]	; 0x74
    e646:	e031      	b.n	e6ac <restore_led_data+0x150>
			ColorBase[i] = default_ColorBase[i];
    e648:	2360      	movs	r3, #96	; 0x60
    e64a:	18fa      	adds	r2, r7, r3
    e64c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e64e:	18d3      	adds	r3, r2, r3
    e650:	7819      	ldrb	r1, [r3, #0]
    e652:	4a7b      	ldr	r2, [pc, #492]	; (e840 <restore_led_data+0x2e4>)
    e654:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e656:	18d3      	adds	r3, r2, r3
    e658:	1c0a      	adds	r2, r1, #0
    e65a:	701a      	strb	r2, [r3, #0]
			BrightBase[i] = default_BrightBase[i];
    e65c:	2354      	movs	r3, #84	; 0x54
    e65e:	18fa      	adds	r2, r7, r3
    e660:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e662:	18d3      	adds	r3, r2, r3
    e664:	7819      	ldrb	r1, [r3, #0]
    e666:	4a77      	ldr	r2, [pc, #476]	; (e844 <restore_led_data+0x2e8>)
    e668:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e66a:	18d3      	adds	r3, r2, r3
    e66c:	1c0a      	adds	r2, r1, #0
    e66e:	701a      	strb	r2, [r3, #0]
			RateBase[i] = default_RateBase[i];
    e670:	2348      	movs	r3, #72	; 0x48
    e672:	18fa      	adds	r2, r7, r3
    e674:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e676:	18d3      	adds	r3, r2, r3
    e678:	7819      	ldrb	r1, [r3, #0]
    e67a:	4a73      	ldr	r2, [pc, #460]	; (e848 <restore_led_data+0x2ec>)
    e67c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e67e:	18d3      	adds	r3, r2, r3
    e680:	1c0a      	adds	r2, r1, #0
    e682:	701a      	strb	r2, [r3, #0]
			RateSens[i] = default_RateSens[i];
    e684:	003b      	movs	r3, r7
    e686:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    e688:	0092      	lsls	r2, r2, #2
    e68a:	58d1      	ldr	r1, [r2, r3]
    e68c:	4b6f      	ldr	r3, [pc, #444]	; (e84c <restore_led_data+0x2f0>)
    e68e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    e690:	0092      	lsls	r2, r2, #2
    e692:	50d1      	str	r1, [r2, r3]
			Brightness[i] = default_Brightness[i];
    e694:	2324      	movs	r3, #36	; 0x24
    e696:	18fb      	adds	r3, r7, r3
    e698:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    e69a:	0092      	lsls	r2, r2, #2
    e69c:	58d1      	ldr	r1, [r2, r3]
    e69e:	4b6c      	ldr	r3, [pc, #432]	; (e850 <restore_led_data+0x2f4>)
    e6a0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    e6a2:	0092      	lsls	r2, r2, #2
    e6a4:	50d1      	str	r1, [r2, r3]
		for(int i = 0; i < 9; i++){
    e6a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e6a8:	3301      	adds	r3, #1
    e6aa:	677b      	str	r3, [r7, #116]	; 0x74
    e6ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e6ae:	2b08      	cmp	r3, #8
    e6b0:	ddca      	ble.n	e648 <restore_led_data+0xec>
		}

		Custom_RGB.LR = 0;
    e6b2:	4b68      	ldr	r3, [pc, #416]	; (e854 <restore_led_data+0x2f8>)
    e6b4:	2200      	movs	r2, #0
    e6b6:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LG = 0;
    e6b8:	4b66      	ldr	r3, [pc, #408]	; (e854 <restore_led_data+0x2f8>)
    e6ba:	2200      	movs	r2, #0
    e6bc:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LB = 0xFFFF;
    e6be:	4b65      	ldr	r3, [pc, #404]	; (e854 <restore_led_data+0x2f8>)
    e6c0:	2201      	movs	r2, #1
    e6c2:	4252      	negs	r2, r2
    e6c4:	809a      	strh	r2, [r3, #4]
		Custom_RGB.RR = 0;
    e6c6:	4b63      	ldr	r3, [pc, #396]	; (e854 <restore_led_data+0x2f8>)
    e6c8:	2200      	movs	r2, #0
    e6ca:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RG = 0xFFFF;
    e6cc:	4b61      	ldr	r3, [pc, #388]	; (e854 <restore_led_data+0x2f8>)
    e6ce:	2201      	movs	r2, #1
    e6d0:	4252      	negs	r2, r2
    e6d2:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RB = 0;
    e6d4:	4b5f      	ldr	r3, [pc, #380]	; (e854 <restore_led_data+0x2f8>)
    e6d6:	2200      	movs	r2, #0
    e6d8:	815a      	strh	r2, [r3, #10]

		save_led_data();
    e6da:	4b5f      	ldr	r3, [pc, #380]	; (e858 <restore_led_data+0x2fc>)
    e6dc:	4798      	blx	r3
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    e6de:	e1ad      	b.n	ea3c <restore_led_data+0x4e0>
	}
	else{ // else restore the stored data
		SWITCHES = eeprom_data[0];
    e6e0:	4b49      	ldr	r3, [pc, #292]	; (e808 <restore_led_data+0x2ac>)
    e6e2:	781a      	ldrb	r2, [r3, #0]
    e6e4:	4b4a      	ldr	r3, [pc, #296]	; (e810 <restore_led_data+0x2b4>)
    e6e6:	701a      	strb	r2, [r3, #0]
		SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    e6e8:	4b49      	ldr	r3, [pc, #292]	; (e810 <restore_led_data+0x2b4>)
    e6ea:	781b      	ldrb	r3, [r3, #0]
    e6ec:	111b      	asrs	r3, r3, #4
    e6ee:	b2db      	uxtb	r3, r3
    e6f0:	2201      	movs	r2, #1
    e6f2:	4013      	ands	r3, r2
    e6f4:	b2da      	uxtb	r2, r3
    e6f6:	4b47      	ldr	r3, [pc, #284]	; (e814 <restore_led_data+0x2b8>)
    e6f8:	701a      	strb	r2, [r3, #0]
		HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    e6fa:	4b45      	ldr	r3, [pc, #276]	; (e810 <restore_led_data+0x2b4>)
    e6fc:	781b      	ldrb	r3, [r3, #0]
    e6fe:	115b      	asrs	r3, r3, #5
    e700:	b2db      	uxtb	r3, r3
    e702:	2201      	movs	r2, #1
    e704:	4013      	ands	r3, r2
    e706:	b2da      	uxtb	r2, r3
    e708:	4b43      	ldr	r3, [pc, #268]	; (e818 <restore_led_data+0x2bc>)
    e70a:	701a      	strb	r2, [r3, #0]
		LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    e70c:	4b40      	ldr	r3, [pc, #256]	; (e810 <restore_led_data+0x2b4>)
    e70e:	781b      	ldrb	r3, [r3, #0]
    e710:	119b      	asrs	r3, r3, #6
    e712:	b2db      	uxtb	r3, r3
    e714:	2201      	movs	r2, #1
    e716:	4013      	ands	r3, r2
    e718:	b2da      	uxtb	r2, r3
    e71a:	4b40      	ldr	r3, [pc, #256]	; (e81c <restore_led_data+0x2c0>)
    e71c:	701a      	strb	r2, [r3, #0]
		IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    e71e:	4b3c      	ldr	r3, [pc, #240]	; (e810 <restore_led_data+0x2b4>)
    e720:	781b      	ldrb	r3, [r3, #0]
    e722:	09db      	lsrs	r3, r3, #7
    e724:	b2da      	uxtb	r2, r3
    e726:	4b3e      	ldr	r3, [pc, #248]	; (e820 <restore_led_data+0x2c4>)
    e728:	701a      	strb	r2, [r3, #0]
		light_mode = eeprom_data[1];
    e72a:	4b37      	ldr	r3, [pc, #220]	; (e808 <restore_led_data+0x2ac>)
    e72c:	785a      	ldrb	r2, [r3, #1]
    e72e:	4b3d      	ldr	r3, [pc, #244]	; (e824 <restore_led_data+0x2c8>)
    e730:	701a      	strb	r2, [r3, #0]
		Static_RGB.LR = eeprom_data[2];
    e732:	4b35      	ldr	r3, [pc, #212]	; (e808 <restore_led_data+0x2ac>)
    e734:	789b      	ldrb	r3, [r3, #2]
    e736:	b29a      	uxth	r2, r3
    e738:	4b3b      	ldr	r3, [pc, #236]	; (e828 <restore_led_data+0x2cc>)
    e73a:	801a      	strh	r2, [r3, #0]
		Static_RGB.LR = (Static_RGB.LR | (eeprom_data[3] << 8));
    e73c:	4b3a      	ldr	r3, [pc, #232]	; (e828 <restore_led_data+0x2cc>)
    e73e:	881b      	ldrh	r3, [r3, #0]
    e740:	b21a      	sxth	r2, r3
    e742:	4b31      	ldr	r3, [pc, #196]	; (e808 <restore_led_data+0x2ac>)
    e744:	78db      	ldrb	r3, [r3, #3]
    e746:	021b      	lsls	r3, r3, #8
    e748:	b21b      	sxth	r3, r3
    e74a:	4313      	orrs	r3, r2
    e74c:	b21b      	sxth	r3, r3
    e74e:	b29a      	uxth	r2, r3
    e750:	4b35      	ldr	r3, [pc, #212]	; (e828 <restore_led_data+0x2cc>)
    e752:	801a      	strh	r2, [r3, #0]
		Static_RGB.LG = eeprom_data[4];
    e754:	4b2c      	ldr	r3, [pc, #176]	; (e808 <restore_led_data+0x2ac>)
    e756:	791b      	ldrb	r3, [r3, #4]
    e758:	b29a      	uxth	r2, r3
    e75a:	4b33      	ldr	r3, [pc, #204]	; (e828 <restore_led_data+0x2cc>)
    e75c:	805a      	strh	r2, [r3, #2]
		Static_RGB.LG = (Static_RGB.LG | (eeprom_data[5] << 8));
    e75e:	4b32      	ldr	r3, [pc, #200]	; (e828 <restore_led_data+0x2cc>)
    e760:	885b      	ldrh	r3, [r3, #2]
    e762:	b21a      	sxth	r2, r3
    e764:	4b28      	ldr	r3, [pc, #160]	; (e808 <restore_led_data+0x2ac>)
    e766:	795b      	ldrb	r3, [r3, #5]
    e768:	021b      	lsls	r3, r3, #8
    e76a:	b21b      	sxth	r3, r3
    e76c:	4313      	orrs	r3, r2
    e76e:	b21b      	sxth	r3, r3
    e770:	b29a      	uxth	r2, r3
    e772:	4b2d      	ldr	r3, [pc, #180]	; (e828 <restore_led_data+0x2cc>)
    e774:	805a      	strh	r2, [r3, #2]
		Static_RGB.LB = eeprom_data[6];
    e776:	4b24      	ldr	r3, [pc, #144]	; (e808 <restore_led_data+0x2ac>)
    e778:	799b      	ldrb	r3, [r3, #6]
    e77a:	b29a      	uxth	r2, r3
    e77c:	4b2a      	ldr	r3, [pc, #168]	; (e828 <restore_led_data+0x2cc>)
    e77e:	809a      	strh	r2, [r3, #4]
		Static_RGB.LB = (Static_RGB.LB | (eeprom_data[7] << 8));
    e780:	4b29      	ldr	r3, [pc, #164]	; (e828 <restore_led_data+0x2cc>)
    e782:	889b      	ldrh	r3, [r3, #4]
    e784:	b21a      	sxth	r2, r3
    e786:	4b20      	ldr	r3, [pc, #128]	; (e808 <restore_led_data+0x2ac>)
    e788:	79db      	ldrb	r3, [r3, #7]
    e78a:	021b      	lsls	r3, r3, #8
    e78c:	b21b      	sxth	r3, r3
    e78e:	4313      	orrs	r3, r2
    e790:	b21b      	sxth	r3, r3
    e792:	b29a      	uxth	r2, r3
    e794:	4b24      	ldr	r3, [pc, #144]	; (e828 <restore_led_data+0x2cc>)
    e796:	809a      	strh	r2, [r3, #4]
		Static_RGB.RR = eeprom_data[8];
    e798:	4b1b      	ldr	r3, [pc, #108]	; (e808 <restore_led_data+0x2ac>)
    e79a:	7a1b      	ldrb	r3, [r3, #8]
    e79c:	b29a      	uxth	r2, r3
    e79e:	4b22      	ldr	r3, [pc, #136]	; (e828 <restore_led_data+0x2cc>)
    e7a0:	80da      	strh	r2, [r3, #6]
		Static_RGB.RR = (Static_RGB.RR | (eeprom_data[9] << 8));
    e7a2:	4b21      	ldr	r3, [pc, #132]	; (e828 <restore_led_data+0x2cc>)
    e7a4:	88db      	ldrh	r3, [r3, #6]
    e7a6:	b21a      	sxth	r2, r3
    e7a8:	4b17      	ldr	r3, [pc, #92]	; (e808 <restore_led_data+0x2ac>)
    e7aa:	7a5b      	ldrb	r3, [r3, #9]
    e7ac:	021b      	lsls	r3, r3, #8
    e7ae:	b21b      	sxth	r3, r3
    e7b0:	4313      	orrs	r3, r2
    e7b2:	b21b      	sxth	r3, r3
    e7b4:	b29a      	uxth	r2, r3
    e7b6:	4b1c      	ldr	r3, [pc, #112]	; (e828 <restore_led_data+0x2cc>)
    e7b8:	80da      	strh	r2, [r3, #6]
		Static_RGB.RG = eeprom_data[10];
    e7ba:	4b13      	ldr	r3, [pc, #76]	; (e808 <restore_led_data+0x2ac>)
    e7bc:	7a9b      	ldrb	r3, [r3, #10]
    e7be:	b29a      	uxth	r2, r3
    e7c0:	4b19      	ldr	r3, [pc, #100]	; (e828 <restore_led_data+0x2cc>)
    e7c2:	811a      	strh	r2, [r3, #8]
		Static_RGB.RG = (Static_RGB.RG | (eeprom_data[11] << 8));
    e7c4:	4b18      	ldr	r3, [pc, #96]	; (e828 <restore_led_data+0x2cc>)
    e7c6:	891b      	ldrh	r3, [r3, #8]
    e7c8:	b21a      	sxth	r2, r3
    e7ca:	4b0f      	ldr	r3, [pc, #60]	; (e808 <restore_led_data+0x2ac>)
    e7cc:	7adb      	ldrb	r3, [r3, #11]
    e7ce:	021b      	lsls	r3, r3, #8
    e7d0:	b21b      	sxth	r3, r3
    e7d2:	4313      	orrs	r3, r2
    e7d4:	b21b      	sxth	r3, r3
    e7d6:	b29a      	uxth	r2, r3
    e7d8:	4b13      	ldr	r3, [pc, #76]	; (e828 <restore_led_data+0x2cc>)
    e7da:	811a      	strh	r2, [r3, #8]
		Static_RGB.RB = eeprom_data[12];
    e7dc:	4b0a      	ldr	r3, [pc, #40]	; (e808 <restore_led_data+0x2ac>)
    e7de:	7b1b      	ldrb	r3, [r3, #12]
    e7e0:	b29a      	uxth	r2, r3
    e7e2:	4b11      	ldr	r3, [pc, #68]	; (e828 <restore_led_data+0x2cc>)
    e7e4:	815a      	strh	r2, [r3, #10]
		Static_RGB.RB = (Static_RGB.RB | (eeprom_data[13] << 8));
    e7e6:	4b10      	ldr	r3, [pc, #64]	; (e828 <restore_led_data+0x2cc>)
    e7e8:	895b      	ldrh	r3, [r3, #10]
    e7ea:	b21a      	sxth	r2, r3
    e7ec:	4b06      	ldr	r3, [pc, #24]	; (e808 <restore_led_data+0x2ac>)
    e7ee:	7b5b      	ldrb	r3, [r3, #13]
    e7f0:	021b      	lsls	r3, r3, #8
    e7f2:	b21b      	sxth	r3, r3
    e7f4:	4313      	orrs	r3, r2
    e7f6:	b21b      	sxth	r3, r3
    e7f8:	b29a      	uxth	r2, r3
    e7fa:	4b0b      	ldr	r3, [pc, #44]	; (e828 <restore_led_data+0x2cc>)
    e7fc:	815a      	strh	r2, [r3, #10]
		int dataOffset = 14;
    e7fe:	230e      	movs	r3, #14
    e800:	66fb      	str	r3, [r7, #108]	; 0x6c
		for(int i = 0; i < 8; i++){
    e802:	2300      	movs	r3, #0
    e804:	673b      	str	r3, [r7, #112]	; 0x70
    e806:	e083      	b.n	e910 <restore_led_data+0x3b4>
    e808:	200009c8 	.word	0x200009c8
    e80c:	0000888d 	.word	0x0000888d
    e810:	20000325 	.word	0x20000325
    e814:	200000a2 	.word	0x200000a2
    e818:	20000322 	.word	0x20000322
    e81c:	20000323 	.word	0x20000323
    e820:	20000324 	.word	0x20000324
    e824:	2000001b 	.word	0x2000001b
    e828:	2000001c 	.word	0x2000001c
    e82c:	00017808 	.word	0x00017808
    e830:	00017814 	.word	0x00017814
    e834:	00017820 	.word	0x00017820
    e838:	0001782c 	.word	0x0001782c
    e83c:	00017850 	.word	0x00017850
    e840:	20000070 	.word	0x20000070
    e844:	2000007c 	.word	0x2000007c
    e848:	20000088 	.word	0x20000088
    e84c:	20000028 	.word	0x20000028
    e850:	2000004c 	.word	0x2000004c
    e854:	20000094 	.word	0x20000094
    e858:	0000e281 	.word	0x0000e281
			ColorBase[i] = eeprom_data[dataOffset + (i*5)];
    e85c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e85e:	0013      	movs	r3, r2
    e860:	009b      	lsls	r3, r3, #2
    e862:	189a      	adds	r2, r3, r2
    e864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    e866:	18d3      	adds	r3, r2, r3
    e868:	4a76      	ldr	r2, [pc, #472]	; (ea44 <restore_led_data+0x4e8>)
    e86a:	5cd1      	ldrb	r1, [r2, r3]
    e86c:	4a76      	ldr	r2, [pc, #472]	; (ea48 <restore_led_data+0x4ec>)
    e86e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    e870:	18d3      	adds	r3, r2, r3
    e872:	1c0a      	adds	r2, r1, #0
    e874:	701a      	strb	r2, [r3, #0]
			BrightBase[i] = eeprom_data[dataOffset + (i*5) + 1];
    e876:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e878:	0013      	movs	r3, r2
    e87a:	009b      	lsls	r3, r3, #2
    e87c:	189a      	adds	r2, r3, r2
    e87e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    e880:	18d3      	adds	r3, r2, r3
    e882:	3301      	adds	r3, #1
    e884:	4a6f      	ldr	r2, [pc, #444]	; (ea44 <restore_led_data+0x4e8>)
    e886:	5cd1      	ldrb	r1, [r2, r3]
    e888:	4a70      	ldr	r2, [pc, #448]	; (ea4c <restore_led_data+0x4f0>)
    e88a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    e88c:	18d3      	adds	r3, r2, r3
    e88e:	1c0a      	adds	r2, r1, #0
    e890:	701a      	strb	r2, [r3, #0]
			RateBase[i] = eeprom_data[dataOffset + (i*5) + 2];
    e892:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e894:	0013      	movs	r3, r2
    e896:	009b      	lsls	r3, r3, #2
    e898:	189a      	adds	r2, r3, r2
    e89a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    e89c:	18d3      	adds	r3, r2, r3
    e89e:	3302      	adds	r3, #2
    e8a0:	4a68      	ldr	r2, [pc, #416]	; (ea44 <restore_led_data+0x4e8>)
    e8a2:	5cd1      	ldrb	r1, [r2, r3]
    e8a4:	4a6a      	ldr	r2, [pc, #424]	; (ea50 <restore_led_data+0x4f4>)
    e8a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    e8a8:	18d3      	adds	r3, r2, r3
    e8aa:	1c0a      	adds	r2, r1, #0
    e8ac:	701a      	strb	r2, [r3, #0]
			RateSens[i] = ((float)eeprom_data[dataOffset + (i*5) + 3])/100;
    e8ae:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e8b0:	0013      	movs	r3, r2
    e8b2:	009b      	lsls	r3, r3, #2
    e8b4:	189a      	adds	r2, r3, r2
    e8b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    e8b8:	18d3      	adds	r3, r2, r3
    e8ba:	3303      	adds	r3, #3
    e8bc:	4a61      	ldr	r2, [pc, #388]	; (ea44 <restore_led_data+0x4e8>)
    e8be:	5cd2      	ldrb	r2, [r2, r3]
    e8c0:	4b64      	ldr	r3, [pc, #400]	; (ea54 <restore_led_data+0x4f8>)
    e8c2:	0010      	movs	r0, r2
    e8c4:	4798      	blx	r3
    e8c6:	1c02      	adds	r2, r0, #0
    e8c8:	4b63      	ldr	r3, [pc, #396]	; (ea58 <restore_led_data+0x4fc>)
    e8ca:	4964      	ldr	r1, [pc, #400]	; (ea5c <restore_led_data+0x500>)
    e8cc:	1c10      	adds	r0, r2, #0
    e8ce:	4798      	blx	r3
    e8d0:	1c03      	adds	r3, r0, #0
    e8d2:	1c19      	adds	r1, r3, #0
    e8d4:	4b62      	ldr	r3, [pc, #392]	; (ea60 <restore_led_data+0x504>)
    e8d6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e8d8:	0092      	lsls	r2, r2, #2
    e8da:	50d1      	str	r1, [r2, r3]
			Brightness[i] = ((float)eeprom_data[dataOffset + (i*5) + 4])/100;
    e8dc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e8de:	0013      	movs	r3, r2
    e8e0:	009b      	lsls	r3, r3, #2
    e8e2:	189a      	adds	r2, r3, r2
    e8e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    e8e6:	18d3      	adds	r3, r2, r3
    e8e8:	3304      	adds	r3, #4
    e8ea:	4a56      	ldr	r2, [pc, #344]	; (ea44 <restore_led_data+0x4e8>)
    e8ec:	5cd2      	ldrb	r2, [r2, r3]
    e8ee:	4b59      	ldr	r3, [pc, #356]	; (ea54 <restore_led_data+0x4f8>)
    e8f0:	0010      	movs	r0, r2
    e8f2:	4798      	blx	r3
    e8f4:	1c02      	adds	r2, r0, #0
    e8f6:	4b58      	ldr	r3, [pc, #352]	; (ea58 <restore_led_data+0x4fc>)
    e8f8:	4958      	ldr	r1, [pc, #352]	; (ea5c <restore_led_data+0x500>)
    e8fa:	1c10      	adds	r0, r2, #0
    e8fc:	4798      	blx	r3
    e8fe:	1c03      	adds	r3, r0, #0
    e900:	1c19      	adds	r1, r3, #0
    e902:	4b58      	ldr	r3, [pc, #352]	; (ea64 <restore_led_data+0x508>)
    e904:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e906:	0092      	lsls	r2, r2, #2
    e908:	50d1      	str	r1, [r2, r3]
		for(int i = 0; i < 8; i++){
    e90a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    e90c:	3301      	adds	r3, #1
    e90e:	673b      	str	r3, [r7, #112]	; 0x70
    e910:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    e912:	2b07      	cmp	r3, #7
    e914:	dda2      	ble.n	e85c <restore_led_data+0x300>
		}

		eeprom_emulator_read_page(1, eeprom_data);
    e916:	4b4b      	ldr	r3, [pc, #300]	; (ea44 <restore_led_data+0x4e8>)
    e918:	0019      	movs	r1, r3
    e91a:	2001      	movs	r0, #1
    e91c:	4b52      	ldr	r3, [pc, #328]	; (ea68 <restore_led_data+0x50c>)
    e91e:	4798      	blx	r3

		ColorBase[8] = eeprom_data[0];
    e920:	4b48      	ldr	r3, [pc, #288]	; (ea44 <restore_led_data+0x4e8>)
    e922:	781a      	ldrb	r2, [r3, #0]
    e924:	4b48      	ldr	r3, [pc, #288]	; (ea48 <restore_led_data+0x4ec>)
    e926:	721a      	strb	r2, [r3, #8]
		BrightBase[8] = eeprom_data[1];
    e928:	4b46      	ldr	r3, [pc, #280]	; (ea44 <restore_led_data+0x4e8>)
    e92a:	785a      	ldrb	r2, [r3, #1]
    e92c:	4b47      	ldr	r3, [pc, #284]	; (ea4c <restore_led_data+0x4f0>)
    e92e:	721a      	strb	r2, [r3, #8]
		RateBase[8] = eeprom_data[2];
    e930:	4b44      	ldr	r3, [pc, #272]	; (ea44 <restore_led_data+0x4e8>)
    e932:	789a      	ldrb	r2, [r3, #2]
    e934:	4b46      	ldr	r3, [pc, #280]	; (ea50 <restore_led_data+0x4f4>)
    e936:	721a      	strb	r2, [r3, #8]
		RateSens[8] = ((float)eeprom_data[3])/100;
    e938:	4b42      	ldr	r3, [pc, #264]	; (ea44 <restore_led_data+0x4e8>)
    e93a:	78da      	ldrb	r2, [r3, #3]
    e93c:	4b45      	ldr	r3, [pc, #276]	; (ea54 <restore_led_data+0x4f8>)
    e93e:	0010      	movs	r0, r2
    e940:	4798      	blx	r3
    e942:	1c02      	adds	r2, r0, #0
    e944:	4b44      	ldr	r3, [pc, #272]	; (ea58 <restore_led_data+0x4fc>)
    e946:	4945      	ldr	r1, [pc, #276]	; (ea5c <restore_led_data+0x500>)
    e948:	1c10      	adds	r0, r2, #0
    e94a:	4798      	blx	r3
    e94c:	1c03      	adds	r3, r0, #0
    e94e:	1c1a      	adds	r2, r3, #0
    e950:	4b43      	ldr	r3, [pc, #268]	; (ea60 <restore_led_data+0x504>)
    e952:	621a      	str	r2, [r3, #32]
		Brightness[8] = ((float)eeprom_data[4])/100;
    e954:	4b3b      	ldr	r3, [pc, #236]	; (ea44 <restore_led_data+0x4e8>)
    e956:	791a      	ldrb	r2, [r3, #4]
    e958:	4b3e      	ldr	r3, [pc, #248]	; (ea54 <restore_led_data+0x4f8>)
    e95a:	0010      	movs	r0, r2
    e95c:	4798      	blx	r3
    e95e:	1c02      	adds	r2, r0, #0
    e960:	4b3d      	ldr	r3, [pc, #244]	; (ea58 <restore_led_data+0x4fc>)
    e962:	493e      	ldr	r1, [pc, #248]	; (ea5c <restore_led_data+0x500>)
    e964:	1c10      	adds	r0, r2, #0
    e966:	4798      	blx	r3
    e968:	1c03      	adds	r3, r0, #0
    e96a:	1c1a      	adds	r2, r3, #0
    e96c:	4b3d      	ldr	r3, [pc, #244]	; (ea64 <restore_led_data+0x508>)
    e96e:	621a      	str	r2, [r3, #32]
		Custom_RGB.LR = eeprom_data[5];
    e970:	4b34      	ldr	r3, [pc, #208]	; (ea44 <restore_led_data+0x4e8>)
    e972:	795b      	ldrb	r3, [r3, #5]
    e974:	b29a      	uxth	r2, r3
    e976:	4b3d      	ldr	r3, [pc, #244]	; (ea6c <restore_led_data+0x510>)
    e978:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LR = (Custom_RGB.LR | (eeprom_data[6] << 8));
    e97a:	4b3c      	ldr	r3, [pc, #240]	; (ea6c <restore_led_data+0x510>)
    e97c:	881b      	ldrh	r3, [r3, #0]
    e97e:	b21a      	sxth	r2, r3
    e980:	4b30      	ldr	r3, [pc, #192]	; (ea44 <restore_led_data+0x4e8>)
    e982:	799b      	ldrb	r3, [r3, #6]
    e984:	021b      	lsls	r3, r3, #8
    e986:	b21b      	sxth	r3, r3
    e988:	4313      	orrs	r3, r2
    e98a:	b21b      	sxth	r3, r3
    e98c:	b29a      	uxth	r2, r3
    e98e:	4b37      	ldr	r3, [pc, #220]	; (ea6c <restore_led_data+0x510>)
    e990:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LG = eeprom_data[7];
    e992:	4b2c      	ldr	r3, [pc, #176]	; (ea44 <restore_led_data+0x4e8>)
    e994:	79db      	ldrb	r3, [r3, #7]
    e996:	b29a      	uxth	r2, r3
    e998:	4b34      	ldr	r3, [pc, #208]	; (ea6c <restore_led_data+0x510>)
    e99a:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LG = (Custom_RGB.LG | (eeprom_data[8] << 8));
    e99c:	4b33      	ldr	r3, [pc, #204]	; (ea6c <restore_led_data+0x510>)
    e99e:	885b      	ldrh	r3, [r3, #2]
    e9a0:	b21a      	sxth	r2, r3
    e9a2:	4b28      	ldr	r3, [pc, #160]	; (ea44 <restore_led_data+0x4e8>)
    e9a4:	7a1b      	ldrb	r3, [r3, #8]
    e9a6:	021b      	lsls	r3, r3, #8
    e9a8:	b21b      	sxth	r3, r3
    e9aa:	4313      	orrs	r3, r2
    e9ac:	b21b      	sxth	r3, r3
    e9ae:	b29a      	uxth	r2, r3
    e9b0:	4b2e      	ldr	r3, [pc, #184]	; (ea6c <restore_led_data+0x510>)
    e9b2:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LB = eeprom_data[9];
    e9b4:	4b23      	ldr	r3, [pc, #140]	; (ea44 <restore_led_data+0x4e8>)
    e9b6:	7a5b      	ldrb	r3, [r3, #9]
    e9b8:	b29a      	uxth	r2, r3
    e9ba:	4b2c      	ldr	r3, [pc, #176]	; (ea6c <restore_led_data+0x510>)
    e9bc:	809a      	strh	r2, [r3, #4]
		Custom_RGB.LB = (Custom_RGB.LB | (eeprom_data[10] << 8));
    e9be:	4b2b      	ldr	r3, [pc, #172]	; (ea6c <restore_led_data+0x510>)
    e9c0:	889b      	ldrh	r3, [r3, #4]
    e9c2:	b21a      	sxth	r2, r3
    e9c4:	4b1f      	ldr	r3, [pc, #124]	; (ea44 <restore_led_data+0x4e8>)
    e9c6:	7a9b      	ldrb	r3, [r3, #10]
    e9c8:	021b      	lsls	r3, r3, #8
    e9ca:	b21b      	sxth	r3, r3
    e9cc:	4313      	orrs	r3, r2
    e9ce:	b21b      	sxth	r3, r3
    e9d0:	b29a      	uxth	r2, r3
    e9d2:	4b26      	ldr	r3, [pc, #152]	; (ea6c <restore_led_data+0x510>)
    e9d4:	809a      	strh	r2, [r3, #4]
		Custom_RGB.RR = eeprom_data[11];
    e9d6:	4b1b      	ldr	r3, [pc, #108]	; (ea44 <restore_led_data+0x4e8>)
    e9d8:	7adb      	ldrb	r3, [r3, #11]
    e9da:	b29a      	uxth	r2, r3
    e9dc:	4b23      	ldr	r3, [pc, #140]	; (ea6c <restore_led_data+0x510>)
    e9de:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RR = (Custom_RGB.RR | (eeprom_data[12] << 8));
    e9e0:	4b22      	ldr	r3, [pc, #136]	; (ea6c <restore_led_data+0x510>)
    e9e2:	88db      	ldrh	r3, [r3, #6]
    e9e4:	b21a      	sxth	r2, r3
    e9e6:	4b17      	ldr	r3, [pc, #92]	; (ea44 <restore_led_data+0x4e8>)
    e9e8:	7b1b      	ldrb	r3, [r3, #12]
    e9ea:	021b      	lsls	r3, r3, #8
    e9ec:	b21b      	sxth	r3, r3
    e9ee:	4313      	orrs	r3, r2
    e9f0:	b21b      	sxth	r3, r3
    e9f2:	b29a      	uxth	r2, r3
    e9f4:	4b1d      	ldr	r3, [pc, #116]	; (ea6c <restore_led_data+0x510>)
    e9f6:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RG = eeprom_data[13];
    e9f8:	4b12      	ldr	r3, [pc, #72]	; (ea44 <restore_led_data+0x4e8>)
    e9fa:	7b5b      	ldrb	r3, [r3, #13]
    e9fc:	b29a      	uxth	r2, r3
    e9fe:	4b1b      	ldr	r3, [pc, #108]	; (ea6c <restore_led_data+0x510>)
    ea00:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RG = (Custom_RGB.RG | (eeprom_data[14] << 8));
    ea02:	4b1a      	ldr	r3, [pc, #104]	; (ea6c <restore_led_data+0x510>)
    ea04:	891b      	ldrh	r3, [r3, #8]
    ea06:	b21a      	sxth	r2, r3
    ea08:	4b0e      	ldr	r3, [pc, #56]	; (ea44 <restore_led_data+0x4e8>)
    ea0a:	7b9b      	ldrb	r3, [r3, #14]
    ea0c:	021b      	lsls	r3, r3, #8
    ea0e:	b21b      	sxth	r3, r3
    ea10:	4313      	orrs	r3, r2
    ea12:	b21b      	sxth	r3, r3
    ea14:	b29a      	uxth	r2, r3
    ea16:	4b15      	ldr	r3, [pc, #84]	; (ea6c <restore_led_data+0x510>)
    ea18:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RB = eeprom_data[15];
    ea1a:	4b0a      	ldr	r3, [pc, #40]	; (ea44 <restore_led_data+0x4e8>)
    ea1c:	7bdb      	ldrb	r3, [r3, #15]
    ea1e:	b29a      	uxth	r2, r3
    ea20:	4b12      	ldr	r3, [pc, #72]	; (ea6c <restore_led_data+0x510>)
    ea22:	815a      	strh	r2, [r3, #10]
		Custom_RGB.RB = (Custom_RGB.RB | (eeprom_data[16] << 8));
    ea24:	4b11      	ldr	r3, [pc, #68]	; (ea6c <restore_led_data+0x510>)
    ea26:	895b      	ldrh	r3, [r3, #10]
    ea28:	b21a      	sxth	r2, r3
    ea2a:	4b06      	ldr	r3, [pc, #24]	; (ea44 <restore_led_data+0x4e8>)
    ea2c:	7c1b      	ldrb	r3, [r3, #16]
    ea2e:	021b      	lsls	r3, r3, #8
    ea30:	b21b      	sxth	r3, r3
    ea32:	4313      	orrs	r3, r2
    ea34:	b21b      	sxth	r3, r3
    ea36:	b29a      	uxth	r2, r3
    ea38:	4b0c      	ldr	r3, [pc, #48]	; (ea6c <restore_led_data+0x510>)
    ea3a:	815a      	strh	r2, [r3, #10]
	}
}
    ea3c:	46c0      	nop			; (mov r8, r8)
    ea3e:	46bd      	mov	sp, r7
    ea40:	b01f      	add	sp, #124	; 0x7c
    ea42:	bd90      	pop	{r4, r7, pc}
    ea44:	200009c8 	.word	0x200009c8
    ea48:	20000070 	.word	0x20000070
    ea4c:	2000007c 	.word	0x2000007c
    ea50:	20000088 	.word	0x20000088
    ea54:	000154a5 	.word	0x000154a5
    ea58:	00014a6d 	.word	0x00014a6d
    ea5c:	42c80000 	.word	0x42c80000
    ea60:	20000028 	.word	0x20000028
    ea64:	2000004c 	.word	0x2000004c
    ea68:	0000888d 	.word	0x0000888d
    ea6c:	20000094 	.word	0x20000094

0000ea70 <save_cal_data>:

void save_cal_data()
{
    ea70:	b580      	push	{r7, lr}
    ea72:	b082      	sub	sp, #8
    ea74:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    ea76:	2300      	movs	r3, #0
    ea78:	607b      	str	r3, [r7, #4]
    ea7a:	e005      	b.n	ea88 <save_cal_data+0x18>
		eeprom_data[0] = 0;
    ea7c:	4b44      	ldr	r3, [pc, #272]	; (eb90 <save_cal_data+0x120>)
    ea7e:	2200      	movs	r2, #0
    ea80:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    ea82:	687b      	ldr	r3, [r7, #4]
    ea84:	3301      	adds	r3, #1
    ea86:	607b      	str	r3, [r7, #4]
    ea88:	687b      	ldr	r3, [r7, #4]
    ea8a:	2b3b      	cmp	r3, #59	; 0x3b
    ea8c:	ddf6      	ble.n	ea7c <save_cal_data+0xc>
	}

	eeprom_data[0] = ((gBiasRaw[0]) & 0xFF00) >> 8;
    ea8e:	4b41      	ldr	r3, [pc, #260]	; (eb94 <save_cal_data+0x124>)
    ea90:	2200      	movs	r2, #0
    ea92:	5e9b      	ldrsh	r3, [r3, r2]
    ea94:	121b      	asrs	r3, r3, #8
    ea96:	b2da      	uxtb	r2, r3
    ea98:	4b3d      	ldr	r3, [pc, #244]	; (eb90 <save_cal_data+0x120>)
    ea9a:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = ((gBiasRaw[0]) & 0xFF);
    ea9c:	4b3d      	ldr	r3, [pc, #244]	; (eb94 <save_cal_data+0x124>)
    ea9e:	2200      	movs	r2, #0
    eaa0:	5e9b      	ldrsh	r3, [r3, r2]
    eaa2:	b2da      	uxtb	r2, r3
    eaa4:	4b3a      	ldr	r3, [pc, #232]	; (eb90 <save_cal_data+0x120>)
    eaa6:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = ((gBiasRaw[1]) & 0xFF00) >> 8;
    eaa8:	4b3a      	ldr	r3, [pc, #232]	; (eb94 <save_cal_data+0x124>)
    eaaa:	2202      	movs	r2, #2
    eaac:	5e9b      	ldrsh	r3, [r3, r2]
    eaae:	121b      	asrs	r3, r3, #8
    eab0:	b2da      	uxtb	r2, r3
    eab2:	4b37      	ldr	r3, [pc, #220]	; (eb90 <save_cal_data+0x120>)
    eab4:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = ((gBiasRaw[1]) & 0xFF);
    eab6:	4b37      	ldr	r3, [pc, #220]	; (eb94 <save_cal_data+0x124>)
    eab8:	2202      	movs	r2, #2
    eaba:	5e9b      	ldrsh	r3, [r3, r2]
    eabc:	b2da      	uxtb	r2, r3
    eabe:	4b34      	ldr	r3, [pc, #208]	; (eb90 <save_cal_data+0x120>)
    eac0:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = ((gBiasRaw[2]) & 0xFF00) >> 8;
    eac2:	4b34      	ldr	r3, [pc, #208]	; (eb94 <save_cal_data+0x124>)
    eac4:	2204      	movs	r2, #4
    eac6:	5e9b      	ldrsh	r3, [r3, r2]
    eac8:	121b      	asrs	r3, r3, #8
    eaca:	b2da      	uxtb	r2, r3
    eacc:	4b30      	ldr	r3, [pc, #192]	; (eb90 <save_cal_data+0x120>)
    eace:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = ((gBiasRaw[2]) & 0xFF);
    ead0:	4b30      	ldr	r3, [pc, #192]	; (eb94 <save_cal_data+0x124>)
    ead2:	2204      	movs	r2, #4
    ead4:	5e9b      	ldrsh	r3, [r3, r2]
    ead6:	b2da      	uxtb	r2, r3
    ead8:	4b2d      	ldr	r3, [pc, #180]	; (eb90 <save_cal_data+0x120>)
    eada:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = ((aBiasRaw[0]) & 0xFF00) >> 8;
    eadc:	4b2e      	ldr	r3, [pc, #184]	; (eb98 <save_cal_data+0x128>)
    eade:	2200      	movs	r2, #0
    eae0:	5e9b      	ldrsh	r3, [r3, r2]
    eae2:	121b      	asrs	r3, r3, #8
    eae4:	b2da      	uxtb	r2, r3
    eae6:	4b2a      	ldr	r3, [pc, #168]	; (eb90 <save_cal_data+0x120>)
    eae8:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = ((aBiasRaw[0]) & 0xFF);
    eaea:	4b2b      	ldr	r3, [pc, #172]	; (eb98 <save_cal_data+0x128>)
    eaec:	2200      	movs	r2, #0
    eaee:	5e9b      	ldrsh	r3, [r3, r2]
    eaf0:	b2da      	uxtb	r2, r3
    eaf2:	4b27      	ldr	r3, [pc, #156]	; (eb90 <save_cal_data+0x120>)
    eaf4:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = ((aBiasRaw[1]) & 0xFF00) >> 8;
    eaf6:	4b28      	ldr	r3, [pc, #160]	; (eb98 <save_cal_data+0x128>)
    eaf8:	2202      	movs	r2, #2
    eafa:	5e9b      	ldrsh	r3, [r3, r2]
    eafc:	121b      	asrs	r3, r3, #8
    eafe:	b2da      	uxtb	r2, r3
    eb00:	4b23      	ldr	r3, [pc, #140]	; (eb90 <save_cal_data+0x120>)
    eb02:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = ((aBiasRaw[1]) & 0xFF);
    eb04:	4b24      	ldr	r3, [pc, #144]	; (eb98 <save_cal_data+0x128>)
    eb06:	2202      	movs	r2, #2
    eb08:	5e9b      	ldrsh	r3, [r3, r2]
    eb0a:	b2da      	uxtb	r2, r3
    eb0c:	4b20      	ldr	r3, [pc, #128]	; (eb90 <save_cal_data+0x120>)
    eb0e:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = ((aBiasRaw[2]) & 0xFF00) >> 8;
    eb10:	4b21      	ldr	r3, [pc, #132]	; (eb98 <save_cal_data+0x128>)
    eb12:	2204      	movs	r2, #4
    eb14:	5e9b      	ldrsh	r3, [r3, r2]
    eb16:	121b      	asrs	r3, r3, #8
    eb18:	b2da      	uxtb	r2, r3
    eb1a:	4b1d      	ldr	r3, [pc, #116]	; (eb90 <save_cal_data+0x120>)
    eb1c:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = ((aBiasRaw[2]) & 0xFF);
    eb1e:	4b1e      	ldr	r3, [pc, #120]	; (eb98 <save_cal_data+0x128>)
    eb20:	2204      	movs	r2, #4
    eb22:	5e9b      	ldrsh	r3, [r3, r2]
    eb24:	b2da      	uxtb	r2, r3
    eb26:	4b1a      	ldr	r3, [pc, #104]	; (eb90 <save_cal_data+0x120>)
    eb28:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = ((mBiasRaw[0]) & 0xFF00) >> 8;
    eb2a:	4b1c      	ldr	r3, [pc, #112]	; (eb9c <save_cal_data+0x12c>)
    eb2c:	2200      	movs	r2, #0
    eb2e:	5e9b      	ldrsh	r3, [r3, r2]
    eb30:	121b      	asrs	r3, r3, #8
    eb32:	b2da      	uxtb	r2, r3
    eb34:	4b16      	ldr	r3, [pc, #88]	; (eb90 <save_cal_data+0x120>)
    eb36:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = ((mBiasRaw[0]) & 0xFF);
    eb38:	4b18      	ldr	r3, [pc, #96]	; (eb9c <save_cal_data+0x12c>)
    eb3a:	2200      	movs	r2, #0
    eb3c:	5e9b      	ldrsh	r3, [r3, r2]
    eb3e:	b2da      	uxtb	r2, r3
    eb40:	4b13      	ldr	r3, [pc, #76]	; (eb90 <save_cal_data+0x120>)
    eb42:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = ((mBiasRaw[1]) & 0xFF00) >> 8;
    eb44:	4b15      	ldr	r3, [pc, #84]	; (eb9c <save_cal_data+0x12c>)
    eb46:	2202      	movs	r2, #2
    eb48:	5e9b      	ldrsh	r3, [r3, r2]
    eb4a:	121b      	asrs	r3, r3, #8
    eb4c:	b2da      	uxtb	r2, r3
    eb4e:	4b10      	ldr	r3, [pc, #64]	; (eb90 <save_cal_data+0x120>)
    eb50:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = ((mBiasRaw[1]) & 0xFF);
    eb52:	4b12      	ldr	r3, [pc, #72]	; (eb9c <save_cal_data+0x12c>)
    eb54:	2202      	movs	r2, #2
    eb56:	5e9b      	ldrsh	r3, [r3, r2]
    eb58:	b2da      	uxtb	r2, r3
    eb5a:	4b0d      	ldr	r3, [pc, #52]	; (eb90 <save_cal_data+0x120>)
    eb5c:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = ((mBiasRaw[2]) & 0xFF00) >> 8;
    eb5e:	4b0f      	ldr	r3, [pc, #60]	; (eb9c <save_cal_data+0x12c>)
    eb60:	2204      	movs	r2, #4
    eb62:	5e9b      	ldrsh	r3, [r3, r2]
    eb64:	121b      	asrs	r3, r3, #8
    eb66:	b2da      	uxtb	r2, r3
    eb68:	4b09      	ldr	r3, [pc, #36]	; (eb90 <save_cal_data+0x120>)
    eb6a:	741a      	strb	r2, [r3, #16]
	eeprom_data[17] = ((mBiasRaw[2]) & 0xFF);
    eb6c:	4b0b      	ldr	r3, [pc, #44]	; (eb9c <save_cal_data+0x12c>)
    eb6e:	2204      	movs	r2, #4
    eb70:	5e9b      	ldrsh	r3, [r3, r2]
    eb72:	b2da      	uxtb	r2, r3
    eb74:	4b06      	ldr	r3, [pc, #24]	; (eb90 <save_cal_data+0x120>)
    eb76:	745a      	strb	r2, [r3, #17]

	//Write EEPROM data
	eeprom_emulator_write_page(2, eeprom_data);
    eb78:	4b05      	ldr	r3, [pc, #20]	; (eb90 <save_cal_data+0x120>)
    eb7a:	0019      	movs	r1, r3
    eb7c:	2002      	movs	r0, #2
    eb7e:	4b08      	ldr	r3, [pc, #32]	; (eba0 <save_cal_data+0x130>)
    eb80:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    eb82:	4b08      	ldr	r3, [pc, #32]	; (eba4 <save_cal_data+0x134>)
    eb84:	4798      	blx	r3
}
    eb86:	46c0      	nop			; (mov r8, r8)
    eb88:	46bd      	mov	sp, r7
    eb8a:	b002      	add	sp, #8
    eb8c:	bd80      	pop	{r7, pc}
    eb8e:	46c0      	nop			; (mov r8, r8)
    eb90:	200009c8 	.word	0x200009c8
    eb94:	20000c84 	.word	0x20000c84
    eb98:	20000c8c 	.word	0x20000c8c
    eb9c:	20000498 	.word	0x20000498
    eba0:	00008781 	.word	0x00008781
    eba4:	00008929 	.word	0x00008929

0000eba8 <restore_cal_data>:

void restore_cal_data(bool autoCal)
{
    eba8:	b580      	push	{r7, lr}
    ebaa:	b084      	sub	sp, #16
    ebac:	af00      	add	r7, sp, #0
    ebae:	0002      	movs	r2, r0
    ebb0:	1dfb      	adds	r3, r7, #7
    ebb2:	701a      	strb	r2, [r3, #0]
	eeprom_emulator_read_page(2, eeprom_data);
    ebb4:	4b63      	ldr	r3, [pc, #396]	; (ed44 <restore_cal_data+0x19c>)
    ebb6:	0019      	movs	r1, r3
    ebb8:	2002      	movs	r0, #2
    ebba:	4b63      	ldr	r3, [pc, #396]	; (ed48 <restore_cal_data+0x1a0>)
    ebbc:	4798      	blx	r3
	int16_t temp = 0;
    ebbe:	230e      	movs	r3, #14
    ebc0:	18fb      	adds	r3, r7, r3
    ebc2:	2200      	movs	r2, #0
    ebc4:	801a      	strh	r2, [r3, #0]

	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    ebc6:	4b5f      	ldr	r3, [pc, #380]	; (ed44 <restore_cal_data+0x19c>)
    ebc8:	781b      	ldrb	r3, [r3, #0]
    ebca:	2bff      	cmp	r3, #255	; 0xff
    ebcc:	d121      	bne.n	ec12 <restore_cal_data+0x6a>
    ebce:	4b5d      	ldr	r3, [pc, #372]	; (ed44 <restore_cal_data+0x19c>)
    ebd0:	785b      	ldrb	r3, [r3, #1]
    ebd2:	2bff      	cmp	r3, #255	; 0xff
    ebd4:	d11d      	bne.n	ec12 <restore_cal_data+0x6a>
		gBiasRaw[0] = 0;
    ebd6:	4b5d      	ldr	r3, [pc, #372]	; (ed4c <restore_cal_data+0x1a4>)
    ebd8:	2200      	movs	r2, #0
    ebda:	801a      	strh	r2, [r3, #0]
		gBiasRaw[1] = 0;
    ebdc:	4b5b      	ldr	r3, [pc, #364]	; (ed4c <restore_cal_data+0x1a4>)
    ebde:	2200      	movs	r2, #0
    ebe0:	805a      	strh	r2, [r3, #2]
		gBiasRaw[2] = 0;
    ebe2:	4b5a      	ldr	r3, [pc, #360]	; (ed4c <restore_cal_data+0x1a4>)
    ebe4:	2200      	movs	r2, #0
    ebe6:	809a      	strh	r2, [r3, #4]
		aBiasRaw[0] = 0;
    ebe8:	4b59      	ldr	r3, [pc, #356]	; (ed50 <restore_cal_data+0x1a8>)
    ebea:	2200      	movs	r2, #0
    ebec:	801a      	strh	r2, [r3, #0]
		aBiasRaw[1] = 0;
    ebee:	4b58      	ldr	r3, [pc, #352]	; (ed50 <restore_cal_data+0x1a8>)
    ebf0:	2200      	movs	r2, #0
    ebf2:	805a      	strh	r2, [r3, #2]
		aBiasRaw[2] = 0;
    ebf4:	4b56      	ldr	r3, [pc, #344]	; (ed50 <restore_cal_data+0x1a8>)
    ebf6:	2200      	movs	r2, #0
    ebf8:	809a      	strh	r2, [r3, #4]
		mBiasRaw[0] = 0;
    ebfa:	4b56      	ldr	r3, [pc, #344]	; (ed54 <restore_cal_data+0x1ac>)
    ebfc:	2200      	movs	r2, #0
    ebfe:	801a      	strh	r2, [r3, #0]
		mBiasRaw[1] = 0;
    ec00:	4b54      	ldr	r3, [pc, #336]	; (ed54 <restore_cal_data+0x1ac>)
    ec02:	2200      	movs	r2, #0
    ec04:	805a      	strh	r2, [r3, #2]
		mBiasRaw[2] = 0;
    ec06:	4b53      	ldr	r3, [pc, #332]	; (ed54 <restore_cal_data+0x1ac>)
    ec08:	2200      	movs	r2, #0
    ec0a:	809a      	strh	r2, [r3, #4]

		save_cal_data();
    ec0c:	4b52      	ldr	r3, [pc, #328]	; (ed58 <restore_cal_data+0x1b0>)
    ec0e:	4798      	blx	r3
    ec10:	e08f      	b.n	ed32 <restore_cal_data+0x18a>
	}
	else{ // else restore the stored data
		gBiasRaw[0] = (temp | (eeprom_data[0] << 8) | eeprom_data[1]);
    ec12:	4b4c      	ldr	r3, [pc, #304]	; (ed44 <restore_cal_data+0x19c>)
    ec14:	781b      	ldrb	r3, [r3, #0]
    ec16:	021b      	lsls	r3, r3, #8
    ec18:	b21a      	sxth	r2, r3
    ec1a:	230e      	movs	r3, #14
    ec1c:	18fb      	adds	r3, r7, r3
    ec1e:	881b      	ldrh	r3, [r3, #0]
    ec20:	4313      	orrs	r3, r2
    ec22:	b21a      	sxth	r2, r3
    ec24:	4b47      	ldr	r3, [pc, #284]	; (ed44 <restore_cal_data+0x19c>)
    ec26:	785b      	ldrb	r3, [r3, #1]
    ec28:	b21b      	sxth	r3, r3
    ec2a:	4313      	orrs	r3, r2
    ec2c:	b21a      	sxth	r2, r3
    ec2e:	4b47      	ldr	r3, [pc, #284]	; (ed4c <restore_cal_data+0x1a4>)
    ec30:	801a      	strh	r2, [r3, #0]
		gBiasRaw[1] = (temp | (eeprom_data[2] << 8) | eeprom_data[3]);
    ec32:	4b44      	ldr	r3, [pc, #272]	; (ed44 <restore_cal_data+0x19c>)
    ec34:	789b      	ldrb	r3, [r3, #2]
    ec36:	021b      	lsls	r3, r3, #8
    ec38:	b21a      	sxth	r2, r3
    ec3a:	230e      	movs	r3, #14
    ec3c:	18fb      	adds	r3, r7, r3
    ec3e:	881b      	ldrh	r3, [r3, #0]
    ec40:	4313      	orrs	r3, r2
    ec42:	b21a      	sxth	r2, r3
    ec44:	4b3f      	ldr	r3, [pc, #252]	; (ed44 <restore_cal_data+0x19c>)
    ec46:	78db      	ldrb	r3, [r3, #3]
    ec48:	b21b      	sxth	r3, r3
    ec4a:	4313      	orrs	r3, r2
    ec4c:	b21a      	sxth	r2, r3
    ec4e:	4b3f      	ldr	r3, [pc, #252]	; (ed4c <restore_cal_data+0x1a4>)
    ec50:	805a      	strh	r2, [r3, #2]
		gBiasRaw[2] = (temp | (eeprom_data[4] << 8) | eeprom_data[5]);
    ec52:	4b3c      	ldr	r3, [pc, #240]	; (ed44 <restore_cal_data+0x19c>)
    ec54:	791b      	ldrb	r3, [r3, #4]
    ec56:	021b      	lsls	r3, r3, #8
    ec58:	b21a      	sxth	r2, r3
    ec5a:	230e      	movs	r3, #14
    ec5c:	18fb      	adds	r3, r7, r3
    ec5e:	881b      	ldrh	r3, [r3, #0]
    ec60:	4313      	orrs	r3, r2
    ec62:	b21a      	sxth	r2, r3
    ec64:	4b37      	ldr	r3, [pc, #220]	; (ed44 <restore_cal_data+0x19c>)
    ec66:	795b      	ldrb	r3, [r3, #5]
    ec68:	b21b      	sxth	r3, r3
    ec6a:	4313      	orrs	r3, r2
    ec6c:	b21a      	sxth	r2, r3
    ec6e:	4b37      	ldr	r3, [pc, #220]	; (ed4c <restore_cal_data+0x1a4>)
    ec70:	809a      	strh	r2, [r3, #4]
		aBiasRaw[0] = (temp | (eeprom_data[6] << 8) | eeprom_data[7]);
    ec72:	4b34      	ldr	r3, [pc, #208]	; (ed44 <restore_cal_data+0x19c>)
    ec74:	799b      	ldrb	r3, [r3, #6]
    ec76:	021b      	lsls	r3, r3, #8
    ec78:	b21a      	sxth	r2, r3
    ec7a:	230e      	movs	r3, #14
    ec7c:	18fb      	adds	r3, r7, r3
    ec7e:	881b      	ldrh	r3, [r3, #0]
    ec80:	4313      	orrs	r3, r2
    ec82:	b21a      	sxth	r2, r3
    ec84:	4b2f      	ldr	r3, [pc, #188]	; (ed44 <restore_cal_data+0x19c>)
    ec86:	79db      	ldrb	r3, [r3, #7]
    ec88:	b21b      	sxth	r3, r3
    ec8a:	4313      	orrs	r3, r2
    ec8c:	b21a      	sxth	r2, r3
    ec8e:	4b30      	ldr	r3, [pc, #192]	; (ed50 <restore_cal_data+0x1a8>)
    ec90:	801a      	strh	r2, [r3, #0]
		aBiasRaw[1] = (temp | (eeprom_data[8] << 8) | eeprom_data[9]);
    ec92:	4b2c      	ldr	r3, [pc, #176]	; (ed44 <restore_cal_data+0x19c>)
    ec94:	7a1b      	ldrb	r3, [r3, #8]
    ec96:	021b      	lsls	r3, r3, #8
    ec98:	b21a      	sxth	r2, r3
    ec9a:	230e      	movs	r3, #14
    ec9c:	18fb      	adds	r3, r7, r3
    ec9e:	881b      	ldrh	r3, [r3, #0]
    eca0:	4313      	orrs	r3, r2
    eca2:	b21a      	sxth	r2, r3
    eca4:	4b27      	ldr	r3, [pc, #156]	; (ed44 <restore_cal_data+0x19c>)
    eca6:	7a5b      	ldrb	r3, [r3, #9]
    eca8:	b21b      	sxth	r3, r3
    ecaa:	4313      	orrs	r3, r2
    ecac:	b21a      	sxth	r2, r3
    ecae:	4b28      	ldr	r3, [pc, #160]	; (ed50 <restore_cal_data+0x1a8>)
    ecb0:	805a      	strh	r2, [r3, #2]
		aBiasRaw[2] = (temp | (eeprom_data[10] << 8) | eeprom_data[11]);
    ecb2:	4b24      	ldr	r3, [pc, #144]	; (ed44 <restore_cal_data+0x19c>)
    ecb4:	7a9b      	ldrb	r3, [r3, #10]
    ecb6:	021b      	lsls	r3, r3, #8
    ecb8:	b21a      	sxth	r2, r3
    ecba:	230e      	movs	r3, #14
    ecbc:	18fb      	adds	r3, r7, r3
    ecbe:	881b      	ldrh	r3, [r3, #0]
    ecc0:	4313      	orrs	r3, r2
    ecc2:	b21a      	sxth	r2, r3
    ecc4:	4b1f      	ldr	r3, [pc, #124]	; (ed44 <restore_cal_data+0x19c>)
    ecc6:	7adb      	ldrb	r3, [r3, #11]
    ecc8:	b21b      	sxth	r3, r3
    ecca:	4313      	orrs	r3, r2
    eccc:	b21a      	sxth	r2, r3
    ecce:	4b20      	ldr	r3, [pc, #128]	; (ed50 <restore_cal_data+0x1a8>)
    ecd0:	809a      	strh	r2, [r3, #4]
		mBiasRaw[0] = (temp | (eeprom_data[12] << 8) | eeprom_data[13]);
    ecd2:	4b1c      	ldr	r3, [pc, #112]	; (ed44 <restore_cal_data+0x19c>)
    ecd4:	7b1b      	ldrb	r3, [r3, #12]
    ecd6:	021b      	lsls	r3, r3, #8
    ecd8:	b21a      	sxth	r2, r3
    ecda:	230e      	movs	r3, #14
    ecdc:	18fb      	adds	r3, r7, r3
    ecde:	881b      	ldrh	r3, [r3, #0]
    ece0:	4313      	orrs	r3, r2
    ece2:	b21a      	sxth	r2, r3
    ece4:	4b17      	ldr	r3, [pc, #92]	; (ed44 <restore_cal_data+0x19c>)
    ece6:	7b5b      	ldrb	r3, [r3, #13]
    ece8:	b21b      	sxth	r3, r3
    ecea:	4313      	orrs	r3, r2
    ecec:	b21a      	sxth	r2, r3
    ecee:	4b19      	ldr	r3, [pc, #100]	; (ed54 <restore_cal_data+0x1ac>)
    ecf0:	801a      	strh	r2, [r3, #0]
		mBiasRaw[1] = (temp | (eeprom_data[14] << 8) | eeprom_data[15]);
    ecf2:	4b14      	ldr	r3, [pc, #80]	; (ed44 <restore_cal_data+0x19c>)
    ecf4:	7b9b      	ldrb	r3, [r3, #14]
    ecf6:	021b      	lsls	r3, r3, #8
    ecf8:	b21a      	sxth	r2, r3
    ecfa:	230e      	movs	r3, #14
    ecfc:	18fb      	adds	r3, r7, r3
    ecfe:	881b      	ldrh	r3, [r3, #0]
    ed00:	4313      	orrs	r3, r2
    ed02:	b21a      	sxth	r2, r3
    ed04:	4b0f      	ldr	r3, [pc, #60]	; (ed44 <restore_cal_data+0x19c>)
    ed06:	7bdb      	ldrb	r3, [r3, #15]
    ed08:	b21b      	sxth	r3, r3
    ed0a:	4313      	orrs	r3, r2
    ed0c:	b21a      	sxth	r2, r3
    ed0e:	4b11      	ldr	r3, [pc, #68]	; (ed54 <restore_cal_data+0x1ac>)
    ed10:	805a      	strh	r2, [r3, #2]
		mBiasRaw[2] = (temp | (eeprom_data[16] << 8) | eeprom_data[17]);
    ed12:	4b0c      	ldr	r3, [pc, #48]	; (ed44 <restore_cal_data+0x19c>)
    ed14:	7c1b      	ldrb	r3, [r3, #16]
    ed16:	021b      	lsls	r3, r3, #8
    ed18:	b21a      	sxth	r2, r3
    ed1a:	230e      	movs	r3, #14
    ed1c:	18fb      	adds	r3, r7, r3
    ed1e:	881b      	ldrh	r3, [r3, #0]
    ed20:	4313      	orrs	r3, r2
    ed22:	b21a      	sxth	r2, r3
    ed24:	4b07      	ldr	r3, [pc, #28]	; (ed44 <restore_cal_data+0x19c>)
    ed26:	7c5b      	ldrb	r3, [r3, #17]
    ed28:	b21b      	sxth	r3, r3
    ed2a:	4313      	orrs	r3, r2
    ed2c:	b21a      	sxth	r2, r3
    ed2e:	4b09      	ldr	r3, [pc, #36]	; (ed54 <restore_cal_data+0x1ac>)
    ed30:	809a      	strh	r2, [r3, #4]
	}
	
	_autoCalc = autoCal;
    ed32:	4b0a      	ldr	r3, [pc, #40]	; (ed5c <restore_cal_data+0x1b4>)
    ed34:	1dfa      	adds	r2, r7, #7
    ed36:	7812      	ldrb	r2, [r2, #0]
    ed38:	701a      	strb	r2, [r3, #0]
}
    ed3a:	46c0      	nop			; (mov r8, r8)
    ed3c:	46bd      	mov	sp, r7
    ed3e:	b004      	add	sp, #16
    ed40:	bd80      	pop	{r7, pc}
    ed42:	46c0      	nop			; (mov r8, r8)
    ed44:	200009c8 	.word	0x200009c8
    ed48:	0000888d 	.word	0x0000888d
    ed4c:	20000c84 	.word	0x20000c84
    ed50:	20000c8c 	.word	0x20000c8c
    ed54:	20000498 	.word	0x20000498
    ed58:	0000ea71 	.word	0x0000ea71
    ed5c:	200008f0 	.word	0x200008f0

0000ed60 <save_orientation_controls_remote_esc>:

void save_orientation_controls_remote_esc()
{
    ed60:	b580      	push	{r7, lr}
    ed62:	b082      	sub	sp, #8
    ed64:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    ed66:	2300      	movs	r3, #0
    ed68:	607b      	str	r3, [r7, #4]
    ed6a:	e005      	b.n	ed78 <save_orientation_controls_remote_esc+0x18>
		eeprom_data[0] = 0;
    ed6c:	4b42      	ldr	r3, [pc, #264]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ed6e:	2200      	movs	r2, #0
    ed70:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    ed72:	687b      	ldr	r3, [r7, #4]
    ed74:	3301      	adds	r3, #1
    ed76:	607b      	str	r3, [r7, #4]
    ed78:	687b      	ldr	r3, [r7, #4]
    ed7a:	2b3b      	cmp	r3, #59	; 0x3b
    ed7c:	ddf6      	ble.n	ed6c <save_orientation_controls_remote_esc+0xc>
	}

	eeprom_data[0] = ORIENTATION[0];
    ed7e:	4b3f      	ldr	r3, [pc, #252]	; (ee7c <save_orientation_controls_remote_esc+0x11c>)
    ed80:	781a      	ldrb	r2, [r3, #0]
    ed82:	4b3d      	ldr	r3, [pc, #244]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ed84:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = ORIENTATION[1];
    ed86:	4b3d      	ldr	r3, [pc, #244]	; (ee7c <save_orientation_controls_remote_esc+0x11c>)
    ed88:	785a      	ldrb	r2, [r3, #1]
    ed8a:	4b3b      	ldr	r3, [pc, #236]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ed8c:	705a      	strb	r2, [r3, #1]

	eeprom_data[2] = ((AUX_ENABLED << 1) | TURN_ENABLED);
    ed8e:	4b3c      	ldr	r3, [pc, #240]	; (ee80 <save_orientation_controls_remote_esc+0x120>)
    ed90:	781b      	ldrb	r3, [r3, #0]
    ed92:	005b      	lsls	r3, r3, #1
    ed94:	b25a      	sxtb	r2, r3
    ed96:	4b3b      	ldr	r3, [pc, #236]	; (ee84 <save_orientation_controls_remote_esc+0x124>)
    ed98:	781b      	ldrb	r3, [r3, #0]
    ed9a:	b25b      	sxtb	r3, r3
    ed9c:	4313      	orrs	r3, r2
    ed9e:	b25b      	sxtb	r3, r3
    eda0:	b2da      	uxtb	r2, r3
    eda2:	4b35      	ldr	r3, [pc, #212]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    eda4:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = auxControlType;
    eda6:	4b38      	ldr	r3, [pc, #224]	; (ee88 <save_orientation_controls_remote_esc+0x128>)
    eda8:	781a      	ldrb	r2, [r3, #0]
    edaa:	4b33      	ldr	r3, [pc, #204]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edac:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = auxTimedDuration;
    edae:	4b37      	ldr	r3, [pc, #220]	; (ee8c <save_orientation_controls_remote_esc+0x12c>)
    edb0:	781a      	ldrb	r2, [r3, #0]
    edb2:	4b31      	ldr	r3, [pc, #196]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edb4:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = single_aux_control;
    edb6:	4b36      	ldr	r3, [pc, #216]	; (ee90 <save_orientation_controls_remote_esc+0x130>)
    edb8:	781a      	ldrb	r2, [r3, #0]
    edba:	4b2f      	ldr	r3, [pc, #188]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edbc:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = single_all_control;
    edbe:	4b35      	ldr	r3, [pc, #212]	; (ee94 <save_orientation_controls_remote_esc+0x134>)
    edc0:	781a      	ldrb	r2, [r3, #0]
    edc2:	4b2d      	ldr	r3, [pc, #180]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edc4:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = single_head_control;
    edc6:	4b34      	ldr	r3, [pc, #208]	; (ee98 <save_orientation_controls_remote_esc+0x138>)
    edc8:	781a      	ldrb	r2, [r3, #0]
    edca:	4b2b      	ldr	r3, [pc, #172]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edcc:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = single_side_control;
    edce:	4b33      	ldr	r3, [pc, #204]	; (ee9c <save_orientation_controls_remote_esc+0x13c>)
    edd0:	781a      	ldrb	r2, [r3, #0]
    edd2:	4b29      	ldr	r3, [pc, #164]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edd4:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = single_up_control;
    edd6:	4b32      	ldr	r3, [pc, #200]	; (eea0 <save_orientation_controls_remote_esc+0x140>)
    edd8:	781a      	ldrb	r2, [r3, #0]
    edda:	4b27      	ldr	r3, [pc, #156]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    eddc:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = single_down_control;
    edde:	4b31      	ldr	r3, [pc, #196]	; (eea4 <save_orientation_controls_remote_esc+0x144>)
    ede0:	781a      	ldrb	r2, [r3, #0]
    ede2:	4b25      	ldr	r3, [pc, #148]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ede4:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = dual_aux_control;
    ede6:	4b30      	ldr	r3, [pc, #192]	; (eea8 <save_orientation_controls_remote_esc+0x148>)
    ede8:	781a      	ldrb	r2, [r3, #0]
    edea:	4b23      	ldr	r3, [pc, #140]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edec:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = dual_all_control;
    edee:	4b2f      	ldr	r3, [pc, #188]	; (eeac <save_orientation_controls_remote_esc+0x14c>)
    edf0:	781a      	ldrb	r2, [r3, #0]
    edf2:	4b21      	ldr	r3, [pc, #132]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edf4:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = dual_head_control;
    edf6:	4b2e      	ldr	r3, [pc, #184]	; (eeb0 <save_orientation_controls_remote_esc+0x150>)
    edf8:	781a      	ldrb	r2, [r3, #0]
    edfa:	4b1f      	ldr	r3, [pc, #124]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    edfc:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = dual_side_control;
    edfe:	4b2d      	ldr	r3, [pc, #180]	; (eeb4 <save_orientation_controls_remote_esc+0x154>)
    ee00:	781a      	ldrb	r2, [r3, #0]
    ee02:	4b1d      	ldr	r3, [pc, #116]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee04:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = dual_up_control;
    ee06:	4b2c      	ldr	r3, [pc, #176]	; (eeb8 <save_orientation_controls_remote_esc+0x158>)
    ee08:	781a      	ldrb	r2, [r3, #0]
    ee0a:	4b1b      	ldr	r3, [pc, #108]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee0c:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = dual_down_control;
    ee0e:	4b2b      	ldr	r3, [pc, #172]	; (eebc <save_orientation_controls_remote_esc+0x15c>)
    ee10:	781a      	ldrb	r2, [r3, #0]
    ee12:	4b19      	ldr	r3, [pc, #100]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee14:	741a      	strb	r2, [r3, #16]

	eeprom_data[17] = ((remote_type << 4) | (button_type & 0x0F));
    ee16:	4b2a      	ldr	r3, [pc, #168]	; (eec0 <save_orientation_controls_remote_esc+0x160>)
    ee18:	781b      	ldrb	r3, [r3, #0]
    ee1a:	011b      	lsls	r3, r3, #4
    ee1c:	b25a      	sxtb	r2, r3
    ee1e:	4b29      	ldr	r3, [pc, #164]	; (eec4 <save_orientation_controls_remote_esc+0x164>)
    ee20:	781b      	ldrb	r3, [r3, #0]
    ee22:	b25b      	sxtb	r3, r3
    ee24:	210f      	movs	r1, #15
    ee26:	400b      	ands	r3, r1
    ee28:	b25b      	sxtb	r3, r3
    ee2a:	4313      	orrs	r3, r2
    ee2c:	b25b      	sxtb	r3, r3
    ee2e:	b2da      	uxtb	r2, r3
    ee30:	4b11      	ldr	r3, [pc, #68]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee32:	745a      	strb	r2, [r3, #17]
	eeprom_data[18] = deadzone;
    ee34:	4b24      	ldr	r3, [pc, #144]	; (eec8 <save_orientation_controls_remote_esc+0x168>)
    ee36:	781a      	ldrb	r2, [r3, #0]
    ee38:	4b0f      	ldr	r3, [pc, #60]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee3a:	749a      	strb	r2, [r3, #18]
	
	eeprom_data[19] = esc_fw;
    ee3c:	4b23      	ldr	r3, [pc, #140]	; (eecc <save_orientation_controls_remote_esc+0x16c>)
    ee3e:	781a      	ldrb	r2, [r3, #0]
    ee40:	4b0d      	ldr	r3, [pc, #52]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee42:	74da      	strb	r2, [r3, #19]
	eeprom_data[20] = ((esc_comms << 4) | (UART_baud & 0x0F));//*/
    ee44:	4b22      	ldr	r3, [pc, #136]	; (eed0 <save_orientation_controls_remote_esc+0x170>)
    ee46:	781b      	ldrb	r3, [r3, #0]
    ee48:	011b      	lsls	r3, r3, #4
    ee4a:	b25a      	sxtb	r2, r3
    ee4c:	4b21      	ldr	r3, [pc, #132]	; (eed4 <save_orientation_controls_remote_esc+0x174>)
    ee4e:	781b      	ldrb	r3, [r3, #0]
    ee50:	b25b      	sxtb	r3, r3
    ee52:	210f      	movs	r1, #15
    ee54:	400b      	ands	r3, r1
    ee56:	b25b      	sxtb	r3, r3
    ee58:	4313      	orrs	r3, r2
    ee5a:	b25b      	sxtb	r3, r3
    ee5c:	b2da      	uxtb	r2, r3
    ee5e:	4b06      	ldr	r3, [pc, #24]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee60:	751a      	strb	r2, [r3, #20]

	//Write EEPROM data
	eeprom_emulator_write_page(3, eeprom_data);
    ee62:	4b05      	ldr	r3, [pc, #20]	; (ee78 <save_orientation_controls_remote_esc+0x118>)
    ee64:	0019      	movs	r1, r3
    ee66:	2003      	movs	r0, #3
    ee68:	4b1b      	ldr	r3, [pc, #108]	; (eed8 <save_orientation_controls_remote_esc+0x178>)
    ee6a:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    ee6c:	4b1b      	ldr	r3, [pc, #108]	; (eedc <save_orientation_controls_remote_esc+0x17c>)
    ee6e:	4798      	blx	r3
}
    ee70:	46c0      	nop			; (mov r8, r8)
    ee72:	46bd      	mov	sp, r7
    ee74:	b002      	add	sp, #8
    ee76:	bd80      	pop	{r7, pc}
    ee78:	200009c8 	.word	0x200009c8
    ee7c:	20000004 	.word	0x20000004
    ee80:	20000373 	.word	0x20000373
    ee84:	20000374 	.word	0x20000374
    ee88:	20000376 	.word	0x20000376
    ee8c:	20000377 	.word	0x20000377
    ee90:	20000378 	.word	0x20000378
    ee94:	20000379 	.word	0x20000379
    ee98:	2000037a 	.word	0x2000037a
    ee9c:	2000037b 	.word	0x2000037b
    eea0:	2000037c 	.word	0x2000037c
    eea4:	2000037d 	.word	0x2000037d
    eea8:	2000037e 	.word	0x2000037e
    eeac:	2000037f 	.word	0x2000037f
    eeb0:	20000380 	.word	0x20000380
    eeb4:	20000381 	.word	0x20000381
    eeb8:	20000382 	.word	0x20000382
    eebc:	20000383 	.word	0x20000383
    eec0:	20000308 	.word	0x20000308
    eec4:	20000309 	.word	0x20000309
    eec8:	20000018 	.word	0x20000018
    eecc:	2000001a 	.word	0x2000001a
    eed0:	20000310 	.word	0x20000310
    eed4:	20000311 	.word	0x20000311
    eed8:	00008781 	.word	0x00008781
    eedc:	00008929 	.word	0x00008929

0000eee0 <restore_orientation_controls_remote_esc>:

void restore_orientation_controls_remote_esc()
{
    eee0:	b580      	push	{r7, lr}
    eee2:	af00      	add	r7, sp, #0
	eeprom_emulator_read_page(3, eeprom_data);
    eee4:	4b68      	ldr	r3, [pc, #416]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    eee6:	0019      	movs	r1, r3
    eee8:	2003      	movs	r0, #3
    eeea:	4b68      	ldr	r3, [pc, #416]	; (f08c <restore_orientation_controls_remote_esc+0x1ac>)
    eeec:	4798      	blx	r3

	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    eeee:	4b66      	ldr	r3, [pc, #408]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    eef0:	781b      	ldrb	r3, [r3, #0]
    eef2:	2bff      	cmp	r3, #255	; 0xff
    eef4:	d14e      	bne.n	ef94 <restore_orientation_controls_remote_esc+0xb4>
    eef6:	4b64      	ldr	r3, [pc, #400]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    eef8:	785b      	ldrb	r3, [r3, #1]
    eefa:	2bff      	cmp	r3, #255	; 0xff
    eefc:	d14a      	bne.n	ef94 <restore_orientation_controls_remote_esc+0xb4>
		ORIENTATION[0] = 1; // Connectors up
    eefe:	4b64      	ldr	r3, [pc, #400]	; (f090 <restore_orientation_controls_remote_esc+0x1b0>)
    ef00:	2201      	movs	r2, #1
    ef02:	701a      	strb	r2, [r3, #0]
		ORIENTATION[1] = 6; // Power front
    ef04:	4b62      	ldr	r3, [pc, #392]	; (f090 <restore_orientation_controls_remote_esc+0x1b0>)
    ef06:	2206      	movs	r2, #6
    ef08:	705a      	strb	r2, [r3, #1]

		AUX_ENABLED = 0; // Aux disabled
    ef0a:	4b62      	ldr	r3, [pc, #392]	; (f094 <restore_orientation_controls_remote_esc+0x1b4>)
    ef0c:	2200      	movs	r2, #0
    ef0e:	701a      	strb	r2, [r3, #0]
		TURN_ENABLED = 0; // Turn disabled
    ef10:	4b61      	ldr	r3, [pc, #388]	; (f098 <restore_orientation_controls_remote_esc+0x1b8>)
    ef12:	2200      	movs	r2, #0
    ef14:	701a      	strb	r2, [r3, #0]
		auxControlType = AUX_MOMENTARY;
    ef16:	4b61      	ldr	r3, [pc, #388]	; (f09c <restore_orientation_controls_remote_esc+0x1bc>)
    ef18:	2200      	movs	r2, #0
    ef1a:	701a      	strb	r2, [r3, #0]
		auxTimedDuration = 10; // 1 second
    ef1c:	4b60      	ldr	r3, [pc, #384]	; (f0a0 <restore_orientation_controls_remote_esc+0x1c0>)
    ef1e:	220a      	movs	r2, #10
    ef20:	701a      	strb	r2, [r3, #0]
		single_aux_control = PRESS_NONE;
    ef22:	4b60      	ldr	r3, [pc, #384]	; (f0a4 <restore_orientation_controls_remote_esc+0x1c4>)
    ef24:	2200      	movs	r2, #0
    ef26:	701a      	strb	r2, [r3, #0]
		single_all_control = SINGLE_TAP;
    ef28:	4b5f      	ldr	r3, [pc, #380]	; (f0a8 <restore_orientation_controls_remote_esc+0x1c8>)
    ef2a:	2201      	movs	r2, #1
    ef2c:	701a      	strb	r2, [r3, #0]
		single_head_control = MEDIUM_PRESS;
    ef2e:	4b5f      	ldr	r3, [pc, #380]	; (f0ac <restore_orientation_controls_remote_esc+0x1cc>)
    ef30:	2206      	movs	r2, #6
    ef32:	701a      	strb	r2, [r3, #0]
		single_side_control = LONG_PRESS;
    ef34:	4b5e      	ldr	r3, [pc, #376]	; (f0b0 <restore_orientation_controls_remote_esc+0x1d0>)
    ef36:	2207      	movs	r2, #7
    ef38:	701a      	strb	r2, [r3, #0]
		single_up_control = DOUBLE_TAP;
    ef3a:	4b5e      	ldr	r3, [pc, #376]	; (f0b4 <restore_orientation_controls_remote_esc+0x1d4>)
    ef3c:	2202      	movs	r2, #2
    ef3e:	701a      	strb	r2, [r3, #0]
		single_down_control = TRIPLE_TAP;
    ef40:	4b5d      	ldr	r3, [pc, #372]	; (f0b8 <restore_orientation_controls_remote_esc+0x1d8>)
    ef42:	2203      	movs	r2, #3
    ef44:	701a      	strb	r2, [r3, #0]
		dual_aux_control = PRESS_NONE;
    ef46:	4b5d      	ldr	r3, [pc, #372]	; (f0bc <restore_orientation_controls_remote_esc+0x1dc>)
    ef48:	2200      	movs	r2, #0
    ef4a:	701a      	strb	r2, [r3, #0]
		dual_all_control = SINGLE_TAP;
    ef4c:	4b5c      	ldr	r3, [pc, #368]	; (f0c0 <restore_orientation_controls_remote_esc+0x1e0>)
    ef4e:	2201      	movs	r2, #1
    ef50:	701a      	strb	r2, [r3, #0]
		dual_head_control = MEDIUM_PRESS;
    ef52:	4b5c      	ldr	r3, [pc, #368]	; (f0c4 <restore_orientation_controls_remote_esc+0x1e4>)
    ef54:	2206      	movs	r2, #6
    ef56:	701a      	strb	r2, [r3, #0]
		dual_side_control = LONG_PRESS;
    ef58:	4b5b      	ldr	r3, [pc, #364]	; (f0c8 <restore_orientation_controls_remote_esc+0x1e8>)
    ef5a:	2207      	movs	r2, #7
    ef5c:	701a      	strb	r2, [r3, #0]
		dual_up_control =  RIGHT_TAP;
    ef5e:	4b5b      	ldr	r3, [pc, #364]	; (f0cc <restore_orientation_controls_remote_esc+0x1ec>)
    ef60:	2205      	movs	r2, #5
    ef62:	701a      	strb	r2, [r3, #0]
		dual_down_control = LEFT_TAP;
    ef64:	4b5a      	ldr	r3, [pc, #360]	; (f0d0 <restore_orientation_controls_remote_esc+0x1f0>)
    ef66:	2204      	movs	r2, #4
    ef68:	701a      	strb	r2, [r3, #0]

		remote_type = 0;
    ef6a:	4b5a      	ldr	r3, [pc, #360]	; (f0d4 <restore_orientation_controls_remote_esc+0x1f4>)
    ef6c:	2200      	movs	r2, #0
    ef6e:	701a      	strb	r2, [r3, #0]
		deadzone = 10;
    ef70:	4b59      	ldr	r3, [pc, #356]	; (f0d8 <restore_orientation_controls_remote_esc+0x1f8>)
    ef72:	220a      	movs	r2, #10
    ef74:	701a      	strb	r2, [r3, #0]
		button_type = 1;
    ef76:	4b59      	ldr	r3, [pc, #356]	; (f0dc <restore_orientation_controls_remote_esc+0x1fc>)
    ef78:	2201      	movs	r2, #1
    ef7a:	701a      	strb	r2, [r3, #0]

		esc_fw = FW_3v00; // Set 3.0 as the default FW to prevent bricking any ESCs
    ef7c:	4b58      	ldr	r3, [pc, #352]	; (f0e0 <restore_orientation_controls_remote_esc+0x200>)
    ef7e:	2201      	movs	r2, #1
    ef80:	701a      	strb	r2, [r3, #0]
		esc_comms = 2;
    ef82:	4b58      	ldr	r3, [pc, #352]	; (f0e4 <restore_orientation_controls_remote_esc+0x204>)
    ef84:	2202      	movs	r2, #2
    ef86:	701a      	strb	r2, [r3, #0]
		UART_baud = 3;
    ef88:	4b57      	ldr	r3, [pc, #348]	; (f0e8 <restore_orientation_controls_remote_esc+0x208>)
    ef8a:	2203      	movs	r2, #3
    ef8c:	701a      	strb	r2, [r3, #0]

		save_orientation_controls_remote_esc();
    ef8e:	4b57      	ldr	r3, [pc, #348]	; (f0ec <restore_orientation_controls_remote_esc+0x20c>)
    ef90:	4798      	blx	r3
    ef92:	e075      	b.n	f080 <restore_orientation_controls_remote_esc+0x1a0>
	}
	else { // else restore the stored data
		ORIENTATION[0] = eeprom_data[0];
    ef94:	4b3c      	ldr	r3, [pc, #240]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    ef96:	781a      	ldrb	r2, [r3, #0]
    ef98:	4b3d      	ldr	r3, [pc, #244]	; (f090 <restore_orientation_controls_remote_esc+0x1b0>)
    ef9a:	701a      	strb	r2, [r3, #0]
		ORIENTATION[1] = eeprom_data[1];
    ef9c:	4b3a      	ldr	r3, [pc, #232]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    ef9e:	785a      	ldrb	r2, [r3, #1]
    efa0:	4b3b      	ldr	r3, [pc, #236]	; (f090 <restore_orientation_controls_remote_esc+0x1b0>)
    efa2:	705a      	strb	r2, [r3, #1]

		AUX_ENABLED = (eeprom_data[2] & 0x02) >> 1;
    efa4:	4b38      	ldr	r3, [pc, #224]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    efa6:	789b      	ldrb	r3, [r3, #2]
    efa8:	105b      	asrs	r3, r3, #1
    efaa:	2201      	movs	r2, #1
    efac:	4013      	ands	r3, r2
    efae:	1e5a      	subs	r2, r3, #1
    efb0:	4193      	sbcs	r3, r2
    efb2:	b2da      	uxtb	r2, r3
    efb4:	4b37      	ldr	r3, [pc, #220]	; (f094 <restore_orientation_controls_remote_esc+0x1b4>)
    efb6:	701a      	strb	r2, [r3, #0]
		TURN_ENABLED = (eeprom_data[2] & 0x01);
    efb8:	4b33      	ldr	r3, [pc, #204]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    efba:	789b      	ldrb	r3, [r3, #2]
    efbc:	001a      	movs	r2, r3
    efbe:	2301      	movs	r3, #1
    efc0:	4013      	ands	r3, r2
    efc2:	1e5a      	subs	r2, r3, #1
    efc4:	4193      	sbcs	r3, r2
    efc6:	b2da      	uxtb	r2, r3
    efc8:	4b33      	ldr	r3, [pc, #204]	; (f098 <restore_orientation_controls_remote_esc+0x1b8>)
    efca:	701a      	strb	r2, [r3, #0]
		auxControlType = eeprom_data[3];
    efcc:	4b2e      	ldr	r3, [pc, #184]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    efce:	78da      	ldrb	r2, [r3, #3]
    efd0:	4b32      	ldr	r3, [pc, #200]	; (f09c <restore_orientation_controls_remote_esc+0x1bc>)
    efd2:	701a      	strb	r2, [r3, #0]
		auxTimedDuration = eeprom_data[4];
    efd4:	4b2c      	ldr	r3, [pc, #176]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    efd6:	791a      	ldrb	r2, [r3, #4]
    efd8:	4b31      	ldr	r3, [pc, #196]	; (f0a0 <restore_orientation_controls_remote_esc+0x1c0>)
    efda:	701a      	strb	r2, [r3, #0]
		single_aux_control = eeprom_data[5];
    efdc:	4b2a      	ldr	r3, [pc, #168]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    efde:	795a      	ldrb	r2, [r3, #5]
    efe0:	4b30      	ldr	r3, [pc, #192]	; (f0a4 <restore_orientation_controls_remote_esc+0x1c4>)
    efe2:	701a      	strb	r2, [r3, #0]
		single_all_control = eeprom_data[6];
    efe4:	4b28      	ldr	r3, [pc, #160]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    efe6:	799a      	ldrb	r2, [r3, #6]
    efe8:	4b2f      	ldr	r3, [pc, #188]	; (f0a8 <restore_orientation_controls_remote_esc+0x1c8>)
    efea:	701a      	strb	r2, [r3, #0]
		single_head_control = eeprom_data[7];
    efec:	4b26      	ldr	r3, [pc, #152]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    efee:	79da      	ldrb	r2, [r3, #7]
    eff0:	4b2e      	ldr	r3, [pc, #184]	; (f0ac <restore_orientation_controls_remote_esc+0x1cc>)
    eff2:	701a      	strb	r2, [r3, #0]
		single_side_control = eeprom_data[8];
    eff4:	4b24      	ldr	r3, [pc, #144]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    eff6:	7a1a      	ldrb	r2, [r3, #8]
    eff8:	4b2d      	ldr	r3, [pc, #180]	; (f0b0 <restore_orientation_controls_remote_esc+0x1d0>)
    effa:	701a      	strb	r2, [r3, #0]
		single_up_control = eeprom_data[9];
    effc:	4b22      	ldr	r3, [pc, #136]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    effe:	7a5a      	ldrb	r2, [r3, #9]
    f000:	4b2c      	ldr	r3, [pc, #176]	; (f0b4 <restore_orientation_controls_remote_esc+0x1d4>)
    f002:	701a      	strb	r2, [r3, #0]
		single_down_control = eeprom_data[10];
    f004:	4b20      	ldr	r3, [pc, #128]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f006:	7a9a      	ldrb	r2, [r3, #10]
    f008:	4b2b      	ldr	r3, [pc, #172]	; (f0b8 <restore_orientation_controls_remote_esc+0x1d8>)
    f00a:	701a      	strb	r2, [r3, #0]
		dual_aux_control = eeprom_data[11];
    f00c:	4b1e      	ldr	r3, [pc, #120]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f00e:	7ada      	ldrb	r2, [r3, #11]
    f010:	4b2a      	ldr	r3, [pc, #168]	; (f0bc <restore_orientation_controls_remote_esc+0x1dc>)
    f012:	701a      	strb	r2, [r3, #0]
		dual_all_control = eeprom_data[12];
    f014:	4b1c      	ldr	r3, [pc, #112]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f016:	7b1a      	ldrb	r2, [r3, #12]
    f018:	4b29      	ldr	r3, [pc, #164]	; (f0c0 <restore_orientation_controls_remote_esc+0x1e0>)
    f01a:	701a      	strb	r2, [r3, #0]
		dual_head_control = eeprom_data[13];
    f01c:	4b1a      	ldr	r3, [pc, #104]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f01e:	7b5a      	ldrb	r2, [r3, #13]
    f020:	4b28      	ldr	r3, [pc, #160]	; (f0c4 <restore_orientation_controls_remote_esc+0x1e4>)
    f022:	701a      	strb	r2, [r3, #0]
		dual_side_control = eeprom_data[14];
    f024:	4b18      	ldr	r3, [pc, #96]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f026:	7b9a      	ldrb	r2, [r3, #14]
    f028:	4b27      	ldr	r3, [pc, #156]	; (f0c8 <restore_orientation_controls_remote_esc+0x1e8>)
    f02a:	701a      	strb	r2, [r3, #0]
		dual_up_control = eeprom_data[15];
    f02c:	4b16      	ldr	r3, [pc, #88]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f02e:	7bda      	ldrb	r2, [r3, #15]
    f030:	4b26      	ldr	r3, [pc, #152]	; (f0cc <restore_orientation_controls_remote_esc+0x1ec>)
    f032:	701a      	strb	r2, [r3, #0]
		dual_down_control = eeprom_data[16];
    f034:	4b14      	ldr	r3, [pc, #80]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f036:	7c1a      	ldrb	r2, [r3, #16]
    f038:	4b25      	ldr	r3, [pc, #148]	; (f0d0 <restore_orientation_controls_remote_esc+0x1f0>)
    f03a:	701a      	strb	r2, [r3, #0]

		remote_type = ((eeprom_data[17]&0xF0)>>4);
    f03c:	4b12      	ldr	r3, [pc, #72]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f03e:	7c5b      	ldrb	r3, [r3, #17]
    f040:	091b      	lsrs	r3, r3, #4
    f042:	b2da      	uxtb	r2, r3
    f044:	4b23      	ldr	r3, [pc, #140]	; (f0d4 <restore_orientation_controls_remote_esc+0x1f4>)
    f046:	701a      	strb	r2, [r3, #0]
		button_type = (eeprom_data[17]&0x0F);
    f048:	4b0f      	ldr	r3, [pc, #60]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f04a:	7c5b      	ldrb	r3, [r3, #17]
    f04c:	220f      	movs	r2, #15
    f04e:	4013      	ands	r3, r2
    f050:	b2da      	uxtb	r2, r3
    f052:	4b22      	ldr	r3, [pc, #136]	; (f0dc <restore_orientation_controls_remote_esc+0x1fc>)
    f054:	701a      	strb	r2, [r3, #0]
		deadzone = eeprom_data[18];
    f056:	4b0c      	ldr	r3, [pc, #48]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f058:	7c9a      	ldrb	r2, [r3, #18]
    f05a:	4b1f      	ldr	r3, [pc, #124]	; (f0d8 <restore_orientation_controls_remote_esc+0x1f8>)
    f05c:	701a      	strb	r2, [r3, #0]

		esc_fw = eeprom_data[19];
    f05e:	4b0a      	ldr	r3, [pc, #40]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f060:	7cda      	ldrb	r2, [r3, #19]
    f062:	4b1f      	ldr	r3, [pc, #124]	; (f0e0 <restore_orientation_controls_remote_esc+0x200>)
    f064:	701a      	strb	r2, [r3, #0]
		esc_comms = ((eeprom_data[20]&0xF0)>>4);
    f066:	4b08      	ldr	r3, [pc, #32]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f068:	7d1b      	ldrb	r3, [r3, #20]
    f06a:	091b      	lsrs	r3, r3, #4
    f06c:	b2da      	uxtb	r2, r3
    f06e:	4b1d      	ldr	r3, [pc, #116]	; (f0e4 <restore_orientation_controls_remote_esc+0x204>)
    f070:	701a      	strb	r2, [r3, #0]
		UART_baud = (eeprom_data[20]&0x0F);//*/
    f072:	4b05      	ldr	r3, [pc, #20]	; (f088 <restore_orientation_controls_remote_esc+0x1a8>)
    f074:	7d1b      	ldrb	r3, [r3, #20]
    f076:	220f      	movs	r2, #15
    f078:	4013      	ands	r3, r2
    f07a:	b2da      	uxtb	r2, r3
    f07c:	4b1a      	ldr	r3, [pc, #104]	; (f0e8 <restore_orientation_controls_remote_esc+0x208>)
    f07e:	701a      	strb	r2, [r3, #0]
	}
}
    f080:	46c0      	nop			; (mov r8, r8)
    f082:	46bd      	mov	sp, r7
    f084:	bd80      	pop	{r7, pc}
    f086:	46c0      	nop			; (mov r8, r8)
    f088:	200009c8 	.word	0x200009c8
    f08c:	0000888d 	.word	0x0000888d
    f090:	20000004 	.word	0x20000004
    f094:	20000373 	.word	0x20000373
    f098:	20000374 	.word	0x20000374
    f09c:	20000376 	.word	0x20000376
    f0a0:	20000377 	.word	0x20000377
    f0a4:	20000378 	.word	0x20000378
    f0a8:	20000379 	.word	0x20000379
    f0ac:	2000037a 	.word	0x2000037a
    f0b0:	2000037b 	.word	0x2000037b
    f0b4:	2000037c 	.word	0x2000037c
    f0b8:	2000037d 	.word	0x2000037d
    f0bc:	2000037e 	.word	0x2000037e
    f0c0:	2000037f 	.word	0x2000037f
    f0c4:	20000380 	.word	0x20000380
    f0c8:	20000381 	.word	0x20000381
    f0cc:	20000382 	.word	0x20000382
    f0d0:	20000383 	.word	0x20000383
    f0d4:	20000308 	.word	0x20000308
    f0d8:	20000018 	.word	0x20000018
    f0dc:	20000309 	.word	0x20000309
    f0e0:	2000001a 	.word	0x2000001a
    f0e4:	20000310 	.word	0x20000310
    f0e8:	20000311 	.word	0x20000311
    f0ec:	0000ed61 	.word	0x0000ed61

0000f0f0 <ble_usart_read_callback>:

int ble_usart_count = 0;
uint8_t BLE_MSG[BLE_USART_READ_DATA_LENGTH];
// The callback routine for when a BLE message is recieved
void ble_usart_read_callback(struct usart_module *const usart_module)
{
    f0f0:	b580      	push	{r7, lr}
    f0f2:	b084      	sub	sp, #16
    f0f4:	af00      	add	r7, sp, #0
    f0f6:	6078      	str	r0, [r7, #4]
	ble_usart_count++;
    f0f8:	4bd9      	ldr	r3, [pc, #868]	; (f460 <ble_usart_read_callback+0x370>)
    f0fa:	681b      	ldr	r3, [r3, #0]
    f0fc:	1c5a      	adds	r2, r3, #1
    f0fe:	4bd8      	ldr	r3, [pc, #864]	; (f460 <ble_usart_read_callback+0x370>)
    f100:	601a      	str	r2, [r3, #0]

	if(ble_usart_count < BLE_USART_READ_DATA_LENGTH)
    f102:	4bd7      	ldr	r3, [pc, #860]	; (f460 <ble_usart_read_callback+0x370>)
    f104:	681b      	ldr	r3, [r3, #0]
    f106:	2b0e      	cmp	r3, #14
    f108:	dc07      	bgt.n	f11a <ble_usart_read_callback+0x2a>
		BLE_MSG[ble_usart_count-1] = ble_USART_read_buffer[0];
    f10a:	4bd5      	ldr	r3, [pc, #852]	; (f460 <ble_usart_read_callback+0x370>)
    f10c:	681b      	ldr	r3, [r3, #0]
    f10e:	3b01      	subs	r3, #1
    f110:	4ad4      	ldr	r2, [pc, #848]	; (f464 <ble_usart_read_callback+0x374>)
    f112:	7811      	ldrb	r1, [r2, #0]
    f114:	4ad4      	ldr	r2, [pc, #848]	; (f468 <ble_usart_read_callback+0x378>)
    f116:	54d1      	strb	r1, [r2, r3]
    f118:	e002      	b.n	f120 <ble_usart_read_callback+0x30>
	else
		ERROR_LEDs(1);
    f11a:	2001      	movs	r0, #1
    f11c:	4bd3      	ldr	r3, [pc, #844]	; (f46c <ble_usart_read_callback+0x37c>)
    f11e:	4798      	blx	r3

		

	usart_read_buffer_job(&ble_usart, (uint8_t *)ble_USART_read_buffer, (uint16_t)1);
    f120:	49d0      	ldr	r1, [pc, #832]	; (f464 <ble_usart_read_callback+0x374>)
    f122:	4bd3      	ldr	r3, [pc, #844]	; (f470 <ble_usart_read_callback+0x380>)
    f124:	2201      	movs	r2, #1
    f126:	0018      	movs	r0, r3
    f128:	4bd2      	ldr	r3, [pc, #840]	; (f474 <ble_usart_read_callback+0x384>)
    f12a:	4798      	blx	r3
	if(ble_USART_read_buffer[0] == 0xAE){ //switch the message length
    f12c:	4bcd      	ldr	r3, [pc, #820]	; (f464 <ble_usart_read_callback+0x374>)
    f12e:	781b      	ldrb	r3, [r3, #0]
    f130:	2bae      	cmp	r3, #174	; 0xae
    f132:	d001      	beq.n	f138 <ble_usart_read_callback+0x48>
    f134:	f000 fdc5 	bl	fcc2 <ble_usart_read_callback+0xbd2>
		bool MESSAGE_HANDLED = false;
    f138:	230f      	movs	r3, #15
    f13a:	18fb      	adds	r3, r7, r3
    f13c:	2200      	movs	r2, #0
    f13e:	701a      	strb	r2, [r3, #0]
		switch(ble_usart_count){
    f140:	4bc7      	ldr	r3, [pc, #796]	; (f460 <ble_usart_read_callback+0x370>)
    f142:	681b      	ldr	r3, [r3, #0]
    f144:	2b0c      	cmp	r3, #12
    f146:	d901      	bls.n	f14c <ble_usart_read_callback+0x5c>
    f148:	f000 fda8 	bl	fc9c <ble_usart_read_callback+0xbac>
    f14c:	009a      	lsls	r2, r3, #2
    f14e:	4bca      	ldr	r3, [pc, #808]	; (f478 <ble_usart_read_callback+0x388>)
    f150:	18d3      	adds	r3, r2, r3
    f152:	681b      	ldr	r3, [r3, #0]
    f154:	469f      	mov	pc, r3
			case 2:
				switch(BLE_MSG[0]){ //switch the message ID
    f156:	4bc4      	ldr	r3, [pc, #784]	; (f468 <ble_usart_read_callback+0x378>)
    f158:	781b      	ldrb	r3, [r3, #0]
    f15a:	3baa      	subs	r3, #170	; 0xaa
    f15c:	2b54      	cmp	r3, #84	; 0x54
    f15e:	d901      	bls.n	f164 <ble_usart_read_callback+0x74>
    f160:	f000 fd99 	bl	fc96 <ble_usart_read_callback+0xba6>
    f164:	009a      	lsls	r2, r3, #2
    f166:	4bc5      	ldr	r3, [pc, #788]	; (f47c <ble_usart_read_callback+0x38c>)
    f168:	18d3      	adds	r3, r2, r3
    f16a:	681b      	ldr	r3, [r3, #0]
    f16c:	469f      	mov	pc, r3
					case Read_Motor_Limits:
						GET_LIMITS = 1;
    f16e:	4bc4      	ldr	r3, [pc, #784]	; (f480 <ble_usart_read_callback+0x390>)
    f170:	2201      	movs	r2, #1
    f172:	701a      	strb	r2, [r3, #0]
						SEND_CONTINUOUS = 0;
    f174:	4bc3      	ldr	r3, [pc, #780]	; (f484 <ble_usart_read_callback+0x394>)
    f176:	2200      	movs	r2, #0
    f178:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f17a:	230f      	movs	r3, #15
    f17c:	18fb      	adds	r3, r7, r3
    f17e:	2201      	movs	r2, #1
    f180:	701a      	strb	r2, [r3, #0]
						break;
    f182:	e096      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case (int)Read_LED_Vars:
						SEND_LED_CHARS = 1;
    f184:	4bc0      	ldr	r3, [pc, #768]	; (f488 <ble_usart_read_callback+0x398>)
    f186:	2201      	movs	r2, #1
    f188:	701a      	strb	r2, [r3, #0]
						SEND_CONTINUOUS = 0;
    f18a:	4bbe      	ldr	r3, [pc, #760]	; (f484 <ble_usart_read_callback+0x394>)
    f18c:	2200      	movs	r2, #0
    f18e:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f190:	230f      	movs	r3, #15
    f192:	18fb      	adds	r3, r7, r3
    f194:	2201      	movs	r2, #1
    f196:	701a      	strb	r2, [r3, #0]
						break;
    f198:	e08b      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Calibrate_All:
						_autoCalc = false; // Workaround so that calibrate doesnt include the current offset
    f19a:	4bbc      	ldr	r3, [pc, #752]	; (f48c <ble_usart_read_callback+0x39c>)
    f19c:	2200      	movs	r2, #0
    f19e:	701a      	strb	r2, [r3, #0]
						calibrate(true);
    f1a0:	2001      	movs	r0, #1
    f1a2:	4bbb      	ldr	r3, [pc, #748]	; (f490 <ble_usart_read_callback+0x3a0>)
    f1a4:	4798      	blx	r3
						save_cal_data();
    f1a6:	4bbb      	ldr	r3, [pc, #748]	; (f494 <ble_usart_read_callback+0x3a4>)
    f1a8:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f1aa:	230f      	movs	r3, #15
    f1ac:	18fb      	adds	r3, r7, r3
    f1ae:	2201      	movs	r2, #1
    f1b0:	701a      	strb	r2, [r3, #0]
						break;
    f1b2:	e07e      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Read_Sensor_Vars:
						SEND_SENSORS = 1;
    f1b4:	4bb8      	ldr	r3, [pc, #736]	; (f498 <ble_usart_read_callback+0x3a8>)
    f1b6:	2201      	movs	r2, #1
    f1b8:	701a      	strb	r2, [r3, #0]
						SEND_CONTINUOUS = 0;
    f1ba:	4bb2      	ldr	r3, [pc, #712]	; (f484 <ble_usart_read_callback+0x394>)
    f1bc:	2200      	movs	r2, #0
    f1be:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f1c0:	230f      	movs	r3, #15
    f1c2:	18fb      	adds	r3, r7, r3
    f1c4:	2201      	movs	r2, #1
    f1c6:	701a      	strb	r2, [r3, #0]
						break;
    f1c8:	e073      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case LED_Toggle:
						LIGHTS_ON = !LIGHTS_ON;
    f1ca:	4bb4      	ldr	r3, [pc, #720]	; (f49c <ble_usart_read_callback+0x3ac>)
    f1cc:	781b      	ldrb	r3, [r3, #0]
    f1ce:	425a      	negs	r2, r3
    f1d0:	4153      	adcs	r3, r2
    f1d2:	b2db      	uxtb	r3, r3
    f1d4:	001a      	movs	r2, r3
    f1d6:	4bb1      	ldr	r3, [pc, #708]	; (f49c <ble_usart_read_callback+0x3ac>)
    f1d8:	701a      	strb	r2, [r3, #0]
						save_led_data();
    f1da:	4bb1      	ldr	r3, [pc, #708]	; (f4a0 <ble_usart_read_callback+0x3b0>)
    f1dc:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f1de:	230f      	movs	r3, #15
    f1e0:	18fb      	adds	r3, r7, r3
    f1e2:	2201      	movs	r2, #1
    f1e4:	701a      	strb	r2, [r3, #0]
						break;
    f1e6:	e064      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case LED_Mode_Down:
						if(light_mode > 0)
    f1e8:	4bae      	ldr	r3, [pc, #696]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f1ea:	781b      	ldrb	r3, [r3, #0]
    f1ec:	2b00      	cmp	r3, #0
    f1ee:	d005      	beq.n	f1fc <ble_usart_read_callback+0x10c>
						light_mode--;
    f1f0:	4bac      	ldr	r3, [pc, #688]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f1f2:	781b      	ldrb	r3, [r3, #0]
    f1f4:	3b01      	subs	r3, #1
    f1f6:	b2da      	uxtb	r2, r3
    f1f8:	4baa      	ldr	r3, [pc, #680]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f1fa:	701a      	strb	r2, [r3, #0]
						save_led_data();
    f1fc:	4ba8      	ldr	r3, [pc, #672]	; (f4a0 <ble_usart_read_callback+0x3b0>)
    f1fe:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f200:	230f      	movs	r3, #15
    f202:	18fb      	adds	r3, r7, r3
    f204:	2201      	movs	r2, #1
    f206:	701a      	strb	r2, [r3, #0]
						break;
    f208:	e053      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case LED_Mode_Up:
						if(light_mode < light_modes)
    f20a:	4ba6      	ldr	r3, [pc, #664]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f20c:	781b      	ldrb	r3, [r3, #0]
    f20e:	2209      	movs	r2, #9
    f210:	4293      	cmp	r3, r2
    f212:	d205      	bcs.n	f220 <ble_usart_read_callback+0x130>
						light_mode++;
    f214:	4ba3      	ldr	r3, [pc, #652]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f216:	781b      	ldrb	r3, [r3, #0]
    f218:	3301      	adds	r3, #1
    f21a:	b2da      	uxtb	r2, r3
    f21c:	4ba1      	ldr	r3, [pc, #644]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f21e:	701a      	strb	r2, [r3, #0]
						save_led_data();
    f220:	4b9f      	ldr	r3, [pc, #636]	; (f4a0 <ble_usart_read_callback+0x3b0>)
    f222:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f224:	230f      	movs	r3, #15
    f226:	18fb      	adds	r3, r7, r3
    f228:	2201      	movs	r2, #1
    f22a:	701a      	strb	r2, [r3, #0]
						break;
    f22c:	e041      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Read_Orientaion:
						SEND_ORIENTAION_CONFIG = 1;
    f22e:	4b9e      	ldr	r3, [pc, #632]	; (f4a8 <ble_usart_read_callback+0x3b8>)
    f230:	2201      	movs	r2, #1
    f232:	701a      	strb	r2, [r3, #0]
						SEND_CONTINUOUS = 0;
    f234:	4b93      	ldr	r3, [pc, #588]	; (f484 <ble_usart_read_callback+0x394>)
    f236:	2200      	movs	r2, #0
    f238:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f23a:	230f      	movs	r3, #15
    f23c:	18fb      	adds	r3, r7, r3
    f23e:	2201      	movs	r2, #1
    f240:	701a      	strb	r2, [r3, #0]
						break;
    f242:	e036      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Read_Controls:
						SEND_CONTROLS_CONFIG = 1;
    f244:	4b99      	ldr	r3, [pc, #612]	; (f4ac <ble_usart_read_callback+0x3bc>)
    f246:	2201      	movs	r2, #1
    f248:	701a      	strb	r2, [r3, #0]
						SEND_CONTINUOUS = 0;
    f24a:	4b8e      	ldr	r3, [pc, #568]	; (f484 <ble_usart_read_callback+0x394>)
    f24c:	2200      	movs	r2, #0
    f24e:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f250:	230f      	movs	r3, #15
    f252:	18fb      	adds	r3, r7, r3
    f254:	2201      	movs	r2, #1
    f256:	701a      	strb	r2, [r3, #0]
						break;
    f258:	e02b      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Read_Remote_Config:
						SEND_REMOTE_CONFIG = 1;
    f25a:	4b95      	ldr	r3, [pc, #596]	; (f4b0 <ble_usart_read_callback+0x3c0>)
    f25c:	2201      	movs	r2, #1
    f25e:	701a      	strb	r2, [r3, #0]
						SEND_CONTINUOUS = 0;
    f260:	4b88      	ldr	r3, [pc, #544]	; (f484 <ble_usart_read_callback+0x394>)
    f262:	2200      	movs	r2, #0
    f264:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f266:	230f      	movs	r3, #15
    f268:	18fb      	adds	r3, r7, r3
    f26a:	2201      	movs	r2, #1
    f26c:	701a      	strb	r2, [r3, #0]
						break;
    f26e:	e020      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Read_ESC_Config:
						SEND_ESC_CONFIG = 1;
    f270:	4b90      	ldr	r3, [pc, #576]	; (f4b4 <ble_usart_read_callback+0x3c4>)
    f272:	2201      	movs	r2, #1
    f274:	701a      	strb	r2, [r3, #0]
						SEND_CONTINUOUS = 0;
    f276:	4b83      	ldr	r3, [pc, #524]	; (f484 <ble_usart_read_callback+0x394>)
    f278:	2200      	movs	r2, #0
    f27a:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f27c:	230f      	movs	r3, #15
    f27e:	18fb      	adds	r3, r7, r3
    f280:	2201      	movs	r2, #1
    f282:	701a      	strb	r2, [r3, #0]
						break;
    f284:	e015      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Aux_Pressed:
						LIGHTS_ON = true;
    f286:	4b85      	ldr	r3, [pc, #532]	; (f49c <ble_usart_read_callback+0x3ac>)
    f288:	2201      	movs	r2, #1
    f28a:	701a      	strb	r2, [r3, #0]
						AppAuxButton = 1;
    f28c:	4b8a      	ldr	r3, [pc, #552]	; (f4b8 <ble_usart_read_callback+0x3c8>)
    f28e:	2201      	movs	r2, #1
    f290:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f292:	230f      	movs	r3, #15
    f294:	18fb      	adds	r3, r7, r3
    f296:	2201      	movs	r2, #1
    f298:	701a      	strb	r2, [r3, #0]
						break;
    f29a:	e00a      	b.n	f2b2 <ble_usart_read_callback+0x1c2>
					case Aux_Released:
						LIGHTS_ON = false;
    f29c:	4b7f      	ldr	r3, [pc, #508]	; (f49c <ble_usart_read_callback+0x3ac>)
    f29e:	2200      	movs	r2, #0
    f2a0:	701a      	strb	r2, [r3, #0]
						AppAuxButton = 0;
    f2a2:	4b85      	ldr	r3, [pc, #532]	; (f4b8 <ble_usart_read_callback+0x3c8>)
    f2a4:	2200      	movs	r2, #0
    f2a6:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f2a8:	230f      	movs	r3, #15
    f2aa:	18fb      	adds	r3, r7, r3
    f2ac:	2201      	movs	r2, #1
    f2ae:	701a      	strb	r2, [r3, #0]
						break;
    f2b0:	46c0      	nop			; (mov r8, r8)
				}//*/
				break;
    f2b2:	f000 fcf0 	bl	fc96 <ble_usart_read_callback+0xba6>
			case 3:
				switch(BLE_MSG[0]){
    f2b6:	4b6c      	ldr	r3, [pc, #432]	; (f468 <ble_usart_read_callback+0x378>)
    f2b8:	781b      	ldrb	r3, [r3, #0]
    f2ba:	2bbd      	cmp	r3, #189	; 0xbd
    f2bc:	d003      	beq.n	f2c6 <ble_usart_read_callback+0x1d6>
    f2be:	2be8      	cmp	r3, #232	; 0xe8
    f2c0:	d00d      	beq.n	f2de <ble_usart_read_callback+0x1ee>
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
						save_led_data();
						MESSAGE_HANDLED = true;
						break;
				}//*/
				break;
    f2c2:	f000 fceb 	bl	fc9c <ble_usart_read_callback+0xbac>
						AppRemoteY = (BLE_MSG[1] & 0x0FF);
    f2c6:	4b68      	ldr	r3, [pc, #416]	; (f468 <ble_usart_read_callback+0x378>)
    f2c8:	785a      	ldrb	r2, [r3, #1]
    f2ca:	4b7c      	ldr	r3, [pc, #496]	; (f4bc <ble_usart_read_callback+0x3cc>)
    f2cc:	701a      	strb	r2, [r3, #0]
						NEW_REMOTE_DATA = 1;
    f2ce:	4b7c      	ldr	r3, [pc, #496]	; (f4c0 <ble_usart_read_callback+0x3d0>)
    f2d0:	2201      	movs	r2, #1
    f2d2:	701a      	strb	r2, [r3, #0]
						MESSAGE_HANDLED = true;
    f2d4:	230f      	movs	r3, #15
    f2d6:	18fb      	adds	r3, r7, r3
    f2d8:	2201      	movs	r2, #1
    f2da:	701a      	strb	r2, [r3, #0]
						break;
    f2dc:	e031      	b.n	f342 <ble_usart_read_callback+0x252>
						LIGHTS_ON = 1;
    f2de:	4b6f      	ldr	r3, [pc, #444]	; (f49c <ble_usart_read_callback+0x3ac>)
    f2e0:	2201      	movs	r2, #1
    f2e2:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_RPM_THROTTLE;
    f2e4:	4b6f      	ldr	r3, [pc, #444]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f2e6:	2205      	movs	r2, #5
    f2e8:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f2ea:	4b5f      	ldr	r3, [pc, #380]	; (f468 <ble_usart_read_callback+0x378>)
    f2ec:	785a      	ldrb	r2, [r3, #1]
    f2ee:	4b75      	ldr	r3, [pc, #468]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f2f0:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f2f2:	4b74      	ldr	r3, [pc, #464]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f2f4:	781b      	ldrb	r3, [r3, #0]
    f2f6:	111b      	asrs	r3, r3, #4
    f2f8:	b2db      	uxtb	r3, r3
    f2fa:	2201      	movs	r2, #1
    f2fc:	4013      	ands	r3, r2
    f2fe:	b2da      	uxtb	r2, r3
    f300:	4b71      	ldr	r3, [pc, #452]	; (f4c8 <ble_usart_read_callback+0x3d8>)
    f302:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f304:	4b6f      	ldr	r3, [pc, #444]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f306:	781b      	ldrb	r3, [r3, #0]
    f308:	115b      	asrs	r3, r3, #5
    f30a:	b2db      	uxtb	r3, r3
    f30c:	2201      	movs	r2, #1
    f30e:	4013      	ands	r3, r2
    f310:	b2da      	uxtb	r2, r3
    f312:	4b6e      	ldr	r3, [pc, #440]	; (f4cc <ble_usart_read_callback+0x3dc>)
    f314:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f316:	4b6b      	ldr	r3, [pc, #428]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f318:	781b      	ldrb	r3, [r3, #0]
    f31a:	119b      	asrs	r3, r3, #6
    f31c:	b2db      	uxtb	r3, r3
    f31e:	2201      	movs	r2, #1
    f320:	4013      	ands	r3, r2
    f322:	b2da      	uxtb	r2, r3
    f324:	4b6a      	ldr	r3, [pc, #424]	; (f4d0 <ble_usart_read_callback+0x3e0>)
    f326:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f328:	4b66      	ldr	r3, [pc, #408]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f32a:	781b      	ldrb	r3, [r3, #0]
    f32c:	09db      	lsrs	r3, r3, #7
    f32e:	b2da      	uxtb	r2, r3
    f330:	4b68      	ldr	r3, [pc, #416]	; (f4d4 <ble_usart_read_callback+0x3e4>)
    f332:	701a      	strb	r2, [r3, #0]
						save_led_data();
    f334:	4b5a      	ldr	r3, [pc, #360]	; (f4a0 <ble_usart_read_callback+0x3b0>)
    f336:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f338:	230f      	movs	r3, #15
    f33a:	18fb      	adds	r3, r7, r3
    f33c:	2201      	movs	r2, #1
    f33e:	701a      	strb	r2, [r3, #0]
						break;
    f340:	46c0      	nop			; (mov r8, r8)
				break;
    f342:	f000 fcab 	bl	fc9c <ble_usart_read_callback+0xbac>
			case 4:
				switch(BLE_MSG[0]){
    f346:	4b48      	ldr	r3, [pc, #288]	; (f468 <ble_usart_read_callback+0x378>)
    f348:	781b      	ldrb	r3, [r3, #0]
    f34a:	3bc3      	subs	r3, #195	; 0xc3
    f34c:	2b3a      	cmp	r3, #58	; 0x3a
    f34e:	d901      	bls.n	f354 <ble_usart_read_callback+0x264>
    f350:	f000 fca3 	bl	fc9a <ble_usart_read_callback+0xbaa>
    f354:	009a      	lsls	r2, r3, #2
    f356:	4b60      	ldr	r3, [pc, #384]	; (f4d8 <ble_usart_read_callback+0x3e8>)
    f358:	18d3      	adds	r3, r2, r3
    f35a:	681b      	ldr	r3, [r3, #0]
    f35c:	469f      	mov	pc, r3
					case Compass_Cycle_Values:
						LIGHTS_ON = 1;
    f35e:	4b4f      	ldr	r3, [pc, #316]	; (f49c <ble_usart_read_callback+0x3ac>)
    f360:	2201      	movs	r2, #1
    f362:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_COMPASS_CYCLE;
    f364:	4b4f      	ldr	r3, [pc, #316]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f366:	2202      	movs	r2, #2
    f368:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f36a:	4b3f      	ldr	r3, [pc, #252]	; (f468 <ble_usart_read_callback+0x378>)
    f36c:	785a      	ldrb	r2, [r3, #1]
    f36e:	4b55      	ldr	r3, [pc, #340]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f370:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f372:	4b54      	ldr	r3, [pc, #336]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f374:	781b      	ldrb	r3, [r3, #0]
    f376:	111b      	asrs	r3, r3, #4
    f378:	b2db      	uxtb	r3, r3
    f37a:	2201      	movs	r2, #1
    f37c:	4013      	ands	r3, r2
    f37e:	b2da      	uxtb	r2, r3
    f380:	4b51      	ldr	r3, [pc, #324]	; (f4c8 <ble_usart_read_callback+0x3d8>)
    f382:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f384:	4b4f      	ldr	r3, [pc, #316]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f386:	781b      	ldrb	r3, [r3, #0]
    f388:	115b      	asrs	r3, r3, #5
    f38a:	b2db      	uxtb	r3, r3
    f38c:	2201      	movs	r2, #1
    f38e:	4013      	ands	r3, r2
    f390:	b2da      	uxtb	r2, r3
    f392:	4b4e      	ldr	r3, [pc, #312]	; (f4cc <ble_usart_read_callback+0x3dc>)
    f394:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f396:	4b4b      	ldr	r3, [pc, #300]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f398:	781b      	ldrb	r3, [r3, #0]
    f39a:	119b      	asrs	r3, r3, #6
    f39c:	b2db      	uxtb	r3, r3
    f39e:	2201      	movs	r2, #1
    f3a0:	4013      	ands	r3, r2
    f3a2:	b2da      	uxtb	r2, r3
    f3a4:	4b4a      	ldr	r3, [pc, #296]	; (f4d0 <ble_usart_read_callback+0x3e0>)
    f3a6:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f3a8:	4b46      	ldr	r3, [pc, #280]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f3aa:	781b      	ldrb	r3, [r3, #0]
    f3ac:	09db      	lsrs	r3, r3, #7
    f3ae:	b2da      	uxtb	r2, r3
    f3b0:	4b48      	ldr	r3, [pc, #288]	; (f4d4 <ble_usart_read_callback+0x3e4>)
    f3b2:	701a      	strb	r2, [r3, #0]
						Brightness[MODE_COMPASS_CYCLE] = ((float)(BLE_MSG[2]))/100;
    f3b4:	4b2c      	ldr	r3, [pc, #176]	; (f468 <ble_usart_read_callback+0x378>)
    f3b6:	789a      	ldrb	r2, [r3, #2]
    f3b8:	4b48      	ldr	r3, [pc, #288]	; (f4dc <ble_usart_read_callback+0x3ec>)
    f3ba:	0010      	movs	r0, r2
    f3bc:	4798      	blx	r3
    f3be:	1c02      	adds	r2, r0, #0
    f3c0:	4b47      	ldr	r3, [pc, #284]	; (f4e0 <ble_usart_read_callback+0x3f0>)
    f3c2:	4948      	ldr	r1, [pc, #288]	; (f4e4 <ble_usart_read_callback+0x3f4>)
    f3c4:	1c10      	adds	r0, r2, #0
    f3c6:	4798      	blx	r3
    f3c8:	1c03      	adds	r3, r0, #0
    f3ca:	1c1a      	adds	r2, r3, #0
    f3cc:	4b46      	ldr	r3, [pc, #280]	; (f4e8 <ble_usart_read_callback+0x3f8>)
    f3ce:	609a      	str	r2, [r3, #8]
						save_led_data();
    f3d0:	4b33      	ldr	r3, [pc, #204]	; (f4a0 <ble_usart_read_callback+0x3b0>)
    f3d2:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f3d4:	230f      	movs	r3, #15
    f3d6:	18fb      	adds	r3, r7, r3
    f3d8:	2201      	movs	r2, #1
    f3da:	701a      	strb	r2, [r3, #0]
						break;
    f3dc:	e14b      	b.n	f676 <ble_usart_read_callback+0x586>
					case RPM_Values:
						LIGHTS_ON = 1;
    f3de:	4b2f      	ldr	r3, [pc, #188]	; (f49c <ble_usart_read_callback+0x3ac>)
    f3e0:	2201      	movs	r2, #1
    f3e2:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_RPM_CYCLE;
    f3e4:	4b2f      	ldr	r3, [pc, #188]	; (f4a4 <ble_usart_read_callback+0x3b4>)
    f3e6:	2204      	movs	r2, #4
    f3e8:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f3ea:	4b1f      	ldr	r3, [pc, #124]	; (f468 <ble_usart_read_callback+0x378>)
    f3ec:	785a      	ldrb	r2, [r3, #1]
    f3ee:	4b35      	ldr	r3, [pc, #212]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f3f0:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f3f2:	4b34      	ldr	r3, [pc, #208]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f3f4:	781b      	ldrb	r3, [r3, #0]
    f3f6:	111b      	asrs	r3, r3, #4
    f3f8:	b2db      	uxtb	r3, r3
    f3fa:	2201      	movs	r2, #1
    f3fc:	4013      	ands	r3, r2
    f3fe:	b2da      	uxtb	r2, r3
    f400:	4b31      	ldr	r3, [pc, #196]	; (f4c8 <ble_usart_read_callback+0x3d8>)
    f402:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f404:	4b2f      	ldr	r3, [pc, #188]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f406:	781b      	ldrb	r3, [r3, #0]
    f408:	115b      	asrs	r3, r3, #5
    f40a:	b2db      	uxtb	r3, r3
    f40c:	2201      	movs	r2, #1
    f40e:	4013      	ands	r3, r2
    f410:	b2da      	uxtb	r2, r3
    f412:	4b2e      	ldr	r3, [pc, #184]	; (f4cc <ble_usart_read_callback+0x3dc>)
    f414:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f416:	4b2b      	ldr	r3, [pc, #172]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f418:	781b      	ldrb	r3, [r3, #0]
    f41a:	119b      	asrs	r3, r3, #6
    f41c:	b2db      	uxtb	r3, r3
    f41e:	2201      	movs	r2, #1
    f420:	4013      	ands	r3, r2
    f422:	b2da      	uxtb	r2, r3
    f424:	4b2a      	ldr	r3, [pc, #168]	; (f4d0 <ble_usart_read_callback+0x3e0>)
    f426:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f428:	4b26      	ldr	r3, [pc, #152]	; (f4c4 <ble_usart_read_callback+0x3d4>)
    f42a:	781b      	ldrb	r3, [r3, #0]
    f42c:	09db      	lsrs	r3, r3, #7
    f42e:	b2da      	uxtb	r2, r3
    f430:	4b28      	ldr	r3, [pc, #160]	; (f4d4 <ble_usart_read_callback+0x3e4>)
    f432:	701a      	strb	r2, [r3, #0]
						RateSens[MODE_RPM_CYCLE] = ((float)(BLE_MSG[2]))/100;
    f434:	4b0c      	ldr	r3, [pc, #48]	; (f468 <ble_usart_read_callback+0x378>)
    f436:	789a      	ldrb	r2, [r3, #2]
    f438:	4b28      	ldr	r3, [pc, #160]	; (f4dc <ble_usart_read_callback+0x3ec>)
    f43a:	0010      	movs	r0, r2
    f43c:	4798      	blx	r3
    f43e:	1c02      	adds	r2, r0, #0
    f440:	4b27      	ldr	r3, [pc, #156]	; (f4e0 <ble_usart_read_callback+0x3f0>)
    f442:	4928      	ldr	r1, [pc, #160]	; (f4e4 <ble_usart_read_callback+0x3f4>)
    f444:	1c10      	adds	r0, r2, #0
    f446:	4798      	blx	r3
    f448:	1c03      	adds	r3, r0, #0
    f44a:	1c1a      	adds	r2, r3, #0
    f44c:	4b27      	ldr	r3, [pc, #156]	; (f4ec <ble_usart_read_callback+0x3fc>)
    f44e:	611a      	str	r2, [r3, #16]
						save_led_data();
    f450:	4b13      	ldr	r3, [pc, #76]	; (f4a0 <ble_usart_read_callback+0x3b0>)
    f452:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f454:	230f      	movs	r3, #15
    f456:	18fb      	adds	r3, r7, r3
    f458:	2201      	movs	r2, #1
    f45a:	701a      	strb	r2, [r3, #0]
						break;
    f45c:	e10b      	b.n	f676 <ble_usart_read_callback+0x586>
    f45e:	46c0      	nop			; (mov r8, r8)
    f460:	200003ec 	.word	0x200003ec
    f464:	20000ef0 	.word	0x20000ef0
    f468:	200007b4 	.word	0x200007b4
    f46c:	0000b5bd 	.word	0x0000b5bd
    f470:	200004a0 	.word	0x200004a0
    f474:	00006615 	.word	0x00006615
    f478:	000178c0 	.word	0x000178c0
    f47c:	000178f4 	.word	0x000178f4
    f480:	20000019 	.word	0x20000019
    f484:	200000e4 	.word	0x200000e4
    f488:	200003bc 	.word	0x200003bc
    f48c:	200008f0 	.word	0x200008f0
    f490:	00009865 	.word	0x00009865
    f494:	0000ea71 	.word	0x0000ea71
    f498:	200003e6 	.word	0x200003e6
    f49c:	200000a3 	.word	0x200000a3
    f4a0:	0000e281 	.word	0x0000e281
    f4a4:	2000001b 	.word	0x2000001b
    f4a8:	200003e7 	.word	0x200003e7
    f4ac:	200003e8 	.word	0x200003e8
    f4b0:	200003e9 	.word	0x200003e9
    f4b4:	200003ea 	.word	0x200003ea
    f4b8:	20000384 	.word	0x20000384
    f4bc:	200000e6 	.word	0x200000e6
    f4c0:	200003e5 	.word	0x200003e5
    f4c4:	20000325 	.word	0x20000325
    f4c8:	200000a2 	.word	0x200000a2
    f4cc:	20000322 	.word	0x20000322
    f4d0:	20000323 	.word	0x20000323
    f4d4:	20000324 	.word	0x20000324
    f4d8:	00017a48 	.word	0x00017a48
    f4dc:	000154a5 	.word	0x000154a5
    f4e0:	00014a6d 	.word	0x00014a6d
    f4e4:	42c80000 	.word	0x42c80000
    f4e8:	2000004c 	.word	0x2000004c
    f4ec:	20000028 	.word	0x20000028
					case X_Accel_Values:
						LIGHTS_ON = 1;
    f4f0:	4bb6      	ldr	r3, [pc, #728]	; (f7cc <ble_usart_read_callback+0x6dc>)
    f4f2:	2201      	movs	r2, #1
    f4f4:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_X_ACCEL;
    f4f6:	4bb6      	ldr	r3, [pc, #728]	; (f7d0 <ble_usart_read_callback+0x6e0>)
    f4f8:	2206      	movs	r2, #6
    f4fa:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f4fc:	4bb5      	ldr	r3, [pc, #724]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f4fe:	785a      	ldrb	r2, [r3, #1]
    f500:	4bb5      	ldr	r3, [pc, #724]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f502:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f504:	4bb4      	ldr	r3, [pc, #720]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f506:	781b      	ldrb	r3, [r3, #0]
    f508:	111b      	asrs	r3, r3, #4
    f50a:	b2db      	uxtb	r3, r3
    f50c:	2201      	movs	r2, #1
    f50e:	4013      	ands	r3, r2
    f510:	b2da      	uxtb	r2, r3
    f512:	4bb2      	ldr	r3, [pc, #712]	; (f7dc <ble_usart_read_callback+0x6ec>)
    f514:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f516:	4bb0      	ldr	r3, [pc, #704]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f518:	781b      	ldrb	r3, [r3, #0]
    f51a:	115b      	asrs	r3, r3, #5
    f51c:	b2db      	uxtb	r3, r3
    f51e:	2201      	movs	r2, #1
    f520:	4013      	ands	r3, r2
    f522:	b2da      	uxtb	r2, r3
    f524:	4bae      	ldr	r3, [pc, #696]	; (f7e0 <ble_usart_read_callback+0x6f0>)
    f526:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f528:	4bab      	ldr	r3, [pc, #684]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f52a:	781b      	ldrb	r3, [r3, #0]
    f52c:	119b      	asrs	r3, r3, #6
    f52e:	b2db      	uxtb	r3, r3
    f530:	2201      	movs	r2, #1
    f532:	4013      	ands	r3, r2
    f534:	b2da      	uxtb	r2, r3
    f536:	4bab      	ldr	r3, [pc, #684]	; (f7e4 <ble_usart_read_callback+0x6f4>)
    f538:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f53a:	4ba7      	ldr	r3, [pc, #668]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f53c:	781b      	ldrb	r3, [r3, #0]
    f53e:	09db      	lsrs	r3, r3, #7
    f540:	b2da      	uxtb	r2, r3
    f542:	4ba9      	ldr	r3, [pc, #676]	; (f7e8 <ble_usart_read_callback+0x6f8>)
    f544:	701a      	strb	r2, [r3, #0]
						RateSens[MODE_X_ACCEL] = ((float)(BLE_MSG[2]))/100;
    f546:	4ba3      	ldr	r3, [pc, #652]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f548:	789a      	ldrb	r2, [r3, #2]
    f54a:	4ba8      	ldr	r3, [pc, #672]	; (f7ec <ble_usart_read_callback+0x6fc>)
    f54c:	0010      	movs	r0, r2
    f54e:	4798      	blx	r3
    f550:	1c02      	adds	r2, r0, #0
    f552:	4ba7      	ldr	r3, [pc, #668]	; (f7f0 <ble_usart_read_callback+0x700>)
    f554:	49a7      	ldr	r1, [pc, #668]	; (f7f4 <ble_usart_read_callback+0x704>)
    f556:	1c10      	adds	r0, r2, #0
    f558:	4798      	blx	r3
    f55a:	1c03      	adds	r3, r0, #0
    f55c:	1c1a      	adds	r2, r3, #0
    f55e:	4ba6      	ldr	r3, [pc, #664]	; (f7f8 <ble_usart_read_callback+0x708>)
    f560:	619a      	str	r2, [r3, #24]
						save_led_data();
    f562:	4ba6      	ldr	r3, [pc, #664]	; (f7fc <ble_usart_read_callback+0x70c>)
    f564:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f566:	230f      	movs	r3, #15
    f568:	18fb      	adds	r3, r7, r3
    f56a:	2201      	movs	r2, #1
    f56c:	701a      	strb	r2, [r3, #0]
						break;
    f56e:	e082      	b.n	f676 <ble_usart_read_callback+0x586>
					case Y_Accel_Values:
						LIGHTS_ON = 1;
    f570:	4b96      	ldr	r3, [pc, #600]	; (f7cc <ble_usart_read_callback+0x6dc>)
    f572:	2201      	movs	r2, #1
    f574:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_Y_ACCEL;
    f576:	4b96      	ldr	r3, [pc, #600]	; (f7d0 <ble_usart_read_callback+0x6e0>)
    f578:	2207      	movs	r2, #7
    f57a:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f57c:	4b95      	ldr	r3, [pc, #596]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f57e:	785a      	ldrb	r2, [r3, #1]
    f580:	4b95      	ldr	r3, [pc, #596]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f582:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f584:	4b94      	ldr	r3, [pc, #592]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f586:	781b      	ldrb	r3, [r3, #0]
    f588:	111b      	asrs	r3, r3, #4
    f58a:	b2db      	uxtb	r3, r3
    f58c:	2201      	movs	r2, #1
    f58e:	4013      	ands	r3, r2
    f590:	b2da      	uxtb	r2, r3
    f592:	4b92      	ldr	r3, [pc, #584]	; (f7dc <ble_usart_read_callback+0x6ec>)
    f594:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f596:	4b90      	ldr	r3, [pc, #576]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f598:	781b      	ldrb	r3, [r3, #0]
    f59a:	115b      	asrs	r3, r3, #5
    f59c:	b2db      	uxtb	r3, r3
    f59e:	2201      	movs	r2, #1
    f5a0:	4013      	ands	r3, r2
    f5a2:	b2da      	uxtb	r2, r3
    f5a4:	4b8e      	ldr	r3, [pc, #568]	; (f7e0 <ble_usart_read_callback+0x6f0>)
    f5a6:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f5a8:	4b8b      	ldr	r3, [pc, #556]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f5aa:	781b      	ldrb	r3, [r3, #0]
    f5ac:	119b      	asrs	r3, r3, #6
    f5ae:	b2db      	uxtb	r3, r3
    f5b0:	2201      	movs	r2, #1
    f5b2:	4013      	ands	r3, r2
    f5b4:	b2da      	uxtb	r2, r3
    f5b6:	4b8b      	ldr	r3, [pc, #556]	; (f7e4 <ble_usart_read_callback+0x6f4>)
    f5b8:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f5ba:	4b87      	ldr	r3, [pc, #540]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f5bc:	781b      	ldrb	r3, [r3, #0]
    f5be:	09db      	lsrs	r3, r3, #7
    f5c0:	b2da      	uxtb	r2, r3
    f5c2:	4b89      	ldr	r3, [pc, #548]	; (f7e8 <ble_usart_read_callback+0x6f8>)
    f5c4:	701a      	strb	r2, [r3, #0]
						Brightness[MODE_Y_ACCEL] = ((float)(BLE_MSG[2]))/100;
    f5c6:	4b83      	ldr	r3, [pc, #524]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f5c8:	789a      	ldrb	r2, [r3, #2]
    f5ca:	4b88      	ldr	r3, [pc, #544]	; (f7ec <ble_usart_read_callback+0x6fc>)
    f5cc:	0010      	movs	r0, r2
    f5ce:	4798      	blx	r3
    f5d0:	1c02      	adds	r2, r0, #0
    f5d2:	4b87      	ldr	r3, [pc, #540]	; (f7f0 <ble_usart_read_callback+0x700>)
    f5d4:	4987      	ldr	r1, [pc, #540]	; (f7f4 <ble_usart_read_callback+0x704>)
    f5d6:	1c10      	adds	r0, r2, #0
    f5d8:	4798      	blx	r3
    f5da:	1c03      	adds	r3, r0, #0
    f5dc:	1c1a      	adds	r2, r3, #0
    f5de:	4b88      	ldr	r3, [pc, #544]	; (f800 <ble_usart_read_callback+0x710>)
    f5e0:	61da      	str	r2, [r3, #28]
						save_led_data();
    f5e2:	4b86      	ldr	r3, [pc, #536]	; (f7fc <ble_usart_read_callback+0x70c>)
    f5e4:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f5e6:	230f      	movs	r3, #15
    f5e8:	18fb      	adds	r3, r7, r3
    f5ea:	2201      	movs	r2, #1
    f5ec:	701a      	strb	r2, [r3, #0]
						break;
    f5ee:	e042      	b.n	f676 <ble_usart_read_callback+0x586>
					case Apply_Orientation:
						ORIENTATION[0] = BLE_MSG[1];
    f5f0:	4b78      	ldr	r3, [pc, #480]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f5f2:	785a      	ldrb	r2, [r3, #1]
    f5f4:	4b83      	ldr	r3, [pc, #524]	; (f804 <ble_usart_read_callback+0x714>)
    f5f6:	701a      	strb	r2, [r3, #0]
						ORIENTATION[1] = BLE_MSG[2];
    f5f8:	4b76      	ldr	r3, [pc, #472]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f5fa:	789a      	ldrb	r2, [r3, #2]
    f5fc:	4b81      	ldr	r3, [pc, #516]	; (f804 <ble_usart_read_callback+0x714>)
    f5fe:	705a      	strb	r2, [r3, #1]
						save_orientation_controls_remote_esc();
    f600:	4b81      	ldr	r3, [pc, #516]	; (f808 <ble_usart_read_callback+0x718>)
    f602:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f604:	230f      	movs	r3, #15
    f606:	18fb      	adds	r3, r7, r3
    f608:	2201      	movs	r2, #1
    f60a:	701a      	strb	r2, [r3, #0]
						break;
    f60c:	e033      	b.n	f676 <ble_usart_read_callback+0x586>
					case Apply_Remote_Config:
						remote_type = (BLE_MSG[1]&0x0F0)>>4;
    f60e:	4b71      	ldr	r3, [pc, #452]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f610:	785b      	ldrb	r3, [r3, #1]
    f612:	091b      	lsrs	r3, r3, #4
    f614:	b2da      	uxtb	r2, r3
    f616:	4b7d      	ldr	r3, [pc, #500]	; (f80c <ble_usart_read_callback+0x71c>)
    f618:	701a      	strb	r2, [r3, #0]
						button_type = (BLE_MSG[1]&0x0F);
    f61a:	4b6e      	ldr	r3, [pc, #440]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f61c:	785b      	ldrb	r3, [r3, #1]
    f61e:	220f      	movs	r2, #15
    f620:	4013      	ands	r3, r2
    f622:	b2da      	uxtb	r2, r3
    f624:	4b7a      	ldr	r3, [pc, #488]	; (f810 <ble_usart_read_callback+0x720>)
    f626:	701a      	strb	r2, [r3, #0]
						deadzone = BLE_MSG[2];
    f628:	4b6a      	ldr	r3, [pc, #424]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f62a:	789a      	ldrb	r2, [r3, #2]
    f62c:	4b79      	ldr	r3, [pc, #484]	; (f814 <ble_usart_read_callback+0x724>)
    f62e:	701a      	strb	r2, [r3, #0]
						save_orientation_controls_remote_esc();
    f630:	4b75      	ldr	r3, [pc, #468]	; (f808 <ble_usart_read_callback+0x718>)
    f632:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f634:	230f      	movs	r3, #15
    f636:	18fb      	adds	r3, r7, r3
    f638:	2201      	movs	r2, #1
    f63a:	701a      	strb	r2, [r3, #0]
						break;
    f63c:	e01b      	b.n	f676 <ble_usart_read_callback+0x586>
					case Apply_ESC_Config:
						esc_fw = BLE_MSG[1];
    f63e:	4b65      	ldr	r3, [pc, #404]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f640:	785a      	ldrb	r2, [r3, #1]
    f642:	4b75      	ldr	r3, [pc, #468]	; (f818 <ble_usart_read_callback+0x728>)
    f644:	701a      	strb	r2, [r3, #0]
						esc_comms = (BLE_MSG[2]&0x0F0)>>4;
    f646:	4b63      	ldr	r3, [pc, #396]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f648:	789b      	ldrb	r3, [r3, #2]
    f64a:	091b      	lsrs	r3, r3, #4
    f64c:	b2da      	uxtb	r2, r3
    f64e:	4b73      	ldr	r3, [pc, #460]	; (f81c <ble_usart_read_callback+0x72c>)
    f650:	701a      	strb	r2, [r3, #0]
						UART_baud = (BLE_MSG[2]&0x0F);
    f652:	4b60      	ldr	r3, [pc, #384]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f654:	789b      	ldrb	r3, [r3, #2]
    f656:	220f      	movs	r2, #15
    f658:	4013      	ands	r3, r2
    f65a:	b2da      	uxtb	r2, r3
    f65c:	4b70      	ldr	r3, [pc, #448]	; (f820 <ble_usart_read_callback+0x730>)
    f65e:	701a      	strb	r2, [r3, #0]
						save_orientation_controls_remote_esc();
    f660:	4b69      	ldr	r3, [pc, #420]	; (f808 <ble_usart_read_callback+0x718>)
    f662:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f664:	230f      	movs	r3, #15
    f666:	18fb      	adds	r3, r7, r3
    f668:	2201      	movs	r2, #1
    f66a:	701a      	strb	r2, [r3, #0]
						configured_comms = esc_comms;
    f66c:	4b6b      	ldr	r3, [pc, #428]	; (f81c <ble_usart_read_callback+0x72c>)
    f66e:	781a      	ldrb	r2, [r3, #0]
    f670:	4b6c      	ldr	r3, [pc, #432]	; (f824 <ble_usart_read_callback+0x734>)
    f672:	701a      	strb	r2, [r3, #0]
						break;
    f674:	46c0      	nop			; (mov r8, r8)
				}//*/
				break;
    f676:	e310      	b.n	fc9a <ble_usart_read_callback+0xbaa>
			case 5:
				switch(BLE_MSG[0]){
    f678:	4b56      	ldr	r3, [pc, #344]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f67a:	781b      	ldrb	r3, [r3, #0]
    f67c:	2bea      	cmp	r3, #234	; 0xea
    f67e:	d050      	beq.n	f722 <ble_usart_read_callback+0x632>
    f680:	2bec      	cmp	r3, #236	; 0xec
    f682:	d000      	beq.n	f686 <ble_usart_read_callback+0x596>
						Brightness[MODE_THROTTLE] = ((float)(BLE_MSG[3]))/100;
						save_led_data();
						MESSAGE_HANDLED = true;
						break;
				}
				break;
    f684:	e30a      	b.n	fc9c <ble_usart_read_callback+0xbac>
						LIGHTS_ON = 1;
    f686:	4b51      	ldr	r3, [pc, #324]	; (f7cc <ble_usart_read_callback+0x6dc>)
    f688:	2201      	movs	r2, #1
    f68a:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_COLOR_CYCLE;
    f68c:	4b50      	ldr	r3, [pc, #320]	; (f7d0 <ble_usart_read_callback+0x6e0>)
    f68e:	2201      	movs	r2, #1
    f690:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f692:	4b50      	ldr	r3, [pc, #320]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f694:	785a      	ldrb	r2, [r3, #1]
    f696:	4b50      	ldr	r3, [pc, #320]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f698:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f69a:	4b4f      	ldr	r3, [pc, #316]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f69c:	781b      	ldrb	r3, [r3, #0]
    f69e:	111b      	asrs	r3, r3, #4
    f6a0:	b2db      	uxtb	r3, r3
    f6a2:	2201      	movs	r2, #1
    f6a4:	4013      	ands	r3, r2
    f6a6:	b2da      	uxtb	r2, r3
    f6a8:	4b4c      	ldr	r3, [pc, #304]	; (f7dc <ble_usart_read_callback+0x6ec>)
    f6aa:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f6ac:	4b4a      	ldr	r3, [pc, #296]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f6ae:	781b      	ldrb	r3, [r3, #0]
    f6b0:	115b      	asrs	r3, r3, #5
    f6b2:	b2db      	uxtb	r3, r3
    f6b4:	2201      	movs	r2, #1
    f6b6:	4013      	ands	r3, r2
    f6b8:	b2da      	uxtb	r2, r3
    f6ba:	4b49      	ldr	r3, [pc, #292]	; (f7e0 <ble_usart_read_callback+0x6f0>)
    f6bc:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f6be:	4b46      	ldr	r3, [pc, #280]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f6c0:	781b      	ldrb	r3, [r3, #0]
    f6c2:	119b      	asrs	r3, r3, #6
    f6c4:	b2db      	uxtb	r3, r3
    f6c6:	2201      	movs	r2, #1
    f6c8:	4013      	ands	r3, r2
    f6ca:	b2da      	uxtb	r2, r3
    f6cc:	4b45      	ldr	r3, [pc, #276]	; (f7e4 <ble_usart_read_callback+0x6f4>)
    f6ce:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f6d0:	4b41      	ldr	r3, [pc, #260]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f6d2:	781b      	ldrb	r3, [r3, #0]
    f6d4:	09db      	lsrs	r3, r3, #7
    f6d6:	b2da      	uxtb	r2, r3
    f6d8:	4b43      	ldr	r3, [pc, #268]	; (f7e8 <ble_usart_read_callback+0x6f8>)
    f6da:	701a      	strb	r2, [r3, #0]
						RateSens[MODE_COLOR_CYCLE] = ((float)(BLE_MSG[2]))/100;
    f6dc:	4b3d      	ldr	r3, [pc, #244]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f6de:	789a      	ldrb	r2, [r3, #2]
    f6e0:	4b42      	ldr	r3, [pc, #264]	; (f7ec <ble_usart_read_callback+0x6fc>)
    f6e2:	0010      	movs	r0, r2
    f6e4:	4798      	blx	r3
    f6e6:	1c02      	adds	r2, r0, #0
    f6e8:	4b41      	ldr	r3, [pc, #260]	; (f7f0 <ble_usart_read_callback+0x700>)
    f6ea:	4942      	ldr	r1, [pc, #264]	; (f7f4 <ble_usart_read_callback+0x704>)
    f6ec:	1c10      	adds	r0, r2, #0
    f6ee:	4798      	blx	r3
    f6f0:	1c03      	adds	r3, r0, #0
    f6f2:	1c1a      	adds	r2, r3, #0
    f6f4:	4b40      	ldr	r3, [pc, #256]	; (f7f8 <ble_usart_read_callback+0x708>)
    f6f6:	605a      	str	r2, [r3, #4]
						Brightness[MODE_COLOR_CYCLE] = ((float)(BLE_MSG[3]))/100;
    f6f8:	4b36      	ldr	r3, [pc, #216]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f6fa:	78da      	ldrb	r2, [r3, #3]
    f6fc:	4b3b      	ldr	r3, [pc, #236]	; (f7ec <ble_usart_read_callback+0x6fc>)
    f6fe:	0010      	movs	r0, r2
    f700:	4798      	blx	r3
    f702:	1c02      	adds	r2, r0, #0
    f704:	4b3a      	ldr	r3, [pc, #232]	; (f7f0 <ble_usart_read_callback+0x700>)
    f706:	493b      	ldr	r1, [pc, #236]	; (f7f4 <ble_usart_read_callback+0x704>)
    f708:	1c10      	adds	r0, r2, #0
    f70a:	4798      	blx	r3
    f70c:	1c03      	adds	r3, r0, #0
    f70e:	1c1a      	adds	r2, r3, #0
    f710:	4b3b      	ldr	r3, [pc, #236]	; (f800 <ble_usart_read_callback+0x710>)
    f712:	605a      	str	r2, [r3, #4]
						save_led_data();
    f714:	4b39      	ldr	r3, [pc, #228]	; (f7fc <ble_usart_read_callback+0x70c>)
    f716:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f718:	230f      	movs	r3, #15
    f71a:	18fb      	adds	r3, r7, r3
    f71c:	2201      	movs	r2, #1
    f71e:	701a      	strb	r2, [r3, #0]
						break;
    f720:	e04d      	b.n	f7be <ble_usart_read_callback+0x6ce>
						LIGHTS_ON = 1;
    f722:	4b2a      	ldr	r3, [pc, #168]	; (f7cc <ble_usart_read_callback+0x6dc>)
    f724:	2201      	movs	r2, #1
    f726:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_THROTTLE;
    f728:	4b29      	ldr	r3, [pc, #164]	; (f7d0 <ble_usart_read_callback+0x6e0>)
    f72a:	2203      	movs	r2, #3
    f72c:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f72e:	4b29      	ldr	r3, [pc, #164]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f730:	785a      	ldrb	r2, [r3, #1]
    f732:	4b29      	ldr	r3, [pc, #164]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f734:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f736:	4b28      	ldr	r3, [pc, #160]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f738:	781b      	ldrb	r3, [r3, #0]
    f73a:	111b      	asrs	r3, r3, #4
    f73c:	b2db      	uxtb	r3, r3
    f73e:	2201      	movs	r2, #1
    f740:	4013      	ands	r3, r2
    f742:	b2da      	uxtb	r2, r3
    f744:	4b25      	ldr	r3, [pc, #148]	; (f7dc <ble_usart_read_callback+0x6ec>)
    f746:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f748:	4b23      	ldr	r3, [pc, #140]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f74a:	781b      	ldrb	r3, [r3, #0]
    f74c:	115b      	asrs	r3, r3, #5
    f74e:	b2db      	uxtb	r3, r3
    f750:	2201      	movs	r2, #1
    f752:	4013      	ands	r3, r2
    f754:	b2da      	uxtb	r2, r3
    f756:	4b22      	ldr	r3, [pc, #136]	; (f7e0 <ble_usart_read_callback+0x6f0>)
    f758:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f75a:	4b1f      	ldr	r3, [pc, #124]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f75c:	781b      	ldrb	r3, [r3, #0]
    f75e:	119b      	asrs	r3, r3, #6
    f760:	b2db      	uxtb	r3, r3
    f762:	2201      	movs	r2, #1
    f764:	4013      	ands	r3, r2
    f766:	b2da      	uxtb	r2, r3
    f768:	4b1e      	ldr	r3, [pc, #120]	; (f7e4 <ble_usart_read_callback+0x6f4>)
    f76a:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f76c:	4b1a      	ldr	r3, [pc, #104]	; (f7d8 <ble_usart_read_callback+0x6e8>)
    f76e:	781b      	ldrb	r3, [r3, #0]
    f770:	09db      	lsrs	r3, r3, #7
    f772:	b2da      	uxtb	r2, r3
    f774:	4b1c      	ldr	r3, [pc, #112]	; (f7e8 <ble_usart_read_callback+0x6f8>)
    f776:	701a      	strb	r2, [r3, #0]
						RateSens[MODE_THROTTLE] = ((float)(BLE_MSG[2]))/100;
    f778:	4b16      	ldr	r3, [pc, #88]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f77a:	789a      	ldrb	r2, [r3, #2]
    f77c:	4b1b      	ldr	r3, [pc, #108]	; (f7ec <ble_usart_read_callback+0x6fc>)
    f77e:	0010      	movs	r0, r2
    f780:	4798      	blx	r3
    f782:	1c02      	adds	r2, r0, #0
    f784:	4b1a      	ldr	r3, [pc, #104]	; (f7f0 <ble_usart_read_callback+0x700>)
    f786:	491b      	ldr	r1, [pc, #108]	; (f7f4 <ble_usart_read_callback+0x704>)
    f788:	1c10      	adds	r0, r2, #0
    f78a:	4798      	blx	r3
    f78c:	1c03      	adds	r3, r0, #0
    f78e:	1c1a      	adds	r2, r3, #0
    f790:	4b19      	ldr	r3, [pc, #100]	; (f7f8 <ble_usart_read_callback+0x708>)
    f792:	60da      	str	r2, [r3, #12]
						Brightness[MODE_THROTTLE] = ((float)(BLE_MSG[3]))/100;
    f794:	4b0f      	ldr	r3, [pc, #60]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f796:	78da      	ldrb	r2, [r3, #3]
    f798:	4b14      	ldr	r3, [pc, #80]	; (f7ec <ble_usart_read_callback+0x6fc>)
    f79a:	0010      	movs	r0, r2
    f79c:	4798      	blx	r3
    f79e:	1c02      	adds	r2, r0, #0
    f7a0:	4b13      	ldr	r3, [pc, #76]	; (f7f0 <ble_usart_read_callback+0x700>)
    f7a2:	4914      	ldr	r1, [pc, #80]	; (f7f4 <ble_usart_read_callback+0x704>)
    f7a4:	1c10      	adds	r0, r2, #0
    f7a6:	4798      	blx	r3
    f7a8:	1c03      	adds	r3, r0, #0
    f7aa:	1c1a      	adds	r2, r3, #0
    f7ac:	4b14      	ldr	r3, [pc, #80]	; (f800 <ble_usart_read_callback+0x710>)
    f7ae:	60da      	str	r2, [r3, #12]
						save_led_data();
    f7b0:	4b12      	ldr	r3, [pc, #72]	; (f7fc <ble_usart_read_callback+0x70c>)
    f7b2:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f7b4:	230f      	movs	r3, #15
    f7b6:	18fb      	adds	r3, r7, r3
    f7b8:	2201      	movs	r2, #1
    f7ba:	701a      	strb	r2, [r3, #0]
						break;
    f7bc:	46c0      	nop			; (mov r8, r8)
				break;
    f7be:	e26d      	b.n	fc9c <ble_usart_read_callback+0xbac>
			case 9:
				switch(BLE_MSG[0]){
    f7c0:	4b04      	ldr	r3, [pc, #16]	; (f7d4 <ble_usart_read_callback+0x6e4>)
    f7c2:	781b      	ldrb	r3, [r3, #0]
    f7c4:	2bed      	cmp	r3, #237	; 0xed
    f7c6:	d02f      	beq.n	f828 <ble_usart_read_callback+0x738>
						Static_RGB.RB = (uint16_t)((float)BLE_MSG[7] * 257);
						save_led_data();
						MESSAGE_HANDLED = true;
						break;
				}//*/
				break;
    f7c8:	e268      	b.n	fc9c <ble_usart_read_callback+0xbac>
    f7ca:	46c0      	nop			; (mov r8, r8)
    f7cc:	200000a3 	.word	0x200000a3
    f7d0:	2000001b 	.word	0x2000001b
    f7d4:	200007b4 	.word	0x200007b4
    f7d8:	20000325 	.word	0x20000325
    f7dc:	200000a2 	.word	0x200000a2
    f7e0:	20000322 	.word	0x20000322
    f7e4:	20000323 	.word	0x20000323
    f7e8:	20000324 	.word	0x20000324
    f7ec:	000154a5 	.word	0x000154a5
    f7f0:	00014a6d 	.word	0x00014a6d
    f7f4:	42c80000 	.word	0x42c80000
    f7f8:	20000028 	.word	0x20000028
    f7fc:	0000e281 	.word	0x0000e281
    f800:	2000004c 	.word	0x2000004c
    f804:	20000004 	.word	0x20000004
    f808:	0000ed61 	.word	0x0000ed61
    f80c:	20000308 	.word	0x20000308
    f810:	20000309 	.word	0x20000309
    f814:	20000018 	.word	0x20000018
    f818:	2000001a 	.word	0x2000001a
    f81c:	20000310 	.word	0x20000310
    f820:	20000311 	.word	0x20000311
    f824:	200003b0 	.word	0x200003b0
						LIGHTS_ON = 1;
    f828:	4b91      	ldr	r3, [pc, #580]	; (fa70 <ble_usart_read_callback+0x980>)
    f82a:	2201      	movs	r2, #1
    f82c:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_STATIC;
    f82e:	4b91      	ldr	r3, [pc, #580]	; (fa74 <ble_usart_read_callback+0x984>)
    f830:	2200      	movs	r2, #0
    f832:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    f834:	4b90      	ldr	r3, [pc, #576]	; (fa78 <ble_usart_read_callback+0x988>)
    f836:	785a      	ldrb	r2, [r3, #1]
    f838:	4b90      	ldr	r3, [pc, #576]	; (fa7c <ble_usart_read_callback+0x98c>)
    f83a:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f83c:	4b8f      	ldr	r3, [pc, #572]	; (fa7c <ble_usart_read_callback+0x98c>)
    f83e:	781b      	ldrb	r3, [r3, #0]
    f840:	111b      	asrs	r3, r3, #4
    f842:	b2db      	uxtb	r3, r3
    f844:	2201      	movs	r2, #1
    f846:	4013      	ands	r3, r2
    f848:	b2da      	uxtb	r2, r3
    f84a:	4b8d      	ldr	r3, [pc, #564]	; (fa80 <ble_usart_read_callback+0x990>)
    f84c:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f84e:	4b8b      	ldr	r3, [pc, #556]	; (fa7c <ble_usart_read_callback+0x98c>)
    f850:	781b      	ldrb	r3, [r3, #0]
    f852:	115b      	asrs	r3, r3, #5
    f854:	b2db      	uxtb	r3, r3
    f856:	2201      	movs	r2, #1
    f858:	4013      	ands	r3, r2
    f85a:	b2da      	uxtb	r2, r3
    f85c:	4b89      	ldr	r3, [pc, #548]	; (fa84 <ble_usart_read_callback+0x994>)
    f85e:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f860:	4b86      	ldr	r3, [pc, #536]	; (fa7c <ble_usart_read_callback+0x98c>)
    f862:	781b      	ldrb	r3, [r3, #0]
    f864:	119b      	asrs	r3, r3, #6
    f866:	b2db      	uxtb	r3, r3
    f868:	2201      	movs	r2, #1
    f86a:	4013      	ands	r3, r2
    f86c:	b2da      	uxtb	r2, r3
    f86e:	4b86      	ldr	r3, [pc, #536]	; (fa88 <ble_usart_read_callback+0x998>)
    f870:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f872:	4b82      	ldr	r3, [pc, #520]	; (fa7c <ble_usart_read_callback+0x98c>)
    f874:	781b      	ldrb	r3, [r3, #0]
    f876:	09db      	lsrs	r3, r3, #7
    f878:	b2da      	uxtb	r2, r3
    f87a:	4b84      	ldr	r3, [pc, #528]	; (fa8c <ble_usart_read_callback+0x99c>)
    f87c:	701a      	strb	r2, [r3, #0]
						Static_RGB.LR = (uint16_t)((float)BLE_MSG[2] * 257);
    f87e:	4b7e      	ldr	r3, [pc, #504]	; (fa78 <ble_usart_read_callback+0x988>)
    f880:	789a      	ldrb	r2, [r3, #2]
    f882:	4b83      	ldr	r3, [pc, #524]	; (fa90 <ble_usart_read_callback+0x9a0>)
    f884:	0010      	movs	r0, r2
    f886:	4798      	blx	r3
    f888:	1c02      	adds	r2, r0, #0
    f88a:	4b82      	ldr	r3, [pc, #520]	; (fa94 <ble_usart_read_callback+0x9a4>)
    f88c:	4982      	ldr	r1, [pc, #520]	; (fa98 <ble_usart_read_callback+0x9a8>)
    f88e:	1c10      	adds	r0, r2, #0
    f890:	4798      	blx	r3
    f892:	1c03      	adds	r3, r0, #0
    f894:	1c1a      	adds	r2, r3, #0
    f896:	4b81      	ldr	r3, [pc, #516]	; (fa9c <ble_usart_read_callback+0x9ac>)
    f898:	1c10      	adds	r0, r2, #0
    f89a:	4798      	blx	r3
    f89c:	0003      	movs	r3, r0
    f89e:	b29a      	uxth	r2, r3
    f8a0:	4b7f      	ldr	r3, [pc, #508]	; (faa0 <ble_usart_read_callback+0x9b0>)
    f8a2:	801a      	strh	r2, [r3, #0]
						Static_RGB.LG = (uint16_t)((float)BLE_MSG[3] * 257);
    f8a4:	4b74      	ldr	r3, [pc, #464]	; (fa78 <ble_usart_read_callback+0x988>)
    f8a6:	78da      	ldrb	r2, [r3, #3]
    f8a8:	4b79      	ldr	r3, [pc, #484]	; (fa90 <ble_usart_read_callback+0x9a0>)
    f8aa:	0010      	movs	r0, r2
    f8ac:	4798      	blx	r3
    f8ae:	1c02      	adds	r2, r0, #0
    f8b0:	4b78      	ldr	r3, [pc, #480]	; (fa94 <ble_usart_read_callback+0x9a4>)
    f8b2:	4979      	ldr	r1, [pc, #484]	; (fa98 <ble_usart_read_callback+0x9a8>)
    f8b4:	1c10      	adds	r0, r2, #0
    f8b6:	4798      	blx	r3
    f8b8:	1c03      	adds	r3, r0, #0
    f8ba:	1c1a      	adds	r2, r3, #0
    f8bc:	4b77      	ldr	r3, [pc, #476]	; (fa9c <ble_usart_read_callback+0x9ac>)
    f8be:	1c10      	adds	r0, r2, #0
    f8c0:	4798      	blx	r3
    f8c2:	0003      	movs	r3, r0
    f8c4:	b29a      	uxth	r2, r3
    f8c6:	4b76      	ldr	r3, [pc, #472]	; (faa0 <ble_usart_read_callback+0x9b0>)
    f8c8:	805a      	strh	r2, [r3, #2]
						Static_RGB.LB = (uint16_t)((float)BLE_MSG[4] * 257);
    f8ca:	4b6b      	ldr	r3, [pc, #428]	; (fa78 <ble_usart_read_callback+0x988>)
    f8cc:	791a      	ldrb	r2, [r3, #4]
    f8ce:	4b70      	ldr	r3, [pc, #448]	; (fa90 <ble_usart_read_callback+0x9a0>)
    f8d0:	0010      	movs	r0, r2
    f8d2:	4798      	blx	r3
    f8d4:	1c02      	adds	r2, r0, #0
    f8d6:	4b6f      	ldr	r3, [pc, #444]	; (fa94 <ble_usart_read_callback+0x9a4>)
    f8d8:	496f      	ldr	r1, [pc, #444]	; (fa98 <ble_usart_read_callback+0x9a8>)
    f8da:	1c10      	adds	r0, r2, #0
    f8dc:	4798      	blx	r3
    f8de:	1c03      	adds	r3, r0, #0
    f8e0:	1c1a      	adds	r2, r3, #0
    f8e2:	4b6e      	ldr	r3, [pc, #440]	; (fa9c <ble_usart_read_callback+0x9ac>)
    f8e4:	1c10      	adds	r0, r2, #0
    f8e6:	4798      	blx	r3
    f8e8:	0003      	movs	r3, r0
    f8ea:	b29a      	uxth	r2, r3
    f8ec:	4b6c      	ldr	r3, [pc, #432]	; (faa0 <ble_usart_read_callback+0x9b0>)
    f8ee:	809a      	strh	r2, [r3, #4]
						Static_RGB.RR = (uint16_t)((float)BLE_MSG[5] * 257);
    f8f0:	4b61      	ldr	r3, [pc, #388]	; (fa78 <ble_usart_read_callback+0x988>)
    f8f2:	795a      	ldrb	r2, [r3, #5]
    f8f4:	4b66      	ldr	r3, [pc, #408]	; (fa90 <ble_usart_read_callback+0x9a0>)
    f8f6:	0010      	movs	r0, r2
    f8f8:	4798      	blx	r3
    f8fa:	1c02      	adds	r2, r0, #0
    f8fc:	4b65      	ldr	r3, [pc, #404]	; (fa94 <ble_usart_read_callback+0x9a4>)
    f8fe:	4966      	ldr	r1, [pc, #408]	; (fa98 <ble_usart_read_callback+0x9a8>)
    f900:	1c10      	adds	r0, r2, #0
    f902:	4798      	blx	r3
    f904:	1c03      	adds	r3, r0, #0
    f906:	1c1a      	adds	r2, r3, #0
    f908:	4b64      	ldr	r3, [pc, #400]	; (fa9c <ble_usart_read_callback+0x9ac>)
    f90a:	1c10      	adds	r0, r2, #0
    f90c:	4798      	blx	r3
    f90e:	0003      	movs	r3, r0
    f910:	b29a      	uxth	r2, r3
    f912:	4b63      	ldr	r3, [pc, #396]	; (faa0 <ble_usart_read_callback+0x9b0>)
    f914:	80da      	strh	r2, [r3, #6]
						Static_RGB.RG = (uint16_t)((float)BLE_MSG[6] * 257);
    f916:	4b58      	ldr	r3, [pc, #352]	; (fa78 <ble_usart_read_callback+0x988>)
    f918:	799a      	ldrb	r2, [r3, #6]
    f91a:	4b5d      	ldr	r3, [pc, #372]	; (fa90 <ble_usart_read_callback+0x9a0>)
    f91c:	0010      	movs	r0, r2
    f91e:	4798      	blx	r3
    f920:	1c02      	adds	r2, r0, #0
    f922:	4b5c      	ldr	r3, [pc, #368]	; (fa94 <ble_usart_read_callback+0x9a4>)
    f924:	495c      	ldr	r1, [pc, #368]	; (fa98 <ble_usart_read_callback+0x9a8>)
    f926:	1c10      	adds	r0, r2, #0
    f928:	4798      	blx	r3
    f92a:	1c03      	adds	r3, r0, #0
    f92c:	1c1a      	adds	r2, r3, #0
    f92e:	4b5b      	ldr	r3, [pc, #364]	; (fa9c <ble_usart_read_callback+0x9ac>)
    f930:	1c10      	adds	r0, r2, #0
    f932:	4798      	blx	r3
    f934:	0003      	movs	r3, r0
    f936:	b29a      	uxth	r2, r3
    f938:	4b59      	ldr	r3, [pc, #356]	; (faa0 <ble_usart_read_callback+0x9b0>)
    f93a:	811a      	strh	r2, [r3, #8]
						Static_RGB.RB = (uint16_t)((float)BLE_MSG[7] * 257);
    f93c:	4b4e      	ldr	r3, [pc, #312]	; (fa78 <ble_usart_read_callback+0x988>)
    f93e:	79da      	ldrb	r2, [r3, #7]
    f940:	4b53      	ldr	r3, [pc, #332]	; (fa90 <ble_usart_read_callback+0x9a0>)
    f942:	0010      	movs	r0, r2
    f944:	4798      	blx	r3
    f946:	1c02      	adds	r2, r0, #0
    f948:	4b52      	ldr	r3, [pc, #328]	; (fa94 <ble_usart_read_callback+0x9a4>)
    f94a:	4953      	ldr	r1, [pc, #332]	; (fa98 <ble_usart_read_callback+0x9a8>)
    f94c:	1c10      	adds	r0, r2, #0
    f94e:	4798      	blx	r3
    f950:	1c03      	adds	r3, r0, #0
    f952:	1c1a      	adds	r2, r3, #0
    f954:	4b51      	ldr	r3, [pc, #324]	; (fa9c <ble_usart_read_callback+0x9ac>)
    f956:	1c10      	adds	r0, r2, #0
    f958:	4798      	blx	r3
    f95a:	0003      	movs	r3, r0
    f95c:	b29a      	uxth	r2, r3
    f95e:	4b50      	ldr	r3, [pc, #320]	; (faa0 <ble_usart_read_callback+0x9b0>)
    f960:	815a      	strh	r2, [r3, #10]
						save_led_data();
    f962:	4b50      	ldr	r3, [pc, #320]	; (faa4 <ble_usart_read_callback+0x9b4>)
    f964:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    f966:	230f      	movs	r3, #15
    f968:	18fb      	adds	r3, r7, r3
    f96a:	2201      	movs	r2, #1
    f96c:	701a      	strb	r2, [r3, #0]
						break;
    f96e:	46c0      	nop			; (mov r8, r8)
				break;
    f970:	e194      	b.n	fc9c <ble_usart_read_callback+0xbac>
			case 10:
				switch(BLE_MSG[0]){
    f972:	4b41      	ldr	r3, [pc, #260]	; (fa78 <ble_usart_read_callback+0x988>)
    f974:	781b      	ldrb	r3, [r3, #0]
    f976:	2bc2      	cmp	r3, #194	; 0xc2
    f978:	d000      	beq.n	f97c <ble_usart_read_callback+0x88c>
						dual_up_control = (BLE_MSG[8]&0x0F);
						save_orientation_controls_remote_esc();
						MESSAGE_HANDLED = true;
						break;
				}//*/
				break;
    f97a:	e18f      	b.n	fc9c <ble_usart_read_callback+0xbac>
						AUX_ENABLED = (BLE_MSG[1]&0x80)>>7;
    f97c:	4b3e      	ldr	r3, [pc, #248]	; (fa78 <ble_usart_read_callback+0x988>)
    f97e:	785b      	ldrb	r3, [r3, #1]
    f980:	09db      	lsrs	r3, r3, #7
    f982:	b2db      	uxtb	r3, r3
    f984:	1e5a      	subs	r2, r3, #1
    f986:	4193      	sbcs	r3, r2
    f988:	b2da      	uxtb	r2, r3
    f98a:	4b47      	ldr	r3, [pc, #284]	; (faa8 <ble_usart_read_callback+0x9b8>)
    f98c:	701a      	strb	r2, [r3, #0]
						TURN_ENABLED = (BLE_MSG[1]&0x40)>>6;
    f98e:	4b3a      	ldr	r3, [pc, #232]	; (fa78 <ble_usart_read_callback+0x988>)
    f990:	785b      	ldrb	r3, [r3, #1]
    f992:	119b      	asrs	r3, r3, #6
    f994:	2201      	movs	r2, #1
    f996:	4013      	ands	r3, r2
    f998:	1e5a      	subs	r2, r3, #1
    f99a:	4193      	sbcs	r3, r2
    f99c:	b2da      	uxtb	r2, r3
    f99e:	4b43      	ldr	r3, [pc, #268]	; (faac <ble_usart_read_callback+0x9bc>)
    f9a0:	701a      	strb	r2, [r3, #0]
						auxControlType = (BLE_MSG[1]&0x0F);
    f9a2:	4b35      	ldr	r3, [pc, #212]	; (fa78 <ble_usart_read_callback+0x988>)
    f9a4:	785b      	ldrb	r3, [r3, #1]
    f9a6:	220f      	movs	r2, #15
    f9a8:	4013      	ands	r3, r2
    f9aa:	b2da      	uxtb	r2, r3
    f9ac:	4b40      	ldr	r3, [pc, #256]	; (fab0 <ble_usart_read_callback+0x9c0>)
    f9ae:	701a      	strb	r2, [r3, #0]
						auxTimedDuration = (BLE_MSG[2]&0xFF);
    f9b0:	4b31      	ldr	r3, [pc, #196]	; (fa78 <ble_usart_read_callback+0x988>)
    f9b2:	789a      	ldrb	r2, [r3, #2]
    f9b4:	4b3f      	ldr	r3, [pc, #252]	; (fab4 <ble_usart_read_callback+0x9c4>)
    f9b6:	701a      	strb	r2, [r3, #0]
						single_aux_control = (BLE_MSG[3]&0xF0)>>4;
    f9b8:	4b2f      	ldr	r3, [pc, #188]	; (fa78 <ble_usart_read_callback+0x988>)
    f9ba:	78db      	ldrb	r3, [r3, #3]
    f9bc:	091b      	lsrs	r3, r3, #4
    f9be:	b2da      	uxtb	r2, r3
    f9c0:	4b3d      	ldr	r3, [pc, #244]	; (fab8 <ble_usart_read_callback+0x9c8>)
    f9c2:	701a      	strb	r2, [r3, #0]
						single_all_control = (BLE_MSG[3]&0x0F);
    f9c4:	4b2c      	ldr	r3, [pc, #176]	; (fa78 <ble_usart_read_callback+0x988>)
    f9c6:	78db      	ldrb	r3, [r3, #3]
    f9c8:	220f      	movs	r2, #15
    f9ca:	4013      	ands	r3, r2
    f9cc:	b2da      	uxtb	r2, r3
    f9ce:	4b3b      	ldr	r3, [pc, #236]	; (fabc <ble_usart_read_callback+0x9cc>)
    f9d0:	701a      	strb	r2, [r3, #0]
						single_head_control = (BLE_MSG[4]&0xF0)>>4;
    f9d2:	4b29      	ldr	r3, [pc, #164]	; (fa78 <ble_usart_read_callback+0x988>)
    f9d4:	791b      	ldrb	r3, [r3, #4]
    f9d6:	091b      	lsrs	r3, r3, #4
    f9d8:	b2da      	uxtb	r2, r3
    f9da:	4b39      	ldr	r3, [pc, #228]	; (fac0 <ble_usart_read_callback+0x9d0>)
    f9dc:	701a      	strb	r2, [r3, #0]
						single_side_control = (BLE_MSG[4]&0x0F);
    f9de:	4b26      	ldr	r3, [pc, #152]	; (fa78 <ble_usart_read_callback+0x988>)
    f9e0:	791b      	ldrb	r3, [r3, #4]
    f9e2:	220f      	movs	r2, #15
    f9e4:	4013      	ands	r3, r2
    f9e6:	b2da      	uxtb	r2, r3
    f9e8:	4b36      	ldr	r3, [pc, #216]	; (fac4 <ble_usart_read_callback+0x9d4>)
    f9ea:	701a      	strb	r2, [r3, #0]
						single_down_control = (BLE_MSG[5]&0xF0)>>4;
    f9ec:	4b22      	ldr	r3, [pc, #136]	; (fa78 <ble_usart_read_callback+0x988>)
    f9ee:	795b      	ldrb	r3, [r3, #5]
    f9f0:	091b      	lsrs	r3, r3, #4
    f9f2:	b2da      	uxtb	r2, r3
    f9f4:	4b34      	ldr	r3, [pc, #208]	; (fac8 <ble_usart_read_callback+0x9d8>)
    f9f6:	701a      	strb	r2, [r3, #0]
						single_up_control = (BLE_MSG[5]&0x0F);
    f9f8:	4b1f      	ldr	r3, [pc, #124]	; (fa78 <ble_usart_read_callback+0x988>)
    f9fa:	795b      	ldrb	r3, [r3, #5]
    f9fc:	220f      	movs	r2, #15
    f9fe:	4013      	ands	r3, r2
    fa00:	b2da      	uxtb	r2, r3
    fa02:	4b32      	ldr	r3, [pc, #200]	; (facc <ble_usart_read_callback+0x9dc>)
    fa04:	701a      	strb	r2, [r3, #0]
						dual_aux_control = (BLE_MSG[6]&0xF0)>>4;
    fa06:	4b1c      	ldr	r3, [pc, #112]	; (fa78 <ble_usart_read_callback+0x988>)
    fa08:	799b      	ldrb	r3, [r3, #6]
    fa0a:	091b      	lsrs	r3, r3, #4
    fa0c:	b2da      	uxtb	r2, r3
    fa0e:	4b30      	ldr	r3, [pc, #192]	; (fad0 <ble_usart_read_callback+0x9e0>)
    fa10:	701a      	strb	r2, [r3, #0]
						dual_all_control = (BLE_MSG[6]&0x0F);
    fa12:	4b19      	ldr	r3, [pc, #100]	; (fa78 <ble_usart_read_callback+0x988>)
    fa14:	799b      	ldrb	r3, [r3, #6]
    fa16:	220f      	movs	r2, #15
    fa18:	4013      	ands	r3, r2
    fa1a:	b2da      	uxtb	r2, r3
    fa1c:	4b2d      	ldr	r3, [pc, #180]	; (fad4 <ble_usart_read_callback+0x9e4>)
    fa1e:	701a      	strb	r2, [r3, #0]
						dual_head_control = (BLE_MSG[7]&0xF0)>>4;
    fa20:	4b15      	ldr	r3, [pc, #84]	; (fa78 <ble_usart_read_callback+0x988>)
    fa22:	79db      	ldrb	r3, [r3, #7]
    fa24:	091b      	lsrs	r3, r3, #4
    fa26:	b2da      	uxtb	r2, r3
    fa28:	4b2b      	ldr	r3, [pc, #172]	; (fad8 <ble_usart_read_callback+0x9e8>)
    fa2a:	701a      	strb	r2, [r3, #0]
						dual_side_control = (BLE_MSG[7]&0x0F);
    fa2c:	4b12      	ldr	r3, [pc, #72]	; (fa78 <ble_usart_read_callback+0x988>)
    fa2e:	79db      	ldrb	r3, [r3, #7]
    fa30:	220f      	movs	r2, #15
    fa32:	4013      	ands	r3, r2
    fa34:	b2da      	uxtb	r2, r3
    fa36:	4b29      	ldr	r3, [pc, #164]	; (fadc <ble_usart_read_callback+0x9ec>)
    fa38:	701a      	strb	r2, [r3, #0]
						dual_down_control = (BLE_MSG[8]&0xF0)>>4;
    fa3a:	4b0f      	ldr	r3, [pc, #60]	; (fa78 <ble_usart_read_callback+0x988>)
    fa3c:	7a1b      	ldrb	r3, [r3, #8]
    fa3e:	091b      	lsrs	r3, r3, #4
    fa40:	b2da      	uxtb	r2, r3
    fa42:	4b27      	ldr	r3, [pc, #156]	; (fae0 <ble_usart_read_callback+0x9f0>)
    fa44:	701a      	strb	r2, [r3, #0]
						dual_up_control = (BLE_MSG[8]&0x0F);
    fa46:	4b0c      	ldr	r3, [pc, #48]	; (fa78 <ble_usart_read_callback+0x988>)
    fa48:	7a1b      	ldrb	r3, [r3, #8]
    fa4a:	220f      	movs	r2, #15
    fa4c:	4013      	ands	r3, r2
    fa4e:	b2da      	uxtb	r2, r3
    fa50:	4b24      	ldr	r3, [pc, #144]	; (fae4 <ble_usart_read_callback+0x9f4>)
    fa52:	701a      	strb	r2, [r3, #0]
						save_orientation_controls_remote_esc();
    fa54:	4b24      	ldr	r3, [pc, #144]	; (fae8 <ble_usart_read_callback+0x9f8>)
    fa56:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    fa58:	230f      	movs	r3, #15
    fa5a:	18fb      	adds	r3, r7, r3
    fa5c:	2201      	movs	r2, #1
    fa5e:	701a      	strb	r2, [r3, #0]
						break;
    fa60:	46c0      	nop			; (mov r8, r8)
				break;
    fa62:	e11b      	b.n	fc9c <ble_usart_read_callback+0xbac>
			case 12:
				switch(BLE_MSG[0]){
    fa64:	4b04      	ldr	r3, [pc, #16]	; (fa78 <ble_usart_read_callback+0x988>)
    fa66:	781b      	ldrb	r3, [r3, #0]
    fa68:	2bb1      	cmp	r3, #177	; 0xb1
    fa6a:	d03f      	beq.n	faec <ble_usart_read_callback+0x9fc>
						Brightness[MODE_CUSTOM] = ((float)(BLE_MSG[10]))/100;
						save_led_data();
						MESSAGE_HANDLED = true;
						break;
				}//*/
				break;
    fa6c:	e116      	b.n	fc9c <ble_usart_read_callback+0xbac>
    fa6e:	46c0      	nop			; (mov r8, r8)
    fa70:	200000a3 	.word	0x200000a3
    fa74:	2000001b 	.word	0x2000001b
    fa78:	200007b4 	.word	0x200007b4
    fa7c:	20000325 	.word	0x20000325
    fa80:	200000a2 	.word	0x200000a2
    fa84:	20000322 	.word	0x20000322
    fa88:	20000323 	.word	0x20000323
    fa8c:	20000324 	.word	0x20000324
    fa90:	000154a5 	.word	0x000154a5
    fa94:	00014e4d 	.word	0x00014e4d
    fa98:	43808000 	.word	0x43808000
    fa9c:	000146dd 	.word	0x000146dd
    faa0:	2000001c 	.word	0x2000001c
    faa4:	0000e281 	.word	0x0000e281
    faa8:	20000373 	.word	0x20000373
    faac:	20000374 	.word	0x20000374
    fab0:	20000376 	.word	0x20000376
    fab4:	20000377 	.word	0x20000377
    fab8:	20000378 	.word	0x20000378
    fabc:	20000379 	.word	0x20000379
    fac0:	2000037a 	.word	0x2000037a
    fac4:	2000037b 	.word	0x2000037b
    fac8:	2000037d 	.word	0x2000037d
    facc:	2000037c 	.word	0x2000037c
    fad0:	2000037e 	.word	0x2000037e
    fad4:	2000037f 	.word	0x2000037f
    fad8:	20000380 	.word	0x20000380
    fadc:	20000381 	.word	0x20000381
    fae0:	20000383 	.word	0x20000383
    fae4:	20000382 	.word	0x20000382
    fae8:	0000ed61 	.word	0x0000ed61
						LIGHTS_ON = 1;
    faec:	4bbd      	ldr	r3, [pc, #756]	; (fde4 <ble_usart_read_callback+0xcf4>)
    faee:	2201      	movs	r2, #1
    faf0:	701a      	strb	r2, [r3, #0]
						light_mode = MODE_CUSTOM;
    faf2:	4bbd      	ldr	r3, [pc, #756]	; (fde8 <ble_usart_read_callback+0xcf8>)
    faf4:	2208      	movs	r2, #8
    faf6:	701a      	strb	r2, [r3, #0]
						SWITCHES = BLE_MSG[1];
    faf8:	4bbc      	ldr	r3, [pc, #752]	; (fdec <ble_usart_read_callback+0xcfc>)
    fafa:	785a      	ldrb	r2, [r3, #1]
    fafc:	4bbc      	ldr	r3, [pc, #752]	; (fdf0 <ble_usart_read_callback+0xd00>)
    fafe:	701a      	strb	r2, [r3, #0]
						SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    fb00:	4bbb      	ldr	r3, [pc, #748]	; (fdf0 <ble_usart_read_callback+0xd00>)
    fb02:	781b      	ldrb	r3, [r3, #0]
    fb04:	111b      	asrs	r3, r3, #4
    fb06:	b2db      	uxtb	r3, r3
    fb08:	2201      	movs	r2, #1
    fb0a:	4013      	ands	r3, r2
    fb0c:	b2da      	uxtb	r2, r3
    fb0e:	4bb9      	ldr	r3, [pc, #740]	; (fdf4 <ble_usart_read_callback+0xd04>)
    fb10:	701a      	strb	r2, [r3, #0]
						HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    fb12:	4bb7      	ldr	r3, [pc, #732]	; (fdf0 <ble_usart_read_callback+0xd00>)
    fb14:	781b      	ldrb	r3, [r3, #0]
    fb16:	115b      	asrs	r3, r3, #5
    fb18:	b2db      	uxtb	r3, r3
    fb1a:	2201      	movs	r2, #1
    fb1c:	4013      	ands	r3, r2
    fb1e:	b2da      	uxtb	r2, r3
    fb20:	4bb5      	ldr	r3, [pc, #724]	; (fdf8 <ble_usart_read_callback+0xd08>)
    fb22:	701a      	strb	r2, [r3, #0]
						LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    fb24:	4bb2      	ldr	r3, [pc, #712]	; (fdf0 <ble_usart_read_callback+0xd00>)
    fb26:	781b      	ldrb	r3, [r3, #0]
    fb28:	119b      	asrs	r3, r3, #6
    fb2a:	b2db      	uxtb	r3, r3
    fb2c:	2201      	movs	r2, #1
    fb2e:	4013      	ands	r3, r2
    fb30:	b2da      	uxtb	r2, r3
    fb32:	4bb2      	ldr	r3, [pc, #712]	; (fdfc <ble_usart_read_callback+0xd0c>)
    fb34:	701a      	strb	r2, [r3, #0]
						IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    fb36:	4bae      	ldr	r3, [pc, #696]	; (fdf0 <ble_usart_read_callback+0xd00>)
    fb38:	781b      	ldrb	r3, [r3, #0]
    fb3a:	09db      	lsrs	r3, r3, #7
    fb3c:	b2da      	uxtb	r2, r3
    fb3e:	4bb0      	ldr	r3, [pc, #704]	; (fe00 <ble_usart_read_callback+0xd10>)
    fb40:	701a      	strb	r2, [r3, #0]
						ColorBase[MODE_CUSTOM] = (SWITCHES & 0x0F);
    fb42:	4bab      	ldr	r3, [pc, #684]	; (fdf0 <ble_usart_read_callback+0xd00>)
    fb44:	781b      	ldrb	r3, [r3, #0]
    fb46:	220f      	movs	r2, #15
    fb48:	4013      	ands	r3, r2
    fb4a:	b2da      	uxtb	r2, r3
    fb4c:	4bad      	ldr	r3, [pc, #692]	; (fe04 <ble_usart_read_callback+0xd14>)
    fb4e:	721a      	strb	r2, [r3, #8]
						RateBase[MODE_CUSTOM] = (BLE_MSG[2] & 0xF0) >> 4;
    fb50:	4ba6      	ldr	r3, [pc, #664]	; (fdec <ble_usart_read_callback+0xcfc>)
    fb52:	789b      	ldrb	r3, [r3, #2]
    fb54:	091b      	lsrs	r3, r3, #4
    fb56:	b2da      	uxtb	r2, r3
    fb58:	4bab      	ldr	r3, [pc, #684]	; (fe08 <ble_usart_read_callback+0xd18>)
    fb5a:	721a      	strb	r2, [r3, #8]
						BrightBase[MODE_CUSTOM] = (BLE_MSG[2] & 0x0F);
    fb5c:	4ba3      	ldr	r3, [pc, #652]	; (fdec <ble_usart_read_callback+0xcfc>)
    fb5e:	789b      	ldrb	r3, [r3, #2]
    fb60:	220f      	movs	r2, #15
    fb62:	4013      	ands	r3, r2
    fb64:	b2da      	uxtb	r2, r3
    fb66:	4ba9      	ldr	r3, [pc, #676]	; (fe0c <ble_usart_read_callback+0xd1c>)
    fb68:	721a      	strb	r2, [r3, #8]
						Custom_RGB.LR = (uint16_t)((float)BLE_MSG[3] * 257);
    fb6a:	4ba0      	ldr	r3, [pc, #640]	; (fdec <ble_usart_read_callback+0xcfc>)
    fb6c:	78da      	ldrb	r2, [r3, #3]
    fb6e:	4ba8      	ldr	r3, [pc, #672]	; (fe10 <ble_usart_read_callback+0xd20>)
    fb70:	0010      	movs	r0, r2
    fb72:	4798      	blx	r3
    fb74:	1c02      	adds	r2, r0, #0
    fb76:	4ba7      	ldr	r3, [pc, #668]	; (fe14 <ble_usart_read_callback+0xd24>)
    fb78:	49a7      	ldr	r1, [pc, #668]	; (fe18 <ble_usart_read_callback+0xd28>)
    fb7a:	1c10      	adds	r0, r2, #0
    fb7c:	4798      	blx	r3
    fb7e:	1c03      	adds	r3, r0, #0
    fb80:	1c1a      	adds	r2, r3, #0
    fb82:	4ba6      	ldr	r3, [pc, #664]	; (fe1c <ble_usart_read_callback+0xd2c>)
    fb84:	1c10      	adds	r0, r2, #0
    fb86:	4798      	blx	r3
    fb88:	0003      	movs	r3, r0
    fb8a:	b29a      	uxth	r2, r3
    fb8c:	4ba4      	ldr	r3, [pc, #656]	; (fe20 <ble_usart_read_callback+0xd30>)
    fb8e:	801a      	strh	r2, [r3, #0]
						Custom_RGB.LG = (uint16_t)((float)BLE_MSG[4] * 257);
    fb90:	4b96      	ldr	r3, [pc, #600]	; (fdec <ble_usart_read_callback+0xcfc>)
    fb92:	791a      	ldrb	r2, [r3, #4]
    fb94:	4b9e      	ldr	r3, [pc, #632]	; (fe10 <ble_usart_read_callback+0xd20>)
    fb96:	0010      	movs	r0, r2
    fb98:	4798      	blx	r3
    fb9a:	1c02      	adds	r2, r0, #0
    fb9c:	4b9d      	ldr	r3, [pc, #628]	; (fe14 <ble_usart_read_callback+0xd24>)
    fb9e:	499e      	ldr	r1, [pc, #632]	; (fe18 <ble_usart_read_callback+0xd28>)
    fba0:	1c10      	adds	r0, r2, #0
    fba2:	4798      	blx	r3
    fba4:	1c03      	adds	r3, r0, #0
    fba6:	1c1a      	adds	r2, r3, #0
    fba8:	4b9c      	ldr	r3, [pc, #624]	; (fe1c <ble_usart_read_callback+0xd2c>)
    fbaa:	1c10      	adds	r0, r2, #0
    fbac:	4798      	blx	r3
    fbae:	0003      	movs	r3, r0
    fbb0:	b29a      	uxth	r2, r3
    fbb2:	4b9b      	ldr	r3, [pc, #620]	; (fe20 <ble_usart_read_callback+0xd30>)
    fbb4:	805a      	strh	r2, [r3, #2]
						Custom_RGB.LB = (uint16_t)((float)BLE_MSG[5] * 257);
    fbb6:	4b8d      	ldr	r3, [pc, #564]	; (fdec <ble_usart_read_callback+0xcfc>)
    fbb8:	795a      	ldrb	r2, [r3, #5]
    fbba:	4b95      	ldr	r3, [pc, #596]	; (fe10 <ble_usart_read_callback+0xd20>)
    fbbc:	0010      	movs	r0, r2
    fbbe:	4798      	blx	r3
    fbc0:	1c02      	adds	r2, r0, #0
    fbc2:	4b94      	ldr	r3, [pc, #592]	; (fe14 <ble_usart_read_callback+0xd24>)
    fbc4:	4994      	ldr	r1, [pc, #592]	; (fe18 <ble_usart_read_callback+0xd28>)
    fbc6:	1c10      	adds	r0, r2, #0
    fbc8:	4798      	blx	r3
    fbca:	1c03      	adds	r3, r0, #0
    fbcc:	1c1a      	adds	r2, r3, #0
    fbce:	4b93      	ldr	r3, [pc, #588]	; (fe1c <ble_usart_read_callback+0xd2c>)
    fbd0:	1c10      	adds	r0, r2, #0
    fbd2:	4798      	blx	r3
    fbd4:	0003      	movs	r3, r0
    fbd6:	b29a      	uxth	r2, r3
    fbd8:	4b91      	ldr	r3, [pc, #580]	; (fe20 <ble_usart_read_callback+0xd30>)
    fbda:	809a      	strh	r2, [r3, #4]
						Custom_RGB.RR = (uint16_t)((float)BLE_MSG[6] * 257);
    fbdc:	4b83      	ldr	r3, [pc, #524]	; (fdec <ble_usart_read_callback+0xcfc>)
    fbde:	799a      	ldrb	r2, [r3, #6]
    fbe0:	4b8b      	ldr	r3, [pc, #556]	; (fe10 <ble_usart_read_callback+0xd20>)
    fbe2:	0010      	movs	r0, r2
    fbe4:	4798      	blx	r3
    fbe6:	1c02      	adds	r2, r0, #0
    fbe8:	4b8a      	ldr	r3, [pc, #552]	; (fe14 <ble_usart_read_callback+0xd24>)
    fbea:	498b      	ldr	r1, [pc, #556]	; (fe18 <ble_usart_read_callback+0xd28>)
    fbec:	1c10      	adds	r0, r2, #0
    fbee:	4798      	blx	r3
    fbf0:	1c03      	adds	r3, r0, #0
    fbf2:	1c1a      	adds	r2, r3, #0
    fbf4:	4b89      	ldr	r3, [pc, #548]	; (fe1c <ble_usart_read_callback+0xd2c>)
    fbf6:	1c10      	adds	r0, r2, #0
    fbf8:	4798      	blx	r3
    fbfa:	0003      	movs	r3, r0
    fbfc:	b29a      	uxth	r2, r3
    fbfe:	4b88      	ldr	r3, [pc, #544]	; (fe20 <ble_usart_read_callback+0xd30>)
    fc00:	80da      	strh	r2, [r3, #6]
						Custom_RGB.RG = (uint16_t)((float)BLE_MSG[7] * 257);
    fc02:	4b7a      	ldr	r3, [pc, #488]	; (fdec <ble_usart_read_callback+0xcfc>)
    fc04:	79da      	ldrb	r2, [r3, #7]
    fc06:	4b82      	ldr	r3, [pc, #520]	; (fe10 <ble_usart_read_callback+0xd20>)
    fc08:	0010      	movs	r0, r2
    fc0a:	4798      	blx	r3
    fc0c:	1c02      	adds	r2, r0, #0
    fc0e:	4b81      	ldr	r3, [pc, #516]	; (fe14 <ble_usart_read_callback+0xd24>)
    fc10:	4981      	ldr	r1, [pc, #516]	; (fe18 <ble_usart_read_callback+0xd28>)
    fc12:	1c10      	adds	r0, r2, #0
    fc14:	4798      	blx	r3
    fc16:	1c03      	adds	r3, r0, #0
    fc18:	1c1a      	adds	r2, r3, #0
    fc1a:	4b80      	ldr	r3, [pc, #512]	; (fe1c <ble_usart_read_callback+0xd2c>)
    fc1c:	1c10      	adds	r0, r2, #0
    fc1e:	4798      	blx	r3
    fc20:	0003      	movs	r3, r0
    fc22:	b29a      	uxth	r2, r3
    fc24:	4b7e      	ldr	r3, [pc, #504]	; (fe20 <ble_usart_read_callback+0xd30>)
    fc26:	811a      	strh	r2, [r3, #8]
						Custom_RGB.RB = (uint16_t)((float)BLE_MSG[8] * 257);
    fc28:	4b70      	ldr	r3, [pc, #448]	; (fdec <ble_usart_read_callback+0xcfc>)
    fc2a:	7a1a      	ldrb	r2, [r3, #8]
    fc2c:	4b78      	ldr	r3, [pc, #480]	; (fe10 <ble_usart_read_callback+0xd20>)
    fc2e:	0010      	movs	r0, r2
    fc30:	4798      	blx	r3
    fc32:	1c02      	adds	r2, r0, #0
    fc34:	4b77      	ldr	r3, [pc, #476]	; (fe14 <ble_usart_read_callback+0xd24>)
    fc36:	4978      	ldr	r1, [pc, #480]	; (fe18 <ble_usart_read_callback+0xd28>)
    fc38:	1c10      	adds	r0, r2, #0
    fc3a:	4798      	blx	r3
    fc3c:	1c03      	adds	r3, r0, #0
    fc3e:	1c1a      	adds	r2, r3, #0
    fc40:	4b76      	ldr	r3, [pc, #472]	; (fe1c <ble_usart_read_callback+0xd2c>)
    fc42:	1c10      	adds	r0, r2, #0
    fc44:	4798      	blx	r3
    fc46:	0003      	movs	r3, r0
    fc48:	b29a      	uxth	r2, r3
    fc4a:	4b75      	ldr	r3, [pc, #468]	; (fe20 <ble_usart_read_callback+0xd30>)
    fc4c:	815a      	strh	r2, [r3, #10]
						RateSens[MODE_CUSTOM] = ((float)(BLE_MSG[9]))/100;
    fc4e:	4b67      	ldr	r3, [pc, #412]	; (fdec <ble_usart_read_callback+0xcfc>)
    fc50:	7a5a      	ldrb	r2, [r3, #9]
    fc52:	4b6f      	ldr	r3, [pc, #444]	; (fe10 <ble_usart_read_callback+0xd20>)
    fc54:	0010      	movs	r0, r2
    fc56:	4798      	blx	r3
    fc58:	1c02      	adds	r2, r0, #0
    fc5a:	4b72      	ldr	r3, [pc, #456]	; (fe24 <ble_usart_read_callback+0xd34>)
    fc5c:	4972      	ldr	r1, [pc, #456]	; (fe28 <ble_usart_read_callback+0xd38>)
    fc5e:	1c10      	adds	r0, r2, #0
    fc60:	4798      	blx	r3
    fc62:	1c03      	adds	r3, r0, #0
    fc64:	1c1a      	adds	r2, r3, #0
    fc66:	4b71      	ldr	r3, [pc, #452]	; (fe2c <ble_usart_read_callback+0xd3c>)
    fc68:	621a      	str	r2, [r3, #32]
						Brightness[MODE_CUSTOM] = ((float)(BLE_MSG[10]))/100;
    fc6a:	4b60      	ldr	r3, [pc, #384]	; (fdec <ble_usart_read_callback+0xcfc>)
    fc6c:	7a9a      	ldrb	r2, [r3, #10]
    fc6e:	4b68      	ldr	r3, [pc, #416]	; (fe10 <ble_usart_read_callback+0xd20>)
    fc70:	0010      	movs	r0, r2
    fc72:	4798      	blx	r3
    fc74:	1c02      	adds	r2, r0, #0
    fc76:	4b6b      	ldr	r3, [pc, #428]	; (fe24 <ble_usart_read_callback+0xd34>)
    fc78:	496b      	ldr	r1, [pc, #428]	; (fe28 <ble_usart_read_callback+0xd38>)
    fc7a:	1c10      	adds	r0, r2, #0
    fc7c:	4798      	blx	r3
    fc7e:	1c03      	adds	r3, r0, #0
    fc80:	1c1a      	adds	r2, r3, #0
    fc82:	4b6b      	ldr	r3, [pc, #428]	; (fe30 <ble_usart_read_callback+0xd40>)
    fc84:	621a      	str	r2, [r3, #32]
						save_led_data();
    fc86:	4b6b      	ldr	r3, [pc, #428]	; (fe34 <ble_usart_read_callback+0xd44>)
    fc88:	4798      	blx	r3
						MESSAGE_HANDLED = true;
    fc8a:	230f      	movs	r3, #15
    fc8c:	18fb      	adds	r3, r7, r3
    fc8e:	2201      	movs	r2, #1
    fc90:	701a      	strb	r2, [r3, #0]
						break;
    fc92:	46c0      	nop			; (mov r8, r8)
				break;
    fc94:	e002      	b.n	fc9c <ble_usart_read_callback+0xbac>
				break;
    fc96:	46c0      	nop			; (mov r8, r8)
    fc98:	e000      	b.n	fc9c <ble_usart_read_callback+0xbac>
				break;
    fc9a:	46c0      	nop			; (mov r8, r8)
		}
		if(MESSAGE_HANDLED || (BLE_MSG[0] == 'O' && BLE_MSG[1] == 'K')) // Check that the message was handled to avoid interrupting a message containing 
    fc9c:	230f      	movs	r3, #15
    fc9e:	18fb      	adds	r3, r7, r3
    fca0:	781b      	ldrb	r3, [r3, #0]
    fca2:	2b00      	cmp	r3, #0
    fca4:	d109      	bne.n	fcba <ble_usart_read_callback+0xbca>
    fca6:	4b51      	ldr	r3, [pc, #324]	; (fdec <ble_usart_read_callback+0xcfc>)
    fca8:	781b      	ldrb	r3, [r3, #0]
    fcaa:	2b4f      	cmp	r3, #79	; 0x4f
    fcac:	d000      	beq.n	fcb0 <ble_usart_read_callback+0xbc0>
    fcae:	e094      	b.n	fdda <ble_usart_read_callback+0xcea>
    fcb0:	4b4e      	ldr	r3, [pc, #312]	; (fdec <ble_usart_read_callback+0xcfc>)
    fcb2:	785b      	ldrb	r3, [r3, #1]
    fcb4:	2b4b      	cmp	r3, #75	; 0x4b
    fcb6:	d000      	beq.n	fcba <ble_usart_read_callback+0xbca>
    fcb8:	e08f      	b.n	fdda <ble_usart_read_callback+0xcea>
			ble_usart_count = 0;
    fcba:	4b5f      	ldr	r3, [pc, #380]	; (fe38 <ble_usart_read_callback+0xd48>)
    fcbc:	2200      	movs	r2, #0
    fcbe:	601a      	str	r2, [r3, #0]
		ble_usart_count = 0;
	} else if((BLE_MSG[ble_usart_count-7] == 'O' && BLE_MSG[ble_usart_count-6] == 'K' && BLE_MSG[ble_usart_count-5] == '+' && BLE_MSG[ble_usart_count-4] == 'C' && BLE_MSG[ble_usart_count-3] == 'O' && BLE_MSG[ble_usart_count-2] == 'N' && BLE_MSG[ble_usart_count-1] == 'N') ||
				(BLE_MSG[ble_usart_count-8] == 'O' && BLE_MSG[ble_usart_count-7] == 'K' && BLE_MSG[ble_usart_count-6] == '+' && BLE_MSG[ble_usart_count-5] == 'R' && BLE_MSG[ble_usart_count-4] == 'E' && BLE_MSG[ble_usart_count-3] == 'S' && BLE_MSG[ble_usart_count-2] == 'E' && BLE_MSG[ble_usart_count-1] == 'T')){
		ble_usart_count = 0;
	}
}
    fcc0:	e08b      	b.n	fdda <ble_usart_read_callback+0xcea>
	else if(BLE_MSG[ble_usart_count-3] == 'O' && BLE_MSG[ble_usart_count-2] == 'K' && ble_USART_read_buffer[0] == '+' && OK_EXPECTED)
    fcc2:	4b5d      	ldr	r3, [pc, #372]	; (fe38 <ble_usart_read_callback+0xd48>)
    fcc4:	681b      	ldr	r3, [r3, #0]
    fcc6:	3b03      	subs	r3, #3
    fcc8:	4a48      	ldr	r2, [pc, #288]	; (fdec <ble_usart_read_callback+0xcfc>)
    fcca:	5cd3      	ldrb	r3, [r2, r3]
    fccc:	2b4f      	cmp	r3, #79	; 0x4f
    fcce:	d118      	bne.n	fd02 <ble_usart_read_callback+0xc12>
    fcd0:	4b59      	ldr	r3, [pc, #356]	; (fe38 <ble_usart_read_callback+0xd48>)
    fcd2:	681b      	ldr	r3, [r3, #0]
    fcd4:	3b02      	subs	r3, #2
    fcd6:	4a45      	ldr	r2, [pc, #276]	; (fdec <ble_usart_read_callback+0xcfc>)
    fcd8:	5cd3      	ldrb	r3, [r2, r3]
    fcda:	2b4b      	cmp	r3, #75	; 0x4b
    fcdc:	d111      	bne.n	fd02 <ble_usart_read_callback+0xc12>
    fcde:	4b57      	ldr	r3, [pc, #348]	; (fe3c <ble_usart_read_callback+0xd4c>)
    fce0:	781b      	ldrb	r3, [r3, #0]
    fce2:	2b2b      	cmp	r3, #43	; 0x2b
    fce4:	d10d      	bne.n	fd02 <ble_usart_read_callback+0xc12>
    fce6:	4b56      	ldr	r3, [pc, #344]	; (fe40 <ble_usart_read_callback+0xd50>)
    fce8:	781b      	ldrb	r3, [r3, #0]
    fcea:	2b00      	cmp	r3, #0
    fcec:	d009      	beq.n	fd02 <ble_usart_read_callback+0xc12>
		BLE_CONFIGURED = true;
    fcee:	4b55      	ldr	r3, [pc, #340]	; (fe44 <ble_usart_read_callback+0xd54>)
    fcf0:	2201      	movs	r2, #1
    fcf2:	701a      	strb	r2, [r3, #0]
		OK_EXPECTED = false;
    fcf4:	4b52      	ldr	r3, [pc, #328]	; (fe40 <ble_usart_read_callback+0xd50>)
    fcf6:	2200      	movs	r2, #0
    fcf8:	701a      	strb	r2, [r3, #0]
		ble_usart_count = 0;
    fcfa:	4b4f      	ldr	r3, [pc, #316]	; (fe38 <ble_usart_read_callback+0xd48>)
    fcfc:	2200      	movs	r2, #0
    fcfe:	601a      	str	r2, [r3, #0]
}
    fd00:	e06b      	b.n	fdda <ble_usart_read_callback+0xcea>
	} else if((BLE_MSG[ble_usart_count-7] == 'O' && BLE_MSG[ble_usart_count-6] == 'K' && BLE_MSG[ble_usart_count-5] == '+' && BLE_MSG[ble_usart_count-4] == 'C' && BLE_MSG[ble_usart_count-3] == 'O' && BLE_MSG[ble_usart_count-2] == 'N' && BLE_MSG[ble_usart_count-1] == 'N') ||
    fd02:	4b4d      	ldr	r3, [pc, #308]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd04:	681b      	ldr	r3, [r3, #0]
    fd06:	3b07      	subs	r3, #7
    fd08:	4a38      	ldr	r2, [pc, #224]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd0a:	5cd3      	ldrb	r3, [r2, r3]
    fd0c:	2b4f      	cmp	r3, #79	; 0x4f
    fd0e:	d129      	bne.n	fd64 <ble_usart_read_callback+0xc74>
    fd10:	4b49      	ldr	r3, [pc, #292]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd12:	681b      	ldr	r3, [r3, #0]
    fd14:	3b06      	subs	r3, #6
    fd16:	4a35      	ldr	r2, [pc, #212]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd18:	5cd3      	ldrb	r3, [r2, r3]
    fd1a:	2b4b      	cmp	r3, #75	; 0x4b
    fd1c:	d122      	bne.n	fd64 <ble_usart_read_callback+0xc74>
    fd1e:	4b46      	ldr	r3, [pc, #280]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd20:	681b      	ldr	r3, [r3, #0]
    fd22:	3b05      	subs	r3, #5
    fd24:	4a31      	ldr	r2, [pc, #196]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd26:	5cd3      	ldrb	r3, [r2, r3]
    fd28:	2b2b      	cmp	r3, #43	; 0x2b
    fd2a:	d11b      	bne.n	fd64 <ble_usart_read_callback+0xc74>
    fd2c:	4b42      	ldr	r3, [pc, #264]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd2e:	681b      	ldr	r3, [r3, #0]
    fd30:	3b04      	subs	r3, #4
    fd32:	4a2e      	ldr	r2, [pc, #184]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd34:	5cd3      	ldrb	r3, [r2, r3]
    fd36:	2b43      	cmp	r3, #67	; 0x43
    fd38:	d114      	bne.n	fd64 <ble_usart_read_callback+0xc74>
    fd3a:	4b3f      	ldr	r3, [pc, #252]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd3c:	681b      	ldr	r3, [r3, #0]
    fd3e:	3b03      	subs	r3, #3
    fd40:	4a2a      	ldr	r2, [pc, #168]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd42:	5cd3      	ldrb	r3, [r2, r3]
    fd44:	2b4f      	cmp	r3, #79	; 0x4f
    fd46:	d10d      	bne.n	fd64 <ble_usart_read_callback+0xc74>
    fd48:	4b3b      	ldr	r3, [pc, #236]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd4a:	681b      	ldr	r3, [r3, #0]
    fd4c:	3b02      	subs	r3, #2
    fd4e:	4a27      	ldr	r2, [pc, #156]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd50:	5cd3      	ldrb	r3, [r2, r3]
    fd52:	2b4e      	cmp	r3, #78	; 0x4e
    fd54:	d106      	bne.n	fd64 <ble_usart_read_callback+0xc74>
    fd56:	4b38      	ldr	r3, [pc, #224]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd58:	681b      	ldr	r3, [r3, #0]
    fd5a:	3b01      	subs	r3, #1
    fd5c:	4a23      	ldr	r2, [pc, #140]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd5e:	5cd3      	ldrb	r3, [r2, r3]
    fd60:	2b4e      	cmp	r3, #78	; 0x4e
    fd62:	d037      	beq.n	fdd4 <ble_usart_read_callback+0xce4>
				(BLE_MSG[ble_usart_count-8] == 'O' && BLE_MSG[ble_usart_count-7] == 'K' && BLE_MSG[ble_usart_count-6] == '+' && BLE_MSG[ble_usart_count-5] == 'R' && BLE_MSG[ble_usart_count-4] == 'E' && BLE_MSG[ble_usart_count-3] == 'S' && BLE_MSG[ble_usart_count-2] == 'E' && BLE_MSG[ble_usart_count-1] == 'T')){
    fd64:	4b34      	ldr	r3, [pc, #208]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd66:	681b      	ldr	r3, [r3, #0]
    fd68:	3b08      	subs	r3, #8
    fd6a:	4a20      	ldr	r2, [pc, #128]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd6c:	5cd3      	ldrb	r3, [r2, r3]
	} else if((BLE_MSG[ble_usart_count-7] == 'O' && BLE_MSG[ble_usart_count-6] == 'K' && BLE_MSG[ble_usart_count-5] == '+' && BLE_MSG[ble_usart_count-4] == 'C' && BLE_MSG[ble_usart_count-3] == 'O' && BLE_MSG[ble_usart_count-2] == 'N' && BLE_MSG[ble_usart_count-1] == 'N') ||
    fd6e:	2b4f      	cmp	r3, #79	; 0x4f
    fd70:	d133      	bne.n	fdda <ble_usart_read_callback+0xcea>
				(BLE_MSG[ble_usart_count-8] == 'O' && BLE_MSG[ble_usart_count-7] == 'K' && BLE_MSG[ble_usart_count-6] == '+' && BLE_MSG[ble_usart_count-5] == 'R' && BLE_MSG[ble_usart_count-4] == 'E' && BLE_MSG[ble_usart_count-3] == 'S' && BLE_MSG[ble_usart_count-2] == 'E' && BLE_MSG[ble_usart_count-1] == 'T')){
    fd72:	4b31      	ldr	r3, [pc, #196]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd74:	681b      	ldr	r3, [r3, #0]
    fd76:	3b07      	subs	r3, #7
    fd78:	4a1c      	ldr	r2, [pc, #112]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd7a:	5cd3      	ldrb	r3, [r2, r3]
    fd7c:	2b4b      	cmp	r3, #75	; 0x4b
    fd7e:	d12c      	bne.n	fdda <ble_usart_read_callback+0xcea>
    fd80:	4b2d      	ldr	r3, [pc, #180]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd82:	681b      	ldr	r3, [r3, #0]
    fd84:	3b06      	subs	r3, #6
    fd86:	4a19      	ldr	r2, [pc, #100]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd88:	5cd3      	ldrb	r3, [r2, r3]
    fd8a:	2b2b      	cmp	r3, #43	; 0x2b
    fd8c:	d125      	bne.n	fdda <ble_usart_read_callback+0xcea>
    fd8e:	4b2a      	ldr	r3, [pc, #168]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd90:	681b      	ldr	r3, [r3, #0]
    fd92:	3b05      	subs	r3, #5
    fd94:	4a15      	ldr	r2, [pc, #84]	; (fdec <ble_usart_read_callback+0xcfc>)
    fd96:	5cd3      	ldrb	r3, [r2, r3]
    fd98:	2b52      	cmp	r3, #82	; 0x52
    fd9a:	d11e      	bne.n	fdda <ble_usart_read_callback+0xcea>
    fd9c:	4b26      	ldr	r3, [pc, #152]	; (fe38 <ble_usart_read_callback+0xd48>)
    fd9e:	681b      	ldr	r3, [r3, #0]
    fda0:	3b04      	subs	r3, #4
    fda2:	4a12      	ldr	r2, [pc, #72]	; (fdec <ble_usart_read_callback+0xcfc>)
    fda4:	5cd3      	ldrb	r3, [r2, r3]
    fda6:	2b45      	cmp	r3, #69	; 0x45
    fda8:	d117      	bne.n	fdda <ble_usart_read_callback+0xcea>
    fdaa:	4b23      	ldr	r3, [pc, #140]	; (fe38 <ble_usart_read_callback+0xd48>)
    fdac:	681b      	ldr	r3, [r3, #0]
    fdae:	3b03      	subs	r3, #3
    fdb0:	4a0e      	ldr	r2, [pc, #56]	; (fdec <ble_usart_read_callback+0xcfc>)
    fdb2:	5cd3      	ldrb	r3, [r2, r3]
    fdb4:	2b53      	cmp	r3, #83	; 0x53
    fdb6:	d110      	bne.n	fdda <ble_usart_read_callback+0xcea>
    fdb8:	4b1f      	ldr	r3, [pc, #124]	; (fe38 <ble_usart_read_callback+0xd48>)
    fdba:	681b      	ldr	r3, [r3, #0]
    fdbc:	3b02      	subs	r3, #2
    fdbe:	4a0b      	ldr	r2, [pc, #44]	; (fdec <ble_usart_read_callback+0xcfc>)
    fdc0:	5cd3      	ldrb	r3, [r2, r3]
    fdc2:	2b45      	cmp	r3, #69	; 0x45
    fdc4:	d109      	bne.n	fdda <ble_usart_read_callback+0xcea>
    fdc6:	4b1c      	ldr	r3, [pc, #112]	; (fe38 <ble_usart_read_callback+0xd48>)
    fdc8:	681b      	ldr	r3, [r3, #0]
    fdca:	3b01      	subs	r3, #1
    fdcc:	4a07      	ldr	r2, [pc, #28]	; (fdec <ble_usart_read_callback+0xcfc>)
    fdce:	5cd3      	ldrb	r3, [r2, r3]
    fdd0:	2b54      	cmp	r3, #84	; 0x54
    fdd2:	d102      	bne.n	fdda <ble_usart_read_callback+0xcea>
		ble_usart_count = 0;
    fdd4:	4b18      	ldr	r3, [pc, #96]	; (fe38 <ble_usart_read_callback+0xd48>)
    fdd6:	2200      	movs	r2, #0
    fdd8:	601a      	str	r2, [r3, #0]
}
    fdda:	46c0      	nop			; (mov r8, r8)
    fddc:	46bd      	mov	sp, r7
    fdde:	b004      	add	sp, #16
    fde0:	bd80      	pop	{r7, pc}
    fde2:	46c0      	nop			; (mov r8, r8)
    fde4:	200000a3 	.word	0x200000a3
    fde8:	2000001b 	.word	0x2000001b
    fdec:	200007b4 	.word	0x200007b4
    fdf0:	20000325 	.word	0x20000325
    fdf4:	200000a2 	.word	0x200000a2
    fdf8:	20000322 	.word	0x20000322
    fdfc:	20000323 	.word	0x20000323
    fe00:	20000324 	.word	0x20000324
    fe04:	20000070 	.word	0x20000070
    fe08:	20000088 	.word	0x20000088
    fe0c:	2000007c 	.word	0x2000007c
    fe10:	000154a5 	.word	0x000154a5
    fe14:	00014e4d 	.word	0x00014e4d
    fe18:	43808000 	.word	0x43808000
    fe1c:	000146dd 	.word	0x000146dd
    fe20:	20000094 	.word	0x20000094
    fe24:	00014a6d 	.word	0x00014a6d
    fe28:	42c80000 	.word	0x42c80000
    fe2c:	20000028 	.word	0x20000028
    fe30:	2000004c 	.word	0x2000004c
    fe34:	0000e281 	.word	0x0000e281
    fe38:	200003ec 	.word	0x200003ec
    fe3c:	20000ef0 	.word	0x20000ef0
    fe40:	200003eb 	.word	0x200003eb
    fe44:	200003e4 	.word	0x200003e4

0000fe48 <configure_ble_usart>:

// Configure SERCOM5 as USART for BLE module
void configure_ble_usart(int baud)
{
    fe48:	b580      	push	{r7, lr}
    fe4a:	b092      	sub	sp, #72	; 0x48
    fe4c:	af00      	add	r7, sp, #0
    fe4e:	6078      	str	r0, [r7, #4]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
    fe50:	2308      	movs	r3, #8
    fe52:	18fb      	adds	r3, r7, r3
    fe54:	0018      	movs	r0, r3
    fe56:	4b17      	ldr	r3, [pc, #92]	; (feb4 <configure_ble_usart+0x6c>)
    fe58:	4798      	blx	r3
	config_usart.baudrate    = baud;
    fe5a:	687a      	ldr	r2, [r7, #4]
    fe5c:	2308      	movs	r3, #8
    fe5e:	18fb      	adds	r3, r7, r3
    fe60:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    fe62:	2308      	movs	r3, #8
    fe64:	18fb      	adds	r3, r7, r3
    fe66:	22c4      	movs	r2, #196	; 0xc4
    fe68:	0392      	lsls	r2, r2, #14
    fe6a:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    fe6c:	2308      	movs	r3, #8
    fe6e:	18fb      	adds	r3, r7, r3
    fe70:	2201      	movs	r2, #1
    fe72:	4252      	negs	r2, r2
    fe74:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    fe76:	2308      	movs	r3, #8
    fe78:	18fb      	adds	r3, r7, r3
    fe7a:	2201      	movs	r2, #1
    fe7c:	4252      	negs	r2, r2
    fe7e:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_PA20C_SERCOM5_PAD2;
    fe80:	2308      	movs	r3, #8
    fe82:	18fb      	adds	r3, r7, r3
    fe84:	4a0c      	ldr	r2, [pc, #48]	; (feb8 <configure_ble_usart+0x70>)
    fe86:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PA21C_SERCOM5_PAD3;
    fe88:	2308      	movs	r3, #8
    fe8a:	18fb      	adds	r3, r7, r3
    fe8c:	4a0b      	ldr	r2, [pc, #44]	; (febc <configure_ble_usart+0x74>)
    fe8e:	63da      	str	r2, [r3, #60]	; 0x3c
	while (usart_init(&ble_usart,SERCOM5, &config_usart) != STATUS_OK)
    fe90:	46c0      	nop			; (mov r8, r8)
    fe92:	2308      	movs	r3, #8
    fe94:	18fa      	adds	r2, r7, r3
    fe96:	490a      	ldr	r1, [pc, #40]	; (fec0 <configure_ble_usart+0x78>)
    fe98:	4b0a      	ldr	r3, [pc, #40]	; (fec4 <configure_ble_usart+0x7c>)
    fe9a:	0018      	movs	r0, r3
    fe9c:	4b0a      	ldr	r3, [pc, #40]	; (fec8 <configure_ble_usart+0x80>)
    fe9e:	4798      	blx	r3
    fea0:	1e03      	subs	r3, r0, #0
    fea2:	d1f6      	bne.n	fe92 <configure_ble_usart+0x4a>
	{}
	usart_enable(&ble_usart);
    fea4:	4b07      	ldr	r3, [pc, #28]	; (fec4 <configure_ble_usart+0x7c>)
    fea6:	0018      	movs	r0, r3
    fea8:	4b08      	ldr	r3, [pc, #32]	; (fecc <configure_ble_usart+0x84>)
    feaa:	4798      	blx	r3
}
    feac:	46c0      	nop			; (mov r8, r8)
    feae:	46bd      	mov	sp, r7
    feb0:	b012      	add	sp, #72	; 0x48
    feb2:	bd80      	pop	{r7, pc}
    feb4:	000090e1 	.word	0x000090e1
    feb8:	00140002 	.word	0x00140002
    febc:	00150002 	.word	0x00150002
    fec0:	42001c00 	.word	0x42001c00
    fec4:	200004a0 	.word	0x200004a0
    fec8:	000060e5 	.word	0x000060e5
    fecc:	000091a1 	.word	0x000091a1

0000fed0 <configure_BLE_module>:

void configure_BLE_module()
{
    fed0:	b590      	push	{r4, r7, lr}
    fed2:	b09b      	sub	sp, #108	; 0x6c
    fed4:	af00      	add	r7, sp, #0
	int baud = 0;
    fed6:	2300      	movs	r3, #0
    fed8:	667b      	str	r3, [r7, #100]	; 0x64
	int bauds[5] = {9600, 19200, 38400, 57600, 115200};
    feda:	232c      	movs	r3, #44	; 0x2c
    fedc:	18fb      	adds	r3, r7, r3
    fede:	4a76      	ldr	r2, [pc, #472]	; (100b8 <configure_BLE_module+0x1e8>)
    fee0:	ca13      	ldmia	r2!, {r0, r1, r4}
    fee2:	c313      	stmia	r3!, {r0, r1, r4}
    fee4:	ca03      	ldmia	r2!, {r0, r1}
    fee6:	c303      	stmia	r3!, {r0, r1}
	while(1){
		configure_ble_usart(bauds[baud]);
    fee8:	232c      	movs	r3, #44	; 0x2c
    feea:	18fb      	adds	r3, r7, r3
    feec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    feee:	0092      	lsls	r2, r2, #2
    fef0:	58d3      	ldr	r3, [r2, r3]
    fef2:	0018      	movs	r0, r3
    fef4:	4b71      	ldr	r3, [pc, #452]	; (100bc <configure_BLE_module+0x1ec>)
    fef6:	4798      	blx	r3
		configure_BLE_usart_callbacks();
    fef8:	4b71      	ldr	r3, [pc, #452]	; (100c0 <configure_BLE_module+0x1f0>)
    fefa:	4798      	blx	r3
		usart_read_buffer_job(&ble_usart, (uint8_t *)ble_USART_read_buffer, (uint16_t)1);
    fefc:	4971      	ldr	r1, [pc, #452]	; (100c4 <configure_BLE_module+0x1f4>)
    fefe:	4b72      	ldr	r3, [pc, #456]	; (100c8 <configure_BLE_module+0x1f8>)
    ff00:	2201      	movs	r2, #1
    ff02:	0018      	movs	r0, r3
    ff04:	4b71      	ldr	r3, [pc, #452]	; (100cc <configure_BLE_module+0x1fc>)
    ff06:	4798      	blx	r3

		baud += 1;
    ff08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    ff0a:	3301      	adds	r3, #1
    ff0c:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud > 4)
    ff0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    ff10:	2b04      	cmp	r3, #4
    ff12:	dd01      	ble.n	ff18 <configure_BLE_module+0x48>
			baud = 0;
    ff14:	2300      	movs	r3, #0
    ff16:	667b      	str	r3, [r7, #100]	; 0x64
			
		for(int i = 0; i < 10000; ++i);
    ff18:	2300      	movs	r3, #0
    ff1a:	663b      	str	r3, [r7, #96]	; 0x60
    ff1c:	e002      	b.n	ff24 <configure_BLE_module+0x54>
    ff1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    ff20:	3301      	adds	r3, #1
    ff22:	663b      	str	r3, [r7, #96]	; 0x60
    ff24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    ff26:	4a6a      	ldr	r2, [pc, #424]	; (100d0 <configure_BLE_module+0x200>)
    ff28:	4293      	cmp	r3, r2
    ff2a:	ddf8      	ble.n	ff1e <configure_BLE_module+0x4e>
		else if(BLE_BAUD == 38400)
			strcpy(string1,"AT+BAUD2");
		else if(BLE_BAUD == 57600)
			strcpy(string1,"AT+BAUD3");
		else if(BLE_BAUD == 115200)
			strcpy(string1,"AT+BAUD4");
    ff2c:	2324      	movs	r3, #36	; 0x24
    ff2e:	18fb      	adds	r3, r7, r3
    ff30:	4a68      	ldr	r2, [pc, #416]	; (100d4 <configure_BLE_module+0x204>)
    ff32:	ca03      	ldmia	r2!, {r0, r1}
    ff34:	c303      	stmia	r3!, {r0, r1}
    ff36:	7812      	ldrb	r2, [r2, #0]
    ff38:	701a      	strb	r2, [r3, #0]
		OK_EXPECTED = true;
    ff3a:	4b67      	ldr	r3, [pc, #412]	; (100d8 <configure_BLE_module+0x208>)
    ff3c:	2201      	movs	r2, #1
    ff3e:	701a      	strb	r2, [r3, #0]
		while(usart_write_buffer_wait(&ble_usart, string1, sizeof(string1))!=STATUS_OK){}
    ff40:	46c0      	nop			; (mov r8, r8)
    ff42:	2324      	movs	r3, #36	; 0x24
    ff44:	18f9      	adds	r1, r7, r3
    ff46:	4b60      	ldr	r3, [pc, #384]	; (100c8 <configure_BLE_module+0x1f8>)
    ff48:	2208      	movs	r2, #8
    ff4a:	0018      	movs	r0, r3
    ff4c:	4b63      	ldr	r3, [pc, #396]	; (100dc <configure_BLE_module+0x20c>)
    ff4e:	4798      	blx	r3
    ff50:	1e03      	subs	r3, r0, #0
    ff52:	d1f6      	bne.n	ff42 <configure_BLE_module+0x72>
		for(int i = 0; i < 25000; ++i);
    ff54:	2300      	movs	r3, #0
    ff56:	65fb      	str	r3, [r7, #92]	; 0x5c
    ff58:	e002      	b.n	ff60 <configure_BLE_module+0x90>
    ff5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    ff5c:	3301      	adds	r3, #1
    ff5e:	65fb      	str	r3, [r7, #92]	; 0x5c
    ff60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    ff62:	4a5f      	ldr	r2, [pc, #380]	; (100e0 <configure_BLE_module+0x210>)
    ff64:	4293      	cmp	r3, r2
    ff66:	ddf8      	ble.n	ff5a <configure_BLE_module+0x8a>
		
		OK_EXPECTED = true;
    ff68:	4b5b      	ldr	r3, [pc, #364]	; (100d8 <configure_BLE_module+0x208>)
    ff6a:	2201      	movs	r2, #1
    ff6c:	701a      	strb	r2, [r3, #0]
		uint8_t string2[14] = "AT+NAMETelTail";
    ff6e:	2314      	movs	r3, #20
    ff70:	18fb      	adds	r3, r7, r3
    ff72:	4a5c      	ldr	r2, [pc, #368]	; (100e4 <configure_BLE_module+0x214>)
    ff74:	ca13      	ldmia	r2!, {r0, r1, r4}
    ff76:	c313      	stmia	r3!, {r0, r1, r4}
    ff78:	8812      	ldrh	r2, [r2, #0]
    ff7a:	801a      	strh	r2, [r3, #0]
		while(usart_write_buffer_wait(&ble_usart, string2, sizeof(string2))!=STATUS_OK){}
    ff7c:	46c0      	nop			; (mov r8, r8)
    ff7e:	2314      	movs	r3, #20
    ff80:	18f9      	adds	r1, r7, r3
    ff82:	4b51      	ldr	r3, [pc, #324]	; (100c8 <configure_BLE_module+0x1f8>)
    ff84:	220e      	movs	r2, #14
    ff86:	0018      	movs	r0, r3
    ff88:	4b54      	ldr	r3, [pc, #336]	; (100dc <configure_BLE_module+0x20c>)
    ff8a:	4798      	blx	r3
    ff8c:	1e03      	subs	r3, r0, #0
    ff8e:	d1f6      	bne.n	ff7e <configure_BLE_module+0xae>
		for(int i = 0; i < 25000; ++i);
    ff90:	2300      	movs	r3, #0
    ff92:	65bb      	str	r3, [r7, #88]	; 0x58
    ff94:	e002      	b.n	ff9c <configure_BLE_module+0xcc>
    ff96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    ff98:	3301      	adds	r3, #1
    ff9a:	65bb      	str	r3, [r7, #88]	; 0x58
    ff9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    ff9e:	4a50      	ldr	r2, [pc, #320]	; (100e0 <configure_BLE_module+0x210>)
    ffa0:	4293      	cmp	r3, r2
    ffa2:	ddf8      	ble.n	ff96 <configure_BLE_module+0xc6>
		
		OK_EXPECTED = true;
    ffa4:	4b4c      	ldr	r3, [pc, #304]	; (100d8 <configure_BLE_module+0x208>)
    ffa6:	2201      	movs	r2, #1
    ffa8:	701a      	strb	r2, [r3, #0]
		uint8_t string3[8] = "AT+POWE3"; // Default = 2
    ffaa:	230c      	movs	r3, #12
    ffac:	18fb      	adds	r3, r7, r3
    ffae:	4a4e      	ldr	r2, [pc, #312]	; (100e8 <configure_BLE_module+0x218>)
    ffb0:	ca03      	ldmia	r2!, {r0, r1}
    ffb2:	c303      	stmia	r3!, {r0, r1}
		while(usart_write_buffer_wait(&ble_usart, string3, sizeof(string3))!=STATUS_OK){}
    ffb4:	46c0      	nop			; (mov r8, r8)
    ffb6:	230c      	movs	r3, #12
    ffb8:	18f9      	adds	r1, r7, r3
    ffba:	4b43      	ldr	r3, [pc, #268]	; (100c8 <configure_BLE_module+0x1f8>)
    ffbc:	2208      	movs	r2, #8
    ffbe:	0018      	movs	r0, r3
    ffc0:	4b46      	ldr	r3, [pc, #280]	; (100dc <configure_BLE_module+0x20c>)
    ffc2:	4798      	blx	r3
    ffc4:	1e03      	subs	r3, r0, #0
    ffc6:	d1f6      	bne.n	ffb6 <configure_BLE_module+0xe6>
		for(int i = 0; i < 25000; ++i);
    ffc8:	2300      	movs	r3, #0
    ffca:	657b      	str	r3, [r7, #84]	; 0x54
    ffcc:	e002      	b.n	ffd4 <configure_BLE_module+0x104>
    ffce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    ffd0:	3301      	adds	r3, #1
    ffd2:	657b      	str	r3, [r7, #84]	; 0x54
    ffd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    ffd6:	4a42      	ldr	r2, [pc, #264]	; (100e0 <configure_BLE_module+0x210>)
    ffd8:	4293      	cmp	r3, r2
    ffda:	ddf8      	ble.n	ffce <configure_BLE_module+0xfe>
		
		if(!BLE_CONFIGURED){
    ffdc:	4b43      	ldr	r3, [pc, #268]	; (100ec <configure_BLE_module+0x21c>)
    ffde:	781b      	ldrb	r3, [r3, #0]
    ffe0:	2201      	movs	r2, #1
    ffe2:	4053      	eors	r3, r2
    ffe4:	b2db      	uxtb	r3, r3
    ffe6:	2b00      	cmp	r3, #0
    ffe8:	d00e      	beq.n	10008 <configure_BLE_module+0x138>
			usart_disable(&ble_usart);
    ffea:	4b37      	ldr	r3, [pc, #220]	; (100c8 <configure_BLE_module+0x1f8>)
    ffec:	0018      	movs	r0, r3
    ffee:	4b40      	ldr	r3, [pc, #256]	; (100f0 <configure_BLE_module+0x220>)
    fff0:	4798      	blx	r3
			for(int i = 0; i < 10000; ++i);
    fff2:	2300      	movs	r3, #0
    fff4:	653b      	str	r3, [r7, #80]	; 0x50
    fff6:	e002      	b.n	fffe <configure_BLE_module+0x12e>
    fff8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    fffa:	3301      	adds	r3, #1
    fffc:	653b      	str	r3, [r7, #80]	; 0x50
    fffe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   10000:	4a33      	ldr	r2, [pc, #204]	; (100d0 <configure_BLE_module+0x200>)
   10002:	4293      	cmp	r3, r2
   10004:	ddf8      	ble.n	fff8 <configure_BLE_module+0x128>
	while(1){
   10006:	e76f      	b.n	fee8 <configure_BLE_module+0x18>
		}
		else{
			uint8_t string4[8] = "AT+RESET";
   10008:	1d3b      	adds	r3, r7, #4
   1000a:	4a3a      	ldr	r2, [pc, #232]	; (100f4 <configure_BLE_module+0x224>)
   1000c:	ca03      	ldmia	r2!, {r0, r1}
   1000e:	c303      	stmia	r3!, {r0, r1}
			while(usart_write_buffer_wait(&ble_usart, string4, sizeof(string4))!=STATUS_OK){}
   10010:	46c0      	nop			; (mov r8, r8)
   10012:	1d39      	adds	r1, r7, #4
   10014:	4b2c      	ldr	r3, [pc, #176]	; (100c8 <configure_BLE_module+0x1f8>)
   10016:	2208      	movs	r2, #8
   10018:	0018      	movs	r0, r3
   1001a:	4b30      	ldr	r3, [pc, #192]	; (100dc <configure_BLE_module+0x20c>)
   1001c:	4798      	blx	r3
   1001e:	1e03      	subs	r3, r0, #0
   10020:	d1f7      	bne.n	10012 <configure_BLE_module+0x142>
			for(int i = 0; i < 25000; ++i);
   10022:	2300      	movs	r3, #0
   10024:	64fb      	str	r3, [r7, #76]	; 0x4c
   10026:	e002      	b.n	1002e <configure_BLE_module+0x15e>
   10028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1002a:	3301      	adds	r3, #1
   1002c:	64fb      	str	r3, [r7, #76]	; 0x4c
   1002e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10030:	4a2b      	ldr	r2, [pc, #172]	; (100e0 <configure_BLE_module+0x210>)
   10032:	4293      	cmp	r3, r2
   10034:	ddf8      	ble.n	10028 <configure_BLE_module+0x158>
			usart_disable(&ble_usart);
   10036:	4b24      	ldr	r3, [pc, #144]	; (100c8 <configure_BLE_module+0x1f8>)
   10038:	0018      	movs	r0, r3
   1003a:	4b2d      	ldr	r3, [pc, #180]	; (100f0 <configure_BLE_module+0x220>)
   1003c:	4798      	blx	r3
			for(int i = 0; i < 500000; ++i);
   1003e:	2300      	movs	r3, #0
   10040:	64bb      	str	r3, [r7, #72]	; 0x48
   10042:	e002      	b.n	1004a <configure_BLE_module+0x17a>
   10044:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   10046:	3301      	adds	r3, #1
   10048:	64bb      	str	r3, [r7, #72]	; 0x48
   1004a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   1004c:	4a2a      	ldr	r2, [pc, #168]	; (100f8 <configure_BLE_module+0x228>)
   1004e:	4293      	cmp	r3, r2
   10050:	ddf8      	ble.n	10044 <configure_BLE_module+0x174>
			configure_ble_usart(BLE_BAUD);
   10052:	23e1      	movs	r3, #225	; 0xe1
   10054:	025b      	lsls	r3, r3, #9
   10056:	0018      	movs	r0, r3
   10058:	4b18      	ldr	r3, [pc, #96]	; (100bc <configure_BLE_module+0x1ec>)
   1005a:	4798      	blx	r3
			for(int i = 0; i < 5000; ++i);
   1005c:	2300      	movs	r3, #0
   1005e:	647b      	str	r3, [r7, #68]	; 0x44
   10060:	e002      	b.n	10068 <configure_BLE_module+0x198>
   10062:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   10064:	3301      	adds	r3, #1
   10066:	647b      	str	r3, [r7, #68]	; 0x44
   10068:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   1006a:	4a24      	ldr	r2, [pc, #144]	; (100fc <configure_BLE_module+0x22c>)
   1006c:	4293      	cmp	r3, r2
   1006e:	ddf8      	ble.n	10062 <configure_BLE_module+0x192>
			uint8_t string5[2] = "AT";
   10070:	003b      	movs	r3, r7
   10072:	4a23      	ldr	r2, [pc, #140]	; (10100 <configure_BLE_module+0x230>)
   10074:	801a      	strh	r2, [r3, #0]
			while(usart_write_buffer_wait(&ble_usart, string5, sizeof(string5))!=STATUS_OK){}
   10076:	46c0      	nop			; (mov r8, r8)
   10078:	0039      	movs	r1, r7
   1007a:	4b13      	ldr	r3, [pc, #76]	; (100c8 <configure_BLE_module+0x1f8>)
   1007c:	2202      	movs	r2, #2
   1007e:	0018      	movs	r0, r3
   10080:	4b16      	ldr	r3, [pc, #88]	; (100dc <configure_BLE_module+0x20c>)
   10082:	4798      	blx	r3
   10084:	1e03      	subs	r3, r0, #0
   10086:	d1f7      	bne.n	10078 <configure_BLE_module+0x1a8>
			for(int i = 0; i < 10000; ++i);
   10088:	2300      	movs	r3, #0
   1008a:	643b      	str	r3, [r7, #64]	; 0x40
   1008c:	e002      	b.n	10094 <configure_BLE_module+0x1c4>
   1008e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   10090:	3301      	adds	r3, #1
   10092:	643b      	str	r3, [r7, #64]	; 0x40
   10094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   10096:	4a0e      	ldr	r2, [pc, #56]	; (100d0 <configure_BLE_module+0x200>)
   10098:	4293      	cmp	r3, r2
   1009a:	ddf8      	ble.n	1008e <configure_BLE_module+0x1be>
			configure_BLE_usart_callbacks();
   1009c:	4b08      	ldr	r3, [pc, #32]	; (100c0 <configure_BLE_module+0x1f0>)
   1009e:	4798      	blx	r3
			usart_read_buffer_job(&ble_usart, (uint8_t *)ble_USART_read_buffer, (uint16_t)1);
   100a0:	4908      	ldr	r1, [pc, #32]	; (100c4 <configure_BLE_module+0x1f4>)
   100a2:	4b09      	ldr	r3, [pc, #36]	; (100c8 <configure_BLE_module+0x1f8>)
   100a4:	2201      	movs	r2, #1
   100a6:	0018      	movs	r0, r3
   100a8:	4b08      	ldr	r3, [pc, #32]	; (100cc <configure_BLE_module+0x1fc>)
   100aa:	4798      	blx	r3
			break;
   100ac:	46c0      	nop			; (mov r8, r8)
		}
	}
}
   100ae:	46c0      	nop			; (mov r8, r8)
   100b0:	46bd      	mov	sp, r7
   100b2:	b01b      	add	sp, #108	; 0x6c
   100b4:	bd90      	pop	{r4, r7, pc}
   100b6:	46c0      	nop			; (mov r8, r8)
   100b8:	00017880 	.word	0x00017880
   100bc:	0000fe49 	.word	0x0000fe49
   100c0:	00010105 	.word	0x00010105
   100c4:	20000ef0 	.word	0x20000ef0
   100c8:	200004a0 	.word	0x200004a0
   100cc:	00006615 	.word	0x00006615
   100d0:	0000270f 	.word	0x0000270f
   100d4:	00017874 	.word	0x00017874
   100d8:	200003eb 	.word	0x200003eb
   100dc:	000063bd 	.word	0x000063bd
   100e0:	000061a7 	.word	0x000061a7
   100e4:	00017894 	.word	0x00017894
   100e8:	000178a4 	.word	0x000178a4
   100ec:	200003e4 	.word	0x200003e4
   100f0:	000091e9 	.word	0x000091e9
   100f4:	000178b0 	.word	0x000178b0
   100f8:	0007a11f 	.word	0x0007a11f
   100fc:	00001387 	.word	0x00001387
   10100:	00005441 	.word	0x00005441

00010104 <configure_BLE_usart_callbacks>:

// Configure SERCOM callback for recieving a buffer frame
void configure_BLE_usart_callbacks(void)
{
   10104:	b580      	push	{r7, lr}
   10106:	af00      	add	r7, sp, #0
	usart_register_callback(&ble_usart, ble_usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
   10108:	4906      	ldr	r1, [pc, #24]	; (10124 <configure_BLE_usart_callbacks+0x20>)
   1010a:	4b07      	ldr	r3, [pc, #28]	; (10128 <configure_BLE_usart_callbacks+0x24>)
   1010c:	2201      	movs	r2, #1
   1010e:	0018      	movs	r0, r3
   10110:	4b06      	ldr	r3, [pc, #24]	; (1012c <configure_BLE_usart_callbacks+0x28>)
   10112:	4798      	blx	r3
	usart_enable_callback(&ble_usart, USART_CALLBACK_BUFFER_RECEIVED);
   10114:	4b04      	ldr	r3, [pc, #16]	; (10128 <configure_BLE_usart_callbacks+0x24>)
   10116:	2101      	movs	r1, #1
   10118:	0018      	movs	r0, r3
   1011a:	4b05      	ldr	r3, [pc, #20]	; (10130 <configure_BLE_usart_callbacks+0x2c>)
   1011c:	4798      	blx	r3
}
   1011e:	46c0      	nop			; (mov r8, r8)
   10120:	46bd      	mov	sp, r7
   10122:	bd80      	pop	{r7, pc}
   10124:	0000f0f1 	.word	0x0000f0f1
   10128:	200004a0 	.word	0x200004a0
   1012c:	000065cd 	.word	0x000065cd
   10130:	00009235 	.word	0x00009235

00010134 <configure_ADC>:

// Configure the light sensor port as an input
void configure_ADC(void)
{
   10134:	b580      	push	{r7, lr}
   10136:	b08e      	sub	sp, #56	; 0x38
   10138:	af00      	add	r7, sp, #0
	for(int i = 0; i < LGHTsamples; ++i){
   1013a:	2300      	movs	r3, #0
   1013c:	637b      	str	r3, [r7, #52]	; 0x34
   1013e:	e007      	b.n	10150 <configure_ADC+0x1c>
		LGHTaverage[i] = 0;
   10140:	4b1a      	ldr	r3, [pc, #104]	; (101ac <configure_ADC+0x78>)
   10142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
   10144:	0052      	lsls	r2, r2, #1
   10146:	2100      	movs	r1, #0
   10148:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < LGHTsamples; ++i){
   1014a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1014c:	3301      	adds	r3, #1
   1014e:	637b      	str	r3, [r7, #52]	; 0x34
   10150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   10152:	2b95      	cmp	r3, #149	; 0x95
   10154:	ddf4      	ble.n	10140 <configure_ADC+0xc>
	}

	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
   10156:	1d3b      	adds	r3, r7, #4
   10158:	0018      	movs	r0, r3
   1015a:	4b15      	ldr	r3, [pc, #84]	; (101b0 <configure_ADC+0x7c>)
   1015c:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_INTVCC1;
   1015e:	1d3b      	adds	r3, r7, #4
   10160:	2202      	movs	r2, #2
   10162:	705a      	strb	r2, [r3, #1]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
   10164:	1d3b      	adds	r3, r7, #4
   10166:	2210      	movs	r2, #16
   10168:	711a      	strb	r2, [r3, #4]
	config_adc.differential_mode = DISABLE;
   1016a:	1d3b      	adds	r3, r7, #4
   1016c:	2200      	movs	r2, #0
   1016e:	74da      	strb	r2, [r3, #19]
	config_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
   10170:	1d3b      	adds	r3, r7, #4
   10172:	22c0      	movs	r2, #192	; 0xc0
   10174:	0152      	lsls	r2, r2, #5
   10176:	81da      	strh	r2, [r3, #14]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN17;
   10178:	1d3b      	adds	r3, r7, #4
   1017a:	2211      	movs	r2, #17
   1017c:	731a      	strb	r2, [r3, #12]
	config_adc.freerunning = DISABLE;
   1017e:	1d3b      	adds	r3, r7, #4
   10180:	2200      	movs	r2, #0
   10182:	751a      	strb	r2, [r3, #20]
	config_adc.run_in_standby = true;
   10184:	1d3b      	adds	r3, r7, #4
   10186:	2201      	movs	r2, #1
   10188:	755a      	strb	r2, [r3, #21]
	config_adc.left_adjust = false;
   1018a:	1d3b      	adds	r3, r7, #4
   1018c:	2200      	movs	r2, #0
   1018e:	749a      	strb	r2, [r3, #18]
	adc_init(&adc1, ADC, &config_adc);
   10190:	1d3a      	adds	r2, r7, #4
   10192:	4908      	ldr	r1, [pc, #32]	; (101b4 <configure_ADC+0x80>)
   10194:	4b08      	ldr	r3, [pc, #32]	; (101b8 <configure_ADC+0x84>)
   10196:	0018      	movs	r0, r3
   10198:	4b08      	ldr	r3, [pc, #32]	; (101bc <configure_ADC+0x88>)
   1019a:	4798      	blx	r3
	adc_enable(&adc1);
   1019c:	4b06      	ldr	r3, [pc, #24]	; (101b8 <configure_ADC+0x84>)
   1019e:	0018      	movs	r0, r3
   101a0:	4b07      	ldr	r3, [pc, #28]	; (101c0 <configure_ADC+0x8c>)
   101a2:	4798      	blx	r3
}
   101a4:	46c0      	nop			; (mov r8, r8)
   101a6:	46bd      	mov	sp, r7
   101a8:	b00e      	add	sp, #56	; 0x38
   101aa:	bd80      	pop	{r7, pc}
   101ac:	200007c4 	.word	0x200007c4
   101b0:	00002219 	.word	0x00002219
   101b4:	42004000 	.word	0x42004000
   101b8:	2000099c 	.word	0x2000099c
   101bc:	00002869 	.word	0x00002869
   101c0:	00008bb1 	.word	0x00008bb1

000101c4 <configure_port_pins>:

// Configure the LED selection port as output
void configure_port_pins(void)
{
   101c4:	b580      	push	{r7, lr}
   101c6:	b082      	sub	sp, #8
   101c8:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
   101ca:	1d3b      	adds	r3, r7, #4
   101cc:	0018      	movs	r0, r3
   101ce:	4b1a      	ldr	r3, [pc, #104]	; (10238 <configure_port_pins+0x74>)
   101d0:	4798      	blx	r3
	
	config_port_pin.powersave = false;
   101d2:	1d3b      	adds	r3, r7, #4
   101d4:	2200      	movs	r2, #0
   101d6:	709a      	strb	r2, [r3, #2]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   101d8:	1d3b      	adds	r3, r7, #4
   101da:	2201      	movs	r2, #1
   101dc:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(PIN_PA06E_TCC1_WO0, &config_port_pin);
   101de:	1d3b      	adds	r3, r7, #4
   101e0:	0019      	movs	r1, r3
   101e2:	2006      	movs	r0, #6
   101e4:	4b15      	ldr	r3, [pc, #84]	; (1023c <configure_port_pins+0x78>)
   101e6:	4798      	blx	r3
	port_pin_set_output_level(PIN_PA06E_TCC1_WO0,false);
   101e8:	2100      	movs	r1, #0
   101ea:	2006      	movs	r0, #6
   101ec:	4b14      	ldr	r3, [pc, #80]	; (10240 <configure_port_pins+0x7c>)
   101ee:	4798      	blx	r3

	config_port_pin.powersave = false;
   101f0:	1d3b      	adds	r3, r7, #4
   101f2:	2200      	movs	r2, #0
   101f4:	709a      	strb	r2, [r3, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
   101f6:	1d3b      	adds	r3, r7, #4
   101f8:	2201      	movs	r2, #1
   101fa:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
   101fc:	1d3b      	adds	r3, r7, #4
   101fe:	2200      	movs	r2, #0
   10200:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(PPM_IN, &config_port_pin);
   10202:	1d3b      	adds	r3, r7, #4
   10204:	0019      	movs	r1, r3
   10206:	2022      	movs	r0, #34	; 0x22
   10208:	4b0c      	ldr	r3, [pc, #48]	; (1023c <configure_port_pins+0x78>)
   1020a:	4798      	blx	r3
	
	config_port_pin.powersave = false;
   1020c:	1d3b      	adds	r3, r7, #4
   1020e:	2200      	movs	r2, #0
   10210:	709a      	strb	r2, [r3, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
   10212:	1d3b      	adds	r3, r7, #4
   10214:	2200      	movs	r2, #0
   10216:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   10218:	1d3b      	adds	r3, r7, #4
   1021a:	2201      	movs	r2, #1
   1021c:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(AUX_PIN, &config_port_pin);
   1021e:	1d3b      	adds	r3, r7, #4
   10220:	0019      	movs	r1, r3
   10222:	2008      	movs	r0, #8
   10224:	4b05      	ldr	r3, [pc, #20]	; (1023c <configure_port_pins+0x78>)
   10226:	4798      	blx	r3
	port_pin_set_output_level(AUX_PIN,true);
   10228:	2101      	movs	r1, #1
   1022a:	2008      	movs	r0, #8
   1022c:	4b04      	ldr	r3, [pc, #16]	; (10240 <configure_port_pins+0x7c>)
   1022e:	4798      	blx	r3
}
   10230:	46c0      	nop			; (mov r8, r8)
   10232:	46bd      	mov	sp, r7
   10234:	b002      	add	sp, #8
   10236:	bd80      	pop	{r7, pc}
   10238:	00008ce1 	.word	0x00008ce1
   1023c:	00007159 	.word	0x00007159
   10240:	00008d49 	.word	0x00008d49

00010244 <configure_i2c_slave>:
	}
}

// Configure SERCOM1 as I2C slave for VESC communication
void configure_i2c_slave(void)
{	
   10244:	b580      	push	{r7, lr}
   10246:	b08a      	sub	sp, #40	; 0x28
   10248:	af00      	add	r7, sp, #0
	/* Create and initialize config_i2c_slave structure */
	struct i2c_slave_config config_i2c_slave;
	i2c_slave_get_config_defaults(&config_i2c_slave);
   1024a:	003b      	movs	r3, r7
   1024c:	0018      	movs	r0, r3
   1024e:	4b0f      	ldr	r3, [pc, #60]	; (1028c <configure_i2c_slave+0x48>)
   10250:	4798      	blx	r3
	/* Change address and address_mode */
	config_i2c_slave.address        = SLAVE_ADDRESS;
   10252:	003b      	movs	r3, r7
   10254:	2212      	movs	r2, #18
   10256:	819a      	strh	r2, [r3, #12]
	config_i2c_slave.address_mode   = I2C_SLAVE_ADDRESS_MODE_MASK;
   10258:	003b      	movs	r3, r7
   1025a:	2200      	movs	r2, #0
   1025c:	815a      	strh	r2, [r3, #10]
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
   1025e:	003b      	movs	r3, r7
   10260:	4a0b      	ldr	r2, [pc, #44]	; (10290 <configure_i2c_slave+0x4c>)
   10262:	61da      	str	r2, [r3, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
   10264:	003b      	movs	r3, r7
   10266:	4a0b      	ldr	r2, [pc, #44]	; (10294 <configure_i2c_slave+0x50>)
   10268:	621a      	str	r2, [r3, #32]
	config_i2c_slave.generator_source = GCLK_GENERATOR_0;
   1026a:	003b      	movs	r3, r7
   1026c:	2200      	movs	r2, #0
   1026e:	765a      	strb	r2, [r3, #25]
	/* Initialize and enable device with config_i2c_slave */
	i2c_slave_init(&i2c_slave_instance, SERCOM1, &config_i2c_slave);
   10270:	003a      	movs	r2, r7
   10272:	4909      	ldr	r1, [pc, #36]	; (10298 <configure_i2c_slave+0x54>)
   10274:	4b09      	ldr	r3, [pc, #36]	; (1029c <configure_i2c_slave+0x58>)
   10276:	0018      	movs	r0, r3
   10278:	4b09      	ldr	r3, [pc, #36]	; (102a0 <configure_i2c_slave+0x5c>)
   1027a:	4798      	blx	r3
	i2c_slave_enable(&i2c_slave_instance);
   1027c:	4b07      	ldr	r3, [pc, #28]	; (1029c <configure_i2c_slave+0x58>)
   1027e:	0018      	movs	r0, r3
   10280:	4b08      	ldr	r3, [pc, #32]	; (102a4 <configure_i2c_slave+0x60>)
   10282:	4798      	blx	r3
}
   10284:	46c0      	nop			; (mov r8, r8)
   10286:	46bd      	mov	sp, r7
   10288:	b00a      	add	sp, #40	; 0x28
   1028a:	bd80      	pop	{r7, pc}
   1028c:	00008f81 	.word	0x00008f81
   10290:	00100002 	.word	0x00100002
   10294:	00110002 	.word	0x00110002
   10298:	42000c00 	.word	0x42000c00
   1029c:	20001004 	.word	0x20001004
   102a0:	000044b5 	.word	0x000044b5
   102a4:	00009001 	.word	0x00009001

000102a8 <i2c_write_request_callback>:

void i2c_write_request_callback(struct i2c_slave_module *const module)
{
   102a8:	b580      	push	{r7, lr}
   102aa:	b082      	sub	sp, #8
   102ac:	af00      	add	r7, sp, #0
   102ae:	6078      	str	r0, [r7, #4]
	/* Init i2c packet. */
	packet.data_length = SLAVE_READ_DATA_LENGTH;
   102b0:	4bae      	ldr	r3, [pc, #696]	; (1056c <i2c_write_request_callback+0x2c4>)
   102b2:	221e      	movs	r2, #30
   102b4:	801a      	strh	r2, [r3, #0]
	packet.data        = I2C_slave_read_buffer;
   102b6:	4bad      	ldr	r3, [pc, #692]	; (1056c <i2c_write_request_callback+0x2c4>)
   102b8:	4aad      	ldr	r2, [pc, #692]	; (10570 <i2c_write_request_callback+0x2c8>)
   102ba:	605a      	str	r2, [r3, #4]
	
	if(FIRST_MESSAGE == 1){
   102bc:	4bad      	ldr	r3, [pc, #692]	; (10574 <i2c_write_request_callback+0x2cc>)
   102be:	781b      	ldrb	r3, [r3, #0]
   102c0:	2b01      	cmp	r3, #1
   102c2:	d105      	bne.n	102d0 <i2c_write_request_callback+0x28>
		FIRST_MESSAGE = 0;
   102c4:	4bab      	ldr	r3, [pc, #684]	; (10574 <i2c_write_request_callback+0x2cc>)
   102c6:	2200      	movs	r2, #0
   102c8:	701a      	strb	r2, [r3, #0]
		GET_LIMITS = 1; // Read the limits on first message to set lighting variables
   102ca:	4bab      	ldr	r3, [pc, #684]	; (10578 <i2c_write_request_callback+0x2d0>)
   102cc:	2201      	movs	r2, #1
   102ce:	701a      	strb	r2, [r3, #0]
	}
	i2c_slave_read_packet_job(module, &packet);
   102d0:	4aa6      	ldr	r2, [pc, #664]	; (1056c <i2c_write_request_callback+0x2c4>)
   102d2:	687b      	ldr	r3, [r7, #4]
   102d4:	0011      	movs	r1, r2
   102d6:	0018      	movs	r0, r3
   102d8:	4ba8      	ldr	r3, [pc, #672]	; (1057c <i2c_write_request_callback+0x2d4>)
   102da:	4798      	blx	r3
		if(I2C_slave_read_buffer[0] == 0x8D && I2C_slave_read_buffer[28] == 0xAD) {
   102dc:	4ba4      	ldr	r3, [pc, #656]	; (10570 <i2c_write_request_callback+0x2c8>)
   102de:	781b      	ldrb	r3, [r3, #0]
   102e0:	2b8d      	cmp	r3, #141	; 0x8d
   102e2:	d000      	beq.n	102e6 <i2c_write_request_callback+0x3e>
   102e4:	e090      	b.n	10408 <i2c_write_request_callback+0x160>
   102e6:	4ba2      	ldr	r3, [pc, #648]	; (10570 <i2c_write_request_callback+0x2c8>)
   102e8:	7f1b      	ldrb	r3, [r3, #28]
   102ea:	2bad      	cmp	r3, #173	; 0xad
   102ec:	d000      	beq.n	102f0 <i2c_write_request_callback+0x48>
   102ee:	e08b      	b.n	10408 <i2c_write_request_callback+0x160>
			mcconf_limits.motor_current_max = I2C_slave_read_buffer[1];
   102f0:	4b9f      	ldr	r3, [pc, #636]	; (10570 <i2c_write_request_callback+0x2c8>)
   102f2:	785b      	ldrb	r3, [r3, #1]
   102f4:	001a      	movs	r2, r3
   102f6:	4ba2      	ldr	r3, [pc, #648]	; (10580 <i2c_write_request_callback+0x2d8>)
   102f8:	601a      	str	r2, [r3, #0]
			mcconf_limits.motor_current_min = I2C_slave_read_buffer[2];
   102fa:	4b9d      	ldr	r3, [pc, #628]	; (10570 <i2c_write_request_callback+0x2c8>)
   102fc:	789b      	ldrb	r3, [r3, #2]
   102fe:	001a      	movs	r2, r3
   10300:	4b9f      	ldr	r3, [pc, #636]	; (10580 <i2c_write_request_callback+0x2d8>)
   10302:	605a      	str	r2, [r3, #4]
			mcconf_limits.input_current_max = I2C_slave_read_buffer[3];
   10304:	4b9a      	ldr	r3, [pc, #616]	; (10570 <i2c_write_request_callback+0x2c8>)
   10306:	78db      	ldrb	r3, [r3, #3]
   10308:	001a      	movs	r2, r3
   1030a:	4b9d      	ldr	r3, [pc, #628]	; (10580 <i2c_write_request_callback+0x2d8>)
   1030c:	609a      	str	r2, [r3, #8]
			mcconf_limits.input_current_min = I2C_slave_read_buffer[4];
   1030e:	4b98      	ldr	r3, [pc, #608]	; (10570 <i2c_write_request_callback+0x2c8>)
   10310:	791b      	ldrb	r3, [r3, #4]
   10312:	001a      	movs	r2, r3
   10314:	4b9a      	ldr	r3, [pc, #616]	; (10580 <i2c_write_request_callback+0x2d8>)
   10316:	60da      	str	r2, [r3, #12]
			mcconf_limits.abs_current_max = I2C_slave_read_buffer[5];
   10318:	4b95      	ldr	r3, [pc, #596]	; (10570 <i2c_write_request_callback+0x2c8>)
   1031a:	795b      	ldrb	r3, [r3, #5]
   1031c:	001a      	movs	r2, r3
   1031e:	4b98      	ldr	r3, [pc, #608]	; (10580 <i2c_write_request_callback+0x2d8>)
   10320:	611a      	str	r2, [r3, #16]
			mcconf_limits.max_vin = I2C_slave_read_buffer[6];
   10322:	4b93      	ldr	r3, [pc, #588]	; (10570 <i2c_write_request_callback+0x2c8>)
   10324:	799b      	ldrb	r3, [r3, #6]
   10326:	001a      	movs	r2, r3
   10328:	4b95      	ldr	r3, [pc, #596]	; (10580 <i2c_write_request_callback+0x2d8>)
   1032a:	629a      	str	r2, [r3, #40]	; 0x28
			mcconf_limits.min_vin = I2C_slave_read_buffer[7];
   1032c:	4b90      	ldr	r3, [pc, #576]	; (10570 <i2c_write_request_callback+0x2c8>)
   1032e:	79db      	ldrb	r3, [r3, #7]
   10330:	001a      	movs	r2, r3
   10332:	4b93      	ldr	r3, [pc, #588]	; (10580 <i2c_write_request_callback+0x2d8>)
   10334:	625a      	str	r2, [r3, #36]	; 0x24
			mcconf_limits.battery_cut_start = I2C_slave_read_buffer[8];
   10336:	4b8e      	ldr	r3, [pc, #568]	; (10570 <i2c_write_request_callback+0x2c8>)
   10338:	7a1a      	ldrb	r2, [r3, #8]
   1033a:	4b92      	ldr	r3, [pc, #584]	; (10584 <i2c_write_request_callback+0x2dc>)
   1033c:	0010      	movs	r0, r2
   1033e:	4798      	blx	r3
   10340:	1c02      	adds	r2, r0, #0
   10342:	4b8f      	ldr	r3, [pc, #572]	; (10580 <i2c_write_request_callback+0x2d8>)
   10344:	62da      	str	r2, [r3, #44]	; 0x2c
			mcconf_limits.battery_cut_end = I2C_slave_read_buffer[9];
   10346:	4b8a      	ldr	r3, [pc, #552]	; (10570 <i2c_write_request_callback+0x2c8>)
   10348:	7a5a      	ldrb	r2, [r3, #9]
   1034a:	4b8e      	ldr	r3, [pc, #568]	; (10584 <i2c_write_request_callback+0x2dc>)
   1034c:	0010      	movs	r0, r2
   1034e:	4798      	blx	r3
   10350:	1c02      	adds	r2, r0, #0
   10352:	4b8b      	ldr	r3, [pc, #556]	; (10580 <i2c_write_request_callback+0x2d8>)
   10354:	631a      	str	r2, [r3, #48]	; 0x30
			mcconf_limits.max_erpm = (I2C_slave_read_buffer[10] | (I2C_slave_read_buffer[11] << 8) | (I2C_slave_read_buffer[12] << 16));
   10356:	4b86      	ldr	r3, [pc, #536]	; (10570 <i2c_write_request_callback+0x2c8>)
   10358:	7a9b      	ldrb	r3, [r3, #10]
   1035a:	001a      	movs	r2, r3
   1035c:	4b84      	ldr	r3, [pc, #528]	; (10570 <i2c_write_request_callback+0x2c8>)
   1035e:	7adb      	ldrb	r3, [r3, #11]
   10360:	021b      	lsls	r3, r3, #8
   10362:	431a      	orrs	r2, r3
   10364:	4b82      	ldr	r3, [pc, #520]	; (10570 <i2c_write_request_callback+0x2c8>)
   10366:	7b1b      	ldrb	r3, [r3, #12]
   10368:	041b      	lsls	r3, r3, #16
   1036a:	431a      	orrs	r2, r3
   1036c:	4b84      	ldr	r3, [pc, #528]	; (10580 <i2c_write_request_callback+0x2d8>)
   1036e:	619a      	str	r2, [r3, #24]
			mcconf_limits.min_erpm = (I2C_slave_read_buffer[13] | (I2C_slave_read_buffer[14] << 8) | (I2C_slave_read_buffer[15] << 16));
   10370:	4b7f      	ldr	r3, [pc, #508]	; (10570 <i2c_write_request_callback+0x2c8>)
   10372:	7b5b      	ldrb	r3, [r3, #13]
   10374:	001a      	movs	r2, r3
   10376:	4b7e      	ldr	r3, [pc, #504]	; (10570 <i2c_write_request_callback+0x2c8>)
   10378:	7b9b      	ldrb	r3, [r3, #14]
   1037a:	021b      	lsls	r3, r3, #8
   1037c:	431a      	orrs	r2, r3
   1037e:	4b7c      	ldr	r3, [pc, #496]	; (10570 <i2c_write_request_callback+0x2c8>)
   10380:	7bdb      	ldrb	r3, [r3, #15]
   10382:	041b      	lsls	r3, r3, #16
   10384:	431a      	orrs	r2, r3
   10386:	4b7e      	ldr	r3, [pc, #504]	; (10580 <i2c_write_request_callback+0x2d8>)
   10388:	615a      	str	r2, [r3, #20]
			mcconf_limits.max_erpm_fbrake = (I2C_slave_read_buffer[16] | (I2C_slave_read_buffer[17] << 8) | (I2C_slave_read_buffer[18] << 16));
   1038a:	4b79      	ldr	r3, [pc, #484]	; (10570 <i2c_write_request_callback+0x2c8>)
   1038c:	7c1b      	ldrb	r3, [r3, #16]
   1038e:	001a      	movs	r2, r3
   10390:	4b77      	ldr	r3, [pc, #476]	; (10570 <i2c_write_request_callback+0x2c8>)
   10392:	7c5b      	ldrb	r3, [r3, #17]
   10394:	021b      	lsls	r3, r3, #8
   10396:	431a      	orrs	r2, r3
   10398:	4b75      	ldr	r3, [pc, #468]	; (10570 <i2c_write_request_callback+0x2c8>)
   1039a:	7c9b      	ldrb	r3, [r3, #18]
   1039c:	041b      	lsls	r3, r3, #16
   1039e:	431a      	orrs	r2, r3
   103a0:	4b77      	ldr	r3, [pc, #476]	; (10580 <i2c_write_request_callback+0x2d8>)
   103a2:	61da      	str	r2, [r3, #28]
			mcconf_limits.max_erpm_fbrake_cc = (I2C_slave_read_buffer[19] | (I2C_slave_read_buffer[20] << 8) | (I2C_slave_read_buffer[21] << 16));
   103a4:	4b72      	ldr	r3, [pc, #456]	; (10570 <i2c_write_request_callback+0x2c8>)
   103a6:	7cdb      	ldrb	r3, [r3, #19]
   103a8:	001a      	movs	r2, r3
   103aa:	4b71      	ldr	r3, [pc, #452]	; (10570 <i2c_write_request_callback+0x2c8>)
   103ac:	7d1b      	ldrb	r3, [r3, #20]
   103ae:	021b      	lsls	r3, r3, #8
   103b0:	431a      	orrs	r2, r3
   103b2:	4b6f      	ldr	r3, [pc, #444]	; (10570 <i2c_write_request_callback+0x2c8>)
   103b4:	7d5b      	ldrb	r3, [r3, #21]
   103b6:	041b      	lsls	r3, r3, #16
   103b8:	431a      	orrs	r2, r3
   103ba:	4b71      	ldr	r3, [pc, #452]	; (10580 <i2c_write_request_callback+0x2d8>)
   103bc:	621a      	str	r2, [r3, #32]
			mcconf_limits.temp_fet_start = I2C_slave_read_buffer[22];
   103be:	4b6c      	ldr	r3, [pc, #432]	; (10570 <i2c_write_request_callback+0x2c8>)
   103c0:	7d9b      	ldrb	r3, [r3, #22]
   103c2:	001a      	movs	r2, r3
   103c4:	4b6e      	ldr	r3, [pc, #440]	; (10580 <i2c_write_request_callback+0x2d8>)
   103c6:	635a      	str	r2, [r3, #52]	; 0x34
			mcconf_limits.temp_fet_end = I2C_slave_read_buffer[23];
   103c8:	4b69      	ldr	r3, [pc, #420]	; (10570 <i2c_write_request_callback+0x2c8>)
   103ca:	7ddb      	ldrb	r3, [r3, #23]
   103cc:	001a      	movs	r2, r3
   103ce:	4b6c      	ldr	r3, [pc, #432]	; (10580 <i2c_write_request_callback+0x2d8>)
   103d0:	639a      	str	r2, [r3, #56]	; 0x38
			mcconf_limits.temp_motor_start = I2C_slave_read_buffer[24];
   103d2:	4b67      	ldr	r3, [pc, #412]	; (10570 <i2c_write_request_callback+0x2c8>)
   103d4:	7e1b      	ldrb	r3, [r3, #24]
   103d6:	001a      	movs	r2, r3
   103d8:	4b69      	ldr	r3, [pc, #420]	; (10580 <i2c_write_request_callback+0x2d8>)
   103da:	63da      	str	r2, [r3, #60]	; 0x3c
			mcconf_limits.temp_motor_end = I2C_slave_read_buffer[25];
   103dc:	4b64      	ldr	r3, [pc, #400]	; (10570 <i2c_write_request_callback+0x2c8>)
   103de:	7e5b      	ldrb	r3, [r3, #25]
   103e0:	001a      	movs	r2, r3
   103e2:	4b67      	ldr	r3, [pc, #412]	; (10580 <i2c_write_request_callback+0x2d8>)
   103e4:	641a      	str	r2, [r3, #64]	; 0x40
			mcconf_limits.max_duty = I2C_slave_read_buffer[26];
   103e6:	4b62      	ldr	r3, [pc, #392]	; (10570 <i2c_write_request_callback+0x2c8>)
   103e8:	7e9b      	ldrb	r3, [r3, #26]
   103ea:	001a      	movs	r2, r3
   103ec:	4b64      	ldr	r3, [pc, #400]	; (10580 <i2c_write_request_callback+0x2d8>)
   103ee:	649a      	str	r2, [r3, #72]	; 0x48
			mcconf_limits.min_duty = I2C_slave_read_buffer[27];
   103f0:	4b5f      	ldr	r3, [pc, #380]	; (10570 <i2c_write_request_callback+0x2c8>)
   103f2:	7edb      	ldrb	r3, [r3, #27]
   103f4:	001a      	movs	r2, r3
   103f6:	4b62      	ldr	r3, [pc, #392]	; (10580 <i2c_write_request_callback+0x2d8>)
   103f8:	645a      	str	r2, [r3, #68]	; 0x44
			SEND_LIMITS = 1;
   103fa:	4b63      	ldr	r3, [pc, #396]	; (10588 <i2c_write_request_callback+0x2e0>)
   103fc:	2201      	movs	r2, #1
   103fe:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   10400:	4b62      	ldr	r3, [pc, #392]	; (1058c <i2c_write_request_callback+0x2e4>)
   10402:	2200      	movs	r2, #0
   10404:	701a      	strb	r2, [r3, #0]
			remote_y = I2C_slave_read_buffer[26];
			remote_type = (I2C_slave_read_buffer[27] & 0x6) >> 1; // needs to change to conform with new use of remote_type
			remote_btn_state = I2C_slave_read_buffer[27] & 0x1;
			latest_vesc_vals.fault = I2C_slave_read_buffer[28];
		}
}
   10406:	e0ad      	b.n	10564 <i2c_write_request_callback+0x2bc>
		} else if(I2C_slave_read_buffer[0] == 0xDD && I2C_slave_read_buffer[29] == 0xAD) {
   10408:	4b59      	ldr	r3, [pc, #356]	; (10570 <i2c_write_request_callback+0x2c8>)
   1040a:	781b      	ldrb	r3, [r3, #0]
   1040c:	2bdd      	cmp	r3, #221	; 0xdd
   1040e:	d000      	beq.n	10412 <i2c_write_request_callback+0x16a>
   10410:	e0a8      	b.n	10564 <i2c_write_request_callback+0x2bc>
   10412:	4b57      	ldr	r3, [pc, #348]	; (10570 <i2c_write_request_callback+0x2c8>)
   10414:	7f5b      	ldrb	r3, [r3, #29]
   10416:	2bad      	cmp	r3, #173	; 0xad
   10418:	d000      	beq.n	1041c <i2c_write_request_callback+0x174>
   1041a:	e0a3      	b.n	10564 <i2c_write_request_callback+0x2bc>
			latest_vesc_vals.avg_input_current = I2C_slave_read_buffer[1];
   1041c:	4b54      	ldr	r3, [pc, #336]	; (10570 <i2c_write_request_callback+0x2c8>)
   1041e:	785b      	ldrb	r3, [r3, #1]
   10420:	001a      	movs	r2, r3
   10422:	4b5b      	ldr	r3, [pc, #364]	; (10590 <i2c_write_request_callback+0x2e8>)
   10424:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.avg_input_current += (I2C_slave_read_buffer[2] << 8);
   10426:	4b5a      	ldr	r3, [pc, #360]	; (10590 <i2c_write_request_callback+0x2e8>)
   10428:	689a      	ldr	r2, [r3, #8]
   1042a:	4b51      	ldr	r3, [pc, #324]	; (10570 <i2c_write_request_callback+0x2c8>)
   1042c:	789b      	ldrb	r3, [r3, #2]
   1042e:	021b      	lsls	r3, r3, #8
   10430:	18d2      	adds	r2, r2, r3
   10432:	4b57      	ldr	r3, [pc, #348]	; (10590 <i2c_write_request_callback+0x2e8>)
   10434:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.INPUT_VOLTAGE = I2C_slave_read_buffer[3];
   10436:	4b4e      	ldr	r3, [pc, #312]	; (10570 <i2c_write_request_callback+0x2c8>)
   10438:	78db      	ldrb	r3, [r3, #3]
   1043a:	b21a      	sxth	r2, r3
   1043c:	4b54      	ldr	r3, [pc, #336]	; (10590 <i2c_write_request_callback+0x2e8>)
   1043e:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.INPUT_VOLTAGE += (I2C_slave_read_buffer[4] << 8);
   10440:	4b53      	ldr	r3, [pc, #332]	; (10590 <i2c_write_request_callback+0x2e8>)
   10442:	2214      	movs	r2, #20
   10444:	5e9b      	ldrsh	r3, [r3, r2]
   10446:	b29a      	uxth	r2, r3
   10448:	4b49      	ldr	r3, [pc, #292]	; (10570 <i2c_write_request_callback+0x2c8>)
   1044a:	791b      	ldrb	r3, [r3, #4]
   1044c:	b29b      	uxth	r3, r3
   1044e:	021b      	lsls	r3, r3, #8
   10450:	b29b      	uxth	r3, r3
   10452:	18d3      	adds	r3, r2, r3
   10454:	b29b      	uxth	r3, r3
   10456:	b21a      	sxth	r2, r3
   10458:	4b4d      	ldr	r3, [pc, #308]	; (10590 <i2c_write_request_callback+0x2e8>)
   1045a:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.avg_motor_current = I2C_slave_read_buffer[5];
   1045c:	4b44      	ldr	r3, [pc, #272]	; (10570 <i2c_write_request_callback+0x2c8>)
   1045e:	795b      	ldrb	r3, [r3, #5]
   10460:	001a      	movs	r2, r3
   10462:	4b4b      	ldr	r3, [pc, #300]	; (10590 <i2c_write_request_callback+0x2e8>)
   10464:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.avg_motor_current += (I2C_slave_read_buffer[6] << 8);
   10466:	4b4a      	ldr	r3, [pc, #296]	; (10590 <i2c_write_request_callback+0x2e8>)
   10468:	685a      	ldr	r2, [r3, #4]
   1046a:	4b41      	ldr	r3, [pc, #260]	; (10570 <i2c_write_request_callback+0x2c8>)
   1046c:	799b      	ldrb	r3, [r3, #6]
   1046e:	021b      	lsls	r3, r3, #8
   10470:	18d2      	adds	r2, r2, r3
   10472:	4b47      	ldr	r3, [pc, #284]	; (10590 <i2c_write_request_callback+0x2e8>)
   10474:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.temp_fet_filtered = I2C_slave_read_buffer[7];
   10476:	4b3e      	ldr	r3, [pc, #248]	; (10570 <i2c_write_request_callback+0x2c8>)
   10478:	79db      	ldrb	r3, [r3, #7]
   1047a:	b21a      	sxth	r2, r3
   1047c:	4b44      	ldr	r3, [pc, #272]	; (10590 <i2c_write_request_callback+0x2e8>)
   1047e:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.temp_fet_filtered += (I2C_slave_read_buffer[8] << 8);
   10480:	4b43      	ldr	r3, [pc, #268]	; (10590 <i2c_write_request_callback+0x2e8>)
   10482:	2200      	movs	r2, #0
   10484:	5e9b      	ldrsh	r3, [r3, r2]
   10486:	b29a      	uxth	r2, r3
   10488:	4b39      	ldr	r3, [pc, #228]	; (10570 <i2c_write_request_callback+0x2c8>)
   1048a:	7a1b      	ldrb	r3, [r3, #8]
   1048c:	b29b      	uxth	r3, r3
   1048e:	021b      	lsls	r3, r3, #8
   10490:	b29b      	uxth	r3, r3
   10492:	18d3      	adds	r3, r2, r3
   10494:	b29b      	uxth	r3, r3
   10496:	b21a      	sxth	r2, r3
   10498:	4b3d      	ldr	r3, [pc, #244]	; (10590 <i2c_write_request_callback+0x2e8>)
   1049a:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.duty_cycle = I2C_slave_read_buffer[9];
   1049c:	4b34      	ldr	r3, [pc, #208]	; (10570 <i2c_write_request_callback+0x2c8>)
   1049e:	7a5b      	ldrb	r3, [r3, #9]
   104a0:	b21a      	sxth	r2, r3
   104a2:	4b3b      	ldr	r3, [pc, #236]	; (10590 <i2c_write_request_callback+0x2e8>)
   104a4:	819a      	strh	r2, [r3, #12]
			latest_vesc_vals.rpm = (I2C_slave_read_buffer[10] | (I2C_slave_read_buffer[11] << 8) | (I2C_slave_read_buffer[12] << 16));
   104a6:	4b32      	ldr	r3, [pc, #200]	; (10570 <i2c_write_request_callback+0x2c8>)
   104a8:	7a9b      	ldrb	r3, [r3, #10]
   104aa:	001a      	movs	r2, r3
   104ac:	4b30      	ldr	r3, [pc, #192]	; (10570 <i2c_write_request_callback+0x2c8>)
   104ae:	7adb      	ldrb	r3, [r3, #11]
   104b0:	021b      	lsls	r3, r3, #8
   104b2:	431a      	orrs	r2, r3
   104b4:	4b2e      	ldr	r3, [pc, #184]	; (10570 <i2c_write_request_callback+0x2c8>)
   104b6:	7b1b      	ldrb	r3, [r3, #12]
   104b8:	041b      	lsls	r3, r3, #16
   104ba:	431a      	orrs	r2, r3
   104bc:	4b34      	ldr	r3, [pc, #208]	; (10590 <i2c_write_request_callback+0x2e8>)
   104be:	611a      	str	r2, [r3, #16]
			latest_vesc_vals.amp_hours = (I2C_slave_read_buffer[13] | (I2C_slave_read_buffer[14] << 8) | (I2C_slave_read_buffer[15] << 16));
   104c0:	4b2b      	ldr	r3, [pc, #172]	; (10570 <i2c_write_request_callback+0x2c8>)
   104c2:	7b5b      	ldrb	r3, [r3, #13]
   104c4:	001a      	movs	r2, r3
   104c6:	4b2a      	ldr	r3, [pc, #168]	; (10570 <i2c_write_request_callback+0x2c8>)
   104c8:	7b9b      	ldrb	r3, [r3, #14]
   104ca:	021b      	lsls	r3, r3, #8
   104cc:	431a      	orrs	r2, r3
   104ce:	4b28      	ldr	r3, [pc, #160]	; (10570 <i2c_write_request_callback+0x2c8>)
   104d0:	7bdb      	ldrb	r3, [r3, #15]
   104d2:	041b      	lsls	r3, r3, #16
   104d4:	431a      	orrs	r2, r3
   104d6:	4b2e      	ldr	r3, [pc, #184]	; (10590 <i2c_write_request_callback+0x2e8>)
   104d8:	619a      	str	r2, [r3, #24]
			latest_vesc_vals.amp_hours_charged = (I2C_slave_read_buffer[16] | (I2C_slave_read_buffer[17] << 8) | (I2C_slave_read_buffer[18] << 16));
   104da:	4b25      	ldr	r3, [pc, #148]	; (10570 <i2c_write_request_callback+0x2c8>)
   104dc:	7c1b      	ldrb	r3, [r3, #16]
   104de:	001a      	movs	r2, r3
   104e0:	4b23      	ldr	r3, [pc, #140]	; (10570 <i2c_write_request_callback+0x2c8>)
   104e2:	7c5b      	ldrb	r3, [r3, #17]
   104e4:	021b      	lsls	r3, r3, #8
   104e6:	431a      	orrs	r2, r3
   104e8:	4b21      	ldr	r3, [pc, #132]	; (10570 <i2c_write_request_callback+0x2c8>)
   104ea:	7c9b      	ldrb	r3, [r3, #18]
   104ec:	041b      	lsls	r3, r3, #16
   104ee:	431a      	orrs	r2, r3
   104f0:	4b27      	ldr	r3, [pc, #156]	; (10590 <i2c_write_request_callback+0x2e8>)
   104f2:	61da      	str	r2, [r3, #28]
			latest_vesc_vals.watt_hours = (I2C_slave_read_buffer[19] | (I2C_slave_read_buffer[20] << 8) | (I2C_slave_read_buffer[21] << 16));
   104f4:	4b1e      	ldr	r3, [pc, #120]	; (10570 <i2c_write_request_callback+0x2c8>)
   104f6:	7cdb      	ldrb	r3, [r3, #19]
   104f8:	001a      	movs	r2, r3
   104fa:	4b1d      	ldr	r3, [pc, #116]	; (10570 <i2c_write_request_callback+0x2c8>)
   104fc:	7d1b      	ldrb	r3, [r3, #20]
   104fe:	021b      	lsls	r3, r3, #8
   10500:	431a      	orrs	r2, r3
   10502:	4b1b      	ldr	r3, [pc, #108]	; (10570 <i2c_write_request_callback+0x2c8>)
   10504:	7d5b      	ldrb	r3, [r3, #21]
   10506:	041b      	lsls	r3, r3, #16
   10508:	431a      	orrs	r2, r3
   1050a:	4b21      	ldr	r3, [pc, #132]	; (10590 <i2c_write_request_callback+0x2e8>)
   1050c:	621a      	str	r2, [r3, #32]
			latest_vesc_vals.watt_hours_charged = (I2C_slave_read_buffer[22] | (I2C_slave_read_buffer[23] << 8) | (I2C_slave_read_buffer[24] << 16));
   1050e:	4b18      	ldr	r3, [pc, #96]	; (10570 <i2c_write_request_callback+0x2c8>)
   10510:	7d9b      	ldrb	r3, [r3, #22]
   10512:	001a      	movs	r2, r3
   10514:	4b16      	ldr	r3, [pc, #88]	; (10570 <i2c_write_request_callback+0x2c8>)
   10516:	7ddb      	ldrb	r3, [r3, #23]
   10518:	021b      	lsls	r3, r3, #8
   1051a:	431a      	orrs	r2, r3
   1051c:	4b14      	ldr	r3, [pc, #80]	; (10570 <i2c_write_request_callback+0x2c8>)
   1051e:	7e1b      	ldrb	r3, [r3, #24]
   10520:	041b      	lsls	r3, r3, #16
   10522:	431a      	orrs	r2, r3
   10524:	4b1a      	ldr	r3, [pc, #104]	; (10590 <i2c_write_request_callback+0x2e8>)
   10526:	625a      	str	r2, [r3, #36]	; 0x24
			remote_x = I2C_slave_read_buffer[25];
   10528:	4b11      	ldr	r3, [pc, #68]	; (10570 <i2c_write_request_callback+0x2c8>)
   1052a:	7e5a      	ldrb	r2, [r3, #25]
   1052c:	4b19      	ldr	r3, [pc, #100]	; (10594 <i2c_write_request_callback+0x2ec>)
   1052e:	701a      	strb	r2, [r3, #0]
			remote_y = I2C_slave_read_buffer[26];
   10530:	4b0f      	ldr	r3, [pc, #60]	; (10570 <i2c_write_request_callback+0x2c8>)
   10532:	7e9a      	ldrb	r2, [r3, #26]
   10534:	4b18      	ldr	r3, [pc, #96]	; (10598 <i2c_write_request_callback+0x2f0>)
   10536:	701a      	strb	r2, [r3, #0]
			remote_type = (I2C_slave_read_buffer[27] & 0x6) >> 1; // needs to change to conform with new use of remote_type
   10538:	4b0d      	ldr	r3, [pc, #52]	; (10570 <i2c_write_request_callback+0x2c8>)
   1053a:	7edb      	ldrb	r3, [r3, #27]
   1053c:	105b      	asrs	r3, r3, #1
   1053e:	b2db      	uxtb	r3, r3
   10540:	2203      	movs	r2, #3
   10542:	4013      	ands	r3, r2
   10544:	b2da      	uxtb	r2, r3
   10546:	4b15      	ldr	r3, [pc, #84]	; (1059c <i2c_write_request_callback+0x2f4>)
   10548:	701a      	strb	r2, [r3, #0]
			remote_btn_state = I2C_slave_read_buffer[27] & 0x1;
   1054a:	4b09      	ldr	r3, [pc, #36]	; (10570 <i2c_write_request_callback+0x2c8>)
   1054c:	7edb      	ldrb	r3, [r3, #27]
   1054e:	2201      	movs	r2, #1
   10550:	4013      	ands	r3, r2
   10552:	b2da      	uxtb	r2, r3
   10554:	4b12      	ldr	r3, [pc, #72]	; (105a0 <i2c_write_request_callback+0x2f8>)
   10556:	701a      	strb	r2, [r3, #0]
			latest_vesc_vals.fault = I2C_slave_read_buffer[28];
   10558:	4b05      	ldr	r3, [pc, #20]	; (10570 <i2c_write_request_callback+0x2c8>)
   1055a:	7f1b      	ldrb	r3, [r3, #28]
   1055c:	b259      	sxtb	r1, r3
   1055e:	4b0c      	ldr	r3, [pc, #48]	; (10590 <i2c_write_request_callback+0x2e8>)
   10560:	222c      	movs	r2, #44	; 0x2c
   10562:	5499      	strb	r1, [r3, r2]
}
   10564:	46c0      	nop			; (mov r8, r8)
   10566:	46bd      	mov	sp, r7
   10568:	b002      	add	sp, #8
   1056a:	bd80      	pop	{r7, pc}
   1056c:	200003b4 	.word	0x200003b4
   10570:	20000794 	.word	0x20000794
   10574:	200000e5 	.word	0x200000e5
   10578:	20000019 	.word	0x20000019
   1057c:	0000473b 	.word	0x0000473b
   10580:	20000fb8 	.word	0x20000fb8
   10584:	000154a5 	.word	0x000154a5
   10588:	2000030e 	.word	0x2000030e
   1058c:	200000e4 	.word	0x200000e4
   10590:	20000940 	.word	0x20000940
   10594:	2000030b 	.word	0x2000030b
   10598:	2000030a 	.word	0x2000030a
   1059c:	20000308 	.word	0x20000308
   105a0:	2000030c 	.word	0x2000030c

000105a4 <i2c_read_request_callback>:

uint8_t app_remote_check = 0;
void i2c_read_request_callback(struct i2c_slave_module *const module)
{
   105a4:	b580      	push	{r7, lr}
   105a6:	b082      	sub	sp, #8
   105a8:	af00      	add	r7, sp, #0
   105aa:	6078      	str	r0, [r7, #4]
	I2C_slave_write_buffer[0] = AppRemoteY;
   105ac:	4b10      	ldr	r3, [pc, #64]	; (105f0 <i2c_read_request_callback+0x4c>)
   105ae:	781a      	ldrb	r2, [r3, #0]
   105b0:	4b10      	ldr	r3, [pc, #64]	; (105f4 <i2c_read_request_callback+0x50>)
   105b2:	701a      	strb	r2, [r3, #0]
	I2C_slave_write_buffer[1] = GET_LIMITS;
   105b4:	4b10      	ldr	r3, [pc, #64]	; (105f8 <i2c_read_request_callback+0x54>)
   105b6:	781a      	ldrb	r2, [r3, #0]
   105b8:	4b0e      	ldr	r3, [pc, #56]	; (105f4 <i2c_read_request_callback+0x50>)
   105ba:	705a      	strb	r2, [r3, #1]
	I2C_slave_write_buffer[2] = app_remote_check;
   105bc:	4b0f      	ldr	r3, [pc, #60]	; (105fc <i2c_read_request_callback+0x58>)
   105be:	781a      	ldrb	r2, [r3, #0]
   105c0:	4b0c      	ldr	r3, [pc, #48]	; (105f4 <i2c_read_request_callback+0x50>)
   105c2:	709a      	strb	r2, [r3, #2]

	/* Init i2c packet. */
	packet.data_length = SLAVE_WRITE_DATA_LENGTH;
   105c4:	4b0e      	ldr	r3, [pc, #56]	; (10600 <i2c_read_request_callback+0x5c>)
   105c6:	2203      	movs	r2, #3
   105c8:	801a      	strh	r2, [r3, #0]
	packet.data        = I2C_slave_write_buffer;
   105ca:	4b0d      	ldr	r3, [pc, #52]	; (10600 <i2c_read_request_callback+0x5c>)
   105cc:	4a09      	ldr	r2, [pc, #36]	; (105f4 <i2c_read_request_callback+0x50>)
   105ce:	605a      	str	r2, [r3, #4]
	/* Write buffer to master */
	i2c_slave_write_packet_job(module, &packet);
   105d0:	4a0b      	ldr	r2, [pc, #44]	; (10600 <i2c_read_request_callback+0x5c>)
   105d2:	687b      	ldr	r3, [r7, #4]
   105d4:	0011      	movs	r1, r2
   105d6:	0018      	movs	r0, r3
   105d8:	4b0a      	ldr	r3, [pc, #40]	; (10604 <i2c_read_request_callback+0x60>)
   105da:	4798      	blx	r3
	NEW_REMOTE_DATA = 0;
   105dc:	4b0a      	ldr	r3, [pc, #40]	; (10608 <i2c_read_request_callback+0x64>)
   105de:	2200      	movs	r2, #0
   105e0:	701a      	strb	r2, [r3, #0]

	GET_LIMITS = 0;
   105e2:	4b05      	ldr	r3, [pc, #20]	; (105f8 <i2c_read_request_callback+0x54>)
   105e4:	2200      	movs	r2, #0
   105e6:	701a      	strb	r2, [r3, #0]
}
   105e8:	46c0      	nop			; (mov r8, r8)
   105ea:	46bd      	mov	sp, r7
   105ec:	b002      	add	sp, #8
   105ee:	bd80      	pop	{r7, pc}
   105f0:	200000e6 	.word	0x200000e6
   105f4:	20000978 	.word	0x20000978
   105f8:	20000019 	.word	0x20000019
   105fc:	200003f0 	.word	0x200003f0
   10600:	200003b4 	.word	0x200003b4
   10604:	00004787 	.word	0x00004787
   10608:	200003e5 	.word	0x200003e5

0001060c <configure_i2c_slave_callbacks>:


void configure_i2c_slave_callbacks(void)
{
   1060c:	b580      	push	{r7, lr}
   1060e:	af00      	add	r7, sp, #0
	/* Register and enable callback functions */
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_request_callback, I2C_SLAVE_CALLBACK_READ_REQUEST);
   10610:	490c      	ldr	r1, [pc, #48]	; (10644 <configure_i2c_slave_callbacks+0x38>)
   10612:	4b0d      	ldr	r3, [pc, #52]	; (10648 <configure_i2c_slave_callbacks+0x3c>)
   10614:	2202      	movs	r2, #2
   10616:	0018      	movs	r0, r3
   10618:	4b0c      	ldr	r3, [pc, #48]	; (1064c <configure_i2c_slave_callbacks+0x40>)
   1061a:	4798      	blx	r3
	i2c_slave_enable_callback(&i2c_slave_instance, I2C_SLAVE_CALLBACK_READ_REQUEST);
   1061c:	4b0a      	ldr	r3, [pc, #40]	; (10648 <configure_i2c_slave_callbacks+0x3c>)
   1061e:	2102      	movs	r1, #2
   10620:	0018      	movs	r0, r3
   10622:	4b0b      	ldr	r3, [pc, #44]	; (10650 <configure_i2c_slave_callbacks+0x44>)
   10624:	4798      	blx	r3

	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_request_callback, I2C_SLAVE_CALLBACK_WRITE_REQUEST);
   10626:	490b      	ldr	r1, [pc, #44]	; (10654 <configure_i2c_slave_callbacks+0x48>)
   10628:	4b07      	ldr	r3, [pc, #28]	; (10648 <configure_i2c_slave_callbacks+0x3c>)
   1062a:	2203      	movs	r2, #3
   1062c:	0018      	movs	r0, r3
   1062e:	4b07      	ldr	r3, [pc, #28]	; (1064c <configure_i2c_slave_callbacks+0x40>)
   10630:	4798      	blx	r3
	i2c_slave_enable_callback(&i2c_slave_instance, I2C_SLAVE_CALLBACK_WRITE_REQUEST);
   10632:	4b05      	ldr	r3, [pc, #20]	; (10648 <configure_i2c_slave_callbacks+0x3c>)
   10634:	2103      	movs	r1, #3
   10636:	0018      	movs	r0, r3
   10638:	4b05      	ldr	r3, [pc, #20]	; (10650 <configure_i2c_slave_callbacks+0x44>)
   1063a:	4798      	blx	r3
}
   1063c:	46c0      	nop			; (mov r8, r8)
   1063e:	46bd      	mov	sp, r7
   10640:	bd80      	pop	{r7, pc}
   10642:	46c0      	nop			; (mov r8, r8)
   10644:	000105a5 	.word	0x000105a5
   10648:	20001004 	.word	0x20001004
   1064c:	000046f1 	.word	0x000046f1
   10650:	00009049 	.word	0x00009049
   10654:	000102a9 	.word	0x000102a9

00010658 <configure_eeprom>:

void configure_eeprom(void)
{
   10658:	b590      	push	{r4, r7, lr}
   1065a:	b083      	sub	sp, #12
   1065c:	af00      	add	r7, sp, #0
	/* Setup EEPROM emulator service */
	enum status_code error_code = eeprom_emulator_init();
   1065e:	1dfc      	adds	r4, r7, #7
   10660:	4b0a      	ldr	r3, [pc, #40]	; (1068c <configure_eeprom+0x34>)
   10662:	4798      	blx	r3
   10664:	0003      	movs	r3, r0
   10666:	7023      	strb	r3, [r4, #0]
	if (error_code == STATUS_ERR_NO_MEMORY) {
   10668:	1dfb      	adds	r3, r7, #7
   1066a:	781b      	ldrb	r3, [r3, #0]
   1066c:	2b16      	cmp	r3, #22
   1066e:	d100      	bne.n	10672 <configure_eeprom+0x1a>
		while (true) {
   10670:	e7fe      	b.n	10670 <configure_eeprom+0x18>
			/* No EEPROM section has been set in the device's fuses */
		}
	}
	else if (error_code != STATUS_OK) {
   10672:	1dfb      	adds	r3, r7, #7
   10674:	781b      	ldrb	r3, [r3, #0]
   10676:	2b00      	cmp	r3, #0
   10678:	d003      	beq.n	10682 <configure_eeprom+0x2a>
		/* Erase the emulated EEPROM memory (assume it is unformatted or
		 * irrecoverably corrupt) */
		eeprom_emulator_erase_memory();
   1067a:	4b05      	ldr	r3, [pc, #20]	; (10690 <configure_eeprom+0x38>)
   1067c:	4798      	blx	r3
		eeprom_emulator_init();
   1067e:	4b03      	ldr	r3, [pc, #12]	; (1068c <configure_eeprom+0x34>)
   10680:	4798      	blx	r3
	}
}
   10682:	46c0      	nop			; (mov r8, r8)
   10684:	46bd      	mov	sp, r7
   10686:	b003      	add	sp, #12
   10688:	bd90      	pop	{r4, r7, pc}
   1068a:	46c0      	nop			; (mov r8, r8)
   1068c:	00008675 	.word	0x00008675
   10690:	0000875d 	.word	0x0000875d

00010694 <config_eic_channel>:

/* Sense: 
 * None, Rise, Fall, Both, High, Low
 * 0x0	 0x1   0x2	 0x3   0x4   0x5
 */
void config_eic_channel(int ch, int sense, bool filt) {
   10694:	b5b0      	push	{r4, r5, r7, lr}
   10696:	b084      	sub	sp, #16
   10698:	af00      	add	r7, sp, #0
   1069a:	60f8      	str	r0, [r7, #12]
   1069c:	60b9      	str	r1, [r7, #8]
   1069e:	1dfb      	adds	r3, r7, #7
   106a0:	701a      	strb	r2, [r3, #0]
	// Config channel
	EIC->CONFIG[ch/8].reg &= ~(0xF << 4*(ch%8));
   106a2:	4c32      	ldr	r4, [pc, #200]	; (1076c <config_eic_channel+0xd8>)
   106a4:	68fb      	ldr	r3, [r7, #12]
   106a6:	2b00      	cmp	r3, #0
   106a8:	da00      	bge.n	106ac <config_eic_channel+0x18>
   106aa:	3307      	adds	r3, #7
   106ac:	10db      	asrs	r3, r3, #3
   106ae:	001a      	movs	r2, r3
   106b0:	492e      	ldr	r1, [pc, #184]	; (1076c <config_eic_channel+0xd8>)
   106b2:	1d93      	adds	r3, r2, #6
   106b4:	009b      	lsls	r3, r3, #2
   106b6:	5859      	ldr	r1, [r3, r1]
   106b8:	68fb      	ldr	r3, [r7, #12]
   106ba:	482d      	ldr	r0, [pc, #180]	; (10770 <config_eic_channel+0xdc>)
   106bc:	4003      	ands	r3, r0
   106be:	d504      	bpl.n	106ca <config_eic_channel+0x36>
   106c0:	3b01      	subs	r3, #1
   106c2:	2008      	movs	r0, #8
   106c4:	4240      	negs	r0, r0
   106c6:	4303      	orrs	r3, r0
   106c8:	3301      	adds	r3, #1
   106ca:	009b      	lsls	r3, r3, #2
   106cc:	200f      	movs	r0, #15
   106ce:	4098      	lsls	r0, r3
   106d0:	0003      	movs	r3, r0
   106d2:	43db      	mvns	r3, r3
   106d4:	4019      	ands	r1, r3
   106d6:	1d93      	adds	r3, r2, #6
   106d8:	009b      	lsls	r3, r3, #2
   106da:	5119      	str	r1, [r3, r4]
	EIC->CONFIG[ch/8].reg |= (0xF & ((filt? 0x8 : 0) | (0x7 & sense))) << 4*(ch%8);
   106dc:	4d23      	ldr	r5, [pc, #140]	; (1076c <config_eic_channel+0xd8>)
   106de:	68fb      	ldr	r3, [r7, #12]
   106e0:	2b00      	cmp	r3, #0
   106e2:	da00      	bge.n	106e6 <config_eic_channel+0x52>
   106e4:	3307      	adds	r3, #7
   106e6:	10db      	asrs	r3, r3, #3
   106e8:	001a      	movs	r2, r3
   106ea:	4920      	ldr	r1, [pc, #128]	; (1076c <config_eic_channel+0xd8>)
   106ec:	1d93      	adds	r3, r2, #6
   106ee:	009b      	lsls	r3, r3, #2
   106f0:	5859      	ldr	r1, [r3, r1]
   106f2:	1dfb      	adds	r3, r7, #7
   106f4:	781b      	ldrb	r3, [r3, #0]
   106f6:	2b00      	cmp	r3, #0
   106f8:	d001      	beq.n	106fe <config_eic_channel+0x6a>
   106fa:	2308      	movs	r3, #8
   106fc:	e000      	b.n	10700 <config_eic_channel+0x6c>
   106fe:	2300      	movs	r3, #0
   10700:	68b8      	ldr	r0, [r7, #8]
   10702:	2407      	movs	r4, #7
   10704:	4020      	ands	r0, r4
   10706:	4303      	orrs	r3, r0
   10708:	200f      	movs	r0, #15
   1070a:	4018      	ands	r0, r3
   1070c:	68fb      	ldr	r3, [r7, #12]
   1070e:	4c18      	ldr	r4, [pc, #96]	; (10770 <config_eic_channel+0xdc>)
   10710:	4023      	ands	r3, r4
   10712:	d504      	bpl.n	1071e <config_eic_channel+0x8a>
   10714:	3b01      	subs	r3, #1
   10716:	2408      	movs	r4, #8
   10718:	4264      	negs	r4, r4
   1071a:	4323      	orrs	r3, r4
   1071c:	3301      	adds	r3, #1
   1071e:	009b      	lsls	r3, r3, #2
   10720:	4098      	lsls	r0, r3
   10722:	0003      	movs	r3, r0
   10724:	4319      	orrs	r1, r3
   10726:	1d93      	adds	r3, r2, #6
   10728:	009b      	lsls	r3, r3, #2
   1072a:	5159      	str	r1, [r3, r5]
	// No wake-up
	EIC->WAKEUP.reg &= ~(1 << ch);	
   1072c:	4b0f      	ldr	r3, [pc, #60]	; (1076c <config_eic_channel+0xd8>)
   1072e:	4a0f      	ldr	r2, [pc, #60]	; (1076c <config_eic_channel+0xd8>)
   10730:	6952      	ldr	r2, [r2, #20]
   10732:	2001      	movs	r0, #1
   10734:	68f9      	ldr	r1, [r7, #12]
   10736:	4088      	lsls	r0, r1
   10738:	0001      	movs	r1, r0
   1073a:	43c9      	mvns	r1, r1
   1073c:	400a      	ands	r2, r1
   1073e:	615a      	str	r2, [r3, #20]
	// No interrupt
	EIC->INTENCLR.reg |= 1<<ch;
   10740:	4b0a      	ldr	r3, [pc, #40]	; (1076c <config_eic_channel+0xd8>)
   10742:	4a0a      	ldr	r2, [pc, #40]	; (1076c <config_eic_channel+0xd8>)
   10744:	6892      	ldr	r2, [r2, #8]
   10746:	2001      	movs	r0, #1
   10748:	68f9      	ldr	r1, [r7, #12]
   1074a:	4088      	lsls	r0, r1
   1074c:	0001      	movs	r1, r0
   1074e:	430a      	orrs	r2, r1
   10750:	609a      	str	r2, [r3, #8]
	// Generate Event 
	EIC->EVCTRL.reg |= 1<<ch;
   10752:	4b06      	ldr	r3, [pc, #24]	; (1076c <config_eic_channel+0xd8>)
   10754:	4a05      	ldr	r2, [pc, #20]	; (1076c <config_eic_channel+0xd8>)
   10756:	6852      	ldr	r2, [r2, #4]
   10758:	2001      	movs	r0, #1
   1075a:	68f9      	ldr	r1, [r7, #12]
   1075c:	4088      	lsls	r0, r1
   1075e:	0001      	movs	r1, r0
   10760:	430a      	orrs	r2, r1
   10762:	605a      	str	r2, [r3, #4]
}
   10764:	46c0      	nop			; (mov r8, r8)
   10766:	46bd      	mov	sp, r7
   10768:	b004      	add	sp, #16
   1076a:	bdb0      	pop	{r4, r5, r7, pc}
   1076c:	40001800 	.word	0x40001800
   10770:	80000007 	.word	0x80000007

00010774 <config_eic>:

void config_eic() {
   10774:	b580      	push	{r7, lr}
   10776:	af00      	add	r7, sp, #0
	PM->APBAMASK.reg |= PM_APBAMASK_EIC;
   10778:	4b17      	ldr	r3, [pc, #92]	; (107d8 <config_eic+0x64>)
   1077a:	4a17      	ldr	r2, [pc, #92]	; (107d8 <config_eic+0x64>)
   1077c:	6992      	ldr	r2, [r2, #24]
   1077e:	2140      	movs	r1, #64	; 0x40
   10780:	430a      	orrs	r2, r1
   10782:	619a      	str	r2, [r3, #24]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(EIC_GCLK_ID) | 
   10784:	4b15      	ldr	r3, [pc, #84]	; (107dc <config_eic+0x68>)
   10786:	4a16      	ldr	r2, [pc, #88]	; (107e0 <config_eic+0x6c>)
   10788:	805a      	strh	r2, [r3, #2]
					    GCLK_CLKCTRL_CLKEN | 
					    GCLK_CLKCTRL_GEN(0);
	EIC->CTRL.reg = EIC_CTRL_SWRST;
   1078a:	4b16      	ldr	r3, [pc, #88]	; (107e4 <config_eic+0x70>)
   1078c:	2201      	movs	r2, #1
   1078e:	701a      	strb	r2, [r3, #0]
	while(EIC->CTRL.bit.SWRST && EIC->STATUS.bit.SYNCBUSY);
   10790:	46c0      	nop			; (mov r8, r8)
   10792:	4b14      	ldr	r3, [pc, #80]	; (107e4 <config_eic+0x70>)
   10794:	781b      	ldrb	r3, [r3, #0]
   10796:	07db      	lsls	r3, r3, #31
   10798:	0fdb      	lsrs	r3, r3, #31
   1079a:	b2db      	uxtb	r3, r3
   1079c:	2b00      	cmp	r3, #0
   1079e:	d006      	beq.n	107ae <config_eic+0x3a>
   107a0:	4b10      	ldr	r3, [pc, #64]	; (107e4 <config_eic+0x70>)
   107a2:	785b      	ldrb	r3, [r3, #1]
   107a4:	061b      	lsls	r3, r3, #24
   107a6:	0fdb      	lsrs	r3, r3, #31
   107a8:	b2db      	uxtb	r3, r3
   107aa:	2b00      	cmp	r3, #0
   107ac:	d1f1      	bne.n	10792 <config_eic+0x1e>
	config_eic_channel(2, 4, false);		
   107ae:	2200      	movs	r2, #0
   107b0:	2104      	movs	r1, #4
   107b2:	2002      	movs	r0, #2
   107b4:	4b0c      	ldr	r3, [pc, #48]	; (107e8 <config_eic+0x74>)
   107b6:	4798      	blx	r3

	EIC->CTRL.bit.ENABLE = 1;
   107b8:	4a0a      	ldr	r2, [pc, #40]	; (107e4 <config_eic+0x70>)
   107ba:	7813      	ldrb	r3, [r2, #0]
   107bc:	2102      	movs	r1, #2
   107be:	430b      	orrs	r3, r1
   107c0:	7013      	strb	r3, [r2, #0]
	while(EIC->STATUS.bit.SYNCBUSY);
   107c2:	46c0      	nop			; (mov r8, r8)
   107c4:	4b07      	ldr	r3, [pc, #28]	; (107e4 <config_eic+0x70>)
   107c6:	785b      	ldrb	r3, [r3, #1]
   107c8:	061b      	lsls	r3, r3, #24
   107ca:	0fdb      	lsrs	r3, r3, #31
   107cc:	b2db      	uxtb	r3, r3
   107ce:	2b00      	cmp	r3, #0
   107d0:	d1f8      	bne.n	107c4 <config_eic+0x50>
}
   107d2:	46c0      	nop			; (mov r8, r8)
   107d4:	46bd      	mov	sp, r7
   107d6:	bd80      	pop	{r7, pc}
   107d8:	40000400 	.word	0x40000400
   107dc:	40000c00 	.word	0x40000c00
   107e0:	00004005 	.word	0x00004005
   107e4:	40001800 	.word	0x40001800
   107e8:	00010695 	.word	0x00010695

000107ec <config_evsys>:

void config_evsys() {
   107ec:	b580      	push	{r7, lr}
   107ee:	af00      	add	r7, sp, #0
	PM->APBCMASK.reg |= PM_APBCMASK_EVSYS;
   107f0:	4b17      	ldr	r3, [pc, #92]	; (10850 <config_evsys+0x64>)
   107f2:	4a17      	ldr	r2, [pc, #92]	; (10850 <config_evsys+0x64>)
   107f4:	6a12      	ldr	r2, [r2, #32]
   107f6:	2102      	movs	r1, #2
   107f8:	430a      	orrs	r2, r1
   107fa:	621a      	str	r2, [r3, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(EVSYS_GCLK_ID_0) |
   107fc:	4b15      	ldr	r3, [pc, #84]	; (10854 <config_evsys+0x68>)
   107fe:	4a16      	ldr	r2, [pc, #88]	; (10858 <config_evsys+0x6c>)
   10800:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_CLKEN |
	GCLK_CLKCTRL_GEN(0);
	while(GCLK->STATUS.bit.SYNCBUSY);
   10802:	46c0      	nop			; (mov r8, r8)
   10804:	4b13      	ldr	r3, [pc, #76]	; (10854 <config_evsys+0x68>)
   10806:	785b      	ldrb	r3, [r3, #1]
   10808:	061b      	lsls	r3, r3, #24
   1080a:	0fdb      	lsrs	r3, r3, #31
   1080c:	b2db      	uxtb	r3, r3
   1080e:	2b00      	cmp	r3, #0
   10810:	d1f8      	bne.n	10804 <config_evsys+0x18>

	EVSYS->CTRL.bit.SWRST = 1;
   10812:	4a12      	ldr	r2, [pc, #72]	; (1085c <config_evsys+0x70>)
   10814:	7813      	ldrb	r3, [r2, #0]
   10816:	2101      	movs	r1, #1
   10818:	430b      	orrs	r3, r1
   1081a:	7013      	strb	r3, [r2, #0]
	while(EVSYS->CTRL.bit.SWRST);
   1081c:	46c0      	nop			; (mov r8, r8)
   1081e:	4b0f      	ldr	r3, [pc, #60]	; (1085c <config_evsys+0x70>)
   10820:	781b      	ldrb	r3, [r3, #0]
   10822:	07db      	lsls	r3, r3, #31
   10824:	0fdb      	lsrs	r3, r3, #31
   10826:	b2db      	uxtb	r3, r3
   10828:	2b00      	cmp	r3, #0
   1082a:	d1f8      	bne.n	1081e <config_evsys+0x32>

	// Event receiver
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(1) | // Set channel n-1
   1082c:	4b0b      	ldr	r3, [pc, #44]	; (1085c <config_evsys+0x70>)
   1082e:	220c      	movs	r2, #12
   10830:	32ff      	adds	r2, #255	; 0xff
   10832:	811a      	strh	r2, [r3, #8]
	EVSYS_USER_USER(EVSYS_ID_USER_TCC1_EV_1); // Match/Capture 1 on TCC1
	// Event channel
	EVSYS->CHANNEL.reg = EVSYS_CHANNEL_CHANNEL(0) | // Set channel n
   10834:	4b09      	ldr	r3, [pc, #36]	; (1085c <config_evsys+0x70>)
   10836:	4a0a      	ldr	r2, [pc, #40]	; (10860 <config_evsys+0x74>)
   10838:	605a      	str	r2, [r3, #4]
	EVSYS_CHANNEL_PATH_ASYNCHRONOUS |
	EVSYS_CHANNEL_EVGEN(EVSYS_ID_GEN_EIC_EXTINT_2) |
	EVSYS_CHANNEL_EDGSEL_BOTH_EDGES; // Detect both edges
	// Wait channel to be ready
	while(!EVSYS->CHSTATUS.bit.USRRDY0);
   1083a:	46c0      	nop			; (mov r8, r8)
   1083c:	4b07      	ldr	r3, [pc, #28]	; (1085c <config_evsys+0x70>)
   1083e:	68db      	ldr	r3, [r3, #12]
   10840:	07db      	lsls	r3, r3, #31
   10842:	0fdb      	lsrs	r3, r3, #31
   10844:	b2db      	uxtb	r3, r3
   10846:	2b00      	cmp	r3, #0
   10848:	d0f8      	beq.n	1083c <config_evsys+0x50>
	// EVSYS is always enabled
}
   1084a:	46c0      	nop			; (mov r8, r8)
   1084c:	46bd      	mov	sp, r7
   1084e:	bd80      	pop	{r7, pc}
   10850:	40000400 	.word	0x40000400
   10854:	40000c00 	.word	0x40000c00
   10858:	00004007 	.word	0x00004007
   1085c:	42000400 	.word	0x42000400
   10860:	0e0e0000 	.word	0x0e0e0000

00010864 <gpio_in>:

void gpio_in(int port, int pin)	{
   10864:	b590      	push	{r4, r7, lr}
   10866:	b083      	sub	sp, #12
   10868:	af00      	add	r7, sp, #0
   1086a:	6078      	str	r0, [r7, #4]
   1086c:	6039      	str	r1, [r7, #0]
	PORT->Group[port].DIRCLR.reg = (1 << pin);
   1086e:	4a13      	ldr	r2, [pc, #76]	; (108bc <gpio_in+0x58>)
   10870:	2101      	movs	r1, #1
   10872:	683b      	ldr	r3, [r7, #0]
   10874:	4099      	lsls	r1, r3
   10876:	000b      	movs	r3, r1
   10878:	0019      	movs	r1, r3
   1087a:	687b      	ldr	r3, [r7, #4]
   1087c:	01db      	lsls	r3, r3, #7
   1087e:	18d3      	adds	r3, r2, r3
   10880:	3304      	adds	r3, #4
   10882:	6019      	str	r1, [r3, #0]
	PORT->Group[port].PINCFG[pin].reg |= PORT_PINCFG_INEN;
   10884:	480d      	ldr	r0, [pc, #52]	; (108bc <gpio_in+0x58>)
   10886:	4a0d      	ldr	r2, [pc, #52]	; (108bc <gpio_in+0x58>)
   10888:	687b      	ldr	r3, [r7, #4]
   1088a:	2140      	movs	r1, #64	; 0x40
   1088c:	01db      	lsls	r3, r3, #7
   1088e:	18d2      	adds	r2, r2, r3
   10890:	683b      	ldr	r3, [r7, #0]
   10892:	18d3      	adds	r3, r2, r3
   10894:	185b      	adds	r3, r3, r1
   10896:	781b      	ldrb	r3, [r3, #0]
   10898:	b2db      	uxtb	r3, r3
   1089a:	2202      	movs	r2, #2
   1089c:	4313      	orrs	r3, r2
   1089e:	b2dc      	uxtb	r4, r3
   108a0:	687b      	ldr	r3, [r7, #4]
   108a2:	2140      	movs	r1, #64	; 0x40
   108a4:	01db      	lsls	r3, r3, #7
   108a6:	18c2      	adds	r2, r0, r3
   108a8:	683b      	ldr	r3, [r7, #0]
   108aa:	18d3      	adds	r3, r2, r3
   108ac:	185b      	adds	r3, r3, r1
   108ae:	1c22      	adds	r2, r4, #0
   108b0:	701a      	strb	r2, [r3, #0]
}
   108b2:	46c0      	nop			; (mov r8, r8)
   108b4:	46bd      	mov	sp, r7
   108b6:	b003      	add	sp, #12
   108b8:	bd90      	pop	{r4, r7, pc}
   108ba:	46c0      	nop			; (mov r8, r8)
   108bc:	41004400 	.word	0x41004400

000108c0 <gpio_pmuxen>:

void gpio_pmuxen(int port, int pin, int mux) {
   108c0:	b590      	push	{r4, r7, lr}
   108c2:	b085      	sub	sp, #20
   108c4:	af00      	add	r7, sp, #0
   108c6:	60f8      	str	r0, [r7, #12]
   108c8:	60b9      	str	r1, [r7, #8]
   108ca:	607a      	str	r2, [r7, #4]
	PORT->Group[port].PINCFG[pin].reg |= PORT_PINCFG_PMUXEN;
   108cc:	4827      	ldr	r0, [pc, #156]	; (1096c <gpio_pmuxen+0xac>)
   108ce:	4a27      	ldr	r2, [pc, #156]	; (1096c <gpio_pmuxen+0xac>)
   108d0:	68fb      	ldr	r3, [r7, #12]
   108d2:	2140      	movs	r1, #64	; 0x40
   108d4:	01db      	lsls	r3, r3, #7
   108d6:	18d2      	adds	r2, r2, r3
   108d8:	68bb      	ldr	r3, [r7, #8]
   108da:	18d3      	adds	r3, r2, r3
   108dc:	185b      	adds	r3, r3, r1
   108de:	781b      	ldrb	r3, [r3, #0]
   108e0:	b2db      	uxtb	r3, r3
   108e2:	2201      	movs	r2, #1
   108e4:	4313      	orrs	r3, r2
   108e6:	b2dc      	uxtb	r4, r3
   108e8:	68fb      	ldr	r3, [r7, #12]
   108ea:	2140      	movs	r1, #64	; 0x40
   108ec:	01db      	lsls	r3, r3, #7
   108ee:	18c2      	adds	r2, r0, r3
   108f0:	68bb      	ldr	r3, [r7, #8]
   108f2:	18d3      	adds	r3, r2, r3
   108f4:	185b      	adds	r3, r3, r1
   108f6:	1c22      	adds	r2, r4, #0
   108f8:	701a      	strb	r2, [r3, #0]
	if (pin & 1)
   108fa:	68bb      	ldr	r3, [r7, #8]
   108fc:	2201      	movs	r2, #1
   108fe:	4013      	ands	r3, r2
   10900:	d017      	beq.n	10932 <gpio_pmuxen+0x72>
		PORT->Group[port].PMUX[pin>>1].bit.PMUXO = mux;
   10902:	4c1a      	ldr	r4, [pc, #104]	; (1096c <gpio_pmuxen+0xac>)
   10904:	68bb      	ldr	r3, [r7, #8]
   10906:	105b      	asrs	r3, r3, #1
   10908:	687a      	ldr	r2, [r7, #4]
   1090a:	b2d2      	uxtb	r2, r2
   1090c:	1c11      	adds	r1, r2, #0
   1090e:	220f      	movs	r2, #15
   10910:	400a      	ands	r2, r1
   10912:	b2d1      	uxtb	r1, r2
   10914:	68fa      	ldr	r2, [r7, #12]
   10916:	2030      	movs	r0, #48	; 0x30
   10918:	01d2      	lsls	r2, r2, #7
   1091a:	18a2      	adds	r2, r4, r2
   1091c:	18d3      	adds	r3, r2, r3
   1091e:	181a      	adds	r2, r3, r0
   10920:	7813      	ldrb	r3, [r2, #0]
   10922:	0108      	lsls	r0, r1, #4
   10924:	210f      	movs	r1, #15
   10926:	400b      	ands	r3, r1
   10928:	1c19      	adds	r1, r3, #0
   1092a:	1c03      	adds	r3, r0, #0
   1092c:	430b      	orrs	r3, r1
   1092e:	7013      	strb	r3, [r2, #0]
	else
		PORT->Group[port].PMUX[pin>>1].bit.PMUXE = mux;
}
   10930:	e017      	b.n	10962 <gpio_pmuxen+0xa2>
		PORT->Group[port].PMUX[pin>>1].bit.PMUXE = mux;
   10932:	4c0e      	ldr	r4, [pc, #56]	; (1096c <gpio_pmuxen+0xac>)
   10934:	68bb      	ldr	r3, [r7, #8]
   10936:	105b      	asrs	r3, r3, #1
   10938:	687a      	ldr	r2, [r7, #4]
   1093a:	b2d2      	uxtb	r2, r2
   1093c:	1c11      	adds	r1, r2, #0
   1093e:	220f      	movs	r2, #15
   10940:	400a      	ands	r2, r1
   10942:	b2d1      	uxtb	r1, r2
   10944:	68fa      	ldr	r2, [r7, #12]
   10946:	2030      	movs	r0, #48	; 0x30
   10948:	01d2      	lsls	r2, r2, #7
   1094a:	18a2      	adds	r2, r4, r2
   1094c:	18d3      	adds	r3, r2, r3
   1094e:	181a      	adds	r2, r3, r0
   10950:	7813      	ldrb	r3, [r2, #0]
   10952:	200f      	movs	r0, #15
   10954:	4008      	ands	r0, r1
   10956:	210f      	movs	r1, #15
   10958:	438b      	bics	r3, r1
   1095a:	1c19      	adds	r1, r3, #0
   1095c:	1c03      	adds	r3, r0, #0
   1095e:	430b      	orrs	r3, r1
   10960:	7013      	strb	r3, [r2, #0]
}
   10962:	46c0      	nop			; (mov r8, r8)
   10964:	46bd      	mov	sp, r7
   10966:	b005      	add	sp, #20
   10968:	bd90      	pop	{r4, r7, pc}
   1096a:	46c0      	nop			; (mov r8, r8)
   1096c:	41004400 	.word	0x41004400

00010970 <config_gpio>:

void config_gpio() {
   10970:	b580      	push	{r7, lr}
   10972:	af00      	add	r7, sp, #0
	gpio_in(1, 2);
   10974:	2102      	movs	r1, #2
   10976:	2001      	movs	r0, #1
   10978:	4b05      	ldr	r3, [pc, #20]	; (10990 <config_gpio+0x20>)
   1097a:	4798      	blx	r3
	gpio_pmuxen(1, 2, PINMUX_PB02A_EIC_EXTINT2);
   1097c:	2388      	movs	r3, #136	; 0x88
   1097e:	039b      	lsls	r3, r3, #14
   10980:	001a      	movs	r2, r3
   10982:	2102      	movs	r1, #2
   10984:	2001      	movs	r0, #1
   10986:	4b03      	ldr	r3, [pc, #12]	; (10994 <config_gpio+0x24>)
   10988:	4798      	blx	r3
}
   1098a:	46c0      	nop			; (mov r8, r8)
   1098c:	46bd      	mov	sp, r7
   1098e:	bd80      	pop	{r7, pc}
   10990:	00010865 	.word	0x00010865
   10994:	000108c1 	.word	0x000108c1

00010998 <main>:




int main (void)
{
   10998:	b5f0      	push	{r4, r5, r6, r7, lr}
   1099a:	b099      	sub	sp, #100	; 0x64
   1099c:	af00      	add	r7, sp, #0
	system_init();
   1099e:	4bd5      	ldr	r3, [pc, #852]	; (10cf4 <main+0x35c>)
   109a0:	4798      	blx	r3
	configure_tc(); // Configure millis timer
   109a2:	4bd5      	ldr	r3, [pc, #852]	; (10cf8 <main+0x360>)
   109a4:	4798      	blx	r3
	
	// Configure Devices
	configure_ADC();
   109a6:	4bd5      	ldr	r3, [pc, #852]	; (10cfc <main+0x364>)
   109a8:	4798      	blx	r3
	configure_port_pins();
   109aa:	4bd5      	ldr	r3, [pc, #852]	; (10d00 <main+0x368>)
   109ac:	4798      	blx	r3
	configure_LED_PWM();
   109ae:	4bd5      	ldr	r3, [pc, #852]	; (10d04 <main+0x36c>)
   109b0:	4798      	blx	r3

	// Configure The button input pin and interrupt handlers for pulse width measurement
	config_eic();    // Configure the external interruption
   109b2:	4bd5      	ldr	r3, [pc, #852]	; (10d08 <main+0x370>)
   109b4:	4798      	blx	r3
	config_evsys();  // Configure the event system
   109b6:	4bd5      	ldr	r3, [pc, #852]	; (10d0c <main+0x374>)
   109b8:	4798      	blx	r3
	config_gpio();   // Configure the dedicated pin
   109ba:	4bd5      	ldr	r3, [pc, #852]	; (10d10 <main+0x378>)
   109bc:	4798      	blx	r3
	
	//ERROR_LEDs(2); // Uncomment for testing SAM-BA and LED output functionality
	configure_BLE_module(); // Blocks when no BLE module is installed
   109be:	4bd5      	ldr	r3, [pc, #852]	; (10d14 <main+0x37c>)
   109c0:	4798      	blx	r3
	initIMU();
   109c2:	4bd5      	ldr	r3, [pc, #852]	; (10d18 <main+0x380>)
   109c4:	4798      	blx	r3
	if(!beginIMU()) ERROR_LEDs(0);
   109c6:	4bd5      	ldr	r3, [pc, #852]	; (10d1c <main+0x384>)
   109c8:	4798      	blx	r3
   109ca:	1e03      	subs	r3, r0, #0
   109cc:	d102      	bne.n	109d4 <main+0x3c>
   109ce:	2000      	movs	r0, #0
   109d0:	4bd3      	ldr	r3, [pc, #844]	; (10d20 <main+0x388>)
   109d2:	4798      	blx	r3
	initKalman(0.1, 0.1, 0.5);
   109d4:	22fc      	movs	r2, #252	; 0xfc
   109d6:	0592      	lsls	r2, r2, #22
   109d8:	49d2      	ldr	r1, [pc, #840]	; (10d24 <main+0x38c>)
   109da:	4bd2      	ldr	r3, [pc, #840]	; (10d24 <main+0x38c>)
   109dc:	1c18      	adds	r0, r3, #0
   109de:	4bd2      	ldr	r3, [pc, #840]	; (10d28 <main+0x390>)
   109e0:	4798      	blx	r3
	  
	configure_eeprom();
   109e2:	4bd2      	ldr	r3, [pc, #840]	; (10d2c <main+0x394>)
   109e4:	4798      	blx	r3
	restore_led_data();
   109e6:	4bd2      	ldr	r3, [pc, #840]	; (10d30 <main+0x398>)
   109e8:	4798      	blx	r3
	restore_orientation_controls_remote_esc();
   109ea:	4bd2      	ldr	r3, [pc, #840]	; (10d34 <main+0x39c>)
   109ec:	4798      	blx	r3
	restore_cal_data(true);
   109ee:	2001      	movs	r0, #1
   109f0:	4bd1      	ldr	r3, [pc, #836]	; (10d38 <main+0x3a0>)
   109f2:	4798      	blx	r3

	setConstBases();
   109f4:	4bd1      	ldr	r3, [pc, #836]	; (10d3c <main+0x3a4>)
   109f6:	4798      	blx	r3

	if(esc_comms == COMMS_I2C){
   109f8:	4bd1      	ldr	r3, [pc, #836]	; (10d40 <main+0x3a8>)
   109fa:	781b      	ldrb	r3, [r3, #0]
   109fc:	2b01      	cmp	r3, #1
   109fe:	d104      	bne.n	10a0a <main+0x72>
		configure_i2c_slave();
   10a00:	4bd0      	ldr	r3, [pc, #832]	; (10d44 <main+0x3ac>)
   10a02:	4798      	blx	r3
		configure_i2c_slave_callbacks();
   10a04:	4bd0      	ldr	r3, [pc, #832]	; (10d48 <main+0x3b0>)
   10a06:	4798      	blx	r3
   10a08:	e00e      	b.n	10a28 <main+0x90>

	} else if(esc_comms == COMMS_UART){
   10a0a:	4bcd      	ldr	r3, [pc, #820]	; (10d40 <main+0x3a8>)
   10a0c:	781b      	ldrb	r3, [r3, #0]
   10a0e:	2b02      	cmp	r3, #2
   10a10:	d10a      	bne.n	10a28 <main+0x90>
		configure_vesc_usart();
   10a12:	4bce      	ldr	r3, [pc, #824]	; (10d4c <main+0x3b4>)
   10a14:	4798      	blx	r3
		//configure_vesc_usart_callbacks();

		vesc_uart_expected_bytes = VESC_UART_BYTES_START;  // Start listening for start byte
   10a16:	4bce      	ldr	r3, [pc, #824]	; (10d50 <main+0x3b8>)
   10a18:	2200      	movs	r2, #0
   10a1a:	701a      	strb	r2, [r3, #0]
		//usart_read_buffer_job(&vesc_usart, &vesc_revieve_packet.start, (uint16_t)1);
		usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
   10a1c:	4acd      	ldr	r2, [pc, #820]	; (10d54 <main+0x3bc>)
   10a1e:	49ce      	ldr	r1, [pc, #824]	; (10d58 <main+0x3c0>)
   10a20:	4bce      	ldr	r3, [pc, #824]	; (10d5c <main+0x3c4>)
   10a22:	0018      	movs	r0, r3
   10a24:	4bce      	ldr	r3, [pc, #824]	; (10d60 <main+0x3c8>)
   10a26:	4798      	blx	r3
	}
	
	////////////////////////////////////////////

	configured_comms = esc_comms;
   10a28:	4bc5      	ldr	r3, [pc, #788]	; (10d40 <main+0x3a8>)
   10a2a:	781a      	ldrb	r2, [r3, #0]
   10a2c:	4bcd      	ldr	r3, [pc, #820]	; (10d64 <main+0x3cc>)
   10a2e:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < ACCELsamples; ++i){
   10a30:	2300      	movs	r3, #0
   10a32:	65fb      	str	r3, [r7, #92]	; 0x5c
   10a34:	e007      	b.n	10a46 <main+0xae>
		AXaverage[i] = 0;
   10a36:	4bcc      	ldr	r3, [pc, #816]	; (10d68 <main+0x3d0>)
   10a38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
   10a3a:	0052      	lsls	r2, r2, #1
   10a3c:	2100      	movs	r1, #0
   10a3e:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < ACCELsamples; ++i){
   10a40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   10a42:	3301      	adds	r3, #1
   10a44:	65fb      	str	r3, [r7, #92]	; 0x5c
   10a46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   10a48:	2b0e      	cmp	r3, #14
   10a4a:	ddf4      	ble.n	10a36 <main+0x9e>
	}
	
	for(int i = 0; i < ACCELsamples; ++i){
   10a4c:	2300      	movs	r3, #0
   10a4e:	65bb      	str	r3, [r7, #88]	; 0x58
   10a50:	e007      	b.n	10a62 <main+0xca>
		AYaverage[i] = 0;
   10a52:	4bc6      	ldr	r3, [pc, #792]	; (10d6c <main+0x3d4>)
   10a54:	6dba      	ldr	r2, [r7, #88]	; 0x58
   10a56:	0052      	lsls	r2, r2, #1
   10a58:	2100      	movs	r1, #0
   10a5a:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < ACCELsamples; ++i){
   10a5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   10a5e:	3301      	adds	r3, #1
   10a60:	65bb      	str	r3, [r7, #88]	; 0x58
   10a62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   10a64:	2b0e      	cmp	r3, #14
   10a66:	ddf4      	ble.n	10a52 <main+0xba>
	}
	
	for(int i = 0; i < ACCELsamples; ++i){
   10a68:	2300      	movs	r3, #0
   10a6a:	657b      	str	r3, [r7, #84]	; 0x54
   10a6c:	e007      	b.n	10a7e <main+0xe6>
		AZaverage[i] = 0;
   10a6e:	4bc0      	ldr	r3, [pc, #768]	; (10d70 <main+0x3d8>)
   10a70:	6d7a      	ldr	r2, [r7, #84]	; 0x54
   10a72:	0052      	lsls	r2, r2, #1
   10a74:	2100      	movs	r1, #0
   10a76:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < ACCELsamples; ++i){
   10a78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10a7a:	3301      	adds	r3, #1
   10a7c:	657b      	str	r3, [r7, #84]	; 0x54
   10a7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10a80:	2b0e      	cmp	r3, #14
   10a82:	ddf4      	ble.n	10a6e <main+0xd6>
	}

	for(int i = 0; i < SLAVE_READ_DATA_LENGTH; ++i){
   10a84:	2300      	movs	r3, #0
   10a86:	653b      	str	r3, [r7, #80]	; 0x50
   10a88:	e007      	b.n	10a9a <main+0x102>
		I2C_slave_read_buffer[i] = 0;
   10a8a:	4aba      	ldr	r2, [pc, #744]	; (10d74 <main+0x3dc>)
   10a8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   10a8e:	18d3      	adds	r3, r2, r3
   10a90:	2200      	movs	r2, #0
   10a92:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SLAVE_READ_DATA_LENGTH; ++i){
   10a94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   10a96:	3301      	adds	r3, #1
   10a98:	653b      	str	r3, [r7, #80]	; 0x50
   10a9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   10a9c:	2b1d      	cmp	r3, #29
   10a9e:	ddf4      	ble.n	10a8a <main+0xf2>
	}

	for(int i = 0; i < SLAVE_WRITE_DATA_LENGTH; ++i){
   10aa0:	2300      	movs	r3, #0
   10aa2:	64fb      	str	r3, [r7, #76]	; 0x4c
   10aa4:	e007      	b.n	10ab6 <main+0x11e>
		I2C_slave_write_buffer[i] = 0;
   10aa6:	4ab4      	ldr	r2, [pc, #720]	; (10d78 <main+0x3e0>)
   10aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10aaa:	18d3      	adds	r3, r2, r3
   10aac:	2200      	movs	r2, #0
   10aae:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SLAVE_WRITE_DATA_LENGTH; ++i){
   10ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10ab2:	3301      	adds	r3, #1
   10ab4:	64fb      	str	r3, [r7, #76]	; 0x4c
   10ab6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10ab8:	2b02      	cmp	r3, #2
   10aba:	ddf4      	ble.n	10aa6 <main+0x10e>
	}

	// Initialize local variables used in main
	for(int i = 0; i < 44; ++i){
   10abc:	2300      	movs	r3, #0
   10abe:	64bb      	str	r3, [r7, #72]	; 0x48
   10ac0:	e007      	b.n	10ad2 <main+0x13a>
		ble_write_buffer[i] = 0;
   10ac2:	4aae      	ldr	r2, [pc, #696]	; (10d7c <main+0x3e4>)
   10ac4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   10ac6:	18d3      	adds	r3, r2, r3
   10ac8:	2200      	movs	r2, #0
   10aca:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 44; ++i){
   10acc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   10ace:	3301      	adds	r3, #1
   10ad0:	64bb      	str	r3, [r7, #72]	; 0x48
   10ad2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   10ad4:	2b2b      	cmp	r3, #43	; 0x2b
   10ad6:	ddf4      	ble.n	10ac2 <main+0x12a>
	}
	VescRemoteX = VescRemoteY = 128;
   10ad8:	4ba9      	ldr	r3, [pc, #676]	; (10d80 <main+0x3e8>)
   10ada:	2280      	movs	r2, #128	; 0x80
   10adc:	701a      	strb	r2, [r3, #0]
   10ade:	4ba8      	ldr	r3, [pc, #672]	; (10d80 <main+0x3e8>)
   10ae0:	781a      	ldrb	r2, [r3, #0]
   10ae2:	4ba8      	ldr	r3, [pc, #672]	; (10d84 <main+0x3ec>)
   10ae4:	701a      	strb	r2, [r3, #0]

	float heading = 0;
   10ae6:	2300      	movs	r3, #0
   10ae8:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t headingTime = 0;
   10aea:	2300      	movs	r3, #0
   10aec:	623b      	str	r3, [r7, #32]
	uint32_t lheadingTime = 0;
   10aee:	2300      	movs	r3, #0
   10af0:	643b      	str	r3, [r7, #64]	; 0x40

	int BLE_TX_INDEX = 0;
   10af2:	2300      	movs	r3, #0
   10af4:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint16_t BLE_TX_DELAY = 15;
   10af6:	231e      	movs	r3, #30
   10af8:	18fb      	adds	r3, r7, r3
   10afa:	220f      	movs	r2, #15
   10afc:	801a      	strh	r2, [r3, #0]
	uint32_t BLE_TX_TIME = 0;
   10afe:	2300      	movs	r3, #0
   10b00:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t BLE_DUMMY_TIME = 0;
   10b02:	2300      	movs	r3, #0
   10b04:	637b      	str	r3, [r7, #52]	; 0x34

	mcconf_limits.max_erpm = 1000000;
   10b06:	4ba0      	ldr	r3, [pc, #640]	; (10d88 <main+0x3f0>)
   10b08:	4aa0      	ldr	r2, [pc, #640]	; (10d8c <main+0x3f4>)
   10b0a:	619a      	str	r2, [r3, #24]
	mcconf_limits.min_erpm = -1000000;
   10b0c:	4b9e      	ldr	r3, [pc, #632]	; (10d88 <main+0x3f0>)
   10b0e:	4aa0      	ldr	r2, [pc, #640]	; (10d90 <main+0x3f8>)
   10b10:	615a      	str	r2, [r3, #20]

	////////////////////////////////////////////

	while(1)
	{
		if(configured_comms != esc_comms)
   10b12:	4b94      	ldr	r3, [pc, #592]	; (10d64 <main+0x3cc>)
   10b14:	781a      	ldrb	r2, [r3, #0]
   10b16:	4b8a      	ldr	r3, [pc, #552]	; (10d40 <main+0x3a8>)
   10b18:	781b      	ldrb	r3, [r3, #0]
   10b1a:	429a      	cmp	r2, r3
   10b1c:	d002      	beq.n	10b24 <main+0x18c>
		{
			// TODO: Deconfigure old comms and configure new comms
			ERROR_LEDs(5);
   10b1e:	2005      	movs	r0, #5
   10b20:	4b7f      	ldr	r3, [pc, #508]	; (10d20 <main+0x388>)
   10b22:	4798      	blx	r3
		}

		if(esc_comms == COMMS_UART){
   10b24:	4b86      	ldr	r3, [pc, #536]	; (10d40 <main+0x3a8>)
   10b26:	781b      	ldrb	r3, [r3, #0]
   10b28:	2b02      	cmp	r3, #2
   10b2a:	d118      	bne.n	10b5e <main+0x1c6>
			read_vesc_packet();
   10b2c:	4b99      	ldr	r3, [pc, #612]	; (10d94 <main+0x3fc>)
   10b2e:	4798      	blx	r3
			if(ESC_FW_READ){
   10b30:	4b99      	ldr	r3, [pc, #612]	; (10d98 <main+0x400>)
   10b32:	781b      	ldrb	r3, [r3, #0]
   10b34:	2b00      	cmp	r3, #0
   10b36:	d010      	beq.n	10b5a <main+0x1c2>
				if(GET_LIMITS) {
   10b38:	4b98      	ldr	r3, [pc, #608]	; (10d9c <main+0x404>)
   10b3a:	781b      	ldrb	r3, [r3, #0]
   10b3c:	2b00      	cmp	r3, #0
   10b3e:	d002      	beq.n	10b46 <main+0x1ae>
					vesc_get_mcconf();
   10b40:	4b97      	ldr	r3, [pc, #604]	; (10da0 <main+0x408>)
   10b42:	4798      	blx	r3
   10b44:	e00b      	b.n	10b5e <main+0x1c6>
				} else if(SEND_CONTINUOUS){
   10b46:	4b97      	ldr	r3, [pc, #604]	; (10da4 <main+0x40c>)
   10b48:	781b      	ldrb	r3, [r3, #0]
   10b4a:	2b00      	cmp	r3, #0
   10b4c:	d007      	beq.n	10b5e <main+0x1c6>
					READ_VESC_VALS = true;
   10b4e:	4b96      	ldr	r3, [pc, #600]	; (10da8 <main+0x410>)
   10b50:	2201      	movs	r2, #1
   10b52:	701a      	strb	r2, [r3, #0]
					vesc_read_all();
   10b54:	4b95      	ldr	r3, [pc, #596]	; (10dac <main+0x414>)
   10b56:	4798      	blx	r3
   10b58:	e001      	b.n	10b5e <main+0x1c6>
				}
			} else{
				detect_vesc_firmware();
   10b5a:	4b95      	ldr	r3, [pc, #596]	; (10db0 <main+0x418>)
   10b5c:	4798      	blx	r3
			}
		}

		readAccel();
   10b5e:	4b95      	ldr	r3, [pc, #596]	; (10db4 <main+0x41c>)
   10b60:	4798      	blx	r3
		readGyro();
   10b62:	4b95      	ldr	r3, [pc, #596]	; (10db8 <main+0x420>)
   10b64:	4798      	blx	r3
		readMag();
   10b66:	4b95      	ldr	r3, [pc, #596]	; (10dbc <main+0x424>)
   10b68:	4798      	blx	r3

		// All IMU measurements are corrected to orient power to front and connectors up
		CorrectIMUvalues(ORIENTATION[0], ORIENTATION[1]);
   10b6a:	4b95      	ldr	r3, [pc, #596]	; (10dc0 <main+0x428>)
   10b6c:	781a      	ldrb	r2, [r3, #0]
   10b6e:	4b94      	ldr	r3, [pc, #592]	; (10dc0 <main+0x428>)
   10b70:	785b      	ldrb	r3, [r3, #1]
   10b72:	0019      	movs	r1, r3
   10b74:	0010      	movs	r0, r2
   10b76:	4b93      	ldr	r3, [pc, #588]	; (10dc4 <main+0x42c>)
   10b78:	4798      	blx	r3


		if(abs(axKalman - cax) < 10000)
   10b7a:	4b93      	ldr	r3, [pc, #588]	; (10dc8 <main+0x430>)
   10b7c:	681c      	ldr	r4, [r3, #0]
   10b7e:	4b93      	ldr	r3, [pc, #588]	; (10dcc <main+0x434>)
   10b80:	2200      	movs	r2, #0
   10b82:	5e9a      	ldrsh	r2, [r3, r2]
   10b84:	4b92      	ldr	r3, [pc, #584]	; (10dd0 <main+0x438>)
   10b86:	0010      	movs	r0, r2
   10b88:	4798      	blx	r3
   10b8a:	1c02      	adds	r2, r0, #0
   10b8c:	4b91      	ldr	r3, [pc, #580]	; (10dd4 <main+0x43c>)
   10b8e:	1c11      	adds	r1, r2, #0
   10b90:	1c20      	adds	r0, r4, #0
   10b92:	4798      	blx	r3
   10b94:	1c03      	adds	r3, r0, #0
   10b96:	1c1a      	adds	r2, r3, #0
   10b98:	4b8f      	ldr	r3, [pc, #572]	; (10dd8 <main+0x440>)
   10b9a:	1c10      	adds	r0, r2, #0
   10b9c:	4798      	blx	r3
   10b9e:	0002      	movs	r2, r0
   10ba0:	4b8e      	ldr	r3, [pc, #568]	; (10ddc <main+0x444>)
   10ba2:	429a      	cmp	r2, r3
   10ba4:	db29      	blt.n	10bfa <main+0x262>
   10ba6:	4b88      	ldr	r3, [pc, #544]	; (10dc8 <main+0x430>)
   10ba8:	681c      	ldr	r4, [r3, #0]
   10baa:	4b88      	ldr	r3, [pc, #544]	; (10dcc <main+0x434>)
   10bac:	2200      	movs	r2, #0
   10bae:	5e9a      	ldrsh	r2, [r3, r2]
   10bb0:	4b87      	ldr	r3, [pc, #540]	; (10dd0 <main+0x438>)
   10bb2:	0010      	movs	r0, r2
   10bb4:	4798      	blx	r3
   10bb6:	1c02      	adds	r2, r0, #0
   10bb8:	4b86      	ldr	r3, [pc, #536]	; (10dd4 <main+0x43c>)
   10bba:	1c11      	adds	r1, r2, #0
   10bbc:	1c20      	adds	r0, r4, #0
   10bbe:	4798      	blx	r3
   10bc0:	1c03      	adds	r3, r0, #0
   10bc2:	1c1a      	adds	r2, r3, #0
   10bc4:	4b84      	ldr	r3, [pc, #528]	; (10dd8 <main+0x440>)
   10bc6:	1c10      	adds	r0, r2, #0
   10bc8:	4798      	blx	r3
   10bca:	0002      	movs	r2, r0
   10bcc:	4b84      	ldr	r3, [pc, #528]	; (10de0 <main+0x448>)
   10bce:	429a      	cmp	r2, r3
   10bd0:	dc13      	bgt.n	10bfa <main+0x262>
		{
			avgAX = averageAX();
   10bd2:	4b84      	ldr	r3, [pc, #528]	; (10de4 <main+0x44c>)
   10bd4:	4798      	blx	r3
   10bd6:	0003      	movs	r3, r0
   10bd8:	001a      	movs	r2, r3
   10bda:	4b83      	ldr	r3, [pc, #524]	; (10de8 <main+0x450>)
   10bdc:	801a      	strh	r2, [r3, #0]
			axKalman = updateKalman(avgAX, ax_kalman);
   10bde:	4b82      	ldr	r3, [pc, #520]	; (10de8 <main+0x450>)
   10be0:	2200      	movs	r2, #0
   10be2:	5e9a      	ldrsh	r2, [r3, r2]
   10be4:	4b7a      	ldr	r3, [pc, #488]	; (10dd0 <main+0x438>)
   10be6:	0010      	movs	r0, r2
   10be8:	4798      	blx	r3
   10bea:	1c03      	adds	r3, r0, #0
   10bec:	2100      	movs	r1, #0
   10bee:	1c18      	adds	r0, r3, #0
   10bf0:	4b7e      	ldr	r3, [pc, #504]	; (10dec <main+0x454>)
   10bf2:	4798      	blx	r3
   10bf4:	1c02      	adds	r2, r0, #0
   10bf6:	4b74      	ldr	r3, [pc, #464]	; (10dc8 <main+0x430>)
   10bf8:	601a      	str	r2, [r3, #0]
		}
		avgAY = averageAY();
   10bfa:	4b7d      	ldr	r3, [pc, #500]	; (10df0 <main+0x458>)
   10bfc:	4798      	blx	r3
   10bfe:	0003      	movs	r3, r0
   10c00:	001a      	movs	r2, r3
   10c02:	4b7c      	ldr	r3, [pc, #496]	; (10df4 <main+0x45c>)
   10c04:	801a      	strh	r2, [r3, #0]
		//avgAZ = averageAZ();
		
		getLightSens(&light_sens);
   10c06:	4b7c      	ldr	r3, [pc, #496]	; (10df8 <main+0x460>)
   10c08:	0018      	movs	r0, r3
   10c0a:	4b7c      	ldr	r3, [pc, #496]	; (10dfc <main+0x464>)
   10c0c:	4798      	blx	r3
		light_sens = updateKalman(light_sens, light_kalman);
   10c0e:	4b7a      	ldr	r3, [pc, #488]	; (10df8 <main+0x460>)
   10c10:	881a      	ldrh	r2, [r3, #0]
   10c12:	4b7b      	ldr	r3, [pc, #492]	; (10e00 <main+0x468>)
   10c14:	0010      	movs	r0, r2
   10c16:	4798      	blx	r3
   10c18:	1c03      	adds	r3, r0, #0
   10c1a:	2106      	movs	r1, #6
   10c1c:	1c18      	adds	r0, r3, #0
   10c1e:	4b73      	ldr	r3, [pc, #460]	; (10dec <main+0x454>)
   10c20:	4798      	blx	r3
   10c22:	1c02      	adds	r2, r0, #0
   10c24:	4b77      	ldr	r3, [pc, #476]	; (10e04 <main+0x46c>)
   10c26:	1c10      	adds	r0, r2, #0
   10c28:	4798      	blx	r3
   10c2a:	0003      	movs	r3, r0
   10c2c:	b29a      	uxth	r2, r3
   10c2e:	4b72      	ldr	r3, [pc, #456]	; (10df8 <main+0x460>)
   10c30:	801a      	strh	r2, [r3, #0]
		
		ayKalman = updateKalman(avgAY, ay_kalman);
   10c32:	4b70      	ldr	r3, [pc, #448]	; (10df4 <main+0x45c>)
   10c34:	2200      	movs	r2, #0
   10c36:	5e9a      	ldrsh	r2, [r3, r2]
   10c38:	4b65      	ldr	r3, [pc, #404]	; (10dd0 <main+0x438>)
   10c3a:	0010      	movs	r0, r2
   10c3c:	4798      	blx	r3
   10c3e:	1c03      	adds	r3, r0, #0
   10c40:	2101      	movs	r1, #1
   10c42:	1c18      	adds	r0, r3, #0
   10c44:	4b69      	ldr	r3, [pc, #420]	; (10dec <main+0x454>)
   10c46:	4798      	blx	r3
   10c48:	1c02      	adds	r2, r0, #0
   10c4a:	4b6f      	ldr	r3, [pc, #444]	; (10e08 <main+0x470>)
   10c4c:	601a      	str	r2, [r3, #0]
		azKalman = updateKalman(caz, az_kalman);
   10c4e:	4b6f      	ldr	r3, [pc, #444]	; (10e0c <main+0x474>)
   10c50:	2200      	movs	r2, #0
   10c52:	5e9a      	ldrsh	r2, [r3, r2]
   10c54:	4b5e      	ldr	r3, [pc, #376]	; (10dd0 <main+0x438>)
   10c56:	0010      	movs	r0, r2
   10c58:	4798      	blx	r3
   10c5a:	1c03      	adds	r3, r0, #0
   10c5c:	2102      	movs	r1, #2
   10c5e:	1c18      	adds	r0, r3, #0
   10c60:	4b62      	ldr	r3, [pc, #392]	; (10dec <main+0x454>)
   10c62:	4798      	blx	r3
   10c64:	1c02      	adds	r2, r0, #0
   10c66:	4b6a      	ldr	r3, [pc, #424]	; (10e10 <main+0x478>)
   10c68:	601a      	str	r2, [r3, #0]
		//avgAZ = averageAZ();
		gxKalman = calcGyro(cgx);//(uint16_t)(updateKalman(calcGyro(cgx), gx_kalman)*10);
   10c6a:	4b6a      	ldr	r3, [pc, #424]	; (10e14 <main+0x47c>)
   10c6c:	2200      	movs	r2, #0
   10c6e:	5e9b      	ldrsh	r3, [r3, r2]
   10c70:	0018      	movs	r0, r3
   10c72:	4b69      	ldr	r3, [pc, #420]	; (10e18 <main+0x480>)
   10c74:	4798      	blx	r3
   10c76:	1c02      	adds	r2, r0, #0
   10c78:	4b68      	ldr	r3, [pc, #416]	; (10e1c <main+0x484>)
   10c7a:	601a      	str	r2, [r3, #0]
		gyKalman = calcGyro(cgy);//(uint16_t)(updateKalman(calcGyro(cgy), gy_kalman)*10);
   10c7c:	4b68      	ldr	r3, [pc, #416]	; (10e20 <main+0x488>)
   10c7e:	2200      	movs	r2, #0
   10c80:	5e9b      	ldrsh	r3, [r3, r2]
   10c82:	0018      	movs	r0, r3
   10c84:	4b64      	ldr	r3, [pc, #400]	; (10e18 <main+0x480>)
   10c86:	4798      	blx	r3
   10c88:	1c02      	adds	r2, r0, #0
   10c8a:	4b66      	ldr	r3, [pc, #408]	; (10e24 <main+0x48c>)
   10c8c:	601a      	str	r2, [r3, #0]
		gzKalman = calcGyro(cgz);//(updateKalman(calcGyro(cgz), gz_kalman));
   10c8e:	4b66      	ldr	r3, [pc, #408]	; (10e28 <main+0x490>)
   10c90:	2200      	movs	r2, #0
   10c92:	5e9b      	ldrsh	r3, [r3, r2]
   10c94:	0018      	movs	r0, r3
   10c96:	4b60      	ldr	r3, [pc, #384]	; (10e18 <main+0x480>)
   10c98:	4798      	blx	r3
   10c9a:	1c02      	adds	r2, r0, #0
   10c9c:	4b63      	ldr	r3, [pc, #396]	; (10e2c <main+0x494>)
   10c9e:	601a      	str	r2, [r3, #0]

		if(axKalman > kalmanAX_max)
   10ca0:	4b49      	ldr	r3, [pc, #292]	; (10dc8 <main+0x430>)
   10ca2:	681a      	ldr	r2, [r3, #0]
   10ca4:	4b62      	ldr	r3, [pc, #392]	; (10e30 <main+0x498>)
   10ca6:	6819      	ldr	r1, [r3, #0]
   10ca8:	4b62      	ldr	r3, [pc, #392]	; (10e34 <main+0x49c>)
   10caa:	1c10      	adds	r0, r2, #0
   10cac:	4798      	blx	r3
   10cae:	1e03      	subs	r3, r0, #0
   10cb0:	d004      	beq.n	10cbc <main+0x324>
			kalmanAX_max = axKalman;
   10cb2:	4b45      	ldr	r3, [pc, #276]	; (10dc8 <main+0x430>)
   10cb4:	681a      	ldr	r2, [r3, #0]
   10cb6:	4b5e      	ldr	r3, [pc, #376]	; (10e30 <main+0x498>)
   10cb8:	601a      	str	r2, [r3, #0]
   10cba:	e00c      	b.n	10cd6 <main+0x33e>
		else if(axKalman < kalmanAX_min)
   10cbc:	4b42      	ldr	r3, [pc, #264]	; (10dc8 <main+0x430>)
   10cbe:	681a      	ldr	r2, [r3, #0]
   10cc0:	4b5d      	ldr	r3, [pc, #372]	; (10e38 <main+0x4a0>)
   10cc2:	6819      	ldr	r1, [r3, #0]
   10cc4:	4b5d      	ldr	r3, [pc, #372]	; (10e3c <main+0x4a4>)
   10cc6:	1c10      	adds	r0, r2, #0
   10cc8:	4798      	blx	r3
   10cca:	1e03      	subs	r3, r0, #0
   10ccc:	d003      	beq.n	10cd6 <main+0x33e>
			kalmanAX_min = axKalman;
   10cce:	4b3e      	ldr	r3, [pc, #248]	; (10dc8 <main+0x430>)
   10cd0:	681a      	ldr	r2, [r3, #0]
   10cd2:	4b59      	ldr	r3, [pc, #356]	; (10e38 <main+0x4a0>)
   10cd4:	601a      	str	r2, [r3, #0]

		if(ayKalman > kalmanAY_max)
   10cd6:	4b4c      	ldr	r3, [pc, #304]	; (10e08 <main+0x470>)
   10cd8:	681a      	ldr	r2, [r3, #0]
   10cda:	4b59      	ldr	r3, [pc, #356]	; (10e40 <main+0x4a8>)
   10cdc:	6819      	ldr	r1, [r3, #0]
   10cde:	4b55      	ldr	r3, [pc, #340]	; (10e34 <main+0x49c>)
   10ce0:	1c10      	adds	r0, r2, #0
   10ce2:	4798      	blx	r3
   10ce4:	1e03      	subs	r3, r0, #0
   10ce6:	d100      	bne.n	10cea <main+0x352>
   10ce8:	e0ac      	b.n	10e44 <main+0x4ac>
			kalmanAY_max = ayKalman;
   10cea:	4b47      	ldr	r3, [pc, #284]	; (10e08 <main+0x470>)
   10cec:	681a      	ldr	r2, [r3, #0]
   10cee:	4b54      	ldr	r3, [pc, #336]	; (10e40 <main+0x4a8>)
   10cf0:	601a      	str	r2, [r3, #0]
   10cf2:	e0b4      	b.n	10e5e <main+0x4c6>
   10cf4:	00007eb9 	.word	0x00007eb9
   10cf8:	0000b03d 	.word	0x0000b03d
   10cfc:	00010135 	.word	0x00010135
   10d00:	000101c5 	.word	0x000101c5
   10d04:	0000b0ed 	.word	0x0000b0ed
   10d08:	00010775 	.word	0x00010775
   10d0c:	000107ed 	.word	0x000107ed
   10d10:	00010971 	.word	0x00010971
   10d14:	0000fed1 	.word	0x0000fed1
   10d18:	00009385 	.word	0x00009385
   10d1c:	000094e9 	.word	0x000094e9
   10d20:	0000b5bd 	.word	0x0000b5bd
   10d24:	3dcccccd 	.word	0x3dcccccd
   10d28:	00013ec9 	.word	0x00013ec9
   10d2c:	00010659 	.word	0x00010659
   10d30:	0000e55d 	.word	0x0000e55d
   10d34:	0000eee1 	.word	0x0000eee1
   10d38:	0000eba9 	.word	0x0000eba9
   10d3c:	0000b515 	.word	0x0000b515
   10d40:	20000310 	.word	0x20000310
   10d44:	00010245 	.word	0x00010245
   10d48:	0001060d 	.word	0x0001060d
   10d4c:	0000b87d 	.word	0x0000b87d
   10d50:	20000370 	.word	0x20000370
   10d54:	00000206 	.word	0x00000206
   10d58:	20000a60 	.word	0x20000a60
   10d5c:	20000704 	.word	0x20000704
   10d60:	00006615 	.word	0x00006615
   10d64:	200003b0 	.word	0x200003b0
   10d68:	20000a40 	.word	0x20000a40
   10d6c:	20000a04 	.word	0x20000a04
   10d70:	2000097c 	.word	0x2000097c
   10d74:	20000794 	.word	0x20000794
   10d78:	20000978 	.word	0x20000978
   10d7c:	20000910 	.word	0x20000910
   10d80:	20000372 	.word	0x20000372
   10d84:	20000371 	.word	0x20000371
   10d88:	20000fb8 	.word	0x20000fb8
   10d8c:	000f4240 	.word	0x000f4240
   10d90:	fff0bdc0 	.word	0xfff0bdc0
   10d94:	0000d769 	.word	0x0000d769
   10d98:	2000030f 	.word	0x2000030f
   10d9c:	20000019 	.word	0x20000019
   10da0:	0000cd59 	.word	0x0000cd59
   10da4:	200000e4 	.word	0x200000e4
   10da8:	2000036b 	.word	0x2000036b
   10dac:	0000cfe1 	.word	0x0000cfe1
   10db0:	0000d15d 	.word	0x0000d15d
   10db4:	00009bed 	.word	0x00009bed
   10db8:	00009d25 	.word	0x00009d25
   10dbc:	00009cb9 	.word	0x00009cb9
   10dc0:	20000004 	.word	0x20000004
   10dc4:	0000a4a9 	.word	0x0000a4a9
   10dc8:	200003cc 	.word	0x200003cc
   10dcc:	200002fc 	.word	0x200002fc
   10dd0:	00015405 	.word	0x00015405
   10dd4:	0001508d 	.word	0x0001508d
   10dd8:	000153c5 	.word	0x000153c5
   10ddc:	ffffd8f1 	.word	0xffffd8f1
   10de0:	0000270f 	.word	0x0000270f
   10de4:	00013be9 	.word	0x00013be9
   10de8:	200003c8 	.word	0x200003c8
   10dec:	00013fa1 	.word	0x00013fa1
   10df0:	00013c69 	.word	0x00013c69
   10df4:	200003ca 	.word	0x200003ca
   10df8:	200003a4 	.word	0x200003a4
   10dfc:	00013b95 	.word	0x00013b95
   10e00:	000154a5 	.word	0x000154a5
   10e04:	000146dd 	.word	0x000146dd
   10e08:	200003d0 	.word	0x200003d0
   10e0c:	20000300 	.word	0x20000300
   10e10:	200003d4 	.word	0x200003d4
   10e14:	200002f6 	.word	0x200002f6
   10e18:	00009df1 	.word	0x00009df1
   10e1c:	200003d8 	.word	0x200003d8
   10e20:	200002f8 	.word	0x200002f8
   10e24:	200003dc 	.word	0x200003dc
   10e28:	200002fa 	.word	0x200002fa
   10e2c:	200003e0 	.word	0x200003e0
   10e30:	200000b8 	.word	0x200000b8
   10e34:	00014661 	.word	0x00014661
   10e38:	200000b4 	.word	0x200000b4
   10e3c:	00014639 	.word	0x00014639
   10e40:	200000c0 	.word	0x200000c0
		else if(ayKalman < kalmanAY_min)
   10e44:	4bbb      	ldr	r3, [pc, #748]	; (11134 <main+0x79c>)
   10e46:	681a      	ldr	r2, [r3, #0]
   10e48:	4bbb      	ldr	r3, [pc, #748]	; (11138 <main+0x7a0>)
   10e4a:	6819      	ldr	r1, [r3, #0]
   10e4c:	4bbb      	ldr	r3, [pc, #748]	; (1113c <main+0x7a4>)
   10e4e:	1c10      	adds	r0, r2, #0
   10e50:	4798      	blx	r3
   10e52:	1e03      	subs	r3, r0, #0
   10e54:	d003      	beq.n	10e5e <main+0x4c6>
			kalmanAY_min = ayKalman;
   10e56:	4bb7      	ldr	r3, [pc, #732]	; (11134 <main+0x79c>)
   10e58:	681a      	ldr	r2, [r3, #0]
   10e5a:	4bb7      	ldr	r3, [pc, #732]	; (11138 <main+0x7a0>)
   10e5c:	601a      	str	r2, [r3, #0]

		if(azKalman > kalmanAZ_max)
   10e5e:	4bb8      	ldr	r3, [pc, #736]	; (11140 <main+0x7a8>)
   10e60:	681a      	ldr	r2, [r3, #0]
   10e62:	4bb8      	ldr	r3, [pc, #736]	; (11144 <main+0x7ac>)
   10e64:	6819      	ldr	r1, [r3, #0]
   10e66:	4bb8      	ldr	r3, [pc, #736]	; (11148 <main+0x7b0>)
   10e68:	1c10      	adds	r0, r2, #0
   10e6a:	4798      	blx	r3
   10e6c:	1e03      	subs	r3, r0, #0
   10e6e:	d004      	beq.n	10e7a <main+0x4e2>
			kalmanAZ_max = azKalman;
   10e70:	4bb3      	ldr	r3, [pc, #716]	; (11140 <main+0x7a8>)
   10e72:	681a      	ldr	r2, [r3, #0]
   10e74:	4bb3      	ldr	r3, [pc, #716]	; (11144 <main+0x7ac>)
   10e76:	601a      	str	r2, [r3, #0]
   10e78:	e00c      	b.n	10e94 <main+0x4fc>
		else if(azKalman < kalmanAZ_min)
   10e7a:	4bb1      	ldr	r3, [pc, #708]	; (11140 <main+0x7a8>)
   10e7c:	681a      	ldr	r2, [r3, #0]
   10e7e:	4bb3      	ldr	r3, [pc, #716]	; (1114c <main+0x7b4>)
   10e80:	6819      	ldr	r1, [r3, #0]
   10e82:	4bae      	ldr	r3, [pc, #696]	; (1113c <main+0x7a4>)
   10e84:	1c10      	adds	r0, r2, #0
   10e86:	4798      	blx	r3
   10e88:	1e03      	subs	r3, r0, #0
   10e8a:	d003      	beq.n	10e94 <main+0x4fc>
			kalmanAZ_min = azKalman;
   10e8c:	4bac      	ldr	r3, [pc, #688]	; (11140 <main+0x7a8>)
   10e8e:	681a      	ldr	r2, [r3, #0]
   10e90:	4bae      	ldr	r3, [pc, #696]	; (1114c <main+0x7b4>)
   10e92:	601a      	str	r2, [r3, #0]
			
		if(gxKalman > kalmanGX_max)
   10e94:	4bae      	ldr	r3, [pc, #696]	; (11150 <main+0x7b8>)
   10e96:	681a      	ldr	r2, [r3, #0]
   10e98:	4bae      	ldr	r3, [pc, #696]	; (11154 <main+0x7bc>)
   10e9a:	6819      	ldr	r1, [r3, #0]
   10e9c:	4baa      	ldr	r3, [pc, #680]	; (11148 <main+0x7b0>)
   10e9e:	1c10      	adds	r0, r2, #0
   10ea0:	4798      	blx	r3
   10ea2:	1e03      	subs	r3, r0, #0
   10ea4:	d004      	beq.n	10eb0 <main+0x518>
			kalmanGX_max = gxKalman;
   10ea6:	4baa      	ldr	r3, [pc, #680]	; (11150 <main+0x7b8>)
   10ea8:	681a      	ldr	r2, [r3, #0]
   10eaa:	4baa      	ldr	r3, [pc, #680]	; (11154 <main+0x7bc>)
   10eac:	601a      	str	r2, [r3, #0]
   10eae:	e00c      	b.n	10eca <main+0x532>
		else if(gxKalman < kalmanGX_min)
   10eb0:	4ba7      	ldr	r3, [pc, #668]	; (11150 <main+0x7b8>)
   10eb2:	681a      	ldr	r2, [r3, #0]
   10eb4:	4ba8      	ldr	r3, [pc, #672]	; (11158 <main+0x7c0>)
   10eb6:	6819      	ldr	r1, [r3, #0]
   10eb8:	4ba0      	ldr	r3, [pc, #640]	; (1113c <main+0x7a4>)
   10eba:	1c10      	adds	r0, r2, #0
   10ebc:	4798      	blx	r3
   10ebe:	1e03      	subs	r3, r0, #0
   10ec0:	d003      	beq.n	10eca <main+0x532>
			kalmanGX_min = gxKalman;
   10ec2:	4ba3      	ldr	r3, [pc, #652]	; (11150 <main+0x7b8>)
   10ec4:	681a      	ldr	r2, [r3, #0]
   10ec6:	4ba4      	ldr	r3, [pc, #656]	; (11158 <main+0x7c0>)
   10ec8:	601a      	str	r2, [r3, #0]

		if(gyKalman > kalmanGY_max)
   10eca:	4ba4      	ldr	r3, [pc, #656]	; (1115c <main+0x7c4>)
   10ecc:	681a      	ldr	r2, [r3, #0]
   10ece:	4ba4      	ldr	r3, [pc, #656]	; (11160 <main+0x7c8>)
   10ed0:	6819      	ldr	r1, [r3, #0]
   10ed2:	4b9d      	ldr	r3, [pc, #628]	; (11148 <main+0x7b0>)
   10ed4:	1c10      	adds	r0, r2, #0
   10ed6:	4798      	blx	r3
   10ed8:	1e03      	subs	r3, r0, #0
   10eda:	d004      	beq.n	10ee6 <main+0x54e>
			kalmanGY_max = gyKalman;
   10edc:	4b9f      	ldr	r3, [pc, #636]	; (1115c <main+0x7c4>)
   10ede:	681a      	ldr	r2, [r3, #0]
   10ee0:	4b9f      	ldr	r3, [pc, #636]	; (11160 <main+0x7c8>)
   10ee2:	601a      	str	r2, [r3, #0]
   10ee4:	e00c      	b.n	10f00 <main+0x568>
		else if(gyKalman < kalmanGY_min)
   10ee6:	4b9d      	ldr	r3, [pc, #628]	; (1115c <main+0x7c4>)
   10ee8:	681a      	ldr	r2, [r3, #0]
   10eea:	4b9e      	ldr	r3, [pc, #632]	; (11164 <main+0x7cc>)
   10eec:	6819      	ldr	r1, [r3, #0]
   10eee:	4b93      	ldr	r3, [pc, #588]	; (1113c <main+0x7a4>)
   10ef0:	1c10      	adds	r0, r2, #0
   10ef2:	4798      	blx	r3
   10ef4:	1e03      	subs	r3, r0, #0
   10ef6:	d003      	beq.n	10f00 <main+0x568>
			kalmanGY_min = gyKalman;
   10ef8:	4b98      	ldr	r3, [pc, #608]	; (1115c <main+0x7c4>)
   10efa:	681a      	ldr	r2, [r3, #0]
   10efc:	4b99      	ldr	r3, [pc, #612]	; (11164 <main+0x7cc>)
   10efe:	601a      	str	r2, [r3, #0]

		if(gzKalman > kalmanAZ_max)
   10f00:	4b99      	ldr	r3, [pc, #612]	; (11168 <main+0x7d0>)
   10f02:	681a      	ldr	r2, [r3, #0]
   10f04:	4b8f      	ldr	r3, [pc, #572]	; (11144 <main+0x7ac>)
   10f06:	6819      	ldr	r1, [r3, #0]
   10f08:	4b8f      	ldr	r3, [pc, #572]	; (11148 <main+0x7b0>)
   10f0a:	1c10      	adds	r0, r2, #0
   10f0c:	4798      	blx	r3
   10f0e:	1e03      	subs	r3, r0, #0
   10f10:	d004      	beq.n	10f1c <main+0x584>
			kalmanGZ_max = gzKalman;
   10f12:	4b95      	ldr	r3, [pc, #596]	; (11168 <main+0x7d0>)
   10f14:	681a      	ldr	r2, [r3, #0]
   10f16:	4b95      	ldr	r3, [pc, #596]	; (1116c <main+0x7d4>)
   10f18:	601a      	str	r2, [r3, #0]
   10f1a:	e00c      	b.n	10f36 <main+0x59e>
		else if(gzKalman < kalmanGZ_min)
   10f1c:	4b92      	ldr	r3, [pc, #584]	; (11168 <main+0x7d0>)
   10f1e:	681a      	ldr	r2, [r3, #0]
   10f20:	4b93      	ldr	r3, [pc, #588]	; (11170 <main+0x7d8>)
   10f22:	6819      	ldr	r1, [r3, #0]
   10f24:	4b85      	ldr	r3, [pc, #532]	; (1113c <main+0x7a4>)
   10f26:	1c10      	adds	r0, r2, #0
   10f28:	4798      	blx	r3
   10f2a:	1e03      	subs	r3, r0, #0
   10f2c:	d003      	beq.n	10f36 <main+0x59e>
			kalmanGZ_min = gzKalman;
   10f2e:	4b8e      	ldr	r3, [pc, #568]	; (11168 <main+0x7d0>)
   10f30:	681a      	ldr	r2, [r3, #0]
   10f32:	4b8f      	ldr	r3, [pc, #572]	; (11170 <main+0x7d8>)
   10f34:	601a      	str	r2, [r3, #0]

		headingTime = millis();
   10f36:	4b8f      	ldr	r3, [pc, #572]	; (11174 <main+0x7dc>)
   10f38:	4798      	blx	r3
   10f3a:	0003      	movs	r3, r0
   10f3c:	623b      	str	r3, [r7, #32]
		if(abs(gzKalman) >= 0.5){
   10f3e:	4b8a      	ldr	r3, [pc, #552]	; (11168 <main+0x7d0>)
   10f40:	681a      	ldr	r2, [r3, #0]
   10f42:	4b8d      	ldr	r3, [pc, #564]	; (11178 <main+0x7e0>)
   10f44:	1c10      	adds	r0, r2, #0
   10f46:	4798      	blx	r3
   10f48:	0003      	movs	r3, r0
   10f4a:	17d9      	asrs	r1, r3, #31
   10f4c:	185a      	adds	r2, r3, r1
   10f4e:	404a      	eors	r2, r1
   10f50:	4b8a      	ldr	r3, [pc, #552]	; (1117c <main+0x7e4>)
   10f52:	0010      	movs	r0, r2
   10f54:	4798      	blx	r3
   10f56:	4c8a      	ldr	r4, [pc, #552]	; (11180 <main+0x7e8>)
   10f58:	2200      	movs	r2, #0
   10f5a:	4b8a      	ldr	r3, [pc, #552]	; (11184 <main+0x7ec>)
   10f5c:	47a0      	blx	r4
   10f5e:	1e03      	subs	r3, r0, #0
   10f60:	d039      	beq.n	10fd6 <main+0x63e>
			if(headingTime < lheadingTime){
   10f62:	6a3a      	ldr	r2, [r7, #32]
   10f64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   10f66:	429a      	cmp	r2, r3
   10f68:	d21b      	bcs.n	10fa2 <main+0x60a>
				heading += (gzKalman) * (((float)(headingTime + (0xFFFFFFFF - lheadingTime)))/1000);
   10f6a:	6a3a      	ldr	r2, [r7, #32]
   10f6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   10f6e:	1ad3      	subs	r3, r2, r3
   10f70:	1e5a      	subs	r2, r3, #1
   10f72:	4b85      	ldr	r3, [pc, #532]	; (11188 <main+0x7f0>)
   10f74:	0010      	movs	r0, r2
   10f76:	4798      	blx	r3
   10f78:	1c02      	adds	r2, r0, #0
   10f7a:	4b84      	ldr	r3, [pc, #528]	; (1118c <main+0x7f4>)
   10f7c:	4984      	ldr	r1, [pc, #528]	; (11190 <main+0x7f8>)
   10f7e:	1c10      	adds	r0, r2, #0
   10f80:	4798      	blx	r3
   10f82:	1c03      	adds	r3, r0, #0
   10f84:	1c18      	adds	r0, r3, #0
   10f86:	4b78      	ldr	r3, [pc, #480]	; (11168 <main+0x7d0>)
   10f88:	681a      	ldr	r2, [r3, #0]
   10f8a:	4b82      	ldr	r3, [pc, #520]	; (11194 <main+0x7fc>)
   10f8c:	1c11      	adds	r1, r2, #0
   10f8e:	4798      	blx	r3
   10f90:	1c03      	adds	r3, r0, #0
   10f92:	1c1a      	adds	r2, r3, #0
   10f94:	4b80      	ldr	r3, [pc, #512]	; (11198 <main+0x800>)
   10f96:	1c11      	adds	r1, r2, #0
   10f98:	6c78      	ldr	r0, [r7, #68]	; 0x44
   10f9a:	4798      	blx	r3
   10f9c:	1c03      	adds	r3, r0, #0
   10f9e:	647b      	str	r3, [r7, #68]	; 0x44
   10fa0:	e019      	b.n	10fd6 <main+0x63e>
			}
			else
				heading += (gzKalman) * (((float)(headingTime - lheadingTime))/1000);
   10fa2:	6a3a      	ldr	r2, [r7, #32]
   10fa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   10fa6:	1ad2      	subs	r2, r2, r3
   10fa8:	4b77      	ldr	r3, [pc, #476]	; (11188 <main+0x7f0>)
   10faa:	0010      	movs	r0, r2
   10fac:	4798      	blx	r3
   10fae:	1c02      	adds	r2, r0, #0
   10fb0:	4b76      	ldr	r3, [pc, #472]	; (1118c <main+0x7f4>)
   10fb2:	4977      	ldr	r1, [pc, #476]	; (11190 <main+0x7f8>)
   10fb4:	1c10      	adds	r0, r2, #0
   10fb6:	4798      	blx	r3
   10fb8:	1c03      	adds	r3, r0, #0
   10fba:	1c18      	adds	r0, r3, #0
   10fbc:	4b6a      	ldr	r3, [pc, #424]	; (11168 <main+0x7d0>)
   10fbe:	681a      	ldr	r2, [r3, #0]
   10fc0:	4b74      	ldr	r3, [pc, #464]	; (11194 <main+0x7fc>)
   10fc2:	1c11      	adds	r1, r2, #0
   10fc4:	4798      	blx	r3
   10fc6:	1c03      	adds	r3, r0, #0
   10fc8:	1c1a      	adds	r2, r3, #0
   10fca:	4b73      	ldr	r3, [pc, #460]	; (11198 <main+0x800>)
   10fcc:	1c11      	adds	r1, r2, #0
   10fce:	6c78      	ldr	r0, [r7, #68]	; 0x44
   10fd0:	4798      	blx	r3
   10fd2:	1c03      	adds	r3, r0, #0
   10fd4:	647b      	str	r3, [r7, #68]	; 0x44
		}
		lheadingTime = headingTime;
   10fd6:	6a3b      	ldr	r3, [r7, #32]
   10fd8:	643b      	str	r3, [r7, #64]	; 0x40
		if(heading < 0)
   10fda:	4b58      	ldr	r3, [pc, #352]	; (1113c <main+0x7a4>)
   10fdc:	2100      	movs	r1, #0
   10fde:	6c78      	ldr	r0, [r7, #68]	; 0x44
   10fe0:	4798      	blx	r3
   10fe2:	1e03      	subs	r3, r0, #0
   10fe4:	d006      	beq.n	10ff4 <main+0x65c>
			heading = 360 + heading;
   10fe6:	4b6c      	ldr	r3, [pc, #432]	; (11198 <main+0x800>)
   10fe8:	496c      	ldr	r1, [pc, #432]	; (1119c <main+0x804>)
   10fea:	6c78      	ldr	r0, [r7, #68]	; 0x44
   10fec:	4798      	blx	r3
   10fee:	1c03      	adds	r3, r0, #0
   10ff0:	647b      	str	r3, [r7, #68]	; 0x44
   10ff2:	e00b      	b.n	1100c <main+0x674>
		else if(heading > 360)
   10ff4:	4b54      	ldr	r3, [pc, #336]	; (11148 <main+0x7b0>)
   10ff6:	4969      	ldr	r1, [pc, #420]	; (1119c <main+0x804>)
   10ff8:	6c78      	ldr	r0, [r7, #68]	; 0x44
   10ffa:	4798      	blx	r3
   10ffc:	1e03      	subs	r3, r0, #0
   10ffe:	d005      	beq.n	1100c <main+0x674>
			heading = heading - 360;
   11000:	4b67      	ldr	r3, [pc, #412]	; (111a0 <main+0x808>)
   11002:	4966      	ldr	r1, [pc, #408]	; (1119c <main+0x804>)
   11004:	6c78      	ldr	r0, [r7, #68]	; 0x44
   11006:	4798      	blx	r3
   11008:	1c03      	adds	r3, r0, #0
   1100a:	647b      	str	r3, [r7, #68]	; 0x44

		
		if(BLE_TX_TIME>millis())
   1100c:	4b59      	ldr	r3, [pc, #356]	; (11174 <main+0x7dc>)
   1100e:	4798      	blx	r3
   11010:	0002      	movs	r2, r0
   11012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11014:	429a      	cmp	r2, r3
   11016:	d201      	bcs.n	1101c <main+0x684>
			BLE_TX_TIME = 0;
   11018:	2300      	movs	r3, #0
   1101a:	63bb      	str	r3, [r7, #56]	; 0x38

		if(SEND_CONTINUOUS && app_remote_check == 0 &&((millis()-BLE_TX_TIME) >= BLE_TX_DELAY))
   1101c:	4b61      	ldr	r3, [pc, #388]	; (111a4 <main+0x80c>)
   1101e:	781b      	ldrb	r3, [r3, #0]
   11020:	2b00      	cmp	r3, #0
   11022:	d100      	bne.n	11026 <main+0x68e>
   11024:	e2ac      	b.n	11580 <main+0xbe8>
   11026:	4b60      	ldr	r3, [pc, #384]	; (111a8 <main+0x810>)
   11028:	781b      	ldrb	r3, [r3, #0]
   1102a:	2b00      	cmp	r3, #0
   1102c:	d000      	beq.n	11030 <main+0x698>
   1102e:	e2a7      	b.n	11580 <main+0xbe8>
   11030:	4b50      	ldr	r3, [pc, #320]	; (11174 <main+0x7dc>)
   11032:	4798      	blx	r3
   11034:	0002      	movs	r2, r0
   11036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11038:	1ad2      	subs	r2, r2, r3
   1103a:	231e      	movs	r3, #30
   1103c:	18fb      	adds	r3, r7, r3
   1103e:	881b      	ldrh	r3, [r3, #0]
   11040:	429a      	cmp	r2, r3
   11042:	d200      	bcs.n	11046 <main+0x6ae>
   11044:	e29c      	b.n	11580 <main+0xbe8>
		{
			switch(BLE_TX_INDEX){
   11046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   11048:	2b01      	cmp	r3, #1
   1104a:	d100      	bne.n	1104e <main+0x6b6>
   1104c:	e0b6      	b.n	111bc <main+0x824>
   1104e:	dc02      	bgt.n	11056 <main+0x6be>
   11050:	2b00      	cmp	r3, #0
   11052:	d007      	beq.n	11064 <main+0x6cc>
   11054:	e25a      	b.n	1150c <main+0xb74>
   11056:	2b02      	cmp	r3, #2
   11058:	d100      	bne.n	1105c <main+0x6c4>
   1105a:	e116      	b.n	1128a <main+0x8f2>
   1105c:	2b03      	cmp	r3, #3
   1105e:	d100      	bne.n	11062 <main+0x6ca>
   11060:	e1c1      	b.n	113e6 <main+0xa4e>
   11062:	e253      	b.n	1150c <main+0xb74>
				case 0:
					ble_write_buffer[0] = 0x11;
   11064:	4b51      	ldr	r3, [pc, #324]	; (111ac <main+0x814>)
   11066:	2211      	movs	r2, #17
   11068:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = latest_vesc_vals.avg_input_current & 0xFF;
   1106a:	4b51      	ldr	r3, [pc, #324]	; (111b0 <main+0x818>)
   1106c:	689b      	ldr	r3, [r3, #8]
   1106e:	b2da      	uxtb	r2, r3
   11070:	4b4e      	ldr	r3, [pc, #312]	; (111ac <main+0x814>)
   11072:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = (latest_vesc_vals.avg_input_current & 0xFF00) >> 8;
   11074:	4b4e      	ldr	r3, [pc, #312]	; (111b0 <main+0x818>)
   11076:	689b      	ldr	r3, [r3, #8]
   11078:	121b      	asrs	r3, r3, #8
   1107a:	b2da      	uxtb	r2, r3
   1107c:	4b4b      	ldr	r3, [pc, #300]	; (111ac <main+0x814>)
   1107e:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x12;
   11080:	4b4a      	ldr	r3, [pc, #296]	; (111ac <main+0x814>)
   11082:	2212      	movs	r2, #18
   11084:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = latest_vesc_vals.INPUT_VOLTAGE;
   11086:	4b4a      	ldr	r3, [pc, #296]	; (111b0 <main+0x818>)
   11088:	2214      	movs	r2, #20
   1108a:	5e9b      	ldrsh	r3, [r3, r2]
   1108c:	b2da      	uxtb	r2, r3
   1108e:	4b47      	ldr	r3, [pc, #284]	; (111ac <main+0x814>)
   11090:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = (latest_vesc_vals.INPUT_VOLTAGE & 0xFF00) >> 8;
   11092:	4b47      	ldr	r3, [pc, #284]	; (111b0 <main+0x818>)
   11094:	2214      	movs	r2, #20
   11096:	5e9b      	ldrsh	r3, [r3, r2]
   11098:	121b      	asrs	r3, r3, #8
   1109a:	b2da      	uxtb	r2, r3
   1109c:	4b43      	ldr	r3, [pc, #268]	; (111ac <main+0x814>)
   1109e:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = 0x13;
   110a0:	4b42      	ldr	r3, [pc, #264]	; (111ac <main+0x814>)
   110a2:	2213      	movs	r2, #19
   110a4:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = latest_vesc_vals.avg_motor_current;
   110a6:	4b42      	ldr	r3, [pc, #264]	; (111b0 <main+0x818>)
   110a8:	685b      	ldr	r3, [r3, #4]
   110aa:	b2da      	uxtb	r2, r3
   110ac:	4b3f      	ldr	r3, [pc, #252]	; (111ac <main+0x814>)
   110ae:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = (latest_vesc_vals.avg_motor_current & 0xFF00) >> 8;
   110b0:	4b3f      	ldr	r3, [pc, #252]	; (111b0 <main+0x818>)
   110b2:	685b      	ldr	r3, [r3, #4]
   110b4:	121b      	asrs	r3, r3, #8
   110b6:	b2da      	uxtb	r2, r3
   110b8:	4b3c      	ldr	r3, [pc, #240]	; (111ac <main+0x814>)
   110ba:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = 0x14;
   110bc:	4b3b      	ldr	r3, [pc, #236]	; (111ac <main+0x814>)
   110be:	2214      	movs	r2, #20
   110c0:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = latest_vesc_vals.temp_fet_filtered;
   110c2:	4b3b      	ldr	r3, [pc, #236]	; (111b0 <main+0x818>)
   110c4:	2200      	movs	r2, #0
   110c6:	5e9b      	ldrsh	r3, [r3, r2]
   110c8:	b2da      	uxtb	r2, r3
   110ca:	4b38      	ldr	r3, [pc, #224]	; (111ac <main+0x814>)
   110cc:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (latest_vesc_vals.temp_fet_filtered & 0xFF00) >> 8;
   110ce:	4b38      	ldr	r3, [pc, #224]	; (111b0 <main+0x818>)
   110d0:	2200      	movs	r2, #0
   110d2:	5e9b      	ldrsh	r3, [r3, r2]
   110d4:	121b      	asrs	r3, r3, #8
   110d6:	b2da      	uxtb	r2, r3
   110d8:	4b34      	ldr	r3, [pc, #208]	; (111ac <main+0x814>)
   110da:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x15;
   110dc:	4b33      	ldr	r3, [pc, #204]	; (111ac <main+0x814>)
   110de:	2215      	movs	r2, #21
   110e0:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = latest_vesc_vals.duty_cycle;
   110e2:	4b33      	ldr	r3, [pc, #204]	; (111b0 <main+0x818>)
   110e4:	220c      	movs	r2, #12
   110e6:	5e9b      	ldrsh	r3, [r3, r2]
   110e8:	b2da      	uxtb	r2, r3
   110ea:	4b30      	ldr	r3, [pc, #192]	; (111ac <main+0x814>)
   110ec:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (latest_vesc_vals.duty_cycle & 0xFF00) >> 8;
   110ee:	4b30      	ldr	r3, [pc, #192]	; (111b0 <main+0x818>)
   110f0:	220c      	movs	r2, #12
   110f2:	5e9b      	ldrsh	r3, [r3, r2]
   110f4:	121b      	asrs	r3, r3, #8
   110f6:	b2da      	uxtb	r2, r3
   110f8:	4b2c      	ldr	r3, [pc, #176]	; (111ac <main+0x814>)
   110fa:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = 0x16;
   110fc:	4b2b      	ldr	r3, [pc, #172]	; (111ac <main+0x814>)
   110fe:	2216      	movs	r2, #22
   11100:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = (latest_vesc_vals.rpm & 0xFF);
   11102:	4b2b      	ldr	r3, [pc, #172]	; (111b0 <main+0x818>)
   11104:	691b      	ldr	r3, [r3, #16]
   11106:	b2da      	uxtb	r2, r3
   11108:	4b28      	ldr	r3, [pc, #160]	; (111ac <main+0x814>)
   1110a:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = (latest_vesc_vals.rpm & 0xFF00) >> 8;
   1110c:	4b28      	ldr	r3, [pc, #160]	; (111b0 <main+0x818>)
   1110e:	691b      	ldr	r3, [r3, #16]
   11110:	121b      	asrs	r3, r3, #8
   11112:	b2da      	uxtb	r2, r3
   11114:	4b25      	ldr	r3, [pc, #148]	; (111ac <main+0x814>)
   11116:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = (latest_vesc_vals.rpm & 0xFF0000) >> 16;
   11118:	4b25      	ldr	r3, [pc, #148]	; (111b0 <main+0x818>)
   1111a:	691b      	ldr	r3, [r3, #16]
   1111c:	141b      	asrs	r3, r3, #16
   1111e:	b2da      	uxtb	r2, r3
   11120:	4b22      	ldr	r3, [pc, #136]	; (111ac <main+0x814>)
   11122:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_wait(&ble_usart, ble_write_buffer, 19);
   11124:	4921      	ldr	r1, [pc, #132]	; (111ac <main+0x814>)
   11126:	4b23      	ldr	r3, [pc, #140]	; (111b4 <main+0x81c>)
   11128:	2213      	movs	r2, #19
   1112a:	0018      	movs	r0, r3
   1112c:	4b22      	ldr	r3, [pc, #136]	; (111b8 <main+0x820>)
   1112e:	4798      	blx	r3
					break;
   11130:	e1ec      	b.n	1150c <main+0xb74>
   11132:	46c0      	nop			; (mov r8, r8)
   11134:	200003d0 	.word	0x200003d0
   11138:	200000bc 	.word	0x200000bc
   1113c:	00014639 	.word	0x00014639
   11140:	200003d4 	.word	0x200003d4
   11144:	200000c8 	.word	0x200000c8
   11148:	00014661 	.word	0x00014661
   1114c:	200000c4 	.word	0x200000c4
   11150:	200003d8 	.word	0x200003d8
   11154:	200000d0 	.word	0x200000d0
   11158:	200000cc 	.word	0x200000cc
   1115c:	200003dc 	.word	0x200003dc
   11160:	200000d8 	.word	0x200000d8
   11164:	200000d4 	.word	0x200000d4
   11168:	200003e0 	.word	0x200003e0
   1116c:	200000e0 	.word	0x200000e0
   11170:	200000dc 	.word	0x200000dc
   11174:	0000b095 	.word	0x0000b095
   11178:	000153c5 	.word	0x000153c5
   1117c:	00016f4d 	.word	0x00016f4d
   11180:	00014601 	.word	0x00014601
   11184:	3fe00000 	.word	0x3fe00000
   11188:	000154a5 	.word	0x000154a5
   1118c:	00014a6d 	.word	0x00014a6d
   11190:	447a0000 	.word	0x447a0000
   11194:	00014e4d 	.word	0x00014e4d
   11198:	00014749 	.word	0x00014749
   1119c:	43b40000 	.word	0x43b40000
   111a0:	0001508d 	.word	0x0001508d
   111a4:	200000e4 	.word	0x200000e4
   111a8:	200003f0 	.word	0x200003f0
   111ac:	20000910 	.word	0x20000910
   111b0:	20000940 	.word	0x20000940
   111b4:	200004a0 	.word	0x200004a0
   111b8:	000063bd 	.word	0x000063bd
				case 1:
					ble_write_buffer[0] = 0x17;
   111bc:	4bda      	ldr	r3, [pc, #872]	; (11528 <main+0xb90>)
   111be:	2217      	movs	r2, #23
   111c0:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = (latest_vesc_vals.amp_hours & 0xFF);
   111c2:	4bda      	ldr	r3, [pc, #872]	; (1152c <main+0xb94>)
   111c4:	699b      	ldr	r3, [r3, #24]
   111c6:	b2da      	uxtb	r2, r3
   111c8:	4bd7      	ldr	r3, [pc, #860]	; (11528 <main+0xb90>)
   111ca:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = (latest_vesc_vals.amp_hours & 0xFF00) >> 8;
   111cc:	4bd7      	ldr	r3, [pc, #860]	; (1152c <main+0xb94>)
   111ce:	699b      	ldr	r3, [r3, #24]
   111d0:	121b      	asrs	r3, r3, #8
   111d2:	b2da      	uxtb	r2, r3
   111d4:	4bd4      	ldr	r3, [pc, #848]	; (11528 <main+0xb90>)
   111d6:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = (latest_vesc_vals.amp_hours & 0xFF0000) >> 16;
   111d8:	4bd4      	ldr	r3, [pc, #848]	; (1152c <main+0xb94>)
   111da:	699b      	ldr	r3, [r3, #24]
   111dc:	141b      	asrs	r3, r3, #16
   111de:	b2da      	uxtb	r2, r3
   111e0:	4bd1      	ldr	r3, [pc, #836]	; (11528 <main+0xb90>)
   111e2:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = 0x18;
   111e4:	4bd0      	ldr	r3, [pc, #832]	; (11528 <main+0xb90>)
   111e6:	2218      	movs	r2, #24
   111e8:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = (latest_vesc_vals.amp_hours_charged & 0xFF);
   111ea:	4bd0      	ldr	r3, [pc, #832]	; (1152c <main+0xb94>)
   111ec:	69db      	ldr	r3, [r3, #28]
   111ee:	b2da      	uxtb	r2, r3
   111f0:	4bcd      	ldr	r3, [pc, #820]	; (11528 <main+0xb90>)
   111f2:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = (latest_vesc_vals.amp_hours_charged & 0xFF00) >> 8;
   111f4:	4bcd      	ldr	r3, [pc, #820]	; (1152c <main+0xb94>)
   111f6:	69db      	ldr	r3, [r3, #28]
   111f8:	121b      	asrs	r3, r3, #8
   111fa:	b2da      	uxtb	r2, r3
   111fc:	4bca      	ldr	r3, [pc, #808]	; (11528 <main+0xb90>)
   111fe:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = (latest_vesc_vals.amp_hours_charged & 0xFF0000) >> 16;
   11200:	4bca      	ldr	r3, [pc, #808]	; (1152c <main+0xb94>)
   11202:	69db      	ldr	r3, [r3, #28]
   11204:	141b      	asrs	r3, r3, #16
   11206:	b2da      	uxtb	r2, r3
   11208:	4bc7      	ldr	r3, [pc, #796]	; (11528 <main+0xb90>)
   1120a:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = 0x19;
   1120c:	4bc6      	ldr	r3, [pc, #792]	; (11528 <main+0xb90>)
   1120e:	2219      	movs	r2, #25
   11210:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = (latest_vesc_vals.watt_hours & 0xFF);
   11212:	4bc6      	ldr	r3, [pc, #792]	; (1152c <main+0xb94>)
   11214:	6a1b      	ldr	r3, [r3, #32]
   11216:	b2da      	uxtb	r2, r3
   11218:	4bc3      	ldr	r3, [pc, #780]	; (11528 <main+0xb90>)
   1121a:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = (latest_vesc_vals.watt_hours & 0xFF00) >> 8;
   1121c:	4bc3      	ldr	r3, [pc, #780]	; (1152c <main+0xb94>)
   1121e:	6a1b      	ldr	r3, [r3, #32]
   11220:	121b      	asrs	r3, r3, #8
   11222:	b2da      	uxtb	r2, r3
   11224:	4bc0      	ldr	r3, [pc, #768]	; (11528 <main+0xb90>)
   11226:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (latest_vesc_vals.watt_hours & 0xFF0000) >> 16;
   11228:	4bc0      	ldr	r3, [pc, #768]	; (1152c <main+0xb94>)
   1122a:	6a1b      	ldr	r3, [r3, #32]
   1122c:	141b      	asrs	r3, r3, #16
   1122e:	b2da      	uxtb	r2, r3
   11230:	4bbd      	ldr	r3, [pc, #756]	; (11528 <main+0xb90>)
   11232:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x1A;
   11234:	4bbc      	ldr	r3, [pc, #752]	; (11528 <main+0xb90>)
   11236:	221a      	movs	r2, #26
   11238:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = (latest_vesc_vals.watt_hours_charged & 0xFF);
   1123a:	4bbc      	ldr	r3, [pc, #752]	; (1152c <main+0xb94>)
   1123c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1123e:	b2da      	uxtb	r2, r3
   11240:	4bb9      	ldr	r3, [pc, #740]	; (11528 <main+0xb90>)
   11242:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (latest_vesc_vals.watt_hours_charged & 0xFF00) >> 8;
   11244:	4bb9      	ldr	r3, [pc, #740]	; (1152c <main+0xb94>)
   11246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   11248:	121b      	asrs	r3, r3, #8
   1124a:	b2da      	uxtb	r2, r3
   1124c:	4bb6      	ldr	r3, [pc, #728]	; (11528 <main+0xb90>)
   1124e:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = (latest_vesc_vals.watt_hours_charged & 0xFF0000) >> 16;
   11250:	4bb6      	ldr	r3, [pc, #728]	; (1152c <main+0xb94>)
   11252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   11254:	141b      	asrs	r3, r3, #16
   11256:	b2da      	uxtb	r2, r3
   11258:	4bb3      	ldr	r3, [pc, #716]	; (11528 <main+0xb90>)
   1125a:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = 0x1B;
   1125c:	4bb2      	ldr	r3, [pc, #712]	; (11528 <main+0xb90>)
   1125e:	221b      	movs	r2, #27
   11260:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = latest_vesc_vals.fault;
   11262:	4bb2      	ldr	r3, [pc, #712]	; (1152c <main+0xb94>)
   11264:	222c      	movs	r2, #44	; 0x2c
   11266:	569b      	ldrsb	r3, [r3, r2]
   11268:	b2da      	uxtb	r2, r3
   1126a:	4baf      	ldr	r3, [pc, #700]	; (11528 <main+0xb90>)
   1126c:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = 0x21;
   1126e:	4bae      	ldr	r3, [pc, #696]	; (11528 <main+0xb90>)
   11270:	2221      	movs	r2, #33	; 0x21
   11272:	749a      	strb	r2, [r3, #18]
					ble_write_buffer[19] = remote_x;
   11274:	4bae      	ldr	r3, [pc, #696]	; (11530 <main+0xb98>)
   11276:	781a      	ldrb	r2, [r3, #0]
   11278:	4bab      	ldr	r3, [pc, #684]	; (11528 <main+0xb90>)
   1127a:	74da      	strb	r2, [r3, #19]
					usart_write_buffer_wait(&ble_usart, ble_write_buffer, 20);
   1127c:	49aa      	ldr	r1, [pc, #680]	; (11528 <main+0xb90>)
   1127e:	4bad      	ldr	r3, [pc, #692]	; (11534 <main+0xb9c>)
   11280:	2214      	movs	r2, #20
   11282:	0018      	movs	r0, r3
   11284:	4bac      	ldr	r3, [pc, #688]	; (11538 <main+0xba0>)
   11286:	4798      	blx	r3
					break;
   11288:	e140      	b.n	1150c <main+0xb74>
				case 2:
					ble_write_buffer[0] = 0x2E;
   1128a:	4ba7      	ldr	r3, [pc, #668]	; (11528 <main+0xb90>)
   1128c:	222e      	movs	r2, #46	; 0x2e
   1128e:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = ((uint16_t)(heading*10) & 0xFF); // Heading
   11290:	4baa      	ldr	r3, [pc, #680]	; (1153c <main+0xba4>)
   11292:	49ab      	ldr	r1, [pc, #684]	; (11540 <main+0xba8>)
   11294:	6c78      	ldr	r0, [r7, #68]	; 0x44
   11296:	4798      	blx	r3
   11298:	1c03      	adds	r3, r0, #0
   1129a:	1c1a      	adds	r2, r3, #0
   1129c:	4ba9      	ldr	r3, [pc, #676]	; (11544 <main+0xbac>)
   1129e:	1c10      	adds	r0, r2, #0
   112a0:	4798      	blx	r3
   112a2:	0003      	movs	r3, r0
   112a4:	b29b      	uxth	r3, r3
   112a6:	b2da      	uxtb	r2, r3
   112a8:	4b9f      	ldr	r3, [pc, #636]	; (11528 <main+0xb90>)
   112aa:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = ((uint16_t)(heading*10) & 0xFF00) >> 8; // Heading
   112ac:	4ba3      	ldr	r3, [pc, #652]	; (1153c <main+0xba4>)
   112ae:	49a4      	ldr	r1, [pc, #656]	; (11540 <main+0xba8>)
   112b0:	6c78      	ldr	r0, [r7, #68]	; 0x44
   112b2:	4798      	blx	r3
   112b4:	1c03      	adds	r3, r0, #0
   112b6:	1c1a      	adds	r2, r3, #0
   112b8:	4ba2      	ldr	r3, [pc, #648]	; (11544 <main+0xbac>)
   112ba:	1c10      	adds	r0, r2, #0
   112bc:	4798      	blx	r3
   112be:	0003      	movs	r3, r0
   112c0:	b29b      	uxth	r3, r3
   112c2:	0a1b      	lsrs	r3, r3, #8
   112c4:	b29b      	uxth	r3, r3
   112c6:	b2da      	uxtb	r2, r3
   112c8:	4b97      	ldr	r3, [pc, #604]	; (11528 <main+0xb90>)
   112ca:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x22;
   112cc:	4b96      	ldr	r3, [pc, #600]	; (11528 <main+0xb90>)
   112ce:	2222      	movs	r2, #34	; 0x22
   112d0:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = remote_y;
   112d2:	4b9d      	ldr	r3, [pc, #628]	; (11548 <main+0xbb0>)
   112d4:	781a      	ldrb	r2, [r3, #0]
   112d6:	4b94      	ldr	r3, [pc, #592]	; (11528 <main+0xb90>)
   112d8:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = 0x23;
   112da:	4b93      	ldr	r3, [pc, #588]	; (11528 <main+0xb90>)
   112dc:	2223      	movs	r2, #35	; 0x23
   112de:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = (remote_btn_state | (REMOTE_TYPE << 1));
   112e0:	4b9a      	ldr	r3, [pc, #616]	; (1154c <main+0xbb4>)
   112e2:	781b      	ldrb	r3, [r3, #0]
   112e4:	005b      	lsls	r3, r3, #1
   112e6:	b25a      	sxtb	r2, r3
   112e8:	4b99      	ldr	r3, [pc, #612]	; (11550 <main+0xbb8>)
   112ea:	781b      	ldrb	r3, [r3, #0]
   112ec:	b25b      	sxtb	r3, r3
   112ee:	4313      	orrs	r3, r2
   112f0:	b25b      	sxtb	r3, r3
   112f2:	b2da      	uxtb	r2, r3
   112f4:	4b8c      	ldr	r3, [pc, #560]	; (11528 <main+0xb90>)
   112f6:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = 0x24;
   112f8:	4b8b      	ldr	r3, [pc, #556]	; (11528 <main+0xb90>)
   112fa:	2224      	movs	r2, #36	; 0x24
   112fc:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = ((uint16_t)axKalman & 0xFF); // Accel X
   112fe:	4b95      	ldr	r3, [pc, #596]	; (11554 <main+0xbbc>)
   11300:	681a      	ldr	r2, [r3, #0]
   11302:	4b90      	ldr	r3, [pc, #576]	; (11544 <main+0xbac>)
   11304:	1c10      	adds	r0, r2, #0
   11306:	4798      	blx	r3
   11308:	0003      	movs	r3, r0
   1130a:	b29b      	uxth	r3, r3
   1130c:	b2da      	uxtb	r2, r3
   1130e:	4b86      	ldr	r3, [pc, #536]	; (11528 <main+0xb90>)
   11310:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = ((uint16_t)axKalman & 0xFF00) >> 8; // Accel X
   11312:	4b90      	ldr	r3, [pc, #576]	; (11554 <main+0xbbc>)
   11314:	681a      	ldr	r2, [r3, #0]
   11316:	4b8b      	ldr	r3, [pc, #556]	; (11544 <main+0xbac>)
   11318:	1c10      	adds	r0, r2, #0
   1131a:	4798      	blx	r3
   1131c:	0003      	movs	r3, r0
   1131e:	b29b      	uxth	r3, r3
   11320:	0a1b      	lsrs	r3, r3, #8
   11322:	b29b      	uxth	r3, r3
   11324:	b2da      	uxtb	r2, r3
   11326:	4b80      	ldr	r3, [pc, #512]	; (11528 <main+0xb90>)
   11328:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = 0x25;
   1132a:	4b7f      	ldr	r3, [pc, #508]	; (11528 <main+0xb90>)
   1132c:	2225      	movs	r2, #37	; 0x25
   1132e:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = ((uint16_t)ayKalman & 0xFF); // Accel Y
   11330:	4b89      	ldr	r3, [pc, #548]	; (11558 <main+0xbc0>)
   11332:	681a      	ldr	r2, [r3, #0]
   11334:	4b83      	ldr	r3, [pc, #524]	; (11544 <main+0xbac>)
   11336:	1c10      	adds	r0, r2, #0
   11338:	4798      	blx	r3
   1133a:	0003      	movs	r3, r0
   1133c:	b29b      	uxth	r3, r3
   1133e:	b2da      	uxtb	r2, r3
   11340:	4b79      	ldr	r3, [pc, #484]	; (11528 <main+0xb90>)
   11342:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = ((uint16_t)ayKalman & 0xFF00) >> 8; // Accel Y
   11344:	4b84      	ldr	r3, [pc, #528]	; (11558 <main+0xbc0>)
   11346:	681a      	ldr	r2, [r3, #0]
   11348:	4b7e      	ldr	r3, [pc, #504]	; (11544 <main+0xbac>)
   1134a:	1c10      	adds	r0, r2, #0
   1134c:	4798      	blx	r3
   1134e:	0003      	movs	r3, r0
   11350:	b29b      	uxth	r3, r3
   11352:	0a1b      	lsrs	r3, r3, #8
   11354:	b29b      	uxth	r3, r3
   11356:	b2da      	uxtb	r2, r3
   11358:	4b73      	ldr	r3, [pc, #460]	; (11528 <main+0xb90>)
   1135a:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = 0x26;
   1135c:	4b72      	ldr	r3, [pc, #456]	; (11528 <main+0xb90>)
   1135e:	2226      	movs	r2, #38	; 0x26
   11360:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = ((uint16_t)azKalman & 0xFF); // Accel Z
   11362:	4b7e      	ldr	r3, [pc, #504]	; (1155c <main+0xbc4>)
   11364:	681a      	ldr	r2, [r3, #0]
   11366:	4b77      	ldr	r3, [pc, #476]	; (11544 <main+0xbac>)
   11368:	1c10      	adds	r0, r2, #0
   1136a:	4798      	blx	r3
   1136c:	0003      	movs	r3, r0
   1136e:	b29b      	uxth	r3, r3
   11370:	b2da      	uxtb	r2, r3
   11372:	4b6d      	ldr	r3, [pc, #436]	; (11528 <main+0xb90>)
   11374:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = ((uint16_t)azKalman & 0xFF00) >> 8; // Accel Z
   11376:	4b79      	ldr	r3, [pc, #484]	; (1155c <main+0xbc4>)
   11378:	681a      	ldr	r2, [r3, #0]
   1137a:	4b72      	ldr	r3, [pc, #456]	; (11544 <main+0xbac>)
   1137c:	1c10      	adds	r0, r2, #0
   1137e:	4798      	blx	r3
   11380:	0003      	movs	r3, r0
   11382:	b29b      	uxth	r3, r3
   11384:	0a1b      	lsrs	r3, r3, #8
   11386:	b29b      	uxth	r3, r3
   11388:	b2da      	uxtb	r2, r3
   1138a:	4b67      	ldr	r3, [pc, #412]	; (11528 <main+0xb90>)
   1138c:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = 0x27;
   1138e:	4b66      	ldr	r3, [pc, #408]	; (11528 <main+0xb90>)
   11390:	2227      	movs	r2, #39	; 0x27
   11392:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = ((uint16_t)(gxKalman*10) & 0xFF); // Gyro X
   11394:	4b72      	ldr	r3, [pc, #456]	; (11560 <main+0xbc8>)
   11396:	681a      	ldr	r2, [r3, #0]
   11398:	4b68      	ldr	r3, [pc, #416]	; (1153c <main+0xba4>)
   1139a:	4969      	ldr	r1, [pc, #420]	; (11540 <main+0xba8>)
   1139c:	1c10      	adds	r0, r2, #0
   1139e:	4798      	blx	r3
   113a0:	1c03      	adds	r3, r0, #0
   113a2:	1c1a      	adds	r2, r3, #0
   113a4:	4b67      	ldr	r3, [pc, #412]	; (11544 <main+0xbac>)
   113a6:	1c10      	adds	r0, r2, #0
   113a8:	4798      	blx	r3
   113aa:	0003      	movs	r3, r0
   113ac:	b29b      	uxth	r3, r3
   113ae:	b2da      	uxtb	r2, r3
   113b0:	4b5d      	ldr	r3, [pc, #372]	; (11528 <main+0xb90>)
   113b2:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = ((uint16_t)(gxKalman*10) & 0xFF00) >> 8; // Gyro X
   113b4:	4b6a      	ldr	r3, [pc, #424]	; (11560 <main+0xbc8>)
   113b6:	681a      	ldr	r2, [r3, #0]
   113b8:	4b60      	ldr	r3, [pc, #384]	; (1153c <main+0xba4>)
   113ba:	4961      	ldr	r1, [pc, #388]	; (11540 <main+0xba8>)
   113bc:	1c10      	adds	r0, r2, #0
   113be:	4798      	blx	r3
   113c0:	1c03      	adds	r3, r0, #0
   113c2:	1c1a      	adds	r2, r3, #0
   113c4:	4b5f      	ldr	r3, [pc, #380]	; (11544 <main+0xbac>)
   113c6:	1c10      	adds	r0, r2, #0
   113c8:	4798      	blx	r3
   113ca:	0003      	movs	r3, r0
   113cc:	b29b      	uxth	r3, r3
   113ce:	0a1b      	lsrs	r3, r3, #8
   113d0:	b29b      	uxth	r3, r3
   113d2:	b2da      	uxtb	r2, r3
   113d4:	4b54      	ldr	r3, [pc, #336]	; (11528 <main+0xb90>)
   113d6:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_wait(&ble_usart, ble_write_buffer, 19);
   113d8:	4953      	ldr	r1, [pc, #332]	; (11528 <main+0xb90>)
   113da:	4b56      	ldr	r3, [pc, #344]	; (11534 <main+0xb9c>)
   113dc:	2213      	movs	r2, #19
   113de:	0018      	movs	r0, r3
   113e0:	4b55      	ldr	r3, [pc, #340]	; (11538 <main+0xba0>)
   113e2:	4798      	blx	r3
					break;
   113e4:	e092      	b.n	1150c <main+0xb74>
				case 3:
					ble_write_buffer[0] = 0x28;
   113e6:	4b50      	ldr	r3, [pc, #320]	; (11528 <main+0xb90>)
   113e8:	2228      	movs	r2, #40	; 0x28
   113ea:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = ((uint16_t)(gyKalman*10) & 0xFF); // Gyro Y
   113ec:	4b5d      	ldr	r3, [pc, #372]	; (11564 <main+0xbcc>)
   113ee:	681a      	ldr	r2, [r3, #0]
   113f0:	4b52      	ldr	r3, [pc, #328]	; (1153c <main+0xba4>)
   113f2:	4953      	ldr	r1, [pc, #332]	; (11540 <main+0xba8>)
   113f4:	1c10      	adds	r0, r2, #0
   113f6:	4798      	blx	r3
   113f8:	1c03      	adds	r3, r0, #0
   113fa:	1c1a      	adds	r2, r3, #0
   113fc:	4b51      	ldr	r3, [pc, #324]	; (11544 <main+0xbac>)
   113fe:	1c10      	adds	r0, r2, #0
   11400:	4798      	blx	r3
   11402:	0003      	movs	r3, r0
   11404:	b29b      	uxth	r3, r3
   11406:	b2da      	uxtb	r2, r3
   11408:	4b47      	ldr	r3, [pc, #284]	; (11528 <main+0xb90>)
   1140a:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = ((uint16_t)(gyKalman*10) & 0xFF00) >> 8; // Gyro Y
   1140c:	4b55      	ldr	r3, [pc, #340]	; (11564 <main+0xbcc>)
   1140e:	681a      	ldr	r2, [r3, #0]
   11410:	4b4a      	ldr	r3, [pc, #296]	; (1153c <main+0xba4>)
   11412:	494b      	ldr	r1, [pc, #300]	; (11540 <main+0xba8>)
   11414:	1c10      	adds	r0, r2, #0
   11416:	4798      	blx	r3
   11418:	1c03      	adds	r3, r0, #0
   1141a:	1c1a      	adds	r2, r3, #0
   1141c:	4b49      	ldr	r3, [pc, #292]	; (11544 <main+0xbac>)
   1141e:	1c10      	adds	r0, r2, #0
   11420:	4798      	blx	r3
   11422:	0003      	movs	r3, r0
   11424:	b29b      	uxth	r3, r3
   11426:	0a1b      	lsrs	r3, r3, #8
   11428:	b29b      	uxth	r3, r3
   1142a:	b2da      	uxtb	r2, r3
   1142c:	4b3e      	ldr	r3, [pc, #248]	; (11528 <main+0xb90>)
   1142e:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x29;
   11430:	4b3d      	ldr	r3, [pc, #244]	; (11528 <main+0xb90>)
   11432:	2229      	movs	r2, #41	; 0x29
   11434:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = ((uint16_t)(gzKalman*10) & 0xFF); // Gyro Z
   11436:	4b4c      	ldr	r3, [pc, #304]	; (11568 <main+0xbd0>)
   11438:	681a      	ldr	r2, [r3, #0]
   1143a:	4b40      	ldr	r3, [pc, #256]	; (1153c <main+0xba4>)
   1143c:	4940      	ldr	r1, [pc, #256]	; (11540 <main+0xba8>)
   1143e:	1c10      	adds	r0, r2, #0
   11440:	4798      	blx	r3
   11442:	1c03      	adds	r3, r0, #0
   11444:	1c1a      	adds	r2, r3, #0
   11446:	4b3f      	ldr	r3, [pc, #252]	; (11544 <main+0xbac>)
   11448:	1c10      	adds	r0, r2, #0
   1144a:	4798      	blx	r3
   1144c:	0003      	movs	r3, r0
   1144e:	b29b      	uxth	r3, r3
   11450:	b2da      	uxtb	r2, r3
   11452:	4b35      	ldr	r3, [pc, #212]	; (11528 <main+0xb90>)
   11454:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = ((uint16_t)(gzKalman*10) & 0xFF00) >> 8; // Gyro Z
   11456:	4b44      	ldr	r3, [pc, #272]	; (11568 <main+0xbd0>)
   11458:	681a      	ldr	r2, [r3, #0]
   1145a:	4b38      	ldr	r3, [pc, #224]	; (1153c <main+0xba4>)
   1145c:	4938      	ldr	r1, [pc, #224]	; (11540 <main+0xba8>)
   1145e:	1c10      	adds	r0, r2, #0
   11460:	4798      	blx	r3
   11462:	1c03      	adds	r3, r0, #0
   11464:	1c1a      	adds	r2, r3, #0
   11466:	4b37      	ldr	r3, [pc, #220]	; (11544 <main+0xbac>)
   11468:	1c10      	adds	r0, r2, #0
   1146a:	4798      	blx	r3
   1146c:	0003      	movs	r3, r0
   1146e:	b29b      	uxth	r3, r3
   11470:	0a1b      	lsrs	r3, r3, #8
   11472:	b29b      	uxth	r3, r3
   11474:	b2da      	uxtb	r2, r3
   11476:	4b2c      	ldr	r3, [pc, #176]	; (11528 <main+0xb90>)
   11478:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = 0x2A;
   1147a:	4b2b      	ldr	r3, [pc, #172]	; (11528 <main+0xb90>)
   1147c:	222a      	movs	r2, #42	; 0x2a
   1147e:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = ((mx) & 0xFF); // Compass X
   11480:	4b3a      	ldr	r3, [pc, #232]	; (1156c <main+0xbd4>)
   11482:	2200      	movs	r2, #0
   11484:	5e9b      	ldrsh	r3, [r3, r2]
   11486:	b2da      	uxtb	r2, r3
   11488:	4b27      	ldr	r3, [pc, #156]	; (11528 <main+0xb90>)
   1148a:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = (mx & 0xFF00) >> 8; // Compass X
   1148c:	4b37      	ldr	r3, [pc, #220]	; (1156c <main+0xbd4>)
   1148e:	2200      	movs	r2, #0
   11490:	5e9b      	ldrsh	r3, [r3, r2]
   11492:	121b      	asrs	r3, r3, #8
   11494:	b2da      	uxtb	r2, r3
   11496:	4b24      	ldr	r3, [pc, #144]	; (11528 <main+0xb90>)
   11498:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = 0x2B;
   1149a:	4b23      	ldr	r3, [pc, #140]	; (11528 <main+0xb90>)
   1149c:	222b      	movs	r2, #43	; 0x2b
   1149e:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = (my & 0xFF); // Compass Y
   114a0:	4b33      	ldr	r3, [pc, #204]	; (11570 <main+0xbd8>)
   114a2:	2200      	movs	r2, #0
   114a4:	5e9b      	ldrsh	r3, [r3, r2]
   114a6:	b2da      	uxtb	r2, r3
   114a8:	4b1f      	ldr	r3, [pc, #124]	; (11528 <main+0xb90>)
   114aa:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (my & 0xFF00) >> 8; // Compass Y
   114ac:	4b30      	ldr	r3, [pc, #192]	; (11570 <main+0xbd8>)
   114ae:	2200      	movs	r2, #0
   114b0:	5e9b      	ldrsh	r3, [r3, r2]
   114b2:	121b      	asrs	r3, r3, #8
   114b4:	b2da      	uxtb	r2, r3
   114b6:	4b1c      	ldr	r3, [pc, #112]	; (11528 <main+0xb90>)
   114b8:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x2C;
   114ba:	4b1b      	ldr	r3, [pc, #108]	; (11528 <main+0xb90>)
   114bc:	222c      	movs	r2, #44	; 0x2c
   114be:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = (mz & 0xFF); // Compass Z
   114c0:	4b2c      	ldr	r3, [pc, #176]	; (11574 <main+0xbdc>)
   114c2:	2200      	movs	r2, #0
   114c4:	5e9b      	ldrsh	r3, [r3, r2]
   114c6:	b2da      	uxtb	r2, r3
   114c8:	4b17      	ldr	r3, [pc, #92]	; (11528 <main+0xb90>)
   114ca:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (mz & 0xFF00) >> 8; // Compass Z
   114cc:	4b29      	ldr	r3, [pc, #164]	; (11574 <main+0xbdc>)
   114ce:	2200      	movs	r2, #0
   114d0:	5e9b      	ldrsh	r3, [r3, r2]
   114d2:	121b      	asrs	r3, r3, #8
   114d4:	b2da      	uxtb	r2, r3
   114d6:	4b14      	ldr	r3, [pc, #80]	; (11528 <main+0xb90>)
   114d8:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = 0x2D;
   114da:	4b13      	ldr	r3, [pc, #76]	; (11528 <main+0xb90>)
   114dc:	222d      	movs	r2, #45	; 0x2d
   114de:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = ((int)(light_sens) & 0xFF); // Light Sensor
   114e0:	4b25      	ldr	r3, [pc, #148]	; (11578 <main+0xbe0>)
   114e2:	881b      	ldrh	r3, [r3, #0]
   114e4:	b2da      	uxtb	r2, r3
   114e6:	4b10      	ldr	r3, [pc, #64]	; (11528 <main+0xb90>)
   114e8:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = ((int)(light_sens) & 0xFF00) >> 8; // Light Sensor
   114ea:	4b23      	ldr	r3, [pc, #140]	; (11578 <main+0xbe0>)
   114ec:	881b      	ldrh	r3, [r3, #0]
   114ee:	0a1b      	lsrs	r3, r3, #8
   114f0:	b29b      	uxth	r3, r3
   114f2:	b2da      	uxtb	r2, r3
   114f4:	4b0c      	ldr	r3, [pc, #48]	; (11528 <main+0xb90>)
   114f6:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = 0xDE;
   114f8:	4b0b      	ldr	r3, [pc, #44]	; (11528 <main+0xb90>)
   114fa:	22de      	movs	r2, #222	; 0xde
   114fc:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_wait(&ble_usart, ble_write_buffer, 19);
   114fe:	490a      	ldr	r1, [pc, #40]	; (11528 <main+0xb90>)
   11500:	4b0c      	ldr	r3, [pc, #48]	; (11534 <main+0xb9c>)
   11502:	2213      	movs	r2, #19
   11504:	0018      	movs	r0, r3
   11506:	4b0c      	ldr	r3, [pc, #48]	; (11538 <main+0xba0>)
   11508:	4798      	blx	r3
					break;
   1150a:	46c0      	nop			; (mov r8, r8)
			}
			BLE_TX_INDEX++;
   1150c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   1150e:	3301      	adds	r3, #1
   11510:	63fb      	str	r3, [r7, #60]	; 0x3c
			if(BLE_TX_INDEX > 3)
   11512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   11514:	2b03      	cmp	r3, #3
   11516:	dd01      	ble.n	1151c <main+0xb84>
				BLE_TX_INDEX = 0;
   11518:	2300      	movs	r3, #0
   1151a:	63fb      	str	r3, [r7, #60]	; 0x3c

			BLE_TX_TIME = millis(); // Placed at end of transmit to provide accurate message timing
   1151c:	4b17      	ldr	r3, [pc, #92]	; (1157c <main+0xbe4>)
   1151e:	4798      	blx	r3
   11520:	0003      	movs	r3, r0
   11522:	63bb      	str	r3, [r7, #56]	; 0x38
   11524:	e04f      	b.n	115c6 <main+0xc2e>
   11526:	46c0      	nop			; (mov r8, r8)
   11528:	20000910 	.word	0x20000910
   1152c:	20000940 	.word	0x20000940
   11530:	2000030b 	.word	0x2000030b
   11534:	200004a0 	.word	0x200004a0
   11538:	000063bd 	.word	0x000063bd
   1153c:	00014e4d 	.word	0x00014e4d
   11540:	41200000 	.word	0x41200000
   11544:	000146dd 	.word	0x000146dd
   11548:	2000030a 	.word	0x2000030a
   1154c:	200000b0 	.word	0x200000b0
   11550:	2000030c 	.word	0x2000030c
   11554:	200003cc 	.word	0x200003cc
   11558:	200003d0 	.word	0x200003d0
   1155c:	200003d4 	.word	0x200003d4
   11560:	200003d8 	.word	0x200003d8
   11564:	200003dc 	.word	0x200003dc
   11568:	200003e0 	.word	0x200003e0
   1156c:	200002f0 	.word	0x200002f0
   11570:	200002f2 	.word	0x200002f2
   11574:	200002f4 	.word	0x200002f4
   11578:	200003a4 	.word	0x200003a4
   1157c:	0000b095 	.word	0x0000b095
		}
		else
		{
			// Use a dummy delay that mimics the delay of the BLE send
			// commands to keep the timing of the light sections the same
			while((millis()-BLE_DUMMY_TIME) < BLE_TX_DELAY + (1.0/BLE_BAUD)*20.0){}
   11580:	46c0      	nop			; (mov r8, r8)
   11582:	4bf2      	ldr	r3, [pc, #968]	; (1194c <main+0xfb4>)
   11584:	4798      	blx	r3
   11586:	0002      	movs	r2, r0
   11588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1158a:	1ad2      	subs	r2, r2, r3
   1158c:	4bf0      	ldr	r3, [pc, #960]	; (11950 <main+0xfb8>)
   1158e:	0010      	movs	r0, r2
   11590:	4798      	blx	r3
   11592:	0005      	movs	r5, r0
   11594:	000e      	movs	r6, r1
   11596:	231e      	movs	r3, #30
   11598:	18fb      	adds	r3, r7, r3
   1159a:	881a      	ldrh	r2, [r3, #0]
   1159c:	4bed      	ldr	r3, [pc, #948]	; (11954 <main+0xfbc>)
   1159e:	0010      	movs	r0, r2
   115a0:	4798      	blx	r3
   115a2:	4ced      	ldr	r4, [pc, #948]	; (11958 <main+0xfc0>)
   115a4:	4aed      	ldr	r2, [pc, #948]	; (1195c <main+0xfc4>)
   115a6:	4bee      	ldr	r3, [pc, #952]	; (11960 <main+0xfc8>)
   115a8:	47a0      	blx	r4
   115aa:	0003      	movs	r3, r0
   115ac:	000c      	movs	r4, r1
   115ae:	001a      	movs	r2, r3
   115b0:	0023      	movs	r3, r4
   115b2:	4cec      	ldr	r4, [pc, #944]	; (11964 <main+0xfcc>)
   115b4:	0028      	movs	r0, r5
   115b6:	0031      	movs	r1, r6
   115b8:	47a0      	blx	r4
   115ba:	1e03      	subs	r3, r0, #0
   115bc:	d1e1      	bne.n	11582 <main+0xbea>
			BLE_DUMMY_TIME = millis();
   115be:	4be3      	ldr	r3, [pc, #908]	; (1194c <main+0xfb4>)
   115c0:	4798      	blx	r3
   115c2:	0003      	movs	r3, r0
   115c4:	637b      	str	r3, [r7, #52]	; 0x34
		}

		
		////////////////////////////   Handle Limits Request   ////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_LIMITS)
   115c6:	4be8      	ldr	r3, [pc, #928]	; (11968 <main+0xfd0>)
   115c8:	781b      	ldrb	r3, [r3, #0]
   115ca:	2b00      	cmp	r3, #0
   115cc:	d100      	bne.n	115d0 <main+0xc38>
   115ce:	e12d      	b.n	1182c <main+0xe94>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   115d0:	46c0      	nop			; (mov r8, r8)
   115d2:	4bde      	ldr	r3, [pc, #888]	; (1194c <main+0xfb4>)
   115d4:	4798      	blx	r3
   115d6:	0002      	movs	r2, r0
   115d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   115da:	1ad3      	subs	r3, r2, r3
   115dc:	221e      	movs	r2, #30
   115de:	18ba      	adds	r2, r7, r2
   115e0:	8812      	ldrh	r2, [r2, #0]
   115e2:	0052      	lsls	r2, r2, #1
   115e4:	4293      	cmp	r3, r2
   115e6:	d3f4      	bcc.n	115d2 <main+0xc3a>
			BLE_TX_TIME = millis();
   115e8:	4bd8      	ldr	r3, [pc, #864]	; (1194c <main+0xfb4>)
   115ea:	4798      	blx	r3
   115ec:	0003      	movs	r3, r0
   115ee:	63bb      	str	r3, [r7, #56]	; 0x38

			ble_write_buffer[0] = 0x41;
   115f0:	4bde      	ldr	r3, [pc, #888]	; (1196c <main+0xfd4>)
   115f2:	2241      	movs	r2, #65	; 0x41
   115f4:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.motor_current_max;
   115f6:	4bde      	ldr	r3, [pc, #888]	; (11970 <main+0xfd8>)
   115f8:	681b      	ldr	r3, [r3, #0]
   115fa:	b2da      	uxtb	r2, r3
   115fc:	4bdb      	ldr	r3, [pc, #876]	; (1196c <main+0xfd4>)
   115fe:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x42;
   11600:	4bda      	ldr	r3, [pc, #872]	; (1196c <main+0xfd4>)
   11602:	2242      	movs	r2, #66	; 0x42
   11604:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.motor_current_min;
   11606:	4bda      	ldr	r3, [pc, #872]	; (11970 <main+0xfd8>)
   11608:	685b      	ldr	r3, [r3, #4]
   1160a:	b2da      	uxtb	r2, r3
   1160c:	4bd7      	ldr	r3, [pc, #860]	; (1196c <main+0xfd4>)
   1160e:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x43;
   11610:	4bd6      	ldr	r3, [pc, #856]	; (1196c <main+0xfd4>)
   11612:	2243      	movs	r2, #67	; 0x43
   11614:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = mcconf_limits.input_current_max;
   11616:	4bd6      	ldr	r3, [pc, #856]	; (11970 <main+0xfd8>)
   11618:	689b      	ldr	r3, [r3, #8]
   1161a:	b2da      	uxtb	r2, r3
   1161c:	4bd3      	ldr	r3, [pc, #844]	; (1196c <main+0xfd4>)
   1161e:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x44;
   11620:	4bd2      	ldr	r3, [pc, #840]	; (1196c <main+0xfd4>)
   11622:	2244      	movs	r2, #68	; 0x44
   11624:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = mcconf_limits.input_current_min;
   11626:	4bd2      	ldr	r3, [pc, #840]	; (11970 <main+0xfd8>)
   11628:	68db      	ldr	r3, [r3, #12]
   1162a:	b2da      	uxtb	r2, r3
   1162c:	4bcf      	ldr	r3, [pc, #828]	; (1196c <main+0xfd4>)
   1162e:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x45;
   11630:	4bce      	ldr	r3, [pc, #824]	; (1196c <main+0xfd4>)
   11632:	2245      	movs	r2, #69	; 0x45
   11634:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.abs_current_max;
   11636:	4bce      	ldr	r3, [pc, #824]	; (11970 <main+0xfd8>)
   11638:	691b      	ldr	r3, [r3, #16]
   1163a:	b2da      	uxtb	r2, r3
   1163c:	4bcb      	ldr	r3, [pc, #812]	; (1196c <main+0xfd4>)
   1163e:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x46;
   11640:	4bca      	ldr	r3, [pc, #808]	; (1196c <main+0xfd4>)
   11642:	2246      	movs	r2, #70	; 0x46
   11644:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = mcconf_limits.max_vin;
   11646:	4bca      	ldr	r3, [pc, #808]	; (11970 <main+0xfd8>)
   11648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1164a:	b2da      	uxtb	r2, r3
   1164c:	4bc7      	ldr	r3, [pc, #796]	; (1196c <main+0xfd4>)
   1164e:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   11650:	49c6      	ldr	r1, [pc, #792]	; (1196c <main+0xfd4>)
   11652:	4bc8      	ldr	r3, [pc, #800]	; (11974 <main+0xfdc>)
   11654:	220c      	movs	r2, #12
   11656:	0018      	movs	r0, r3
   11658:	4bc7      	ldr	r3, [pc, #796]	; (11978 <main+0xfe0>)
   1165a:	4798      	blx	r3
			
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   1165c:	46c0      	nop			; (mov r8, r8)
   1165e:	4bbb      	ldr	r3, [pc, #748]	; (1194c <main+0xfb4>)
   11660:	4798      	blx	r3
   11662:	0002      	movs	r2, r0
   11664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11666:	1ad3      	subs	r3, r2, r3
   11668:	221e      	movs	r2, #30
   1166a:	18ba      	adds	r2, r7, r2
   1166c:	8812      	ldrh	r2, [r2, #0]
   1166e:	0052      	lsls	r2, r2, #1
   11670:	4293      	cmp	r3, r2
   11672:	d3f4      	bcc.n	1165e <main+0xcc6>
			BLE_TX_TIME = millis();
   11674:	4bb5      	ldr	r3, [pc, #724]	; (1194c <main+0xfb4>)
   11676:	4798      	blx	r3
   11678:	0003      	movs	r3, r0
   1167a:	63bb      	str	r3, [r7, #56]	; 0x38

			ble_write_buffer[0] = 0x48;
   1167c:	4bbb      	ldr	r3, [pc, #748]	; (1196c <main+0xfd4>)
   1167e:	2248      	movs	r2, #72	; 0x48
   11680:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.battery_cut_start;
   11682:	4bbb      	ldr	r3, [pc, #748]	; (11970 <main+0xfd8>)
   11684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11686:	4bbd      	ldr	r3, [pc, #756]	; (1197c <main+0xfe4>)
   11688:	1c10      	adds	r0, r2, #0
   1168a:	4798      	blx	r3
   1168c:	0003      	movs	r3, r0
   1168e:	b2da      	uxtb	r2, r3
   11690:	4bb6      	ldr	r3, [pc, #728]	; (1196c <main+0xfd4>)
   11692:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x49;
   11694:	4bb5      	ldr	r3, [pc, #724]	; (1196c <main+0xfd4>)
   11696:	2249      	movs	r2, #73	; 0x49
   11698:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.battery_cut_end;
   1169a:	4bb5      	ldr	r3, [pc, #724]	; (11970 <main+0xfd8>)
   1169c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1169e:	4bb7      	ldr	r3, [pc, #732]	; (1197c <main+0xfe4>)
   116a0:	1c10      	adds	r0, r2, #0
   116a2:	4798      	blx	r3
   116a4:	0003      	movs	r3, r0
   116a6:	b2da      	uxtb	r2, r3
   116a8:	4bb0      	ldr	r3, [pc, #704]	; (1196c <main+0xfd4>)
   116aa:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x4A;
   116ac:	4baf      	ldr	r3, [pc, #700]	; (1196c <main+0xfd4>)
   116ae:	224a      	movs	r2, #74	; 0x4a
   116b0:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (mcconf_limits.max_erpm & 0xFF);
   116b2:	4baf      	ldr	r3, [pc, #700]	; (11970 <main+0xfd8>)
   116b4:	699b      	ldr	r3, [r3, #24]
   116b6:	b2da      	uxtb	r2, r3
   116b8:	4bac      	ldr	r3, [pc, #688]	; (1196c <main+0xfd4>)
   116ba:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (mcconf_limits.max_erpm & 0xFF00) >> 8;
   116bc:	4bac      	ldr	r3, [pc, #688]	; (11970 <main+0xfd8>)
   116be:	699b      	ldr	r3, [r3, #24]
   116c0:	121b      	asrs	r3, r3, #8
   116c2:	b2da      	uxtb	r2, r3
   116c4:	4ba9      	ldr	r3, [pc, #676]	; (1196c <main+0xfd4>)
   116c6:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (mcconf_limits.max_erpm & 0xFF0000) >> 16;
   116c8:	4ba9      	ldr	r3, [pc, #676]	; (11970 <main+0xfd8>)
   116ca:	699b      	ldr	r3, [r3, #24]
   116cc:	141b      	asrs	r3, r3, #16
   116ce:	b2da      	uxtb	r2, r3
   116d0:	4ba6      	ldr	r3, [pc, #664]	; (1196c <main+0xfd4>)
   116d2:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x4B;
   116d4:	4ba5      	ldr	r3, [pc, #660]	; (1196c <main+0xfd4>)
   116d6:	224b      	movs	r2, #75	; 0x4b
   116d8:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (mcconf_limits.min_erpm & 0xFF);
   116da:	4ba5      	ldr	r3, [pc, #660]	; (11970 <main+0xfd8>)
   116dc:	695b      	ldr	r3, [r3, #20]
   116de:	b2da      	uxtb	r2, r3
   116e0:	4ba2      	ldr	r3, [pc, #648]	; (1196c <main+0xfd4>)
   116e2:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (mcconf_limits.min_erpm & 0xFF00) >> 8;
   116e4:	4ba2      	ldr	r3, [pc, #648]	; (11970 <main+0xfd8>)
   116e6:	695b      	ldr	r3, [r3, #20]
   116e8:	121b      	asrs	r3, r3, #8
   116ea:	b2da      	uxtb	r2, r3
   116ec:	4b9f      	ldr	r3, [pc, #636]	; (1196c <main+0xfd4>)
   116ee:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (mcconf_limits.min_erpm & 0xFF0000) >> 16;
   116f0:	4b9f      	ldr	r3, [pc, #636]	; (11970 <main+0xfd8>)
   116f2:	695b      	ldr	r3, [r3, #20]
   116f4:	141b      	asrs	r3, r3, #16
   116f6:	b2da      	uxtb	r2, r3
   116f8:	4b9c      	ldr	r3, [pc, #624]	; (1196c <main+0xfd4>)
   116fa:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   116fc:	499b      	ldr	r1, [pc, #620]	; (1196c <main+0xfd4>)
   116fe:	4b9d      	ldr	r3, [pc, #628]	; (11974 <main+0xfdc>)
   11700:	220c      	movs	r2, #12
   11702:	0018      	movs	r0, r3
   11704:	4b9c      	ldr	r3, [pc, #624]	; (11978 <main+0xfe0>)
   11706:	4798      	blx	r3

			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11708:	46c0      	nop			; (mov r8, r8)
   1170a:	4b90      	ldr	r3, [pc, #576]	; (1194c <main+0xfb4>)
   1170c:	4798      	blx	r3
   1170e:	0002      	movs	r2, r0
   11710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11712:	1ad3      	subs	r3, r2, r3
   11714:	221e      	movs	r2, #30
   11716:	18ba      	adds	r2, r7, r2
   11718:	8812      	ldrh	r2, [r2, #0]
   1171a:	0052      	lsls	r2, r2, #1
   1171c:	4293      	cmp	r3, r2
   1171e:	d3f4      	bcc.n	1170a <main+0xd72>
			BLE_TX_TIME = millis();
   11720:	4b8a      	ldr	r3, [pc, #552]	; (1194c <main+0xfb4>)
   11722:	4798      	blx	r3
   11724:	0003      	movs	r3, r0
   11726:	63bb      	str	r3, [r7, #56]	; 0x38

			ble_write_buffer[0] = 0x4C;
   11728:	4b90      	ldr	r3, [pc, #576]	; (1196c <main+0xfd4>)
   1172a:	224c      	movs	r2, #76	; 0x4c
   1172c:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((mcconf_limits.max_erpm_fbrake) & 0xFF);
   1172e:	4b90      	ldr	r3, [pc, #576]	; (11970 <main+0xfd8>)
   11730:	69db      	ldr	r3, [r3, #28]
   11732:	b2da      	uxtb	r2, r3
   11734:	4b8d      	ldr	r3, [pc, #564]	; (1196c <main+0xfd4>)
   11736:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = ((mcconf_limits.max_erpm_fbrake) & 0xFF00) >> 8;
   11738:	4b8d      	ldr	r3, [pc, #564]	; (11970 <main+0xfd8>)
   1173a:	69db      	ldr	r3, [r3, #28]
   1173c:	121b      	asrs	r3, r3, #8
   1173e:	b2da      	uxtb	r2, r3
   11740:	4b8a      	ldr	r3, [pc, #552]	; (1196c <main+0xfd4>)
   11742:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((mcconf_limits.max_erpm_fbrake) & 0xFF0000) >> 16;
   11744:	4b8a      	ldr	r3, [pc, #552]	; (11970 <main+0xfd8>)
   11746:	69db      	ldr	r3, [r3, #28]
   11748:	141b      	asrs	r3, r3, #16
   1174a:	b2da      	uxtb	r2, r3
   1174c:	4b87      	ldr	r3, [pc, #540]	; (1196c <main+0xfd4>)
   1174e:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x4D;
   11750:	4b86      	ldr	r3, [pc, #536]	; (1196c <main+0xfd4>)
   11752:	224d      	movs	r2, #77	; 0x4d
   11754:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF);
   11756:	4b86      	ldr	r3, [pc, #536]	; (11970 <main+0xfd8>)
   11758:	6a1b      	ldr	r3, [r3, #32]
   1175a:	b2da      	uxtb	r2, r3
   1175c:	4b83      	ldr	r3, [pc, #524]	; (1196c <main+0xfd4>)
   1175e:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF00) >> 8;
   11760:	4b83      	ldr	r3, [pc, #524]	; (11970 <main+0xfd8>)
   11762:	6a1b      	ldr	r3, [r3, #32]
   11764:	121b      	asrs	r3, r3, #8
   11766:	b2da      	uxtb	r2, r3
   11768:	4b80      	ldr	r3, [pc, #512]	; (1196c <main+0xfd4>)
   1176a:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF0000) >> 16;
   1176c:	4b80      	ldr	r3, [pc, #512]	; (11970 <main+0xfd8>)
   1176e:	6a1b      	ldr	r3, [r3, #32]
   11770:	141b      	asrs	r3, r3, #16
   11772:	b2da      	uxtb	r2, r3
   11774:	4b7d      	ldr	r3, [pc, #500]	; (1196c <main+0xfd4>)
   11776:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x4E;
   11778:	4b7c      	ldr	r3, [pc, #496]	; (1196c <main+0xfd4>)
   1177a:	224e      	movs	r2, #78	; 0x4e
   1177c:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.temp_fet_start;
   1177e:	4b7c      	ldr	r3, [pc, #496]	; (11970 <main+0xfd8>)
   11780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   11782:	b2da      	uxtb	r2, r3
   11784:	4b79      	ldr	r3, [pc, #484]	; (1196c <main+0xfd4>)
   11786:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x4F;
   11788:	4b78      	ldr	r3, [pc, #480]	; (1196c <main+0xfd4>)
   1178a:	224f      	movs	r2, #79	; 0x4f
   1178c:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = mcconf_limits.temp_fet_end;
   1178e:	4b78      	ldr	r3, [pc, #480]	; (11970 <main+0xfd8>)
   11790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   11792:	b2da      	uxtb	r2, r3
   11794:	4b75      	ldr	r3, [pc, #468]	; (1196c <main+0xfd4>)
   11796:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   11798:	4974      	ldr	r1, [pc, #464]	; (1196c <main+0xfd4>)
   1179a:	4b76      	ldr	r3, [pc, #472]	; (11974 <main+0xfdc>)
   1179c:	220c      	movs	r2, #12
   1179e:	0018      	movs	r0, r3
   117a0:	4b75      	ldr	r3, [pc, #468]	; (11978 <main+0xfe0>)
   117a2:	4798      	blx	r3

			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   117a4:	46c0      	nop			; (mov r8, r8)
   117a6:	4b69      	ldr	r3, [pc, #420]	; (1194c <main+0xfb4>)
   117a8:	4798      	blx	r3
   117aa:	0002      	movs	r2, r0
   117ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   117ae:	1ad3      	subs	r3, r2, r3
   117b0:	221e      	movs	r2, #30
   117b2:	18ba      	adds	r2, r7, r2
   117b4:	8812      	ldrh	r2, [r2, #0]
   117b6:	0052      	lsls	r2, r2, #1
   117b8:	4293      	cmp	r3, r2
   117ba:	d3f4      	bcc.n	117a6 <main+0xe0e>
			BLE_TX_TIME = millis();
   117bc:	4b63      	ldr	r3, [pc, #396]	; (1194c <main+0xfb4>)
   117be:	4798      	blx	r3
   117c0:	0003      	movs	r3, r0
   117c2:	63bb      	str	r3, [r7, #56]	; 0x38

			ble_write_buffer[0] = 0x50;
   117c4:	4b69      	ldr	r3, [pc, #420]	; (1196c <main+0xfd4>)
   117c6:	2250      	movs	r2, #80	; 0x50
   117c8:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.temp_motor_start;
   117ca:	4b69      	ldr	r3, [pc, #420]	; (11970 <main+0xfd8>)
   117cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   117ce:	b2da      	uxtb	r2, r3
   117d0:	4b66      	ldr	r3, [pc, #408]	; (1196c <main+0xfd4>)
   117d2:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x51;
   117d4:	4b65      	ldr	r3, [pc, #404]	; (1196c <main+0xfd4>)
   117d6:	2251      	movs	r2, #81	; 0x51
   117d8:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.temp_motor_end;
   117da:	4b65      	ldr	r3, [pc, #404]	; (11970 <main+0xfd8>)
   117dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   117de:	b2da      	uxtb	r2, r3
   117e0:	4b62      	ldr	r3, [pc, #392]	; (1196c <main+0xfd4>)
   117e2:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x52;
   117e4:	4b61      	ldr	r3, [pc, #388]	; (1196c <main+0xfd4>)
   117e6:	2252      	movs	r2, #82	; 0x52
   117e8:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = mcconf_limits.max_duty;
   117ea:	4b61      	ldr	r3, [pc, #388]	; (11970 <main+0xfd8>)
   117ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   117ee:	b2da      	uxtb	r2, r3
   117f0:	4b5e      	ldr	r3, [pc, #376]	; (1196c <main+0xfd4>)
   117f2:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x53;
   117f4:	4b5d      	ldr	r3, [pc, #372]	; (1196c <main+0xfd4>)
   117f6:	2253      	movs	r2, #83	; 0x53
   117f8:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = mcconf_limits.min_duty;
   117fa:	4b5d      	ldr	r3, [pc, #372]	; (11970 <main+0xfd8>)
   117fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   117fe:	b2da      	uxtb	r2, r3
   11800:	4b5a      	ldr	r3, [pc, #360]	; (1196c <main+0xfd4>)
   11802:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x47;
   11804:	4b59      	ldr	r3, [pc, #356]	; (1196c <main+0xfd4>)
   11806:	2247      	movs	r2, #71	; 0x47
   11808:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.min_vin;
   1180a:	4b59      	ldr	r3, [pc, #356]	; (11970 <main+0xfd8>)
   1180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1180e:	b2da      	uxtb	r2, r3
   11810:	4b56      	ldr	r3, [pc, #344]	; (1196c <main+0xfd4>)
   11812:	725a      	strb	r2, [r3, #9]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 10);
   11814:	4955      	ldr	r1, [pc, #340]	; (1196c <main+0xfd4>)
   11816:	4b57      	ldr	r3, [pc, #348]	; (11974 <main+0xfdc>)
   11818:	220a      	movs	r2, #10
   1181a:	0018      	movs	r0, r3
   1181c:	4b56      	ldr	r3, [pc, #344]	; (11978 <main+0xfe0>)
   1181e:	4798      	blx	r3

			SEND_LIMITS = 0;
   11820:	4b51      	ldr	r3, [pc, #324]	; (11968 <main+0xfd0>)
   11822:	2200      	movs	r2, #0
   11824:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   11826:	4b56      	ldr	r3, [pc, #344]	; (11980 <main+0xfe8>)
   11828:	2201      	movs	r2, #1
   1182a:	701a      	strb	r2, [r3, #0]
		}

		
		////////////////////////   Handle Sensor Params Request   /////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_SENSORS)
   1182c:	4b55      	ldr	r3, [pc, #340]	; (11984 <main+0xfec>)
   1182e:	781b      	ldrb	r3, [r3, #0]
   11830:	2b00      	cmp	r3, #0
   11832:	d100      	bne.n	11836 <main+0xe9e>
   11834:	e161      	b.n	11afa <main+0x1162>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11836:	46c0      	nop			; (mov r8, r8)
   11838:	4b44      	ldr	r3, [pc, #272]	; (1194c <main+0xfb4>)
   1183a:	4798      	blx	r3
   1183c:	0002      	movs	r2, r0
   1183e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11840:	1ad3      	subs	r3, r2, r3
   11842:	221e      	movs	r2, #30
   11844:	18ba      	adds	r2, r7, r2
   11846:	8812      	ldrh	r2, [r2, #0]
   11848:	0052      	lsls	r2, r2, #1
   1184a:	4293      	cmp	r3, r2
   1184c:	d3f4      	bcc.n	11838 <main+0xea0>
			BLE_TX_TIME = millis();
   1184e:	4b3f      	ldr	r3, [pc, #252]	; (1194c <main+0xfb4>)
   11850:	4798      	blx	r3
   11852:	0003      	movs	r3, r0
   11854:	63bb      	str	r3, [r7, #56]	; 0x38

			ble_write_buffer[0] = 0x61;
   11856:	4b45      	ldr	r3, [pc, #276]	; (1196c <main+0xfd4>)
   11858:	2261      	movs	r2, #97	; 0x61
   1185a:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((uint16_t)(err_estimate[ax_kalman]) & 0xFF); // Accel X estimated error
   1185c:	4b4a      	ldr	r3, [pc, #296]	; (11988 <main+0xff0>)
   1185e:	681a      	ldr	r2, [r3, #0]
   11860:	4b46      	ldr	r3, [pc, #280]	; (1197c <main+0xfe4>)
   11862:	1c10      	adds	r0, r2, #0
   11864:	4798      	blx	r3
   11866:	0003      	movs	r3, r0
   11868:	b29b      	uxth	r3, r3
   1186a:	b2da      	uxtb	r2, r3
   1186c:	4b3f      	ldr	r3, [pc, #252]	; (1196c <main+0xfd4>)
   1186e:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x62;
   11870:	4b3e      	ldr	r3, [pc, #248]	; (1196c <main+0xfd4>)
   11872:	2262      	movs	r2, #98	; 0x62
   11874:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((uint16_t)(err_estimate[ay_kalman]) & 0xFF); // AccelY estimated error
   11876:	4b44      	ldr	r3, [pc, #272]	; (11988 <main+0xff0>)
   11878:	685a      	ldr	r2, [r3, #4]
   1187a:	4b40      	ldr	r3, [pc, #256]	; (1197c <main+0xfe4>)
   1187c:	1c10      	adds	r0, r2, #0
   1187e:	4798      	blx	r3
   11880:	0003      	movs	r3, r0
   11882:	b29b      	uxth	r3, r3
   11884:	b2da      	uxtb	r2, r3
   11886:	4b39      	ldr	r3, [pc, #228]	; (1196c <main+0xfd4>)
   11888:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x63;
   1188a:	4b38      	ldr	r3, [pc, #224]	; (1196c <main+0xfd4>)
   1188c:	2263      	movs	r2, #99	; 0x63
   1188e:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((uint16_t)(err_estimate[az_kalman]) & 0xFF); // Accel Z estimated error
   11890:	4b3d      	ldr	r3, [pc, #244]	; (11988 <main+0xff0>)
   11892:	689a      	ldr	r2, [r3, #8]
   11894:	4b39      	ldr	r3, [pc, #228]	; (1197c <main+0xfe4>)
   11896:	1c10      	adds	r0, r2, #0
   11898:	4798      	blx	r3
   1189a:	0003      	movs	r3, r0
   1189c:	b29b      	uxth	r3, r3
   1189e:	b2da      	uxtb	r2, r3
   118a0:	4b32      	ldr	r3, [pc, #200]	; (1196c <main+0xfd4>)
   118a2:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x64;
   118a4:	4b31      	ldr	r3, [pc, #196]	; (1196c <main+0xfd4>)
   118a6:	2264      	movs	r2, #100	; 0x64
   118a8:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((uint16_t)(err_estimate[gx_kalman]) & 0xFF); // Gyro X estimated error
   118aa:	4b37      	ldr	r3, [pc, #220]	; (11988 <main+0xff0>)
   118ac:	68da      	ldr	r2, [r3, #12]
   118ae:	4b33      	ldr	r3, [pc, #204]	; (1197c <main+0xfe4>)
   118b0:	1c10      	adds	r0, r2, #0
   118b2:	4798      	blx	r3
   118b4:	0003      	movs	r3, r0
   118b6:	b29b      	uxth	r3, r3
   118b8:	b2da      	uxtb	r2, r3
   118ba:	4b2c      	ldr	r3, [pc, #176]	; (1196c <main+0xfd4>)
   118bc:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x65;
   118be:	4b2b      	ldr	r3, [pc, #172]	; (1196c <main+0xfd4>)
   118c0:	2265      	movs	r2, #101	; 0x65
   118c2:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = ((uint16_t)(err_estimate[gy_kalman]) & 0xFF); // Gyro Y estimated error
   118c4:	4b30      	ldr	r3, [pc, #192]	; (11988 <main+0xff0>)
   118c6:	691a      	ldr	r2, [r3, #16]
   118c8:	4b2c      	ldr	r3, [pc, #176]	; (1197c <main+0xfe4>)
   118ca:	1c10      	adds	r0, r2, #0
   118cc:	4798      	blx	r3
   118ce:	0003      	movs	r3, r0
   118d0:	b29b      	uxth	r3, r3
   118d2:	b2da      	uxtb	r2, r3
   118d4:	4b25      	ldr	r3, [pc, #148]	; (1196c <main+0xfd4>)
   118d6:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x66;
   118d8:	4b24      	ldr	r3, [pc, #144]	; (1196c <main+0xfd4>)
   118da:	2266      	movs	r2, #102	; 0x66
   118dc:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = ((uint16_t)(err_estimate[gz_kalman]) & 0xFF); // Gyro Z estimated error
   118de:	4b2a      	ldr	r3, [pc, #168]	; (11988 <main+0xff0>)
   118e0:	695a      	ldr	r2, [r3, #20]
   118e2:	4b26      	ldr	r3, [pc, #152]	; (1197c <main+0xfe4>)
   118e4:	1c10      	adds	r0, r2, #0
   118e6:	4798      	blx	r3
   118e8:	0003      	movs	r3, r0
   118ea:	b29b      	uxth	r3, r3
   118ec:	b2da      	uxtb	r2, r3
   118ee:	4b1f      	ldr	r3, [pc, #124]	; (1196c <main+0xfd4>)
   118f0:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = 0x67;
   118f2:	4b1e      	ldr	r3, [pc, #120]	; (1196c <main+0xfd4>)
   118f4:	2267      	movs	r2, #103	; 0x67
   118f6:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = ((uint16_t)(err_estimate[light_kalman]) & 0xFF); // Light Sensor estimated error
   118f8:	4b23      	ldr	r3, [pc, #140]	; (11988 <main+0xff0>)
   118fa:	699a      	ldr	r2, [r3, #24]
   118fc:	4b1f      	ldr	r3, [pc, #124]	; (1197c <main+0xfe4>)
   118fe:	1c10      	adds	r0, r2, #0
   11900:	4798      	blx	r3
   11902:	0003      	movs	r3, r0
   11904:	b29b      	uxth	r3, r3
   11906:	b2da      	uxtb	r2, r3
   11908:	4b18      	ldr	r3, [pc, #96]	; (1196c <main+0xfd4>)
   1190a:	735a      	strb	r2, [r3, #13]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 14);
   1190c:	4917      	ldr	r1, [pc, #92]	; (1196c <main+0xfd4>)
   1190e:	4b19      	ldr	r3, [pc, #100]	; (11974 <main+0xfdc>)
   11910:	220e      	movs	r2, #14
   11912:	0018      	movs	r0, r3
   11914:	4b18      	ldr	r3, [pc, #96]	; (11978 <main+0xfe0>)
   11916:	4798      	blx	r3
		
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11918:	46c0      	nop			; (mov r8, r8)
   1191a:	4b0c      	ldr	r3, [pc, #48]	; (1194c <main+0xfb4>)
   1191c:	4798      	blx	r3
   1191e:	0002      	movs	r2, r0
   11920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11922:	1ad3      	subs	r3, r2, r3
   11924:	221e      	movs	r2, #30
   11926:	18ba      	adds	r2, r7, r2
   11928:	8812      	ldrh	r2, [r2, #0]
   1192a:	0052      	lsls	r2, r2, #1
   1192c:	4293      	cmp	r3, r2
   1192e:	d3f4      	bcc.n	1191a <main+0xf82>
			BLE_TX_TIME = millis();
   11930:	4b06      	ldr	r3, [pc, #24]	; (1194c <main+0xfb4>)
   11932:	4798      	blx	r3
   11934:	0003      	movs	r3, r0
   11936:	63bb      	str	r3, [r7, #56]	; 0x38

			ble_write_buffer[0] = 0x68;
   11938:	4b0c      	ldr	r3, [pc, #48]	; (1196c <main+0xfd4>)
   1193a:	2268      	movs	r2, #104	; 0x68
   1193c:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((uint16_t)(q[ax_kalman]*100.0) & 0xFF); // Accel X Sensitivity
   1193e:	4b13      	ldr	r3, [pc, #76]	; (1198c <main+0xff4>)
   11940:	681a      	ldr	r2, [r3, #0]
   11942:	4b13      	ldr	r3, [pc, #76]	; (11990 <main+0xff8>)
   11944:	1c10      	adds	r0, r2, #0
   11946:	4798      	blx	r3
   11948:	e024      	b.n	11994 <main+0xffc>
   1194a:	46c0      	nop			; (mov r8, r8)
   1194c:	0000b095 	.word	0x0000b095
   11950:	00016fd1 	.word	0x00016fd1
   11954:	00016f4d 	.word	0x00016f4d
   11958:	00015531 	.word	0x00015531
   1195c:	16c16c17 	.word	0x16c16c17
   11960:	3f26c16c 	.word	0x3f26c16c
   11964:	000145c5 	.word	0x000145c5
   11968:	2000030e 	.word	0x2000030e
   1196c:	20000910 	.word	0x20000910
   11970:	20000fb8 	.word	0x20000fb8
   11974:	200004a0 	.word	0x200004a0
   11978:	000063bd 	.word	0x000063bd
   1197c:	000146dd 	.word	0x000146dd
   11980:	200000e4 	.word	0x200000e4
   11984:	200003e6 	.word	0x200003e6
   11988:	200009ac 	.word	0x200009ac
   1198c:	20000f9c 	.word	0x20000f9c
   11990:	00017041 	.word	0x00017041
   11994:	4cf8      	ldr	r4, [pc, #992]	; (11d78 <main+0x13e0>)
   11996:	2200      	movs	r2, #0
   11998:	4bf8      	ldr	r3, [pc, #992]	; (11d7c <main+0x13e4>)
   1199a:	47a0      	blx	r4
   1199c:	0003      	movs	r3, r0
   1199e:	000c      	movs	r4, r1
   119a0:	0019      	movs	r1, r3
   119a2:	0022      	movs	r2, r4
   119a4:	4bf6      	ldr	r3, [pc, #984]	; (11d80 <main+0x13e8>)
   119a6:	0008      	movs	r0, r1
   119a8:	0011      	movs	r1, r2
   119aa:	4798      	blx	r3
   119ac:	0003      	movs	r3, r0
   119ae:	b29b      	uxth	r3, r3
   119b0:	b2da      	uxtb	r2, r3
   119b2:	4bf4      	ldr	r3, [pc, #976]	; (11d84 <main+0x13ec>)
   119b4:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x69;
   119b6:	4bf3      	ldr	r3, [pc, #972]	; (11d84 <main+0x13ec>)
   119b8:	2269      	movs	r2, #105	; 0x69
   119ba:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((uint16_t)(q[ay_kalman]*100.0) & 0xFF); // Accel Y Sensitivity
   119bc:	4bf2      	ldr	r3, [pc, #968]	; (11d88 <main+0x13f0>)
   119be:	685a      	ldr	r2, [r3, #4]
   119c0:	4bf2      	ldr	r3, [pc, #968]	; (11d8c <main+0x13f4>)
   119c2:	1c10      	adds	r0, r2, #0
   119c4:	4798      	blx	r3
   119c6:	4cec      	ldr	r4, [pc, #944]	; (11d78 <main+0x13e0>)
   119c8:	2200      	movs	r2, #0
   119ca:	4bec      	ldr	r3, [pc, #944]	; (11d7c <main+0x13e4>)
   119cc:	47a0      	blx	r4
   119ce:	0003      	movs	r3, r0
   119d0:	000c      	movs	r4, r1
   119d2:	0019      	movs	r1, r3
   119d4:	0022      	movs	r2, r4
   119d6:	4bea      	ldr	r3, [pc, #936]	; (11d80 <main+0x13e8>)
   119d8:	0008      	movs	r0, r1
   119da:	0011      	movs	r1, r2
   119dc:	4798      	blx	r3
   119de:	0003      	movs	r3, r0
   119e0:	b29b      	uxth	r3, r3
   119e2:	b2da      	uxtb	r2, r3
   119e4:	4be7      	ldr	r3, [pc, #924]	; (11d84 <main+0x13ec>)
   119e6:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x6A;
   119e8:	4be6      	ldr	r3, [pc, #920]	; (11d84 <main+0x13ec>)
   119ea:	226a      	movs	r2, #106	; 0x6a
   119ec:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((uint16_t)(q[az_kalman]*100.0) & 0xFF); // Accel Z Sensitivity
   119ee:	4be6      	ldr	r3, [pc, #920]	; (11d88 <main+0x13f0>)
   119f0:	689a      	ldr	r2, [r3, #8]
   119f2:	4be6      	ldr	r3, [pc, #920]	; (11d8c <main+0x13f4>)
   119f4:	1c10      	adds	r0, r2, #0
   119f6:	4798      	blx	r3
   119f8:	4cdf      	ldr	r4, [pc, #892]	; (11d78 <main+0x13e0>)
   119fa:	2200      	movs	r2, #0
   119fc:	4bdf      	ldr	r3, [pc, #892]	; (11d7c <main+0x13e4>)
   119fe:	47a0      	blx	r4
   11a00:	0003      	movs	r3, r0
   11a02:	000c      	movs	r4, r1
   11a04:	0019      	movs	r1, r3
   11a06:	0022      	movs	r2, r4
   11a08:	4bdd      	ldr	r3, [pc, #884]	; (11d80 <main+0x13e8>)
   11a0a:	0008      	movs	r0, r1
   11a0c:	0011      	movs	r1, r2
   11a0e:	4798      	blx	r3
   11a10:	0003      	movs	r3, r0
   11a12:	b29b      	uxth	r3, r3
   11a14:	b2da      	uxtb	r2, r3
   11a16:	4bdb      	ldr	r3, [pc, #876]	; (11d84 <main+0x13ec>)
   11a18:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x6B;
   11a1a:	4bda      	ldr	r3, [pc, #872]	; (11d84 <main+0x13ec>)
   11a1c:	226b      	movs	r2, #107	; 0x6b
   11a1e:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((uint16_t)(q[gx_kalman]*100.0) & 0xFF); // Gyro X Sensitivity
   11a20:	4bd9      	ldr	r3, [pc, #868]	; (11d88 <main+0x13f0>)
   11a22:	68da      	ldr	r2, [r3, #12]
   11a24:	4bd9      	ldr	r3, [pc, #868]	; (11d8c <main+0x13f4>)
   11a26:	1c10      	adds	r0, r2, #0
   11a28:	4798      	blx	r3
   11a2a:	4cd3      	ldr	r4, [pc, #844]	; (11d78 <main+0x13e0>)
   11a2c:	2200      	movs	r2, #0
   11a2e:	4bd3      	ldr	r3, [pc, #844]	; (11d7c <main+0x13e4>)
   11a30:	47a0      	blx	r4
   11a32:	0003      	movs	r3, r0
   11a34:	000c      	movs	r4, r1
   11a36:	0019      	movs	r1, r3
   11a38:	0022      	movs	r2, r4
   11a3a:	4bd1      	ldr	r3, [pc, #836]	; (11d80 <main+0x13e8>)
   11a3c:	0008      	movs	r0, r1
   11a3e:	0011      	movs	r1, r2
   11a40:	4798      	blx	r3
   11a42:	0003      	movs	r3, r0
   11a44:	b29b      	uxth	r3, r3
   11a46:	b2da      	uxtb	r2, r3
   11a48:	4bce      	ldr	r3, [pc, #824]	; (11d84 <main+0x13ec>)
   11a4a:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x6C;
   11a4c:	4bcd      	ldr	r3, [pc, #820]	; (11d84 <main+0x13ec>)
   11a4e:	226c      	movs	r2, #108	; 0x6c
   11a50:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = ((uint16_t)(q[gy_kalman]*100.0) & 0xFF); // Gyro Y Sensitivity
   11a52:	4bcd      	ldr	r3, [pc, #820]	; (11d88 <main+0x13f0>)
   11a54:	691a      	ldr	r2, [r3, #16]
   11a56:	4bcd      	ldr	r3, [pc, #820]	; (11d8c <main+0x13f4>)
   11a58:	1c10      	adds	r0, r2, #0
   11a5a:	4798      	blx	r3
   11a5c:	4cc6      	ldr	r4, [pc, #792]	; (11d78 <main+0x13e0>)
   11a5e:	2200      	movs	r2, #0
   11a60:	4bc6      	ldr	r3, [pc, #792]	; (11d7c <main+0x13e4>)
   11a62:	47a0      	blx	r4
   11a64:	0003      	movs	r3, r0
   11a66:	000c      	movs	r4, r1
   11a68:	0019      	movs	r1, r3
   11a6a:	0022      	movs	r2, r4
   11a6c:	4bc4      	ldr	r3, [pc, #784]	; (11d80 <main+0x13e8>)
   11a6e:	0008      	movs	r0, r1
   11a70:	0011      	movs	r1, r2
   11a72:	4798      	blx	r3
   11a74:	0003      	movs	r3, r0
   11a76:	b29b      	uxth	r3, r3
   11a78:	b2da      	uxtb	r2, r3
   11a7a:	4bc2      	ldr	r3, [pc, #776]	; (11d84 <main+0x13ec>)
   11a7c:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x6D;
   11a7e:	4bc1      	ldr	r3, [pc, #772]	; (11d84 <main+0x13ec>)
   11a80:	226d      	movs	r2, #109	; 0x6d
   11a82:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = ((uint16_t)(q[gz_kalman]*100.0) & 0xFF); // Gyro Z Sensitivity
   11a84:	4bc0      	ldr	r3, [pc, #768]	; (11d88 <main+0x13f0>)
   11a86:	695a      	ldr	r2, [r3, #20]
   11a88:	4bc0      	ldr	r3, [pc, #768]	; (11d8c <main+0x13f4>)
   11a8a:	1c10      	adds	r0, r2, #0
   11a8c:	4798      	blx	r3
   11a8e:	4cba      	ldr	r4, [pc, #744]	; (11d78 <main+0x13e0>)
   11a90:	2200      	movs	r2, #0
   11a92:	4bba      	ldr	r3, [pc, #744]	; (11d7c <main+0x13e4>)
   11a94:	47a0      	blx	r4
   11a96:	0003      	movs	r3, r0
   11a98:	000c      	movs	r4, r1
   11a9a:	0019      	movs	r1, r3
   11a9c:	0022      	movs	r2, r4
   11a9e:	4bb8      	ldr	r3, [pc, #736]	; (11d80 <main+0x13e8>)
   11aa0:	0008      	movs	r0, r1
   11aa2:	0011      	movs	r1, r2
   11aa4:	4798      	blx	r3
   11aa6:	0003      	movs	r3, r0
   11aa8:	b29b      	uxth	r3, r3
   11aaa:	b2da      	uxtb	r2, r3
   11aac:	4bb5      	ldr	r3, [pc, #724]	; (11d84 <main+0x13ec>)
   11aae:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = 0x6E;
   11ab0:	4bb4      	ldr	r3, [pc, #720]	; (11d84 <main+0x13ec>)
   11ab2:	226e      	movs	r2, #110	; 0x6e
   11ab4:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = ((uint16_t)(q[light_kalman]*100.0) & 0xFF); // Light Sensitivity
   11ab6:	4bb4      	ldr	r3, [pc, #720]	; (11d88 <main+0x13f0>)
   11ab8:	699a      	ldr	r2, [r3, #24]
   11aba:	4bb4      	ldr	r3, [pc, #720]	; (11d8c <main+0x13f4>)
   11abc:	1c10      	adds	r0, r2, #0
   11abe:	4798      	blx	r3
   11ac0:	4cad      	ldr	r4, [pc, #692]	; (11d78 <main+0x13e0>)
   11ac2:	2200      	movs	r2, #0
   11ac4:	4bad      	ldr	r3, [pc, #692]	; (11d7c <main+0x13e4>)
   11ac6:	47a0      	blx	r4
   11ac8:	0003      	movs	r3, r0
   11aca:	000c      	movs	r4, r1
   11acc:	0019      	movs	r1, r3
   11ace:	0022      	movs	r2, r4
   11ad0:	4bab      	ldr	r3, [pc, #684]	; (11d80 <main+0x13e8>)
   11ad2:	0008      	movs	r0, r1
   11ad4:	0011      	movs	r1, r2
   11ad6:	4798      	blx	r3
   11ad8:	0003      	movs	r3, r0
   11ada:	b29b      	uxth	r3, r3
   11adc:	b2da      	uxtb	r2, r3
   11ade:	4ba9      	ldr	r3, [pc, #676]	; (11d84 <main+0x13ec>)
   11ae0:	735a      	strb	r2, [r3, #13]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 14);
   11ae2:	49a8      	ldr	r1, [pc, #672]	; (11d84 <main+0x13ec>)
   11ae4:	4baa      	ldr	r3, [pc, #680]	; (11d90 <main+0x13f8>)
   11ae6:	220e      	movs	r2, #14
   11ae8:	0018      	movs	r0, r3
   11aea:	4baa      	ldr	r3, [pc, #680]	; (11d94 <main+0x13fc>)
   11aec:	4798      	blx	r3

			SEND_SENSORS = 0;
   11aee:	4baa      	ldr	r3, [pc, #680]	; (11d98 <main+0x1400>)
   11af0:	2200      	movs	r2, #0
   11af2:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   11af4:	4ba9      	ldr	r3, [pc, #676]	; (11d9c <main+0x1404>)
   11af6:	2201      	movs	r2, #1
   11af8:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle LED Params Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_LED_CHARS)
   11afa:	4ba9      	ldr	r3, [pc, #676]	; (11da0 <main+0x1408>)
   11afc:	781b      	ldrb	r3, [r3, #0]
   11afe:	2b00      	cmp	r3, #0
   11b00:	d100      	bne.n	11b04 <main+0x116c>
   11b02:	e27d      	b.n	12000 <main+0x1668>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11b04:	46c0      	nop			; (mov r8, r8)
   11b06:	4ba7      	ldr	r3, [pc, #668]	; (11da4 <main+0x140c>)
   11b08:	4798      	blx	r3
   11b0a:	0002      	movs	r2, r0
   11b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11b0e:	1ad3      	subs	r3, r2, r3
   11b10:	221e      	movs	r2, #30
   11b12:	18ba      	adds	r2, r7, r2
   11b14:	8812      	ldrh	r2, [r2, #0]
   11b16:	0052      	lsls	r2, r2, #1
   11b18:	4293      	cmp	r3, r2
   11b1a:	d3f4      	bcc.n	11b06 <main+0x116e>
			BLE_TX_TIME = millis();
   11b1c:	4ba1      	ldr	r3, [pc, #644]	; (11da4 <main+0x140c>)
   11b1e:	4798      	blx	r3
   11b20:	0003      	movs	r3, r0
   11b22:	63bb      	str	r3, [r7, #56]	; 0x38

			uint8_t led_mode_switches = ((light_mode << 4) | (HEADLIGHTS << 3) | (SIDELIGHTS << 2) | (LIGHT_CONTROLLED << 1) | IMU_CONTROLED);
   11b24:	4ba0      	ldr	r3, [pc, #640]	; (11da8 <main+0x1410>)
   11b26:	781b      	ldrb	r3, [r3, #0]
   11b28:	011b      	lsls	r3, r3, #4
   11b2a:	b25a      	sxtb	r2, r3
   11b2c:	4b9f      	ldr	r3, [pc, #636]	; (11dac <main+0x1414>)
   11b2e:	781b      	ldrb	r3, [r3, #0]
   11b30:	00db      	lsls	r3, r3, #3
   11b32:	b25b      	sxtb	r3, r3
   11b34:	4313      	orrs	r3, r2
   11b36:	b25a      	sxtb	r2, r3
   11b38:	4b9d      	ldr	r3, [pc, #628]	; (11db0 <main+0x1418>)
   11b3a:	781b      	ldrb	r3, [r3, #0]
   11b3c:	009b      	lsls	r3, r3, #2
   11b3e:	b25b      	sxtb	r3, r3
   11b40:	4313      	orrs	r3, r2
   11b42:	b25a      	sxtb	r2, r3
   11b44:	4b9b      	ldr	r3, [pc, #620]	; (11db4 <main+0x141c>)
   11b46:	781b      	ldrb	r3, [r3, #0]
   11b48:	005b      	lsls	r3, r3, #1
   11b4a:	b25b      	sxtb	r3, r3
   11b4c:	4313      	orrs	r3, r2
   11b4e:	b25a      	sxtb	r2, r3
   11b50:	4b99      	ldr	r3, [pc, #612]	; (11db8 <main+0x1420>)
   11b52:	781b      	ldrb	r3, [r3, #0]
   11b54:	b25b      	sxtb	r3, r3
   11b56:	4313      	orrs	r3, r2
   11b58:	b25a      	sxtb	r2, r3
   11b5a:	231d      	movs	r3, #29
   11b5c:	18fb      	adds	r3, r7, r3
   11b5e:	701a      	strb	r2, [r3, #0]

			// Global LED Settings
			ble_write_buffer[0] = 0x31;
   11b60:	4b88      	ldr	r3, [pc, #544]	; (11d84 <main+0x13ec>)
   11b62:	2231      	movs	r2, #49	; 0x31
   11b64:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = led_mode_switches; // Current switch states
   11b66:	4b87      	ldr	r3, [pc, #540]	; (11d84 <main+0x13ec>)
   11b68:	221d      	movs	r2, #29
   11b6a:	18ba      	adds	r2, r7, r2
   11b6c:	7812      	ldrb	r2, [r2, #0]
   11b6e:	705a      	strb	r2, [r3, #1]
			// Static
			ble_write_buffer[2] = 0x32;
   11b70:	4b84      	ldr	r3, [pc, #528]	; (11d84 <main+0x13ec>)
   11b72:	2232      	movs	r2, #50	; 0x32
   11b74:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)((float)Static_RGB.LR / 655.35);
   11b76:	4b91      	ldr	r3, [pc, #580]	; (11dbc <main+0x1424>)
   11b78:	881a      	ldrh	r2, [r3, #0]
   11b7a:	4b91      	ldr	r3, [pc, #580]	; (11dc0 <main+0x1428>)
   11b7c:	0010      	movs	r0, r2
   11b7e:	4798      	blx	r3
   11b80:	1c02      	adds	r2, r0, #0
   11b82:	4b82      	ldr	r3, [pc, #520]	; (11d8c <main+0x13f4>)
   11b84:	1c10      	adds	r0, r2, #0
   11b86:	4798      	blx	r3
   11b88:	4c8e      	ldr	r4, [pc, #568]	; (11dc4 <main+0x142c>)
   11b8a:	4a8f      	ldr	r2, [pc, #572]	; (11dc8 <main+0x1430>)
   11b8c:	4b8f      	ldr	r3, [pc, #572]	; (11dcc <main+0x1434>)
   11b8e:	47a0      	blx	r4
   11b90:	0003      	movs	r3, r0
   11b92:	000c      	movs	r4, r1
   11b94:	0019      	movs	r1, r3
   11b96:	0022      	movs	r2, r4
   11b98:	4b79      	ldr	r3, [pc, #484]	; (11d80 <main+0x13e8>)
   11b9a:	0008      	movs	r0, r1
   11b9c:	0011      	movs	r1, r2
   11b9e:	4798      	blx	r3
   11ba0:	0003      	movs	r3, r0
   11ba2:	b2da      	uxtb	r2, r3
   11ba4:	4b77      	ldr	r3, [pc, #476]	; (11d84 <main+0x13ec>)
   11ba6:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)((float)Static_RGB.LG / 655.35);
   11ba8:	4b84      	ldr	r3, [pc, #528]	; (11dbc <main+0x1424>)
   11baa:	885a      	ldrh	r2, [r3, #2]
   11bac:	4b84      	ldr	r3, [pc, #528]	; (11dc0 <main+0x1428>)
   11bae:	0010      	movs	r0, r2
   11bb0:	4798      	blx	r3
   11bb2:	1c02      	adds	r2, r0, #0
   11bb4:	4b75      	ldr	r3, [pc, #468]	; (11d8c <main+0x13f4>)
   11bb6:	1c10      	adds	r0, r2, #0
   11bb8:	4798      	blx	r3
   11bba:	4c82      	ldr	r4, [pc, #520]	; (11dc4 <main+0x142c>)
   11bbc:	4a82      	ldr	r2, [pc, #520]	; (11dc8 <main+0x1430>)
   11bbe:	4b83      	ldr	r3, [pc, #524]	; (11dcc <main+0x1434>)
   11bc0:	47a0      	blx	r4
   11bc2:	0003      	movs	r3, r0
   11bc4:	000c      	movs	r4, r1
   11bc6:	0019      	movs	r1, r3
   11bc8:	0022      	movs	r2, r4
   11bca:	4b6d      	ldr	r3, [pc, #436]	; (11d80 <main+0x13e8>)
   11bcc:	0008      	movs	r0, r1
   11bce:	0011      	movs	r1, r2
   11bd0:	4798      	blx	r3
   11bd2:	0003      	movs	r3, r0
   11bd4:	b2da      	uxtb	r2, r3
   11bd6:	4b6b      	ldr	r3, [pc, #428]	; (11d84 <main+0x13ec>)
   11bd8:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)((float)Static_RGB.LB / 655.35);
   11bda:	4b78      	ldr	r3, [pc, #480]	; (11dbc <main+0x1424>)
   11bdc:	889a      	ldrh	r2, [r3, #4]
   11bde:	4b78      	ldr	r3, [pc, #480]	; (11dc0 <main+0x1428>)
   11be0:	0010      	movs	r0, r2
   11be2:	4798      	blx	r3
   11be4:	1c02      	adds	r2, r0, #0
   11be6:	4b69      	ldr	r3, [pc, #420]	; (11d8c <main+0x13f4>)
   11be8:	1c10      	adds	r0, r2, #0
   11bea:	4798      	blx	r3
   11bec:	4c75      	ldr	r4, [pc, #468]	; (11dc4 <main+0x142c>)
   11bee:	4a76      	ldr	r2, [pc, #472]	; (11dc8 <main+0x1430>)
   11bf0:	4b76      	ldr	r3, [pc, #472]	; (11dcc <main+0x1434>)
   11bf2:	47a0      	blx	r4
   11bf4:	0003      	movs	r3, r0
   11bf6:	000c      	movs	r4, r1
   11bf8:	0019      	movs	r1, r3
   11bfa:	0022      	movs	r2, r4
   11bfc:	4b60      	ldr	r3, [pc, #384]	; (11d80 <main+0x13e8>)
   11bfe:	0008      	movs	r0, r1
   11c00:	0011      	movs	r1, r2
   11c02:	4798      	blx	r3
   11c04:	0003      	movs	r3, r0
   11c06:	b2da      	uxtb	r2, r3
   11c08:	4b5e      	ldr	r3, [pc, #376]	; (11d84 <main+0x13ec>)
   11c0a:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (uint8_t)((float)Static_RGB.RR / 655.35);
   11c0c:	4b6b      	ldr	r3, [pc, #428]	; (11dbc <main+0x1424>)
   11c0e:	88da      	ldrh	r2, [r3, #6]
   11c10:	4b6b      	ldr	r3, [pc, #428]	; (11dc0 <main+0x1428>)
   11c12:	0010      	movs	r0, r2
   11c14:	4798      	blx	r3
   11c16:	1c02      	adds	r2, r0, #0
   11c18:	4b5c      	ldr	r3, [pc, #368]	; (11d8c <main+0x13f4>)
   11c1a:	1c10      	adds	r0, r2, #0
   11c1c:	4798      	blx	r3
   11c1e:	4c69      	ldr	r4, [pc, #420]	; (11dc4 <main+0x142c>)
   11c20:	4a69      	ldr	r2, [pc, #420]	; (11dc8 <main+0x1430>)
   11c22:	4b6a      	ldr	r3, [pc, #424]	; (11dcc <main+0x1434>)
   11c24:	47a0      	blx	r4
   11c26:	0003      	movs	r3, r0
   11c28:	000c      	movs	r4, r1
   11c2a:	0019      	movs	r1, r3
   11c2c:	0022      	movs	r2, r4
   11c2e:	4b54      	ldr	r3, [pc, #336]	; (11d80 <main+0x13e8>)
   11c30:	0008      	movs	r0, r1
   11c32:	0011      	movs	r1, r2
   11c34:	4798      	blx	r3
   11c36:	0003      	movs	r3, r0
   11c38:	b2da      	uxtb	r2, r3
   11c3a:	4b52      	ldr	r3, [pc, #328]	; (11d84 <main+0x13ec>)
   11c3c:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((float)Static_RGB.RG / 655.35);
   11c3e:	4b5f      	ldr	r3, [pc, #380]	; (11dbc <main+0x1424>)
   11c40:	891a      	ldrh	r2, [r3, #8]
   11c42:	4b5f      	ldr	r3, [pc, #380]	; (11dc0 <main+0x1428>)
   11c44:	0010      	movs	r0, r2
   11c46:	4798      	blx	r3
   11c48:	1c02      	adds	r2, r0, #0
   11c4a:	4b50      	ldr	r3, [pc, #320]	; (11d8c <main+0x13f4>)
   11c4c:	1c10      	adds	r0, r2, #0
   11c4e:	4798      	blx	r3
   11c50:	4c5c      	ldr	r4, [pc, #368]	; (11dc4 <main+0x142c>)
   11c52:	4a5d      	ldr	r2, [pc, #372]	; (11dc8 <main+0x1430>)
   11c54:	4b5d      	ldr	r3, [pc, #372]	; (11dcc <main+0x1434>)
   11c56:	47a0      	blx	r4
   11c58:	0003      	movs	r3, r0
   11c5a:	000c      	movs	r4, r1
   11c5c:	0019      	movs	r1, r3
   11c5e:	0022      	movs	r2, r4
   11c60:	4b47      	ldr	r3, [pc, #284]	; (11d80 <main+0x13e8>)
   11c62:	0008      	movs	r0, r1
   11c64:	0011      	movs	r1, r2
   11c66:	4798      	blx	r3
   11c68:	0003      	movs	r3, r0
   11c6a:	b2da      	uxtb	r2, r3
   11c6c:	4b45      	ldr	r3, [pc, #276]	; (11d84 <main+0x13ec>)
   11c6e:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((float)Static_RGB.RB / 655.35);
   11c70:	4b52      	ldr	r3, [pc, #328]	; (11dbc <main+0x1424>)
   11c72:	895a      	ldrh	r2, [r3, #10]
   11c74:	4b52      	ldr	r3, [pc, #328]	; (11dc0 <main+0x1428>)
   11c76:	0010      	movs	r0, r2
   11c78:	4798      	blx	r3
   11c7a:	1c02      	adds	r2, r0, #0
   11c7c:	4b43      	ldr	r3, [pc, #268]	; (11d8c <main+0x13f4>)
   11c7e:	1c10      	adds	r0, r2, #0
   11c80:	4798      	blx	r3
   11c82:	4c50      	ldr	r4, [pc, #320]	; (11dc4 <main+0x142c>)
   11c84:	4a50      	ldr	r2, [pc, #320]	; (11dc8 <main+0x1430>)
   11c86:	4b51      	ldr	r3, [pc, #324]	; (11dcc <main+0x1434>)
   11c88:	47a0      	blx	r4
   11c8a:	0003      	movs	r3, r0
   11c8c:	000c      	movs	r4, r1
   11c8e:	0019      	movs	r1, r3
   11c90:	0022      	movs	r2, r4
   11c92:	4b3b      	ldr	r3, [pc, #236]	; (11d80 <main+0x13e8>)
   11c94:	0008      	movs	r0, r1
   11c96:	0011      	movs	r1, r2
   11c98:	4798      	blx	r3
   11c9a:	0003      	movs	r3, r0
   11c9c:	b2da      	uxtb	r2, r3
   11c9e:	4b39      	ldr	r3, [pc, #228]	; (11d84 <main+0x13ec>)
   11ca0:	721a      	strb	r2, [r3, #8]
			// Color Cycle
			ble_write_buffer[9] = 0x33;
   11ca2:	4b38      	ldr	r3, [pc, #224]	; (11d84 <main+0x13ec>)
   11ca4:	2233      	movs	r2, #51	; 0x33
   11ca6:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (uint8_t)(RateSens[MODE_COLOR_CYCLE] * 100);
   11ca8:	4b49      	ldr	r3, [pc, #292]	; (11dd0 <main+0x1438>)
   11caa:	685a      	ldr	r2, [r3, #4]
   11cac:	4b49      	ldr	r3, [pc, #292]	; (11dd4 <main+0x143c>)
   11cae:	494a      	ldr	r1, [pc, #296]	; (11dd8 <main+0x1440>)
   11cb0:	1c10      	adds	r0, r2, #0
   11cb2:	4798      	blx	r3
   11cb4:	1c03      	adds	r3, r0, #0
   11cb6:	1c1a      	adds	r2, r3, #0
   11cb8:	4b48      	ldr	r3, [pc, #288]	; (11ddc <main+0x1444>)
   11cba:	1c10      	adds	r0, r2, #0
   11cbc:	4798      	blx	r3
   11cbe:	0003      	movs	r3, r0
   11cc0:	b2da      	uxtb	r2, r3
   11cc2:	4b30      	ldr	r3, [pc, #192]	; (11d84 <main+0x13ec>)
   11cc4:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (uint8_t)(Brightness[MODE_COLOR_CYCLE] * 100);
   11cc6:	4b46      	ldr	r3, [pc, #280]	; (11de0 <main+0x1448>)
   11cc8:	685a      	ldr	r2, [r3, #4]
   11cca:	4b42      	ldr	r3, [pc, #264]	; (11dd4 <main+0x143c>)
   11ccc:	4942      	ldr	r1, [pc, #264]	; (11dd8 <main+0x1440>)
   11cce:	1c10      	adds	r0, r2, #0
   11cd0:	4798      	blx	r3
   11cd2:	1c03      	adds	r3, r0, #0
   11cd4:	1c1a      	adds	r2, r3, #0
   11cd6:	4b41      	ldr	r3, [pc, #260]	; (11ddc <main+0x1444>)
   11cd8:	1c10      	adds	r0, r2, #0
   11cda:	4798      	blx	r3
   11cdc:	0003      	movs	r3, r0
   11cde:	b2da      	uxtb	r2, r3
   11ce0:	4b28      	ldr	r3, [pc, #160]	; (11d84 <main+0x13ec>)
   11ce2:	72da      	strb	r2, [r3, #11]
			// Compass Cycle
			ble_write_buffer[12] = 0x34;
   11ce4:	4b27      	ldr	r3, [pc, #156]	; (11d84 <main+0x13ec>)
   11ce6:	2234      	movs	r2, #52	; 0x34
   11ce8:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = (uint8_t)(Brightness[MODE_COMPASS_CYCLE] * 100);
   11cea:	4b3d      	ldr	r3, [pc, #244]	; (11de0 <main+0x1448>)
   11cec:	689a      	ldr	r2, [r3, #8]
   11cee:	4b39      	ldr	r3, [pc, #228]	; (11dd4 <main+0x143c>)
   11cf0:	4939      	ldr	r1, [pc, #228]	; (11dd8 <main+0x1440>)
   11cf2:	1c10      	adds	r0, r2, #0
   11cf4:	4798      	blx	r3
   11cf6:	1c03      	adds	r3, r0, #0
   11cf8:	1c1a      	adds	r2, r3, #0
   11cfa:	4b38      	ldr	r3, [pc, #224]	; (11ddc <main+0x1444>)
   11cfc:	1c10      	adds	r0, r2, #0
   11cfe:	4798      	blx	r3
   11d00:	0003      	movs	r3, r0
   11d02:	b2da      	uxtb	r2, r3
   11d04:	4b1f      	ldr	r3, [pc, #124]	; (11d84 <main+0x13ec>)
   11d06:	735a      	strb	r2, [r3, #13]
			// Throttle Based
			ble_write_buffer[14] = 0x35;
   11d08:	4b1e      	ldr	r3, [pc, #120]	; (11d84 <main+0x13ec>)
   11d0a:	2235      	movs	r2, #53	; 0x35
   11d0c:	739a      	strb	r2, [r3, #14]
			ble_write_buffer[15] = (uint8_t)(RateSens[MODE_THROTTLE] * 100);
   11d0e:	4b30      	ldr	r3, [pc, #192]	; (11dd0 <main+0x1438>)
   11d10:	68da      	ldr	r2, [r3, #12]
   11d12:	4b30      	ldr	r3, [pc, #192]	; (11dd4 <main+0x143c>)
   11d14:	4930      	ldr	r1, [pc, #192]	; (11dd8 <main+0x1440>)
   11d16:	1c10      	adds	r0, r2, #0
   11d18:	4798      	blx	r3
   11d1a:	1c03      	adds	r3, r0, #0
   11d1c:	1c1a      	adds	r2, r3, #0
   11d1e:	4b2f      	ldr	r3, [pc, #188]	; (11ddc <main+0x1444>)
   11d20:	1c10      	adds	r0, r2, #0
   11d22:	4798      	blx	r3
   11d24:	0003      	movs	r3, r0
   11d26:	b2da      	uxtb	r2, r3
   11d28:	4b16      	ldr	r3, [pc, #88]	; (11d84 <main+0x13ec>)
   11d2a:	73da      	strb	r2, [r3, #15]
			ble_write_buffer[16] = (uint8_t)(Brightness[MODE_THROTTLE] * 100);
   11d2c:	4b2c      	ldr	r3, [pc, #176]	; (11de0 <main+0x1448>)
   11d2e:	68da      	ldr	r2, [r3, #12]
   11d30:	4b28      	ldr	r3, [pc, #160]	; (11dd4 <main+0x143c>)
   11d32:	4929      	ldr	r1, [pc, #164]	; (11dd8 <main+0x1440>)
   11d34:	1c10      	adds	r0, r2, #0
   11d36:	4798      	blx	r3
   11d38:	1c03      	adds	r3, r0, #0
   11d3a:	1c1a      	adds	r2, r3, #0
   11d3c:	4b27      	ldr	r3, [pc, #156]	; (11ddc <main+0x1444>)
   11d3e:	1c10      	adds	r0, r2, #0
   11d40:	4798      	blx	r3
   11d42:	0003      	movs	r3, r0
   11d44:	b2da      	uxtb	r2, r3
   11d46:	4b0f      	ldr	r3, [pc, #60]	; (11d84 <main+0x13ec>)
   11d48:	741a      	strb	r2, [r3, #16]
			// RPM Based
			ble_write_buffer[17] = 0x36;
   11d4a:	4b0e      	ldr	r3, [pc, #56]	; (11d84 <main+0x13ec>)
   11d4c:	2236      	movs	r2, #54	; 0x36
   11d4e:	745a      	strb	r2, [r3, #17]
			ble_write_buffer[18] = (uint8_t)(RateSens[MODE_RPM_CYCLE] * 100);
   11d50:	4b1f      	ldr	r3, [pc, #124]	; (11dd0 <main+0x1438>)
   11d52:	691a      	ldr	r2, [r3, #16]
   11d54:	4b1f      	ldr	r3, [pc, #124]	; (11dd4 <main+0x143c>)
   11d56:	4920      	ldr	r1, [pc, #128]	; (11dd8 <main+0x1440>)
   11d58:	1c10      	adds	r0, r2, #0
   11d5a:	4798      	blx	r3
   11d5c:	1c03      	adds	r3, r0, #0
   11d5e:	1c1a      	adds	r2, r3, #0
   11d60:	4b1e      	ldr	r3, [pc, #120]	; (11ddc <main+0x1444>)
   11d62:	1c10      	adds	r0, r2, #0
   11d64:	4798      	blx	r3
   11d66:	0003      	movs	r3, r0
   11d68:	b2da      	uxtb	r2, r3
   11d6a:	4b06      	ldr	r3, [pc, #24]	; (11d84 <main+0x13ec>)
   11d6c:	749a      	strb	r2, [r3, #18]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 19);
   11d6e:	4905      	ldr	r1, [pc, #20]	; (11d84 <main+0x13ec>)
   11d70:	4b07      	ldr	r3, [pc, #28]	; (11d90 <main+0x13f8>)
   11d72:	2213      	movs	r2, #19
   11d74:	0018      	movs	r0, r3
   11d76:	e035      	b.n	11de4 <main+0x144c>
   11d78:	000163b9 	.word	0x000163b9
   11d7c:	40590000 	.word	0x40590000
   11d80:	0001470d 	.word	0x0001470d
   11d84:	20000910 	.word	0x20000910
   11d88:	20000f9c 	.word	0x20000f9c
   11d8c:	00017041 	.word	0x00017041
   11d90:	200004a0 	.word	0x200004a0
   11d94:	000063bd 	.word	0x000063bd
   11d98:	200003e6 	.word	0x200003e6
   11d9c:	200000e4 	.word	0x200000e4
   11da0:	200003bc 	.word	0x200003bc
   11da4:	0000b095 	.word	0x0000b095
   11da8:	2000001b 	.word	0x2000001b
   11dac:	20000322 	.word	0x20000322
   11db0:	200000a2 	.word	0x200000a2
   11db4:	20000323 	.word	0x20000323
   11db8:	20000324 	.word	0x20000324
   11dbc:	2000001c 	.word	0x2000001c
   11dc0:	000154a5 	.word	0x000154a5
   11dc4:	00015b51 	.word	0x00015b51
   11dc8:	cccccccd 	.word	0xcccccccd
   11dcc:	40847acc 	.word	0x40847acc
   11dd0:	20000028 	.word	0x20000028
   11dd4:	00014e4d 	.word	0x00014e4d
   11dd8:	42c80000 	.word	0x42c80000
   11ddc:	000146dd 	.word	0x000146dd
   11de0:	2000004c 	.word	0x2000004c
   11de4:	4bf1      	ldr	r3, [pc, #964]	; (121ac <main+0x1814>)
   11de6:	4798      	blx	r3
			
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11de8:	46c0      	nop			; (mov r8, r8)
   11dea:	4bf1      	ldr	r3, [pc, #964]	; (121b0 <main+0x1818>)
   11dec:	4798      	blx	r3
   11dee:	0002      	movs	r2, r0
   11df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   11df2:	1ad3      	subs	r3, r2, r3
   11df4:	221e      	movs	r2, #30
   11df6:	18ba      	adds	r2, r7, r2
   11df8:	8812      	ldrh	r2, [r2, #0]
   11dfa:	0052      	lsls	r2, r2, #1
   11dfc:	4293      	cmp	r3, r2
   11dfe:	d3f4      	bcc.n	11dea <main+0x1452>
			BLE_TX_TIME = millis();
   11e00:	4beb      	ldr	r3, [pc, #940]	; (121b0 <main+0x1818>)
   11e02:	4798      	blx	r3
   11e04:	0003      	movs	r3, r0
   11e06:	63bb      	str	r3, [r7, #56]	; 0x38

			// X Accel Based
			ble_write_buffer[0] = 0x37;
   11e08:	4bea      	ldr	r3, [pc, #936]	; (121b4 <main+0x181c>)
   11e0a:	2237      	movs	r2, #55	; 0x37
   11e0c:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(RateSens[MODE_X_ACCEL] * 100);
   11e0e:	4bea      	ldr	r3, [pc, #936]	; (121b8 <main+0x1820>)
   11e10:	699a      	ldr	r2, [r3, #24]
   11e12:	4bea      	ldr	r3, [pc, #936]	; (121bc <main+0x1824>)
   11e14:	49ea      	ldr	r1, [pc, #936]	; (121c0 <main+0x1828>)
   11e16:	1c10      	adds	r0, r2, #0
   11e18:	4798      	blx	r3
   11e1a:	1c03      	adds	r3, r0, #0
   11e1c:	1c1a      	adds	r2, r3, #0
   11e1e:	4be9      	ldr	r3, [pc, #932]	; (121c4 <main+0x182c>)
   11e20:	1c10      	adds	r0, r2, #0
   11e22:	4798      	blx	r3
   11e24:	0003      	movs	r3, r0
   11e26:	b2da      	uxtb	r2, r3
   11e28:	4be2      	ldr	r3, [pc, #904]	; (121b4 <main+0x181c>)
   11e2a:	705a      	strb	r2, [r3, #1]
			// Y Accel Based
			ble_write_buffer[2] = 0x38;
   11e2c:	4be1      	ldr	r3, [pc, #900]	; (121b4 <main+0x181c>)
   11e2e:	2238      	movs	r2, #56	; 0x38
   11e30:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)(Brightness[MODE_Y_ACCEL] * 100);
   11e32:	4be5      	ldr	r3, [pc, #916]	; (121c8 <main+0x1830>)
   11e34:	69da      	ldr	r2, [r3, #28]
   11e36:	4be1      	ldr	r3, [pc, #900]	; (121bc <main+0x1824>)
   11e38:	49e1      	ldr	r1, [pc, #900]	; (121c0 <main+0x1828>)
   11e3a:	1c10      	adds	r0, r2, #0
   11e3c:	4798      	blx	r3
   11e3e:	1c03      	adds	r3, r0, #0
   11e40:	1c1a      	adds	r2, r3, #0
   11e42:	4be0      	ldr	r3, [pc, #896]	; (121c4 <main+0x182c>)
   11e44:	1c10      	adds	r0, r2, #0
   11e46:	4798      	blx	r3
   11e48:	0003      	movs	r3, r0
   11e4a:	b2da      	uxtb	r2, r3
   11e4c:	4bd9      	ldr	r3, [pc, #868]	; (121b4 <main+0x181c>)
   11e4e:	70da      	strb	r2, [r3, #3]
			// Custom
			uint8_t color_bright_base = (ColorBase[MODE_CUSTOM] << 4) | BrightBase[MODE_CUSTOM];
   11e50:	4bde      	ldr	r3, [pc, #888]	; (121cc <main+0x1834>)
   11e52:	7a1b      	ldrb	r3, [r3, #8]
   11e54:	011b      	lsls	r3, r3, #4
   11e56:	b25a      	sxtb	r2, r3
   11e58:	4bdd      	ldr	r3, [pc, #884]	; (121d0 <main+0x1838>)
   11e5a:	7a1b      	ldrb	r3, [r3, #8]
   11e5c:	b25b      	sxtb	r3, r3
   11e5e:	4313      	orrs	r3, r2
   11e60:	b25a      	sxtb	r2, r3
   11e62:	231c      	movs	r3, #28
   11e64:	18fb      	adds	r3, r7, r3
   11e66:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[4] = 0x39;
   11e68:	4bd2      	ldr	r3, [pc, #840]	; (121b4 <main+0x181c>)
   11e6a:	2239      	movs	r2, #57	; 0x39
   11e6c:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = color_bright_base;
   11e6e:	4bd1      	ldr	r3, [pc, #836]	; (121b4 <main+0x181c>)
   11e70:	221c      	movs	r2, #28
   11e72:	18ba      	adds	r2, r7, r2
   11e74:	7812      	ldrb	r2, [r2, #0]
   11e76:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = RateBase[MODE_CUSTOM];
   11e78:	4bd6      	ldr	r3, [pc, #856]	; (121d4 <main+0x183c>)
   11e7a:	7a1a      	ldrb	r2, [r3, #8]
   11e7c:	4bcd      	ldr	r3, [pc, #820]	; (121b4 <main+0x181c>)
   11e7e:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((float)Custom_RGB.LR / 655.35);
   11e80:	4bd5      	ldr	r3, [pc, #852]	; (121d8 <main+0x1840>)
   11e82:	881a      	ldrh	r2, [r3, #0]
   11e84:	4bd5      	ldr	r3, [pc, #852]	; (121dc <main+0x1844>)
   11e86:	0010      	movs	r0, r2
   11e88:	4798      	blx	r3
   11e8a:	1c02      	adds	r2, r0, #0
   11e8c:	4bd4      	ldr	r3, [pc, #848]	; (121e0 <main+0x1848>)
   11e8e:	1c10      	adds	r0, r2, #0
   11e90:	4798      	blx	r3
   11e92:	4cd4      	ldr	r4, [pc, #848]	; (121e4 <main+0x184c>)
   11e94:	4ad4      	ldr	r2, [pc, #848]	; (121e8 <main+0x1850>)
   11e96:	4bd5      	ldr	r3, [pc, #852]	; (121ec <main+0x1854>)
   11e98:	47a0      	blx	r4
   11e9a:	0003      	movs	r3, r0
   11e9c:	000c      	movs	r4, r1
   11e9e:	0019      	movs	r1, r3
   11ea0:	0022      	movs	r2, r4
   11ea2:	4bd3      	ldr	r3, [pc, #844]	; (121f0 <main+0x1858>)
   11ea4:	0008      	movs	r0, r1
   11ea6:	0011      	movs	r1, r2
   11ea8:	4798      	blx	r3
   11eaa:	0003      	movs	r3, r0
   11eac:	b2da      	uxtb	r2, r3
   11eae:	4bc1      	ldr	r3, [pc, #772]	; (121b4 <main+0x181c>)
   11eb0:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((float)Custom_RGB.LG / 655.35);
   11eb2:	4bc9      	ldr	r3, [pc, #804]	; (121d8 <main+0x1840>)
   11eb4:	885a      	ldrh	r2, [r3, #2]
   11eb6:	4bc9      	ldr	r3, [pc, #804]	; (121dc <main+0x1844>)
   11eb8:	0010      	movs	r0, r2
   11eba:	4798      	blx	r3
   11ebc:	1c02      	adds	r2, r0, #0
   11ebe:	4bc8      	ldr	r3, [pc, #800]	; (121e0 <main+0x1848>)
   11ec0:	1c10      	adds	r0, r2, #0
   11ec2:	4798      	blx	r3
   11ec4:	4cc7      	ldr	r4, [pc, #796]	; (121e4 <main+0x184c>)
   11ec6:	4ac8      	ldr	r2, [pc, #800]	; (121e8 <main+0x1850>)
   11ec8:	4bc8      	ldr	r3, [pc, #800]	; (121ec <main+0x1854>)
   11eca:	47a0      	blx	r4
   11ecc:	0003      	movs	r3, r0
   11ece:	000c      	movs	r4, r1
   11ed0:	0019      	movs	r1, r3
   11ed2:	0022      	movs	r2, r4
   11ed4:	4bc6      	ldr	r3, [pc, #792]	; (121f0 <main+0x1858>)
   11ed6:	0008      	movs	r0, r1
   11ed8:	0011      	movs	r1, r2
   11eda:	4798      	blx	r3
   11edc:	0003      	movs	r3, r0
   11ede:	b2da      	uxtb	r2, r3
   11ee0:	4bb4      	ldr	r3, [pc, #720]	; (121b4 <main+0x181c>)
   11ee2:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (uint8_t)((float)Custom_RGB.LB / 655.35);
   11ee4:	4bbc      	ldr	r3, [pc, #752]	; (121d8 <main+0x1840>)
   11ee6:	889a      	ldrh	r2, [r3, #4]
   11ee8:	4bbc      	ldr	r3, [pc, #752]	; (121dc <main+0x1844>)
   11eea:	0010      	movs	r0, r2
   11eec:	4798      	blx	r3
   11eee:	1c02      	adds	r2, r0, #0
   11ef0:	4bbb      	ldr	r3, [pc, #748]	; (121e0 <main+0x1848>)
   11ef2:	1c10      	adds	r0, r2, #0
   11ef4:	4798      	blx	r3
   11ef6:	4cbb      	ldr	r4, [pc, #748]	; (121e4 <main+0x184c>)
   11ef8:	4abb      	ldr	r2, [pc, #748]	; (121e8 <main+0x1850>)
   11efa:	4bbc      	ldr	r3, [pc, #752]	; (121ec <main+0x1854>)
   11efc:	47a0      	blx	r4
   11efe:	0003      	movs	r3, r0
   11f00:	000c      	movs	r4, r1
   11f02:	0019      	movs	r1, r3
   11f04:	0022      	movs	r2, r4
   11f06:	4bba      	ldr	r3, [pc, #744]	; (121f0 <main+0x1858>)
   11f08:	0008      	movs	r0, r1
   11f0a:	0011      	movs	r1, r2
   11f0c:	4798      	blx	r3
   11f0e:	0003      	movs	r3, r0
   11f10:	b2da      	uxtb	r2, r3
   11f12:	4ba8      	ldr	r3, [pc, #672]	; (121b4 <main+0x181c>)
   11f14:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (uint8_t)((float)Custom_RGB.RR / 655.35);
   11f16:	4bb0      	ldr	r3, [pc, #704]	; (121d8 <main+0x1840>)
   11f18:	88da      	ldrh	r2, [r3, #6]
   11f1a:	4bb0      	ldr	r3, [pc, #704]	; (121dc <main+0x1844>)
   11f1c:	0010      	movs	r0, r2
   11f1e:	4798      	blx	r3
   11f20:	1c02      	adds	r2, r0, #0
   11f22:	4baf      	ldr	r3, [pc, #700]	; (121e0 <main+0x1848>)
   11f24:	1c10      	adds	r0, r2, #0
   11f26:	4798      	blx	r3
   11f28:	4cae      	ldr	r4, [pc, #696]	; (121e4 <main+0x184c>)
   11f2a:	4aaf      	ldr	r2, [pc, #700]	; (121e8 <main+0x1850>)
   11f2c:	4baf      	ldr	r3, [pc, #700]	; (121ec <main+0x1854>)
   11f2e:	47a0      	blx	r4
   11f30:	0003      	movs	r3, r0
   11f32:	000c      	movs	r4, r1
   11f34:	0019      	movs	r1, r3
   11f36:	0022      	movs	r2, r4
   11f38:	4bad      	ldr	r3, [pc, #692]	; (121f0 <main+0x1858>)
   11f3a:	0008      	movs	r0, r1
   11f3c:	0011      	movs	r1, r2
   11f3e:	4798      	blx	r3
   11f40:	0003      	movs	r3, r0
   11f42:	b2da      	uxtb	r2, r3
   11f44:	4b9b      	ldr	r3, [pc, #620]	; (121b4 <main+0x181c>)
   11f46:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (uint8_t)((float)Custom_RGB.RG / 655.35);
   11f48:	4ba3      	ldr	r3, [pc, #652]	; (121d8 <main+0x1840>)
   11f4a:	891a      	ldrh	r2, [r3, #8]
   11f4c:	4ba3      	ldr	r3, [pc, #652]	; (121dc <main+0x1844>)
   11f4e:	0010      	movs	r0, r2
   11f50:	4798      	blx	r3
   11f52:	1c02      	adds	r2, r0, #0
   11f54:	4ba2      	ldr	r3, [pc, #648]	; (121e0 <main+0x1848>)
   11f56:	1c10      	adds	r0, r2, #0
   11f58:	4798      	blx	r3
   11f5a:	4ca2      	ldr	r4, [pc, #648]	; (121e4 <main+0x184c>)
   11f5c:	4aa2      	ldr	r2, [pc, #648]	; (121e8 <main+0x1850>)
   11f5e:	4ba3      	ldr	r3, [pc, #652]	; (121ec <main+0x1854>)
   11f60:	47a0      	blx	r4
   11f62:	0003      	movs	r3, r0
   11f64:	000c      	movs	r4, r1
   11f66:	0019      	movs	r1, r3
   11f68:	0022      	movs	r2, r4
   11f6a:	4ba1      	ldr	r3, [pc, #644]	; (121f0 <main+0x1858>)
   11f6c:	0008      	movs	r0, r1
   11f6e:	0011      	movs	r1, r2
   11f70:	4798      	blx	r3
   11f72:	0003      	movs	r3, r0
   11f74:	b2da      	uxtb	r2, r3
   11f76:	4b8f      	ldr	r3, [pc, #572]	; (121b4 <main+0x181c>)
   11f78:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = (uint8_t)((float)Custom_RGB.RB / 655.35);
   11f7a:	4b97      	ldr	r3, [pc, #604]	; (121d8 <main+0x1840>)
   11f7c:	895a      	ldrh	r2, [r3, #10]
   11f7e:	4b97      	ldr	r3, [pc, #604]	; (121dc <main+0x1844>)
   11f80:	0010      	movs	r0, r2
   11f82:	4798      	blx	r3
   11f84:	1c02      	adds	r2, r0, #0
   11f86:	4b96      	ldr	r3, [pc, #600]	; (121e0 <main+0x1848>)
   11f88:	1c10      	adds	r0, r2, #0
   11f8a:	4798      	blx	r3
   11f8c:	4c95      	ldr	r4, [pc, #596]	; (121e4 <main+0x184c>)
   11f8e:	4a96      	ldr	r2, [pc, #600]	; (121e8 <main+0x1850>)
   11f90:	4b96      	ldr	r3, [pc, #600]	; (121ec <main+0x1854>)
   11f92:	47a0      	blx	r4
   11f94:	0003      	movs	r3, r0
   11f96:	000c      	movs	r4, r1
   11f98:	0019      	movs	r1, r3
   11f9a:	0022      	movs	r2, r4
   11f9c:	4b94      	ldr	r3, [pc, #592]	; (121f0 <main+0x1858>)
   11f9e:	0008      	movs	r0, r1
   11fa0:	0011      	movs	r1, r2
   11fa2:	4798      	blx	r3
   11fa4:	0003      	movs	r3, r0
   11fa6:	b2da      	uxtb	r2, r3
   11fa8:	4b82      	ldr	r3, [pc, #520]	; (121b4 <main+0x181c>)
   11faa:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = (uint8_t)(RateSens[MODE_CUSTOM] * 100);
   11fac:	4b82      	ldr	r3, [pc, #520]	; (121b8 <main+0x1820>)
   11fae:	6a1a      	ldr	r2, [r3, #32]
   11fb0:	4b82      	ldr	r3, [pc, #520]	; (121bc <main+0x1824>)
   11fb2:	4983      	ldr	r1, [pc, #524]	; (121c0 <main+0x1828>)
   11fb4:	1c10      	adds	r0, r2, #0
   11fb6:	4798      	blx	r3
   11fb8:	1c03      	adds	r3, r0, #0
   11fba:	1c1a      	adds	r2, r3, #0
   11fbc:	4b81      	ldr	r3, [pc, #516]	; (121c4 <main+0x182c>)
   11fbe:	1c10      	adds	r0, r2, #0
   11fc0:	4798      	blx	r3
   11fc2:	0003      	movs	r3, r0
   11fc4:	b2da      	uxtb	r2, r3
   11fc6:	4b7b      	ldr	r3, [pc, #492]	; (121b4 <main+0x181c>)
   11fc8:	735a      	strb	r2, [r3, #13]
			ble_write_buffer[14] = (uint8_t)(Brightness[MODE_CUSTOM] * 100);
   11fca:	4b7f      	ldr	r3, [pc, #508]	; (121c8 <main+0x1830>)
   11fcc:	6a1a      	ldr	r2, [r3, #32]
   11fce:	4b7b      	ldr	r3, [pc, #492]	; (121bc <main+0x1824>)
   11fd0:	497b      	ldr	r1, [pc, #492]	; (121c0 <main+0x1828>)
   11fd2:	1c10      	adds	r0, r2, #0
   11fd4:	4798      	blx	r3
   11fd6:	1c03      	adds	r3, r0, #0
   11fd8:	1c1a      	adds	r2, r3, #0
   11fda:	4b7a      	ldr	r3, [pc, #488]	; (121c4 <main+0x182c>)
   11fdc:	1c10      	adds	r0, r2, #0
   11fde:	4798      	blx	r3
   11fe0:	0003      	movs	r3, r0
   11fe2:	b2da      	uxtb	r2, r3
   11fe4:	4b73      	ldr	r3, [pc, #460]	; (121b4 <main+0x181c>)
   11fe6:	739a      	strb	r2, [r3, #14]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 15);
   11fe8:	4972      	ldr	r1, [pc, #456]	; (121b4 <main+0x181c>)
   11fea:	4b82      	ldr	r3, [pc, #520]	; (121f4 <main+0x185c>)
   11fec:	220f      	movs	r2, #15
   11fee:	0018      	movs	r0, r3
   11ff0:	4b6e      	ldr	r3, [pc, #440]	; (121ac <main+0x1814>)
   11ff2:	4798      	blx	r3

			SEND_LED_CHARS = 0;
   11ff4:	4b80      	ldr	r3, [pc, #512]	; (121f8 <main+0x1860>)
   11ff6:	2200      	movs	r2, #0
   11ff8:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   11ffa:	4b80      	ldr	r3, [pc, #512]	; (121fc <main+0x1864>)
   11ffc:	2201      	movs	r2, #1
   11ffe:	701a      	strb	r2, [r3, #0]
		}
		

		//////////////////////////   Handle Orientation Request   /////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_ORIENTAION_CONFIG)
   12000:	4b7f      	ldr	r3, [pc, #508]	; (12200 <main+0x1868>)
   12002:	781b      	ldrb	r3, [r3, #0]
   12004:	2b00      	cmp	r3, #0
   12006:	d026      	beq.n	12056 <main+0x16be>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   12008:	46c0      	nop			; (mov r8, r8)
   1200a:	4b69      	ldr	r3, [pc, #420]	; (121b0 <main+0x1818>)
   1200c:	4798      	blx	r3
   1200e:	0002      	movs	r2, r0
   12010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12012:	1ad3      	subs	r3, r2, r3
   12014:	221e      	movs	r2, #30
   12016:	18ba      	adds	r2, r7, r2
   12018:	8812      	ldrh	r2, [r2, #0]
   1201a:	0052      	lsls	r2, r2, #1
   1201c:	4293      	cmp	r3, r2
   1201e:	d3f4      	bcc.n	1200a <main+0x1672>
			BLE_TX_TIME = millis();
   12020:	4b63      	ldr	r3, [pc, #396]	; (121b0 <main+0x1818>)
   12022:	4798      	blx	r3
   12024:	0003      	movs	r3, r0
   12026:	63bb      	str	r3, [r7, #56]	; 0x38

			// Global LED Settings
			ble_write_buffer[0] = 0x71;
   12028:	4b62      	ldr	r3, [pc, #392]	; (121b4 <main+0x181c>)
   1202a:	2271      	movs	r2, #113	; 0x71
   1202c:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ORIENTATION[0]; // Connectors Orientation
   1202e:	4b75      	ldr	r3, [pc, #468]	; (12204 <main+0x186c>)
   12030:	781a      	ldrb	r2, [r3, #0]
   12032:	4b60      	ldr	r3, [pc, #384]	; (121b4 <main+0x181c>)
   12034:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = ORIENTATION[1]; // Power Orientation
   12036:	4b73      	ldr	r3, [pc, #460]	; (12204 <main+0x186c>)
   12038:	785a      	ldrb	r2, [r3, #1]
   1203a:	4b5e      	ldr	r3, [pc, #376]	; (121b4 <main+0x181c>)
   1203c:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   1203e:	495d      	ldr	r1, [pc, #372]	; (121b4 <main+0x181c>)
   12040:	4b6c      	ldr	r3, [pc, #432]	; (121f4 <main+0x185c>)
   12042:	2203      	movs	r2, #3
   12044:	0018      	movs	r0, r3
   12046:	4b59      	ldr	r3, [pc, #356]	; (121ac <main+0x1814>)
   12048:	4798      	blx	r3


			SEND_ORIENTAION_CONFIG = 0;
   1204a:	4b6d      	ldr	r3, [pc, #436]	; (12200 <main+0x1868>)
   1204c:	2200      	movs	r2, #0
   1204e:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   12050:	4b6a      	ldr	r3, [pc, #424]	; (121fc <main+0x1864>)
   12052:	2201      	movs	r2, #1
   12054:	701a      	strb	r2, [r3, #0]
		}


		///////////////////////////   Handle Controls Request   ///////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_CONTROLS_CONFIG)
   12056:	4b6c      	ldr	r3, [pc, #432]	; (12208 <main+0x1870>)
   12058:	781b      	ldrb	r3, [r3, #0]
   1205a:	2b00      	cmp	r3, #0
   1205c:	d07c      	beq.n	12158 <main+0x17c0>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   1205e:	46c0      	nop			; (mov r8, r8)
   12060:	4b53      	ldr	r3, [pc, #332]	; (121b0 <main+0x1818>)
   12062:	4798      	blx	r3
   12064:	0002      	movs	r2, r0
   12066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12068:	1ad3      	subs	r3, r2, r3
   1206a:	221e      	movs	r2, #30
   1206c:	18ba      	adds	r2, r7, r2
   1206e:	8812      	ldrh	r2, [r2, #0]
   12070:	0052      	lsls	r2, r2, #1
   12072:	4293      	cmp	r3, r2
   12074:	d3f4      	bcc.n	12060 <main+0x16c8>
			BLE_TX_TIME = millis();
   12076:	4b4e      	ldr	r3, [pc, #312]	; (121b0 <main+0x1818>)
   12078:	4798      	blx	r3
   1207a:	0003      	movs	r3, r0
   1207c:	63bb      	str	r3, [r7, #56]	; 0x38

			// Global LED Settings
			ble_write_buffer[0] = 0x81;
   1207e:	4b4d      	ldr	r3, [pc, #308]	; (121b4 <main+0x181c>)
   12080:	2281      	movs	r2, #129	; 0x81
   12082:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)((AUX_ENABLED << 7) | (TURN_ENABLED << 6) | auxControlType);
   12084:	4b61      	ldr	r3, [pc, #388]	; (1220c <main+0x1874>)
   12086:	781b      	ldrb	r3, [r3, #0]
   12088:	01db      	lsls	r3, r3, #7
   1208a:	b25a      	sxtb	r2, r3
   1208c:	4b60      	ldr	r3, [pc, #384]	; (12210 <main+0x1878>)
   1208e:	781b      	ldrb	r3, [r3, #0]
   12090:	019b      	lsls	r3, r3, #6
   12092:	b25b      	sxtb	r3, r3
   12094:	4313      	orrs	r3, r2
   12096:	b25a      	sxtb	r2, r3
   12098:	4b5e      	ldr	r3, [pc, #376]	; (12214 <main+0x187c>)
   1209a:	781b      	ldrb	r3, [r3, #0]
   1209c:	b25b      	sxtb	r3, r3
   1209e:	4313      	orrs	r3, r2
   120a0:	b25b      	sxtb	r3, r3
   120a2:	b2da      	uxtb	r2, r3
   120a4:	4b43      	ldr	r3, [pc, #268]	; (121b4 <main+0x181c>)
   120a6:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)auxTimedDuration;
   120a8:	4b5b      	ldr	r3, [pc, #364]	; (12218 <main+0x1880>)
   120aa:	781a      	ldrb	r2, [r3, #0]
   120ac:	4b41      	ldr	r3, [pc, #260]	; (121b4 <main+0x181c>)
   120ae:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)((single_aux_control << 4) | single_all_control);
   120b0:	4b5a      	ldr	r3, [pc, #360]	; (1221c <main+0x1884>)
   120b2:	781b      	ldrb	r3, [r3, #0]
   120b4:	011b      	lsls	r3, r3, #4
   120b6:	b25a      	sxtb	r2, r3
   120b8:	4b59      	ldr	r3, [pc, #356]	; (12220 <main+0x1888>)
   120ba:	781b      	ldrb	r3, [r3, #0]
   120bc:	b25b      	sxtb	r3, r3
   120be:	4313      	orrs	r3, r2
   120c0:	b25b      	sxtb	r3, r3
   120c2:	b2da      	uxtb	r2, r3
   120c4:	4b3b      	ldr	r3, [pc, #236]	; (121b4 <main+0x181c>)
   120c6:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)((single_head_control << 4) | single_side_control);
   120c8:	4b56      	ldr	r3, [pc, #344]	; (12224 <main+0x188c>)
   120ca:	781b      	ldrb	r3, [r3, #0]
   120cc:	011b      	lsls	r3, r3, #4
   120ce:	b25a      	sxtb	r2, r3
   120d0:	4b55      	ldr	r3, [pc, #340]	; (12228 <main+0x1890>)
   120d2:	781b      	ldrb	r3, [r3, #0]
   120d4:	b25b      	sxtb	r3, r3
   120d6:	4313      	orrs	r3, r2
   120d8:	b25b      	sxtb	r3, r3
   120da:	b2da      	uxtb	r2, r3
   120dc:	4b35      	ldr	r3, [pc, #212]	; (121b4 <main+0x181c>)
   120de:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)((single_down_control << 4) | single_up_control);
   120e0:	4b52      	ldr	r3, [pc, #328]	; (1222c <main+0x1894>)
   120e2:	781b      	ldrb	r3, [r3, #0]
   120e4:	011b      	lsls	r3, r3, #4
   120e6:	b25a      	sxtb	r2, r3
   120e8:	4b51      	ldr	r3, [pc, #324]	; (12230 <main+0x1898>)
   120ea:	781b      	ldrb	r3, [r3, #0]
   120ec:	b25b      	sxtb	r3, r3
   120ee:	4313      	orrs	r3, r2
   120f0:	b25b      	sxtb	r3, r3
   120f2:	b2da      	uxtb	r2, r3
   120f4:	4b2f      	ldr	r3, [pc, #188]	; (121b4 <main+0x181c>)
   120f6:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (uint8_t)((dual_aux_control << 4) | dual_all_control);
   120f8:	4b4e      	ldr	r3, [pc, #312]	; (12234 <main+0x189c>)
   120fa:	781b      	ldrb	r3, [r3, #0]
   120fc:	011b      	lsls	r3, r3, #4
   120fe:	b25a      	sxtb	r2, r3
   12100:	4b4d      	ldr	r3, [pc, #308]	; (12238 <main+0x18a0>)
   12102:	781b      	ldrb	r3, [r3, #0]
   12104:	b25b      	sxtb	r3, r3
   12106:	4313      	orrs	r3, r2
   12108:	b25b      	sxtb	r3, r3
   1210a:	b2da      	uxtb	r2, r3
   1210c:	4b29      	ldr	r3, [pc, #164]	; (121b4 <main+0x181c>)
   1210e:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((dual_head_control << 4) | dual_side_control);
   12110:	4b4a      	ldr	r3, [pc, #296]	; (1223c <main+0x18a4>)
   12112:	781b      	ldrb	r3, [r3, #0]
   12114:	011b      	lsls	r3, r3, #4
   12116:	b25a      	sxtb	r2, r3
   12118:	4b49      	ldr	r3, [pc, #292]	; (12240 <main+0x18a8>)
   1211a:	781b      	ldrb	r3, [r3, #0]
   1211c:	b25b      	sxtb	r3, r3
   1211e:	4313      	orrs	r3, r2
   12120:	b25b      	sxtb	r3, r3
   12122:	b2da      	uxtb	r2, r3
   12124:	4b23      	ldr	r3, [pc, #140]	; (121b4 <main+0x181c>)
   12126:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((dual_down_control << 4) | dual_up_control);
   12128:	4b46      	ldr	r3, [pc, #280]	; (12244 <main+0x18ac>)
   1212a:	781b      	ldrb	r3, [r3, #0]
   1212c:	011b      	lsls	r3, r3, #4
   1212e:	b25a      	sxtb	r2, r3
   12130:	4b45      	ldr	r3, [pc, #276]	; (12248 <main+0x18b0>)
   12132:	781b      	ldrb	r3, [r3, #0]
   12134:	b25b      	sxtb	r3, r3
   12136:	4313      	orrs	r3, r2
   12138:	b25b      	sxtb	r3, r3
   1213a:	b2da      	uxtb	r2, r3
   1213c:	4b1d      	ldr	r3, [pc, #116]	; (121b4 <main+0x181c>)
   1213e:	721a      	strb	r2, [r3, #8]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 9);
   12140:	491c      	ldr	r1, [pc, #112]	; (121b4 <main+0x181c>)
   12142:	4b2c      	ldr	r3, [pc, #176]	; (121f4 <main+0x185c>)
   12144:	2209      	movs	r2, #9
   12146:	0018      	movs	r0, r3
   12148:	4b18      	ldr	r3, [pc, #96]	; (121ac <main+0x1814>)
   1214a:	4798      	blx	r3

			SEND_CONTROLS_CONFIG = 0;
   1214c:	4b2e      	ldr	r3, [pc, #184]	; (12208 <main+0x1870>)
   1214e:	2200      	movs	r2, #0
   12150:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   12152:	4b2a      	ldr	r3, [pc, #168]	; (121fc <main+0x1864>)
   12154:	2201      	movs	r2, #1
   12156:	701a      	strb	r2, [r3, #0]
		}


		/////////////////////////   Handle Remote Config Request   ////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_REMOTE_CONFIG)
   12158:	4b3c      	ldr	r3, [pc, #240]	; (1224c <main+0x18b4>)
   1215a:	781b      	ldrb	r3, [r3, #0]
   1215c:	2b00      	cmp	r3, #0
   1215e:	d100      	bne.n	12162 <main+0x17ca>
   12160:	e087      	b.n	12272 <main+0x18da>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   12162:	46c0      	nop			; (mov r8, r8)
   12164:	4b12      	ldr	r3, [pc, #72]	; (121b0 <main+0x1818>)
   12166:	4798      	blx	r3
   12168:	0002      	movs	r2, r0
   1216a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   1216c:	1ad3      	subs	r3, r2, r3
   1216e:	221e      	movs	r2, #30
   12170:	18ba      	adds	r2, r7, r2
   12172:	8812      	ldrh	r2, [r2, #0]
   12174:	0052      	lsls	r2, r2, #1
   12176:	4293      	cmp	r3, r2
   12178:	d3f4      	bcc.n	12164 <main+0x17cc>
			BLE_TX_TIME = millis();
   1217a:	4b0d      	ldr	r3, [pc, #52]	; (121b0 <main+0x1818>)
   1217c:	4798      	blx	r3
   1217e:	0003      	movs	r3, r0
   12180:	63bb      	str	r3, [r7, #56]	; 0x38

			// Global LED Settings
			ble_write_buffer[0] = 0x72;
   12182:	4b0c      	ldr	r3, [pc, #48]	; (121b4 <main+0x181c>)
   12184:	2272      	movs	r2, #114	; 0x72
   12186:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)((remote_type << 4) | button_type);
   12188:	4b31      	ldr	r3, [pc, #196]	; (12250 <main+0x18b8>)
   1218a:	781b      	ldrb	r3, [r3, #0]
   1218c:	011b      	lsls	r3, r3, #4
   1218e:	b25a      	sxtb	r2, r3
   12190:	4b30      	ldr	r3, [pc, #192]	; (12254 <main+0x18bc>)
   12192:	781b      	ldrb	r3, [r3, #0]
   12194:	b25b      	sxtb	r3, r3
   12196:	4313      	orrs	r3, r2
   12198:	b25b      	sxtb	r3, r3
   1219a:	b2da      	uxtb	r2, r3
   1219c:	4b05      	ldr	r3, [pc, #20]	; (121b4 <main+0x181c>)
   1219e:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)(deadzone);
   121a0:	4b2d      	ldr	r3, [pc, #180]	; (12258 <main+0x18c0>)
   121a2:	781a      	ldrb	r2, [r3, #0]
   121a4:	4b03      	ldr	r3, [pc, #12]	; (121b4 <main+0x181c>)
   121a6:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   121a8:	4902      	ldr	r1, [pc, #8]	; (121b4 <main+0x181c>)
   121aa:	e057      	b.n	1225c <main+0x18c4>
   121ac:	000063bd 	.word	0x000063bd
   121b0:	0000b095 	.word	0x0000b095
   121b4:	20000910 	.word	0x20000910
   121b8:	20000028 	.word	0x20000028
   121bc:	00014e4d 	.word	0x00014e4d
   121c0:	42c80000 	.word	0x42c80000
   121c4:	000146dd 	.word	0x000146dd
   121c8:	2000004c 	.word	0x2000004c
   121cc:	20000070 	.word	0x20000070
   121d0:	2000007c 	.word	0x2000007c
   121d4:	20000088 	.word	0x20000088
   121d8:	20000094 	.word	0x20000094
   121dc:	000154a5 	.word	0x000154a5
   121e0:	00017041 	.word	0x00017041
   121e4:	00015b51 	.word	0x00015b51
   121e8:	cccccccd 	.word	0xcccccccd
   121ec:	40847acc 	.word	0x40847acc
   121f0:	0001470d 	.word	0x0001470d
   121f4:	200004a0 	.word	0x200004a0
   121f8:	200003bc 	.word	0x200003bc
   121fc:	200000e4 	.word	0x200000e4
   12200:	200003e7 	.word	0x200003e7
   12204:	20000004 	.word	0x20000004
   12208:	200003e8 	.word	0x200003e8
   1220c:	20000373 	.word	0x20000373
   12210:	20000374 	.word	0x20000374
   12214:	20000376 	.word	0x20000376
   12218:	20000377 	.word	0x20000377
   1221c:	20000378 	.word	0x20000378
   12220:	20000379 	.word	0x20000379
   12224:	2000037a 	.word	0x2000037a
   12228:	2000037b 	.word	0x2000037b
   1222c:	2000037d 	.word	0x2000037d
   12230:	2000037c 	.word	0x2000037c
   12234:	2000037e 	.word	0x2000037e
   12238:	2000037f 	.word	0x2000037f
   1223c:	20000380 	.word	0x20000380
   12240:	20000381 	.word	0x20000381
   12244:	20000383 	.word	0x20000383
   12248:	20000382 	.word	0x20000382
   1224c:	200003e9 	.word	0x200003e9
   12250:	20000308 	.word	0x20000308
   12254:	20000309 	.word	0x20000309
   12258:	20000018 	.word	0x20000018
   1225c:	4bd3      	ldr	r3, [pc, #844]	; (125ac <main+0x1c14>)
   1225e:	2203      	movs	r2, #3
   12260:	0018      	movs	r0, r3
   12262:	4bd3      	ldr	r3, [pc, #844]	; (125b0 <main+0x1c18>)
   12264:	4798      	blx	r3

			SEND_REMOTE_CONFIG = 0;
   12266:	4bd3      	ldr	r3, [pc, #844]	; (125b4 <main+0x1c1c>)
   12268:	2200      	movs	r2, #0
   1226a:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   1226c:	4bd2      	ldr	r3, [pc, #840]	; (125b8 <main+0x1c20>)
   1226e:	2201      	movs	r2, #1
   12270:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle ESC Config Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_ESC_CONFIG)
   12272:	4bd2      	ldr	r3, [pc, #840]	; (125bc <main+0x1c24>)
   12274:	781b      	ldrb	r3, [r3, #0]
   12276:	2b00      	cmp	r3, #0
   12278:	d02e      	beq.n	122d8 <main+0x1940>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   1227a:	46c0      	nop			; (mov r8, r8)
   1227c:	4bd0      	ldr	r3, [pc, #832]	; (125c0 <main+0x1c28>)
   1227e:	4798      	blx	r3
   12280:	0002      	movs	r2, r0
   12282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12284:	1ad3      	subs	r3, r2, r3
   12286:	221e      	movs	r2, #30
   12288:	18ba      	adds	r2, r7, r2
   1228a:	8812      	ldrh	r2, [r2, #0]
   1228c:	0052      	lsls	r2, r2, #1
   1228e:	4293      	cmp	r3, r2
   12290:	d3f4      	bcc.n	1227c <main+0x18e4>
			BLE_TX_TIME = millis();
   12292:	4bcb      	ldr	r3, [pc, #812]	; (125c0 <main+0x1c28>)
   12294:	4798      	blx	r3
   12296:	0003      	movs	r3, r0
   12298:	63bb      	str	r3, [r7, #56]	; 0x38

			// Global LED Settings
			ble_write_buffer[0] = 0x73;
   1229a:	4bca      	ldr	r3, [pc, #808]	; (125c4 <main+0x1c2c>)
   1229c:	2273      	movs	r2, #115	; 0x73
   1229e:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(esc_fw);
   122a0:	4bc9      	ldr	r3, [pc, #804]	; (125c8 <main+0x1c30>)
   122a2:	781a      	ldrb	r2, [r3, #0]
   122a4:	4bc7      	ldr	r3, [pc, #796]	; (125c4 <main+0x1c2c>)
   122a6:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)((esc_comms << 4) | UART_baud);
   122a8:	4bc8      	ldr	r3, [pc, #800]	; (125cc <main+0x1c34>)
   122aa:	781b      	ldrb	r3, [r3, #0]
   122ac:	011b      	lsls	r3, r3, #4
   122ae:	b25a      	sxtb	r2, r3
   122b0:	4bc7      	ldr	r3, [pc, #796]	; (125d0 <main+0x1c38>)
   122b2:	781b      	ldrb	r3, [r3, #0]
   122b4:	b25b      	sxtb	r3, r3
   122b6:	4313      	orrs	r3, r2
   122b8:	b25b      	sxtb	r3, r3
   122ba:	b2da      	uxtb	r2, r3
   122bc:	4bc1      	ldr	r3, [pc, #772]	; (125c4 <main+0x1c2c>)
   122be:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   122c0:	49c0      	ldr	r1, [pc, #768]	; (125c4 <main+0x1c2c>)
   122c2:	4bba      	ldr	r3, [pc, #744]	; (125ac <main+0x1c14>)
   122c4:	2203      	movs	r2, #3
   122c6:	0018      	movs	r0, r3
   122c8:	4bb9      	ldr	r3, [pc, #740]	; (125b0 <main+0x1c18>)
   122ca:	4798      	blx	r3

			SEND_ESC_CONFIG = 0;
   122cc:	4bbb      	ldr	r3, [pc, #748]	; (125bc <main+0x1c24>)
   122ce:	2200      	movs	r2, #0
   122d0:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   122d2:	4bb9      	ldr	r3, [pc, #740]	; (125b8 <main+0x1c20>)
   122d4:	2201      	movs	r2, #1
   122d6:	701a      	strb	r2, [r3, #0]
		}
		

		////////////////////////////////   LED Controls   /////////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		HandleUserInput();
   122d8:	4bbe      	ldr	r3, [pc, #760]	; (125d4 <main+0x1c3c>)
   122da:	4798      	blx	r3


		//////////////////////////////////   LED MODES   //////////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(sensorControl() && LIGHTS_ON){
   122dc:	4bbe      	ldr	r3, [pc, #760]	; (125d8 <main+0x1c40>)
   122de:	4798      	blx	r3
   122e0:	1e03      	subs	r3, r0, #0
   122e2:	d101      	bne.n	122e8 <main+0x1950>
   122e4:	f001 fc1d 	bl	13b22 <main+0x318a>
   122e8:	4bbc      	ldr	r3, [pc, #752]	; (125dc <main+0x1c44>)
   122ea:	781b      	ldrb	r3, [r3, #0]
   122ec:	2b00      	cmp	r3, #0
   122ee:	d101      	bne.n	122f4 <main+0x195c>
   122f0:	f001 fc17 	bl	13b22 <main+0x318a>
			if(SIDELIGHTS && lightControlSide()){
   122f4:	4bba      	ldr	r3, [pc, #744]	; (125e0 <main+0x1c48>)
   122f6:	781b      	ldrb	r3, [r3, #0]
   122f8:	2b00      	cmp	r3, #0
   122fa:	d101      	bne.n	12300 <main+0x1968>
   122fc:	f001 fba8 	bl	13a50 <main+0x30b8>
   12300:	4bb8      	ldr	r3, [pc, #736]	; (125e4 <main+0x1c4c>)
   12302:	4798      	blx	r3
   12304:	1e03      	subs	r3, r0, #0
   12306:	d101      	bne.n	1230c <main+0x1974>
   12308:	f001 fba2 	bl	13a50 <main+0x30b8>
			// brightness is a value from 0 to 1
			static float output_brightness = 0;

			// Variable for controlling the rate or sensitivity in applicable modes
			// brightness is a value from 0 to 1
			float output_rate_sens = 0;
   1230c:	2300      	movs	r3, #0
   1230e:	633b      	str	r3, [r7, #48]	; 0x30

			switch(RateBase[light_mode]){ // Set the value to be used for rate or sensitivity in the side LED algorithm
   12310:	4bb5      	ldr	r3, [pc, #724]	; (125e8 <main+0x1c50>)
   12312:	781b      	ldrb	r3, [r3, #0]
   12314:	001a      	movs	r2, r3
   12316:	4bb5      	ldr	r3, [pc, #724]	; (125ec <main+0x1c54>)
   12318:	5c9b      	ldrb	r3, [r3, r2]
   1231a:	2b07      	cmp	r3, #7
   1231c:	d900      	bls.n	12320 <main+0x1988>
   1231e:	e0c7      	b.n	124b0 <main+0x1b18>
   12320:	009a      	lsls	r2, r3, #2
   12322:	4bb3      	ldr	r3, [pc, #716]	; (125f0 <main+0x1c58>)
   12324:	18d3      	adds	r3, r2, r3
   12326:	681b      	ldr	r3, [r3, #0]
   12328:	469f      	mov	pc, r3
				case RATE_STATIC:
				{
					output_rate_sens = RateSens[light_mode];
   1232a:	4baf      	ldr	r3, [pc, #700]	; (125e8 <main+0x1c50>)
   1232c:	781b      	ldrb	r3, [r3, #0]
   1232e:	001a      	movs	r2, r3
   12330:	4bb0      	ldr	r3, [pc, #704]	; (125f4 <main+0x1c5c>)
   12332:	0092      	lsls	r2, r2, #2
   12334:	58d3      	ldr	r3, [r2, r3]
   12336:	633b      	str	r3, [r7, #48]	; 0x30
					break;
   12338:	e0ba      	b.n	124b0 <main+0x1b18>
				}
				case RATE_YAW_RATE:
				{
					if(gzKalman < 0)
   1233a:	4baf      	ldr	r3, [pc, #700]	; (125f8 <main+0x1c60>)
   1233c:	681a      	ldr	r2, [r3, #0]
   1233e:	4baf      	ldr	r3, [pc, #700]	; (125fc <main+0x1c64>)
   12340:	2100      	movs	r1, #0
   12342:	1c10      	adds	r0, r2, #0
   12344:	4798      	blx	r3
   12346:	1e03      	subs	r3, r0, #0
   12348:	d009      	beq.n	1235e <main+0x19c6>
						output_rate_sens = gzKalman/kalmanGZ_min;
   1234a:	4bab      	ldr	r3, [pc, #684]	; (125f8 <main+0x1c60>)
   1234c:	681a      	ldr	r2, [r3, #0]
   1234e:	4bac      	ldr	r3, [pc, #688]	; (12600 <main+0x1c68>)
   12350:	6819      	ldr	r1, [r3, #0]
   12352:	4bac      	ldr	r3, [pc, #688]	; (12604 <main+0x1c6c>)
   12354:	1c10      	adds	r0, r2, #0
   12356:	4798      	blx	r3
   12358:	1c03      	adds	r3, r0, #0
   1235a:	633b      	str	r3, [r7, #48]	; 0x30
					else
						output_rate_sens = gzKalman/kalmanGZ_max;
					break;
   1235c:	e0a8      	b.n	124b0 <main+0x1b18>
						output_rate_sens = gzKalman/kalmanGZ_max;
   1235e:	4ba6      	ldr	r3, [pc, #664]	; (125f8 <main+0x1c60>)
   12360:	681a      	ldr	r2, [r3, #0]
   12362:	4ba9      	ldr	r3, [pc, #676]	; (12608 <main+0x1c70>)
   12364:	6819      	ldr	r1, [r3, #0]
   12366:	4ba7      	ldr	r3, [pc, #668]	; (12604 <main+0x1c6c>)
   12368:	1c10      	adds	r0, r2, #0
   1236a:	4798      	blx	r3
   1236c:	1c03      	adds	r3, r0, #0
   1236e:	633b      	str	r3, [r7, #48]	; 0x30
					break;
   12370:	e09e      	b.n	124b0 <main+0x1b18>
				}
				case RATE_ROLL_RATE:
				{
					if(gyKalman < 0)
   12372:	4ba6      	ldr	r3, [pc, #664]	; (1260c <main+0x1c74>)
   12374:	681a      	ldr	r2, [r3, #0]
   12376:	4ba1      	ldr	r3, [pc, #644]	; (125fc <main+0x1c64>)
   12378:	2100      	movs	r1, #0
   1237a:	1c10      	adds	r0, r2, #0
   1237c:	4798      	blx	r3
   1237e:	1e03      	subs	r3, r0, #0
   12380:	d009      	beq.n	12396 <main+0x19fe>
						output_rate_sens = gyKalman/kalmanGY_min;
   12382:	4ba2      	ldr	r3, [pc, #648]	; (1260c <main+0x1c74>)
   12384:	681a      	ldr	r2, [r3, #0]
   12386:	4ba2      	ldr	r3, [pc, #648]	; (12610 <main+0x1c78>)
   12388:	6819      	ldr	r1, [r3, #0]
   1238a:	4b9e      	ldr	r3, [pc, #632]	; (12604 <main+0x1c6c>)
   1238c:	1c10      	adds	r0, r2, #0
   1238e:	4798      	blx	r3
   12390:	1c03      	adds	r3, r0, #0
   12392:	633b      	str	r3, [r7, #48]	; 0x30
					else
						output_rate_sens = gyKalman/kalmanGY_max;
					break;
   12394:	e08c      	b.n	124b0 <main+0x1b18>
						output_rate_sens = gyKalman/kalmanGY_max;
   12396:	4b9d      	ldr	r3, [pc, #628]	; (1260c <main+0x1c74>)
   12398:	681a      	ldr	r2, [r3, #0]
   1239a:	4b9e      	ldr	r3, [pc, #632]	; (12614 <main+0x1c7c>)
   1239c:	6819      	ldr	r1, [r3, #0]
   1239e:	4b99      	ldr	r3, [pc, #612]	; (12604 <main+0x1c6c>)
   123a0:	1c10      	adds	r0, r2, #0
   123a2:	4798      	blx	r3
   123a4:	1c03      	adds	r3, r0, #0
   123a6:	633b      	str	r3, [r7, #48]	; 0x30
					break;
   123a8:	e082      	b.n	124b0 <main+0x1b18>
				}
				case RATE_RPM:
				{
					output_rate_sens = (((float)latest_vesc_vals.rpm)/mcconf_limits.max_erpm);
   123aa:	4b9b      	ldr	r3, [pc, #620]	; (12618 <main+0x1c80>)
   123ac:	691a      	ldr	r2, [r3, #16]
   123ae:	4b9b      	ldr	r3, [pc, #620]	; (1261c <main+0x1c84>)
   123b0:	0010      	movs	r0, r2
   123b2:	4798      	blx	r3
   123b4:	1c04      	adds	r4, r0, #0
   123b6:	4b9a      	ldr	r3, [pc, #616]	; (12620 <main+0x1c88>)
   123b8:	699a      	ldr	r2, [r3, #24]
   123ba:	4b98      	ldr	r3, [pc, #608]	; (1261c <main+0x1c84>)
   123bc:	0010      	movs	r0, r2
   123be:	4798      	blx	r3
   123c0:	1c02      	adds	r2, r0, #0
   123c2:	4b90      	ldr	r3, [pc, #576]	; (12604 <main+0x1c6c>)
   123c4:	1c11      	adds	r1, r2, #0
   123c6:	1c20      	adds	r0, r4, #0
   123c8:	4798      	blx	r3
   123ca:	1c03      	adds	r3, r0, #0
   123cc:	633b      	str	r3, [r7, #48]	; 0x30
					break;
   123ce:	e06f      	b.n	124b0 <main+0x1b18>
				}
				case RATE_THROTTLE:
				{
					float temp_y = remote_y - 43;
   123d0:	4b94      	ldr	r3, [pc, #592]	; (12624 <main+0x1c8c>)
   123d2:	781b      	ldrb	r3, [r3, #0]
   123d4:	3b2b      	subs	r3, #43	; 0x2b
   123d6:	001a      	movs	r2, r3
   123d8:	4b90      	ldr	r3, [pc, #576]	; (1261c <main+0x1c84>)
   123da:	0010      	movs	r0, r2
   123dc:	4798      	blx	r3
   123de:	1c03      	adds	r3, r0, #0
   123e0:	62fb      	str	r3, [r7, #44]	; 0x2c
					if(temp_y < 0 )
   123e2:	4b86      	ldr	r3, [pc, #536]	; (125fc <main+0x1c64>)
   123e4:	2100      	movs	r1, #0
   123e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
   123e8:	4798      	blx	r3
   123ea:	1e03      	subs	r3, r0, #0
   123ec:	d005      	beq.n	123fa <main+0x1a62>
						temp_y = 255+temp_y;
   123ee:	4b8e      	ldr	r3, [pc, #568]	; (12628 <main+0x1c90>)
   123f0:	498e      	ldr	r1, [pc, #568]	; (1262c <main+0x1c94>)
   123f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
   123f4:	4798      	blx	r3
   123f6:	1c03      	adds	r3, r0, #0
   123f8:	62fb      	str	r3, [r7, #44]	; 0x2c
					output_rate_sens = temp_y/255.0;
   123fa:	4b82      	ldr	r3, [pc, #520]	; (12604 <main+0x1c6c>)
   123fc:	498b      	ldr	r1, [pc, #556]	; (1262c <main+0x1c94>)
   123fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
   12400:	4798      	blx	r3
   12402:	1c03      	adds	r3, r0, #0
   12404:	633b      	str	r3, [r7, #48]	; 0x30
				}
				break;
   12406:	e053      	b.n	124b0 <main+0x1b18>
				case RATE_X_ACCEL:
				{
					if(axKalman < 0)
   12408:	4b89      	ldr	r3, [pc, #548]	; (12630 <main+0x1c98>)
   1240a:	681a      	ldr	r2, [r3, #0]
   1240c:	4b7b      	ldr	r3, [pc, #492]	; (125fc <main+0x1c64>)
   1240e:	2100      	movs	r1, #0
   12410:	1c10      	adds	r0, r2, #0
   12412:	4798      	blx	r3
   12414:	1e03      	subs	r3, r0, #0
   12416:	d009      	beq.n	1242c <main+0x1a94>
						output_rate_sens = axKalman/kalmanAX_min;
   12418:	4b85      	ldr	r3, [pc, #532]	; (12630 <main+0x1c98>)
   1241a:	681a      	ldr	r2, [r3, #0]
   1241c:	4b85      	ldr	r3, [pc, #532]	; (12634 <main+0x1c9c>)
   1241e:	6819      	ldr	r1, [r3, #0]
   12420:	4b78      	ldr	r3, [pc, #480]	; (12604 <main+0x1c6c>)
   12422:	1c10      	adds	r0, r2, #0
   12424:	4798      	blx	r3
   12426:	1c03      	adds	r3, r0, #0
   12428:	633b      	str	r3, [r7, #48]	; 0x30
					else
						output_rate_sens = axKalman/kalmanAX_max;
					break;
   1242a:	e041      	b.n	124b0 <main+0x1b18>
						output_rate_sens = axKalman/kalmanAX_max;
   1242c:	4b80      	ldr	r3, [pc, #512]	; (12630 <main+0x1c98>)
   1242e:	681a      	ldr	r2, [r3, #0]
   12430:	4b81      	ldr	r3, [pc, #516]	; (12638 <main+0x1ca0>)
   12432:	6819      	ldr	r1, [r3, #0]
   12434:	4b73      	ldr	r3, [pc, #460]	; (12604 <main+0x1c6c>)
   12436:	1c10      	adds	r0, r2, #0
   12438:	4798      	blx	r3
   1243a:	1c03      	adds	r3, r0, #0
   1243c:	633b      	str	r3, [r7, #48]	; 0x30
					break;
   1243e:	e037      	b.n	124b0 <main+0x1b18>
				}
				case RATE_Y_ACCEL:
				{
					if(ayKalman < 0)
   12440:	4b7e      	ldr	r3, [pc, #504]	; (1263c <main+0x1ca4>)
   12442:	681a      	ldr	r2, [r3, #0]
   12444:	4b6d      	ldr	r3, [pc, #436]	; (125fc <main+0x1c64>)
   12446:	2100      	movs	r1, #0
   12448:	1c10      	adds	r0, r2, #0
   1244a:	4798      	blx	r3
   1244c:	1e03      	subs	r3, r0, #0
   1244e:	d009      	beq.n	12464 <main+0x1acc>
						output_rate_sens = ayKalman/kalmanAY_min;
   12450:	4b7a      	ldr	r3, [pc, #488]	; (1263c <main+0x1ca4>)
   12452:	681a      	ldr	r2, [r3, #0]
   12454:	4b7a      	ldr	r3, [pc, #488]	; (12640 <main+0x1ca8>)
   12456:	6819      	ldr	r1, [r3, #0]
   12458:	4b6a      	ldr	r3, [pc, #424]	; (12604 <main+0x1c6c>)
   1245a:	1c10      	adds	r0, r2, #0
   1245c:	4798      	blx	r3
   1245e:	1c03      	adds	r3, r0, #0
   12460:	633b      	str	r3, [r7, #48]	; 0x30
					else
						output_rate_sens = ayKalman/kalmanAY_max;
					break;
   12462:	e025      	b.n	124b0 <main+0x1b18>
						output_rate_sens = ayKalman/kalmanAY_max;
   12464:	4b75      	ldr	r3, [pc, #468]	; (1263c <main+0x1ca4>)
   12466:	681a      	ldr	r2, [r3, #0]
   12468:	4b76      	ldr	r3, [pc, #472]	; (12644 <main+0x1cac>)
   1246a:	6819      	ldr	r1, [r3, #0]
   1246c:	4b65      	ldr	r3, [pc, #404]	; (12604 <main+0x1c6c>)
   1246e:	1c10      	adds	r0, r2, #0
   12470:	4798      	blx	r3
   12472:	1c03      	adds	r3, r0, #0
   12474:	633b      	str	r3, [r7, #48]	; 0x30
					break;
   12476:	e01b      	b.n	124b0 <main+0x1b18>
				}
				case RATE_Z_ACCEL:
				{
					if(azKalman < 0)
   12478:	4b73      	ldr	r3, [pc, #460]	; (12648 <main+0x1cb0>)
   1247a:	681a      	ldr	r2, [r3, #0]
   1247c:	4b5f      	ldr	r3, [pc, #380]	; (125fc <main+0x1c64>)
   1247e:	2100      	movs	r1, #0
   12480:	1c10      	adds	r0, r2, #0
   12482:	4798      	blx	r3
   12484:	1e03      	subs	r3, r0, #0
   12486:	d009      	beq.n	1249c <main+0x1b04>
						output_rate_sens = azKalman/kalmanAZ_min;
   12488:	4b6f      	ldr	r3, [pc, #444]	; (12648 <main+0x1cb0>)
   1248a:	681a      	ldr	r2, [r3, #0]
   1248c:	4b6f      	ldr	r3, [pc, #444]	; (1264c <main+0x1cb4>)
   1248e:	6819      	ldr	r1, [r3, #0]
   12490:	4b5c      	ldr	r3, [pc, #368]	; (12604 <main+0x1c6c>)
   12492:	1c10      	adds	r0, r2, #0
   12494:	4798      	blx	r3
   12496:	1c03      	adds	r3, r0, #0
   12498:	633b      	str	r3, [r7, #48]	; 0x30
					else
						output_rate_sens = azKalman/kalmanAZ_max;
					break;
   1249a:	e008      	b.n	124ae <main+0x1b16>
						output_rate_sens = azKalman/kalmanAZ_max;
   1249c:	4b6a      	ldr	r3, [pc, #424]	; (12648 <main+0x1cb0>)
   1249e:	681a      	ldr	r2, [r3, #0]
   124a0:	4b6b      	ldr	r3, [pc, #428]	; (12650 <main+0x1cb8>)
   124a2:	6819      	ldr	r1, [r3, #0]
   124a4:	4b57      	ldr	r3, [pc, #348]	; (12604 <main+0x1c6c>)
   124a6:	1c10      	adds	r0, r2, #0
   124a8:	4798      	blx	r3
   124aa:	1c03      	adds	r3, r0, #0
   124ac:	633b      	str	r3, [r7, #48]	; 0x30
					break;
   124ae:	46c0      	nop			; (mov r8, r8)
				}
			}
	
			if(output_rate_sens < 0)
   124b0:	4b52      	ldr	r3, [pc, #328]	; (125fc <main+0x1c64>)
   124b2:	2100      	movs	r1, #0
   124b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
   124b6:	4798      	blx	r3
   124b8:	1e03      	subs	r3, r0, #0
   124ba:	d002      	beq.n	124c2 <main+0x1b2a>
				output_rate_sens = 0;
   124bc:	2300      	movs	r3, #0
   124be:	633b      	str	r3, [r7, #48]	; 0x30
   124c0:	e009      	b.n	124d6 <main+0x1b3e>
			else if(output_rate_sens > 1)
   124c2:	4b64      	ldr	r3, [pc, #400]	; (12654 <main+0x1cbc>)
   124c4:	21fe      	movs	r1, #254	; 0xfe
   124c6:	0589      	lsls	r1, r1, #22
   124c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
   124ca:	4798      	blx	r3
   124cc:	1e03      	subs	r3, r0, #0
   124ce:	d002      	beq.n	124d6 <main+0x1b3e>
				output_rate_sens = 1;
   124d0:	23fe      	movs	r3, #254	; 0xfe
   124d2:	059b      	lsls	r3, r3, #22
   124d4:	633b      	str	r3, [r7, #48]	; 0x30

			switch(BrightBase[light_mode]){ // Set the Brightness of the side LEDs
   124d6:	4b44      	ldr	r3, [pc, #272]	; (125e8 <main+0x1c50>)
   124d8:	781b      	ldrb	r3, [r3, #0]
   124da:	001a      	movs	r2, r3
   124dc:	4b5e      	ldr	r3, [pc, #376]	; (12658 <main+0x1cc0>)
   124de:	5c9b      	ldrb	r3, [r3, r2]
   124e0:	2b08      	cmp	r3, #8
   124e2:	d900      	bls.n	124e6 <main+0x1b4e>
   124e4:	e181      	b.n	127ea <main+0x1e52>
   124e6:	009a      	lsls	r2, r3, #2
   124e8:	4b5c      	ldr	r3, [pc, #368]	; (1265c <main+0x1cc4>)
   124ea:	18d3      	adds	r3, r2, r3
   124ec:	681b      	ldr	r3, [r3, #0]
   124ee:	469f      	mov	pc, r3
				case BRIGHT_STATIC:
				{
					output_brightness = Brightness[light_mode];
   124f0:	4b3d      	ldr	r3, [pc, #244]	; (125e8 <main+0x1c50>)
   124f2:	781b      	ldrb	r3, [r3, #0]
   124f4:	001a      	movs	r2, r3
   124f6:	4b5a      	ldr	r3, [pc, #360]	; (12660 <main+0x1cc8>)
   124f8:	0092      	lsls	r2, r2, #2
   124fa:	58d2      	ldr	r2, [r2, r3]
   124fc:	4b59      	ldr	r3, [pc, #356]	; (12664 <main+0x1ccc>)
   124fe:	601a      	str	r2, [r3, #0]
					break;
   12500:	e173      	b.n	127ea <main+0x1e52>
				}
				case BRIGHT_YAW_RATE:
				{
					if(gzKalman < 0)
   12502:	4b3d      	ldr	r3, [pc, #244]	; (125f8 <main+0x1c60>)
   12504:	681a      	ldr	r2, [r3, #0]
   12506:	4b3d      	ldr	r3, [pc, #244]	; (125fc <main+0x1c64>)
   12508:	2100      	movs	r1, #0
   1250a:	1c10      	adds	r0, r2, #0
   1250c:	4798      	blx	r3
   1250e:	1e03      	subs	r3, r0, #0
   12510:	d00b      	beq.n	1252a <main+0x1b92>
						output_brightness = gzKalman/kalmanGZ_min;
   12512:	4b39      	ldr	r3, [pc, #228]	; (125f8 <main+0x1c60>)
   12514:	681a      	ldr	r2, [r3, #0]
   12516:	4b3a      	ldr	r3, [pc, #232]	; (12600 <main+0x1c68>)
   12518:	6819      	ldr	r1, [r3, #0]
   1251a:	4b3a      	ldr	r3, [pc, #232]	; (12604 <main+0x1c6c>)
   1251c:	1c10      	adds	r0, r2, #0
   1251e:	4798      	blx	r3
   12520:	1c03      	adds	r3, r0, #0
   12522:	1c1a      	adds	r2, r3, #0
   12524:	4b4f      	ldr	r3, [pc, #316]	; (12664 <main+0x1ccc>)
   12526:	601a      	str	r2, [r3, #0]
					else
						output_brightness = gzKalman/kalmanGZ_max;
					break;
   12528:	e15f      	b.n	127ea <main+0x1e52>
						output_brightness = gzKalman/kalmanGZ_max;
   1252a:	4b33      	ldr	r3, [pc, #204]	; (125f8 <main+0x1c60>)
   1252c:	681a      	ldr	r2, [r3, #0]
   1252e:	4b36      	ldr	r3, [pc, #216]	; (12608 <main+0x1c70>)
   12530:	6819      	ldr	r1, [r3, #0]
   12532:	4b34      	ldr	r3, [pc, #208]	; (12604 <main+0x1c6c>)
   12534:	1c10      	adds	r0, r2, #0
   12536:	4798      	blx	r3
   12538:	1c03      	adds	r3, r0, #0
   1253a:	1c1a      	adds	r2, r3, #0
   1253c:	4b49      	ldr	r3, [pc, #292]	; (12664 <main+0x1ccc>)
   1253e:	601a      	str	r2, [r3, #0]
					break;
   12540:	e153      	b.n	127ea <main+0x1e52>
				}
				case BRIGHT_ROLL_RATE:
				{
					if(gyKalman < 0)
   12542:	4b32      	ldr	r3, [pc, #200]	; (1260c <main+0x1c74>)
   12544:	681a      	ldr	r2, [r3, #0]
   12546:	4b2d      	ldr	r3, [pc, #180]	; (125fc <main+0x1c64>)
   12548:	2100      	movs	r1, #0
   1254a:	1c10      	adds	r0, r2, #0
   1254c:	4798      	blx	r3
   1254e:	1e03      	subs	r3, r0, #0
   12550:	d00b      	beq.n	1256a <main+0x1bd2>
						output_brightness = gyKalman/kalmanGY_min;
   12552:	4b2e      	ldr	r3, [pc, #184]	; (1260c <main+0x1c74>)
   12554:	681a      	ldr	r2, [r3, #0]
   12556:	4b2e      	ldr	r3, [pc, #184]	; (12610 <main+0x1c78>)
   12558:	6819      	ldr	r1, [r3, #0]
   1255a:	4b2a      	ldr	r3, [pc, #168]	; (12604 <main+0x1c6c>)
   1255c:	1c10      	adds	r0, r2, #0
   1255e:	4798      	blx	r3
   12560:	1c03      	adds	r3, r0, #0
   12562:	1c1a      	adds	r2, r3, #0
   12564:	4b3f      	ldr	r3, [pc, #252]	; (12664 <main+0x1ccc>)
   12566:	601a      	str	r2, [r3, #0]
					else
						output_brightness = gyKalman/kalmanGY_max;
					break;
   12568:	e13f      	b.n	127ea <main+0x1e52>
						output_brightness = gyKalman/kalmanGY_max;
   1256a:	4b28      	ldr	r3, [pc, #160]	; (1260c <main+0x1c74>)
   1256c:	681a      	ldr	r2, [r3, #0]
   1256e:	4b29      	ldr	r3, [pc, #164]	; (12614 <main+0x1c7c>)
   12570:	6819      	ldr	r1, [r3, #0]
   12572:	4b24      	ldr	r3, [pc, #144]	; (12604 <main+0x1c6c>)
   12574:	1c10      	adds	r0, r2, #0
   12576:	4798      	blx	r3
   12578:	1c03      	adds	r3, r0, #0
   1257a:	1c1a      	adds	r2, r3, #0
   1257c:	4b39      	ldr	r3, [pc, #228]	; (12664 <main+0x1ccc>)
   1257e:	601a      	str	r2, [r3, #0]
					break;
   12580:	e133      	b.n	127ea <main+0x1e52>
				}
				case BRIGHT_RPM:
				{
					output_brightness = (((float)latest_vesc_vals.rpm)/mcconf_limits.max_erpm);
   12582:	4b25      	ldr	r3, [pc, #148]	; (12618 <main+0x1c80>)
   12584:	691a      	ldr	r2, [r3, #16]
   12586:	4b25      	ldr	r3, [pc, #148]	; (1261c <main+0x1c84>)
   12588:	0010      	movs	r0, r2
   1258a:	4798      	blx	r3
   1258c:	1c04      	adds	r4, r0, #0
   1258e:	4b24      	ldr	r3, [pc, #144]	; (12620 <main+0x1c88>)
   12590:	699a      	ldr	r2, [r3, #24]
   12592:	4b22      	ldr	r3, [pc, #136]	; (1261c <main+0x1c84>)
   12594:	0010      	movs	r0, r2
   12596:	4798      	blx	r3
   12598:	1c02      	adds	r2, r0, #0
   1259a:	4b1a      	ldr	r3, [pc, #104]	; (12604 <main+0x1c6c>)
   1259c:	1c11      	adds	r1, r2, #0
   1259e:	1c20      	adds	r0, r4, #0
   125a0:	4798      	blx	r3
   125a2:	1c03      	adds	r3, r0, #0
   125a4:	1c1a      	adds	r2, r3, #0
   125a6:	4b2f      	ldr	r3, [pc, #188]	; (12664 <main+0x1ccc>)
   125a8:	601a      	str	r2, [r3, #0]
					break;
   125aa:	e11e      	b.n	127ea <main+0x1e52>
   125ac:	200004a0 	.word	0x200004a0
   125b0:	000063bd 	.word	0x000063bd
   125b4:	200003e9 	.word	0x200003e9
   125b8:	200000e4 	.word	0x200000e4
   125bc:	200003ea 	.word	0x200003ea
   125c0:	0000b095 	.word	0x0000b095
   125c4:	20000910 	.word	0x20000910
   125c8:	2000001a 	.word	0x2000001a
   125cc:	20000310 	.word	0x20000310
   125d0:	20000311 	.word	0x20000311
   125d4:	0000d8f9 	.word	0x0000d8f9
   125d8:	00013ce9 	.word	0x00013ce9
   125dc:	200000a3 	.word	0x200000a3
   125e0:	200000a2 	.word	0x200000a2
   125e4:	00013eb1 	.word	0x00013eb1
   125e8:	2000001b 	.word	0x2000001b
   125ec:	20000088 	.word	0x20000088
   125f0:	00017b34 	.word	0x00017b34
   125f4:	20000028 	.word	0x20000028
   125f8:	200003e0 	.word	0x200003e0
   125fc:	00014639 	.word	0x00014639
   12600:	200000dc 	.word	0x200000dc
   12604:	00014a6d 	.word	0x00014a6d
   12608:	200000e0 	.word	0x200000e0
   1260c:	200003dc 	.word	0x200003dc
   12610:	200000d4 	.word	0x200000d4
   12614:	200000d8 	.word	0x200000d8
   12618:	20000940 	.word	0x20000940
   1261c:	00015405 	.word	0x00015405
   12620:	20000fb8 	.word	0x20000fb8
   12624:	2000030a 	.word	0x2000030a
   12628:	00014749 	.word	0x00014749
   1262c:	437f0000 	.word	0x437f0000
   12630:	200003cc 	.word	0x200003cc
   12634:	200000b4 	.word	0x200000b4
   12638:	200000b8 	.word	0x200000b8
   1263c:	200003d0 	.word	0x200003d0
   12640:	200000bc 	.word	0x200000bc
   12644:	200000c0 	.word	0x200000c0
   12648:	200003d4 	.word	0x200003d4
   1264c:	200000c4 	.word	0x200000c4
   12650:	200000c8 	.word	0x200000c8
   12654:	00014661 	.word	0x00014661
   12658:	2000007c 	.word	0x2000007c
   1265c:	00017b54 	.word	0x00017b54
   12660:	2000004c 	.word	0x2000004c
   12664:	200003f4 	.word	0x200003f4
				}
				case BRIGHT_THROTTLE:
				{
					float temp_y = remote_y - 43;
   12668:	4bb5      	ldr	r3, [pc, #724]	; (12940 <main+0x1fa8>)
   1266a:	781b      	ldrb	r3, [r3, #0]
   1266c:	3b2b      	subs	r3, #43	; 0x2b
   1266e:	001a      	movs	r2, r3
   12670:	4bb4      	ldr	r3, [pc, #720]	; (12944 <main+0x1fac>)
   12672:	0010      	movs	r0, r2
   12674:	4798      	blx	r3
   12676:	1c03      	adds	r3, r0, #0
   12678:	62bb      	str	r3, [r7, #40]	; 0x28
					if(temp_y < 0 )
   1267a:	4bb3      	ldr	r3, [pc, #716]	; (12948 <main+0x1fb0>)
   1267c:	2100      	movs	r1, #0
   1267e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
   12680:	4798      	blx	r3
   12682:	1e03      	subs	r3, r0, #0
   12684:	d005      	beq.n	12692 <main+0x1cfa>
						temp_y = 255+temp_y;
   12686:	4bb1      	ldr	r3, [pc, #708]	; (1294c <main+0x1fb4>)
   12688:	49b1      	ldr	r1, [pc, #708]	; (12950 <main+0x1fb8>)
   1268a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
   1268c:	4798      	blx	r3
   1268e:	1c03      	adds	r3, r0, #0
   12690:	62bb      	str	r3, [r7, #40]	; 0x28
					output_brightness = temp_y/255.0;
   12692:	4bb0      	ldr	r3, [pc, #704]	; (12954 <main+0x1fbc>)
   12694:	49ae      	ldr	r1, [pc, #696]	; (12950 <main+0x1fb8>)
   12696:	6ab8      	ldr	r0, [r7, #40]	; 0x28
   12698:	4798      	blx	r3
   1269a:	1c03      	adds	r3, r0, #0
   1269c:	1c1a      	adds	r2, r3, #0
   1269e:	4bae      	ldr	r3, [pc, #696]	; (12958 <main+0x1fc0>)
   126a0:	601a      	str	r2, [r3, #0]
					break;
   126a2:	e0a2      	b.n	127ea <main+0x1e52>
				}
				case BRIGHT_X_ACCEL:
				{
					if(axKalman < 0){
   126a4:	4bad      	ldr	r3, [pc, #692]	; (1295c <main+0x1fc4>)
   126a6:	681a      	ldr	r2, [r3, #0]
   126a8:	4ba7      	ldr	r3, [pc, #668]	; (12948 <main+0x1fb0>)
   126aa:	2100      	movs	r1, #0
   126ac:	1c10      	adds	r0, r2, #0
   126ae:	4798      	blx	r3
   126b0:	1e03      	subs	r3, r0, #0
   126b2:	d00e      	beq.n	126d2 <main+0x1d3a>
						output_brightness = axKalman/kalmanAX_min;
   126b4:	4ba9      	ldr	r3, [pc, #676]	; (1295c <main+0x1fc4>)
   126b6:	681a      	ldr	r2, [r3, #0]
   126b8:	4ba9      	ldr	r3, [pc, #676]	; (12960 <main+0x1fc8>)
   126ba:	6819      	ldr	r1, [r3, #0]
   126bc:	4ba5      	ldr	r3, [pc, #660]	; (12954 <main+0x1fbc>)
   126be:	1c10      	adds	r0, r2, #0
   126c0:	4798      	blx	r3
   126c2:	1c03      	adds	r3, r0, #0
   126c4:	1c1a      	adds	r2, r3, #0
   126c6:	4ba4      	ldr	r3, [pc, #656]	; (12958 <main+0x1fc0>)
   126c8:	601a      	str	r2, [r3, #0]
						SUPRESS_LEFT_RGB = true;
   126ca:	4ba6      	ldr	r3, [pc, #664]	; (12964 <main+0x1fcc>)
   126cc:	2201      	movs	r2, #1
   126ce:	701a      	strb	r2, [r3, #0]
					} else{
						output_brightness = axKalman/kalmanAX_max;
						SUPRESS_RIGHT_RGB = true;
					}
					break;
   126d0:	e08b      	b.n	127ea <main+0x1e52>
						output_brightness = axKalman/kalmanAX_max;
   126d2:	4ba2      	ldr	r3, [pc, #648]	; (1295c <main+0x1fc4>)
   126d4:	681a      	ldr	r2, [r3, #0]
   126d6:	4ba4      	ldr	r3, [pc, #656]	; (12968 <main+0x1fd0>)
   126d8:	6819      	ldr	r1, [r3, #0]
   126da:	4b9e      	ldr	r3, [pc, #632]	; (12954 <main+0x1fbc>)
   126dc:	1c10      	adds	r0, r2, #0
   126de:	4798      	blx	r3
   126e0:	1c03      	adds	r3, r0, #0
   126e2:	1c1a      	adds	r2, r3, #0
   126e4:	4b9c      	ldr	r3, [pc, #624]	; (12958 <main+0x1fc0>)
   126e6:	601a      	str	r2, [r3, #0]
						SUPRESS_RIGHT_RGB = true;
   126e8:	4ba0      	ldr	r3, [pc, #640]	; (1296c <main+0x1fd4>)
   126ea:	2201      	movs	r2, #1
   126ec:	701a      	strb	r2, [r3, #0]
					break;
   126ee:	e07c      	b.n	127ea <main+0x1e52>
				}
				case BRIGHT_Y_ACCEL:
				{
					if(ayKalman < 0)
   126f0:	4b9f      	ldr	r3, [pc, #636]	; (12970 <main+0x1fd8>)
   126f2:	681a      	ldr	r2, [r3, #0]
   126f4:	4b94      	ldr	r3, [pc, #592]	; (12948 <main+0x1fb0>)
   126f6:	2100      	movs	r1, #0
   126f8:	1c10      	adds	r0, r2, #0
   126fa:	4798      	blx	r3
   126fc:	1e03      	subs	r3, r0, #0
   126fe:	d00b      	beq.n	12718 <main+0x1d80>
						output_brightness = ayKalman/kalmanAY_min;
   12700:	4b9b      	ldr	r3, [pc, #620]	; (12970 <main+0x1fd8>)
   12702:	681a      	ldr	r2, [r3, #0]
   12704:	4b9b      	ldr	r3, [pc, #620]	; (12974 <main+0x1fdc>)
   12706:	6819      	ldr	r1, [r3, #0]
   12708:	4b92      	ldr	r3, [pc, #584]	; (12954 <main+0x1fbc>)
   1270a:	1c10      	adds	r0, r2, #0
   1270c:	4798      	blx	r3
   1270e:	1c03      	adds	r3, r0, #0
   12710:	1c1a      	adds	r2, r3, #0
   12712:	4b91      	ldr	r3, [pc, #580]	; (12958 <main+0x1fc0>)
   12714:	601a      	str	r2, [r3, #0]
					else
						output_brightness = ayKalman/kalmanAY_max;
					break;
   12716:	e068      	b.n	127ea <main+0x1e52>
						output_brightness = ayKalman/kalmanAY_max;
   12718:	4b95      	ldr	r3, [pc, #596]	; (12970 <main+0x1fd8>)
   1271a:	681a      	ldr	r2, [r3, #0]
   1271c:	4b96      	ldr	r3, [pc, #600]	; (12978 <main+0x1fe0>)
   1271e:	6819      	ldr	r1, [r3, #0]
   12720:	4b8c      	ldr	r3, [pc, #560]	; (12954 <main+0x1fbc>)
   12722:	1c10      	adds	r0, r2, #0
   12724:	4798      	blx	r3
   12726:	1c03      	adds	r3, r0, #0
   12728:	1c1a      	adds	r2, r3, #0
   1272a:	4b8b      	ldr	r3, [pc, #556]	; (12958 <main+0x1fc0>)
   1272c:	601a      	str	r2, [r3, #0]
					break;
   1272e:	e05c      	b.n	127ea <main+0x1e52>
				}
				case BRIGHT_Z_ACCEL:
				{
					if(azKalman < 0)
   12730:	4b92      	ldr	r3, [pc, #584]	; (1297c <main+0x1fe4>)
   12732:	681a      	ldr	r2, [r3, #0]
   12734:	4b84      	ldr	r3, [pc, #528]	; (12948 <main+0x1fb0>)
   12736:	2100      	movs	r1, #0
   12738:	1c10      	adds	r0, r2, #0
   1273a:	4798      	blx	r3
   1273c:	1e03      	subs	r3, r0, #0
   1273e:	d00b      	beq.n	12758 <main+0x1dc0>
						output_brightness = azKalman/kalmanAZ_min;
   12740:	4b8e      	ldr	r3, [pc, #568]	; (1297c <main+0x1fe4>)
   12742:	681a      	ldr	r2, [r3, #0]
   12744:	4b8e      	ldr	r3, [pc, #568]	; (12980 <main+0x1fe8>)
   12746:	6819      	ldr	r1, [r3, #0]
   12748:	4b82      	ldr	r3, [pc, #520]	; (12954 <main+0x1fbc>)
   1274a:	1c10      	adds	r0, r2, #0
   1274c:	4798      	blx	r3
   1274e:	1c03      	adds	r3, r0, #0
   12750:	1c1a      	adds	r2, r3, #0
   12752:	4b81      	ldr	r3, [pc, #516]	; (12958 <main+0x1fc0>)
   12754:	601a      	str	r2, [r3, #0]
					else
						output_brightness = azKalman/kalmanAZ_max;
						break;
   12756:	e048      	b.n	127ea <main+0x1e52>
						output_brightness = azKalman/kalmanAZ_max;
   12758:	4b88      	ldr	r3, [pc, #544]	; (1297c <main+0x1fe4>)
   1275a:	681a      	ldr	r2, [r3, #0]
   1275c:	4b89      	ldr	r3, [pc, #548]	; (12984 <main+0x1fec>)
   1275e:	6819      	ldr	r1, [r3, #0]
   12760:	4b7c      	ldr	r3, [pc, #496]	; (12954 <main+0x1fbc>)
   12762:	1c10      	adds	r0, r2, #0
   12764:	4798      	blx	r3
   12766:	1c03      	adds	r3, r0, #0
   12768:	1c1a      	adds	r2, r3, #0
   1276a:	4b7b      	ldr	r3, [pc, #492]	; (12958 <main+0x1fc0>)
   1276c:	601a      	str	r2, [r3, #0]
						break;
   1276e:	e03c      	b.n	127ea <main+0x1e52>
				}
				case BRIGHT_STROBE:
				{
					check_time(&strobe_time);
   12770:	4b85      	ldr	r3, [pc, #532]	; (12988 <main+0x1ff0>)
   12772:	0018      	movs	r0, r3
   12774:	4b85      	ldr	r3, [pc, #532]	; (1298c <main+0x1ff4>)
   12776:	4798      	blx	r3
					if(output_brightness == 0.0 && (millis()-strobe_time > strobe_off_dur)){
   12778:	4b77      	ldr	r3, [pc, #476]	; (12958 <main+0x1fc0>)
   1277a:	681a      	ldr	r2, [r3, #0]
   1277c:	4b84      	ldr	r3, [pc, #528]	; (12990 <main+0x1ff8>)
   1277e:	2100      	movs	r1, #0
   12780:	1c10      	adds	r0, r2, #0
   12782:	4798      	blx	r3
   12784:	1e03      	subs	r3, r0, #0
   12786:	d013      	beq.n	127b0 <main+0x1e18>
   12788:	4b82      	ldr	r3, [pc, #520]	; (12994 <main+0x1ffc>)
   1278a:	4798      	blx	r3
   1278c:	0002      	movs	r2, r0
   1278e:	4b7e      	ldr	r3, [pc, #504]	; (12988 <main+0x1ff0>)
   12790:	681b      	ldr	r3, [r3, #0]
   12792:	1ad3      	subs	r3, r2, r3
   12794:	4a80      	ldr	r2, [pc, #512]	; (12998 <main+0x2000>)
   12796:	8812      	ldrh	r2, [r2, #0]
   12798:	4293      	cmp	r3, r2
   1279a:	d909      	bls.n	127b0 <main+0x1e18>
						output_brightness = 1.0;
   1279c:	4b6e      	ldr	r3, [pc, #440]	; (12958 <main+0x1fc0>)
   1279e:	22fe      	movs	r2, #254	; 0xfe
   127a0:	0592      	lsls	r2, r2, #22
   127a2:	601a      	str	r2, [r3, #0]
						strobe_time = millis();
   127a4:	4b7b      	ldr	r3, [pc, #492]	; (12994 <main+0x1ffc>)
   127a6:	4798      	blx	r3
   127a8:	0002      	movs	r2, r0
   127aa:	4b77      	ldr	r3, [pc, #476]	; (12988 <main+0x1ff0>)
   127ac:	601a      	str	r2, [r3, #0]
					}
					else if(output_brightness == 1.0 && (millis()-strobe_time > strobe_on_dur)){
						output_brightness = 0.0;
						strobe_time = millis();
					}
					break;
   127ae:	e01b      	b.n	127e8 <main+0x1e50>
					else if(output_brightness == 1.0 && (millis()-strobe_time > strobe_on_dur)){
   127b0:	4b69      	ldr	r3, [pc, #420]	; (12958 <main+0x1fc0>)
   127b2:	681a      	ldr	r2, [r3, #0]
   127b4:	4b76      	ldr	r3, [pc, #472]	; (12990 <main+0x1ff8>)
   127b6:	21fe      	movs	r1, #254	; 0xfe
   127b8:	0589      	lsls	r1, r1, #22
   127ba:	1c10      	adds	r0, r2, #0
   127bc:	4798      	blx	r3
   127be:	1e03      	subs	r3, r0, #0
   127c0:	d100      	bne.n	127c4 <main+0x1e2c>
					break;
   127c2:	e011      	b.n	127e8 <main+0x1e50>
					else if(output_brightness == 1.0 && (millis()-strobe_time > strobe_on_dur)){
   127c4:	4b73      	ldr	r3, [pc, #460]	; (12994 <main+0x1ffc>)
   127c6:	4798      	blx	r3
   127c8:	0002      	movs	r2, r0
   127ca:	4b6f      	ldr	r3, [pc, #444]	; (12988 <main+0x1ff0>)
   127cc:	681b      	ldr	r3, [r3, #0]
   127ce:	1ad3      	subs	r3, r2, r3
   127d0:	4a72      	ldr	r2, [pc, #456]	; (1299c <main+0x2004>)
   127d2:	8812      	ldrh	r2, [r2, #0]
   127d4:	4293      	cmp	r3, r2
   127d6:	d907      	bls.n	127e8 <main+0x1e50>
						output_brightness = 0.0;
   127d8:	4b5f      	ldr	r3, [pc, #380]	; (12958 <main+0x1fc0>)
   127da:	2200      	movs	r2, #0
   127dc:	601a      	str	r2, [r3, #0]
						strobe_time = millis();
   127de:	4b6d      	ldr	r3, [pc, #436]	; (12994 <main+0x1ffc>)
   127e0:	4798      	blx	r3
   127e2:	0002      	movs	r2, r0
   127e4:	4b68      	ldr	r3, [pc, #416]	; (12988 <main+0x1ff0>)
   127e6:	601a      	str	r2, [r3, #0]
					break;
   127e8:	46c0      	nop			; (mov r8, r8)
				}
			}
		
			if(output_brightness < 0)
   127ea:	4b5b      	ldr	r3, [pc, #364]	; (12958 <main+0x1fc0>)
   127ec:	681a      	ldr	r2, [r3, #0]
   127ee:	4b56      	ldr	r3, [pc, #344]	; (12948 <main+0x1fb0>)
   127f0:	2100      	movs	r1, #0
   127f2:	1c10      	adds	r0, r2, #0
   127f4:	4798      	blx	r3
   127f6:	1e03      	subs	r3, r0, #0
   127f8:	d003      	beq.n	12802 <main+0x1e6a>
				output_brightness = 0;
   127fa:	4b57      	ldr	r3, [pc, #348]	; (12958 <main+0x1fc0>)
   127fc:	2200      	movs	r2, #0
   127fe:	601a      	str	r2, [r3, #0]
   12800:	e00c      	b.n	1281c <main+0x1e84>
			else if(output_brightness > 1)
   12802:	4b55      	ldr	r3, [pc, #340]	; (12958 <main+0x1fc0>)
   12804:	681a      	ldr	r2, [r3, #0]
   12806:	4b66      	ldr	r3, [pc, #408]	; (129a0 <main+0x2008>)
   12808:	21fe      	movs	r1, #254	; 0xfe
   1280a:	0589      	lsls	r1, r1, #22
   1280c:	1c10      	adds	r0, r2, #0
   1280e:	4798      	blx	r3
   12810:	1e03      	subs	r3, r0, #0
   12812:	d003      	beq.n	1281c <main+0x1e84>
				output_brightness = 1;
   12814:	4b50      	ldr	r3, [pc, #320]	; (12958 <main+0x1fc0>)
   12816:	22fe      	movs	r2, #254	; 0xfe
   12818:	0592      	lsls	r2, r2, #22
   1281a:	601a      	str	r2, [r3, #0]

			switch(ColorBase[light_mode]){ // Set the color of the side LEDs
   1281c:	4b61      	ldr	r3, [pc, #388]	; (129a4 <main+0x200c>)
   1281e:	781b      	ldrb	r3, [r3, #0]
   12820:	001a      	movs	r2, r3
   12822:	4b61      	ldr	r3, [pc, #388]	; (129a8 <main+0x2010>)
   12824:	5c9b      	ldrb	r3, [r3, r2]
   12826:	2b0a      	cmp	r3, #10
   12828:	d901      	bls.n	1282e <main+0x1e96>
   1282a:	f001 f89d 	bl	13968 <main+0x2fd0>
   1282e:	009a      	lsls	r2, r3, #2
   12830:	4b5e      	ldr	r3, [pc, #376]	; (129ac <main+0x2014>)
   12832:	18d3      	adds	r3, r2, r3
   12834:	681b      	ldr	r3, [r3, #0]
   12836:	469f      	mov	pc, r3
				case COLOR_STATIC:
				{
					if(light_mode == MODE_STATIC)
   12838:	4b5a      	ldr	r3, [pc, #360]	; (129a4 <main+0x200c>)
   1283a:	781b      	ldrb	r3, [r3, #0]
   1283c:	2b00      	cmp	r3, #0
   1283e:	d105      	bne.n	1284c <main+0x1eb4>
						RGB_Ouptut = Static_RGB;
   12840:	4b5b      	ldr	r3, [pc, #364]	; (129b0 <main+0x2018>)
   12842:	4a5c      	ldr	r2, [pc, #368]	; (129b4 <main+0x201c>)
   12844:	ca13      	ldmia	r2!, {r0, r1, r4}
   12846:	c313      	stmia	r3!, {r0, r1, r4}
					else if(light_mode == MODE_CUSTOM)
						RGB_Ouptut = Custom_RGB;
					break;
   12848:	f001 f88b 	bl	13962 <main+0x2fca>
					else if(light_mode == MODE_CUSTOM)
   1284c:	4b55      	ldr	r3, [pc, #340]	; (129a4 <main+0x200c>)
   1284e:	781b      	ldrb	r3, [r3, #0]
   12850:	2b08      	cmp	r3, #8
   12852:	d001      	beq.n	12858 <main+0x1ec0>
   12854:	f001 f885 	bl	13962 <main+0x2fca>
						RGB_Ouptut = Custom_RGB;
   12858:	4b55      	ldr	r3, [pc, #340]	; (129b0 <main+0x2018>)
   1285a:	4a57      	ldr	r2, [pc, #348]	; (129b8 <main+0x2020>)
   1285c:	ca13      	ldmia	r2!, {r0, r1, r4}
   1285e:	c313      	stmia	r3!, {r0, r1, r4}
					break;
   12860:	f001 f87f 	bl	13962 <main+0x2fca>
				}
				case COLOR_COLOR_CYCLE:
				{
					upColor = cycle_index * output_brightness;
   12864:	4b55      	ldr	r3, [pc, #340]	; (129bc <main+0x2024>)
   12866:	681a      	ldr	r2, [r3, #0]
   12868:	4b55      	ldr	r3, [pc, #340]	; (129c0 <main+0x2028>)
   1286a:	0010      	movs	r0, r2
   1286c:	4798      	blx	r3
   1286e:	4b3a      	ldr	r3, [pc, #232]	; (12958 <main+0x1fc0>)
   12870:	681a      	ldr	r2, [r3, #0]
   12872:	4b54      	ldr	r3, [pc, #336]	; (129c4 <main+0x202c>)
   12874:	1c11      	adds	r1, r2, #0
   12876:	4798      	blx	r3
   12878:	1c03      	adds	r3, r0, #0
   1287a:	1c1a      	adds	r2, r3, #0
   1287c:	4b52      	ldr	r3, [pc, #328]	; (129c8 <main+0x2030>)
   1287e:	1c10      	adds	r0, r2, #0
   12880:	4798      	blx	r3
   12882:	0003      	movs	r3, r0
   12884:	b29a      	uxth	r2, r3
   12886:	4b51      	ldr	r3, [pc, #324]	; (129cc <main+0x2034>)
   12888:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   1288a:	4b4c      	ldr	r3, [pc, #304]	; (129bc <main+0x2024>)
   1288c:	681b      	ldr	r3, [r3, #0]
   1288e:	4a50      	ldr	r2, [pc, #320]	; (129d0 <main+0x2038>)
   12890:	1ad2      	subs	r2, r2, r3
   12892:	4b4b      	ldr	r3, [pc, #300]	; (129c0 <main+0x2028>)
   12894:	0010      	movs	r0, r2
   12896:	4798      	blx	r3
   12898:	4b2f      	ldr	r3, [pc, #188]	; (12958 <main+0x1fc0>)
   1289a:	681a      	ldr	r2, [r3, #0]
   1289c:	4b49      	ldr	r3, [pc, #292]	; (129c4 <main+0x202c>)
   1289e:	1c11      	adds	r1, r2, #0
   128a0:	4798      	blx	r3
   128a2:	1c03      	adds	r3, r0, #0
   128a4:	1c1a      	adds	r2, r3, #0
   128a6:	4b48      	ldr	r3, [pc, #288]	; (129c8 <main+0x2030>)
   128a8:	1c10      	adds	r0, r2, #0
   128aa:	4798      	blx	r3
   128ac:	0003      	movs	r3, r0
   128ae:	b29a      	uxth	r2, r3
   128b0:	4b48      	ldr	r3, [pc, #288]	; (129d4 <main+0x203c>)
   128b2:	801a      	strh	r2, [r3, #0]
					
					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   128b4:	4b45      	ldr	r3, [pc, #276]	; (129cc <main+0x2034>)
   128b6:	8819      	ldrh	r1, [r3, #0]
   128b8:	4b46      	ldr	r3, [pc, #280]	; (129d4 <main+0x203c>)
   128ba:	881a      	ldrh	r2, [r3, #0]
   128bc:	4b46      	ldr	r3, [pc, #280]	; (129d8 <main+0x2040>)
   128be:	781b      	ldrb	r3, [r3, #0]
   128c0:	4d3b      	ldr	r5, [pc, #236]	; (129b0 <main+0x2018>)
   128c2:	0038      	movs	r0, r7
   128c4:	4c45      	ldr	r4, [pc, #276]	; (129dc <main+0x2044>)
   128c6:	47a0      	blx	r4
   128c8:	003b      	movs	r3, r7
   128ca:	0028      	movs	r0, r5
   128cc:	0019      	movs	r1, r3
   128ce:	230c      	movs	r3, #12
   128d0:	001a      	movs	r2, r3
   128d2:	4b43      	ldr	r3, [pc, #268]	; (129e0 <main+0x2048>)
   128d4:	4798      	blx	r3

					cycle_index += output_rate_sens*max_cycle_rate;
   128d6:	4b39      	ldr	r3, [pc, #228]	; (129bc <main+0x2024>)
   128d8:	681a      	ldr	r2, [r3, #0]
   128da:	4b39      	ldr	r3, [pc, #228]	; (129c0 <main+0x2028>)
   128dc:	0010      	movs	r0, r2
   128de:	4798      	blx	r3
   128e0:	1c04      	adds	r4, r0, #0
   128e2:	4b40      	ldr	r3, [pc, #256]	; (129e4 <main+0x204c>)
   128e4:	681a      	ldr	r2, [r3, #0]
   128e6:	4b37      	ldr	r3, [pc, #220]	; (129c4 <main+0x202c>)
   128e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
   128ea:	1c10      	adds	r0, r2, #0
   128ec:	4798      	blx	r3
   128ee:	1c03      	adds	r3, r0, #0
   128f0:	1c1a      	adds	r2, r3, #0
   128f2:	4b16      	ldr	r3, [pc, #88]	; (1294c <main+0x1fb4>)
   128f4:	1c11      	adds	r1, r2, #0
   128f6:	1c20      	adds	r0, r4, #0
   128f8:	4798      	blx	r3
   128fa:	1c03      	adds	r3, r0, #0
   128fc:	1c1a      	adds	r2, r3, #0
   128fe:	4b32      	ldr	r3, [pc, #200]	; (129c8 <main+0x2030>)
   12900:	1c10      	adds	r0, r2, #0
   12902:	4798      	blx	r3
   12904:	0002      	movs	r2, r0
   12906:	4b2d      	ldr	r3, [pc, #180]	; (129bc <main+0x2024>)
   12908:	601a      	str	r2, [r3, #0]
					if(cycle_index >= 0x0FFFF){
   1290a:	4b2c      	ldr	r3, [pc, #176]	; (129bc <main+0x2024>)
   1290c:	681b      	ldr	r3, [r3, #0]
   1290e:	4a36      	ldr	r2, [pc, #216]	; (129e8 <main+0x2050>)
   12910:	4293      	cmp	r3, r2
   12912:	d801      	bhi.n	12918 <main+0x1f80>
   12914:	f001 f827 	bl	13966 <main+0x2fce>
						cycle_index = 0;
   12918:	4b28      	ldr	r3, [pc, #160]	; (129bc <main+0x2024>)
   1291a:	2200      	movs	r2, #0
   1291c:	601a      	str	r2, [r3, #0]
						cycle += 1;
   1291e:	4b2e      	ldr	r3, [pc, #184]	; (129d8 <main+0x2040>)
   12920:	781b      	ldrb	r3, [r3, #0]
   12922:	3301      	adds	r3, #1
   12924:	b2da      	uxtb	r2, r3
   12926:	4b2c      	ldr	r3, [pc, #176]	; (129d8 <main+0x2040>)
   12928:	701a      	strb	r2, [r3, #0]
						if(cycle == 3)
   1292a:	4b2b      	ldr	r3, [pc, #172]	; (129d8 <main+0x2040>)
   1292c:	781b      	ldrb	r3, [r3, #0]
   1292e:	2b03      	cmp	r3, #3
   12930:	d001      	beq.n	12936 <main+0x1f9e>
   12932:	f001 f818 	bl	13966 <main+0x2fce>
						cycle = 0;
   12936:	4b28      	ldr	r3, [pc, #160]	; (129d8 <main+0x2040>)
   12938:	2200      	movs	r2, #0
   1293a:	701a      	strb	r2, [r3, #0]
					}
					break;
   1293c:	f001 f813 	bl	13966 <main+0x2fce>
   12940:	2000030a 	.word	0x2000030a
   12944:	00015405 	.word	0x00015405
   12948:	00014639 	.word	0x00014639
   1294c:	00014749 	.word	0x00014749
   12950:	437f0000 	.word	0x437f0000
   12954:	00014a6d 	.word	0x00014a6d
   12958:	200003f4 	.word	0x200003f4
   1295c:	200003cc 	.word	0x200003cc
   12960:	200000b4 	.word	0x200000b4
   12964:	20000320 	.word	0x20000320
   12968:	200000b8 	.word	0x200000b8
   1296c:	20000321 	.word	0x20000321
   12970:	200003d0 	.word	0x200003d0
   12974:	200000bc 	.word	0x200000bc
   12978:	200000c0 	.word	0x200000c0
   1297c:	200003d4 	.word	0x200003d4
   12980:	200000c4 	.word	0x200000c4
   12984:	200000c8 	.word	0x200000c8
   12988:	20000330 	.word	0x20000330
   1298c:	0000b0c5 	.word	0x0000b0c5
   12990:	0001462d 	.word	0x0001462d
   12994:	0000b095 	.word	0x0000b095
   12998:	200000aa 	.word	0x200000aa
   1299c:	200000a8 	.word	0x200000a8
   129a0:	00014661 	.word	0x00014661
   129a4:	2000001b 	.word	0x2000001b
   129a8:	20000070 	.word	0x20000070
   129ac:	00017b78 	.word	0x00017b78
   129b0:	20000314 	.word	0x20000314
   129b4:	2000001c 	.word	0x2000001c
   129b8:	20000094 	.word	0x20000094
   129bc:	20000328 	.word	0x20000328
   129c0:	000154a5 	.word	0x000154a5
   129c4:	00014e4d 	.word	0x00014e4d
   129c8:	000146dd 	.word	0x000146dd
   129cc:	2000032c 	.word	0x2000032c
   129d0:	0000ffff 	.word	0x0000ffff
   129d4:	2000032e 	.word	0x2000032e
   129d8:	20000326 	.word	0x20000326
   129dc:	0000b405 	.word	0x0000b405
   129e0:	00017289 	.word	0x00017289
   129e4:	200000a4 	.word	0x200000a4
   129e8:	0000fffe 	.word	0x0000fffe
				}
				case COLOR_COMPASS:
				{
					cycle_index = (int)(((((float)0x0FFFF) * 6) / 360) *heading) % 0x0FFFF;
   129ec:	4baf      	ldr	r3, [pc, #700]	; (12cac <main+0x2314>)
   129ee:	49b0      	ldr	r1, [pc, #704]	; (12cb0 <main+0x2318>)
   129f0:	6c78      	ldr	r0, [r7, #68]	; 0x44
   129f2:	4798      	blx	r3
   129f4:	1c03      	adds	r3, r0, #0
   129f6:	1c1a      	adds	r2, r3, #0
   129f8:	4bae      	ldr	r3, [pc, #696]	; (12cb4 <main+0x231c>)
   129fa:	1c10      	adds	r0, r2, #0
   129fc:	4798      	blx	r3
   129fe:	0002      	movs	r2, r0
   12a00:	4bad      	ldr	r3, [pc, #692]	; (12cb8 <main+0x2320>)
   12a02:	49ae      	ldr	r1, [pc, #696]	; (12cbc <main+0x2324>)
   12a04:	0010      	movs	r0, r2
   12a06:	4798      	blx	r3
   12a08:	000b      	movs	r3, r1
   12a0a:	001a      	movs	r2, r3
   12a0c:	4bac      	ldr	r3, [pc, #688]	; (12cc0 <main+0x2328>)
   12a0e:	601a      	str	r2, [r3, #0]
					cycle = (int)(((((float)0x0FFFF) * 6) / 360) *heading) / 0x0FFFF;
   12a10:	4ba6      	ldr	r3, [pc, #664]	; (12cac <main+0x2314>)
   12a12:	49a7      	ldr	r1, [pc, #668]	; (12cb0 <main+0x2318>)
   12a14:	6c78      	ldr	r0, [r7, #68]	; 0x44
   12a16:	4798      	blx	r3
   12a18:	1c03      	adds	r3, r0, #0
   12a1a:	1c1a      	adds	r2, r3, #0
   12a1c:	4ba5      	ldr	r3, [pc, #660]	; (12cb4 <main+0x231c>)
   12a1e:	1c10      	adds	r0, r2, #0
   12a20:	4798      	blx	r3
   12a22:	0002      	movs	r2, r0
   12a24:	4ba7      	ldr	r3, [pc, #668]	; (12cc4 <main+0x232c>)
   12a26:	49a5      	ldr	r1, [pc, #660]	; (12cbc <main+0x2324>)
   12a28:	0010      	movs	r0, r2
   12a2a:	4798      	blx	r3
   12a2c:	0003      	movs	r3, r0
   12a2e:	b2da      	uxtb	r2, r3
   12a30:	4ba5      	ldr	r3, [pc, #660]	; (12cc8 <main+0x2330>)
   12a32:	701a      	strb	r2, [r3, #0]
					upColor = cycle_index * output_brightness;
   12a34:	4ba2      	ldr	r3, [pc, #648]	; (12cc0 <main+0x2328>)
   12a36:	681a      	ldr	r2, [r3, #0]
   12a38:	4ba4      	ldr	r3, [pc, #656]	; (12ccc <main+0x2334>)
   12a3a:	0010      	movs	r0, r2
   12a3c:	4798      	blx	r3
   12a3e:	4ba4      	ldr	r3, [pc, #656]	; (12cd0 <main+0x2338>)
   12a40:	681a      	ldr	r2, [r3, #0]
   12a42:	4b9a      	ldr	r3, [pc, #616]	; (12cac <main+0x2314>)
   12a44:	1c11      	adds	r1, r2, #0
   12a46:	4798      	blx	r3
   12a48:	1c03      	adds	r3, r0, #0
   12a4a:	1c1a      	adds	r2, r3, #0
   12a4c:	4ba1      	ldr	r3, [pc, #644]	; (12cd4 <main+0x233c>)
   12a4e:	1c10      	adds	r0, r2, #0
   12a50:	4798      	blx	r3
   12a52:	0003      	movs	r3, r0
   12a54:	b29a      	uxth	r2, r3
   12a56:	4ba0      	ldr	r3, [pc, #640]	; (12cd8 <main+0x2340>)
   12a58:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   12a5a:	4b99      	ldr	r3, [pc, #612]	; (12cc0 <main+0x2328>)
   12a5c:	681b      	ldr	r3, [r3, #0]
   12a5e:	4a97      	ldr	r2, [pc, #604]	; (12cbc <main+0x2324>)
   12a60:	1ad2      	subs	r2, r2, r3
   12a62:	4b9a      	ldr	r3, [pc, #616]	; (12ccc <main+0x2334>)
   12a64:	0010      	movs	r0, r2
   12a66:	4798      	blx	r3
   12a68:	4b99      	ldr	r3, [pc, #612]	; (12cd0 <main+0x2338>)
   12a6a:	681a      	ldr	r2, [r3, #0]
   12a6c:	4b8f      	ldr	r3, [pc, #572]	; (12cac <main+0x2314>)
   12a6e:	1c11      	adds	r1, r2, #0
   12a70:	4798      	blx	r3
   12a72:	1c03      	adds	r3, r0, #0
   12a74:	1c1a      	adds	r2, r3, #0
   12a76:	4b97      	ldr	r3, [pc, #604]	; (12cd4 <main+0x233c>)
   12a78:	1c10      	adds	r0, r2, #0
   12a7a:	4798      	blx	r3
   12a7c:	0003      	movs	r3, r0
   12a7e:	b29a      	uxth	r2, r3
   12a80:	4b96      	ldr	r3, [pc, #600]	; (12cdc <main+0x2344>)
   12a82:	801a      	strh	r2, [r3, #0]

					if(cycle >= 3)
   12a84:	4b90      	ldr	r3, [pc, #576]	; (12cc8 <main+0x2330>)
   12a86:	781b      	ldrb	r3, [r3, #0]
   12a88:	2b02      	cmp	r3, #2
   12a8a:	d905      	bls.n	12a98 <main+0x2100>
					cycle -= 3;
   12a8c:	4b8e      	ldr	r3, [pc, #568]	; (12cc8 <main+0x2330>)
   12a8e:	781b      	ldrb	r3, [r3, #0]
   12a90:	3b03      	subs	r3, #3
   12a92:	b2da      	uxtb	r2, r3
   12a94:	4b8c      	ldr	r3, [pc, #560]	; (12cc8 <main+0x2330>)
   12a96:	701a      	strb	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   12a98:	4b8f      	ldr	r3, [pc, #572]	; (12cd8 <main+0x2340>)
   12a9a:	8819      	ldrh	r1, [r3, #0]
   12a9c:	4b8f      	ldr	r3, [pc, #572]	; (12cdc <main+0x2344>)
   12a9e:	881a      	ldrh	r2, [r3, #0]
   12aa0:	4b89      	ldr	r3, [pc, #548]	; (12cc8 <main+0x2330>)
   12aa2:	781b      	ldrb	r3, [r3, #0]
   12aa4:	4d8e      	ldr	r5, [pc, #568]	; (12ce0 <main+0x2348>)
   12aa6:	0038      	movs	r0, r7
   12aa8:	4c8e      	ldr	r4, [pc, #568]	; (12ce4 <main+0x234c>)
   12aaa:	47a0      	blx	r4
   12aac:	003b      	movs	r3, r7
   12aae:	0028      	movs	r0, r5
   12ab0:	0019      	movs	r1, r3
   12ab2:	230c      	movs	r3, #12
   12ab4:	001a      	movs	r2, r3
   12ab6:	4b8c      	ldr	r3, [pc, #560]	; (12ce8 <main+0x2350>)
   12ab8:	4798      	blx	r3
					break;
   12aba:	f000 ff55 	bl	13968 <main+0x2fd0>
				}
				case COLOR_YAW_RATE:
				{
					if(gzKalman < 0)
   12abe:	4b8b      	ldr	r3, [pc, #556]	; (12cec <main+0x2354>)
   12ac0:	681a      	ldr	r2, [r3, #0]
   12ac2:	4b8b      	ldr	r3, [pc, #556]	; (12cf0 <main+0x2358>)
   12ac4:	2100      	movs	r1, #0
   12ac6:	1c10      	adds	r0, r2, #0
   12ac8:	4798      	blx	r3
   12aca:	1e03      	subs	r3, r0, #0
   12acc:	d02a      	beq.n	12b24 <main+0x218c>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_min) * gzKalman) % 0x0FFFF;
   12ace:	4b89      	ldr	r3, [pc, #548]	; (12cf4 <main+0x235c>)
   12ad0:	681a      	ldr	r2, [r3, #0]
   12ad2:	4b89      	ldr	r3, [pc, #548]	; (12cf8 <main+0x2360>)
   12ad4:	1c10      	adds	r0, r2, #0
   12ad6:	4798      	blx	r3
   12ad8:	0002      	movs	r2, r0
   12ada:	000b      	movs	r3, r1
   12adc:	4c87      	ldr	r4, [pc, #540]	; (12cfc <main+0x2364>)
   12ade:	2000      	movs	r0, #0
   12ae0:	4987      	ldr	r1, [pc, #540]	; (12d00 <main+0x2368>)
   12ae2:	47a0      	blx	r4
   12ae4:	0003      	movs	r3, r0
   12ae6:	000c      	movs	r4, r1
   12ae8:	001d      	movs	r5, r3
   12aea:	0026      	movs	r6, r4
   12aec:	4b7f      	ldr	r3, [pc, #508]	; (12cec <main+0x2354>)
   12aee:	681a      	ldr	r2, [r3, #0]
   12af0:	4b81      	ldr	r3, [pc, #516]	; (12cf8 <main+0x2360>)
   12af2:	1c10      	adds	r0, r2, #0
   12af4:	4798      	blx	r3
   12af6:	0002      	movs	r2, r0
   12af8:	000b      	movs	r3, r1
   12afa:	4c82      	ldr	r4, [pc, #520]	; (12d04 <main+0x236c>)
   12afc:	0028      	movs	r0, r5
   12afe:	0031      	movs	r1, r6
   12b00:	47a0      	blx	r4
   12b02:	0003      	movs	r3, r0
   12b04:	000c      	movs	r4, r1
   12b06:	0019      	movs	r1, r3
   12b08:	0022      	movs	r2, r4
   12b0a:	4b7f      	ldr	r3, [pc, #508]	; (12d08 <main+0x2370>)
   12b0c:	0008      	movs	r0, r1
   12b0e:	0011      	movs	r1, r2
   12b10:	4798      	blx	r3
   12b12:	0002      	movs	r2, r0
   12b14:	4b68      	ldr	r3, [pc, #416]	; (12cb8 <main+0x2320>)
   12b16:	4969      	ldr	r1, [pc, #420]	; (12cbc <main+0x2324>)
   12b18:	0010      	movs	r0, r2
   12b1a:	4798      	blx	r3
   12b1c:	000b      	movs	r3, r1
   12b1e:	001a      	movs	r2, r3
   12b20:	4b67      	ldr	r3, [pc, #412]	; (12cc0 <main+0x2328>)
   12b22:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_min) * gzKalman) / 0x0FFFF;
   12b24:	4b73      	ldr	r3, [pc, #460]	; (12cf4 <main+0x235c>)
   12b26:	681a      	ldr	r2, [r3, #0]
   12b28:	4b73      	ldr	r3, [pc, #460]	; (12cf8 <main+0x2360>)
   12b2a:	1c10      	adds	r0, r2, #0
   12b2c:	4798      	blx	r3
   12b2e:	0002      	movs	r2, r0
   12b30:	000b      	movs	r3, r1
   12b32:	4c72      	ldr	r4, [pc, #456]	; (12cfc <main+0x2364>)
   12b34:	2000      	movs	r0, #0
   12b36:	4972      	ldr	r1, [pc, #456]	; (12d00 <main+0x2368>)
   12b38:	47a0      	blx	r4
   12b3a:	0003      	movs	r3, r0
   12b3c:	000c      	movs	r4, r1
   12b3e:	001d      	movs	r5, r3
   12b40:	0026      	movs	r6, r4
   12b42:	4b6a      	ldr	r3, [pc, #424]	; (12cec <main+0x2354>)
   12b44:	681a      	ldr	r2, [r3, #0]
   12b46:	4b6c      	ldr	r3, [pc, #432]	; (12cf8 <main+0x2360>)
   12b48:	1c10      	adds	r0, r2, #0
   12b4a:	4798      	blx	r3
   12b4c:	0002      	movs	r2, r0
   12b4e:	000b      	movs	r3, r1
   12b50:	4c6c      	ldr	r4, [pc, #432]	; (12d04 <main+0x236c>)
   12b52:	0028      	movs	r0, r5
   12b54:	0031      	movs	r1, r6
   12b56:	47a0      	blx	r4
   12b58:	0003      	movs	r3, r0
   12b5a:	000c      	movs	r4, r1
   12b5c:	0019      	movs	r1, r3
   12b5e:	0022      	movs	r2, r4
   12b60:	4b69      	ldr	r3, [pc, #420]	; (12d08 <main+0x2370>)
   12b62:	0008      	movs	r0, r1
   12b64:	0011      	movs	r1, r2
   12b66:	4798      	blx	r3
   12b68:	0002      	movs	r2, r0
   12b6a:	4b56      	ldr	r3, [pc, #344]	; (12cc4 <main+0x232c>)
   12b6c:	4953      	ldr	r1, [pc, #332]	; (12cbc <main+0x2324>)
   12b6e:	0010      	movs	r0, r2
   12b70:	4798      	blx	r3
   12b72:	0003      	movs	r3, r0
   12b74:	b2da      	uxtb	r2, r3
   12b76:	4b54      	ldr	r3, [pc, #336]	; (12cc8 <main+0x2330>)
   12b78:	701a      	strb	r2, [r3, #0]
					if(gzKalman >= 0){
   12b7a:	4b5c      	ldr	r3, [pc, #368]	; (12cec <main+0x2354>)
   12b7c:	681a      	ldr	r2, [r3, #0]
   12b7e:	4b63      	ldr	r3, [pc, #396]	; (12d0c <main+0x2374>)
   12b80:	2100      	movs	r1, #0
   12b82:	1c10      	adds	r0, r2, #0
   12b84:	4798      	blx	r3
   12b86:	1e03      	subs	r3, r0, #0
   12b88:	d055      	beq.n	12c36 <main+0x229e>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_max) * gzKalman) % 0x0FFFF;
   12b8a:	4b61      	ldr	r3, [pc, #388]	; (12d10 <main+0x2378>)
   12b8c:	681a      	ldr	r2, [r3, #0]
   12b8e:	4b5a      	ldr	r3, [pc, #360]	; (12cf8 <main+0x2360>)
   12b90:	1c10      	adds	r0, r2, #0
   12b92:	4798      	blx	r3
   12b94:	0002      	movs	r2, r0
   12b96:	000b      	movs	r3, r1
   12b98:	4c58      	ldr	r4, [pc, #352]	; (12cfc <main+0x2364>)
   12b9a:	2000      	movs	r0, #0
   12b9c:	4958      	ldr	r1, [pc, #352]	; (12d00 <main+0x2368>)
   12b9e:	47a0      	blx	r4
   12ba0:	0003      	movs	r3, r0
   12ba2:	000c      	movs	r4, r1
   12ba4:	001d      	movs	r5, r3
   12ba6:	0026      	movs	r6, r4
   12ba8:	4b50      	ldr	r3, [pc, #320]	; (12cec <main+0x2354>)
   12baa:	681a      	ldr	r2, [r3, #0]
   12bac:	4b52      	ldr	r3, [pc, #328]	; (12cf8 <main+0x2360>)
   12bae:	1c10      	adds	r0, r2, #0
   12bb0:	4798      	blx	r3
   12bb2:	0002      	movs	r2, r0
   12bb4:	000b      	movs	r3, r1
   12bb6:	4c53      	ldr	r4, [pc, #332]	; (12d04 <main+0x236c>)
   12bb8:	0028      	movs	r0, r5
   12bba:	0031      	movs	r1, r6
   12bbc:	47a0      	blx	r4
   12bbe:	0003      	movs	r3, r0
   12bc0:	000c      	movs	r4, r1
   12bc2:	0019      	movs	r1, r3
   12bc4:	0022      	movs	r2, r4
   12bc6:	4b50      	ldr	r3, [pc, #320]	; (12d08 <main+0x2370>)
   12bc8:	0008      	movs	r0, r1
   12bca:	0011      	movs	r1, r2
   12bcc:	4798      	blx	r3
   12bce:	0002      	movs	r2, r0
   12bd0:	4b39      	ldr	r3, [pc, #228]	; (12cb8 <main+0x2320>)
   12bd2:	493a      	ldr	r1, [pc, #232]	; (12cbc <main+0x2324>)
   12bd4:	0010      	movs	r0, r2
   12bd6:	4798      	blx	r3
   12bd8:	000b      	movs	r3, r1
   12bda:	001a      	movs	r2, r3
   12bdc:	4b38      	ldr	r3, [pc, #224]	; (12cc0 <main+0x2328>)
   12bde:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_max) * gzKalman) / 0x0FFFF;
   12be0:	4b4b      	ldr	r3, [pc, #300]	; (12d10 <main+0x2378>)
   12be2:	681a      	ldr	r2, [r3, #0]
   12be4:	4b44      	ldr	r3, [pc, #272]	; (12cf8 <main+0x2360>)
   12be6:	1c10      	adds	r0, r2, #0
   12be8:	4798      	blx	r3
   12bea:	0002      	movs	r2, r0
   12bec:	000b      	movs	r3, r1
   12bee:	4c43      	ldr	r4, [pc, #268]	; (12cfc <main+0x2364>)
   12bf0:	2000      	movs	r0, #0
   12bf2:	4943      	ldr	r1, [pc, #268]	; (12d00 <main+0x2368>)
   12bf4:	47a0      	blx	r4
   12bf6:	0003      	movs	r3, r0
   12bf8:	000c      	movs	r4, r1
   12bfa:	001d      	movs	r5, r3
   12bfc:	0026      	movs	r6, r4
   12bfe:	4b3b      	ldr	r3, [pc, #236]	; (12cec <main+0x2354>)
   12c00:	681a      	ldr	r2, [r3, #0]
   12c02:	4b3d      	ldr	r3, [pc, #244]	; (12cf8 <main+0x2360>)
   12c04:	1c10      	adds	r0, r2, #0
   12c06:	4798      	blx	r3
   12c08:	0002      	movs	r2, r0
   12c0a:	000b      	movs	r3, r1
   12c0c:	4c3d      	ldr	r4, [pc, #244]	; (12d04 <main+0x236c>)
   12c0e:	0028      	movs	r0, r5
   12c10:	0031      	movs	r1, r6
   12c12:	47a0      	blx	r4
   12c14:	0003      	movs	r3, r0
   12c16:	000c      	movs	r4, r1
   12c18:	0019      	movs	r1, r3
   12c1a:	0022      	movs	r2, r4
   12c1c:	4b3a      	ldr	r3, [pc, #232]	; (12d08 <main+0x2370>)
   12c1e:	0008      	movs	r0, r1
   12c20:	0011      	movs	r1, r2
   12c22:	4798      	blx	r3
   12c24:	0002      	movs	r2, r0
   12c26:	4b27      	ldr	r3, [pc, #156]	; (12cc4 <main+0x232c>)
   12c28:	4924      	ldr	r1, [pc, #144]	; (12cbc <main+0x2324>)
   12c2a:	0010      	movs	r0, r2
   12c2c:	4798      	blx	r3
   12c2e:	0003      	movs	r3, r0
   12c30:	b2da      	uxtb	r2, r3
   12c32:	4b25      	ldr	r3, [pc, #148]	; (12cc8 <main+0x2330>)
   12c34:	701a      	strb	r2, [r3, #0]
					}
						
					upColor = cycle_index * output_brightness;
   12c36:	4b22      	ldr	r3, [pc, #136]	; (12cc0 <main+0x2328>)
   12c38:	681a      	ldr	r2, [r3, #0]
   12c3a:	4b24      	ldr	r3, [pc, #144]	; (12ccc <main+0x2334>)
   12c3c:	0010      	movs	r0, r2
   12c3e:	4798      	blx	r3
   12c40:	4b23      	ldr	r3, [pc, #140]	; (12cd0 <main+0x2338>)
   12c42:	681a      	ldr	r2, [r3, #0]
   12c44:	4b19      	ldr	r3, [pc, #100]	; (12cac <main+0x2314>)
   12c46:	1c11      	adds	r1, r2, #0
   12c48:	4798      	blx	r3
   12c4a:	1c03      	adds	r3, r0, #0
   12c4c:	1c1a      	adds	r2, r3, #0
   12c4e:	4b21      	ldr	r3, [pc, #132]	; (12cd4 <main+0x233c>)
   12c50:	1c10      	adds	r0, r2, #0
   12c52:	4798      	blx	r3
   12c54:	0003      	movs	r3, r0
   12c56:	b29a      	uxth	r2, r3
   12c58:	4b1f      	ldr	r3, [pc, #124]	; (12cd8 <main+0x2340>)
   12c5a:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   12c5c:	4b18      	ldr	r3, [pc, #96]	; (12cc0 <main+0x2328>)
   12c5e:	681b      	ldr	r3, [r3, #0]
   12c60:	4a16      	ldr	r2, [pc, #88]	; (12cbc <main+0x2324>)
   12c62:	1ad2      	subs	r2, r2, r3
   12c64:	4b19      	ldr	r3, [pc, #100]	; (12ccc <main+0x2334>)
   12c66:	0010      	movs	r0, r2
   12c68:	4798      	blx	r3
   12c6a:	4b19      	ldr	r3, [pc, #100]	; (12cd0 <main+0x2338>)
   12c6c:	681a      	ldr	r2, [r3, #0]
   12c6e:	4b0f      	ldr	r3, [pc, #60]	; (12cac <main+0x2314>)
   12c70:	1c11      	adds	r1, r2, #0
   12c72:	4798      	blx	r3
   12c74:	1c03      	adds	r3, r0, #0
   12c76:	1c1a      	adds	r2, r3, #0
   12c78:	4b16      	ldr	r3, [pc, #88]	; (12cd4 <main+0x233c>)
   12c7a:	1c10      	adds	r0, r2, #0
   12c7c:	4798      	blx	r3
   12c7e:	0003      	movs	r3, r0
   12c80:	b29a      	uxth	r2, r3
   12c82:	4b16      	ldr	r3, [pc, #88]	; (12cdc <main+0x2344>)
   12c84:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   12c86:	4b14      	ldr	r3, [pc, #80]	; (12cd8 <main+0x2340>)
   12c88:	8819      	ldrh	r1, [r3, #0]
   12c8a:	4b14      	ldr	r3, [pc, #80]	; (12cdc <main+0x2344>)
   12c8c:	881a      	ldrh	r2, [r3, #0]
   12c8e:	4b0e      	ldr	r3, [pc, #56]	; (12cc8 <main+0x2330>)
   12c90:	781b      	ldrb	r3, [r3, #0]
   12c92:	4d13      	ldr	r5, [pc, #76]	; (12ce0 <main+0x2348>)
   12c94:	0038      	movs	r0, r7
   12c96:	4c13      	ldr	r4, [pc, #76]	; (12ce4 <main+0x234c>)
   12c98:	47a0      	blx	r4
   12c9a:	003b      	movs	r3, r7
   12c9c:	0028      	movs	r0, r5
   12c9e:	0019      	movs	r1, r3
   12ca0:	230c      	movs	r3, #12
   12ca2:	001a      	movs	r2, r3
   12ca4:	4b10      	ldr	r3, [pc, #64]	; (12ce8 <main+0x2350>)
   12ca6:	4798      	blx	r3
					break;
   12ca8:	f000 fe5e 	bl	13968 <main+0x2fd0>
   12cac:	00014e4d 	.word	0x00014e4d
   12cb0:	44888800 	.word	0x44888800
   12cb4:	000153c5 	.word	0x000153c5
   12cb8:	0001458d 	.word	0x0001458d
   12cbc:	0000ffff 	.word	0x0000ffff
   12cc0:	20000328 	.word	0x20000328
   12cc4:	000143c1 	.word	0x000143c1
   12cc8:	20000326 	.word	0x20000326
   12ccc:	000154a5 	.word	0x000154a5
   12cd0:	200003f4 	.word	0x200003f4
   12cd4:	000146dd 	.word	0x000146dd
   12cd8:	2000032c 	.word	0x2000032c
   12cdc:	2000032e 	.word	0x2000032e
   12ce0:	20000314 	.word	0x20000314
   12ce4:	0000b405 	.word	0x0000b405
   12ce8:	00017289 	.word	0x00017289
   12cec:	200003e0 	.word	0x200003e0
   12cf0:	00014639 	.word	0x00014639
   12cf4:	200000dc 	.word	0x200000dc
   12cf8:	00017041 	.word	0x00017041
   12cfc:	00015b51 	.word	0x00015b51
   12d00:	4107ffe8 	.word	0x4107ffe8
   12d04:	000163b9 	.word	0x000163b9
   12d08:	00016ee5 	.word	0x00016ee5
   12d0c:	00014675 	.word	0x00014675
   12d10:	200000e0 	.word	0x200000e0
				}
				case COLOR_ROLL_RATE:
				{
					if(gyKalman < 0)
   12d14:	4b7b      	ldr	r3, [pc, #492]	; (12f04 <main+0x256c>)
   12d16:	681a      	ldr	r2, [r3, #0]
   12d18:	4b7b      	ldr	r3, [pc, #492]	; (12f08 <main+0x2570>)
   12d1a:	2100      	movs	r1, #0
   12d1c:	1c10      	adds	r0, r2, #0
   12d1e:	4798      	blx	r3
   12d20:	1e03      	subs	r3, r0, #0
   12d22:	d02a      	beq.n	12d7a <main+0x23e2>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_min) * gyKalman) % 0x0FFFF;
   12d24:	4b79      	ldr	r3, [pc, #484]	; (12f0c <main+0x2574>)
   12d26:	681a      	ldr	r2, [r3, #0]
   12d28:	4b79      	ldr	r3, [pc, #484]	; (12f10 <main+0x2578>)
   12d2a:	1c10      	adds	r0, r2, #0
   12d2c:	4798      	blx	r3
   12d2e:	0002      	movs	r2, r0
   12d30:	000b      	movs	r3, r1
   12d32:	4c78      	ldr	r4, [pc, #480]	; (12f14 <main+0x257c>)
   12d34:	2000      	movs	r0, #0
   12d36:	4978      	ldr	r1, [pc, #480]	; (12f18 <main+0x2580>)
   12d38:	47a0      	blx	r4
   12d3a:	0003      	movs	r3, r0
   12d3c:	000c      	movs	r4, r1
   12d3e:	001d      	movs	r5, r3
   12d40:	0026      	movs	r6, r4
   12d42:	4b70      	ldr	r3, [pc, #448]	; (12f04 <main+0x256c>)
   12d44:	681a      	ldr	r2, [r3, #0]
   12d46:	4b72      	ldr	r3, [pc, #456]	; (12f10 <main+0x2578>)
   12d48:	1c10      	adds	r0, r2, #0
   12d4a:	4798      	blx	r3
   12d4c:	0002      	movs	r2, r0
   12d4e:	000b      	movs	r3, r1
   12d50:	4c72      	ldr	r4, [pc, #456]	; (12f1c <main+0x2584>)
   12d52:	0028      	movs	r0, r5
   12d54:	0031      	movs	r1, r6
   12d56:	47a0      	blx	r4
   12d58:	0003      	movs	r3, r0
   12d5a:	000c      	movs	r4, r1
   12d5c:	0019      	movs	r1, r3
   12d5e:	0022      	movs	r2, r4
   12d60:	4b6f      	ldr	r3, [pc, #444]	; (12f20 <main+0x2588>)
   12d62:	0008      	movs	r0, r1
   12d64:	0011      	movs	r1, r2
   12d66:	4798      	blx	r3
   12d68:	0002      	movs	r2, r0
   12d6a:	4b6e      	ldr	r3, [pc, #440]	; (12f24 <main+0x258c>)
   12d6c:	496e      	ldr	r1, [pc, #440]	; (12f28 <main+0x2590>)
   12d6e:	0010      	movs	r0, r2
   12d70:	4798      	blx	r3
   12d72:	000b      	movs	r3, r1
   12d74:	001a      	movs	r2, r3
   12d76:	4b6d      	ldr	r3, [pc, #436]	; (12f2c <main+0x2594>)
   12d78:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_min) * gyKalman) / 0x0FFFF;
   12d7a:	4b64      	ldr	r3, [pc, #400]	; (12f0c <main+0x2574>)
   12d7c:	681a      	ldr	r2, [r3, #0]
   12d7e:	4b64      	ldr	r3, [pc, #400]	; (12f10 <main+0x2578>)
   12d80:	1c10      	adds	r0, r2, #0
   12d82:	4798      	blx	r3
   12d84:	0002      	movs	r2, r0
   12d86:	000b      	movs	r3, r1
   12d88:	4c62      	ldr	r4, [pc, #392]	; (12f14 <main+0x257c>)
   12d8a:	2000      	movs	r0, #0
   12d8c:	4962      	ldr	r1, [pc, #392]	; (12f18 <main+0x2580>)
   12d8e:	47a0      	blx	r4
   12d90:	0003      	movs	r3, r0
   12d92:	000c      	movs	r4, r1
   12d94:	001d      	movs	r5, r3
   12d96:	0026      	movs	r6, r4
   12d98:	4b5a      	ldr	r3, [pc, #360]	; (12f04 <main+0x256c>)
   12d9a:	681a      	ldr	r2, [r3, #0]
   12d9c:	4b5c      	ldr	r3, [pc, #368]	; (12f10 <main+0x2578>)
   12d9e:	1c10      	adds	r0, r2, #0
   12da0:	4798      	blx	r3
   12da2:	0002      	movs	r2, r0
   12da4:	000b      	movs	r3, r1
   12da6:	4c5d      	ldr	r4, [pc, #372]	; (12f1c <main+0x2584>)
   12da8:	0028      	movs	r0, r5
   12daa:	0031      	movs	r1, r6
   12dac:	47a0      	blx	r4
   12dae:	0003      	movs	r3, r0
   12db0:	000c      	movs	r4, r1
   12db2:	0019      	movs	r1, r3
   12db4:	0022      	movs	r2, r4
   12db6:	4b5a      	ldr	r3, [pc, #360]	; (12f20 <main+0x2588>)
   12db8:	0008      	movs	r0, r1
   12dba:	0011      	movs	r1, r2
   12dbc:	4798      	blx	r3
   12dbe:	0002      	movs	r2, r0
   12dc0:	4b5b      	ldr	r3, [pc, #364]	; (12f30 <main+0x2598>)
   12dc2:	4959      	ldr	r1, [pc, #356]	; (12f28 <main+0x2590>)
   12dc4:	0010      	movs	r0, r2
   12dc6:	4798      	blx	r3
   12dc8:	0003      	movs	r3, r0
   12dca:	b2da      	uxtb	r2, r3
   12dcc:	4b59      	ldr	r3, [pc, #356]	; (12f34 <main+0x259c>)
   12dce:	701a      	strb	r2, [r3, #0]
					if(gyKalman >= 0){
   12dd0:	4b4c      	ldr	r3, [pc, #304]	; (12f04 <main+0x256c>)
   12dd2:	681a      	ldr	r2, [r3, #0]
   12dd4:	4b58      	ldr	r3, [pc, #352]	; (12f38 <main+0x25a0>)
   12dd6:	2100      	movs	r1, #0
   12dd8:	1c10      	adds	r0, r2, #0
   12dda:	4798      	blx	r3
   12ddc:	1e03      	subs	r3, r0, #0
   12dde:	d055      	beq.n	12e8c <main+0x24f4>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_max) * gyKalman) % 0x0FFFF;
   12de0:	4b56      	ldr	r3, [pc, #344]	; (12f3c <main+0x25a4>)
   12de2:	681a      	ldr	r2, [r3, #0]
   12de4:	4b4a      	ldr	r3, [pc, #296]	; (12f10 <main+0x2578>)
   12de6:	1c10      	adds	r0, r2, #0
   12de8:	4798      	blx	r3
   12dea:	0002      	movs	r2, r0
   12dec:	000b      	movs	r3, r1
   12dee:	4c49      	ldr	r4, [pc, #292]	; (12f14 <main+0x257c>)
   12df0:	2000      	movs	r0, #0
   12df2:	4949      	ldr	r1, [pc, #292]	; (12f18 <main+0x2580>)
   12df4:	47a0      	blx	r4
   12df6:	0003      	movs	r3, r0
   12df8:	000c      	movs	r4, r1
   12dfa:	001d      	movs	r5, r3
   12dfc:	0026      	movs	r6, r4
   12dfe:	4b41      	ldr	r3, [pc, #260]	; (12f04 <main+0x256c>)
   12e00:	681a      	ldr	r2, [r3, #0]
   12e02:	4b43      	ldr	r3, [pc, #268]	; (12f10 <main+0x2578>)
   12e04:	1c10      	adds	r0, r2, #0
   12e06:	4798      	blx	r3
   12e08:	0002      	movs	r2, r0
   12e0a:	000b      	movs	r3, r1
   12e0c:	4c43      	ldr	r4, [pc, #268]	; (12f1c <main+0x2584>)
   12e0e:	0028      	movs	r0, r5
   12e10:	0031      	movs	r1, r6
   12e12:	47a0      	blx	r4
   12e14:	0003      	movs	r3, r0
   12e16:	000c      	movs	r4, r1
   12e18:	0019      	movs	r1, r3
   12e1a:	0022      	movs	r2, r4
   12e1c:	4b40      	ldr	r3, [pc, #256]	; (12f20 <main+0x2588>)
   12e1e:	0008      	movs	r0, r1
   12e20:	0011      	movs	r1, r2
   12e22:	4798      	blx	r3
   12e24:	0002      	movs	r2, r0
   12e26:	4b3f      	ldr	r3, [pc, #252]	; (12f24 <main+0x258c>)
   12e28:	493f      	ldr	r1, [pc, #252]	; (12f28 <main+0x2590>)
   12e2a:	0010      	movs	r0, r2
   12e2c:	4798      	blx	r3
   12e2e:	000b      	movs	r3, r1
   12e30:	001a      	movs	r2, r3
   12e32:	4b3e      	ldr	r3, [pc, #248]	; (12f2c <main+0x2594>)
   12e34:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_max) * gyKalman) / 0x0FFFF;
   12e36:	4b41      	ldr	r3, [pc, #260]	; (12f3c <main+0x25a4>)
   12e38:	681a      	ldr	r2, [r3, #0]
   12e3a:	4b35      	ldr	r3, [pc, #212]	; (12f10 <main+0x2578>)
   12e3c:	1c10      	adds	r0, r2, #0
   12e3e:	4798      	blx	r3
   12e40:	0002      	movs	r2, r0
   12e42:	000b      	movs	r3, r1
   12e44:	4c33      	ldr	r4, [pc, #204]	; (12f14 <main+0x257c>)
   12e46:	2000      	movs	r0, #0
   12e48:	4933      	ldr	r1, [pc, #204]	; (12f18 <main+0x2580>)
   12e4a:	47a0      	blx	r4
   12e4c:	0003      	movs	r3, r0
   12e4e:	000c      	movs	r4, r1
   12e50:	001d      	movs	r5, r3
   12e52:	0026      	movs	r6, r4
   12e54:	4b2b      	ldr	r3, [pc, #172]	; (12f04 <main+0x256c>)
   12e56:	681a      	ldr	r2, [r3, #0]
   12e58:	4b2d      	ldr	r3, [pc, #180]	; (12f10 <main+0x2578>)
   12e5a:	1c10      	adds	r0, r2, #0
   12e5c:	4798      	blx	r3
   12e5e:	0002      	movs	r2, r0
   12e60:	000b      	movs	r3, r1
   12e62:	4c2e      	ldr	r4, [pc, #184]	; (12f1c <main+0x2584>)
   12e64:	0028      	movs	r0, r5
   12e66:	0031      	movs	r1, r6
   12e68:	47a0      	blx	r4
   12e6a:	0003      	movs	r3, r0
   12e6c:	000c      	movs	r4, r1
   12e6e:	0019      	movs	r1, r3
   12e70:	0022      	movs	r2, r4
   12e72:	4b2b      	ldr	r3, [pc, #172]	; (12f20 <main+0x2588>)
   12e74:	0008      	movs	r0, r1
   12e76:	0011      	movs	r1, r2
   12e78:	4798      	blx	r3
   12e7a:	0002      	movs	r2, r0
   12e7c:	4b2c      	ldr	r3, [pc, #176]	; (12f30 <main+0x2598>)
   12e7e:	492a      	ldr	r1, [pc, #168]	; (12f28 <main+0x2590>)
   12e80:	0010      	movs	r0, r2
   12e82:	4798      	blx	r3
   12e84:	0003      	movs	r3, r0
   12e86:	b2da      	uxtb	r2, r3
   12e88:	4b2a      	ldr	r3, [pc, #168]	; (12f34 <main+0x259c>)
   12e8a:	701a      	strb	r2, [r3, #0]
					}
				
					upColor = cycle_index * output_brightness;
   12e8c:	4b27      	ldr	r3, [pc, #156]	; (12f2c <main+0x2594>)
   12e8e:	681a      	ldr	r2, [r3, #0]
   12e90:	4b2b      	ldr	r3, [pc, #172]	; (12f40 <main+0x25a8>)
   12e92:	0010      	movs	r0, r2
   12e94:	4798      	blx	r3
   12e96:	4b2b      	ldr	r3, [pc, #172]	; (12f44 <main+0x25ac>)
   12e98:	681a      	ldr	r2, [r3, #0]
   12e9a:	4b2b      	ldr	r3, [pc, #172]	; (12f48 <main+0x25b0>)
   12e9c:	1c11      	adds	r1, r2, #0
   12e9e:	4798      	blx	r3
   12ea0:	1c03      	adds	r3, r0, #0
   12ea2:	1c1a      	adds	r2, r3, #0
   12ea4:	4b29      	ldr	r3, [pc, #164]	; (12f4c <main+0x25b4>)
   12ea6:	1c10      	adds	r0, r2, #0
   12ea8:	4798      	blx	r3
   12eaa:	0003      	movs	r3, r0
   12eac:	b29a      	uxth	r2, r3
   12eae:	4b28      	ldr	r3, [pc, #160]	; (12f50 <main+0x25b8>)
   12eb0:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   12eb2:	4b1e      	ldr	r3, [pc, #120]	; (12f2c <main+0x2594>)
   12eb4:	681b      	ldr	r3, [r3, #0]
   12eb6:	4a1c      	ldr	r2, [pc, #112]	; (12f28 <main+0x2590>)
   12eb8:	1ad2      	subs	r2, r2, r3
   12eba:	4b21      	ldr	r3, [pc, #132]	; (12f40 <main+0x25a8>)
   12ebc:	0010      	movs	r0, r2
   12ebe:	4798      	blx	r3
   12ec0:	4b20      	ldr	r3, [pc, #128]	; (12f44 <main+0x25ac>)
   12ec2:	681a      	ldr	r2, [r3, #0]
   12ec4:	4b20      	ldr	r3, [pc, #128]	; (12f48 <main+0x25b0>)
   12ec6:	1c11      	adds	r1, r2, #0
   12ec8:	4798      	blx	r3
   12eca:	1c03      	adds	r3, r0, #0
   12ecc:	1c1a      	adds	r2, r3, #0
   12ece:	4b1f      	ldr	r3, [pc, #124]	; (12f4c <main+0x25b4>)
   12ed0:	1c10      	adds	r0, r2, #0
   12ed2:	4798      	blx	r3
   12ed4:	0003      	movs	r3, r0
   12ed6:	b29a      	uxth	r2, r3
   12ed8:	4b1e      	ldr	r3, [pc, #120]	; (12f54 <main+0x25bc>)
   12eda:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   12edc:	4b1c      	ldr	r3, [pc, #112]	; (12f50 <main+0x25b8>)
   12ede:	8819      	ldrh	r1, [r3, #0]
   12ee0:	4b1c      	ldr	r3, [pc, #112]	; (12f54 <main+0x25bc>)
   12ee2:	881a      	ldrh	r2, [r3, #0]
   12ee4:	4b13      	ldr	r3, [pc, #76]	; (12f34 <main+0x259c>)
   12ee6:	781b      	ldrb	r3, [r3, #0]
   12ee8:	4d1b      	ldr	r5, [pc, #108]	; (12f58 <main+0x25c0>)
   12eea:	0038      	movs	r0, r7
   12eec:	4c1b      	ldr	r4, [pc, #108]	; (12f5c <main+0x25c4>)
   12eee:	47a0      	blx	r4
   12ef0:	003b      	movs	r3, r7
   12ef2:	0028      	movs	r0, r5
   12ef4:	0019      	movs	r1, r3
   12ef6:	230c      	movs	r3, #12
   12ef8:	001a      	movs	r2, r3
   12efa:	4b19      	ldr	r3, [pc, #100]	; (12f60 <main+0x25c8>)
   12efc:	4798      	blx	r3
					break;
   12efe:	f000 fd33 	bl	13968 <main+0x2fd0>
   12f02:	46c0      	nop			; (mov r8, r8)
   12f04:	200003dc 	.word	0x200003dc
   12f08:	00014639 	.word	0x00014639
   12f0c:	200000d4 	.word	0x200000d4
   12f10:	00017041 	.word	0x00017041
   12f14:	00015b51 	.word	0x00015b51
   12f18:	4107ffe8 	.word	0x4107ffe8
   12f1c:	000163b9 	.word	0x000163b9
   12f20:	00016ee5 	.word	0x00016ee5
   12f24:	0001458d 	.word	0x0001458d
   12f28:	0000ffff 	.word	0x0000ffff
   12f2c:	20000328 	.word	0x20000328
   12f30:	000143c1 	.word	0x000143c1
   12f34:	20000326 	.word	0x20000326
   12f38:	00014675 	.word	0x00014675
   12f3c:	200000d8 	.word	0x200000d8
   12f40:	000154a5 	.word	0x000154a5
   12f44:	200003f4 	.word	0x200003f4
   12f48:	00014e4d 	.word	0x00014e4d
   12f4c:	000146dd 	.word	0x000146dd
   12f50:	2000032c 	.word	0x2000032c
   12f54:	2000032e 	.word	0x2000032e
   12f58:	20000314 	.word	0x20000314
   12f5c:	0000b405 	.word	0x0000b405
   12f60:	00017289 	.word	0x00017289
				}
				case COLOR_PITCH_RATE:
				{
					if(gxKalman < 0)
   12f64:	4bba      	ldr	r3, [pc, #744]	; (13250 <main+0x28b8>)
   12f66:	681a      	ldr	r2, [r3, #0]
   12f68:	4bba      	ldr	r3, [pc, #744]	; (13254 <main+0x28bc>)
   12f6a:	2100      	movs	r1, #0
   12f6c:	1c10      	adds	r0, r2, #0
   12f6e:	4798      	blx	r3
   12f70:	1e03      	subs	r3, r0, #0
   12f72:	d02a      	beq.n	12fca <main+0x2632>
					cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_min) * gxKalman) % 0x0FFFF;
   12f74:	4bb8      	ldr	r3, [pc, #736]	; (13258 <main+0x28c0>)
   12f76:	681a      	ldr	r2, [r3, #0]
   12f78:	4bb8      	ldr	r3, [pc, #736]	; (1325c <main+0x28c4>)
   12f7a:	1c10      	adds	r0, r2, #0
   12f7c:	4798      	blx	r3
   12f7e:	0002      	movs	r2, r0
   12f80:	000b      	movs	r3, r1
   12f82:	4cb7      	ldr	r4, [pc, #732]	; (13260 <main+0x28c8>)
   12f84:	2000      	movs	r0, #0
   12f86:	49b7      	ldr	r1, [pc, #732]	; (13264 <main+0x28cc>)
   12f88:	47a0      	blx	r4
   12f8a:	0003      	movs	r3, r0
   12f8c:	000c      	movs	r4, r1
   12f8e:	001d      	movs	r5, r3
   12f90:	0026      	movs	r6, r4
   12f92:	4baf      	ldr	r3, [pc, #700]	; (13250 <main+0x28b8>)
   12f94:	681a      	ldr	r2, [r3, #0]
   12f96:	4bb1      	ldr	r3, [pc, #708]	; (1325c <main+0x28c4>)
   12f98:	1c10      	adds	r0, r2, #0
   12f9a:	4798      	blx	r3
   12f9c:	0002      	movs	r2, r0
   12f9e:	000b      	movs	r3, r1
   12fa0:	4cb1      	ldr	r4, [pc, #708]	; (13268 <main+0x28d0>)
   12fa2:	0028      	movs	r0, r5
   12fa4:	0031      	movs	r1, r6
   12fa6:	47a0      	blx	r4
   12fa8:	0003      	movs	r3, r0
   12faa:	000c      	movs	r4, r1
   12fac:	0019      	movs	r1, r3
   12fae:	0022      	movs	r2, r4
   12fb0:	4bae      	ldr	r3, [pc, #696]	; (1326c <main+0x28d4>)
   12fb2:	0008      	movs	r0, r1
   12fb4:	0011      	movs	r1, r2
   12fb6:	4798      	blx	r3
   12fb8:	0002      	movs	r2, r0
   12fba:	4bad      	ldr	r3, [pc, #692]	; (13270 <main+0x28d8>)
   12fbc:	49ad      	ldr	r1, [pc, #692]	; (13274 <main+0x28dc>)
   12fbe:	0010      	movs	r0, r2
   12fc0:	4798      	blx	r3
   12fc2:	000b      	movs	r3, r1
   12fc4:	001a      	movs	r2, r3
   12fc6:	4bac      	ldr	r3, [pc, #688]	; (13278 <main+0x28e0>)
   12fc8:	601a      	str	r2, [r3, #0]
					cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_min) * gxKalman) / 0x0FFFF;
   12fca:	4ba3      	ldr	r3, [pc, #652]	; (13258 <main+0x28c0>)
   12fcc:	681a      	ldr	r2, [r3, #0]
   12fce:	4ba3      	ldr	r3, [pc, #652]	; (1325c <main+0x28c4>)
   12fd0:	1c10      	adds	r0, r2, #0
   12fd2:	4798      	blx	r3
   12fd4:	0002      	movs	r2, r0
   12fd6:	000b      	movs	r3, r1
   12fd8:	4ca1      	ldr	r4, [pc, #644]	; (13260 <main+0x28c8>)
   12fda:	2000      	movs	r0, #0
   12fdc:	49a1      	ldr	r1, [pc, #644]	; (13264 <main+0x28cc>)
   12fde:	47a0      	blx	r4
   12fe0:	0003      	movs	r3, r0
   12fe2:	000c      	movs	r4, r1
   12fe4:	001d      	movs	r5, r3
   12fe6:	0026      	movs	r6, r4
   12fe8:	4b99      	ldr	r3, [pc, #612]	; (13250 <main+0x28b8>)
   12fea:	681a      	ldr	r2, [r3, #0]
   12fec:	4b9b      	ldr	r3, [pc, #620]	; (1325c <main+0x28c4>)
   12fee:	1c10      	adds	r0, r2, #0
   12ff0:	4798      	blx	r3
   12ff2:	0002      	movs	r2, r0
   12ff4:	000b      	movs	r3, r1
   12ff6:	4c9c      	ldr	r4, [pc, #624]	; (13268 <main+0x28d0>)
   12ff8:	0028      	movs	r0, r5
   12ffa:	0031      	movs	r1, r6
   12ffc:	47a0      	blx	r4
   12ffe:	0003      	movs	r3, r0
   13000:	000c      	movs	r4, r1
   13002:	0019      	movs	r1, r3
   13004:	0022      	movs	r2, r4
   13006:	4b99      	ldr	r3, [pc, #612]	; (1326c <main+0x28d4>)
   13008:	0008      	movs	r0, r1
   1300a:	0011      	movs	r1, r2
   1300c:	4798      	blx	r3
   1300e:	0002      	movs	r2, r0
   13010:	4b9a      	ldr	r3, [pc, #616]	; (1327c <main+0x28e4>)
   13012:	4998      	ldr	r1, [pc, #608]	; (13274 <main+0x28dc>)
   13014:	0010      	movs	r0, r2
   13016:	4798      	blx	r3
   13018:	0003      	movs	r3, r0
   1301a:	b2da      	uxtb	r2, r3
   1301c:	4b98      	ldr	r3, [pc, #608]	; (13280 <main+0x28e8>)
   1301e:	701a      	strb	r2, [r3, #0]
					if(gxKalman >= 0){
   13020:	4b8b      	ldr	r3, [pc, #556]	; (13250 <main+0x28b8>)
   13022:	681a      	ldr	r2, [r3, #0]
   13024:	4b97      	ldr	r3, [pc, #604]	; (13284 <main+0x28ec>)
   13026:	2100      	movs	r1, #0
   13028:	1c10      	adds	r0, r2, #0
   1302a:	4798      	blx	r3
   1302c:	1e03      	subs	r3, r0, #0
   1302e:	d055      	beq.n	130dc <main+0x2744>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_max) * gxKalman) % 0x0FFFF;
   13030:	4b95      	ldr	r3, [pc, #596]	; (13288 <main+0x28f0>)
   13032:	681a      	ldr	r2, [r3, #0]
   13034:	4b89      	ldr	r3, [pc, #548]	; (1325c <main+0x28c4>)
   13036:	1c10      	adds	r0, r2, #0
   13038:	4798      	blx	r3
   1303a:	0002      	movs	r2, r0
   1303c:	000b      	movs	r3, r1
   1303e:	4c88      	ldr	r4, [pc, #544]	; (13260 <main+0x28c8>)
   13040:	2000      	movs	r0, #0
   13042:	4988      	ldr	r1, [pc, #544]	; (13264 <main+0x28cc>)
   13044:	47a0      	blx	r4
   13046:	0003      	movs	r3, r0
   13048:	000c      	movs	r4, r1
   1304a:	001d      	movs	r5, r3
   1304c:	0026      	movs	r6, r4
   1304e:	4b80      	ldr	r3, [pc, #512]	; (13250 <main+0x28b8>)
   13050:	681a      	ldr	r2, [r3, #0]
   13052:	4b82      	ldr	r3, [pc, #520]	; (1325c <main+0x28c4>)
   13054:	1c10      	adds	r0, r2, #0
   13056:	4798      	blx	r3
   13058:	0002      	movs	r2, r0
   1305a:	000b      	movs	r3, r1
   1305c:	4c82      	ldr	r4, [pc, #520]	; (13268 <main+0x28d0>)
   1305e:	0028      	movs	r0, r5
   13060:	0031      	movs	r1, r6
   13062:	47a0      	blx	r4
   13064:	0003      	movs	r3, r0
   13066:	000c      	movs	r4, r1
   13068:	0019      	movs	r1, r3
   1306a:	0022      	movs	r2, r4
   1306c:	4b7f      	ldr	r3, [pc, #508]	; (1326c <main+0x28d4>)
   1306e:	0008      	movs	r0, r1
   13070:	0011      	movs	r1, r2
   13072:	4798      	blx	r3
   13074:	0002      	movs	r2, r0
   13076:	4b7e      	ldr	r3, [pc, #504]	; (13270 <main+0x28d8>)
   13078:	497e      	ldr	r1, [pc, #504]	; (13274 <main+0x28dc>)
   1307a:	0010      	movs	r0, r2
   1307c:	4798      	blx	r3
   1307e:	000b      	movs	r3, r1
   13080:	001a      	movs	r2, r3
   13082:	4b7d      	ldr	r3, [pc, #500]	; (13278 <main+0x28e0>)
   13084:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_max) * gxKalman) / 0x0FFFF;
   13086:	4b80      	ldr	r3, [pc, #512]	; (13288 <main+0x28f0>)
   13088:	681a      	ldr	r2, [r3, #0]
   1308a:	4b74      	ldr	r3, [pc, #464]	; (1325c <main+0x28c4>)
   1308c:	1c10      	adds	r0, r2, #0
   1308e:	4798      	blx	r3
   13090:	0002      	movs	r2, r0
   13092:	000b      	movs	r3, r1
   13094:	4c72      	ldr	r4, [pc, #456]	; (13260 <main+0x28c8>)
   13096:	2000      	movs	r0, #0
   13098:	4972      	ldr	r1, [pc, #456]	; (13264 <main+0x28cc>)
   1309a:	47a0      	blx	r4
   1309c:	0003      	movs	r3, r0
   1309e:	000c      	movs	r4, r1
   130a0:	001d      	movs	r5, r3
   130a2:	0026      	movs	r6, r4
   130a4:	4b6a      	ldr	r3, [pc, #424]	; (13250 <main+0x28b8>)
   130a6:	681a      	ldr	r2, [r3, #0]
   130a8:	4b6c      	ldr	r3, [pc, #432]	; (1325c <main+0x28c4>)
   130aa:	1c10      	adds	r0, r2, #0
   130ac:	4798      	blx	r3
   130ae:	0002      	movs	r2, r0
   130b0:	000b      	movs	r3, r1
   130b2:	4c6d      	ldr	r4, [pc, #436]	; (13268 <main+0x28d0>)
   130b4:	0028      	movs	r0, r5
   130b6:	0031      	movs	r1, r6
   130b8:	47a0      	blx	r4
   130ba:	0003      	movs	r3, r0
   130bc:	000c      	movs	r4, r1
   130be:	0019      	movs	r1, r3
   130c0:	0022      	movs	r2, r4
   130c2:	4b6a      	ldr	r3, [pc, #424]	; (1326c <main+0x28d4>)
   130c4:	0008      	movs	r0, r1
   130c6:	0011      	movs	r1, r2
   130c8:	4798      	blx	r3
   130ca:	0002      	movs	r2, r0
   130cc:	4b6b      	ldr	r3, [pc, #428]	; (1327c <main+0x28e4>)
   130ce:	4969      	ldr	r1, [pc, #420]	; (13274 <main+0x28dc>)
   130d0:	0010      	movs	r0, r2
   130d2:	4798      	blx	r3
   130d4:	0003      	movs	r3, r0
   130d6:	b2da      	uxtb	r2, r3
   130d8:	4b69      	ldr	r3, [pc, #420]	; (13280 <main+0x28e8>)
   130da:	701a      	strb	r2, [r3, #0]
					}
					
					upColor = cycle_index * output_brightness;
   130dc:	4b66      	ldr	r3, [pc, #408]	; (13278 <main+0x28e0>)
   130de:	681a      	ldr	r2, [r3, #0]
   130e0:	4b6a      	ldr	r3, [pc, #424]	; (1328c <main+0x28f4>)
   130e2:	0010      	movs	r0, r2
   130e4:	4798      	blx	r3
   130e6:	4b6a      	ldr	r3, [pc, #424]	; (13290 <main+0x28f8>)
   130e8:	681a      	ldr	r2, [r3, #0]
   130ea:	4b6a      	ldr	r3, [pc, #424]	; (13294 <main+0x28fc>)
   130ec:	1c11      	adds	r1, r2, #0
   130ee:	4798      	blx	r3
   130f0:	1c03      	adds	r3, r0, #0
   130f2:	1c1a      	adds	r2, r3, #0
   130f4:	4b68      	ldr	r3, [pc, #416]	; (13298 <main+0x2900>)
   130f6:	1c10      	adds	r0, r2, #0
   130f8:	4798      	blx	r3
   130fa:	0003      	movs	r3, r0
   130fc:	b29a      	uxth	r2, r3
   130fe:	4b67      	ldr	r3, [pc, #412]	; (1329c <main+0x2904>)
   13100:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   13102:	4b5d      	ldr	r3, [pc, #372]	; (13278 <main+0x28e0>)
   13104:	681b      	ldr	r3, [r3, #0]
   13106:	4a5b      	ldr	r2, [pc, #364]	; (13274 <main+0x28dc>)
   13108:	1ad2      	subs	r2, r2, r3
   1310a:	4b60      	ldr	r3, [pc, #384]	; (1328c <main+0x28f4>)
   1310c:	0010      	movs	r0, r2
   1310e:	4798      	blx	r3
   13110:	4b5f      	ldr	r3, [pc, #380]	; (13290 <main+0x28f8>)
   13112:	681a      	ldr	r2, [r3, #0]
   13114:	4b5f      	ldr	r3, [pc, #380]	; (13294 <main+0x28fc>)
   13116:	1c11      	adds	r1, r2, #0
   13118:	4798      	blx	r3
   1311a:	1c03      	adds	r3, r0, #0
   1311c:	1c1a      	adds	r2, r3, #0
   1311e:	4b5e      	ldr	r3, [pc, #376]	; (13298 <main+0x2900>)
   13120:	1c10      	adds	r0, r2, #0
   13122:	4798      	blx	r3
   13124:	0003      	movs	r3, r0
   13126:	b29a      	uxth	r2, r3
   13128:	4b5d      	ldr	r3, [pc, #372]	; (132a0 <main+0x2908>)
   1312a:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   1312c:	4b5b      	ldr	r3, [pc, #364]	; (1329c <main+0x2904>)
   1312e:	8819      	ldrh	r1, [r3, #0]
   13130:	4b5b      	ldr	r3, [pc, #364]	; (132a0 <main+0x2908>)
   13132:	881a      	ldrh	r2, [r3, #0]
   13134:	4b52      	ldr	r3, [pc, #328]	; (13280 <main+0x28e8>)
   13136:	781b      	ldrb	r3, [r3, #0]
   13138:	4d5a      	ldr	r5, [pc, #360]	; (132a4 <main+0x290c>)
   1313a:	0038      	movs	r0, r7
   1313c:	4c5a      	ldr	r4, [pc, #360]	; (132a8 <main+0x2910>)
   1313e:	47a0      	blx	r4
   13140:	003b      	movs	r3, r7
   13142:	0028      	movs	r0, r5
   13144:	0019      	movs	r1, r3
   13146:	230c      	movs	r3, #12
   13148:	001a      	movs	r2, r3
   1314a:	4b58      	ldr	r3, [pc, #352]	; (132ac <main+0x2914>)
   1314c:	4798      	blx	r3
					break;
   1314e:	f000 fc0b 	bl	13968 <main+0x2fd0>
				}
				case COLOR_THROTTLE:
				{
					float temp_y = remote_y - 43;
   13152:	4b57      	ldr	r3, [pc, #348]	; (132b0 <main+0x2918>)
   13154:	781b      	ldrb	r3, [r3, #0]
   13156:	3b2b      	subs	r3, #43	; 0x2b
   13158:	001a      	movs	r2, r3
   1315a:	4b56      	ldr	r3, [pc, #344]	; (132b4 <main+0x291c>)
   1315c:	0010      	movs	r0, r2
   1315e:	4798      	blx	r3
   13160:	1c03      	adds	r3, r0, #0
   13162:	627b      	str	r3, [r7, #36]	; 0x24

					if(temp_y < 0 )
   13164:	4b3b      	ldr	r3, [pc, #236]	; (13254 <main+0x28bc>)
   13166:	2100      	movs	r1, #0
   13168:	6a78      	ldr	r0, [r7, #36]	; 0x24
   1316a:	4798      	blx	r3
   1316c:	1e03      	subs	r3, r0, #0
   1316e:	d005      	beq.n	1317c <main+0x27e4>
						temp_y = 255+temp_y;
   13170:	4b51      	ldr	r3, [pc, #324]	; (132b8 <main+0x2920>)
   13172:	4952      	ldr	r1, [pc, #328]	; (132bc <main+0x2924>)
   13174:	6a78      	ldr	r0, [r7, #36]	; 0x24
   13176:	4798      	blx	r3
   13178:	1c03      	adds	r3, r0, #0
   1317a:	627b      	str	r3, [r7, #36]	; 0x24
					cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 255.0) * temp_y) % 0x0FFFF;
   1317c:	4b37      	ldr	r3, [pc, #220]	; (1325c <main+0x28c4>)
   1317e:	6a78      	ldr	r0, [r7, #36]	; 0x24
   13180:	4798      	blx	r3
   13182:	4c39      	ldr	r4, [pc, #228]	; (13268 <main+0x28d0>)
   13184:	2200      	movs	r2, #0
   13186:	4b4e      	ldr	r3, [pc, #312]	; (132c0 <main+0x2928>)
   13188:	47a0      	blx	r4
   1318a:	0003      	movs	r3, r0
   1318c:	000c      	movs	r4, r1
   1318e:	0019      	movs	r1, r3
   13190:	0022      	movs	r2, r4
   13192:	4b36      	ldr	r3, [pc, #216]	; (1326c <main+0x28d4>)
   13194:	0008      	movs	r0, r1
   13196:	0011      	movs	r1, r2
   13198:	4798      	blx	r3
   1319a:	0002      	movs	r2, r0
   1319c:	4b34      	ldr	r3, [pc, #208]	; (13270 <main+0x28d8>)
   1319e:	4935      	ldr	r1, [pc, #212]	; (13274 <main+0x28dc>)
   131a0:	0010      	movs	r0, r2
   131a2:	4798      	blx	r3
   131a4:	000b      	movs	r3, r1
   131a6:	001a      	movs	r2, r3
   131a8:	4b33      	ldr	r3, [pc, #204]	; (13278 <main+0x28e0>)
   131aa:	601a      	str	r2, [r3, #0]
					cycle = (int)(((((float)0x0FFFF) * 3.0) / 255.0) * temp_y) / 0x0FFFF;
   131ac:	4b2b      	ldr	r3, [pc, #172]	; (1325c <main+0x28c4>)
   131ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
   131b0:	4798      	blx	r3
   131b2:	4c2d      	ldr	r4, [pc, #180]	; (13268 <main+0x28d0>)
   131b4:	2200      	movs	r2, #0
   131b6:	4b42      	ldr	r3, [pc, #264]	; (132c0 <main+0x2928>)
   131b8:	47a0      	blx	r4
   131ba:	0003      	movs	r3, r0
   131bc:	000c      	movs	r4, r1
   131be:	0019      	movs	r1, r3
   131c0:	0022      	movs	r2, r4
   131c2:	4b2a      	ldr	r3, [pc, #168]	; (1326c <main+0x28d4>)
   131c4:	0008      	movs	r0, r1
   131c6:	0011      	movs	r1, r2
   131c8:	4798      	blx	r3
   131ca:	0002      	movs	r2, r0
   131cc:	4b2b      	ldr	r3, [pc, #172]	; (1327c <main+0x28e4>)
   131ce:	4929      	ldr	r1, [pc, #164]	; (13274 <main+0x28dc>)
   131d0:	0010      	movs	r0, r2
   131d2:	4798      	blx	r3
   131d4:	0003      	movs	r3, r0
   131d6:	b2da      	uxtb	r2, r3
   131d8:	4b29      	ldr	r3, [pc, #164]	; (13280 <main+0x28e8>)
   131da:	701a      	strb	r2, [r3, #0]
					upColor = cycle_index * output_brightness;
   131dc:	4b26      	ldr	r3, [pc, #152]	; (13278 <main+0x28e0>)
   131de:	681a      	ldr	r2, [r3, #0]
   131e0:	4b2a      	ldr	r3, [pc, #168]	; (1328c <main+0x28f4>)
   131e2:	0010      	movs	r0, r2
   131e4:	4798      	blx	r3
   131e6:	4b2a      	ldr	r3, [pc, #168]	; (13290 <main+0x28f8>)
   131e8:	681a      	ldr	r2, [r3, #0]
   131ea:	4b2a      	ldr	r3, [pc, #168]	; (13294 <main+0x28fc>)
   131ec:	1c11      	adds	r1, r2, #0
   131ee:	4798      	blx	r3
   131f0:	1c03      	adds	r3, r0, #0
   131f2:	1c1a      	adds	r2, r3, #0
   131f4:	4b28      	ldr	r3, [pc, #160]	; (13298 <main+0x2900>)
   131f6:	1c10      	adds	r0, r2, #0
   131f8:	4798      	blx	r3
   131fa:	0003      	movs	r3, r0
   131fc:	b29a      	uxth	r2, r3
   131fe:	4b27      	ldr	r3, [pc, #156]	; (1329c <main+0x2904>)
   13200:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   13202:	4b1d      	ldr	r3, [pc, #116]	; (13278 <main+0x28e0>)
   13204:	681b      	ldr	r3, [r3, #0]
   13206:	4a1b      	ldr	r2, [pc, #108]	; (13274 <main+0x28dc>)
   13208:	1ad2      	subs	r2, r2, r3
   1320a:	4b20      	ldr	r3, [pc, #128]	; (1328c <main+0x28f4>)
   1320c:	0010      	movs	r0, r2
   1320e:	4798      	blx	r3
   13210:	4b1f      	ldr	r3, [pc, #124]	; (13290 <main+0x28f8>)
   13212:	681a      	ldr	r2, [r3, #0]
   13214:	4b1f      	ldr	r3, [pc, #124]	; (13294 <main+0x28fc>)
   13216:	1c11      	adds	r1, r2, #0
   13218:	4798      	blx	r3
   1321a:	1c03      	adds	r3, r0, #0
   1321c:	1c1a      	adds	r2, r3, #0
   1321e:	4b1e      	ldr	r3, [pc, #120]	; (13298 <main+0x2900>)
   13220:	1c10      	adds	r0, r2, #0
   13222:	4798      	blx	r3
   13224:	0003      	movs	r3, r0
   13226:	b29a      	uxth	r2, r3
   13228:	4b1d      	ldr	r3, [pc, #116]	; (132a0 <main+0x2908>)
   1322a:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   1322c:	4b1b      	ldr	r3, [pc, #108]	; (1329c <main+0x2904>)
   1322e:	8819      	ldrh	r1, [r3, #0]
   13230:	4b1b      	ldr	r3, [pc, #108]	; (132a0 <main+0x2908>)
   13232:	881a      	ldrh	r2, [r3, #0]
   13234:	4b12      	ldr	r3, [pc, #72]	; (13280 <main+0x28e8>)
   13236:	781b      	ldrb	r3, [r3, #0]
   13238:	4d1a      	ldr	r5, [pc, #104]	; (132a4 <main+0x290c>)
   1323a:	0038      	movs	r0, r7
   1323c:	4c1a      	ldr	r4, [pc, #104]	; (132a8 <main+0x2910>)
   1323e:	47a0      	blx	r4
   13240:	003b      	movs	r3, r7
   13242:	0028      	movs	r0, r5
   13244:	0019      	movs	r1, r3
   13246:	230c      	movs	r3, #12
   13248:	001a      	movs	r2, r3
   1324a:	4b18      	ldr	r3, [pc, #96]	; (132ac <main+0x2914>)
   1324c:	4798      	blx	r3

					break;
   1324e:	e38b      	b.n	13968 <main+0x2fd0>
   13250:	200003d8 	.word	0x200003d8
   13254:	00014639 	.word	0x00014639
   13258:	200000cc 	.word	0x200000cc
   1325c:	00017041 	.word	0x00017041
   13260:	00015b51 	.word	0x00015b51
   13264:	4107ffe8 	.word	0x4107ffe8
   13268:	000163b9 	.word	0x000163b9
   1326c:	00016ee5 	.word	0x00016ee5
   13270:	0001458d 	.word	0x0001458d
   13274:	0000ffff 	.word	0x0000ffff
   13278:	20000328 	.word	0x20000328
   1327c:	000143c1 	.word	0x000143c1
   13280:	20000326 	.word	0x20000326
   13284:	00014675 	.word	0x00014675
   13288:	200000d0 	.word	0x200000d0
   1328c:	000154a5 	.word	0x000154a5
   13290:	200003f4 	.word	0x200003f4
   13294:	00014e4d 	.word	0x00014e4d
   13298:	000146dd 	.word	0x000146dd
   1329c:	2000032c 	.word	0x2000032c
   132a0:	2000032e 	.word	0x2000032e
   132a4:	20000314 	.word	0x20000314
   132a8:	0000b405 	.word	0x0000b405
   132ac:	00017289 	.word	0x00017289
   132b0:	2000030a 	.word	0x2000030a
   132b4:	00015405 	.word	0x00015405
   132b8:	00014749 	.word	0x00014749
   132bc:	437f0000 	.word	0x437f0000
   132c0:	40881800 	.word	0x40881800
				}
				case COLOR_RPM:	
				{				
					cycle_index = (int)(((((float)0x0FFFF) * 3.0) / (float)mcconf_limits.max_erpm) * (float)latest_vesc_vals.rpm) % 0x0FFFF;
   132c4:	4bd5      	ldr	r3, [pc, #852]	; (1361c <main+0x2c84>)
   132c6:	699a      	ldr	r2, [r3, #24]
   132c8:	4bd5      	ldr	r3, [pc, #852]	; (13620 <main+0x2c88>)
   132ca:	0010      	movs	r0, r2
   132cc:	4798      	blx	r3
   132ce:	1c02      	adds	r2, r0, #0
   132d0:	4bd4      	ldr	r3, [pc, #848]	; (13624 <main+0x2c8c>)
   132d2:	1c10      	adds	r0, r2, #0
   132d4:	4798      	blx	r3
   132d6:	0002      	movs	r2, r0
   132d8:	000b      	movs	r3, r1
   132da:	4cd3      	ldr	r4, [pc, #844]	; (13628 <main+0x2c90>)
   132dc:	2000      	movs	r0, #0
   132de:	49d3      	ldr	r1, [pc, #844]	; (1362c <main+0x2c94>)
   132e0:	47a0      	blx	r4
   132e2:	0003      	movs	r3, r0
   132e4:	000c      	movs	r4, r1
   132e6:	001d      	movs	r5, r3
   132e8:	0026      	movs	r6, r4
   132ea:	4bd1      	ldr	r3, [pc, #836]	; (13630 <main+0x2c98>)
   132ec:	691a      	ldr	r2, [r3, #16]
   132ee:	4bcc      	ldr	r3, [pc, #816]	; (13620 <main+0x2c88>)
   132f0:	0010      	movs	r0, r2
   132f2:	4798      	blx	r3
   132f4:	1c02      	adds	r2, r0, #0
   132f6:	4bcb      	ldr	r3, [pc, #812]	; (13624 <main+0x2c8c>)
   132f8:	1c10      	adds	r0, r2, #0
   132fa:	4798      	blx	r3
   132fc:	0002      	movs	r2, r0
   132fe:	000b      	movs	r3, r1
   13300:	4ccc      	ldr	r4, [pc, #816]	; (13634 <main+0x2c9c>)
   13302:	0028      	movs	r0, r5
   13304:	0031      	movs	r1, r6
   13306:	47a0      	blx	r4
   13308:	0003      	movs	r3, r0
   1330a:	000c      	movs	r4, r1
   1330c:	0019      	movs	r1, r3
   1330e:	0022      	movs	r2, r4
   13310:	4bc9      	ldr	r3, [pc, #804]	; (13638 <main+0x2ca0>)
   13312:	0008      	movs	r0, r1
   13314:	0011      	movs	r1, r2
   13316:	4798      	blx	r3
   13318:	0002      	movs	r2, r0
   1331a:	4bc8      	ldr	r3, [pc, #800]	; (1363c <main+0x2ca4>)
   1331c:	49c8      	ldr	r1, [pc, #800]	; (13640 <main+0x2ca8>)
   1331e:	0010      	movs	r0, r2
   13320:	4798      	blx	r3
   13322:	000b      	movs	r3, r1
   13324:	001a      	movs	r2, r3
   13326:	4bc7      	ldr	r3, [pc, #796]	; (13644 <main+0x2cac>)
   13328:	601a      	str	r2, [r3, #0]
					cycle = (int)(((((float)0x0FFFF) * 3.0) / (float)mcconf_limits.max_erpm) * (float)latest_vesc_vals.rpm) / 0x0FFFF;
   1332a:	4bbc      	ldr	r3, [pc, #752]	; (1361c <main+0x2c84>)
   1332c:	699a      	ldr	r2, [r3, #24]
   1332e:	4bbc      	ldr	r3, [pc, #752]	; (13620 <main+0x2c88>)
   13330:	0010      	movs	r0, r2
   13332:	4798      	blx	r3
   13334:	1c02      	adds	r2, r0, #0
   13336:	4bbb      	ldr	r3, [pc, #748]	; (13624 <main+0x2c8c>)
   13338:	1c10      	adds	r0, r2, #0
   1333a:	4798      	blx	r3
   1333c:	0002      	movs	r2, r0
   1333e:	000b      	movs	r3, r1
   13340:	4cb9      	ldr	r4, [pc, #740]	; (13628 <main+0x2c90>)
   13342:	2000      	movs	r0, #0
   13344:	49b9      	ldr	r1, [pc, #740]	; (1362c <main+0x2c94>)
   13346:	47a0      	blx	r4
   13348:	0003      	movs	r3, r0
   1334a:	000c      	movs	r4, r1
   1334c:	001d      	movs	r5, r3
   1334e:	0026      	movs	r6, r4
   13350:	4bb7      	ldr	r3, [pc, #732]	; (13630 <main+0x2c98>)
   13352:	691a      	ldr	r2, [r3, #16]
   13354:	4bb2      	ldr	r3, [pc, #712]	; (13620 <main+0x2c88>)
   13356:	0010      	movs	r0, r2
   13358:	4798      	blx	r3
   1335a:	1c02      	adds	r2, r0, #0
   1335c:	4bb1      	ldr	r3, [pc, #708]	; (13624 <main+0x2c8c>)
   1335e:	1c10      	adds	r0, r2, #0
   13360:	4798      	blx	r3
   13362:	0002      	movs	r2, r0
   13364:	000b      	movs	r3, r1
   13366:	4cb3      	ldr	r4, [pc, #716]	; (13634 <main+0x2c9c>)
   13368:	0028      	movs	r0, r5
   1336a:	0031      	movs	r1, r6
   1336c:	47a0      	blx	r4
   1336e:	0003      	movs	r3, r0
   13370:	000c      	movs	r4, r1
   13372:	0019      	movs	r1, r3
   13374:	0022      	movs	r2, r4
   13376:	4bb0      	ldr	r3, [pc, #704]	; (13638 <main+0x2ca0>)
   13378:	0008      	movs	r0, r1
   1337a:	0011      	movs	r1, r2
   1337c:	4798      	blx	r3
   1337e:	0002      	movs	r2, r0
   13380:	4bb1      	ldr	r3, [pc, #708]	; (13648 <main+0x2cb0>)
   13382:	49af      	ldr	r1, [pc, #700]	; (13640 <main+0x2ca8>)
   13384:	0010      	movs	r0, r2
   13386:	4798      	blx	r3
   13388:	0003      	movs	r3, r0
   1338a:	b2da      	uxtb	r2, r3
   1338c:	4baf      	ldr	r3, [pc, #700]	; (1364c <main+0x2cb4>)
   1338e:	701a      	strb	r2, [r3, #0]
					upColor = cycle_index * output_brightness;
   13390:	4bac      	ldr	r3, [pc, #688]	; (13644 <main+0x2cac>)
   13392:	681a      	ldr	r2, [r3, #0]
   13394:	4bae      	ldr	r3, [pc, #696]	; (13650 <main+0x2cb8>)
   13396:	0010      	movs	r0, r2
   13398:	4798      	blx	r3
   1339a:	4bae      	ldr	r3, [pc, #696]	; (13654 <main+0x2cbc>)
   1339c:	681a      	ldr	r2, [r3, #0]
   1339e:	4bae      	ldr	r3, [pc, #696]	; (13658 <main+0x2cc0>)
   133a0:	1c11      	adds	r1, r2, #0
   133a2:	4798      	blx	r3
   133a4:	1c03      	adds	r3, r0, #0
   133a6:	1c1a      	adds	r2, r3, #0
   133a8:	4bac      	ldr	r3, [pc, #688]	; (1365c <main+0x2cc4>)
   133aa:	1c10      	adds	r0, r2, #0
   133ac:	4798      	blx	r3
   133ae:	0003      	movs	r3, r0
   133b0:	b29a      	uxth	r2, r3
   133b2:	4bab      	ldr	r3, [pc, #684]	; (13660 <main+0x2cc8>)
   133b4:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   133b6:	4ba3      	ldr	r3, [pc, #652]	; (13644 <main+0x2cac>)
   133b8:	681b      	ldr	r3, [r3, #0]
   133ba:	4aa1      	ldr	r2, [pc, #644]	; (13640 <main+0x2ca8>)
   133bc:	1ad2      	subs	r2, r2, r3
   133be:	4ba4      	ldr	r3, [pc, #656]	; (13650 <main+0x2cb8>)
   133c0:	0010      	movs	r0, r2
   133c2:	4798      	blx	r3
   133c4:	4ba3      	ldr	r3, [pc, #652]	; (13654 <main+0x2cbc>)
   133c6:	681a      	ldr	r2, [r3, #0]
   133c8:	4ba3      	ldr	r3, [pc, #652]	; (13658 <main+0x2cc0>)
   133ca:	1c11      	adds	r1, r2, #0
   133cc:	4798      	blx	r3
   133ce:	1c03      	adds	r3, r0, #0
   133d0:	1c1a      	adds	r2, r3, #0
   133d2:	4ba2      	ldr	r3, [pc, #648]	; (1365c <main+0x2cc4>)
   133d4:	1c10      	adds	r0, r2, #0
   133d6:	4798      	blx	r3
   133d8:	0003      	movs	r3, r0
   133da:	b29a      	uxth	r2, r3
   133dc:	4ba1      	ldr	r3, [pc, #644]	; (13664 <main+0x2ccc>)
   133de:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   133e0:	4b9f      	ldr	r3, [pc, #636]	; (13660 <main+0x2cc8>)
   133e2:	8819      	ldrh	r1, [r3, #0]
   133e4:	4b9f      	ldr	r3, [pc, #636]	; (13664 <main+0x2ccc>)
   133e6:	881a      	ldrh	r2, [r3, #0]
   133e8:	4b98      	ldr	r3, [pc, #608]	; (1364c <main+0x2cb4>)
   133ea:	781b      	ldrb	r3, [r3, #0]
   133ec:	4d9e      	ldr	r5, [pc, #632]	; (13668 <main+0x2cd0>)
   133ee:	0038      	movs	r0, r7
   133f0:	4c9e      	ldr	r4, [pc, #632]	; (1366c <main+0x2cd4>)
   133f2:	47a0      	blx	r4
   133f4:	003b      	movs	r3, r7
   133f6:	0028      	movs	r0, r5
   133f8:	0019      	movs	r1, r3
   133fa:	230c      	movs	r3, #12
   133fc:	001a      	movs	r2, r3
   133fe:	4b9c      	ldr	r3, [pc, #624]	; (13670 <main+0x2cd8>)
   13400:	4798      	blx	r3
					break;
   13402:	e2b1      	b.n	13968 <main+0x2fd0>
				}
				case COLOR_X_ACCEL:
				{
					if(axKalman < 0){
   13404:	4b9b      	ldr	r3, [pc, #620]	; (13674 <main+0x2cdc>)
   13406:	681a      	ldr	r2, [r3, #0]
   13408:	4b9b      	ldr	r3, [pc, #620]	; (13678 <main+0x2ce0>)
   1340a:	2100      	movs	r1, #0
   1340c:	1c10      	adds	r0, r2, #0
   1340e:	4798      	blx	r3
   13410:	1e03      	subs	r3, r0, #0
   13412:	d040      	beq.n	13496 <main+0x2afe>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) % 0x0FFFF;
   13414:	4b97      	ldr	r3, [pc, #604]	; (13674 <main+0x2cdc>)
   13416:	681a      	ldr	r2, [r3, #0]
   13418:	4b98      	ldr	r3, [pc, #608]	; (1367c <main+0x2ce4>)
   1341a:	4999      	ldr	r1, [pc, #612]	; (13680 <main+0x2ce8>)
   1341c:	1c10      	adds	r0, r2, #0
   1341e:	4798      	blx	r3
   13420:	1c03      	adds	r3, r0, #0
   13422:	1c1a      	adds	r2, r3, #0
   13424:	4b7f      	ldr	r3, [pc, #508]	; (13624 <main+0x2c8c>)
   13426:	1c10      	adds	r0, r2, #0
   13428:	4798      	blx	r3
   1342a:	4c82      	ldr	r4, [pc, #520]	; (13634 <main+0x2c9c>)
   1342c:	4a95      	ldr	r2, [pc, #596]	; (13684 <main+0x2cec>)
   1342e:	4b96      	ldr	r3, [pc, #600]	; (13688 <main+0x2cf0>)
   13430:	47a0      	blx	r4
   13432:	0003      	movs	r3, r0
   13434:	000c      	movs	r4, r1
   13436:	0019      	movs	r1, r3
   13438:	0022      	movs	r2, r4
   1343a:	4b7f      	ldr	r3, [pc, #508]	; (13638 <main+0x2ca0>)
   1343c:	0008      	movs	r0, r1
   1343e:	0011      	movs	r1, r2
   13440:	4798      	blx	r3
   13442:	0002      	movs	r2, r0
   13444:	4b7d      	ldr	r3, [pc, #500]	; (1363c <main+0x2ca4>)
   13446:	497e      	ldr	r1, [pc, #504]	; (13640 <main+0x2ca8>)
   13448:	0010      	movs	r0, r2
   1344a:	4798      	blx	r3
   1344c:	000b      	movs	r3, r1
   1344e:	001a      	movs	r2, r3
   13450:	4b7c      	ldr	r3, [pc, #496]	; (13644 <main+0x2cac>)
   13452:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) / 0x0FFFF;
   13454:	4b87      	ldr	r3, [pc, #540]	; (13674 <main+0x2cdc>)
   13456:	681a      	ldr	r2, [r3, #0]
   13458:	4b88      	ldr	r3, [pc, #544]	; (1367c <main+0x2ce4>)
   1345a:	4989      	ldr	r1, [pc, #548]	; (13680 <main+0x2ce8>)
   1345c:	1c10      	adds	r0, r2, #0
   1345e:	4798      	blx	r3
   13460:	1c03      	adds	r3, r0, #0
   13462:	1c1a      	adds	r2, r3, #0
   13464:	4b6f      	ldr	r3, [pc, #444]	; (13624 <main+0x2c8c>)
   13466:	1c10      	adds	r0, r2, #0
   13468:	4798      	blx	r3
   1346a:	4c72      	ldr	r4, [pc, #456]	; (13634 <main+0x2c9c>)
   1346c:	4a85      	ldr	r2, [pc, #532]	; (13684 <main+0x2cec>)
   1346e:	4b86      	ldr	r3, [pc, #536]	; (13688 <main+0x2cf0>)
   13470:	47a0      	blx	r4
   13472:	0003      	movs	r3, r0
   13474:	000c      	movs	r4, r1
   13476:	0019      	movs	r1, r3
   13478:	0022      	movs	r2, r4
   1347a:	4b6f      	ldr	r3, [pc, #444]	; (13638 <main+0x2ca0>)
   1347c:	0008      	movs	r0, r1
   1347e:	0011      	movs	r1, r2
   13480:	4798      	blx	r3
   13482:	0002      	movs	r2, r0
   13484:	4b70      	ldr	r3, [pc, #448]	; (13648 <main+0x2cb0>)
   13486:	496e      	ldr	r1, [pc, #440]	; (13640 <main+0x2ca8>)
   13488:	0010      	movs	r0, r2
   1348a:	4798      	blx	r3
   1348c:	0003      	movs	r3, r0
   1348e:	b2da      	uxtb	r2, r3
   13490:	4b6e      	ldr	r3, [pc, #440]	; (1364c <main+0x2cb4>)
   13492:	701a      	strb	r2, [r3, #0]
   13494:	e03f      	b.n	13516 <main+0x2b7e>
					} else {
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) % 0x0FFFF;
   13496:	4b77      	ldr	r3, [pc, #476]	; (13674 <main+0x2cdc>)
   13498:	681a      	ldr	r2, [r3, #0]
   1349a:	4b78      	ldr	r3, [pc, #480]	; (1367c <main+0x2ce4>)
   1349c:	4978      	ldr	r1, [pc, #480]	; (13680 <main+0x2ce8>)
   1349e:	1c10      	adds	r0, r2, #0
   134a0:	4798      	blx	r3
   134a2:	1c03      	adds	r3, r0, #0
   134a4:	1c1a      	adds	r2, r3, #0
   134a6:	4b5f      	ldr	r3, [pc, #380]	; (13624 <main+0x2c8c>)
   134a8:	1c10      	adds	r0, r2, #0
   134aa:	4798      	blx	r3
   134ac:	4c61      	ldr	r4, [pc, #388]	; (13634 <main+0x2c9c>)
   134ae:	4a75      	ldr	r2, [pc, #468]	; (13684 <main+0x2cec>)
   134b0:	4b75      	ldr	r3, [pc, #468]	; (13688 <main+0x2cf0>)
   134b2:	47a0      	blx	r4
   134b4:	0003      	movs	r3, r0
   134b6:	000c      	movs	r4, r1
   134b8:	0019      	movs	r1, r3
   134ba:	0022      	movs	r2, r4
   134bc:	4b5e      	ldr	r3, [pc, #376]	; (13638 <main+0x2ca0>)
   134be:	0008      	movs	r0, r1
   134c0:	0011      	movs	r1, r2
   134c2:	4798      	blx	r3
   134c4:	0002      	movs	r2, r0
   134c6:	4b5d      	ldr	r3, [pc, #372]	; (1363c <main+0x2ca4>)
   134c8:	495d      	ldr	r1, [pc, #372]	; (13640 <main+0x2ca8>)
   134ca:	0010      	movs	r0, r2
   134cc:	4798      	blx	r3
   134ce:	000b      	movs	r3, r1
   134d0:	001a      	movs	r2, r3
   134d2:	4b5c      	ldr	r3, [pc, #368]	; (13644 <main+0x2cac>)
   134d4:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) / 0x0FFFF;
   134d6:	4b67      	ldr	r3, [pc, #412]	; (13674 <main+0x2cdc>)
   134d8:	681a      	ldr	r2, [r3, #0]
   134da:	4b68      	ldr	r3, [pc, #416]	; (1367c <main+0x2ce4>)
   134dc:	4968      	ldr	r1, [pc, #416]	; (13680 <main+0x2ce8>)
   134de:	1c10      	adds	r0, r2, #0
   134e0:	4798      	blx	r3
   134e2:	1c03      	adds	r3, r0, #0
   134e4:	1c1a      	adds	r2, r3, #0
   134e6:	4b4f      	ldr	r3, [pc, #316]	; (13624 <main+0x2c8c>)
   134e8:	1c10      	adds	r0, r2, #0
   134ea:	4798      	blx	r3
   134ec:	4c51      	ldr	r4, [pc, #324]	; (13634 <main+0x2c9c>)
   134ee:	4a65      	ldr	r2, [pc, #404]	; (13684 <main+0x2cec>)
   134f0:	4b65      	ldr	r3, [pc, #404]	; (13688 <main+0x2cf0>)
   134f2:	47a0      	blx	r4
   134f4:	0003      	movs	r3, r0
   134f6:	000c      	movs	r4, r1
   134f8:	0019      	movs	r1, r3
   134fa:	0022      	movs	r2, r4
   134fc:	4b4e      	ldr	r3, [pc, #312]	; (13638 <main+0x2ca0>)
   134fe:	0008      	movs	r0, r1
   13500:	0011      	movs	r1, r2
   13502:	4798      	blx	r3
   13504:	0002      	movs	r2, r0
   13506:	4b50      	ldr	r3, [pc, #320]	; (13648 <main+0x2cb0>)
   13508:	494d      	ldr	r1, [pc, #308]	; (13640 <main+0x2ca8>)
   1350a:	0010      	movs	r0, r2
   1350c:	4798      	blx	r3
   1350e:	0003      	movs	r3, r0
   13510:	b2da      	uxtb	r2, r3
   13512:	4b4e      	ldr	r3, [pc, #312]	; (1364c <main+0x2cb4>)
   13514:	701a      	strb	r2, [r3, #0]
					}

					upColor = cycle_index * output_brightness;
   13516:	4b4b      	ldr	r3, [pc, #300]	; (13644 <main+0x2cac>)
   13518:	681a      	ldr	r2, [r3, #0]
   1351a:	4b4d      	ldr	r3, [pc, #308]	; (13650 <main+0x2cb8>)
   1351c:	0010      	movs	r0, r2
   1351e:	4798      	blx	r3
   13520:	4b4c      	ldr	r3, [pc, #304]	; (13654 <main+0x2cbc>)
   13522:	681a      	ldr	r2, [r3, #0]
   13524:	4b4c      	ldr	r3, [pc, #304]	; (13658 <main+0x2cc0>)
   13526:	1c11      	adds	r1, r2, #0
   13528:	4798      	blx	r3
   1352a:	1c03      	adds	r3, r0, #0
   1352c:	1c1a      	adds	r2, r3, #0
   1352e:	4b4b      	ldr	r3, [pc, #300]	; (1365c <main+0x2cc4>)
   13530:	1c10      	adds	r0, r2, #0
   13532:	4798      	blx	r3
   13534:	0003      	movs	r3, r0
   13536:	b29a      	uxth	r2, r3
   13538:	4b49      	ldr	r3, [pc, #292]	; (13660 <main+0x2cc8>)
   1353a:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   1353c:	4b41      	ldr	r3, [pc, #260]	; (13644 <main+0x2cac>)
   1353e:	681b      	ldr	r3, [r3, #0]
   13540:	4a3f      	ldr	r2, [pc, #252]	; (13640 <main+0x2ca8>)
   13542:	1ad2      	subs	r2, r2, r3
   13544:	4b42      	ldr	r3, [pc, #264]	; (13650 <main+0x2cb8>)
   13546:	0010      	movs	r0, r2
   13548:	4798      	blx	r3
   1354a:	4b42      	ldr	r3, [pc, #264]	; (13654 <main+0x2cbc>)
   1354c:	681a      	ldr	r2, [r3, #0]
   1354e:	4b42      	ldr	r3, [pc, #264]	; (13658 <main+0x2cc0>)
   13550:	1c11      	adds	r1, r2, #0
   13552:	4798      	blx	r3
   13554:	1c03      	adds	r3, r0, #0
   13556:	1c1a      	adds	r2, r3, #0
   13558:	4b40      	ldr	r3, [pc, #256]	; (1365c <main+0x2cc4>)
   1355a:	1c10      	adds	r0, r2, #0
   1355c:	4798      	blx	r3
   1355e:	0003      	movs	r3, r0
   13560:	b29a      	uxth	r2, r3
   13562:	4b40      	ldr	r3, [pc, #256]	; (13664 <main+0x2ccc>)
   13564:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   13566:	4b3e      	ldr	r3, [pc, #248]	; (13660 <main+0x2cc8>)
   13568:	8819      	ldrh	r1, [r3, #0]
   1356a:	4b3e      	ldr	r3, [pc, #248]	; (13664 <main+0x2ccc>)
   1356c:	881a      	ldrh	r2, [r3, #0]
   1356e:	4b37      	ldr	r3, [pc, #220]	; (1364c <main+0x2cb4>)
   13570:	781b      	ldrb	r3, [r3, #0]
   13572:	4d3d      	ldr	r5, [pc, #244]	; (13668 <main+0x2cd0>)
   13574:	0038      	movs	r0, r7
   13576:	4c3d      	ldr	r4, [pc, #244]	; (1366c <main+0x2cd4>)
   13578:	47a0      	blx	r4
   1357a:	003b      	movs	r3, r7
   1357c:	0028      	movs	r0, r5
   1357e:	0019      	movs	r1, r3
   13580:	230c      	movs	r3, #12
   13582:	001a      	movs	r2, r3
   13584:	4b3a      	ldr	r3, [pc, #232]	; (13670 <main+0x2cd8>)
   13586:	4798      	blx	r3
					break;
   13588:	e1ee      	b.n	13968 <main+0x2fd0>
				}
				case COLOR_Y_ACCEL:
				{
					if(ayKalman < 0){
   1358a:	4b40      	ldr	r3, [pc, #256]	; (1368c <main+0x2cf4>)
   1358c:	681a      	ldr	r2, [r3, #0]
   1358e:	4b3a      	ldr	r3, [pc, #232]	; (13678 <main+0x2ce0>)
   13590:	2100      	movs	r1, #0
   13592:	1c10      	adds	r0, r2, #0
   13594:	4798      	blx	r3
   13596:	1e03      	subs	r3, r0, #0
   13598:	d07a      	beq.n	13690 <main+0x2cf8>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) % 0x0FFFF;
   1359a:	4b3c      	ldr	r3, [pc, #240]	; (1368c <main+0x2cf4>)
   1359c:	681a      	ldr	r2, [r3, #0]
   1359e:	4b37      	ldr	r3, [pc, #220]	; (1367c <main+0x2ce4>)
   135a0:	4937      	ldr	r1, [pc, #220]	; (13680 <main+0x2ce8>)
   135a2:	1c10      	adds	r0, r2, #0
   135a4:	4798      	blx	r3
   135a6:	1c03      	adds	r3, r0, #0
   135a8:	1c1a      	adds	r2, r3, #0
   135aa:	4b1e      	ldr	r3, [pc, #120]	; (13624 <main+0x2c8c>)
   135ac:	1c10      	adds	r0, r2, #0
   135ae:	4798      	blx	r3
   135b0:	4c20      	ldr	r4, [pc, #128]	; (13634 <main+0x2c9c>)
   135b2:	4a34      	ldr	r2, [pc, #208]	; (13684 <main+0x2cec>)
   135b4:	4b34      	ldr	r3, [pc, #208]	; (13688 <main+0x2cf0>)
   135b6:	47a0      	blx	r4
   135b8:	0003      	movs	r3, r0
   135ba:	000c      	movs	r4, r1
   135bc:	0019      	movs	r1, r3
   135be:	0022      	movs	r2, r4
   135c0:	4b1d      	ldr	r3, [pc, #116]	; (13638 <main+0x2ca0>)
   135c2:	0008      	movs	r0, r1
   135c4:	0011      	movs	r1, r2
   135c6:	4798      	blx	r3
   135c8:	0002      	movs	r2, r0
   135ca:	4b1c      	ldr	r3, [pc, #112]	; (1363c <main+0x2ca4>)
   135cc:	491c      	ldr	r1, [pc, #112]	; (13640 <main+0x2ca8>)
   135ce:	0010      	movs	r0, r2
   135d0:	4798      	blx	r3
   135d2:	000b      	movs	r3, r1
   135d4:	001a      	movs	r2, r3
   135d6:	4b1b      	ldr	r3, [pc, #108]	; (13644 <main+0x2cac>)
   135d8:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) / 0x0FFFF;
   135da:	4b2c      	ldr	r3, [pc, #176]	; (1368c <main+0x2cf4>)
   135dc:	681a      	ldr	r2, [r3, #0]
   135de:	4b27      	ldr	r3, [pc, #156]	; (1367c <main+0x2ce4>)
   135e0:	4927      	ldr	r1, [pc, #156]	; (13680 <main+0x2ce8>)
   135e2:	1c10      	adds	r0, r2, #0
   135e4:	4798      	blx	r3
   135e6:	1c03      	adds	r3, r0, #0
   135e8:	1c1a      	adds	r2, r3, #0
   135ea:	4b0e      	ldr	r3, [pc, #56]	; (13624 <main+0x2c8c>)
   135ec:	1c10      	adds	r0, r2, #0
   135ee:	4798      	blx	r3
   135f0:	4c10      	ldr	r4, [pc, #64]	; (13634 <main+0x2c9c>)
   135f2:	4a24      	ldr	r2, [pc, #144]	; (13684 <main+0x2cec>)
   135f4:	4b24      	ldr	r3, [pc, #144]	; (13688 <main+0x2cf0>)
   135f6:	47a0      	blx	r4
   135f8:	0003      	movs	r3, r0
   135fa:	000c      	movs	r4, r1
   135fc:	0019      	movs	r1, r3
   135fe:	0022      	movs	r2, r4
   13600:	4b0d      	ldr	r3, [pc, #52]	; (13638 <main+0x2ca0>)
   13602:	0008      	movs	r0, r1
   13604:	0011      	movs	r1, r2
   13606:	4798      	blx	r3
   13608:	0002      	movs	r2, r0
   1360a:	4b0f      	ldr	r3, [pc, #60]	; (13648 <main+0x2cb0>)
   1360c:	490c      	ldr	r1, [pc, #48]	; (13640 <main+0x2ca8>)
   1360e:	0010      	movs	r0, r2
   13610:	4798      	blx	r3
   13612:	0003      	movs	r3, r0
   13614:	b2da      	uxtb	r2, r3
   13616:	4b0d      	ldr	r3, [pc, #52]	; (1364c <main+0x2cb4>)
   13618:	701a      	strb	r2, [r3, #0]
   1361a:	e079      	b.n	13710 <main+0x2d78>
   1361c:	20000fb8 	.word	0x20000fb8
   13620:	00015405 	.word	0x00015405
   13624:	00017041 	.word	0x00017041
   13628:	00015b51 	.word	0x00015b51
   1362c:	4107ffe8 	.word	0x4107ffe8
   13630:	20000940 	.word	0x20000940
   13634:	000163b9 	.word	0x000163b9
   13638:	00016ee5 	.word	0x00016ee5
   1363c:	0001458d 	.word	0x0001458d
   13640:	0000ffff 	.word	0x0000ffff
   13644:	20000328 	.word	0x20000328
   13648:	000143c1 	.word	0x000143c1
   1364c:	20000326 	.word	0x20000326
   13650:	000154a5 	.word	0x000154a5
   13654:	200003f4 	.word	0x200003f4
   13658:	00014e4d 	.word	0x00014e4d
   1365c:	000146dd 	.word	0x000146dd
   13660:	2000032c 	.word	0x2000032c
   13664:	2000032e 	.word	0x2000032e
   13668:	20000314 	.word	0x20000314
   1366c:	0000b405 	.word	0x0000b405
   13670:	00017289 	.word	0x00017289
   13674:	200003cc 	.word	0x200003cc
   13678:	00014639 	.word	0x00014639
   1367c:	00014749 	.word	0x00014749
   13680:	44bb8000 	.word	0x44bb8000
   13684:	70a3d70a 	.word	0x70a3d70a
   13688:	4050623d 	.word	0x4050623d
   1368c:	200003d0 	.word	0x200003d0
					} else {
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) % 0x0FFFF;
   13690:	4bcf      	ldr	r3, [pc, #828]	; (139d0 <main+0x3038>)
   13692:	681a      	ldr	r2, [r3, #0]
   13694:	4bcf      	ldr	r3, [pc, #828]	; (139d4 <main+0x303c>)
   13696:	49d0      	ldr	r1, [pc, #832]	; (139d8 <main+0x3040>)
   13698:	1c10      	adds	r0, r2, #0
   1369a:	4798      	blx	r3
   1369c:	1c03      	adds	r3, r0, #0
   1369e:	1c1a      	adds	r2, r3, #0
   136a0:	4bce      	ldr	r3, [pc, #824]	; (139dc <main+0x3044>)
   136a2:	1c10      	adds	r0, r2, #0
   136a4:	4798      	blx	r3
   136a6:	4cce      	ldr	r4, [pc, #824]	; (139e0 <main+0x3048>)
   136a8:	4ace      	ldr	r2, [pc, #824]	; (139e4 <main+0x304c>)
   136aa:	4bcf      	ldr	r3, [pc, #828]	; (139e8 <main+0x3050>)
   136ac:	47a0      	blx	r4
   136ae:	0003      	movs	r3, r0
   136b0:	000c      	movs	r4, r1
   136b2:	0019      	movs	r1, r3
   136b4:	0022      	movs	r2, r4
   136b6:	4bcd      	ldr	r3, [pc, #820]	; (139ec <main+0x3054>)
   136b8:	0008      	movs	r0, r1
   136ba:	0011      	movs	r1, r2
   136bc:	4798      	blx	r3
   136be:	0002      	movs	r2, r0
   136c0:	4bcb      	ldr	r3, [pc, #812]	; (139f0 <main+0x3058>)
   136c2:	49cc      	ldr	r1, [pc, #816]	; (139f4 <main+0x305c>)
   136c4:	0010      	movs	r0, r2
   136c6:	4798      	blx	r3
   136c8:	000b      	movs	r3, r1
   136ca:	001a      	movs	r2, r3
   136cc:	4bca      	ldr	r3, [pc, #808]	; (139f8 <main+0x3060>)
   136ce:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) / 0x0FFFF;
   136d0:	4bbf      	ldr	r3, [pc, #764]	; (139d0 <main+0x3038>)
   136d2:	681a      	ldr	r2, [r3, #0]
   136d4:	4bbf      	ldr	r3, [pc, #764]	; (139d4 <main+0x303c>)
   136d6:	49c0      	ldr	r1, [pc, #768]	; (139d8 <main+0x3040>)
   136d8:	1c10      	adds	r0, r2, #0
   136da:	4798      	blx	r3
   136dc:	1c03      	adds	r3, r0, #0
   136de:	1c1a      	adds	r2, r3, #0
   136e0:	4bbe      	ldr	r3, [pc, #760]	; (139dc <main+0x3044>)
   136e2:	1c10      	adds	r0, r2, #0
   136e4:	4798      	blx	r3
   136e6:	4cbe      	ldr	r4, [pc, #760]	; (139e0 <main+0x3048>)
   136e8:	4abe      	ldr	r2, [pc, #760]	; (139e4 <main+0x304c>)
   136ea:	4bbf      	ldr	r3, [pc, #764]	; (139e8 <main+0x3050>)
   136ec:	47a0      	blx	r4
   136ee:	0003      	movs	r3, r0
   136f0:	000c      	movs	r4, r1
   136f2:	0019      	movs	r1, r3
   136f4:	0022      	movs	r2, r4
   136f6:	4bbd      	ldr	r3, [pc, #756]	; (139ec <main+0x3054>)
   136f8:	0008      	movs	r0, r1
   136fa:	0011      	movs	r1, r2
   136fc:	4798      	blx	r3
   136fe:	0002      	movs	r2, r0
   13700:	4bbe      	ldr	r3, [pc, #760]	; (139fc <main+0x3064>)
   13702:	49bc      	ldr	r1, [pc, #752]	; (139f4 <main+0x305c>)
   13704:	0010      	movs	r0, r2
   13706:	4798      	blx	r3
   13708:	0003      	movs	r3, r0
   1370a:	b2da      	uxtb	r2, r3
   1370c:	4bbc      	ldr	r3, [pc, #752]	; (13a00 <main+0x3068>)
   1370e:	701a      	strb	r2, [r3, #0]
					}

					upColor = cycle_index * output_brightness;
   13710:	4bb9      	ldr	r3, [pc, #740]	; (139f8 <main+0x3060>)
   13712:	681a      	ldr	r2, [r3, #0]
   13714:	4bbb      	ldr	r3, [pc, #748]	; (13a04 <main+0x306c>)
   13716:	0010      	movs	r0, r2
   13718:	4798      	blx	r3
   1371a:	4bbb      	ldr	r3, [pc, #748]	; (13a08 <main+0x3070>)
   1371c:	681a      	ldr	r2, [r3, #0]
   1371e:	4bbb      	ldr	r3, [pc, #748]	; (13a0c <main+0x3074>)
   13720:	1c11      	adds	r1, r2, #0
   13722:	4798      	blx	r3
   13724:	1c03      	adds	r3, r0, #0
   13726:	1c1a      	adds	r2, r3, #0
   13728:	4bb9      	ldr	r3, [pc, #740]	; (13a10 <main+0x3078>)
   1372a:	1c10      	adds	r0, r2, #0
   1372c:	4798      	blx	r3
   1372e:	0003      	movs	r3, r0
   13730:	b29a      	uxth	r2, r3
   13732:	4bb8      	ldr	r3, [pc, #736]	; (13a14 <main+0x307c>)
   13734:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   13736:	4bb0      	ldr	r3, [pc, #704]	; (139f8 <main+0x3060>)
   13738:	681b      	ldr	r3, [r3, #0]
   1373a:	4aae      	ldr	r2, [pc, #696]	; (139f4 <main+0x305c>)
   1373c:	1ad2      	subs	r2, r2, r3
   1373e:	4bb1      	ldr	r3, [pc, #708]	; (13a04 <main+0x306c>)
   13740:	0010      	movs	r0, r2
   13742:	4798      	blx	r3
   13744:	4bb0      	ldr	r3, [pc, #704]	; (13a08 <main+0x3070>)
   13746:	681a      	ldr	r2, [r3, #0]
   13748:	4bb0      	ldr	r3, [pc, #704]	; (13a0c <main+0x3074>)
   1374a:	1c11      	adds	r1, r2, #0
   1374c:	4798      	blx	r3
   1374e:	1c03      	adds	r3, r0, #0
   13750:	1c1a      	adds	r2, r3, #0
   13752:	4baf      	ldr	r3, [pc, #700]	; (13a10 <main+0x3078>)
   13754:	1c10      	adds	r0, r2, #0
   13756:	4798      	blx	r3
   13758:	0003      	movs	r3, r0
   1375a:	b29a      	uxth	r2, r3
   1375c:	4bae      	ldr	r3, [pc, #696]	; (13a18 <main+0x3080>)
   1375e:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   13760:	4bac      	ldr	r3, [pc, #688]	; (13a14 <main+0x307c>)
   13762:	8819      	ldrh	r1, [r3, #0]
   13764:	4bac      	ldr	r3, [pc, #688]	; (13a18 <main+0x3080>)
   13766:	881a      	ldrh	r2, [r3, #0]
   13768:	4ba5      	ldr	r3, [pc, #660]	; (13a00 <main+0x3068>)
   1376a:	781b      	ldrb	r3, [r3, #0]
   1376c:	4dab      	ldr	r5, [pc, #684]	; (13a1c <main+0x3084>)
   1376e:	0038      	movs	r0, r7
   13770:	4cab      	ldr	r4, [pc, #684]	; (13a20 <main+0x3088>)
   13772:	47a0      	blx	r4
   13774:	003b      	movs	r3, r7
   13776:	0028      	movs	r0, r5
   13778:	0019      	movs	r1, r3
   1377a:	230c      	movs	r3, #12
   1377c:	001a      	movs	r2, r3
   1377e:	4ba9      	ldr	r3, [pc, #676]	; (13a24 <main+0x308c>)
   13780:	4798      	blx	r3
					break;
   13782:	e0f1      	b.n	13968 <main+0x2fd0>
				}
				case COLOR_Z_ACCEL:
				{
					if(azKalman < 0){
   13784:	4ba8      	ldr	r3, [pc, #672]	; (13a28 <main+0x3090>)
   13786:	681a      	ldr	r2, [r3, #0]
   13788:	4ba8      	ldr	r3, [pc, #672]	; (13a2c <main+0x3094>)
   1378a:	2100      	movs	r1, #0
   1378c:	1c10      	adds	r0, r2, #0
   1378e:	4798      	blx	r3
   13790:	1e03      	subs	r3, r0, #0
   13792:	d056      	beq.n	13842 <main+0x2eaa>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_min) * azKalman) % 0x0FFFF;
   13794:	4ba6      	ldr	r3, [pc, #664]	; (13a30 <main+0x3098>)
   13796:	681a      	ldr	r2, [r3, #0]
   13798:	4b90      	ldr	r3, [pc, #576]	; (139dc <main+0x3044>)
   1379a:	1c10      	adds	r0, r2, #0
   1379c:	4798      	blx	r3
   1379e:	0002      	movs	r2, r0
   137a0:	000b      	movs	r3, r1
   137a2:	4ca4      	ldr	r4, [pc, #656]	; (13a34 <main+0x309c>)
   137a4:	2000      	movs	r0, #0
   137a6:	49a4      	ldr	r1, [pc, #656]	; (13a38 <main+0x30a0>)
   137a8:	47a0      	blx	r4
   137aa:	0003      	movs	r3, r0
   137ac:	000c      	movs	r4, r1
   137ae:	001d      	movs	r5, r3
   137b0:	0026      	movs	r6, r4
   137b2:	4b9d      	ldr	r3, [pc, #628]	; (13a28 <main+0x3090>)
   137b4:	681a      	ldr	r2, [r3, #0]
   137b6:	4b89      	ldr	r3, [pc, #548]	; (139dc <main+0x3044>)
   137b8:	1c10      	adds	r0, r2, #0
   137ba:	4798      	blx	r3
   137bc:	0002      	movs	r2, r0
   137be:	000b      	movs	r3, r1
   137c0:	4c87      	ldr	r4, [pc, #540]	; (139e0 <main+0x3048>)
   137c2:	0028      	movs	r0, r5
   137c4:	0031      	movs	r1, r6
   137c6:	47a0      	blx	r4
   137c8:	0003      	movs	r3, r0
   137ca:	000c      	movs	r4, r1
   137cc:	0019      	movs	r1, r3
   137ce:	0022      	movs	r2, r4
   137d0:	4b86      	ldr	r3, [pc, #536]	; (139ec <main+0x3054>)
   137d2:	0008      	movs	r0, r1
   137d4:	0011      	movs	r1, r2
   137d6:	4798      	blx	r3
   137d8:	0002      	movs	r2, r0
   137da:	4b85      	ldr	r3, [pc, #532]	; (139f0 <main+0x3058>)
   137dc:	4985      	ldr	r1, [pc, #532]	; (139f4 <main+0x305c>)
   137de:	0010      	movs	r0, r2
   137e0:	4798      	blx	r3
   137e2:	000b      	movs	r3, r1
   137e4:	001a      	movs	r2, r3
   137e6:	4b84      	ldr	r3, [pc, #528]	; (139f8 <main+0x3060>)
   137e8:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_min) * azKalman) / 0x0FFFF;
   137ea:	4b91      	ldr	r3, [pc, #580]	; (13a30 <main+0x3098>)
   137ec:	681a      	ldr	r2, [r3, #0]
   137ee:	4b7b      	ldr	r3, [pc, #492]	; (139dc <main+0x3044>)
   137f0:	1c10      	adds	r0, r2, #0
   137f2:	4798      	blx	r3
   137f4:	0002      	movs	r2, r0
   137f6:	000b      	movs	r3, r1
   137f8:	4c8e      	ldr	r4, [pc, #568]	; (13a34 <main+0x309c>)
   137fa:	2000      	movs	r0, #0
   137fc:	498e      	ldr	r1, [pc, #568]	; (13a38 <main+0x30a0>)
   137fe:	47a0      	blx	r4
   13800:	0003      	movs	r3, r0
   13802:	000c      	movs	r4, r1
   13804:	001d      	movs	r5, r3
   13806:	0026      	movs	r6, r4
   13808:	4b87      	ldr	r3, [pc, #540]	; (13a28 <main+0x3090>)
   1380a:	681a      	ldr	r2, [r3, #0]
   1380c:	4b73      	ldr	r3, [pc, #460]	; (139dc <main+0x3044>)
   1380e:	1c10      	adds	r0, r2, #0
   13810:	4798      	blx	r3
   13812:	0002      	movs	r2, r0
   13814:	000b      	movs	r3, r1
   13816:	4c72      	ldr	r4, [pc, #456]	; (139e0 <main+0x3048>)
   13818:	0028      	movs	r0, r5
   1381a:	0031      	movs	r1, r6
   1381c:	47a0      	blx	r4
   1381e:	0003      	movs	r3, r0
   13820:	000c      	movs	r4, r1
   13822:	0019      	movs	r1, r3
   13824:	0022      	movs	r2, r4
   13826:	4b71      	ldr	r3, [pc, #452]	; (139ec <main+0x3054>)
   13828:	0008      	movs	r0, r1
   1382a:	0011      	movs	r1, r2
   1382c:	4798      	blx	r3
   1382e:	0002      	movs	r2, r0
   13830:	4b72      	ldr	r3, [pc, #456]	; (139fc <main+0x3064>)
   13832:	4970      	ldr	r1, [pc, #448]	; (139f4 <main+0x305c>)
   13834:	0010      	movs	r0, r2
   13836:	4798      	blx	r3
   13838:	0003      	movs	r3, r0
   1383a:	b2da      	uxtb	r2, r3
   1383c:	4b70      	ldr	r3, [pc, #448]	; (13a00 <main+0x3068>)
   1383e:	701a      	strb	r2, [r3, #0]
   13840:	e055      	b.n	138ee <main+0x2f56>
					} else {
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_max) * azKalman) % 0x0FFFF;
   13842:	4b7e      	ldr	r3, [pc, #504]	; (13a3c <main+0x30a4>)
   13844:	681a      	ldr	r2, [r3, #0]
   13846:	4b65      	ldr	r3, [pc, #404]	; (139dc <main+0x3044>)
   13848:	1c10      	adds	r0, r2, #0
   1384a:	4798      	blx	r3
   1384c:	0002      	movs	r2, r0
   1384e:	000b      	movs	r3, r1
   13850:	4c78      	ldr	r4, [pc, #480]	; (13a34 <main+0x309c>)
   13852:	2000      	movs	r0, #0
   13854:	4978      	ldr	r1, [pc, #480]	; (13a38 <main+0x30a0>)
   13856:	47a0      	blx	r4
   13858:	0003      	movs	r3, r0
   1385a:	000c      	movs	r4, r1
   1385c:	001d      	movs	r5, r3
   1385e:	0026      	movs	r6, r4
   13860:	4b71      	ldr	r3, [pc, #452]	; (13a28 <main+0x3090>)
   13862:	681a      	ldr	r2, [r3, #0]
   13864:	4b5d      	ldr	r3, [pc, #372]	; (139dc <main+0x3044>)
   13866:	1c10      	adds	r0, r2, #0
   13868:	4798      	blx	r3
   1386a:	0002      	movs	r2, r0
   1386c:	000b      	movs	r3, r1
   1386e:	4c5c      	ldr	r4, [pc, #368]	; (139e0 <main+0x3048>)
   13870:	0028      	movs	r0, r5
   13872:	0031      	movs	r1, r6
   13874:	47a0      	blx	r4
   13876:	0003      	movs	r3, r0
   13878:	000c      	movs	r4, r1
   1387a:	0019      	movs	r1, r3
   1387c:	0022      	movs	r2, r4
   1387e:	4b5b      	ldr	r3, [pc, #364]	; (139ec <main+0x3054>)
   13880:	0008      	movs	r0, r1
   13882:	0011      	movs	r1, r2
   13884:	4798      	blx	r3
   13886:	0002      	movs	r2, r0
   13888:	4b59      	ldr	r3, [pc, #356]	; (139f0 <main+0x3058>)
   1388a:	495a      	ldr	r1, [pc, #360]	; (139f4 <main+0x305c>)
   1388c:	0010      	movs	r0, r2
   1388e:	4798      	blx	r3
   13890:	000b      	movs	r3, r1
   13892:	001a      	movs	r2, r3
   13894:	4b58      	ldr	r3, [pc, #352]	; (139f8 <main+0x3060>)
   13896:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_max) * azKalman) / 0x0FFFF;
   13898:	4b68      	ldr	r3, [pc, #416]	; (13a3c <main+0x30a4>)
   1389a:	681a      	ldr	r2, [r3, #0]
   1389c:	4b4f      	ldr	r3, [pc, #316]	; (139dc <main+0x3044>)
   1389e:	1c10      	adds	r0, r2, #0
   138a0:	4798      	blx	r3
   138a2:	0002      	movs	r2, r0
   138a4:	000b      	movs	r3, r1
   138a6:	4c63      	ldr	r4, [pc, #396]	; (13a34 <main+0x309c>)
   138a8:	2000      	movs	r0, #0
   138aa:	4963      	ldr	r1, [pc, #396]	; (13a38 <main+0x30a0>)
   138ac:	47a0      	blx	r4
   138ae:	0003      	movs	r3, r0
   138b0:	000c      	movs	r4, r1
   138b2:	001d      	movs	r5, r3
   138b4:	0026      	movs	r6, r4
   138b6:	4b5c      	ldr	r3, [pc, #368]	; (13a28 <main+0x3090>)
   138b8:	681a      	ldr	r2, [r3, #0]
   138ba:	4b48      	ldr	r3, [pc, #288]	; (139dc <main+0x3044>)
   138bc:	1c10      	adds	r0, r2, #0
   138be:	4798      	blx	r3
   138c0:	0002      	movs	r2, r0
   138c2:	000b      	movs	r3, r1
   138c4:	4c46      	ldr	r4, [pc, #280]	; (139e0 <main+0x3048>)
   138c6:	0028      	movs	r0, r5
   138c8:	0031      	movs	r1, r6
   138ca:	47a0      	blx	r4
   138cc:	0003      	movs	r3, r0
   138ce:	000c      	movs	r4, r1
   138d0:	0019      	movs	r1, r3
   138d2:	0022      	movs	r2, r4
   138d4:	4b45      	ldr	r3, [pc, #276]	; (139ec <main+0x3054>)
   138d6:	0008      	movs	r0, r1
   138d8:	0011      	movs	r1, r2
   138da:	4798      	blx	r3
   138dc:	0002      	movs	r2, r0
   138de:	4b47      	ldr	r3, [pc, #284]	; (139fc <main+0x3064>)
   138e0:	4944      	ldr	r1, [pc, #272]	; (139f4 <main+0x305c>)
   138e2:	0010      	movs	r0, r2
   138e4:	4798      	blx	r3
   138e6:	0003      	movs	r3, r0
   138e8:	b2da      	uxtb	r2, r3
   138ea:	4b45      	ldr	r3, [pc, #276]	; (13a00 <main+0x3068>)
   138ec:	701a      	strb	r2, [r3, #0]
					}

					upColor = cycle_index * output_brightness;
   138ee:	4b42      	ldr	r3, [pc, #264]	; (139f8 <main+0x3060>)
   138f0:	681a      	ldr	r2, [r3, #0]
   138f2:	4b44      	ldr	r3, [pc, #272]	; (13a04 <main+0x306c>)
   138f4:	0010      	movs	r0, r2
   138f6:	4798      	blx	r3
   138f8:	4b43      	ldr	r3, [pc, #268]	; (13a08 <main+0x3070>)
   138fa:	681a      	ldr	r2, [r3, #0]
   138fc:	4b43      	ldr	r3, [pc, #268]	; (13a0c <main+0x3074>)
   138fe:	1c11      	adds	r1, r2, #0
   13900:	4798      	blx	r3
   13902:	1c03      	adds	r3, r0, #0
   13904:	1c1a      	adds	r2, r3, #0
   13906:	4b42      	ldr	r3, [pc, #264]	; (13a10 <main+0x3078>)
   13908:	1c10      	adds	r0, r2, #0
   1390a:	4798      	blx	r3
   1390c:	0003      	movs	r3, r0
   1390e:	b29a      	uxth	r2, r3
   13910:	4b40      	ldr	r3, [pc, #256]	; (13a14 <main+0x307c>)
   13912:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   13914:	4b38      	ldr	r3, [pc, #224]	; (139f8 <main+0x3060>)
   13916:	681b      	ldr	r3, [r3, #0]
   13918:	4a36      	ldr	r2, [pc, #216]	; (139f4 <main+0x305c>)
   1391a:	1ad2      	subs	r2, r2, r3
   1391c:	4b39      	ldr	r3, [pc, #228]	; (13a04 <main+0x306c>)
   1391e:	0010      	movs	r0, r2
   13920:	4798      	blx	r3
   13922:	4b39      	ldr	r3, [pc, #228]	; (13a08 <main+0x3070>)
   13924:	681a      	ldr	r2, [r3, #0]
   13926:	4b39      	ldr	r3, [pc, #228]	; (13a0c <main+0x3074>)
   13928:	1c11      	adds	r1, r2, #0
   1392a:	4798      	blx	r3
   1392c:	1c03      	adds	r3, r0, #0
   1392e:	1c1a      	adds	r2, r3, #0
   13930:	4b37      	ldr	r3, [pc, #220]	; (13a10 <main+0x3078>)
   13932:	1c10      	adds	r0, r2, #0
   13934:	4798      	blx	r3
   13936:	0003      	movs	r3, r0
   13938:	b29a      	uxth	r2, r3
   1393a:	4b37      	ldr	r3, [pc, #220]	; (13a18 <main+0x3080>)
   1393c:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   1393e:	4b35      	ldr	r3, [pc, #212]	; (13a14 <main+0x307c>)
   13940:	8819      	ldrh	r1, [r3, #0]
   13942:	4b35      	ldr	r3, [pc, #212]	; (13a18 <main+0x3080>)
   13944:	881a      	ldrh	r2, [r3, #0]
   13946:	4b2e      	ldr	r3, [pc, #184]	; (13a00 <main+0x3068>)
   13948:	781b      	ldrb	r3, [r3, #0]
   1394a:	4d34      	ldr	r5, [pc, #208]	; (13a1c <main+0x3084>)
   1394c:	0038      	movs	r0, r7
   1394e:	4c34      	ldr	r4, [pc, #208]	; (13a20 <main+0x3088>)
   13950:	47a0      	blx	r4
   13952:	003b      	movs	r3, r7
   13954:	0028      	movs	r0, r5
   13956:	0019      	movs	r1, r3
   13958:	230c      	movs	r3, #12
   1395a:	001a      	movs	r2, r3
   1395c:	4b31      	ldr	r3, [pc, #196]	; (13a24 <main+0x308c>)
   1395e:	4798      	blx	r3
					break;
   13960:	e002      	b.n	13968 <main+0x2fd0>
					break;
   13962:	46c0      	nop			; (mov r8, r8)
   13964:	e000      	b.n	13968 <main+0x2fd0>
					break;
   13966:	46c0      	nop			; (mov r8, r8)
				}
			}
			if(SUPRESS_LEFT_RGB){
   13968:	4b35      	ldr	r3, [pc, #212]	; (13a40 <main+0x30a8>)
   1396a:	781b      	ldrb	r3, [r3, #0]
   1396c:	2b00      	cmp	r3, #0
   1396e:	d00b      	beq.n	13988 <main+0x2ff0>
				RGB_Ouptut.LR = 0;
   13970:	4b2a      	ldr	r3, [pc, #168]	; (13a1c <main+0x3084>)
   13972:	2200      	movs	r2, #0
   13974:	801a      	strh	r2, [r3, #0]
				RGB_Ouptut.LG = 0;
   13976:	4b29      	ldr	r3, [pc, #164]	; (13a1c <main+0x3084>)
   13978:	2200      	movs	r2, #0
   1397a:	805a      	strh	r2, [r3, #2]
				RGB_Ouptut.LB = 0;
   1397c:	4b27      	ldr	r3, [pc, #156]	; (13a1c <main+0x3084>)
   1397e:	2200      	movs	r2, #0
   13980:	809a      	strh	r2, [r3, #4]
				SUPRESS_LEFT_RGB = false;
   13982:	4b2f      	ldr	r3, [pc, #188]	; (13a40 <main+0x30a8>)
   13984:	2200      	movs	r2, #0
   13986:	701a      	strb	r2, [r3, #0]
			}
			if(SUPRESS_RIGHT_RGB){
   13988:	4b2e      	ldr	r3, [pc, #184]	; (13a44 <main+0x30ac>)
   1398a:	781b      	ldrb	r3, [r3, #0]
   1398c:	2b00      	cmp	r3, #0
   1398e:	d00b      	beq.n	139a8 <main+0x3010>
				RGB_Ouptut.RR = 0;
   13990:	4b22      	ldr	r3, [pc, #136]	; (13a1c <main+0x3084>)
   13992:	2200      	movs	r2, #0
   13994:	80da      	strh	r2, [r3, #6]
				RGB_Ouptut.RG = 0;
   13996:	4b21      	ldr	r3, [pc, #132]	; (13a1c <main+0x3084>)
   13998:	2200      	movs	r2, #0
   1399a:	811a      	strh	r2, [r3, #8]
				RGB_Ouptut.RB = 0;
   1399c:	4b1f      	ldr	r3, [pc, #124]	; (13a1c <main+0x3084>)
   1399e:	2200      	movs	r2, #0
   139a0:	815a      	strh	r2, [r3, #10]
				SUPRESS_RIGHT_RGB = false;
   139a2:	4b28      	ldr	r3, [pc, #160]	; (13a44 <main+0x30ac>)
   139a4:	2200      	movs	r2, #0
   139a6:	701a      	strb	r2, [r3, #0]
			}
			
			setLeftRGB(RGB_Ouptut.LR,RGB_Ouptut.LG,RGB_Ouptut.LB);
   139a8:	4b1c      	ldr	r3, [pc, #112]	; (13a1c <main+0x3084>)
   139aa:	8818      	ldrh	r0, [r3, #0]
   139ac:	4b1b      	ldr	r3, [pc, #108]	; (13a1c <main+0x3084>)
   139ae:	8859      	ldrh	r1, [r3, #2]
   139b0:	4b1a      	ldr	r3, [pc, #104]	; (13a1c <main+0x3084>)
   139b2:	889b      	ldrh	r3, [r3, #4]
   139b4:	001a      	movs	r2, r3
   139b6:	4b24      	ldr	r3, [pc, #144]	; (13a48 <main+0x30b0>)
   139b8:	4798      	blx	r3
			setRightRGB(RGB_Ouptut.RR,RGB_Ouptut.RG,RGB_Ouptut.RB);
   139ba:	4b18      	ldr	r3, [pc, #96]	; (13a1c <main+0x3084>)
   139bc:	88d8      	ldrh	r0, [r3, #6]
   139be:	4b17      	ldr	r3, [pc, #92]	; (13a1c <main+0x3084>)
   139c0:	8919      	ldrh	r1, [r3, #8]
   139c2:	4b16      	ldr	r3, [pc, #88]	; (13a1c <main+0x3084>)
   139c4:	895b      	ldrh	r3, [r3, #10]
   139c6:	001a      	movs	r2, r3
   139c8:	4b20      	ldr	r3, [pc, #128]	; (13a4c <main+0x30b4>)
   139ca:	4798      	blx	r3
			if(SIDELIGHTS && lightControlSide()){
   139cc:	e051      	b.n	13a72 <main+0x30da>
   139ce:	46c0      	nop			; (mov r8, r8)
   139d0:	200003d0 	.word	0x200003d0
   139d4:	00014749 	.word	0x00014749
   139d8:	44bb8000 	.word	0x44bb8000
   139dc:	00017041 	.word	0x00017041
   139e0:	000163b9 	.word	0x000163b9
   139e4:	70a3d70a 	.word	0x70a3d70a
   139e8:	4050623d 	.word	0x4050623d
   139ec:	00016ee5 	.word	0x00016ee5
   139f0:	0001458d 	.word	0x0001458d
   139f4:	0000ffff 	.word	0x0000ffff
   139f8:	20000328 	.word	0x20000328
   139fc:	000143c1 	.word	0x000143c1
   13a00:	20000326 	.word	0x20000326
   13a04:	000154a5 	.word	0x000154a5
   13a08:	200003f4 	.word	0x200003f4
   13a0c:	00014e4d 	.word	0x00014e4d
   13a10:	000146dd 	.word	0x000146dd
   13a14:	2000032c 	.word	0x2000032c
   13a18:	2000032e 	.word	0x2000032e
   13a1c:	20000314 	.word	0x20000314
   13a20:	0000b405 	.word	0x0000b405
   13a24:	00017289 	.word	0x00017289
   13a28:	200003d4 	.word	0x200003d4
   13a2c:	00014639 	.word	0x00014639
   13a30:	200000c4 	.word	0x200000c4
   13a34:	00015b51 	.word	0x00015b51
   13a38:	4107ffe8 	.word	0x4107ffe8
   13a3c:	200000c8 	.word	0x200000c8
   13a40:	20000320 	.word	0x20000320
   13a44:	20000321 	.word	0x20000321
   13a48:	0000b281 	.word	0x0000b281
   13a4c:	0000b2fd 	.word	0x0000b2fd
			}
			else {
				if(!TurnSignalOn) {
   13a50:	4b3d      	ldr	r3, [pc, #244]	; (13b48 <main+0x31b0>)
   13a52:	781b      	ldrb	r3, [r3, #0]
   13a54:	2201      	movs	r2, #1
   13a56:	4053      	eors	r3, r2
   13a58:	b2db      	uxtb	r3, r3
   13a5a:	2b00      	cmp	r3, #0
   13a5c:	d009      	beq.n	13a72 <main+0x30da>
					setLeftRGB(0, 0, 0);
   13a5e:	2200      	movs	r2, #0
   13a60:	2100      	movs	r1, #0
   13a62:	2000      	movs	r0, #0
   13a64:	4b39      	ldr	r3, [pc, #228]	; (13b4c <main+0x31b4>)
   13a66:	4798      	blx	r3
					setRightRGB(0, 0, 0);
   13a68:	2200      	movs	r2, #0
   13a6a:	2100      	movs	r1, #0
   13a6c:	2000      	movs	r0, #0
   13a6e:	4b38      	ldr	r3, [pc, #224]	; (13b50 <main+0x31b8>)
   13a70:	4798      	blx	r3
				}
			}


			/////////////// Control the head and tail lights //////////////////
			if(HEADLIGHTS && lightControlHead()){
   13a72:	4b38      	ldr	r3, [pc, #224]	; (13b54 <main+0x31bc>)
   13a74:	781b      	ldrb	r3, [r3, #0]
   13a76:	2b00      	cmp	r3, #0
   13a78:	d04b      	beq.n	13b12 <main+0x317a>
   13a7a:	4b37      	ldr	r3, [pc, #220]	; (13b58 <main+0x31c0>)
   13a7c:	4798      	blx	r3
   13a7e:	1e03      	subs	r3, r0, #0
   13a80:	d047      	beq.n	13b12 <main+0x317a>
				setWhite(0xFFFF);
   13a82:	4b36      	ldr	r3, [pc, #216]	; (13b5c <main+0x31c4>)
   13a84:	0018      	movs	r0, r3
   13a86:	4b36      	ldr	r3, [pc, #216]	; (13b60 <main+0x31c8>)
   13a88:	4798      	blx	r3

				float temp_y = remote_y;
   13a8a:	4b36      	ldr	r3, [pc, #216]	; (13b64 <main+0x31cc>)
   13a8c:	781a      	ldrb	r2, [r3, #0]
   13a8e:	4b36      	ldr	r3, [pc, #216]	; (13b68 <main+0x31d0>)
   13a90:	0010      	movs	r0, r2
   13a92:	4798      	blx	r3
   13a94:	1c03      	adds	r3, r0, #0
   13a96:	61bb      	str	r3, [r7, #24]

				if(temp_y < 120){
   13a98:	4b34      	ldr	r3, [pc, #208]	; (13b6c <main+0x31d4>)
   13a9a:	4935      	ldr	r1, [pc, #212]	; (13b70 <main+0x31d8>)
   13a9c:	69b8      	ldr	r0, [r7, #24]
   13a9e:	4798      	blx	r3
   13aa0:	1e03      	subs	r3, r0, #0
   13aa2:	d030      	beq.n	13b06 <main+0x316e>
					float brake_temp = (((0xFFFF-brake_offset)/120)*(120-temp_y))+brake_offset;
   13aa4:	4b33      	ldr	r3, [pc, #204]	; (13b74 <main+0x31dc>)
   13aa6:	881b      	ldrh	r3, [r3, #0]
   13aa8:	001a      	movs	r2, r3
   13aaa:	4b2c      	ldr	r3, [pc, #176]	; (13b5c <main+0x31c4>)
   13aac:	1a9a      	subs	r2, r3, r2
   13aae:	4b32      	ldr	r3, [pc, #200]	; (13b78 <main+0x31e0>)
   13ab0:	2178      	movs	r1, #120	; 0x78
   13ab2:	0010      	movs	r0, r2
   13ab4:	4798      	blx	r3
   13ab6:	0003      	movs	r3, r0
   13ab8:	001a      	movs	r2, r3
   13aba:	4b30      	ldr	r3, [pc, #192]	; (13b7c <main+0x31e4>)
   13abc:	0010      	movs	r0, r2
   13abe:	4798      	blx	r3
   13ac0:	1c04      	adds	r4, r0, #0
   13ac2:	4b2f      	ldr	r3, [pc, #188]	; (13b80 <main+0x31e8>)
   13ac4:	69b9      	ldr	r1, [r7, #24]
   13ac6:	482a      	ldr	r0, [pc, #168]	; (13b70 <main+0x31d8>)
   13ac8:	4798      	blx	r3
   13aca:	1c03      	adds	r3, r0, #0
   13acc:	1c1a      	adds	r2, r3, #0
   13ace:	4b2d      	ldr	r3, [pc, #180]	; (13b84 <main+0x31ec>)
   13ad0:	1c11      	adds	r1, r2, #0
   13ad2:	1c20      	adds	r0, r4, #0
   13ad4:	4798      	blx	r3
   13ad6:	1c03      	adds	r3, r0, #0
   13ad8:	1c1c      	adds	r4, r3, #0
   13ada:	4b26      	ldr	r3, [pc, #152]	; (13b74 <main+0x31dc>)
   13adc:	881b      	ldrh	r3, [r3, #0]
   13ade:	001a      	movs	r2, r3
   13ae0:	4b26      	ldr	r3, [pc, #152]	; (13b7c <main+0x31e4>)
   13ae2:	0010      	movs	r0, r2
   13ae4:	4798      	blx	r3
   13ae6:	1c02      	adds	r2, r0, #0
   13ae8:	4b27      	ldr	r3, [pc, #156]	; (13b88 <main+0x31f0>)
   13aea:	1c11      	adds	r1, r2, #0
   13aec:	1c20      	adds	r0, r4, #0
   13aee:	4798      	blx	r3
   13af0:	1c03      	adds	r3, r0, #0
   13af2:	617b      	str	r3, [r7, #20]
					setRed(brake_temp);
   13af4:	4b25      	ldr	r3, [pc, #148]	; (13b8c <main+0x31f4>)
   13af6:	6978      	ldr	r0, [r7, #20]
   13af8:	4798      	blx	r3
   13afa:	0003      	movs	r3, r0
   13afc:	b29b      	uxth	r3, r3
   13afe:	0018      	movs	r0, r3
   13b00:	4b23      	ldr	r3, [pc, #140]	; (13b90 <main+0x31f8>)
   13b02:	4798      	blx	r3
			if(HEADLIGHTS && lightControlHead()){
   13b04:	e00c      	b.n	13b20 <main+0x3188>
				}
				else
					setRed(brake_offset);
   13b06:	4b1b      	ldr	r3, [pc, #108]	; (13b74 <main+0x31dc>)
   13b08:	881b      	ldrh	r3, [r3, #0]
   13b0a:	0018      	movs	r0, r3
   13b0c:	4b20      	ldr	r3, [pc, #128]	; (13b90 <main+0x31f8>)
   13b0e:	4798      	blx	r3
			if(HEADLIGHTS && lightControlHead()){
   13b10:	e006      	b.n	13b20 <main+0x3188>
			}
			else{
				setWhite(0);
   13b12:	2000      	movs	r0, #0
   13b14:	4b12      	ldr	r3, [pc, #72]	; (13b60 <main+0x31c8>)
   13b16:	4798      	blx	r3
				setRed(0);
   13b18:	2000      	movs	r0, #0
   13b1a:	4b1d      	ldr	r3, [pc, #116]	; (13b90 <main+0x31f8>)
   13b1c:	4798      	blx	r3
			if(HEADLIGHTS && lightControlHead()){
   13b1e:	e010      	b.n	13b42 <main+0x31aa>
   13b20:	e00f      	b.n	13b42 <main+0x31aa>
			}
		} else {
			setWhite(0);
   13b22:	2000      	movs	r0, #0
   13b24:	4b0e      	ldr	r3, [pc, #56]	; (13b60 <main+0x31c8>)
   13b26:	4798      	blx	r3
			setRed(0);
   13b28:	2000      	movs	r0, #0
   13b2a:	4b19      	ldr	r3, [pc, #100]	; (13b90 <main+0x31f8>)
   13b2c:	4798      	blx	r3
			setLeftRGB(0,0,0);
   13b2e:	2200      	movs	r2, #0
   13b30:	2100      	movs	r1, #0
   13b32:	2000      	movs	r0, #0
   13b34:	4b05      	ldr	r3, [pc, #20]	; (13b4c <main+0x31b4>)
   13b36:	4798      	blx	r3
			setRightRGB(0,0,0);
   13b38:	2200      	movs	r2, #0
   13b3a:	2100      	movs	r1, #0
   13b3c:	2000      	movs	r0, #0
   13b3e:	4b04      	ldr	r3, [pc, #16]	; (13b50 <main+0x31b8>)
   13b40:	4798      	blx	r3
		if(configured_comms != esc_comms)
   13b42:	f7fc ffe6 	bl	10b12 <main+0x17a>
   13b46:	46c0      	nop			; (mov r8, r8)
   13b48:	2000039c 	.word	0x2000039c
   13b4c:	0000b281 	.word	0x0000b281
   13b50:	0000b2fd 	.word	0x0000b2fd
   13b54:	20000322 	.word	0x20000322
   13b58:	00013ebd 	.word	0x00013ebd
   13b5c:	0000ffff 	.word	0x0000ffff
   13b60:	0000b371 	.word	0x0000b371
   13b64:	2000030a 	.word	0x2000030a
   13b68:	000154a5 	.word	0x000154a5
   13b6c:	00014639 	.word	0x00014639
   13b70:	42f00000 	.word	0x42f00000
   13b74:	200000a0 	.word	0x200000a0
   13b78:	000143c1 	.word	0x000143c1
   13b7c:	00015405 	.word	0x00015405
   13b80:	0001508d 	.word	0x0001508d
   13b84:	00014e4d 	.word	0x00014e4d
   13b88:	00014749 	.word	0x00014749
   13b8c:	000146dd 	.word	0x000146dd
   13b90:	0000b3a9 	.word	0x0000b3a9

00013b94 <getLightSens>:
Tail = tcc0[1]
RB = tcc0[0]
*/


void getLightSens(uint16_t* light_val) {
   13b94:	b580      	push	{r7, lr}
   13b96:	b082      	sub	sp, #8
   13b98:	af00      	add	r7, sp, #0
   13b9a:	6078      	str	r0, [r7, #4]
	adc_start_conversion(&adc1);
   13b9c:	4b0d      	ldr	r3, [pc, #52]	; (13bd4 <getLightSens+0x40>)
   13b9e:	0018      	movs	r0, r3
   13ba0:	4b0d      	ldr	r3, [pc, #52]	; (13bd8 <getLightSens+0x44>)
   13ba2:	4798      	blx	r3
	while(adc_get_status(&adc1) != ADC_STATUS_RESULT_READY);
   13ba4:	46c0      	nop			; (mov r8, r8)
   13ba6:	4b0b      	ldr	r3, [pc, #44]	; (13bd4 <getLightSens+0x40>)
   13ba8:	0018      	movs	r0, r3
   13baa:	4b0c      	ldr	r3, [pc, #48]	; (13bdc <getLightSens+0x48>)
   13bac:	4798      	blx	r3
   13bae:	0003      	movs	r3, r0
   13bb0:	2b01      	cmp	r3, #1
   13bb2:	d1f8      	bne.n	13ba6 <getLightSens+0x12>
	adc_read(&adc1, light_val);
   13bb4:	687a      	ldr	r2, [r7, #4]
   13bb6:	4b07      	ldr	r3, [pc, #28]	; (13bd4 <getLightSens+0x40>)
   13bb8:	0011      	movs	r1, r2
   13bba:	0018      	movs	r0, r3
   13bbc:	4b08      	ldr	r3, [pc, #32]	; (13be0 <getLightSens+0x4c>)
   13bbe:	4798      	blx	r3
	adc_clear_status(&adc1, ADC_STATUS_RESULT_READY);
   13bc0:	4b04      	ldr	r3, [pc, #16]	; (13bd4 <getLightSens+0x40>)
   13bc2:	2101      	movs	r1, #1
   13bc4:	0018      	movs	r0, r3
   13bc6:	4b07      	ldr	r3, [pc, #28]	; (13be4 <getLightSens+0x50>)
   13bc8:	4798      	blx	r3
}
   13bca:	46c0      	nop			; (mov r8, r8)
   13bcc:	46bd      	mov	sp, r7
   13bce:	b002      	add	sp, #8
   13bd0:	bd80      	pop	{r7, pc}
   13bd2:	46c0      	nop			; (mov r8, r8)
   13bd4:	2000099c 	.word	0x2000099c
   13bd8:	00008bf9 	.word	0x00008bf9
   13bdc:	00008b09 	.word	0x00008b09
   13be0:	00008c41 	.word	0x00008c41
   13be4:	00008b5d 	.word	0x00008b5d

00013be8 <averageAX>:

int16_t averageAX(){
   13be8:	b580      	push	{r7, lr}
   13bea:	b082      	sub	sp, #8
   13bec:	af00      	add	r7, sp, #0
	AXtotal -= AXaverage[ACCELsamples-1];
   13bee:	4b1a      	ldr	r3, [pc, #104]	; (13c58 <averageAX+0x70>)
   13bf0:	681b      	ldr	r3, [r3, #0]
   13bf2:	4a1a      	ldr	r2, [pc, #104]	; (13c5c <averageAX+0x74>)
   13bf4:	211c      	movs	r1, #28
   13bf6:	5e52      	ldrsh	r2, [r2, r1]
   13bf8:	1a9a      	subs	r2, r3, r2
   13bfa:	4b17      	ldr	r3, [pc, #92]	; (13c58 <averageAX+0x70>)
   13bfc:	601a      	str	r2, [r3, #0]
	for(int i = ACCELsamples-1; i > 0; --i){
   13bfe:	230e      	movs	r3, #14
   13c00:	607b      	str	r3, [r7, #4]
   13c02:	e00b      	b.n	13c1c <averageAX+0x34>
		AXaverage[i] = AXaverage[i-1];
   13c04:	687b      	ldr	r3, [r7, #4]
   13c06:	1e5a      	subs	r2, r3, #1
   13c08:	4b14      	ldr	r3, [pc, #80]	; (13c5c <averageAX+0x74>)
   13c0a:	0052      	lsls	r2, r2, #1
   13c0c:	5ed1      	ldrsh	r1, [r2, r3]
   13c0e:	4b13      	ldr	r3, [pc, #76]	; (13c5c <averageAX+0x74>)
   13c10:	687a      	ldr	r2, [r7, #4]
   13c12:	0052      	lsls	r2, r2, #1
   13c14:	52d1      	strh	r1, [r2, r3]
	for(int i = ACCELsamples-1; i > 0; --i){
   13c16:	687b      	ldr	r3, [r7, #4]
   13c18:	3b01      	subs	r3, #1
   13c1a:	607b      	str	r3, [r7, #4]
   13c1c:	687b      	ldr	r3, [r7, #4]
   13c1e:	2b00      	cmp	r3, #0
   13c20:	dcf0      	bgt.n	13c04 <averageAX+0x1c>
	}
	AXtotal += cax;
   13c22:	4b0f      	ldr	r3, [pc, #60]	; (13c60 <averageAX+0x78>)
   13c24:	2200      	movs	r2, #0
   13c26:	5e9b      	ldrsh	r3, [r3, r2]
   13c28:	001a      	movs	r2, r3
   13c2a:	4b0b      	ldr	r3, [pc, #44]	; (13c58 <averageAX+0x70>)
   13c2c:	681b      	ldr	r3, [r3, #0]
   13c2e:	18d2      	adds	r2, r2, r3
   13c30:	4b09      	ldr	r3, [pc, #36]	; (13c58 <averageAX+0x70>)
   13c32:	601a      	str	r2, [r3, #0]
	AXaverage[0] = cax;
   13c34:	4b0a      	ldr	r3, [pc, #40]	; (13c60 <averageAX+0x78>)
   13c36:	2200      	movs	r2, #0
   13c38:	5e9a      	ldrsh	r2, [r3, r2]
   13c3a:	4b08      	ldr	r3, [pc, #32]	; (13c5c <averageAX+0x74>)
   13c3c:	801a      	strh	r2, [r3, #0]

	return (int16_t)(AXtotal/ACCELsamples);
   13c3e:	4b06      	ldr	r3, [pc, #24]	; (13c58 <averageAX+0x70>)
   13c40:	681a      	ldr	r2, [r3, #0]
   13c42:	4b08      	ldr	r3, [pc, #32]	; (13c64 <averageAX+0x7c>)
   13c44:	210f      	movs	r1, #15
   13c46:	0010      	movs	r0, r2
   13c48:	4798      	blx	r3
   13c4a:	0003      	movs	r3, r0
   13c4c:	b21b      	sxth	r3, r3
}
   13c4e:	0018      	movs	r0, r3
   13c50:	46bd      	mov	sp, r7
   13c52:	b002      	add	sp, #8
   13c54:	bd80      	pop	{r7, pc}
   13c56:	46c0      	nop			; (mov r8, r8)
   13c58:	200003c0 	.word	0x200003c0
   13c5c:	20000a40 	.word	0x20000a40
   13c60:	200002fc 	.word	0x200002fc
   13c64:	000143c1 	.word	0x000143c1

00013c68 <averageAY>:

int16_t averageAY(){
   13c68:	b580      	push	{r7, lr}
   13c6a:	b082      	sub	sp, #8
   13c6c:	af00      	add	r7, sp, #0
	AYtotal -= AYaverage[ACCELsamples-1];
   13c6e:	4b1a      	ldr	r3, [pc, #104]	; (13cd8 <averageAY+0x70>)
   13c70:	681b      	ldr	r3, [r3, #0]
   13c72:	4a1a      	ldr	r2, [pc, #104]	; (13cdc <averageAY+0x74>)
   13c74:	211c      	movs	r1, #28
   13c76:	5e52      	ldrsh	r2, [r2, r1]
   13c78:	1a9a      	subs	r2, r3, r2
   13c7a:	4b17      	ldr	r3, [pc, #92]	; (13cd8 <averageAY+0x70>)
   13c7c:	601a      	str	r2, [r3, #0]
	for(int i = ACCELsamples-1; i > 0; --i){
   13c7e:	230e      	movs	r3, #14
   13c80:	607b      	str	r3, [r7, #4]
   13c82:	e00b      	b.n	13c9c <averageAY+0x34>
		AYaverage[i] = AYaverage[i-1];
   13c84:	687b      	ldr	r3, [r7, #4]
   13c86:	1e5a      	subs	r2, r3, #1
   13c88:	4b14      	ldr	r3, [pc, #80]	; (13cdc <averageAY+0x74>)
   13c8a:	0052      	lsls	r2, r2, #1
   13c8c:	5ed1      	ldrsh	r1, [r2, r3]
   13c8e:	4b13      	ldr	r3, [pc, #76]	; (13cdc <averageAY+0x74>)
   13c90:	687a      	ldr	r2, [r7, #4]
   13c92:	0052      	lsls	r2, r2, #1
   13c94:	52d1      	strh	r1, [r2, r3]
	for(int i = ACCELsamples-1; i > 0; --i){
   13c96:	687b      	ldr	r3, [r7, #4]
   13c98:	3b01      	subs	r3, #1
   13c9a:	607b      	str	r3, [r7, #4]
   13c9c:	687b      	ldr	r3, [r7, #4]
   13c9e:	2b00      	cmp	r3, #0
   13ca0:	dcf0      	bgt.n	13c84 <averageAY+0x1c>
	}
	AYtotal += cay;
   13ca2:	4b0f      	ldr	r3, [pc, #60]	; (13ce0 <averageAY+0x78>)
   13ca4:	2200      	movs	r2, #0
   13ca6:	5e9b      	ldrsh	r3, [r3, r2]
   13ca8:	001a      	movs	r2, r3
   13caa:	4b0b      	ldr	r3, [pc, #44]	; (13cd8 <averageAY+0x70>)
   13cac:	681b      	ldr	r3, [r3, #0]
   13cae:	18d2      	adds	r2, r2, r3
   13cb0:	4b09      	ldr	r3, [pc, #36]	; (13cd8 <averageAY+0x70>)
   13cb2:	601a      	str	r2, [r3, #0]
	AYaverage[0] = cay;
   13cb4:	4b0a      	ldr	r3, [pc, #40]	; (13ce0 <averageAY+0x78>)
   13cb6:	2200      	movs	r2, #0
   13cb8:	5e9a      	ldrsh	r2, [r3, r2]
   13cba:	4b08      	ldr	r3, [pc, #32]	; (13cdc <averageAY+0x74>)
   13cbc:	801a      	strh	r2, [r3, #0]

	return (int16_t)(AYtotal/ACCELsamples);
   13cbe:	4b06      	ldr	r3, [pc, #24]	; (13cd8 <averageAY+0x70>)
   13cc0:	681a      	ldr	r2, [r3, #0]
   13cc2:	4b08      	ldr	r3, [pc, #32]	; (13ce4 <averageAY+0x7c>)
   13cc4:	210f      	movs	r1, #15
   13cc6:	0010      	movs	r0, r2
   13cc8:	4798      	blx	r3
   13cca:	0003      	movs	r3, r0
   13ccc:	b21b      	sxth	r3, r3
}
   13cce:	0018      	movs	r0, r3
   13cd0:	46bd      	mov	sp, r7
   13cd2:	b002      	add	sp, #8
   13cd4:	bd80      	pop	{r7, pc}
   13cd6:	46c0      	nop			; (mov r8, r8)
   13cd8:	200003c4 	.word	0x200003c4
   13cdc:	20000a04 	.word	0x20000a04
   13ce0:	200002fe 	.word	0x200002fe
   13ce4:	000143c1 	.word	0x000143c1

00013ce8 <sensorControl>:
		AZaverage[0] = azKalman;

		return (int16_t)(AZtotal/ACCELsamples);
}

char sensorControl() {
   13ce8:	b580      	push	{r7, lr}
   13cea:	af00      	add	r7, sp, #0
static uint8_t off_type = 0;
static long count = 0;
static bool result = 1;
	if(IMU_CONTROLED){
   13cec:	4b60      	ldr	r3, [pc, #384]	; (13e70 <sensorControl+0x188>)
   13cee:	781b      	ldrb	r3, [r3, #0]
   13cf0:	2b00      	cmp	r3, #0
   13cf2:	d100      	bne.n	13cf6 <sensorControl+0xe>
   13cf4:	e0b7      	b.n	13e66 <sensorControl+0x17e>
		if(result){
   13cf6:	4b5f      	ldr	r3, [pc, #380]	; (13e74 <sensorControl+0x18c>)
   13cf8:	781b      	ldrb	r3, [r3, #0]
   13cfa:	2b00      	cmp	r3, #0
   13cfc:	d057      	beq.n	13dae <sensorControl+0xc6>
			if(ayKalman >= 1000 && result){
   13cfe:	4b5e      	ldr	r3, [pc, #376]	; (13e78 <sensorControl+0x190>)
   13d00:	681a      	ldr	r2, [r3, #0]
   13d02:	4b5e      	ldr	r3, [pc, #376]	; (13e7c <sensorControl+0x194>)
   13d04:	495e      	ldr	r1, [pc, #376]	; (13e80 <sensorControl+0x198>)
   13d06:	1c10      	adds	r0, r2, #0
   13d08:	4798      	blx	r3
   13d0a:	1e03      	subs	r3, r0, #0
   13d0c:	d00c      	beq.n	13d28 <sensorControl+0x40>
   13d0e:	4b59      	ldr	r3, [pc, #356]	; (13e74 <sensorControl+0x18c>)
   13d10:	781b      	ldrb	r3, [r3, #0]
   13d12:	2b00      	cmp	r3, #0
   13d14:	d008      	beq.n	13d28 <sensorControl+0x40>
				count++;
   13d16:	4b5b      	ldr	r3, [pc, #364]	; (13e84 <sensorControl+0x19c>)
   13d18:	681b      	ldr	r3, [r3, #0]
   13d1a:	1c5a      	adds	r2, r3, #1
   13d1c:	4b59      	ldr	r3, [pc, #356]	; (13e84 <sensorControl+0x19c>)
   13d1e:	601a      	str	r2, [r3, #0]
				off_type = 1;
   13d20:	4b59      	ldr	r3, [pc, #356]	; (13e88 <sensorControl+0x1a0>)
   13d22:	2201      	movs	r2, #1
   13d24:	701a      	strb	r2, [r3, #0]
   13d26:	e082      	b.n	13e2e <sensorControl+0x146>
			}
			else if(ayKalman <= -1000 && result){
   13d28:	4b53      	ldr	r3, [pc, #332]	; (13e78 <sensorControl+0x190>)
   13d2a:	681a      	ldr	r2, [r3, #0]
   13d2c:	4b57      	ldr	r3, [pc, #348]	; (13e8c <sensorControl+0x1a4>)
   13d2e:	4958      	ldr	r1, [pc, #352]	; (13e90 <sensorControl+0x1a8>)
   13d30:	1c10      	adds	r0, r2, #0
   13d32:	4798      	blx	r3
   13d34:	1e03      	subs	r3, r0, #0
   13d36:	d00c      	beq.n	13d52 <sensorControl+0x6a>
   13d38:	4b4e      	ldr	r3, [pc, #312]	; (13e74 <sensorControl+0x18c>)
   13d3a:	781b      	ldrb	r3, [r3, #0]
   13d3c:	2b00      	cmp	r3, #0
   13d3e:	d008      	beq.n	13d52 <sensorControl+0x6a>
				count++;
   13d40:	4b50      	ldr	r3, [pc, #320]	; (13e84 <sensorControl+0x19c>)
   13d42:	681b      	ldr	r3, [r3, #0]
   13d44:	1c5a      	adds	r2, r3, #1
   13d46:	4b4f      	ldr	r3, [pc, #316]	; (13e84 <sensorControl+0x19c>)
   13d48:	601a      	str	r2, [r3, #0]
				off_type = 2;
   13d4a:	4b4f      	ldr	r3, [pc, #316]	; (13e88 <sensorControl+0x1a0>)
   13d4c:	2202      	movs	r2, #2
   13d4e:	701a      	strb	r2, [r3, #0]
   13d50:	e06d      	b.n	13e2e <sensorControl+0x146>
			}
			else if(axKalman >= 1250 && result){
   13d52:	4b50      	ldr	r3, [pc, #320]	; (13e94 <sensorControl+0x1ac>)
   13d54:	681a      	ldr	r2, [r3, #0]
   13d56:	4b49      	ldr	r3, [pc, #292]	; (13e7c <sensorControl+0x194>)
   13d58:	494f      	ldr	r1, [pc, #316]	; (13e98 <sensorControl+0x1b0>)
   13d5a:	1c10      	adds	r0, r2, #0
   13d5c:	4798      	blx	r3
   13d5e:	1e03      	subs	r3, r0, #0
   13d60:	d00c      	beq.n	13d7c <sensorControl+0x94>
   13d62:	4b44      	ldr	r3, [pc, #272]	; (13e74 <sensorControl+0x18c>)
   13d64:	781b      	ldrb	r3, [r3, #0]
   13d66:	2b00      	cmp	r3, #0
   13d68:	d008      	beq.n	13d7c <sensorControl+0x94>
				count++;
   13d6a:	4b46      	ldr	r3, [pc, #280]	; (13e84 <sensorControl+0x19c>)
   13d6c:	681b      	ldr	r3, [r3, #0]
   13d6e:	1c5a      	adds	r2, r3, #1
   13d70:	4b44      	ldr	r3, [pc, #272]	; (13e84 <sensorControl+0x19c>)
   13d72:	601a      	str	r2, [r3, #0]
				off_type = 3;
   13d74:	4b44      	ldr	r3, [pc, #272]	; (13e88 <sensorControl+0x1a0>)
   13d76:	2203      	movs	r2, #3
   13d78:	701a      	strb	r2, [r3, #0]
   13d7a:	e058      	b.n	13e2e <sensorControl+0x146>
			}
			else if(axKalman <= -1250 && result){
   13d7c:	4b45      	ldr	r3, [pc, #276]	; (13e94 <sensorControl+0x1ac>)
   13d7e:	681a      	ldr	r2, [r3, #0]
   13d80:	4b42      	ldr	r3, [pc, #264]	; (13e8c <sensorControl+0x1a4>)
   13d82:	4946      	ldr	r1, [pc, #280]	; (13e9c <sensorControl+0x1b4>)
   13d84:	1c10      	adds	r0, r2, #0
   13d86:	4798      	blx	r3
   13d88:	1e03      	subs	r3, r0, #0
   13d8a:	d00c      	beq.n	13da6 <sensorControl+0xbe>
   13d8c:	4b39      	ldr	r3, [pc, #228]	; (13e74 <sensorControl+0x18c>)
   13d8e:	781b      	ldrb	r3, [r3, #0]
   13d90:	2b00      	cmp	r3, #0
   13d92:	d008      	beq.n	13da6 <sensorControl+0xbe>
				count++;
   13d94:	4b3b      	ldr	r3, [pc, #236]	; (13e84 <sensorControl+0x19c>)
   13d96:	681b      	ldr	r3, [r3, #0]
   13d98:	1c5a      	adds	r2, r3, #1
   13d9a:	4b3a      	ldr	r3, [pc, #232]	; (13e84 <sensorControl+0x19c>)
   13d9c:	601a      	str	r2, [r3, #0]
				off_type = 4;
   13d9e:	4b3a      	ldr	r3, [pc, #232]	; (13e88 <sensorControl+0x1a0>)
   13da0:	2204      	movs	r2, #4
   13da2:	701a      	strb	r2, [r3, #0]
   13da4:	e043      	b.n	13e2e <sensorControl+0x146>
			}
			else
				count = 0;
   13da6:	4b37      	ldr	r3, [pc, #220]	; (13e84 <sensorControl+0x19c>)
   13da8:	2200      	movs	r2, #0
   13daa:	601a      	str	r2, [r3, #0]
   13dac:	e03f      	b.n	13e2e <sensorControl+0x146>
		}
		else if(!result){
   13dae:	4b31      	ldr	r3, [pc, #196]	; (13e74 <sensorControl+0x18c>)
   13db0:	781b      	ldrb	r3, [r3, #0]
   13db2:	2201      	movs	r2, #1
   13db4:	4053      	eors	r3, r2
   13db6:	b2db      	uxtb	r3, r3
   13db8:	2b00      	cmp	r3, #0
   13dba:	d038      	beq.n	13e2e <sensorControl+0x146>
			if((ayKalman < 750 && off_type == 1) || (ayKalman > -750 && off_type == 2) || (axKalman < 1000 && off_type == 3) || (axKalman > -1000 && off_type == 4)){
   13dbc:	4b2e      	ldr	r3, [pc, #184]	; (13e78 <sensorControl+0x190>)
   13dbe:	681a      	ldr	r2, [r3, #0]
   13dc0:	4b37      	ldr	r3, [pc, #220]	; (13ea0 <sensorControl+0x1b8>)
   13dc2:	4938      	ldr	r1, [pc, #224]	; (13ea4 <sensorControl+0x1bc>)
   13dc4:	1c10      	adds	r0, r2, #0
   13dc6:	4798      	blx	r3
   13dc8:	1e03      	subs	r3, r0, #0
   13dca:	d003      	beq.n	13dd4 <sensorControl+0xec>
   13dcc:	4b2e      	ldr	r3, [pc, #184]	; (13e88 <sensorControl+0x1a0>)
   13dce:	781b      	ldrb	r3, [r3, #0]
   13dd0:	2b01      	cmp	r3, #1
   13dd2:	d023      	beq.n	13e1c <sensorControl+0x134>
   13dd4:	4b28      	ldr	r3, [pc, #160]	; (13e78 <sensorControl+0x190>)
   13dd6:	681a      	ldr	r2, [r3, #0]
   13dd8:	4b33      	ldr	r3, [pc, #204]	; (13ea8 <sensorControl+0x1c0>)
   13dda:	4934      	ldr	r1, [pc, #208]	; (13eac <sensorControl+0x1c4>)
   13ddc:	1c10      	adds	r0, r2, #0
   13dde:	4798      	blx	r3
   13de0:	1e03      	subs	r3, r0, #0
   13de2:	d003      	beq.n	13dec <sensorControl+0x104>
   13de4:	4b28      	ldr	r3, [pc, #160]	; (13e88 <sensorControl+0x1a0>)
   13de6:	781b      	ldrb	r3, [r3, #0]
   13de8:	2b02      	cmp	r3, #2
   13dea:	d017      	beq.n	13e1c <sensorControl+0x134>
   13dec:	4b29      	ldr	r3, [pc, #164]	; (13e94 <sensorControl+0x1ac>)
   13dee:	681a      	ldr	r2, [r3, #0]
   13df0:	4b2b      	ldr	r3, [pc, #172]	; (13ea0 <sensorControl+0x1b8>)
   13df2:	4923      	ldr	r1, [pc, #140]	; (13e80 <sensorControl+0x198>)
   13df4:	1c10      	adds	r0, r2, #0
   13df6:	4798      	blx	r3
   13df8:	1e03      	subs	r3, r0, #0
   13dfa:	d003      	beq.n	13e04 <sensorControl+0x11c>
   13dfc:	4b22      	ldr	r3, [pc, #136]	; (13e88 <sensorControl+0x1a0>)
   13dfe:	781b      	ldrb	r3, [r3, #0]
   13e00:	2b03      	cmp	r3, #3
   13e02:	d00b      	beq.n	13e1c <sensorControl+0x134>
   13e04:	4b23      	ldr	r3, [pc, #140]	; (13e94 <sensorControl+0x1ac>)
   13e06:	681a      	ldr	r2, [r3, #0]
   13e08:	4b27      	ldr	r3, [pc, #156]	; (13ea8 <sensorControl+0x1c0>)
   13e0a:	4921      	ldr	r1, [pc, #132]	; (13e90 <sensorControl+0x1a8>)
   13e0c:	1c10      	adds	r0, r2, #0
   13e0e:	4798      	blx	r3
   13e10:	1e03      	subs	r3, r0, #0
   13e12:	d009      	beq.n	13e28 <sensorControl+0x140>
   13e14:	4b1c      	ldr	r3, [pc, #112]	; (13e88 <sensorControl+0x1a0>)
   13e16:	781b      	ldrb	r3, [r3, #0]
   13e18:	2b04      	cmp	r3, #4
   13e1a:	d105      	bne.n	13e28 <sensorControl+0x140>
				count++;
   13e1c:	4b19      	ldr	r3, [pc, #100]	; (13e84 <sensorControl+0x19c>)
   13e1e:	681b      	ldr	r3, [r3, #0]
   13e20:	1c5a      	adds	r2, r3, #1
   13e22:	4b18      	ldr	r3, [pc, #96]	; (13e84 <sensorControl+0x19c>)
   13e24:	601a      	str	r2, [r3, #0]
   13e26:	e002      	b.n	13e2e <sensorControl+0x146>
			}
			else
				count = 0;
   13e28:	4b16      	ldr	r3, [pc, #88]	; (13e84 <sensorControl+0x19c>)
   13e2a:	2200      	movs	r2, #0
   13e2c:	601a      	str	r2, [r3, #0]
		}
		
		if(count > 6)
   13e2e:	4b15      	ldr	r3, [pc, #84]	; (13e84 <sensorControl+0x19c>)
   13e30:	681b      	ldr	r3, [r3, #0]
   13e32:	2b06      	cmp	r3, #6
   13e34:	dd0d      	ble.n	13e52 <sensorControl+0x16a>
			result = !result;
   13e36:	4b0f      	ldr	r3, [pc, #60]	; (13e74 <sensorControl+0x18c>)
   13e38:	781b      	ldrb	r3, [r3, #0]
   13e3a:	1e5a      	subs	r2, r3, #1
   13e3c:	4193      	sbcs	r3, r2
   13e3e:	b2db      	uxtb	r3, r3
   13e40:	2201      	movs	r2, #1
   13e42:	4053      	eors	r3, r2
   13e44:	b2db      	uxtb	r3, r3
   13e46:	1c1a      	adds	r2, r3, #0
   13e48:	2301      	movs	r3, #1
   13e4a:	4013      	ands	r3, r2
   13e4c:	b2da      	uxtb	r2, r3
   13e4e:	4b09      	ldr	r3, [pc, #36]	; (13e74 <sensorControl+0x18c>)
   13e50:	701a      	strb	r2, [r3, #0]

		if(result)
   13e52:	4b08      	ldr	r3, [pc, #32]	; (13e74 <sensorControl+0x18c>)
   13e54:	781b      	ldrb	r3, [r3, #0]
   13e56:	2b00      	cmp	r3, #0
   13e58:	d002      	beq.n	13e60 <sensorControl+0x178>
			off_type = 0;
   13e5a:	4b0b      	ldr	r3, [pc, #44]	; (13e88 <sensorControl+0x1a0>)
   13e5c:	2200      	movs	r2, #0
   13e5e:	701a      	strb	r2, [r3, #0]

		return result;
   13e60:	4b04      	ldr	r3, [pc, #16]	; (13e74 <sensorControl+0x18c>)
   13e62:	781b      	ldrb	r3, [r3, #0]
   13e64:	e000      	b.n	13e68 <sensorControl+0x180>
	}
	else
		return 1;
   13e66:	2301      	movs	r3, #1
}
   13e68:	0018      	movs	r0, r3
   13e6a:	46bd      	mov	sp, r7
   13e6c:	bd80      	pop	{r7, pc}
   13e6e:	46c0      	nop			; (mov r8, r8)
   13e70:	20000324 	.word	0x20000324
   13e74:	200000e7 	.word	0x200000e7
   13e78:	200003d0 	.word	0x200003d0
   13e7c:	00014675 	.word	0x00014675
   13e80:	447a0000 	.word	0x447a0000
   13e84:	200003f8 	.word	0x200003f8
   13e88:	200003fc 	.word	0x200003fc
   13e8c:	0001464d 	.word	0x0001464d
   13e90:	c47a0000 	.word	0xc47a0000
   13e94:	200003cc 	.word	0x200003cc
   13e98:	449c4000 	.word	0x449c4000
   13e9c:	c49c4000 	.word	0xc49c4000
   13ea0:	00014639 	.word	0x00014639
   13ea4:	443b8000 	.word	0x443b8000
   13ea8:	00014661 	.word	0x00014661
   13eac:	c43b8000 	.word	0xc43b8000

00013eb0 <lightControlSide>:



char lightControlSide() {
   13eb0:	b580      	push	{r7, lr}
   13eb2:	af00      	add	r7, sp, #0
	// TO BE IMPLEMENTED

	return true;
   13eb4:	2301      	movs	r3, #1
}
   13eb6:	0018      	movs	r0, r3
   13eb8:	46bd      	mov	sp, r7
   13eba:	bd80      	pop	{r7, pc}

00013ebc <lightControlHead>:

char lightControlHead() {
   13ebc:	b580      	push	{r7, lr}
   13ebe:	af00      	add	r7, sp, #0
	// TO BE IMPLEMENTED

	return true;
   13ec0:	2301      	movs	r3, #1
}
   13ec2:	0018      	movs	r0, r3
   13ec4:	46bd      	mov	sp, r7
   13ec6:	bd80      	pop	{r7, pc}

00013ec8 <initKalman>:

void initKalman(float meas, float est, float _q)
{
   13ec8:	b580      	push	{r7, lr}
   13eca:	b086      	sub	sp, #24
   13ecc:	af00      	add	r7, sp, #0
   13ece:	60f8      	str	r0, [r7, #12]
   13ed0:	60b9      	str	r1, [r7, #8]
   13ed2:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < KalmanArraySize; i++){
   13ed4:	2300      	movs	r3, #0
   13ed6:	617b      	str	r3, [r7, #20]
   13ed8:	e020      	b.n	13f1c <initKalman+0x54>
		err_measure[i] = meas;
   13eda:	4b26      	ldr	r3, [pc, #152]	; (13f74 <initKalman+0xac>)
   13edc:	697a      	ldr	r2, [r7, #20]
   13ede:	0092      	lsls	r2, r2, #2
   13ee0:	68f9      	ldr	r1, [r7, #12]
   13ee2:	50d1      	str	r1, [r2, r3]
		err_estimate[i] = est;
   13ee4:	4b24      	ldr	r3, [pc, #144]	; (13f78 <initKalman+0xb0>)
   13ee6:	697a      	ldr	r2, [r7, #20]
   13ee8:	0092      	lsls	r2, r2, #2
   13eea:	68b9      	ldr	r1, [r7, #8]
   13eec:	50d1      	str	r1, [r2, r3]
		q[i] = _q;
   13eee:	4b23      	ldr	r3, [pc, #140]	; (13f7c <initKalman+0xb4>)
   13ef0:	697a      	ldr	r2, [r7, #20]
   13ef2:	0092      	lsls	r2, r2, #2
   13ef4:	6879      	ldr	r1, [r7, #4]
   13ef6:	50d1      	str	r1, [r2, r3]
		current_estimate[i] = 0;
   13ef8:	4b21      	ldr	r3, [pc, #132]	; (13f80 <initKalman+0xb8>)
   13efa:	697a      	ldr	r2, [r7, #20]
   13efc:	0092      	lsls	r2, r2, #2
   13efe:	2100      	movs	r1, #0
   13f00:	50d1      	str	r1, [r2, r3]
		last_estimate[i] = 0;
   13f02:	4b20      	ldr	r3, [pc, #128]	; (13f84 <initKalman+0xbc>)
   13f04:	697a      	ldr	r2, [r7, #20]
   13f06:	0092      	lsls	r2, r2, #2
   13f08:	2100      	movs	r1, #0
   13f0a:	50d1      	str	r1, [r2, r3]
		kalman_gain[i] = 0;
   13f0c:	4b1e      	ldr	r3, [pc, #120]	; (13f88 <initKalman+0xc0>)
   13f0e:	697a      	ldr	r2, [r7, #20]
   13f10:	0092      	lsls	r2, r2, #2
   13f12:	2100      	movs	r1, #0
   13f14:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < KalmanArraySize; i++){
   13f16:	697b      	ldr	r3, [r7, #20]
   13f18:	3301      	adds	r3, #1
   13f1a:	617b      	str	r3, [r7, #20]
   13f1c:	697b      	ldr	r3, [r7, #20]
   13f1e:	2b06      	cmp	r3, #6
   13f20:	dddb      	ble.n	13eda <initKalman+0x12>
	}

	err_measure[ax_kalman] = 15;
   13f22:	4b14      	ldr	r3, [pc, #80]	; (13f74 <initKalman+0xac>)
   13f24:	4a19      	ldr	r2, [pc, #100]	; (13f8c <initKalman+0xc4>)
   13f26:	601a      	str	r2, [r3, #0]
	err_estimate[ax_kalman] = 15;
   13f28:	4b13      	ldr	r3, [pc, #76]	; (13f78 <initKalman+0xb0>)
   13f2a:	4a18      	ldr	r2, [pc, #96]	; (13f8c <initKalman+0xc4>)
   13f2c:	601a      	str	r2, [r3, #0]
	q[ax_kalman] = 0.3;
   13f2e:	4b13      	ldr	r3, [pc, #76]	; (13f7c <initKalman+0xb4>)
   13f30:	4a17      	ldr	r2, [pc, #92]	; (13f90 <initKalman+0xc8>)
   13f32:	601a      	str	r2, [r3, #0]

	err_measure[ay_kalman] = 15;
   13f34:	4b0f      	ldr	r3, [pc, #60]	; (13f74 <initKalman+0xac>)
   13f36:	4a15      	ldr	r2, [pc, #84]	; (13f8c <initKalman+0xc4>)
   13f38:	605a      	str	r2, [r3, #4]
	err_estimate[ay_kalman] = 15;
   13f3a:	4b0f      	ldr	r3, [pc, #60]	; (13f78 <initKalman+0xb0>)
   13f3c:	4a13      	ldr	r2, [pc, #76]	; (13f8c <initKalman+0xc4>)
   13f3e:	605a      	str	r2, [r3, #4]
	q[ay_kalman] = 0.3;
   13f40:	4b0e      	ldr	r3, [pc, #56]	; (13f7c <initKalman+0xb4>)
   13f42:	4a13      	ldr	r2, [pc, #76]	; (13f90 <initKalman+0xc8>)
   13f44:	605a      	str	r2, [r3, #4]

// 	err_measure[ay_kalman] = 20;
// 	err_estimate[ay_kalman] = 20;
// 	q[ay_kalman] = 0.8;

	err_measure[az_kalman] = 30;
   13f46:	4b0b      	ldr	r3, [pc, #44]	; (13f74 <initKalman+0xac>)
   13f48:	4a12      	ldr	r2, [pc, #72]	; (13f94 <initKalman+0xcc>)
   13f4a:	609a      	str	r2, [r3, #8]
	err_estimate[az_kalman] = 30;
   13f4c:	4b0a      	ldr	r3, [pc, #40]	; (13f78 <initKalman+0xb0>)
   13f4e:	4a11      	ldr	r2, [pc, #68]	; (13f94 <initKalman+0xcc>)
   13f50:	609a      	str	r2, [r3, #8]
	q[az_kalman] = 0.3;
   13f52:	4b0a      	ldr	r3, [pc, #40]	; (13f7c <initKalman+0xb4>)
   13f54:	4a0e      	ldr	r2, [pc, #56]	; (13f90 <initKalman+0xc8>)
   13f56:	609a      	str	r2, [r3, #8]
// 	
// 	err_measure[gz_kalman] = 0.1;
// 	err_estimate[gz_kalman] = 1;
// 	q[gz_kalman] = 0.99;

	err_measure[light_kalman] = 200;
   13f58:	4b06      	ldr	r3, [pc, #24]	; (13f74 <initKalman+0xac>)
   13f5a:	4a0f      	ldr	r2, [pc, #60]	; (13f98 <initKalman+0xd0>)
   13f5c:	619a      	str	r2, [r3, #24]
	err_estimate[light_kalman] = 200;
   13f5e:	4b06      	ldr	r3, [pc, #24]	; (13f78 <initKalman+0xb0>)
   13f60:	4a0d      	ldr	r2, [pc, #52]	; (13f98 <initKalman+0xd0>)
   13f62:	619a      	str	r2, [r3, #24]
	q[light_kalman] = 0.008;
   13f64:	4b05      	ldr	r3, [pc, #20]	; (13f7c <initKalman+0xb4>)
   13f66:	4a0d      	ldr	r2, [pc, #52]	; (13f9c <initKalman+0xd4>)
   13f68:	619a      	str	r2, [r3, #24]
}
   13f6a:	46c0      	nop			; (mov r8, r8)
   13f6c:	46bd      	mov	sp, r7
   13f6e:	b006      	add	sp, #24
   13f70:	bd80      	pop	{r7, pc}
   13f72:	46c0      	nop			; (mov r8, r8)
   13f74:	20000c68 	.word	0x20000c68
   13f78:	200009ac 	.word	0x200009ac
   13f7c:	20000f9c 	.word	0x20000f9c
   13f80:	20000a24 	.word	0x20000a24
   13f84:	200008f4 	.word	0x200008f4
   13f88:	20000ed0 	.word	0x20000ed0
   13f8c:	41700000 	.word	0x41700000
   13f90:	3e99999a 	.word	0x3e99999a
   13f94:	41f00000 	.word	0x41f00000
   13f98:	43480000 	.word	0x43480000
   13f9c:	3c03126f 	.word	0x3c03126f

00013fa0 <updateKalman>:

float updateKalman(float meas, int kalmanIndex)
{
   13fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
   13fa2:	b083      	sub	sp, #12
   13fa4:	af00      	add	r7, sp, #0
   13fa6:	6078      	str	r0, [r7, #4]
   13fa8:	6039      	str	r1, [r7, #0]
	  kalman_gain[kalmanIndex] = err_estimate[kalmanIndex]/(err_estimate[kalmanIndex] + err_measure[kalmanIndex]);
   13faa:	4b5e      	ldr	r3, [pc, #376]	; (14124 <updateKalman+0x184>)
   13fac:	683a      	ldr	r2, [r7, #0]
   13fae:	0092      	lsls	r2, r2, #2
   13fb0:	58d4      	ldr	r4, [r2, r3]
   13fb2:	4b5c      	ldr	r3, [pc, #368]	; (14124 <updateKalman+0x184>)
   13fb4:	683a      	ldr	r2, [r7, #0]
   13fb6:	0092      	lsls	r2, r2, #2
   13fb8:	58d0      	ldr	r0, [r2, r3]
   13fba:	4b5b      	ldr	r3, [pc, #364]	; (14128 <updateKalman+0x188>)
   13fbc:	683a      	ldr	r2, [r7, #0]
   13fbe:	0092      	lsls	r2, r2, #2
   13fc0:	58d2      	ldr	r2, [r2, r3]
   13fc2:	4b5a      	ldr	r3, [pc, #360]	; (1412c <updateKalman+0x18c>)
   13fc4:	1c11      	adds	r1, r2, #0
   13fc6:	4798      	blx	r3
   13fc8:	1c03      	adds	r3, r0, #0
   13fca:	1c1a      	adds	r2, r3, #0
   13fcc:	4b58      	ldr	r3, [pc, #352]	; (14130 <updateKalman+0x190>)
   13fce:	1c11      	adds	r1, r2, #0
   13fd0:	1c20      	adds	r0, r4, #0
   13fd2:	4798      	blx	r3
   13fd4:	1c03      	adds	r3, r0, #0
   13fd6:	1c19      	adds	r1, r3, #0
   13fd8:	4b56      	ldr	r3, [pc, #344]	; (14134 <updateKalman+0x194>)
   13fda:	683a      	ldr	r2, [r7, #0]
   13fdc:	0092      	lsls	r2, r2, #2
   13fde:	50d1      	str	r1, [r2, r3]
	  kalman_gain[kalmanIndex] = max(kalman_gain[kalmanIndex],0.015);
   13fe0:	4b54      	ldr	r3, [pc, #336]	; (14134 <updateKalman+0x194>)
   13fe2:	683a      	ldr	r2, [r7, #0]
   13fe4:	0092      	lsls	r2, r2, #2
   13fe6:	58d2      	ldr	r2, [r2, r3]
   13fe8:	4b53      	ldr	r3, [pc, #332]	; (14138 <updateKalman+0x198>)
   13fea:	1c10      	adds	r0, r2, #0
   13fec:	4798      	blx	r3
   13fee:	4c53      	ldr	r4, [pc, #332]	; (1413c <updateKalman+0x19c>)
   13ff0:	4a53      	ldr	r2, [pc, #332]	; (14140 <updateKalman+0x1a0>)
   13ff2:	4b54      	ldr	r3, [pc, #336]	; (14144 <updateKalman+0x1a4>)
   13ff4:	47a0      	blx	r4
   13ff6:	1e03      	subs	r3, r0, #0
   13ff8:	d004      	beq.n	14004 <updateKalman+0x64>
   13ffa:	4b4e      	ldr	r3, [pc, #312]	; (14134 <updateKalman+0x194>)
   13ffc:	683a      	ldr	r2, [r7, #0]
   13ffe:	0092      	lsls	r2, r2, #2
   14000:	58d3      	ldr	r3, [r2, r3]
   14002:	e000      	b.n	14006 <updateKalman+0x66>
   14004:	4b50      	ldr	r3, [pc, #320]	; (14148 <updateKalman+0x1a8>)
   14006:	4a4b      	ldr	r2, [pc, #300]	; (14134 <updateKalman+0x194>)
   14008:	6839      	ldr	r1, [r7, #0]
   1400a:	0089      	lsls	r1, r1, #2
   1400c:	508b      	str	r3, [r1, r2]
	  current_estimate[kalmanIndex] = last_estimate[kalmanIndex] + kalman_gain[kalmanIndex] * (meas - last_estimate[kalmanIndex]);
   1400e:	4b4f      	ldr	r3, [pc, #316]	; (1414c <updateKalman+0x1ac>)
   14010:	683a      	ldr	r2, [r7, #0]
   14012:	0092      	lsls	r2, r2, #2
   14014:	58d4      	ldr	r4, [r2, r3]
   14016:	4b47      	ldr	r3, [pc, #284]	; (14134 <updateKalman+0x194>)
   14018:	683a      	ldr	r2, [r7, #0]
   1401a:	0092      	lsls	r2, r2, #2
   1401c:	58d5      	ldr	r5, [r2, r3]
   1401e:	4b4b      	ldr	r3, [pc, #300]	; (1414c <updateKalman+0x1ac>)
   14020:	683a      	ldr	r2, [r7, #0]
   14022:	0092      	lsls	r2, r2, #2
   14024:	58d2      	ldr	r2, [r2, r3]
   14026:	4b4a      	ldr	r3, [pc, #296]	; (14150 <updateKalman+0x1b0>)
   14028:	1c11      	adds	r1, r2, #0
   1402a:	6878      	ldr	r0, [r7, #4]
   1402c:	4798      	blx	r3
   1402e:	1c03      	adds	r3, r0, #0
   14030:	1c1a      	adds	r2, r3, #0
   14032:	4b48      	ldr	r3, [pc, #288]	; (14154 <updateKalman+0x1b4>)
   14034:	1c11      	adds	r1, r2, #0
   14036:	1c28      	adds	r0, r5, #0
   14038:	4798      	blx	r3
   1403a:	1c03      	adds	r3, r0, #0
   1403c:	1c1a      	adds	r2, r3, #0
   1403e:	4b3b      	ldr	r3, [pc, #236]	; (1412c <updateKalman+0x18c>)
   14040:	1c11      	adds	r1, r2, #0
   14042:	1c20      	adds	r0, r4, #0
   14044:	4798      	blx	r3
   14046:	1c03      	adds	r3, r0, #0
   14048:	1c19      	adds	r1, r3, #0
   1404a:	4b43      	ldr	r3, [pc, #268]	; (14158 <updateKalman+0x1b8>)
   1404c:	683a      	ldr	r2, [r7, #0]
   1404e:	0092      	lsls	r2, r2, #2
   14050:	50d1      	str	r1, [r2, r3]
	  err_estimate[kalmanIndex] =  (1.0 - kalman_gain[kalmanIndex])*err_estimate[kalmanIndex] + abs(last_estimate[kalmanIndex]-current_estimate[kalmanIndex])*q[kalmanIndex];
   14052:	4b38      	ldr	r3, [pc, #224]	; (14134 <updateKalman+0x194>)
   14054:	683a      	ldr	r2, [r7, #0]
   14056:	0092      	lsls	r2, r2, #2
   14058:	58d2      	ldr	r2, [r2, r3]
   1405a:	4b37      	ldr	r3, [pc, #220]	; (14138 <updateKalman+0x198>)
   1405c:	1c10      	adds	r0, r2, #0
   1405e:	4798      	blx	r3
   14060:	0002      	movs	r2, r0
   14062:	000b      	movs	r3, r1
   14064:	4c3d      	ldr	r4, [pc, #244]	; (1415c <updateKalman+0x1bc>)
   14066:	2000      	movs	r0, #0
   14068:	493d      	ldr	r1, [pc, #244]	; (14160 <updateKalman+0x1c0>)
   1406a:	47a0      	blx	r4
   1406c:	0003      	movs	r3, r0
   1406e:	000c      	movs	r4, r1
   14070:	001d      	movs	r5, r3
   14072:	0026      	movs	r6, r4
   14074:	4b2b      	ldr	r3, [pc, #172]	; (14124 <updateKalman+0x184>)
   14076:	683a      	ldr	r2, [r7, #0]
   14078:	0092      	lsls	r2, r2, #2
   1407a:	58d2      	ldr	r2, [r2, r3]
   1407c:	4b2e      	ldr	r3, [pc, #184]	; (14138 <updateKalman+0x198>)
   1407e:	1c10      	adds	r0, r2, #0
   14080:	4798      	blx	r3
   14082:	0002      	movs	r2, r0
   14084:	000b      	movs	r3, r1
   14086:	4c37      	ldr	r4, [pc, #220]	; (14164 <updateKalman+0x1c4>)
   14088:	0028      	movs	r0, r5
   1408a:	0031      	movs	r1, r6
   1408c:	47a0      	blx	r4
   1408e:	0003      	movs	r3, r0
   14090:	000c      	movs	r4, r1
   14092:	001d      	movs	r5, r3
   14094:	0026      	movs	r6, r4
   14096:	4b2d      	ldr	r3, [pc, #180]	; (1414c <updateKalman+0x1ac>)
   14098:	683a      	ldr	r2, [r7, #0]
   1409a:	0092      	lsls	r2, r2, #2
   1409c:	58d0      	ldr	r0, [r2, r3]
   1409e:	4b2e      	ldr	r3, [pc, #184]	; (14158 <updateKalman+0x1b8>)
   140a0:	683a      	ldr	r2, [r7, #0]
   140a2:	0092      	lsls	r2, r2, #2
   140a4:	58d2      	ldr	r2, [r2, r3]
   140a6:	4b2a      	ldr	r3, [pc, #168]	; (14150 <updateKalman+0x1b0>)
   140a8:	1c11      	adds	r1, r2, #0
   140aa:	4798      	blx	r3
   140ac:	1c03      	adds	r3, r0, #0
   140ae:	1c1a      	adds	r2, r3, #0
   140b0:	4b2d      	ldr	r3, [pc, #180]	; (14168 <updateKalman+0x1c8>)
   140b2:	1c10      	adds	r0, r2, #0
   140b4:	4798      	blx	r3
   140b6:	0003      	movs	r3, r0
   140b8:	17d9      	asrs	r1, r3, #31
   140ba:	185a      	adds	r2, r3, r1
   140bc:	404a      	eors	r2, r1
   140be:	4b2b      	ldr	r3, [pc, #172]	; (1416c <updateKalman+0x1cc>)
   140c0:	0010      	movs	r0, r2
   140c2:	4798      	blx	r3
   140c4:	4b2a      	ldr	r3, [pc, #168]	; (14170 <updateKalman+0x1d0>)
   140c6:	683a      	ldr	r2, [r7, #0]
   140c8:	0092      	lsls	r2, r2, #2
   140ca:	58d2      	ldr	r2, [r2, r3]
   140cc:	4b21      	ldr	r3, [pc, #132]	; (14154 <updateKalman+0x1b4>)
   140ce:	1c11      	adds	r1, r2, #0
   140d0:	4798      	blx	r3
   140d2:	1c03      	adds	r3, r0, #0
   140d4:	1c1a      	adds	r2, r3, #0
   140d6:	4b18      	ldr	r3, [pc, #96]	; (14138 <updateKalman+0x198>)
   140d8:	1c10      	adds	r0, r2, #0
   140da:	4798      	blx	r3
   140dc:	0002      	movs	r2, r0
   140de:	000b      	movs	r3, r1
   140e0:	4c24      	ldr	r4, [pc, #144]	; (14174 <updateKalman+0x1d4>)
   140e2:	0028      	movs	r0, r5
   140e4:	0031      	movs	r1, r6
   140e6:	47a0      	blx	r4
   140e8:	0003      	movs	r3, r0
   140ea:	000c      	movs	r4, r1
   140ec:	0019      	movs	r1, r3
   140ee:	0022      	movs	r2, r4
   140f0:	4b21      	ldr	r3, [pc, #132]	; (14178 <updateKalman+0x1d8>)
   140f2:	0008      	movs	r0, r1
   140f4:	0011      	movs	r1, r2
   140f6:	4798      	blx	r3
   140f8:	1c01      	adds	r1, r0, #0
   140fa:	4b0a      	ldr	r3, [pc, #40]	; (14124 <updateKalman+0x184>)
   140fc:	683a      	ldr	r2, [r7, #0]
   140fe:	0092      	lsls	r2, r2, #2
   14100:	50d1      	str	r1, [r2, r3]
	  last_estimate[kalmanIndex]=current_estimate[kalmanIndex];
   14102:	4b15      	ldr	r3, [pc, #84]	; (14158 <updateKalman+0x1b8>)
   14104:	683a      	ldr	r2, [r7, #0]
   14106:	0092      	lsls	r2, r2, #2
   14108:	58d1      	ldr	r1, [r2, r3]
   1410a:	4b10      	ldr	r3, [pc, #64]	; (1414c <updateKalman+0x1ac>)
   1410c:	683a      	ldr	r2, [r7, #0]
   1410e:	0092      	lsls	r2, r2, #2
   14110:	50d1      	str	r1, [r2, r3]

	  return current_estimate[kalmanIndex];
   14112:	4b11      	ldr	r3, [pc, #68]	; (14158 <updateKalman+0x1b8>)
   14114:	683a      	ldr	r2, [r7, #0]
   14116:	0092      	lsls	r2, r2, #2
   14118:	58d3      	ldr	r3, [r2, r3]
   1411a:	1c18      	adds	r0, r3, #0
   1411c:	46bd      	mov	sp, r7
   1411e:	b003      	add	sp, #12
   14120:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14122:	46c0      	nop			; (mov r8, r8)
   14124:	200009ac 	.word	0x200009ac
   14128:	20000c68 	.word	0x20000c68
   1412c:	00014749 	.word	0x00014749
   14130:	00014a6d 	.word	0x00014a6d
   14134:	20000ed0 	.word	0x20000ed0
   14138:	00017041 	.word	0x00017041
   1413c:	000145ed 	.word	0x000145ed
   14140:	eb851eb8 	.word	0xeb851eb8
   14144:	3f8eb851 	.word	0x3f8eb851
   14148:	3c75c28f 	.word	0x3c75c28f
   1414c:	200008f4 	.word	0x200008f4
   14150:	0001508d 	.word	0x0001508d
   14154:	00014e4d 	.word	0x00014e4d
   14158:	20000a24 	.word	0x20000a24
   1415c:	000168b9 	.word	0x000168b9
   14160:	3ff00000 	.word	0x3ff00000
   14164:	000163b9 	.word	0x000163b9
   14168:	000153c5 	.word	0x000153c5
   1416c:	00015405 	.word	0x00015405
   14170:	20000f9c 	.word	0x20000f9c
   14174:	00015531 	.word	0x00015531
   14178:	000170e5 	.word	0x000170e5

0001417c <ldexpf>:
   1417c:	b570      	push	{r4, r5, r6, lr}
   1417e:	1c04      	adds	r4, r0, #0
   14180:	000d      	movs	r5, r1
   14182:	f000 f889 	bl	14298 <finitef>
   14186:	2800      	cmp	r0, #0
   14188:	d005      	beq.n	14196 <ldexpf+0x1a>
   1418a:	2100      	movs	r1, #0
   1418c:	1c20      	adds	r0, r4, #0
   1418e:	f000 fa4d 	bl	1462c <__aeabi_fcmpeq>
   14192:	2800      	cmp	r0, #0
   14194:	d001      	beq.n	1419a <ldexpf+0x1e>
   14196:	1c20      	adds	r0, r4, #0
   14198:	bd70      	pop	{r4, r5, r6, pc}
   1419a:	1c20      	adds	r0, r4, #0
   1419c:	0029      	movs	r1, r5
   1419e:	f000 f811 	bl	141c4 <scalbnf>
   141a2:	1c04      	adds	r4, r0, #0
   141a4:	f000 f878 	bl	14298 <finitef>
   141a8:	2800      	cmp	r0, #0
   141aa:	d005      	beq.n	141b8 <ldexpf+0x3c>
   141ac:	2100      	movs	r1, #0
   141ae:	1c20      	adds	r0, r4, #0
   141b0:	f000 fa3c 	bl	1462c <__aeabi_fcmpeq>
   141b4:	2800      	cmp	r0, #0
   141b6:	d0ee      	beq.n	14196 <ldexpf+0x1a>
   141b8:	f003 f83c 	bl	17234 <__errno>
   141bc:	2322      	movs	r3, #34	; 0x22
   141be:	6003      	str	r3, [r0, #0]
   141c0:	e7e9      	b.n	14196 <ldexpf+0x1a>
   141c2:	46c0      	nop			; (mov r8, r8)

000141c4 <scalbnf>:
   141c4:	0043      	lsls	r3, r0, #1
   141c6:	b570      	push	{r4, r5, r6, lr}
   141c8:	1c02      	adds	r2, r0, #0
   141ca:	000c      	movs	r4, r1
   141cc:	0005      	movs	r5, r0
   141ce:	0859      	lsrs	r1, r3, #1
   141d0:	d00f      	beq.n	141f2 <scalbnf+0x2e>
   141d2:	4e27      	ldr	r6, [pc, #156]	; (14270 <scalbnf+0xac>)
   141d4:	42b1      	cmp	r1, r6
   141d6:	d80d      	bhi.n	141f4 <scalbnf+0x30>
   141d8:	4826      	ldr	r0, [pc, #152]	; (14274 <scalbnf+0xb0>)
   141da:	4281      	cmp	r1, r0
   141dc:	d90e      	bls.n	141fc <scalbnf+0x38>
   141de:	0e1b      	lsrs	r3, r3, #24
   141e0:	191b      	adds	r3, r3, r4
   141e2:	2bfe      	cmp	r3, #254	; 0xfe
   141e4:	dc2a      	bgt.n	1423c <scalbnf+0x78>
   141e6:	2b00      	cmp	r3, #0
   141e8:	dd16      	ble.n	14218 <scalbnf+0x54>
   141ea:	4823      	ldr	r0, [pc, #140]	; (14278 <scalbnf+0xb4>)
   141ec:	05db      	lsls	r3, r3, #23
   141ee:	4028      	ands	r0, r5
   141f0:	4318      	orrs	r0, r3
   141f2:	bd70      	pop	{r4, r5, r6, pc}
   141f4:	1c01      	adds	r1, r0, #0
   141f6:	f000 faa7 	bl	14748 <__aeabi_fadd>
   141fa:	e7fa      	b.n	141f2 <scalbnf+0x2e>
   141fc:	2198      	movs	r1, #152	; 0x98
   141fe:	1c10      	adds	r0, r2, #0
   14200:	05c9      	lsls	r1, r1, #23
   14202:	f000 fe23 	bl	14e4c <__aeabi_fmul>
   14206:	4b1d      	ldr	r3, [pc, #116]	; (1427c <scalbnf+0xb8>)
   14208:	1c02      	adds	r2, r0, #0
   1420a:	429c      	cmp	r4, r3
   1420c:	db12      	blt.n	14234 <scalbnf+0x70>
   1420e:	0043      	lsls	r3, r0, #1
   14210:	0e1b      	lsrs	r3, r3, #24
   14212:	0005      	movs	r5, r0
   14214:	3b19      	subs	r3, #25
   14216:	e7e3      	b.n	141e0 <scalbnf+0x1c>
   14218:	0019      	movs	r1, r3
   1421a:	3116      	adds	r1, #22
   1421c:	da16      	bge.n	1424c <scalbnf+0x88>
   1421e:	4b18      	ldr	r3, [pc, #96]	; (14280 <scalbnf+0xbc>)
   14220:	1c11      	adds	r1, r2, #0
   14222:	429c      	cmp	r4, r3
   14224:	dd1c      	ble.n	14260 <scalbnf+0x9c>
   14226:	4817      	ldr	r0, [pc, #92]	; (14284 <scalbnf+0xc0>)
   14228:	f000 f830 	bl	1428c <copysignf>
   1422c:	4915      	ldr	r1, [pc, #84]	; (14284 <scalbnf+0xc0>)
   1422e:	f000 fe0d 	bl	14e4c <__aeabi_fmul>
   14232:	e7de      	b.n	141f2 <scalbnf+0x2e>
   14234:	4914      	ldr	r1, [pc, #80]	; (14288 <scalbnf+0xc4>)
   14236:	f000 fe09 	bl	14e4c <__aeabi_fmul>
   1423a:	e7da      	b.n	141f2 <scalbnf+0x2e>
   1423c:	1c11      	adds	r1, r2, #0
   1423e:	4811      	ldr	r0, [pc, #68]	; (14284 <scalbnf+0xc0>)
   14240:	f000 f824 	bl	1428c <copysignf>
   14244:	490f      	ldr	r1, [pc, #60]	; (14284 <scalbnf+0xc0>)
   14246:	f000 fe01 	bl	14e4c <__aeabi_fmul>
   1424a:	e7d2      	b.n	141f2 <scalbnf+0x2e>
   1424c:	21cc      	movs	r1, #204	; 0xcc
   1424e:	3319      	adds	r3, #25
   14250:	05d8      	lsls	r0, r3, #23
   14252:	4b09      	ldr	r3, [pc, #36]	; (14278 <scalbnf+0xb4>)
   14254:	0589      	lsls	r1, r1, #22
   14256:	401d      	ands	r5, r3
   14258:	4328      	orrs	r0, r5
   1425a:	f000 fdf7 	bl	14e4c <__aeabi_fmul>
   1425e:	e7c8      	b.n	141f2 <scalbnf+0x2e>
   14260:	4809      	ldr	r0, [pc, #36]	; (14288 <scalbnf+0xc4>)
   14262:	f000 f813 	bl	1428c <copysignf>
   14266:	4908      	ldr	r1, [pc, #32]	; (14288 <scalbnf+0xc4>)
   14268:	f000 fdf0 	bl	14e4c <__aeabi_fmul>
   1426c:	e7c1      	b.n	141f2 <scalbnf+0x2e>
   1426e:	46c0      	nop			; (mov r8, r8)
   14270:	7f7fffff 	.word	0x7f7fffff
   14274:	007fffff 	.word	0x007fffff
   14278:	807fffff 	.word	0x807fffff
   1427c:	ffff3cb0 	.word	0xffff3cb0
   14280:	0000c350 	.word	0x0000c350
   14284:	7149f2ca 	.word	0x7149f2ca
   14288:	0da24260 	.word	0x0da24260

0001428c <copysignf>:
   1428c:	0040      	lsls	r0, r0, #1
   1428e:	0fc9      	lsrs	r1, r1, #31
   14290:	07c9      	lsls	r1, r1, #31
   14292:	0840      	lsrs	r0, r0, #1
   14294:	4308      	orrs	r0, r1
   14296:	4770      	bx	lr

00014298 <finitef>:
   14298:	0043      	lsls	r3, r0, #1
   1429a:	2000      	movs	r0, #0
   1429c:	4a02      	ldr	r2, [pc, #8]	; (142a8 <finitef+0x10>)
   1429e:	085b      	lsrs	r3, r3, #1
   142a0:	429a      	cmp	r2, r3
   142a2:	4140      	adcs	r0, r0
   142a4:	4770      	bx	lr
   142a6:	46c0      	nop			; (mov r8, r8)
   142a8:	7f7fffff 	.word	0x7f7fffff

000142ac <__udivsi3>:
   142ac:	2200      	movs	r2, #0
   142ae:	0843      	lsrs	r3, r0, #1
   142b0:	428b      	cmp	r3, r1
   142b2:	d374      	bcc.n	1439e <__udivsi3+0xf2>
   142b4:	0903      	lsrs	r3, r0, #4
   142b6:	428b      	cmp	r3, r1
   142b8:	d35f      	bcc.n	1437a <__udivsi3+0xce>
   142ba:	0a03      	lsrs	r3, r0, #8
   142bc:	428b      	cmp	r3, r1
   142be:	d344      	bcc.n	1434a <__udivsi3+0x9e>
   142c0:	0b03      	lsrs	r3, r0, #12
   142c2:	428b      	cmp	r3, r1
   142c4:	d328      	bcc.n	14318 <__udivsi3+0x6c>
   142c6:	0c03      	lsrs	r3, r0, #16
   142c8:	428b      	cmp	r3, r1
   142ca:	d30d      	bcc.n	142e8 <__udivsi3+0x3c>
   142cc:	22ff      	movs	r2, #255	; 0xff
   142ce:	0209      	lsls	r1, r1, #8
   142d0:	ba12      	rev	r2, r2
   142d2:	0c03      	lsrs	r3, r0, #16
   142d4:	428b      	cmp	r3, r1
   142d6:	d302      	bcc.n	142de <__udivsi3+0x32>
   142d8:	1212      	asrs	r2, r2, #8
   142da:	0209      	lsls	r1, r1, #8
   142dc:	d065      	beq.n	143aa <__udivsi3+0xfe>
   142de:	0b03      	lsrs	r3, r0, #12
   142e0:	428b      	cmp	r3, r1
   142e2:	d319      	bcc.n	14318 <__udivsi3+0x6c>
   142e4:	e000      	b.n	142e8 <__udivsi3+0x3c>
   142e6:	0a09      	lsrs	r1, r1, #8
   142e8:	0bc3      	lsrs	r3, r0, #15
   142ea:	428b      	cmp	r3, r1
   142ec:	d301      	bcc.n	142f2 <__udivsi3+0x46>
   142ee:	03cb      	lsls	r3, r1, #15
   142f0:	1ac0      	subs	r0, r0, r3
   142f2:	4152      	adcs	r2, r2
   142f4:	0b83      	lsrs	r3, r0, #14
   142f6:	428b      	cmp	r3, r1
   142f8:	d301      	bcc.n	142fe <__udivsi3+0x52>
   142fa:	038b      	lsls	r3, r1, #14
   142fc:	1ac0      	subs	r0, r0, r3
   142fe:	4152      	adcs	r2, r2
   14300:	0b43      	lsrs	r3, r0, #13
   14302:	428b      	cmp	r3, r1
   14304:	d301      	bcc.n	1430a <__udivsi3+0x5e>
   14306:	034b      	lsls	r3, r1, #13
   14308:	1ac0      	subs	r0, r0, r3
   1430a:	4152      	adcs	r2, r2
   1430c:	0b03      	lsrs	r3, r0, #12
   1430e:	428b      	cmp	r3, r1
   14310:	d301      	bcc.n	14316 <__udivsi3+0x6a>
   14312:	030b      	lsls	r3, r1, #12
   14314:	1ac0      	subs	r0, r0, r3
   14316:	4152      	adcs	r2, r2
   14318:	0ac3      	lsrs	r3, r0, #11
   1431a:	428b      	cmp	r3, r1
   1431c:	d301      	bcc.n	14322 <__udivsi3+0x76>
   1431e:	02cb      	lsls	r3, r1, #11
   14320:	1ac0      	subs	r0, r0, r3
   14322:	4152      	adcs	r2, r2
   14324:	0a83      	lsrs	r3, r0, #10
   14326:	428b      	cmp	r3, r1
   14328:	d301      	bcc.n	1432e <__udivsi3+0x82>
   1432a:	028b      	lsls	r3, r1, #10
   1432c:	1ac0      	subs	r0, r0, r3
   1432e:	4152      	adcs	r2, r2
   14330:	0a43      	lsrs	r3, r0, #9
   14332:	428b      	cmp	r3, r1
   14334:	d301      	bcc.n	1433a <__udivsi3+0x8e>
   14336:	024b      	lsls	r3, r1, #9
   14338:	1ac0      	subs	r0, r0, r3
   1433a:	4152      	adcs	r2, r2
   1433c:	0a03      	lsrs	r3, r0, #8
   1433e:	428b      	cmp	r3, r1
   14340:	d301      	bcc.n	14346 <__udivsi3+0x9a>
   14342:	020b      	lsls	r3, r1, #8
   14344:	1ac0      	subs	r0, r0, r3
   14346:	4152      	adcs	r2, r2
   14348:	d2cd      	bcs.n	142e6 <__udivsi3+0x3a>
   1434a:	09c3      	lsrs	r3, r0, #7
   1434c:	428b      	cmp	r3, r1
   1434e:	d301      	bcc.n	14354 <__udivsi3+0xa8>
   14350:	01cb      	lsls	r3, r1, #7
   14352:	1ac0      	subs	r0, r0, r3
   14354:	4152      	adcs	r2, r2
   14356:	0983      	lsrs	r3, r0, #6
   14358:	428b      	cmp	r3, r1
   1435a:	d301      	bcc.n	14360 <__udivsi3+0xb4>
   1435c:	018b      	lsls	r3, r1, #6
   1435e:	1ac0      	subs	r0, r0, r3
   14360:	4152      	adcs	r2, r2
   14362:	0943      	lsrs	r3, r0, #5
   14364:	428b      	cmp	r3, r1
   14366:	d301      	bcc.n	1436c <__udivsi3+0xc0>
   14368:	014b      	lsls	r3, r1, #5
   1436a:	1ac0      	subs	r0, r0, r3
   1436c:	4152      	adcs	r2, r2
   1436e:	0903      	lsrs	r3, r0, #4
   14370:	428b      	cmp	r3, r1
   14372:	d301      	bcc.n	14378 <__udivsi3+0xcc>
   14374:	010b      	lsls	r3, r1, #4
   14376:	1ac0      	subs	r0, r0, r3
   14378:	4152      	adcs	r2, r2
   1437a:	08c3      	lsrs	r3, r0, #3
   1437c:	428b      	cmp	r3, r1
   1437e:	d301      	bcc.n	14384 <__udivsi3+0xd8>
   14380:	00cb      	lsls	r3, r1, #3
   14382:	1ac0      	subs	r0, r0, r3
   14384:	4152      	adcs	r2, r2
   14386:	0883      	lsrs	r3, r0, #2
   14388:	428b      	cmp	r3, r1
   1438a:	d301      	bcc.n	14390 <__udivsi3+0xe4>
   1438c:	008b      	lsls	r3, r1, #2
   1438e:	1ac0      	subs	r0, r0, r3
   14390:	4152      	adcs	r2, r2
   14392:	0843      	lsrs	r3, r0, #1
   14394:	428b      	cmp	r3, r1
   14396:	d301      	bcc.n	1439c <__udivsi3+0xf0>
   14398:	004b      	lsls	r3, r1, #1
   1439a:	1ac0      	subs	r0, r0, r3
   1439c:	4152      	adcs	r2, r2
   1439e:	1a41      	subs	r1, r0, r1
   143a0:	d200      	bcs.n	143a4 <__udivsi3+0xf8>
   143a2:	4601      	mov	r1, r0
   143a4:	4152      	adcs	r2, r2
   143a6:	4610      	mov	r0, r2
   143a8:	4770      	bx	lr
   143aa:	e7ff      	b.n	143ac <__udivsi3+0x100>
   143ac:	b501      	push	{r0, lr}
   143ae:	2000      	movs	r0, #0
   143b0:	f000 f8f0 	bl	14594 <__aeabi_idiv0>
   143b4:	bd02      	pop	{r1, pc}
   143b6:	46c0      	nop			; (mov r8, r8)

000143b8 <__aeabi_uidivmod>:
   143b8:	2900      	cmp	r1, #0
   143ba:	d0f7      	beq.n	143ac <__udivsi3+0x100>
   143bc:	e776      	b.n	142ac <__udivsi3>
   143be:	4770      	bx	lr

000143c0 <__divsi3>:
   143c0:	4603      	mov	r3, r0
   143c2:	430b      	orrs	r3, r1
   143c4:	d47f      	bmi.n	144c6 <__divsi3+0x106>
   143c6:	2200      	movs	r2, #0
   143c8:	0843      	lsrs	r3, r0, #1
   143ca:	428b      	cmp	r3, r1
   143cc:	d374      	bcc.n	144b8 <__divsi3+0xf8>
   143ce:	0903      	lsrs	r3, r0, #4
   143d0:	428b      	cmp	r3, r1
   143d2:	d35f      	bcc.n	14494 <__divsi3+0xd4>
   143d4:	0a03      	lsrs	r3, r0, #8
   143d6:	428b      	cmp	r3, r1
   143d8:	d344      	bcc.n	14464 <__divsi3+0xa4>
   143da:	0b03      	lsrs	r3, r0, #12
   143dc:	428b      	cmp	r3, r1
   143de:	d328      	bcc.n	14432 <__divsi3+0x72>
   143e0:	0c03      	lsrs	r3, r0, #16
   143e2:	428b      	cmp	r3, r1
   143e4:	d30d      	bcc.n	14402 <__divsi3+0x42>
   143e6:	22ff      	movs	r2, #255	; 0xff
   143e8:	0209      	lsls	r1, r1, #8
   143ea:	ba12      	rev	r2, r2
   143ec:	0c03      	lsrs	r3, r0, #16
   143ee:	428b      	cmp	r3, r1
   143f0:	d302      	bcc.n	143f8 <__divsi3+0x38>
   143f2:	1212      	asrs	r2, r2, #8
   143f4:	0209      	lsls	r1, r1, #8
   143f6:	d065      	beq.n	144c4 <__divsi3+0x104>
   143f8:	0b03      	lsrs	r3, r0, #12
   143fa:	428b      	cmp	r3, r1
   143fc:	d319      	bcc.n	14432 <__divsi3+0x72>
   143fe:	e000      	b.n	14402 <__divsi3+0x42>
   14400:	0a09      	lsrs	r1, r1, #8
   14402:	0bc3      	lsrs	r3, r0, #15
   14404:	428b      	cmp	r3, r1
   14406:	d301      	bcc.n	1440c <__divsi3+0x4c>
   14408:	03cb      	lsls	r3, r1, #15
   1440a:	1ac0      	subs	r0, r0, r3
   1440c:	4152      	adcs	r2, r2
   1440e:	0b83      	lsrs	r3, r0, #14
   14410:	428b      	cmp	r3, r1
   14412:	d301      	bcc.n	14418 <__divsi3+0x58>
   14414:	038b      	lsls	r3, r1, #14
   14416:	1ac0      	subs	r0, r0, r3
   14418:	4152      	adcs	r2, r2
   1441a:	0b43      	lsrs	r3, r0, #13
   1441c:	428b      	cmp	r3, r1
   1441e:	d301      	bcc.n	14424 <__divsi3+0x64>
   14420:	034b      	lsls	r3, r1, #13
   14422:	1ac0      	subs	r0, r0, r3
   14424:	4152      	adcs	r2, r2
   14426:	0b03      	lsrs	r3, r0, #12
   14428:	428b      	cmp	r3, r1
   1442a:	d301      	bcc.n	14430 <__divsi3+0x70>
   1442c:	030b      	lsls	r3, r1, #12
   1442e:	1ac0      	subs	r0, r0, r3
   14430:	4152      	adcs	r2, r2
   14432:	0ac3      	lsrs	r3, r0, #11
   14434:	428b      	cmp	r3, r1
   14436:	d301      	bcc.n	1443c <__divsi3+0x7c>
   14438:	02cb      	lsls	r3, r1, #11
   1443a:	1ac0      	subs	r0, r0, r3
   1443c:	4152      	adcs	r2, r2
   1443e:	0a83      	lsrs	r3, r0, #10
   14440:	428b      	cmp	r3, r1
   14442:	d301      	bcc.n	14448 <__divsi3+0x88>
   14444:	028b      	lsls	r3, r1, #10
   14446:	1ac0      	subs	r0, r0, r3
   14448:	4152      	adcs	r2, r2
   1444a:	0a43      	lsrs	r3, r0, #9
   1444c:	428b      	cmp	r3, r1
   1444e:	d301      	bcc.n	14454 <__divsi3+0x94>
   14450:	024b      	lsls	r3, r1, #9
   14452:	1ac0      	subs	r0, r0, r3
   14454:	4152      	adcs	r2, r2
   14456:	0a03      	lsrs	r3, r0, #8
   14458:	428b      	cmp	r3, r1
   1445a:	d301      	bcc.n	14460 <__divsi3+0xa0>
   1445c:	020b      	lsls	r3, r1, #8
   1445e:	1ac0      	subs	r0, r0, r3
   14460:	4152      	adcs	r2, r2
   14462:	d2cd      	bcs.n	14400 <__divsi3+0x40>
   14464:	09c3      	lsrs	r3, r0, #7
   14466:	428b      	cmp	r3, r1
   14468:	d301      	bcc.n	1446e <__divsi3+0xae>
   1446a:	01cb      	lsls	r3, r1, #7
   1446c:	1ac0      	subs	r0, r0, r3
   1446e:	4152      	adcs	r2, r2
   14470:	0983      	lsrs	r3, r0, #6
   14472:	428b      	cmp	r3, r1
   14474:	d301      	bcc.n	1447a <__divsi3+0xba>
   14476:	018b      	lsls	r3, r1, #6
   14478:	1ac0      	subs	r0, r0, r3
   1447a:	4152      	adcs	r2, r2
   1447c:	0943      	lsrs	r3, r0, #5
   1447e:	428b      	cmp	r3, r1
   14480:	d301      	bcc.n	14486 <__divsi3+0xc6>
   14482:	014b      	lsls	r3, r1, #5
   14484:	1ac0      	subs	r0, r0, r3
   14486:	4152      	adcs	r2, r2
   14488:	0903      	lsrs	r3, r0, #4
   1448a:	428b      	cmp	r3, r1
   1448c:	d301      	bcc.n	14492 <__divsi3+0xd2>
   1448e:	010b      	lsls	r3, r1, #4
   14490:	1ac0      	subs	r0, r0, r3
   14492:	4152      	adcs	r2, r2
   14494:	08c3      	lsrs	r3, r0, #3
   14496:	428b      	cmp	r3, r1
   14498:	d301      	bcc.n	1449e <__divsi3+0xde>
   1449a:	00cb      	lsls	r3, r1, #3
   1449c:	1ac0      	subs	r0, r0, r3
   1449e:	4152      	adcs	r2, r2
   144a0:	0883      	lsrs	r3, r0, #2
   144a2:	428b      	cmp	r3, r1
   144a4:	d301      	bcc.n	144aa <__divsi3+0xea>
   144a6:	008b      	lsls	r3, r1, #2
   144a8:	1ac0      	subs	r0, r0, r3
   144aa:	4152      	adcs	r2, r2
   144ac:	0843      	lsrs	r3, r0, #1
   144ae:	428b      	cmp	r3, r1
   144b0:	d301      	bcc.n	144b6 <__divsi3+0xf6>
   144b2:	004b      	lsls	r3, r1, #1
   144b4:	1ac0      	subs	r0, r0, r3
   144b6:	4152      	adcs	r2, r2
   144b8:	1a41      	subs	r1, r0, r1
   144ba:	d200      	bcs.n	144be <__divsi3+0xfe>
   144bc:	4601      	mov	r1, r0
   144be:	4152      	adcs	r2, r2
   144c0:	4610      	mov	r0, r2
   144c2:	4770      	bx	lr
   144c4:	e05d      	b.n	14582 <__divsi3+0x1c2>
   144c6:	0fca      	lsrs	r2, r1, #31
   144c8:	d000      	beq.n	144cc <__divsi3+0x10c>
   144ca:	4249      	negs	r1, r1
   144cc:	1003      	asrs	r3, r0, #32
   144ce:	d300      	bcc.n	144d2 <__divsi3+0x112>
   144d0:	4240      	negs	r0, r0
   144d2:	4053      	eors	r3, r2
   144d4:	2200      	movs	r2, #0
   144d6:	469c      	mov	ip, r3
   144d8:	0903      	lsrs	r3, r0, #4
   144da:	428b      	cmp	r3, r1
   144dc:	d32d      	bcc.n	1453a <__divsi3+0x17a>
   144de:	0a03      	lsrs	r3, r0, #8
   144e0:	428b      	cmp	r3, r1
   144e2:	d312      	bcc.n	1450a <__divsi3+0x14a>
   144e4:	22fc      	movs	r2, #252	; 0xfc
   144e6:	0189      	lsls	r1, r1, #6
   144e8:	ba12      	rev	r2, r2
   144ea:	0a03      	lsrs	r3, r0, #8
   144ec:	428b      	cmp	r3, r1
   144ee:	d30c      	bcc.n	1450a <__divsi3+0x14a>
   144f0:	0189      	lsls	r1, r1, #6
   144f2:	1192      	asrs	r2, r2, #6
   144f4:	428b      	cmp	r3, r1
   144f6:	d308      	bcc.n	1450a <__divsi3+0x14a>
   144f8:	0189      	lsls	r1, r1, #6
   144fa:	1192      	asrs	r2, r2, #6
   144fc:	428b      	cmp	r3, r1
   144fe:	d304      	bcc.n	1450a <__divsi3+0x14a>
   14500:	0189      	lsls	r1, r1, #6
   14502:	d03a      	beq.n	1457a <__divsi3+0x1ba>
   14504:	1192      	asrs	r2, r2, #6
   14506:	e000      	b.n	1450a <__divsi3+0x14a>
   14508:	0989      	lsrs	r1, r1, #6
   1450a:	09c3      	lsrs	r3, r0, #7
   1450c:	428b      	cmp	r3, r1
   1450e:	d301      	bcc.n	14514 <__divsi3+0x154>
   14510:	01cb      	lsls	r3, r1, #7
   14512:	1ac0      	subs	r0, r0, r3
   14514:	4152      	adcs	r2, r2
   14516:	0983      	lsrs	r3, r0, #6
   14518:	428b      	cmp	r3, r1
   1451a:	d301      	bcc.n	14520 <__divsi3+0x160>
   1451c:	018b      	lsls	r3, r1, #6
   1451e:	1ac0      	subs	r0, r0, r3
   14520:	4152      	adcs	r2, r2
   14522:	0943      	lsrs	r3, r0, #5
   14524:	428b      	cmp	r3, r1
   14526:	d301      	bcc.n	1452c <__divsi3+0x16c>
   14528:	014b      	lsls	r3, r1, #5
   1452a:	1ac0      	subs	r0, r0, r3
   1452c:	4152      	adcs	r2, r2
   1452e:	0903      	lsrs	r3, r0, #4
   14530:	428b      	cmp	r3, r1
   14532:	d301      	bcc.n	14538 <__divsi3+0x178>
   14534:	010b      	lsls	r3, r1, #4
   14536:	1ac0      	subs	r0, r0, r3
   14538:	4152      	adcs	r2, r2
   1453a:	08c3      	lsrs	r3, r0, #3
   1453c:	428b      	cmp	r3, r1
   1453e:	d301      	bcc.n	14544 <__divsi3+0x184>
   14540:	00cb      	lsls	r3, r1, #3
   14542:	1ac0      	subs	r0, r0, r3
   14544:	4152      	adcs	r2, r2
   14546:	0883      	lsrs	r3, r0, #2
   14548:	428b      	cmp	r3, r1
   1454a:	d301      	bcc.n	14550 <__divsi3+0x190>
   1454c:	008b      	lsls	r3, r1, #2
   1454e:	1ac0      	subs	r0, r0, r3
   14550:	4152      	adcs	r2, r2
   14552:	d2d9      	bcs.n	14508 <__divsi3+0x148>
   14554:	0843      	lsrs	r3, r0, #1
   14556:	428b      	cmp	r3, r1
   14558:	d301      	bcc.n	1455e <__divsi3+0x19e>
   1455a:	004b      	lsls	r3, r1, #1
   1455c:	1ac0      	subs	r0, r0, r3
   1455e:	4152      	adcs	r2, r2
   14560:	1a41      	subs	r1, r0, r1
   14562:	d200      	bcs.n	14566 <__divsi3+0x1a6>
   14564:	4601      	mov	r1, r0
   14566:	4663      	mov	r3, ip
   14568:	4152      	adcs	r2, r2
   1456a:	105b      	asrs	r3, r3, #1
   1456c:	4610      	mov	r0, r2
   1456e:	d301      	bcc.n	14574 <__divsi3+0x1b4>
   14570:	4240      	negs	r0, r0
   14572:	2b00      	cmp	r3, #0
   14574:	d500      	bpl.n	14578 <__divsi3+0x1b8>
   14576:	4249      	negs	r1, r1
   14578:	4770      	bx	lr
   1457a:	4663      	mov	r3, ip
   1457c:	105b      	asrs	r3, r3, #1
   1457e:	d300      	bcc.n	14582 <__divsi3+0x1c2>
   14580:	4240      	negs	r0, r0
   14582:	b501      	push	{r0, lr}
   14584:	2000      	movs	r0, #0
   14586:	f000 f805 	bl	14594 <__aeabi_idiv0>
   1458a:	bd02      	pop	{r1, pc}

0001458c <__aeabi_idivmod>:
   1458c:	2900      	cmp	r1, #0
   1458e:	d0f8      	beq.n	14582 <__divsi3+0x1c2>
   14590:	e716      	b.n	143c0 <__divsi3>
   14592:	4770      	bx	lr

00014594 <__aeabi_idiv0>:
   14594:	4770      	bx	lr
   14596:	46c0      	nop			; (mov r8, r8)

00014598 <__aeabi_cdrcmple>:
   14598:	4684      	mov	ip, r0
   1459a:	1c10      	adds	r0, r2, #0
   1459c:	4662      	mov	r2, ip
   1459e:	468c      	mov	ip, r1
   145a0:	1c19      	adds	r1, r3, #0
   145a2:	4663      	mov	r3, ip
   145a4:	e000      	b.n	145a8 <__aeabi_cdcmpeq>
   145a6:	46c0      	nop			; (mov r8, r8)

000145a8 <__aeabi_cdcmpeq>:
   145a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   145aa:	f001 fea3 	bl	162f4 <__ledf2>
   145ae:	2800      	cmp	r0, #0
   145b0:	d401      	bmi.n	145b6 <__aeabi_cdcmpeq+0xe>
   145b2:	2100      	movs	r1, #0
   145b4:	42c8      	cmn	r0, r1
   145b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000145b8 <__aeabi_dcmpeq>:
   145b8:	b510      	push	{r4, lr}
   145ba:	f001 fdfd 	bl	161b8 <__eqdf2>
   145be:	4240      	negs	r0, r0
   145c0:	3001      	adds	r0, #1
   145c2:	bd10      	pop	{r4, pc}

000145c4 <__aeabi_dcmplt>:
   145c4:	b510      	push	{r4, lr}
   145c6:	f001 fe95 	bl	162f4 <__ledf2>
   145ca:	2800      	cmp	r0, #0
   145cc:	db01      	blt.n	145d2 <__aeabi_dcmplt+0xe>
   145ce:	2000      	movs	r0, #0
   145d0:	bd10      	pop	{r4, pc}
   145d2:	2001      	movs	r0, #1
   145d4:	bd10      	pop	{r4, pc}
   145d6:	46c0      	nop			; (mov r8, r8)

000145d8 <__aeabi_dcmple>:
   145d8:	b510      	push	{r4, lr}
   145da:	f001 fe8b 	bl	162f4 <__ledf2>
   145de:	2800      	cmp	r0, #0
   145e0:	dd01      	ble.n	145e6 <__aeabi_dcmple+0xe>
   145e2:	2000      	movs	r0, #0
   145e4:	bd10      	pop	{r4, pc}
   145e6:	2001      	movs	r0, #1
   145e8:	bd10      	pop	{r4, pc}
   145ea:	46c0      	nop			; (mov r8, r8)

000145ec <__aeabi_dcmpgt>:
   145ec:	b510      	push	{r4, lr}
   145ee:	f001 fe1d 	bl	1622c <__gedf2>
   145f2:	2800      	cmp	r0, #0
   145f4:	dc01      	bgt.n	145fa <__aeabi_dcmpgt+0xe>
   145f6:	2000      	movs	r0, #0
   145f8:	bd10      	pop	{r4, pc}
   145fa:	2001      	movs	r0, #1
   145fc:	bd10      	pop	{r4, pc}
   145fe:	46c0      	nop			; (mov r8, r8)

00014600 <__aeabi_dcmpge>:
   14600:	b510      	push	{r4, lr}
   14602:	f001 fe13 	bl	1622c <__gedf2>
   14606:	2800      	cmp	r0, #0
   14608:	da01      	bge.n	1460e <__aeabi_dcmpge+0xe>
   1460a:	2000      	movs	r0, #0
   1460c:	bd10      	pop	{r4, pc}
   1460e:	2001      	movs	r0, #1
   14610:	bd10      	pop	{r4, pc}
   14612:	46c0      	nop			; (mov r8, r8)

00014614 <__aeabi_cfrcmple>:
   14614:	4684      	mov	ip, r0
   14616:	1c08      	adds	r0, r1, #0
   14618:	4661      	mov	r1, ip
   1461a:	e7ff      	b.n	1461c <__aeabi_cfcmpeq>

0001461c <__aeabi_cfcmpeq>:
   1461c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1461e:	f000 fbd3 	bl	14dc8 <__lesf2>
   14622:	2800      	cmp	r0, #0
   14624:	d401      	bmi.n	1462a <__aeabi_cfcmpeq+0xe>
   14626:	2100      	movs	r1, #0
   14628:	42c8      	cmn	r0, r1
   1462a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0001462c <__aeabi_fcmpeq>:
   1462c:	b510      	push	{r4, lr}
   1462e:	f000 fb65 	bl	14cfc <__eqsf2>
   14632:	4240      	negs	r0, r0
   14634:	3001      	adds	r0, #1
   14636:	bd10      	pop	{r4, pc}

00014638 <__aeabi_fcmplt>:
   14638:	b510      	push	{r4, lr}
   1463a:	f000 fbc5 	bl	14dc8 <__lesf2>
   1463e:	2800      	cmp	r0, #0
   14640:	db01      	blt.n	14646 <__aeabi_fcmplt+0xe>
   14642:	2000      	movs	r0, #0
   14644:	bd10      	pop	{r4, pc}
   14646:	2001      	movs	r0, #1
   14648:	bd10      	pop	{r4, pc}
   1464a:	46c0      	nop			; (mov r8, r8)

0001464c <__aeabi_fcmple>:
   1464c:	b510      	push	{r4, lr}
   1464e:	f000 fbbb 	bl	14dc8 <__lesf2>
   14652:	2800      	cmp	r0, #0
   14654:	dd01      	ble.n	1465a <__aeabi_fcmple+0xe>
   14656:	2000      	movs	r0, #0
   14658:	bd10      	pop	{r4, pc}
   1465a:	2001      	movs	r0, #1
   1465c:	bd10      	pop	{r4, pc}
   1465e:	46c0      	nop			; (mov r8, r8)

00014660 <__aeabi_fcmpgt>:
   14660:	b510      	push	{r4, lr}
   14662:	f000 fb71 	bl	14d48 <__gesf2>
   14666:	2800      	cmp	r0, #0
   14668:	dc01      	bgt.n	1466e <__aeabi_fcmpgt+0xe>
   1466a:	2000      	movs	r0, #0
   1466c:	bd10      	pop	{r4, pc}
   1466e:	2001      	movs	r0, #1
   14670:	bd10      	pop	{r4, pc}
   14672:	46c0      	nop			; (mov r8, r8)

00014674 <__aeabi_fcmpge>:
   14674:	b510      	push	{r4, lr}
   14676:	f000 fb67 	bl	14d48 <__gesf2>
   1467a:	2800      	cmp	r0, #0
   1467c:	da01      	bge.n	14682 <__aeabi_fcmpge+0xe>
   1467e:	2000      	movs	r0, #0
   14680:	bd10      	pop	{r4, pc}
   14682:	2001      	movs	r0, #1
   14684:	bd10      	pop	{r4, pc}
   14686:	46c0      	nop			; (mov r8, r8)

00014688 <__aeabi_lmul>:
   14688:	b5f0      	push	{r4, r5, r6, r7, lr}
   1468a:	46ce      	mov	lr, r9
   1468c:	4647      	mov	r7, r8
   1468e:	0415      	lsls	r5, r2, #16
   14690:	0c2d      	lsrs	r5, r5, #16
   14692:	002e      	movs	r6, r5
   14694:	b580      	push	{r7, lr}
   14696:	0407      	lsls	r7, r0, #16
   14698:	0c14      	lsrs	r4, r2, #16
   1469a:	0c3f      	lsrs	r7, r7, #16
   1469c:	4699      	mov	r9, r3
   1469e:	0c03      	lsrs	r3, r0, #16
   146a0:	437e      	muls	r6, r7
   146a2:	435d      	muls	r5, r3
   146a4:	4367      	muls	r7, r4
   146a6:	4363      	muls	r3, r4
   146a8:	197f      	adds	r7, r7, r5
   146aa:	0c34      	lsrs	r4, r6, #16
   146ac:	19e4      	adds	r4, r4, r7
   146ae:	469c      	mov	ip, r3
   146b0:	42a5      	cmp	r5, r4
   146b2:	d903      	bls.n	146bc <__aeabi_lmul+0x34>
   146b4:	2380      	movs	r3, #128	; 0x80
   146b6:	025b      	lsls	r3, r3, #9
   146b8:	4698      	mov	r8, r3
   146ba:	44c4      	add	ip, r8
   146bc:	464b      	mov	r3, r9
   146be:	4351      	muls	r1, r2
   146c0:	4343      	muls	r3, r0
   146c2:	0436      	lsls	r6, r6, #16
   146c4:	0c36      	lsrs	r6, r6, #16
   146c6:	0c25      	lsrs	r5, r4, #16
   146c8:	0424      	lsls	r4, r4, #16
   146ca:	4465      	add	r5, ip
   146cc:	19a4      	adds	r4, r4, r6
   146ce:	1859      	adds	r1, r3, r1
   146d0:	1949      	adds	r1, r1, r5
   146d2:	0020      	movs	r0, r4
   146d4:	bc0c      	pop	{r2, r3}
   146d6:	4690      	mov	r8, r2
   146d8:	4699      	mov	r9, r3
   146da:	bdf0      	pop	{r4, r5, r6, r7, pc}

000146dc <__aeabi_f2uiz>:
   146dc:	219e      	movs	r1, #158	; 0x9e
   146de:	b510      	push	{r4, lr}
   146e0:	05c9      	lsls	r1, r1, #23
   146e2:	1c04      	adds	r4, r0, #0
   146e4:	f7ff ffc6 	bl	14674 <__aeabi_fcmpge>
   146e8:	2800      	cmp	r0, #0
   146ea:	d103      	bne.n	146f4 <__aeabi_f2uiz+0x18>
   146ec:	1c20      	adds	r0, r4, #0
   146ee:	f000 fe69 	bl	153c4 <__aeabi_f2iz>
   146f2:	bd10      	pop	{r4, pc}
   146f4:	219e      	movs	r1, #158	; 0x9e
   146f6:	1c20      	adds	r0, r4, #0
   146f8:	05c9      	lsls	r1, r1, #23
   146fa:	f000 fcc7 	bl	1508c <__aeabi_fsub>
   146fe:	f000 fe61 	bl	153c4 <__aeabi_f2iz>
   14702:	2380      	movs	r3, #128	; 0x80
   14704:	061b      	lsls	r3, r3, #24
   14706:	469c      	mov	ip, r3
   14708:	4460      	add	r0, ip
   1470a:	e7f2      	b.n	146f2 <__aeabi_f2uiz+0x16>

0001470c <__aeabi_d2uiz>:
   1470c:	b570      	push	{r4, r5, r6, lr}
   1470e:	2200      	movs	r2, #0
   14710:	4b0c      	ldr	r3, [pc, #48]	; (14744 <__aeabi_d2uiz+0x38>)
   14712:	0004      	movs	r4, r0
   14714:	000d      	movs	r5, r1
   14716:	f7ff ff73 	bl	14600 <__aeabi_dcmpge>
   1471a:	2800      	cmp	r0, #0
   1471c:	d104      	bne.n	14728 <__aeabi_d2uiz+0x1c>
   1471e:	0020      	movs	r0, r4
   14720:	0029      	movs	r1, r5
   14722:	f002 fbdf 	bl	16ee4 <__aeabi_d2iz>
   14726:	bd70      	pop	{r4, r5, r6, pc}
   14728:	4b06      	ldr	r3, [pc, #24]	; (14744 <__aeabi_d2uiz+0x38>)
   1472a:	2200      	movs	r2, #0
   1472c:	0020      	movs	r0, r4
   1472e:	0029      	movs	r1, r5
   14730:	f002 f8c2 	bl	168b8 <__aeabi_dsub>
   14734:	f002 fbd6 	bl	16ee4 <__aeabi_d2iz>
   14738:	2380      	movs	r3, #128	; 0x80
   1473a:	061b      	lsls	r3, r3, #24
   1473c:	469c      	mov	ip, r3
   1473e:	4460      	add	r0, ip
   14740:	e7f1      	b.n	14726 <__aeabi_d2uiz+0x1a>
   14742:	46c0      	nop			; (mov r8, r8)
   14744:	41e00000 	.word	0x41e00000

00014748 <__aeabi_fadd>:
   14748:	b5f0      	push	{r4, r5, r6, r7, lr}
   1474a:	46c6      	mov	lr, r8
   1474c:	024e      	lsls	r6, r1, #9
   1474e:	0247      	lsls	r7, r0, #9
   14750:	0a76      	lsrs	r6, r6, #9
   14752:	0a7b      	lsrs	r3, r7, #9
   14754:	0044      	lsls	r4, r0, #1
   14756:	0fc5      	lsrs	r5, r0, #31
   14758:	00f7      	lsls	r7, r6, #3
   1475a:	0048      	lsls	r0, r1, #1
   1475c:	4698      	mov	r8, r3
   1475e:	b500      	push	{lr}
   14760:	0e24      	lsrs	r4, r4, #24
   14762:	002a      	movs	r2, r5
   14764:	00db      	lsls	r3, r3, #3
   14766:	0e00      	lsrs	r0, r0, #24
   14768:	0fc9      	lsrs	r1, r1, #31
   1476a:	46bc      	mov	ip, r7
   1476c:	428d      	cmp	r5, r1
   1476e:	d067      	beq.n	14840 <__aeabi_fadd+0xf8>
   14770:	1a22      	subs	r2, r4, r0
   14772:	2a00      	cmp	r2, #0
   14774:	dc00      	bgt.n	14778 <__aeabi_fadd+0x30>
   14776:	e0a5      	b.n	148c4 <__aeabi_fadd+0x17c>
   14778:	2800      	cmp	r0, #0
   1477a:	d13a      	bne.n	147f2 <__aeabi_fadd+0xaa>
   1477c:	2f00      	cmp	r7, #0
   1477e:	d100      	bne.n	14782 <__aeabi_fadd+0x3a>
   14780:	e093      	b.n	148aa <__aeabi_fadd+0x162>
   14782:	1e51      	subs	r1, r2, #1
   14784:	2900      	cmp	r1, #0
   14786:	d000      	beq.n	1478a <__aeabi_fadd+0x42>
   14788:	e0bc      	b.n	14904 <__aeabi_fadd+0x1bc>
   1478a:	2401      	movs	r4, #1
   1478c:	1bdb      	subs	r3, r3, r7
   1478e:	015a      	lsls	r2, r3, #5
   14790:	d546      	bpl.n	14820 <__aeabi_fadd+0xd8>
   14792:	019b      	lsls	r3, r3, #6
   14794:	099e      	lsrs	r6, r3, #6
   14796:	0030      	movs	r0, r6
   14798:	f002 fd2e 	bl	171f8 <__clzsi2>
   1479c:	3805      	subs	r0, #5
   1479e:	4086      	lsls	r6, r0
   147a0:	4284      	cmp	r4, r0
   147a2:	dd00      	ble.n	147a6 <__aeabi_fadd+0x5e>
   147a4:	e09d      	b.n	148e2 <__aeabi_fadd+0x19a>
   147a6:	1b04      	subs	r4, r0, r4
   147a8:	0032      	movs	r2, r6
   147aa:	2020      	movs	r0, #32
   147ac:	3401      	adds	r4, #1
   147ae:	40e2      	lsrs	r2, r4
   147b0:	1b04      	subs	r4, r0, r4
   147b2:	40a6      	lsls	r6, r4
   147b4:	0033      	movs	r3, r6
   147b6:	1e5e      	subs	r6, r3, #1
   147b8:	41b3      	sbcs	r3, r6
   147ba:	2400      	movs	r4, #0
   147bc:	4313      	orrs	r3, r2
   147be:	075a      	lsls	r2, r3, #29
   147c0:	d004      	beq.n	147cc <__aeabi_fadd+0x84>
   147c2:	220f      	movs	r2, #15
   147c4:	401a      	ands	r2, r3
   147c6:	2a04      	cmp	r2, #4
   147c8:	d000      	beq.n	147cc <__aeabi_fadd+0x84>
   147ca:	3304      	adds	r3, #4
   147cc:	015a      	lsls	r2, r3, #5
   147ce:	d529      	bpl.n	14824 <__aeabi_fadd+0xdc>
   147d0:	3401      	adds	r4, #1
   147d2:	2cff      	cmp	r4, #255	; 0xff
   147d4:	d100      	bne.n	147d8 <__aeabi_fadd+0x90>
   147d6:	e081      	b.n	148dc <__aeabi_fadd+0x194>
   147d8:	002a      	movs	r2, r5
   147da:	019b      	lsls	r3, r3, #6
   147dc:	0a5b      	lsrs	r3, r3, #9
   147de:	b2e4      	uxtb	r4, r4
   147e0:	025b      	lsls	r3, r3, #9
   147e2:	05e4      	lsls	r4, r4, #23
   147e4:	0a58      	lsrs	r0, r3, #9
   147e6:	07d2      	lsls	r2, r2, #31
   147e8:	4320      	orrs	r0, r4
   147ea:	4310      	orrs	r0, r2
   147ec:	bc04      	pop	{r2}
   147ee:	4690      	mov	r8, r2
   147f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   147f2:	2cff      	cmp	r4, #255	; 0xff
   147f4:	d0e3      	beq.n	147be <__aeabi_fadd+0x76>
   147f6:	2180      	movs	r1, #128	; 0x80
   147f8:	0038      	movs	r0, r7
   147fa:	04c9      	lsls	r1, r1, #19
   147fc:	4308      	orrs	r0, r1
   147fe:	4684      	mov	ip, r0
   14800:	2a1b      	cmp	r2, #27
   14802:	dd00      	ble.n	14806 <__aeabi_fadd+0xbe>
   14804:	e082      	b.n	1490c <__aeabi_fadd+0x1c4>
   14806:	2020      	movs	r0, #32
   14808:	4661      	mov	r1, ip
   1480a:	40d1      	lsrs	r1, r2
   1480c:	1a82      	subs	r2, r0, r2
   1480e:	4660      	mov	r0, ip
   14810:	4090      	lsls	r0, r2
   14812:	0002      	movs	r2, r0
   14814:	1e50      	subs	r0, r2, #1
   14816:	4182      	sbcs	r2, r0
   14818:	430a      	orrs	r2, r1
   1481a:	1a9b      	subs	r3, r3, r2
   1481c:	015a      	lsls	r2, r3, #5
   1481e:	d4b8      	bmi.n	14792 <__aeabi_fadd+0x4a>
   14820:	075a      	lsls	r2, r3, #29
   14822:	d1ce      	bne.n	147c2 <__aeabi_fadd+0x7a>
   14824:	08de      	lsrs	r6, r3, #3
   14826:	002a      	movs	r2, r5
   14828:	2cff      	cmp	r4, #255	; 0xff
   1482a:	d13a      	bne.n	148a2 <__aeabi_fadd+0x15a>
   1482c:	2e00      	cmp	r6, #0
   1482e:	d100      	bne.n	14832 <__aeabi_fadd+0xea>
   14830:	e0ae      	b.n	14990 <__aeabi_fadd+0x248>
   14832:	2380      	movs	r3, #128	; 0x80
   14834:	03db      	lsls	r3, r3, #15
   14836:	4333      	orrs	r3, r6
   14838:	025b      	lsls	r3, r3, #9
   1483a:	0a5b      	lsrs	r3, r3, #9
   1483c:	24ff      	movs	r4, #255	; 0xff
   1483e:	e7cf      	b.n	147e0 <__aeabi_fadd+0x98>
   14840:	1a21      	subs	r1, r4, r0
   14842:	2900      	cmp	r1, #0
   14844:	dd52      	ble.n	148ec <__aeabi_fadd+0x1a4>
   14846:	2800      	cmp	r0, #0
   14848:	d031      	beq.n	148ae <__aeabi_fadd+0x166>
   1484a:	2cff      	cmp	r4, #255	; 0xff
   1484c:	d0b7      	beq.n	147be <__aeabi_fadd+0x76>
   1484e:	2080      	movs	r0, #128	; 0x80
   14850:	003e      	movs	r6, r7
   14852:	04c0      	lsls	r0, r0, #19
   14854:	4306      	orrs	r6, r0
   14856:	46b4      	mov	ip, r6
   14858:	291b      	cmp	r1, #27
   1485a:	dd00      	ble.n	1485e <__aeabi_fadd+0x116>
   1485c:	e0aa      	b.n	149b4 <__aeabi_fadd+0x26c>
   1485e:	2620      	movs	r6, #32
   14860:	4660      	mov	r0, ip
   14862:	40c8      	lsrs	r0, r1
   14864:	1a71      	subs	r1, r6, r1
   14866:	4666      	mov	r6, ip
   14868:	408e      	lsls	r6, r1
   1486a:	0031      	movs	r1, r6
   1486c:	1e4e      	subs	r6, r1, #1
   1486e:	41b1      	sbcs	r1, r6
   14870:	4301      	orrs	r1, r0
   14872:	185b      	adds	r3, r3, r1
   14874:	0159      	lsls	r1, r3, #5
   14876:	d5d3      	bpl.n	14820 <__aeabi_fadd+0xd8>
   14878:	3401      	adds	r4, #1
   1487a:	2cff      	cmp	r4, #255	; 0xff
   1487c:	d100      	bne.n	14880 <__aeabi_fadd+0x138>
   1487e:	e087      	b.n	14990 <__aeabi_fadd+0x248>
   14880:	2201      	movs	r2, #1
   14882:	4978      	ldr	r1, [pc, #480]	; (14a64 <__aeabi_fadd+0x31c>)
   14884:	401a      	ands	r2, r3
   14886:	085b      	lsrs	r3, r3, #1
   14888:	400b      	ands	r3, r1
   1488a:	4313      	orrs	r3, r2
   1488c:	e797      	b.n	147be <__aeabi_fadd+0x76>
   1488e:	2c00      	cmp	r4, #0
   14890:	d000      	beq.n	14894 <__aeabi_fadd+0x14c>
   14892:	e0a7      	b.n	149e4 <__aeabi_fadd+0x29c>
   14894:	2b00      	cmp	r3, #0
   14896:	d000      	beq.n	1489a <__aeabi_fadd+0x152>
   14898:	e0b6      	b.n	14a08 <__aeabi_fadd+0x2c0>
   1489a:	1e3b      	subs	r3, r7, #0
   1489c:	d162      	bne.n	14964 <__aeabi_fadd+0x21c>
   1489e:	2600      	movs	r6, #0
   148a0:	2200      	movs	r2, #0
   148a2:	0273      	lsls	r3, r6, #9
   148a4:	0a5b      	lsrs	r3, r3, #9
   148a6:	b2e4      	uxtb	r4, r4
   148a8:	e79a      	b.n	147e0 <__aeabi_fadd+0x98>
   148aa:	0014      	movs	r4, r2
   148ac:	e787      	b.n	147be <__aeabi_fadd+0x76>
   148ae:	2f00      	cmp	r7, #0
   148b0:	d04d      	beq.n	1494e <__aeabi_fadd+0x206>
   148b2:	1e48      	subs	r0, r1, #1
   148b4:	2800      	cmp	r0, #0
   148b6:	d157      	bne.n	14968 <__aeabi_fadd+0x220>
   148b8:	4463      	add	r3, ip
   148ba:	2401      	movs	r4, #1
   148bc:	015a      	lsls	r2, r3, #5
   148be:	d5af      	bpl.n	14820 <__aeabi_fadd+0xd8>
   148c0:	2402      	movs	r4, #2
   148c2:	e7dd      	b.n	14880 <__aeabi_fadd+0x138>
   148c4:	2a00      	cmp	r2, #0
   148c6:	d124      	bne.n	14912 <__aeabi_fadd+0x1ca>
   148c8:	1c62      	adds	r2, r4, #1
   148ca:	b2d2      	uxtb	r2, r2
   148cc:	2a01      	cmp	r2, #1
   148ce:	ddde      	ble.n	1488e <__aeabi_fadd+0x146>
   148d0:	1bde      	subs	r6, r3, r7
   148d2:	0172      	lsls	r2, r6, #5
   148d4:	d535      	bpl.n	14942 <__aeabi_fadd+0x1fa>
   148d6:	1afe      	subs	r6, r7, r3
   148d8:	000d      	movs	r5, r1
   148da:	e75c      	b.n	14796 <__aeabi_fadd+0x4e>
   148dc:	002a      	movs	r2, r5
   148de:	2300      	movs	r3, #0
   148e0:	e77e      	b.n	147e0 <__aeabi_fadd+0x98>
   148e2:	0033      	movs	r3, r6
   148e4:	4a60      	ldr	r2, [pc, #384]	; (14a68 <__aeabi_fadd+0x320>)
   148e6:	1a24      	subs	r4, r4, r0
   148e8:	4013      	ands	r3, r2
   148ea:	e768      	b.n	147be <__aeabi_fadd+0x76>
   148ec:	2900      	cmp	r1, #0
   148ee:	d163      	bne.n	149b8 <__aeabi_fadd+0x270>
   148f0:	1c61      	adds	r1, r4, #1
   148f2:	b2c8      	uxtb	r0, r1
   148f4:	2801      	cmp	r0, #1
   148f6:	dd4e      	ble.n	14996 <__aeabi_fadd+0x24e>
   148f8:	29ff      	cmp	r1, #255	; 0xff
   148fa:	d049      	beq.n	14990 <__aeabi_fadd+0x248>
   148fc:	4463      	add	r3, ip
   148fe:	085b      	lsrs	r3, r3, #1
   14900:	000c      	movs	r4, r1
   14902:	e75c      	b.n	147be <__aeabi_fadd+0x76>
   14904:	2aff      	cmp	r2, #255	; 0xff
   14906:	d041      	beq.n	1498c <__aeabi_fadd+0x244>
   14908:	000a      	movs	r2, r1
   1490a:	e779      	b.n	14800 <__aeabi_fadd+0xb8>
   1490c:	2201      	movs	r2, #1
   1490e:	1a9b      	subs	r3, r3, r2
   14910:	e784      	b.n	1481c <__aeabi_fadd+0xd4>
   14912:	2c00      	cmp	r4, #0
   14914:	d01d      	beq.n	14952 <__aeabi_fadd+0x20a>
   14916:	28ff      	cmp	r0, #255	; 0xff
   14918:	d022      	beq.n	14960 <__aeabi_fadd+0x218>
   1491a:	2480      	movs	r4, #128	; 0x80
   1491c:	04e4      	lsls	r4, r4, #19
   1491e:	4252      	negs	r2, r2
   14920:	4323      	orrs	r3, r4
   14922:	2a1b      	cmp	r2, #27
   14924:	dd00      	ble.n	14928 <__aeabi_fadd+0x1e0>
   14926:	e08a      	b.n	14a3e <__aeabi_fadd+0x2f6>
   14928:	001c      	movs	r4, r3
   1492a:	2520      	movs	r5, #32
   1492c:	40d4      	lsrs	r4, r2
   1492e:	1aaa      	subs	r2, r5, r2
   14930:	4093      	lsls	r3, r2
   14932:	1e5a      	subs	r2, r3, #1
   14934:	4193      	sbcs	r3, r2
   14936:	4323      	orrs	r3, r4
   14938:	4662      	mov	r2, ip
   1493a:	0004      	movs	r4, r0
   1493c:	1ad3      	subs	r3, r2, r3
   1493e:	000d      	movs	r5, r1
   14940:	e725      	b.n	1478e <__aeabi_fadd+0x46>
   14942:	2e00      	cmp	r6, #0
   14944:	d000      	beq.n	14948 <__aeabi_fadd+0x200>
   14946:	e726      	b.n	14796 <__aeabi_fadd+0x4e>
   14948:	2200      	movs	r2, #0
   1494a:	2400      	movs	r4, #0
   1494c:	e7a9      	b.n	148a2 <__aeabi_fadd+0x15a>
   1494e:	000c      	movs	r4, r1
   14950:	e735      	b.n	147be <__aeabi_fadd+0x76>
   14952:	2b00      	cmp	r3, #0
   14954:	d04d      	beq.n	149f2 <__aeabi_fadd+0x2aa>
   14956:	43d2      	mvns	r2, r2
   14958:	2a00      	cmp	r2, #0
   1495a:	d0ed      	beq.n	14938 <__aeabi_fadd+0x1f0>
   1495c:	28ff      	cmp	r0, #255	; 0xff
   1495e:	d1e0      	bne.n	14922 <__aeabi_fadd+0x1da>
   14960:	4663      	mov	r3, ip
   14962:	24ff      	movs	r4, #255	; 0xff
   14964:	000d      	movs	r5, r1
   14966:	e72a      	b.n	147be <__aeabi_fadd+0x76>
   14968:	29ff      	cmp	r1, #255	; 0xff
   1496a:	d00f      	beq.n	1498c <__aeabi_fadd+0x244>
   1496c:	0001      	movs	r1, r0
   1496e:	e773      	b.n	14858 <__aeabi_fadd+0x110>
   14970:	2b00      	cmp	r3, #0
   14972:	d061      	beq.n	14a38 <__aeabi_fadd+0x2f0>
   14974:	24ff      	movs	r4, #255	; 0xff
   14976:	2f00      	cmp	r7, #0
   14978:	d100      	bne.n	1497c <__aeabi_fadd+0x234>
   1497a:	e720      	b.n	147be <__aeabi_fadd+0x76>
   1497c:	2280      	movs	r2, #128	; 0x80
   1497e:	4641      	mov	r1, r8
   14980:	03d2      	lsls	r2, r2, #15
   14982:	4211      	tst	r1, r2
   14984:	d002      	beq.n	1498c <__aeabi_fadd+0x244>
   14986:	4216      	tst	r6, r2
   14988:	d100      	bne.n	1498c <__aeabi_fadd+0x244>
   1498a:	003b      	movs	r3, r7
   1498c:	24ff      	movs	r4, #255	; 0xff
   1498e:	e716      	b.n	147be <__aeabi_fadd+0x76>
   14990:	24ff      	movs	r4, #255	; 0xff
   14992:	2300      	movs	r3, #0
   14994:	e724      	b.n	147e0 <__aeabi_fadd+0x98>
   14996:	2c00      	cmp	r4, #0
   14998:	d1ea      	bne.n	14970 <__aeabi_fadd+0x228>
   1499a:	2b00      	cmp	r3, #0
   1499c:	d058      	beq.n	14a50 <__aeabi_fadd+0x308>
   1499e:	2f00      	cmp	r7, #0
   149a0:	d100      	bne.n	149a4 <__aeabi_fadd+0x25c>
   149a2:	e70c      	b.n	147be <__aeabi_fadd+0x76>
   149a4:	4463      	add	r3, ip
   149a6:	015a      	lsls	r2, r3, #5
   149a8:	d400      	bmi.n	149ac <__aeabi_fadd+0x264>
   149aa:	e739      	b.n	14820 <__aeabi_fadd+0xd8>
   149ac:	4a2e      	ldr	r2, [pc, #184]	; (14a68 <__aeabi_fadd+0x320>)
   149ae:	000c      	movs	r4, r1
   149b0:	4013      	ands	r3, r2
   149b2:	e704      	b.n	147be <__aeabi_fadd+0x76>
   149b4:	2101      	movs	r1, #1
   149b6:	e75c      	b.n	14872 <__aeabi_fadd+0x12a>
   149b8:	2c00      	cmp	r4, #0
   149ba:	d11e      	bne.n	149fa <__aeabi_fadd+0x2b2>
   149bc:	2b00      	cmp	r3, #0
   149be:	d040      	beq.n	14a42 <__aeabi_fadd+0x2fa>
   149c0:	43c9      	mvns	r1, r1
   149c2:	2900      	cmp	r1, #0
   149c4:	d00b      	beq.n	149de <__aeabi_fadd+0x296>
   149c6:	28ff      	cmp	r0, #255	; 0xff
   149c8:	d036      	beq.n	14a38 <__aeabi_fadd+0x2f0>
   149ca:	291b      	cmp	r1, #27
   149cc:	dc47      	bgt.n	14a5e <__aeabi_fadd+0x316>
   149ce:	001c      	movs	r4, r3
   149d0:	2620      	movs	r6, #32
   149d2:	40cc      	lsrs	r4, r1
   149d4:	1a71      	subs	r1, r6, r1
   149d6:	408b      	lsls	r3, r1
   149d8:	1e59      	subs	r1, r3, #1
   149da:	418b      	sbcs	r3, r1
   149dc:	4323      	orrs	r3, r4
   149de:	4463      	add	r3, ip
   149e0:	0004      	movs	r4, r0
   149e2:	e747      	b.n	14874 <__aeabi_fadd+0x12c>
   149e4:	2b00      	cmp	r3, #0
   149e6:	d118      	bne.n	14a1a <__aeabi_fadd+0x2d2>
   149e8:	1e3b      	subs	r3, r7, #0
   149ea:	d02d      	beq.n	14a48 <__aeabi_fadd+0x300>
   149ec:	000d      	movs	r5, r1
   149ee:	24ff      	movs	r4, #255	; 0xff
   149f0:	e6e5      	b.n	147be <__aeabi_fadd+0x76>
   149f2:	003b      	movs	r3, r7
   149f4:	0004      	movs	r4, r0
   149f6:	000d      	movs	r5, r1
   149f8:	e6e1      	b.n	147be <__aeabi_fadd+0x76>
   149fa:	28ff      	cmp	r0, #255	; 0xff
   149fc:	d01c      	beq.n	14a38 <__aeabi_fadd+0x2f0>
   149fe:	2480      	movs	r4, #128	; 0x80
   14a00:	04e4      	lsls	r4, r4, #19
   14a02:	4249      	negs	r1, r1
   14a04:	4323      	orrs	r3, r4
   14a06:	e7e0      	b.n	149ca <__aeabi_fadd+0x282>
   14a08:	2f00      	cmp	r7, #0
   14a0a:	d100      	bne.n	14a0e <__aeabi_fadd+0x2c6>
   14a0c:	e6d7      	b.n	147be <__aeabi_fadd+0x76>
   14a0e:	1bde      	subs	r6, r3, r7
   14a10:	0172      	lsls	r2, r6, #5
   14a12:	d51f      	bpl.n	14a54 <__aeabi_fadd+0x30c>
   14a14:	1afb      	subs	r3, r7, r3
   14a16:	000d      	movs	r5, r1
   14a18:	e6d1      	b.n	147be <__aeabi_fadd+0x76>
   14a1a:	24ff      	movs	r4, #255	; 0xff
   14a1c:	2f00      	cmp	r7, #0
   14a1e:	d100      	bne.n	14a22 <__aeabi_fadd+0x2da>
   14a20:	e6cd      	b.n	147be <__aeabi_fadd+0x76>
   14a22:	2280      	movs	r2, #128	; 0x80
   14a24:	4640      	mov	r0, r8
   14a26:	03d2      	lsls	r2, r2, #15
   14a28:	4210      	tst	r0, r2
   14a2a:	d0af      	beq.n	1498c <__aeabi_fadd+0x244>
   14a2c:	4216      	tst	r6, r2
   14a2e:	d1ad      	bne.n	1498c <__aeabi_fadd+0x244>
   14a30:	003b      	movs	r3, r7
   14a32:	000d      	movs	r5, r1
   14a34:	24ff      	movs	r4, #255	; 0xff
   14a36:	e6c2      	b.n	147be <__aeabi_fadd+0x76>
   14a38:	4663      	mov	r3, ip
   14a3a:	24ff      	movs	r4, #255	; 0xff
   14a3c:	e6bf      	b.n	147be <__aeabi_fadd+0x76>
   14a3e:	2301      	movs	r3, #1
   14a40:	e77a      	b.n	14938 <__aeabi_fadd+0x1f0>
   14a42:	003b      	movs	r3, r7
   14a44:	0004      	movs	r4, r0
   14a46:	e6ba      	b.n	147be <__aeabi_fadd+0x76>
   14a48:	2680      	movs	r6, #128	; 0x80
   14a4a:	2200      	movs	r2, #0
   14a4c:	03f6      	lsls	r6, r6, #15
   14a4e:	e6f0      	b.n	14832 <__aeabi_fadd+0xea>
   14a50:	003b      	movs	r3, r7
   14a52:	e6b4      	b.n	147be <__aeabi_fadd+0x76>
   14a54:	1e33      	subs	r3, r6, #0
   14a56:	d000      	beq.n	14a5a <__aeabi_fadd+0x312>
   14a58:	e6e2      	b.n	14820 <__aeabi_fadd+0xd8>
   14a5a:	2200      	movs	r2, #0
   14a5c:	e721      	b.n	148a2 <__aeabi_fadd+0x15a>
   14a5e:	2301      	movs	r3, #1
   14a60:	e7bd      	b.n	149de <__aeabi_fadd+0x296>
   14a62:	46c0      	nop			; (mov r8, r8)
   14a64:	7dffffff 	.word	0x7dffffff
   14a68:	fbffffff 	.word	0xfbffffff

00014a6c <__aeabi_fdiv>:
   14a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   14a6e:	4657      	mov	r7, sl
   14a70:	464e      	mov	r6, r9
   14a72:	46de      	mov	lr, fp
   14a74:	4645      	mov	r5, r8
   14a76:	b5e0      	push	{r5, r6, r7, lr}
   14a78:	0244      	lsls	r4, r0, #9
   14a7a:	0043      	lsls	r3, r0, #1
   14a7c:	0fc6      	lsrs	r6, r0, #31
   14a7e:	b083      	sub	sp, #12
   14a80:	1c0f      	adds	r7, r1, #0
   14a82:	0a64      	lsrs	r4, r4, #9
   14a84:	0e1b      	lsrs	r3, r3, #24
   14a86:	46b2      	mov	sl, r6
   14a88:	d053      	beq.n	14b32 <__aeabi_fdiv+0xc6>
   14a8a:	2bff      	cmp	r3, #255	; 0xff
   14a8c:	d027      	beq.n	14ade <__aeabi_fdiv+0x72>
   14a8e:	2280      	movs	r2, #128	; 0x80
   14a90:	00e4      	lsls	r4, r4, #3
   14a92:	04d2      	lsls	r2, r2, #19
   14a94:	4314      	orrs	r4, r2
   14a96:	227f      	movs	r2, #127	; 0x7f
   14a98:	4252      	negs	r2, r2
   14a9a:	4690      	mov	r8, r2
   14a9c:	4498      	add	r8, r3
   14a9e:	2300      	movs	r3, #0
   14aa0:	4699      	mov	r9, r3
   14aa2:	469b      	mov	fp, r3
   14aa4:	027d      	lsls	r5, r7, #9
   14aa6:	0078      	lsls	r0, r7, #1
   14aa8:	0ffb      	lsrs	r3, r7, #31
   14aaa:	0a6d      	lsrs	r5, r5, #9
   14aac:	0e00      	lsrs	r0, r0, #24
   14aae:	9300      	str	r3, [sp, #0]
   14ab0:	d024      	beq.n	14afc <__aeabi_fdiv+0x90>
   14ab2:	28ff      	cmp	r0, #255	; 0xff
   14ab4:	d046      	beq.n	14b44 <__aeabi_fdiv+0xd8>
   14ab6:	2380      	movs	r3, #128	; 0x80
   14ab8:	2100      	movs	r1, #0
   14aba:	00ed      	lsls	r5, r5, #3
   14abc:	04db      	lsls	r3, r3, #19
   14abe:	431d      	orrs	r5, r3
   14ac0:	387f      	subs	r0, #127	; 0x7f
   14ac2:	4647      	mov	r7, r8
   14ac4:	1a38      	subs	r0, r7, r0
   14ac6:	464f      	mov	r7, r9
   14ac8:	430f      	orrs	r7, r1
   14aca:	00bf      	lsls	r7, r7, #2
   14acc:	46b9      	mov	r9, r7
   14ace:	0033      	movs	r3, r6
   14ad0:	9a00      	ldr	r2, [sp, #0]
   14ad2:	4f87      	ldr	r7, [pc, #540]	; (14cf0 <__aeabi_fdiv+0x284>)
   14ad4:	4053      	eors	r3, r2
   14ad6:	464a      	mov	r2, r9
   14ad8:	58ba      	ldr	r2, [r7, r2]
   14ada:	9301      	str	r3, [sp, #4]
   14adc:	4697      	mov	pc, r2
   14ade:	2c00      	cmp	r4, #0
   14ae0:	d14e      	bne.n	14b80 <__aeabi_fdiv+0x114>
   14ae2:	2308      	movs	r3, #8
   14ae4:	4699      	mov	r9, r3
   14ae6:	33f7      	adds	r3, #247	; 0xf7
   14ae8:	4698      	mov	r8, r3
   14aea:	3bfd      	subs	r3, #253	; 0xfd
   14aec:	469b      	mov	fp, r3
   14aee:	027d      	lsls	r5, r7, #9
   14af0:	0078      	lsls	r0, r7, #1
   14af2:	0ffb      	lsrs	r3, r7, #31
   14af4:	0a6d      	lsrs	r5, r5, #9
   14af6:	0e00      	lsrs	r0, r0, #24
   14af8:	9300      	str	r3, [sp, #0]
   14afa:	d1da      	bne.n	14ab2 <__aeabi_fdiv+0x46>
   14afc:	2d00      	cmp	r5, #0
   14afe:	d126      	bne.n	14b4e <__aeabi_fdiv+0xe2>
   14b00:	2000      	movs	r0, #0
   14b02:	2101      	movs	r1, #1
   14b04:	0033      	movs	r3, r6
   14b06:	9a00      	ldr	r2, [sp, #0]
   14b08:	4f7a      	ldr	r7, [pc, #488]	; (14cf4 <__aeabi_fdiv+0x288>)
   14b0a:	4053      	eors	r3, r2
   14b0c:	4642      	mov	r2, r8
   14b0e:	1a10      	subs	r0, r2, r0
   14b10:	464a      	mov	r2, r9
   14b12:	430a      	orrs	r2, r1
   14b14:	0092      	lsls	r2, r2, #2
   14b16:	58ba      	ldr	r2, [r7, r2]
   14b18:	001d      	movs	r5, r3
   14b1a:	4697      	mov	pc, r2
   14b1c:	9b00      	ldr	r3, [sp, #0]
   14b1e:	002c      	movs	r4, r5
   14b20:	469a      	mov	sl, r3
   14b22:	468b      	mov	fp, r1
   14b24:	465b      	mov	r3, fp
   14b26:	2b02      	cmp	r3, #2
   14b28:	d131      	bne.n	14b8e <__aeabi_fdiv+0x122>
   14b2a:	4653      	mov	r3, sl
   14b2c:	21ff      	movs	r1, #255	; 0xff
   14b2e:	2400      	movs	r4, #0
   14b30:	e038      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14b32:	2c00      	cmp	r4, #0
   14b34:	d117      	bne.n	14b66 <__aeabi_fdiv+0xfa>
   14b36:	2304      	movs	r3, #4
   14b38:	4699      	mov	r9, r3
   14b3a:	2300      	movs	r3, #0
   14b3c:	4698      	mov	r8, r3
   14b3e:	3301      	adds	r3, #1
   14b40:	469b      	mov	fp, r3
   14b42:	e7af      	b.n	14aa4 <__aeabi_fdiv+0x38>
   14b44:	20ff      	movs	r0, #255	; 0xff
   14b46:	2d00      	cmp	r5, #0
   14b48:	d10b      	bne.n	14b62 <__aeabi_fdiv+0xf6>
   14b4a:	2102      	movs	r1, #2
   14b4c:	e7da      	b.n	14b04 <__aeabi_fdiv+0x98>
   14b4e:	0028      	movs	r0, r5
   14b50:	f002 fb52 	bl	171f8 <__clzsi2>
   14b54:	1f43      	subs	r3, r0, #5
   14b56:	409d      	lsls	r5, r3
   14b58:	2376      	movs	r3, #118	; 0x76
   14b5a:	425b      	negs	r3, r3
   14b5c:	1a18      	subs	r0, r3, r0
   14b5e:	2100      	movs	r1, #0
   14b60:	e7af      	b.n	14ac2 <__aeabi_fdiv+0x56>
   14b62:	2103      	movs	r1, #3
   14b64:	e7ad      	b.n	14ac2 <__aeabi_fdiv+0x56>
   14b66:	0020      	movs	r0, r4
   14b68:	f002 fb46 	bl	171f8 <__clzsi2>
   14b6c:	1f43      	subs	r3, r0, #5
   14b6e:	409c      	lsls	r4, r3
   14b70:	2376      	movs	r3, #118	; 0x76
   14b72:	425b      	negs	r3, r3
   14b74:	1a1b      	subs	r3, r3, r0
   14b76:	4698      	mov	r8, r3
   14b78:	2300      	movs	r3, #0
   14b7a:	4699      	mov	r9, r3
   14b7c:	469b      	mov	fp, r3
   14b7e:	e791      	b.n	14aa4 <__aeabi_fdiv+0x38>
   14b80:	230c      	movs	r3, #12
   14b82:	4699      	mov	r9, r3
   14b84:	33f3      	adds	r3, #243	; 0xf3
   14b86:	4698      	mov	r8, r3
   14b88:	3bfc      	subs	r3, #252	; 0xfc
   14b8a:	469b      	mov	fp, r3
   14b8c:	e78a      	b.n	14aa4 <__aeabi_fdiv+0x38>
   14b8e:	2b03      	cmp	r3, #3
   14b90:	d100      	bne.n	14b94 <__aeabi_fdiv+0x128>
   14b92:	e0a5      	b.n	14ce0 <__aeabi_fdiv+0x274>
   14b94:	4655      	mov	r5, sl
   14b96:	2b01      	cmp	r3, #1
   14b98:	d000      	beq.n	14b9c <__aeabi_fdiv+0x130>
   14b9a:	e081      	b.n	14ca0 <__aeabi_fdiv+0x234>
   14b9c:	2301      	movs	r3, #1
   14b9e:	2100      	movs	r1, #0
   14ba0:	2400      	movs	r4, #0
   14ba2:	402b      	ands	r3, r5
   14ba4:	0264      	lsls	r4, r4, #9
   14ba6:	05c9      	lsls	r1, r1, #23
   14ba8:	0a60      	lsrs	r0, r4, #9
   14baa:	07db      	lsls	r3, r3, #31
   14bac:	4308      	orrs	r0, r1
   14bae:	4318      	orrs	r0, r3
   14bb0:	b003      	add	sp, #12
   14bb2:	bc3c      	pop	{r2, r3, r4, r5}
   14bb4:	4690      	mov	r8, r2
   14bb6:	4699      	mov	r9, r3
   14bb8:	46a2      	mov	sl, r4
   14bba:	46ab      	mov	fp, r5
   14bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14bbe:	2480      	movs	r4, #128	; 0x80
   14bc0:	2300      	movs	r3, #0
   14bc2:	03e4      	lsls	r4, r4, #15
   14bc4:	21ff      	movs	r1, #255	; 0xff
   14bc6:	e7ed      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14bc8:	21ff      	movs	r1, #255	; 0xff
   14bca:	2400      	movs	r4, #0
   14bcc:	e7ea      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14bce:	2301      	movs	r3, #1
   14bd0:	1a59      	subs	r1, r3, r1
   14bd2:	291b      	cmp	r1, #27
   14bd4:	dd66      	ble.n	14ca4 <__aeabi_fdiv+0x238>
   14bd6:	9a01      	ldr	r2, [sp, #4]
   14bd8:	4013      	ands	r3, r2
   14bda:	2100      	movs	r1, #0
   14bdc:	2400      	movs	r4, #0
   14bde:	e7e1      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14be0:	2380      	movs	r3, #128	; 0x80
   14be2:	03db      	lsls	r3, r3, #15
   14be4:	421c      	tst	r4, r3
   14be6:	d038      	beq.n	14c5a <__aeabi_fdiv+0x1ee>
   14be8:	421d      	tst	r5, r3
   14bea:	d051      	beq.n	14c90 <__aeabi_fdiv+0x224>
   14bec:	431c      	orrs	r4, r3
   14bee:	0264      	lsls	r4, r4, #9
   14bf0:	0a64      	lsrs	r4, r4, #9
   14bf2:	0033      	movs	r3, r6
   14bf4:	21ff      	movs	r1, #255	; 0xff
   14bf6:	e7d5      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14bf8:	0163      	lsls	r3, r4, #5
   14bfa:	016c      	lsls	r4, r5, #5
   14bfc:	42a3      	cmp	r3, r4
   14bfe:	d23b      	bcs.n	14c78 <__aeabi_fdiv+0x20c>
   14c00:	261b      	movs	r6, #27
   14c02:	2100      	movs	r1, #0
   14c04:	3801      	subs	r0, #1
   14c06:	2501      	movs	r5, #1
   14c08:	001f      	movs	r7, r3
   14c0a:	0049      	lsls	r1, r1, #1
   14c0c:	005b      	lsls	r3, r3, #1
   14c0e:	2f00      	cmp	r7, #0
   14c10:	db01      	blt.n	14c16 <__aeabi_fdiv+0x1aa>
   14c12:	429c      	cmp	r4, r3
   14c14:	d801      	bhi.n	14c1a <__aeabi_fdiv+0x1ae>
   14c16:	1b1b      	subs	r3, r3, r4
   14c18:	4329      	orrs	r1, r5
   14c1a:	3e01      	subs	r6, #1
   14c1c:	2e00      	cmp	r6, #0
   14c1e:	d1f3      	bne.n	14c08 <__aeabi_fdiv+0x19c>
   14c20:	001c      	movs	r4, r3
   14c22:	1e63      	subs	r3, r4, #1
   14c24:	419c      	sbcs	r4, r3
   14c26:	430c      	orrs	r4, r1
   14c28:	0001      	movs	r1, r0
   14c2a:	317f      	adds	r1, #127	; 0x7f
   14c2c:	2900      	cmp	r1, #0
   14c2e:	ddce      	ble.n	14bce <__aeabi_fdiv+0x162>
   14c30:	0763      	lsls	r3, r4, #29
   14c32:	d004      	beq.n	14c3e <__aeabi_fdiv+0x1d2>
   14c34:	230f      	movs	r3, #15
   14c36:	4023      	ands	r3, r4
   14c38:	2b04      	cmp	r3, #4
   14c3a:	d000      	beq.n	14c3e <__aeabi_fdiv+0x1d2>
   14c3c:	3404      	adds	r4, #4
   14c3e:	0123      	lsls	r3, r4, #4
   14c40:	d503      	bpl.n	14c4a <__aeabi_fdiv+0x1de>
   14c42:	0001      	movs	r1, r0
   14c44:	4b2c      	ldr	r3, [pc, #176]	; (14cf8 <__aeabi_fdiv+0x28c>)
   14c46:	3180      	adds	r1, #128	; 0x80
   14c48:	401c      	ands	r4, r3
   14c4a:	29fe      	cmp	r1, #254	; 0xfe
   14c4c:	dd0d      	ble.n	14c6a <__aeabi_fdiv+0x1fe>
   14c4e:	2301      	movs	r3, #1
   14c50:	9a01      	ldr	r2, [sp, #4]
   14c52:	21ff      	movs	r1, #255	; 0xff
   14c54:	4013      	ands	r3, r2
   14c56:	2400      	movs	r4, #0
   14c58:	e7a4      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14c5a:	2380      	movs	r3, #128	; 0x80
   14c5c:	03db      	lsls	r3, r3, #15
   14c5e:	431c      	orrs	r4, r3
   14c60:	0264      	lsls	r4, r4, #9
   14c62:	0a64      	lsrs	r4, r4, #9
   14c64:	0033      	movs	r3, r6
   14c66:	21ff      	movs	r1, #255	; 0xff
   14c68:	e79c      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14c6a:	2301      	movs	r3, #1
   14c6c:	9a01      	ldr	r2, [sp, #4]
   14c6e:	01a4      	lsls	r4, r4, #6
   14c70:	0a64      	lsrs	r4, r4, #9
   14c72:	b2c9      	uxtb	r1, r1
   14c74:	4013      	ands	r3, r2
   14c76:	e795      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14c78:	1b1b      	subs	r3, r3, r4
   14c7a:	261a      	movs	r6, #26
   14c7c:	2101      	movs	r1, #1
   14c7e:	e7c2      	b.n	14c06 <__aeabi_fdiv+0x19a>
   14c80:	9b00      	ldr	r3, [sp, #0]
   14c82:	468b      	mov	fp, r1
   14c84:	469a      	mov	sl, r3
   14c86:	2400      	movs	r4, #0
   14c88:	e74c      	b.n	14b24 <__aeabi_fdiv+0xb8>
   14c8a:	0263      	lsls	r3, r4, #9
   14c8c:	d5e5      	bpl.n	14c5a <__aeabi_fdiv+0x1ee>
   14c8e:	2500      	movs	r5, #0
   14c90:	2480      	movs	r4, #128	; 0x80
   14c92:	03e4      	lsls	r4, r4, #15
   14c94:	432c      	orrs	r4, r5
   14c96:	0264      	lsls	r4, r4, #9
   14c98:	0a64      	lsrs	r4, r4, #9
   14c9a:	9b00      	ldr	r3, [sp, #0]
   14c9c:	21ff      	movs	r1, #255	; 0xff
   14c9e:	e781      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14ca0:	9501      	str	r5, [sp, #4]
   14ca2:	e7c1      	b.n	14c28 <__aeabi_fdiv+0x1bc>
   14ca4:	0023      	movs	r3, r4
   14ca6:	2020      	movs	r0, #32
   14ca8:	40cb      	lsrs	r3, r1
   14caa:	1a41      	subs	r1, r0, r1
   14cac:	408c      	lsls	r4, r1
   14cae:	1e61      	subs	r1, r4, #1
   14cb0:	418c      	sbcs	r4, r1
   14cb2:	431c      	orrs	r4, r3
   14cb4:	0763      	lsls	r3, r4, #29
   14cb6:	d004      	beq.n	14cc2 <__aeabi_fdiv+0x256>
   14cb8:	230f      	movs	r3, #15
   14cba:	4023      	ands	r3, r4
   14cbc:	2b04      	cmp	r3, #4
   14cbe:	d000      	beq.n	14cc2 <__aeabi_fdiv+0x256>
   14cc0:	3404      	adds	r4, #4
   14cc2:	0163      	lsls	r3, r4, #5
   14cc4:	d505      	bpl.n	14cd2 <__aeabi_fdiv+0x266>
   14cc6:	2301      	movs	r3, #1
   14cc8:	9a01      	ldr	r2, [sp, #4]
   14cca:	2101      	movs	r1, #1
   14ccc:	4013      	ands	r3, r2
   14cce:	2400      	movs	r4, #0
   14cd0:	e768      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14cd2:	2301      	movs	r3, #1
   14cd4:	9a01      	ldr	r2, [sp, #4]
   14cd6:	01a4      	lsls	r4, r4, #6
   14cd8:	0a64      	lsrs	r4, r4, #9
   14cda:	4013      	ands	r3, r2
   14cdc:	2100      	movs	r1, #0
   14cde:	e761      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14ce0:	2380      	movs	r3, #128	; 0x80
   14ce2:	03db      	lsls	r3, r3, #15
   14ce4:	431c      	orrs	r4, r3
   14ce6:	0264      	lsls	r4, r4, #9
   14ce8:	0a64      	lsrs	r4, r4, #9
   14cea:	4653      	mov	r3, sl
   14cec:	21ff      	movs	r1, #255	; 0xff
   14cee:	e759      	b.n	14ba4 <__aeabi_fdiv+0x138>
   14cf0:	00017ba4 	.word	0x00017ba4
   14cf4:	00017be4 	.word	0x00017be4
   14cf8:	f7ffffff 	.word	0xf7ffffff

00014cfc <__eqsf2>:
   14cfc:	b570      	push	{r4, r5, r6, lr}
   14cfe:	0042      	lsls	r2, r0, #1
   14d00:	0245      	lsls	r5, r0, #9
   14d02:	024e      	lsls	r6, r1, #9
   14d04:	004c      	lsls	r4, r1, #1
   14d06:	0fc3      	lsrs	r3, r0, #31
   14d08:	0a6d      	lsrs	r5, r5, #9
   14d0a:	0e12      	lsrs	r2, r2, #24
   14d0c:	0a76      	lsrs	r6, r6, #9
   14d0e:	0e24      	lsrs	r4, r4, #24
   14d10:	0fc9      	lsrs	r1, r1, #31
   14d12:	2001      	movs	r0, #1
   14d14:	2aff      	cmp	r2, #255	; 0xff
   14d16:	d006      	beq.n	14d26 <__eqsf2+0x2a>
   14d18:	2cff      	cmp	r4, #255	; 0xff
   14d1a:	d003      	beq.n	14d24 <__eqsf2+0x28>
   14d1c:	42a2      	cmp	r2, r4
   14d1e:	d101      	bne.n	14d24 <__eqsf2+0x28>
   14d20:	42b5      	cmp	r5, r6
   14d22:	d006      	beq.n	14d32 <__eqsf2+0x36>
   14d24:	bd70      	pop	{r4, r5, r6, pc}
   14d26:	2d00      	cmp	r5, #0
   14d28:	d1fc      	bne.n	14d24 <__eqsf2+0x28>
   14d2a:	2cff      	cmp	r4, #255	; 0xff
   14d2c:	d1fa      	bne.n	14d24 <__eqsf2+0x28>
   14d2e:	2e00      	cmp	r6, #0
   14d30:	d1f8      	bne.n	14d24 <__eqsf2+0x28>
   14d32:	428b      	cmp	r3, r1
   14d34:	d006      	beq.n	14d44 <__eqsf2+0x48>
   14d36:	2001      	movs	r0, #1
   14d38:	2a00      	cmp	r2, #0
   14d3a:	d1f3      	bne.n	14d24 <__eqsf2+0x28>
   14d3c:	0028      	movs	r0, r5
   14d3e:	1e45      	subs	r5, r0, #1
   14d40:	41a8      	sbcs	r0, r5
   14d42:	e7ef      	b.n	14d24 <__eqsf2+0x28>
   14d44:	2000      	movs	r0, #0
   14d46:	e7ed      	b.n	14d24 <__eqsf2+0x28>

00014d48 <__gesf2>:
   14d48:	b5f0      	push	{r4, r5, r6, r7, lr}
   14d4a:	0042      	lsls	r2, r0, #1
   14d4c:	0245      	lsls	r5, r0, #9
   14d4e:	024c      	lsls	r4, r1, #9
   14d50:	0fc3      	lsrs	r3, r0, #31
   14d52:	0048      	lsls	r0, r1, #1
   14d54:	0a6d      	lsrs	r5, r5, #9
   14d56:	0e12      	lsrs	r2, r2, #24
   14d58:	0a64      	lsrs	r4, r4, #9
   14d5a:	0e00      	lsrs	r0, r0, #24
   14d5c:	0fc9      	lsrs	r1, r1, #31
   14d5e:	2aff      	cmp	r2, #255	; 0xff
   14d60:	d01e      	beq.n	14da0 <__gesf2+0x58>
   14d62:	28ff      	cmp	r0, #255	; 0xff
   14d64:	d021      	beq.n	14daa <__gesf2+0x62>
   14d66:	2a00      	cmp	r2, #0
   14d68:	d10a      	bne.n	14d80 <__gesf2+0x38>
   14d6a:	426e      	negs	r6, r5
   14d6c:	416e      	adcs	r6, r5
   14d6e:	b2f6      	uxtb	r6, r6
   14d70:	2800      	cmp	r0, #0
   14d72:	d10f      	bne.n	14d94 <__gesf2+0x4c>
   14d74:	2c00      	cmp	r4, #0
   14d76:	d10d      	bne.n	14d94 <__gesf2+0x4c>
   14d78:	2000      	movs	r0, #0
   14d7a:	2d00      	cmp	r5, #0
   14d7c:	d009      	beq.n	14d92 <__gesf2+0x4a>
   14d7e:	e005      	b.n	14d8c <__gesf2+0x44>
   14d80:	2800      	cmp	r0, #0
   14d82:	d101      	bne.n	14d88 <__gesf2+0x40>
   14d84:	2c00      	cmp	r4, #0
   14d86:	d001      	beq.n	14d8c <__gesf2+0x44>
   14d88:	428b      	cmp	r3, r1
   14d8a:	d011      	beq.n	14db0 <__gesf2+0x68>
   14d8c:	2101      	movs	r1, #1
   14d8e:	4258      	negs	r0, r3
   14d90:	4308      	orrs	r0, r1
   14d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14d94:	2e00      	cmp	r6, #0
   14d96:	d0f7      	beq.n	14d88 <__gesf2+0x40>
   14d98:	2001      	movs	r0, #1
   14d9a:	3901      	subs	r1, #1
   14d9c:	4308      	orrs	r0, r1
   14d9e:	e7f8      	b.n	14d92 <__gesf2+0x4a>
   14da0:	2d00      	cmp	r5, #0
   14da2:	d0de      	beq.n	14d62 <__gesf2+0x1a>
   14da4:	2002      	movs	r0, #2
   14da6:	4240      	negs	r0, r0
   14da8:	e7f3      	b.n	14d92 <__gesf2+0x4a>
   14daa:	2c00      	cmp	r4, #0
   14dac:	d0db      	beq.n	14d66 <__gesf2+0x1e>
   14dae:	e7f9      	b.n	14da4 <__gesf2+0x5c>
   14db0:	4282      	cmp	r2, r0
   14db2:	dceb      	bgt.n	14d8c <__gesf2+0x44>
   14db4:	db04      	blt.n	14dc0 <__gesf2+0x78>
   14db6:	42a5      	cmp	r5, r4
   14db8:	d8e8      	bhi.n	14d8c <__gesf2+0x44>
   14dba:	2000      	movs	r0, #0
   14dbc:	42a5      	cmp	r5, r4
   14dbe:	d2e8      	bcs.n	14d92 <__gesf2+0x4a>
   14dc0:	2101      	movs	r1, #1
   14dc2:	1e58      	subs	r0, r3, #1
   14dc4:	4308      	orrs	r0, r1
   14dc6:	e7e4      	b.n	14d92 <__gesf2+0x4a>

00014dc8 <__lesf2>:
   14dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
   14dca:	0042      	lsls	r2, r0, #1
   14dcc:	024d      	lsls	r5, r1, #9
   14dce:	004c      	lsls	r4, r1, #1
   14dd0:	0246      	lsls	r6, r0, #9
   14dd2:	0a76      	lsrs	r6, r6, #9
   14dd4:	0e12      	lsrs	r2, r2, #24
   14dd6:	0fc3      	lsrs	r3, r0, #31
   14dd8:	0a6d      	lsrs	r5, r5, #9
   14dda:	0e24      	lsrs	r4, r4, #24
   14ddc:	0fc9      	lsrs	r1, r1, #31
   14dde:	2aff      	cmp	r2, #255	; 0xff
   14de0:	d016      	beq.n	14e10 <__lesf2+0x48>
   14de2:	2cff      	cmp	r4, #255	; 0xff
   14de4:	d018      	beq.n	14e18 <__lesf2+0x50>
   14de6:	2a00      	cmp	r2, #0
   14de8:	d10a      	bne.n	14e00 <__lesf2+0x38>
   14dea:	4270      	negs	r0, r6
   14dec:	4170      	adcs	r0, r6
   14dee:	b2c0      	uxtb	r0, r0
   14df0:	2c00      	cmp	r4, #0
   14df2:	d015      	beq.n	14e20 <__lesf2+0x58>
   14df4:	2800      	cmp	r0, #0
   14df6:	d005      	beq.n	14e04 <__lesf2+0x3c>
   14df8:	2001      	movs	r0, #1
   14dfa:	3901      	subs	r1, #1
   14dfc:	4308      	orrs	r0, r1
   14dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14e00:	2c00      	cmp	r4, #0
   14e02:	d013      	beq.n	14e2c <__lesf2+0x64>
   14e04:	4299      	cmp	r1, r3
   14e06:	d014      	beq.n	14e32 <__lesf2+0x6a>
   14e08:	2001      	movs	r0, #1
   14e0a:	425b      	negs	r3, r3
   14e0c:	4318      	orrs	r0, r3
   14e0e:	e7f6      	b.n	14dfe <__lesf2+0x36>
   14e10:	2002      	movs	r0, #2
   14e12:	2e00      	cmp	r6, #0
   14e14:	d1f3      	bne.n	14dfe <__lesf2+0x36>
   14e16:	e7e4      	b.n	14de2 <__lesf2+0x1a>
   14e18:	2002      	movs	r0, #2
   14e1a:	2d00      	cmp	r5, #0
   14e1c:	d1ef      	bne.n	14dfe <__lesf2+0x36>
   14e1e:	e7e2      	b.n	14de6 <__lesf2+0x1e>
   14e20:	2d00      	cmp	r5, #0
   14e22:	d1e7      	bne.n	14df4 <__lesf2+0x2c>
   14e24:	2000      	movs	r0, #0
   14e26:	2e00      	cmp	r6, #0
   14e28:	d0e9      	beq.n	14dfe <__lesf2+0x36>
   14e2a:	e7ed      	b.n	14e08 <__lesf2+0x40>
   14e2c:	2d00      	cmp	r5, #0
   14e2e:	d1e9      	bne.n	14e04 <__lesf2+0x3c>
   14e30:	e7ea      	b.n	14e08 <__lesf2+0x40>
   14e32:	42a2      	cmp	r2, r4
   14e34:	dc06      	bgt.n	14e44 <__lesf2+0x7c>
   14e36:	dbdf      	blt.n	14df8 <__lesf2+0x30>
   14e38:	42ae      	cmp	r6, r5
   14e3a:	d803      	bhi.n	14e44 <__lesf2+0x7c>
   14e3c:	2000      	movs	r0, #0
   14e3e:	42ae      	cmp	r6, r5
   14e40:	d3da      	bcc.n	14df8 <__lesf2+0x30>
   14e42:	e7dc      	b.n	14dfe <__lesf2+0x36>
   14e44:	2001      	movs	r0, #1
   14e46:	4249      	negs	r1, r1
   14e48:	4308      	orrs	r0, r1
   14e4a:	e7d8      	b.n	14dfe <__lesf2+0x36>

00014e4c <__aeabi_fmul>:
   14e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14e4e:	4657      	mov	r7, sl
   14e50:	464e      	mov	r6, r9
   14e52:	4645      	mov	r5, r8
   14e54:	46de      	mov	lr, fp
   14e56:	b5e0      	push	{r5, r6, r7, lr}
   14e58:	0247      	lsls	r7, r0, #9
   14e5a:	0046      	lsls	r6, r0, #1
   14e5c:	4688      	mov	r8, r1
   14e5e:	0a7f      	lsrs	r7, r7, #9
   14e60:	0e36      	lsrs	r6, r6, #24
   14e62:	0fc4      	lsrs	r4, r0, #31
   14e64:	2e00      	cmp	r6, #0
   14e66:	d047      	beq.n	14ef8 <__aeabi_fmul+0xac>
   14e68:	2eff      	cmp	r6, #255	; 0xff
   14e6a:	d024      	beq.n	14eb6 <__aeabi_fmul+0x6a>
   14e6c:	00fb      	lsls	r3, r7, #3
   14e6e:	2780      	movs	r7, #128	; 0x80
   14e70:	04ff      	lsls	r7, r7, #19
   14e72:	431f      	orrs	r7, r3
   14e74:	2300      	movs	r3, #0
   14e76:	4699      	mov	r9, r3
   14e78:	469a      	mov	sl, r3
   14e7a:	3e7f      	subs	r6, #127	; 0x7f
   14e7c:	4643      	mov	r3, r8
   14e7e:	025d      	lsls	r5, r3, #9
   14e80:	0058      	lsls	r0, r3, #1
   14e82:	0fdb      	lsrs	r3, r3, #31
   14e84:	0a6d      	lsrs	r5, r5, #9
   14e86:	0e00      	lsrs	r0, r0, #24
   14e88:	4698      	mov	r8, r3
   14e8a:	d043      	beq.n	14f14 <__aeabi_fmul+0xc8>
   14e8c:	28ff      	cmp	r0, #255	; 0xff
   14e8e:	d03b      	beq.n	14f08 <__aeabi_fmul+0xbc>
   14e90:	00eb      	lsls	r3, r5, #3
   14e92:	2580      	movs	r5, #128	; 0x80
   14e94:	2200      	movs	r2, #0
   14e96:	04ed      	lsls	r5, r5, #19
   14e98:	431d      	orrs	r5, r3
   14e9a:	387f      	subs	r0, #127	; 0x7f
   14e9c:	1836      	adds	r6, r6, r0
   14e9e:	1c73      	adds	r3, r6, #1
   14ea0:	4641      	mov	r1, r8
   14ea2:	469b      	mov	fp, r3
   14ea4:	464b      	mov	r3, r9
   14ea6:	4061      	eors	r1, r4
   14ea8:	4313      	orrs	r3, r2
   14eaa:	2b0f      	cmp	r3, #15
   14eac:	d864      	bhi.n	14f78 <__aeabi_fmul+0x12c>
   14eae:	4875      	ldr	r0, [pc, #468]	; (15084 <__aeabi_fmul+0x238>)
   14eb0:	009b      	lsls	r3, r3, #2
   14eb2:	58c3      	ldr	r3, [r0, r3]
   14eb4:	469f      	mov	pc, r3
   14eb6:	2f00      	cmp	r7, #0
   14eb8:	d142      	bne.n	14f40 <__aeabi_fmul+0xf4>
   14eba:	2308      	movs	r3, #8
   14ebc:	4699      	mov	r9, r3
   14ebe:	3b06      	subs	r3, #6
   14ec0:	26ff      	movs	r6, #255	; 0xff
   14ec2:	469a      	mov	sl, r3
   14ec4:	e7da      	b.n	14e7c <__aeabi_fmul+0x30>
   14ec6:	4641      	mov	r1, r8
   14ec8:	2a02      	cmp	r2, #2
   14eca:	d028      	beq.n	14f1e <__aeabi_fmul+0xd2>
   14ecc:	2a03      	cmp	r2, #3
   14ece:	d100      	bne.n	14ed2 <__aeabi_fmul+0x86>
   14ed0:	e0ce      	b.n	15070 <__aeabi_fmul+0x224>
   14ed2:	2a01      	cmp	r2, #1
   14ed4:	d000      	beq.n	14ed8 <__aeabi_fmul+0x8c>
   14ed6:	e0ac      	b.n	15032 <__aeabi_fmul+0x1e6>
   14ed8:	4011      	ands	r1, r2
   14eda:	2000      	movs	r0, #0
   14edc:	2200      	movs	r2, #0
   14ede:	b2cc      	uxtb	r4, r1
   14ee0:	0240      	lsls	r0, r0, #9
   14ee2:	05d2      	lsls	r2, r2, #23
   14ee4:	0a40      	lsrs	r0, r0, #9
   14ee6:	07e4      	lsls	r4, r4, #31
   14ee8:	4310      	orrs	r0, r2
   14eea:	4320      	orrs	r0, r4
   14eec:	bc3c      	pop	{r2, r3, r4, r5}
   14eee:	4690      	mov	r8, r2
   14ef0:	4699      	mov	r9, r3
   14ef2:	46a2      	mov	sl, r4
   14ef4:	46ab      	mov	fp, r5
   14ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14ef8:	2f00      	cmp	r7, #0
   14efa:	d115      	bne.n	14f28 <__aeabi_fmul+0xdc>
   14efc:	2304      	movs	r3, #4
   14efe:	4699      	mov	r9, r3
   14f00:	3b03      	subs	r3, #3
   14f02:	2600      	movs	r6, #0
   14f04:	469a      	mov	sl, r3
   14f06:	e7b9      	b.n	14e7c <__aeabi_fmul+0x30>
   14f08:	20ff      	movs	r0, #255	; 0xff
   14f0a:	2202      	movs	r2, #2
   14f0c:	2d00      	cmp	r5, #0
   14f0e:	d0c5      	beq.n	14e9c <__aeabi_fmul+0x50>
   14f10:	2203      	movs	r2, #3
   14f12:	e7c3      	b.n	14e9c <__aeabi_fmul+0x50>
   14f14:	2d00      	cmp	r5, #0
   14f16:	d119      	bne.n	14f4c <__aeabi_fmul+0x100>
   14f18:	2000      	movs	r0, #0
   14f1a:	2201      	movs	r2, #1
   14f1c:	e7be      	b.n	14e9c <__aeabi_fmul+0x50>
   14f1e:	2401      	movs	r4, #1
   14f20:	22ff      	movs	r2, #255	; 0xff
   14f22:	400c      	ands	r4, r1
   14f24:	2000      	movs	r0, #0
   14f26:	e7db      	b.n	14ee0 <__aeabi_fmul+0x94>
   14f28:	0038      	movs	r0, r7
   14f2a:	f002 f965 	bl	171f8 <__clzsi2>
   14f2e:	2676      	movs	r6, #118	; 0x76
   14f30:	1f43      	subs	r3, r0, #5
   14f32:	409f      	lsls	r7, r3
   14f34:	2300      	movs	r3, #0
   14f36:	4276      	negs	r6, r6
   14f38:	1a36      	subs	r6, r6, r0
   14f3a:	4699      	mov	r9, r3
   14f3c:	469a      	mov	sl, r3
   14f3e:	e79d      	b.n	14e7c <__aeabi_fmul+0x30>
   14f40:	230c      	movs	r3, #12
   14f42:	4699      	mov	r9, r3
   14f44:	3b09      	subs	r3, #9
   14f46:	26ff      	movs	r6, #255	; 0xff
   14f48:	469a      	mov	sl, r3
   14f4a:	e797      	b.n	14e7c <__aeabi_fmul+0x30>
   14f4c:	0028      	movs	r0, r5
   14f4e:	f002 f953 	bl	171f8 <__clzsi2>
   14f52:	1f43      	subs	r3, r0, #5
   14f54:	409d      	lsls	r5, r3
   14f56:	2376      	movs	r3, #118	; 0x76
   14f58:	425b      	negs	r3, r3
   14f5a:	1a18      	subs	r0, r3, r0
   14f5c:	2200      	movs	r2, #0
   14f5e:	e79d      	b.n	14e9c <__aeabi_fmul+0x50>
   14f60:	2080      	movs	r0, #128	; 0x80
   14f62:	2400      	movs	r4, #0
   14f64:	03c0      	lsls	r0, r0, #15
   14f66:	22ff      	movs	r2, #255	; 0xff
   14f68:	e7ba      	b.n	14ee0 <__aeabi_fmul+0x94>
   14f6a:	003d      	movs	r5, r7
   14f6c:	4652      	mov	r2, sl
   14f6e:	e7ab      	b.n	14ec8 <__aeabi_fmul+0x7c>
   14f70:	003d      	movs	r5, r7
   14f72:	0021      	movs	r1, r4
   14f74:	4652      	mov	r2, sl
   14f76:	e7a7      	b.n	14ec8 <__aeabi_fmul+0x7c>
   14f78:	0c3b      	lsrs	r3, r7, #16
   14f7a:	469c      	mov	ip, r3
   14f7c:	042a      	lsls	r2, r5, #16
   14f7e:	0c12      	lsrs	r2, r2, #16
   14f80:	0c2b      	lsrs	r3, r5, #16
   14f82:	0014      	movs	r4, r2
   14f84:	4660      	mov	r0, ip
   14f86:	4665      	mov	r5, ip
   14f88:	043f      	lsls	r7, r7, #16
   14f8a:	0c3f      	lsrs	r7, r7, #16
   14f8c:	437c      	muls	r4, r7
   14f8e:	4342      	muls	r2, r0
   14f90:	435d      	muls	r5, r3
   14f92:	437b      	muls	r3, r7
   14f94:	0c27      	lsrs	r7, r4, #16
   14f96:	189b      	adds	r3, r3, r2
   14f98:	18ff      	adds	r7, r7, r3
   14f9a:	42ba      	cmp	r2, r7
   14f9c:	d903      	bls.n	14fa6 <__aeabi_fmul+0x15a>
   14f9e:	2380      	movs	r3, #128	; 0x80
   14fa0:	025b      	lsls	r3, r3, #9
   14fa2:	469c      	mov	ip, r3
   14fa4:	4465      	add	r5, ip
   14fa6:	0424      	lsls	r4, r4, #16
   14fa8:	043a      	lsls	r2, r7, #16
   14faa:	0c24      	lsrs	r4, r4, #16
   14fac:	1912      	adds	r2, r2, r4
   14fae:	0193      	lsls	r3, r2, #6
   14fb0:	1e5c      	subs	r4, r3, #1
   14fb2:	41a3      	sbcs	r3, r4
   14fb4:	0c3f      	lsrs	r7, r7, #16
   14fb6:	0e92      	lsrs	r2, r2, #26
   14fb8:	197d      	adds	r5, r7, r5
   14fba:	431a      	orrs	r2, r3
   14fbc:	01ad      	lsls	r5, r5, #6
   14fbe:	4315      	orrs	r5, r2
   14fc0:	012b      	lsls	r3, r5, #4
   14fc2:	d504      	bpl.n	14fce <__aeabi_fmul+0x182>
   14fc4:	2301      	movs	r3, #1
   14fc6:	465e      	mov	r6, fp
   14fc8:	086a      	lsrs	r2, r5, #1
   14fca:	401d      	ands	r5, r3
   14fcc:	4315      	orrs	r5, r2
   14fce:	0032      	movs	r2, r6
   14fd0:	327f      	adds	r2, #127	; 0x7f
   14fd2:	2a00      	cmp	r2, #0
   14fd4:	dd25      	ble.n	15022 <__aeabi_fmul+0x1d6>
   14fd6:	076b      	lsls	r3, r5, #29
   14fd8:	d004      	beq.n	14fe4 <__aeabi_fmul+0x198>
   14fda:	230f      	movs	r3, #15
   14fdc:	402b      	ands	r3, r5
   14fde:	2b04      	cmp	r3, #4
   14fe0:	d000      	beq.n	14fe4 <__aeabi_fmul+0x198>
   14fe2:	3504      	adds	r5, #4
   14fe4:	012b      	lsls	r3, r5, #4
   14fe6:	d503      	bpl.n	14ff0 <__aeabi_fmul+0x1a4>
   14fe8:	0032      	movs	r2, r6
   14fea:	4b27      	ldr	r3, [pc, #156]	; (15088 <__aeabi_fmul+0x23c>)
   14fec:	3280      	adds	r2, #128	; 0x80
   14fee:	401d      	ands	r5, r3
   14ff0:	2afe      	cmp	r2, #254	; 0xfe
   14ff2:	dc94      	bgt.n	14f1e <__aeabi_fmul+0xd2>
   14ff4:	2401      	movs	r4, #1
   14ff6:	01a8      	lsls	r0, r5, #6
   14ff8:	0a40      	lsrs	r0, r0, #9
   14ffa:	b2d2      	uxtb	r2, r2
   14ffc:	400c      	ands	r4, r1
   14ffe:	e76f      	b.n	14ee0 <__aeabi_fmul+0x94>
   15000:	2080      	movs	r0, #128	; 0x80
   15002:	03c0      	lsls	r0, r0, #15
   15004:	4207      	tst	r7, r0
   15006:	d007      	beq.n	15018 <__aeabi_fmul+0x1cc>
   15008:	4205      	tst	r5, r0
   1500a:	d105      	bne.n	15018 <__aeabi_fmul+0x1cc>
   1500c:	4328      	orrs	r0, r5
   1500e:	0240      	lsls	r0, r0, #9
   15010:	0a40      	lsrs	r0, r0, #9
   15012:	4644      	mov	r4, r8
   15014:	22ff      	movs	r2, #255	; 0xff
   15016:	e763      	b.n	14ee0 <__aeabi_fmul+0x94>
   15018:	4338      	orrs	r0, r7
   1501a:	0240      	lsls	r0, r0, #9
   1501c:	0a40      	lsrs	r0, r0, #9
   1501e:	22ff      	movs	r2, #255	; 0xff
   15020:	e75e      	b.n	14ee0 <__aeabi_fmul+0x94>
   15022:	2401      	movs	r4, #1
   15024:	1aa3      	subs	r3, r4, r2
   15026:	2b1b      	cmp	r3, #27
   15028:	dd05      	ble.n	15036 <__aeabi_fmul+0x1ea>
   1502a:	400c      	ands	r4, r1
   1502c:	2200      	movs	r2, #0
   1502e:	2000      	movs	r0, #0
   15030:	e756      	b.n	14ee0 <__aeabi_fmul+0x94>
   15032:	465e      	mov	r6, fp
   15034:	e7cb      	b.n	14fce <__aeabi_fmul+0x182>
   15036:	002a      	movs	r2, r5
   15038:	2020      	movs	r0, #32
   1503a:	40da      	lsrs	r2, r3
   1503c:	1ac3      	subs	r3, r0, r3
   1503e:	409d      	lsls	r5, r3
   15040:	002b      	movs	r3, r5
   15042:	1e5d      	subs	r5, r3, #1
   15044:	41ab      	sbcs	r3, r5
   15046:	4313      	orrs	r3, r2
   15048:	075a      	lsls	r2, r3, #29
   1504a:	d004      	beq.n	15056 <__aeabi_fmul+0x20a>
   1504c:	220f      	movs	r2, #15
   1504e:	401a      	ands	r2, r3
   15050:	2a04      	cmp	r2, #4
   15052:	d000      	beq.n	15056 <__aeabi_fmul+0x20a>
   15054:	3304      	adds	r3, #4
   15056:	015a      	lsls	r2, r3, #5
   15058:	d504      	bpl.n	15064 <__aeabi_fmul+0x218>
   1505a:	2401      	movs	r4, #1
   1505c:	2201      	movs	r2, #1
   1505e:	400c      	ands	r4, r1
   15060:	2000      	movs	r0, #0
   15062:	e73d      	b.n	14ee0 <__aeabi_fmul+0x94>
   15064:	2401      	movs	r4, #1
   15066:	019b      	lsls	r3, r3, #6
   15068:	0a58      	lsrs	r0, r3, #9
   1506a:	400c      	ands	r4, r1
   1506c:	2200      	movs	r2, #0
   1506e:	e737      	b.n	14ee0 <__aeabi_fmul+0x94>
   15070:	2080      	movs	r0, #128	; 0x80
   15072:	2401      	movs	r4, #1
   15074:	03c0      	lsls	r0, r0, #15
   15076:	4328      	orrs	r0, r5
   15078:	0240      	lsls	r0, r0, #9
   1507a:	0a40      	lsrs	r0, r0, #9
   1507c:	400c      	ands	r4, r1
   1507e:	22ff      	movs	r2, #255	; 0xff
   15080:	e72e      	b.n	14ee0 <__aeabi_fmul+0x94>
   15082:	46c0      	nop			; (mov r8, r8)
   15084:	00017c24 	.word	0x00017c24
   15088:	f7ffffff 	.word	0xf7ffffff

0001508c <__aeabi_fsub>:
   1508c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1508e:	464f      	mov	r7, r9
   15090:	46d6      	mov	lr, sl
   15092:	4646      	mov	r6, r8
   15094:	0044      	lsls	r4, r0, #1
   15096:	b5c0      	push	{r6, r7, lr}
   15098:	0fc2      	lsrs	r2, r0, #31
   1509a:	0247      	lsls	r7, r0, #9
   1509c:	0248      	lsls	r0, r1, #9
   1509e:	0a40      	lsrs	r0, r0, #9
   150a0:	4684      	mov	ip, r0
   150a2:	4666      	mov	r6, ip
   150a4:	0a7b      	lsrs	r3, r7, #9
   150a6:	0048      	lsls	r0, r1, #1
   150a8:	0fc9      	lsrs	r1, r1, #31
   150aa:	469a      	mov	sl, r3
   150ac:	0e24      	lsrs	r4, r4, #24
   150ae:	0015      	movs	r5, r2
   150b0:	00db      	lsls	r3, r3, #3
   150b2:	0e00      	lsrs	r0, r0, #24
   150b4:	4689      	mov	r9, r1
   150b6:	00f6      	lsls	r6, r6, #3
   150b8:	28ff      	cmp	r0, #255	; 0xff
   150ba:	d100      	bne.n	150be <__aeabi_fsub+0x32>
   150bc:	e08f      	b.n	151de <__aeabi_fsub+0x152>
   150be:	2101      	movs	r1, #1
   150c0:	464f      	mov	r7, r9
   150c2:	404f      	eors	r7, r1
   150c4:	0039      	movs	r1, r7
   150c6:	4291      	cmp	r1, r2
   150c8:	d066      	beq.n	15198 <__aeabi_fsub+0x10c>
   150ca:	1a22      	subs	r2, r4, r0
   150cc:	2a00      	cmp	r2, #0
   150ce:	dc00      	bgt.n	150d2 <__aeabi_fsub+0x46>
   150d0:	e09d      	b.n	1520e <__aeabi_fsub+0x182>
   150d2:	2800      	cmp	r0, #0
   150d4:	d13d      	bne.n	15152 <__aeabi_fsub+0xc6>
   150d6:	2e00      	cmp	r6, #0
   150d8:	d100      	bne.n	150dc <__aeabi_fsub+0x50>
   150da:	e08b      	b.n	151f4 <__aeabi_fsub+0x168>
   150dc:	1e51      	subs	r1, r2, #1
   150de:	2900      	cmp	r1, #0
   150e0:	d000      	beq.n	150e4 <__aeabi_fsub+0x58>
   150e2:	e0b5      	b.n	15250 <__aeabi_fsub+0x1c4>
   150e4:	2401      	movs	r4, #1
   150e6:	1b9b      	subs	r3, r3, r6
   150e8:	015a      	lsls	r2, r3, #5
   150ea:	d544      	bpl.n	15176 <__aeabi_fsub+0xea>
   150ec:	019b      	lsls	r3, r3, #6
   150ee:	099f      	lsrs	r7, r3, #6
   150f0:	0038      	movs	r0, r7
   150f2:	f002 f881 	bl	171f8 <__clzsi2>
   150f6:	3805      	subs	r0, #5
   150f8:	4087      	lsls	r7, r0
   150fa:	4284      	cmp	r4, r0
   150fc:	dd00      	ble.n	15100 <__aeabi_fsub+0x74>
   150fe:	e096      	b.n	1522e <__aeabi_fsub+0x1a2>
   15100:	1b04      	subs	r4, r0, r4
   15102:	003a      	movs	r2, r7
   15104:	2020      	movs	r0, #32
   15106:	3401      	adds	r4, #1
   15108:	40e2      	lsrs	r2, r4
   1510a:	1b04      	subs	r4, r0, r4
   1510c:	40a7      	lsls	r7, r4
   1510e:	003b      	movs	r3, r7
   15110:	1e5f      	subs	r7, r3, #1
   15112:	41bb      	sbcs	r3, r7
   15114:	2400      	movs	r4, #0
   15116:	4313      	orrs	r3, r2
   15118:	075a      	lsls	r2, r3, #29
   1511a:	d004      	beq.n	15126 <__aeabi_fsub+0x9a>
   1511c:	220f      	movs	r2, #15
   1511e:	401a      	ands	r2, r3
   15120:	2a04      	cmp	r2, #4
   15122:	d000      	beq.n	15126 <__aeabi_fsub+0x9a>
   15124:	3304      	adds	r3, #4
   15126:	015a      	lsls	r2, r3, #5
   15128:	d527      	bpl.n	1517a <__aeabi_fsub+0xee>
   1512a:	3401      	adds	r4, #1
   1512c:	2cff      	cmp	r4, #255	; 0xff
   1512e:	d100      	bne.n	15132 <__aeabi_fsub+0xa6>
   15130:	e079      	b.n	15226 <__aeabi_fsub+0x19a>
   15132:	2201      	movs	r2, #1
   15134:	019b      	lsls	r3, r3, #6
   15136:	0a5b      	lsrs	r3, r3, #9
   15138:	b2e4      	uxtb	r4, r4
   1513a:	402a      	ands	r2, r5
   1513c:	025b      	lsls	r3, r3, #9
   1513e:	05e4      	lsls	r4, r4, #23
   15140:	0a58      	lsrs	r0, r3, #9
   15142:	07d2      	lsls	r2, r2, #31
   15144:	4320      	orrs	r0, r4
   15146:	4310      	orrs	r0, r2
   15148:	bc1c      	pop	{r2, r3, r4}
   1514a:	4690      	mov	r8, r2
   1514c:	4699      	mov	r9, r3
   1514e:	46a2      	mov	sl, r4
   15150:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15152:	2cff      	cmp	r4, #255	; 0xff
   15154:	d0e0      	beq.n	15118 <__aeabi_fsub+0x8c>
   15156:	2180      	movs	r1, #128	; 0x80
   15158:	04c9      	lsls	r1, r1, #19
   1515a:	430e      	orrs	r6, r1
   1515c:	2a1b      	cmp	r2, #27
   1515e:	dc7b      	bgt.n	15258 <__aeabi_fsub+0x1cc>
   15160:	0031      	movs	r1, r6
   15162:	2020      	movs	r0, #32
   15164:	40d1      	lsrs	r1, r2
   15166:	1a82      	subs	r2, r0, r2
   15168:	4096      	lsls	r6, r2
   1516a:	1e72      	subs	r2, r6, #1
   1516c:	4196      	sbcs	r6, r2
   1516e:	430e      	orrs	r6, r1
   15170:	1b9b      	subs	r3, r3, r6
   15172:	015a      	lsls	r2, r3, #5
   15174:	d4ba      	bmi.n	150ec <__aeabi_fsub+0x60>
   15176:	075a      	lsls	r2, r3, #29
   15178:	d1d0      	bne.n	1511c <__aeabi_fsub+0x90>
   1517a:	2201      	movs	r2, #1
   1517c:	08df      	lsrs	r7, r3, #3
   1517e:	402a      	ands	r2, r5
   15180:	2cff      	cmp	r4, #255	; 0xff
   15182:	d133      	bne.n	151ec <__aeabi_fsub+0x160>
   15184:	2f00      	cmp	r7, #0
   15186:	d100      	bne.n	1518a <__aeabi_fsub+0xfe>
   15188:	e0a8      	b.n	152dc <__aeabi_fsub+0x250>
   1518a:	2380      	movs	r3, #128	; 0x80
   1518c:	03db      	lsls	r3, r3, #15
   1518e:	433b      	orrs	r3, r7
   15190:	025b      	lsls	r3, r3, #9
   15192:	0a5b      	lsrs	r3, r3, #9
   15194:	24ff      	movs	r4, #255	; 0xff
   15196:	e7d1      	b.n	1513c <__aeabi_fsub+0xb0>
   15198:	1a21      	subs	r1, r4, r0
   1519a:	2900      	cmp	r1, #0
   1519c:	dd4c      	ble.n	15238 <__aeabi_fsub+0x1ac>
   1519e:	2800      	cmp	r0, #0
   151a0:	d02a      	beq.n	151f8 <__aeabi_fsub+0x16c>
   151a2:	2cff      	cmp	r4, #255	; 0xff
   151a4:	d0b8      	beq.n	15118 <__aeabi_fsub+0x8c>
   151a6:	2080      	movs	r0, #128	; 0x80
   151a8:	04c0      	lsls	r0, r0, #19
   151aa:	4306      	orrs	r6, r0
   151ac:	291b      	cmp	r1, #27
   151ae:	dd00      	ble.n	151b2 <__aeabi_fsub+0x126>
   151b0:	e0af      	b.n	15312 <__aeabi_fsub+0x286>
   151b2:	0030      	movs	r0, r6
   151b4:	2720      	movs	r7, #32
   151b6:	40c8      	lsrs	r0, r1
   151b8:	1a79      	subs	r1, r7, r1
   151ba:	408e      	lsls	r6, r1
   151bc:	1e71      	subs	r1, r6, #1
   151be:	418e      	sbcs	r6, r1
   151c0:	4306      	orrs	r6, r0
   151c2:	199b      	adds	r3, r3, r6
   151c4:	0159      	lsls	r1, r3, #5
   151c6:	d5d6      	bpl.n	15176 <__aeabi_fsub+0xea>
   151c8:	3401      	adds	r4, #1
   151ca:	2cff      	cmp	r4, #255	; 0xff
   151cc:	d100      	bne.n	151d0 <__aeabi_fsub+0x144>
   151ce:	e085      	b.n	152dc <__aeabi_fsub+0x250>
   151d0:	2201      	movs	r2, #1
   151d2:	497a      	ldr	r1, [pc, #488]	; (153bc <__aeabi_fsub+0x330>)
   151d4:	401a      	ands	r2, r3
   151d6:	085b      	lsrs	r3, r3, #1
   151d8:	400b      	ands	r3, r1
   151da:	4313      	orrs	r3, r2
   151dc:	e79c      	b.n	15118 <__aeabi_fsub+0x8c>
   151de:	2e00      	cmp	r6, #0
   151e0:	d000      	beq.n	151e4 <__aeabi_fsub+0x158>
   151e2:	e770      	b.n	150c6 <__aeabi_fsub+0x3a>
   151e4:	e76b      	b.n	150be <__aeabi_fsub+0x32>
   151e6:	1e3b      	subs	r3, r7, #0
   151e8:	d1c5      	bne.n	15176 <__aeabi_fsub+0xea>
   151ea:	2200      	movs	r2, #0
   151ec:	027b      	lsls	r3, r7, #9
   151ee:	0a5b      	lsrs	r3, r3, #9
   151f0:	b2e4      	uxtb	r4, r4
   151f2:	e7a3      	b.n	1513c <__aeabi_fsub+0xb0>
   151f4:	0014      	movs	r4, r2
   151f6:	e78f      	b.n	15118 <__aeabi_fsub+0x8c>
   151f8:	2e00      	cmp	r6, #0
   151fa:	d04d      	beq.n	15298 <__aeabi_fsub+0x20c>
   151fc:	1e48      	subs	r0, r1, #1
   151fe:	2800      	cmp	r0, #0
   15200:	d157      	bne.n	152b2 <__aeabi_fsub+0x226>
   15202:	199b      	adds	r3, r3, r6
   15204:	2401      	movs	r4, #1
   15206:	015a      	lsls	r2, r3, #5
   15208:	d5b5      	bpl.n	15176 <__aeabi_fsub+0xea>
   1520a:	2402      	movs	r4, #2
   1520c:	e7e0      	b.n	151d0 <__aeabi_fsub+0x144>
   1520e:	2a00      	cmp	r2, #0
   15210:	d125      	bne.n	1525e <__aeabi_fsub+0x1d2>
   15212:	1c62      	adds	r2, r4, #1
   15214:	b2d2      	uxtb	r2, r2
   15216:	2a01      	cmp	r2, #1
   15218:	dd72      	ble.n	15300 <__aeabi_fsub+0x274>
   1521a:	1b9f      	subs	r7, r3, r6
   1521c:	017a      	lsls	r2, r7, #5
   1521e:	d535      	bpl.n	1528c <__aeabi_fsub+0x200>
   15220:	1af7      	subs	r7, r6, r3
   15222:	000d      	movs	r5, r1
   15224:	e764      	b.n	150f0 <__aeabi_fsub+0x64>
   15226:	2201      	movs	r2, #1
   15228:	2300      	movs	r3, #0
   1522a:	402a      	ands	r2, r5
   1522c:	e786      	b.n	1513c <__aeabi_fsub+0xb0>
   1522e:	003b      	movs	r3, r7
   15230:	4a63      	ldr	r2, [pc, #396]	; (153c0 <__aeabi_fsub+0x334>)
   15232:	1a24      	subs	r4, r4, r0
   15234:	4013      	ands	r3, r2
   15236:	e76f      	b.n	15118 <__aeabi_fsub+0x8c>
   15238:	2900      	cmp	r1, #0
   1523a:	d16c      	bne.n	15316 <__aeabi_fsub+0x28a>
   1523c:	1c61      	adds	r1, r4, #1
   1523e:	b2c8      	uxtb	r0, r1
   15240:	2801      	cmp	r0, #1
   15242:	dd4e      	ble.n	152e2 <__aeabi_fsub+0x256>
   15244:	29ff      	cmp	r1, #255	; 0xff
   15246:	d049      	beq.n	152dc <__aeabi_fsub+0x250>
   15248:	199b      	adds	r3, r3, r6
   1524a:	085b      	lsrs	r3, r3, #1
   1524c:	000c      	movs	r4, r1
   1524e:	e763      	b.n	15118 <__aeabi_fsub+0x8c>
   15250:	2aff      	cmp	r2, #255	; 0xff
   15252:	d041      	beq.n	152d8 <__aeabi_fsub+0x24c>
   15254:	000a      	movs	r2, r1
   15256:	e781      	b.n	1515c <__aeabi_fsub+0xd0>
   15258:	2601      	movs	r6, #1
   1525a:	1b9b      	subs	r3, r3, r6
   1525c:	e789      	b.n	15172 <__aeabi_fsub+0xe6>
   1525e:	2c00      	cmp	r4, #0
   15260:	d01c      	beq.n	1529c <__aeabi_fsub+0x210>
   15262:	28ff      	cmp	r0, #255	; 0xff
   15264:	d021      	beq.n	152aa <__aeabi_fsub+0x21e>
   15266:	2480      	movs	r4, #128	; 0x80
   15268:	04e4      	lsls	r4, r4, #19
   1526a:	4252      	negs	r2, r2
   1526c:	4323      	orrs	r3, r4
   1526e:	2a1b      	cmp	r2, #27
   15270:	dd00      	ble.n	15274 <__aeabi_fsub+0x1e8>
   15272:	e096      	b.n	153a2 <__aeabi_fsub+0x316>
   15274:	001c      	movs	r4, r3
   15276:	2520      	movs	r5, #32
   15278:	40d4      	lsrs	r4, r2
   1527a:	1aaa      	subs	r2, r5, r2
   1527c:	4093      	lsls	r3, r2
   1527e:	1e5a      	subs	r2, r3, #1
   15280:	4193      	sbcs	r3, r2
   15282:	4323      	orrs	r3, r4
   15284:	1af3      	subs	r3, r6, r3
   15286:	0004      	movs	r4, r0
   15288:	000d      	movs	r5, r1
   1528a:	e72d      	b.n	150e8 <__aeabi_fsub+0x5c>
   1528c:	2f00      	cmp	r7, #0
   1528e:	d000      	beq.n	15292 <__aeabi_fsub+0x206>
   15290:	e72e      	b.n	150f0 <__aeabi_fsub+0x64>
   15292:	2200      	movs	r2, #0
   15294:	2400      	movs	r4, #0
   15296:	e7a9      	b.n	151ec <__aeabi_fsub+0x160>
   15298:	000c      	movs	r4, r1
   1529a:	e73d      	b.n	15118 <__aeabi_fsub+0x8c>
   1529c:	2b00      	cmp	r3, #0
   1529e:	d058      	beq.n	15352 <__aeabi_fsub+0x2c6>
   152a0:	43d2      	mvns	r2, r2
   152a2:	2a00      	cmp	r2, #0
   152a4:	d0ee      	beq.n	15284 <__aeabi_fsub+0x1f8>
   152a6:	28ff      	cmp	r0, #255	; 0xff
   152a8:	d1e1      	bne.n	1526e <__aeabi_fsub+0x1e2>
   152aa:	0033      	movs	r3, r6
   152ac:	24ff      	movs	r4, #255	; 0xff
   152ae:	000d      	movs	r5, r1
   152b0:	e732      	b.n	15118 <__aeabi_fsub+0x8c>
   152b2:	29ff      	cmp	r1, #255	; 0xff
   152b4:	d010      	beq.n	152d8 <__aeabi_fsub+0x24c>
   152b6:	0001      	movs	r1, r0
   152b8:	e778      	b.n	151ac <__aeabi_fsub+0x120>
   152ba:	2b00      	cmp	r3, #0
   152bc:	d06e      	beq.n	1539c <__aeabi_fsub+0x310>
   152be:	24ff      	movs	r4, #255	; 0xff
   152c0:	2e00      	cmp	r6, #0
   152c2:	d100      	bne.n	152c6 <__aeabi_fsub+0x23a>
   152c4:	e728      	b.n	15118 <__aeabi_fsub+0x8c>
   152c6:	2280      	movs	r2, #128	; 0x80
   152c8:	4651      	mov	r1, sl
   152ca:	03d2      	lsls	r2, r2, #15
   152cc:	4211      	tst	r1, r2
   152ce:	d003      	beq.n	152d8 <__aeabi_fsub+0x24c>
   152d0:	4661      	mov	r1, ip
   152d2:	4211      	tst	r1, r2
   152d4:	d100      	bne.n	152d8 <__aeabi_fsub+0x24c>
   152d6:	0033      	movs	r3, r6
   152d8:	24ff      	movs	r4, #255	; 0xff
   152da:	e71d      	b.n	15118 <__aeabi_fsub+0x8c>
   152dc:	24ff      	movs	r4, #255	; 0xff
   152de:	2300      	movs	r3, #0
   152e0:	e72c      	b.n	1513c <__aeabi_fsub+0xb0>
   152e2:	2c00      	cmp	r4, #0
   152e4:	d1e9      	bne.n	152ba <__aeabi_fsub+0x22e>
   152e6:	2b00      	cmp	r3, #0
   152e8:	d063      	beq.n	153b2 <__aeabi_fsub+0x326>
   152ea:	2e00      	cmp	r6, #0
   152ec:	d100      	bne.n	152f0 <__aeabi_fsub+0x264>
   152ee:	e713      	b.n	15118 <__aeabi_fsub+0x8c>
   152f0:	199b      	adds	r3, r3, r6
   152f2:	015a      	lsls	r2, r3, #5
   152f4:	d400      	bmi.n	152f8 <__aeabi_fsub+0x26c>
   152f6:	e73e      	b.n	15176 <__aeabi_fsub+0xea>
   152f8:	4a31      	ldr	r2, [pc, #196]	; (153c0 <__aeabi_fsub+0x334>)
   152fa:	000c      	movs	r4, r1
   152fc:	4013      	ands	r3, r2
   152fe:	e70b      	b.n	15118 <__aeabi_fsub+0x8c>
   15300:	2c00      	cmp	r4, #0
   15302:	d11e      	bne.n	15342 <__aeabi_fsub+0x2b6>
   15304:	2b00      	cmp	r3, #0
   15306:	d12f      	bne.n	15368 <__aeabi_fsub+0x2dc>
   15308:	2e00      	cmp	r6, #0
   1530a:	d04f      	beq.n	153ac <__aeabi_fsub+0x320>
   1530c:	0033      	movs	r3, r6
   1530e:	000d      	movs	r5, r1
   15310:	e702      	b.n	15118 <__aeabi_fsub+0x8c>
   15312:	2601      	movs	r6, #1
   15314:	e755      	b.n	151c2 <__aeabi_fsub+0x136>
   15316:	2c00      	cmp	r4, #0
   15318:	d11f      	bne.n	1535a <__aeabi_fsub+0x2ce>
   1531a:	2b00      	cmp	r3, #0
   1531c:	d043      	beq.n	153a6 <__aeabi_fsub+0x31a>
   1531e:	43c9      	mvns	r1, r1
   15320:	2900      	cmp	r1, #0
   15322:	d00b      	beq.n	1533c <__aeabi_fsub+0x2b0>
   15324:	28ff      	cmp	r0, #255	; 0xff
   15326:	d039      	beq.n	1539c <__aeabi_fsub+0x310>
   15328:	291b      	cmp	r1, #27
   1532a:	dc44      	bgt.n	153b6 <__aeabi_fsub+0x32a>
   1532c:	001c      	movs	r4, r3
   1532e:	2720      	movs	r7, #32
   15330:	40cc      	lsrs	r4, r1
   15332:	1a79      	subs	r1, r7, r1
   15334:	408b      	lsls	r3, r1
   15336:	1e59      	subs	r1, r3, #1
   15338:	418b      	sbcs	r3, r1
   1533a:	4323      	orrs	r3, r4
   1533c:	199b      	adds	r3, r3, r6
   1533e:	0004      	movs	r4, r0
   15340:	e740      	b.n	151c4 <__aeabi_fsub+0x138>
   15342:	2b00      	cmp	r3, #0
   15344:	d11a      	bne.n	1537c <__aeabi_fsub+0x2f0>
   15346:	2e00      	cmp	r6, #0
   15348:	d124      	bne.n	15394 <__aeabi_fsub+0x308>
   1534a:	2780      	movs	r7, #128	; 0x80
   1534c:	2200      	movs	r2, #0
   1534e:	03ff      	lsls	r7, r7, #15
   15350:	e71b      	b.n	1518a <__aeabi_fsub+0xfe>
   15352:	0033      	movs	r3, r6
   15354:	0004      	movs	r4, r0
   15356:	000d      	movs	r5, r1
   15358:	e6de      	b.n	15118 <__aeabi_fsub+0x8c>
   1535a:	28ff      	cmp	r0, #255	; 0xff
   1535c:	d01e      	beq.n	1539c <__aeabi_fsub+0x310>
   1535e:	2480      	movs	r4, #128	; 0x80
   15360:	04e4      	lsls	r4, r4, #19
   15362:	4249      	negs	r1, r1
   15364:	4323      	orrs	r3, r4
   15366:	e7df      	b.n	15328 <__aeabi_fsub+0x29c>
   15368:	2e00      	cmp	r6, #0
   1536a:	d100      	bne.n	1536e <__aeabi_fsub+0x2e2>
   1536c:	e6d4      	b.n	15118 <__aeabi_fsub+0x8c>
   1536e:	1b9f      	subs	r7, r3, r6
   15370:	017a      	lsls	r2, r7, #5
   15372:	d400      	bmi.n	15376 <__aeabi_fsub+0x2ea>
   15374:	e737      	b.n	151e6 <__aeabi_fsub+0x15a>
   15376:	1af3      	subs	r3, r6, r3
   15378:	000d      	movs	r5, r1
   1537a:	e6cd      	b.n	15118 <__aeabi_fsub+0x8c>
   1537c:	24ff      	movs	r4, #255	; 0xff
   1537e:	2e00      	cmp	r6, #0
   15380:	d100      	bne.n	15384 <__aeabi_fsub+0x2f8>
   15382:	e6c9      	b.n	15118 <__aeabi_fsub+0x8c>
   15384:	2280      	movs	r2, #128	; 0x80
   15386:	4650      	mov	r0, sl
   15388:	03d2      	lsls	r2, r2, #15
   1538a:	4210      	tst	r0, r2
   1538c:	d0a4      	beq.n	152d8 <__aeabi_fsub+0x24c>
   1538e:	4660      	mov	r0, ip
   15390:	4210      	tst	r0, r2
   15392:	d1a1      	bne.n	152d8 <__aeabi_fsub+0x24c>
   15394:	0033      	movs	r3, r6
   15396:	000d      	movs	r5, r1
   15398:	24ff      	movs	r4, #255	; 0xff
   1539a:	e6bd      	b.n	15118 <__aeabi_fsub+0x8c>
   1539c:	0033      	movs	r3, r6
   1539e:	24ff      	movs	r4, #255	; 0xff
   153a0:	e6ba      	b.n	15118 <__aeabi_fsub+0x8c>
   153a2:	2301      	movs	r3, #1
   153a4:	e76e      	b.n	15284 <__aeabi_fsub+0x1f8>
   153a6:	0033      	movs	r3, r6
   153a8:	0004      	movs	r4, r0
   153aa:	e6b5      	b.n	15118 <__aeabi_fsub+0x8c>
   153ac:	2700      	movs	r7, #0
   153ae:	2200      	movs	r2, #0
   153b0:	e71c      	b.n	151ec <__aeabi_fsub+0x160>
   153b2:	0033      	movs	r3, r6
   153b4:	e6b0      	b.n	15118 <__aeabi_fsub+0x8c>
   153b6:	2301      	movs	r3, #1
   153b8:	e7c0      	b.n	1533c <__aeabi_fsub+0x2b0>
   153ba:	46c0      	nop			; (mov r8, r8)
   153bc:	7dffffff 	.word	0x7dffffff
   153c0:	fbffffff 	.word	0xfbffffff

000153c4 <__aeabi_f2iz>:
   153c4:	0241      	lsls	r1, r0, #9
   153c6:	0043      	lsls	r3, r0, #1
   153c8:	0fc2      	lsrs	r2, r0, #31
   153ca:	0a49      	lsrs	r1, r1, #9
   153cc:	0e1b      	lsrs	r3, r3, #24
   153ce:	2000      	movs	r0, #0
   153d0:	2b7e      	cmp	r3, #126	; 0x7e
   153d2:	dd0d      	ble.n	153f0 <__aeabi_f2iz+0x2c>
   153d4:	2b9d      	cmp	r3, #157	; 0x9d
   153d6:	dc0c      	bgt.n	153f2 <__aeabi_f2iz+0x2e>
   153d8:	2080      	movs	r0, #128	; 0x80
   153da:	0400      	lsls	r0, r0, #16
   153dc:	4301      	orrs	r1, r0
   153de:	2b95      	cmp	r3, #149	; 0x95
   153e0:	dc0a      	bgt.n	153f8 <__aeabi_f2iz+0x34>
   153e2:	2096      	movs	r0, #150	; 0x96
   153e4:	1ac3      	subs	r3, r0, r3
   153e6:	40d9      	lsrs	r1, r3
   153e8:	4248      	negs	r0, r1
   153ea:	2a00      	cmp	r2, #0
   153ec:	d100      	bne.n	153f0 <__aeabi_f2iz+0x2c>
   153ee:	0008      	movs	r0, r1
   153f0:	4770      	bx	lr
   153f2:	4b03      	ldr	r3, [pc, #12]	; (15400 <__aeabi_f2iz+0x3c>)
   153f4:	18d0      	adds	r0, r2, r3
   153f6:	e7fb      	b.n	153f0 <__aeabi_f2iz+0x2c>
   153f8:	3b96      	subs	r3, #150	; 0x96
   153fa:	4099      	lsls	r1, r3
   153fc:	e7f4      	b.n	153e8 <__aeabi_f2iz+0x24>
   153fe:	46c0      	nop			; (mov r8, r8)
   15400:	7fffffff 	.word	0x7fffffff

00015404 <__aeabi_i2f>:
   15404:	b570      	push	{r4, r5, r6, lr}
   15406:	2800      	cmp	r0, #0
   15408:	d030      	beq.n	1546c <__aeabi_i2f+0x68>
   1540a:	17c3      	asrs	r3, r0, #31
   1540c:	18c4      	adds	r4, r0, r3
   1540e:	405c      	eors	r4, r3
   15410:	0fc5      	lsrs	r5, r0, #31
   15412:	0020      	movs	r0, r4
   15414:	f001 fef0 	bl	171f8 <__clzsi2>
   15418:	239e      	movs	r3, #158	; 0x9e
   1541a:	1a1b      	subs	r3, r3, r0
   1541c:	2b96      	cmp	r3, #150	; 0x96
   1541e:	dc0d      	bgt.n	1543c <__aeabi_i2f+0x38>
   15420:	2296      	movs	r2, #150	; 0x96
   15422:	1ad2      	subs	r2, r2, r3
   15424:	4094      	lsls	r4, r2
   15426:	002a      	movs	r2, r5
   15428:	0264      	lsls	r4, r4, #9
   1542a:	0a64      	lsrs	r4, r4, #9
   1542c:	b2db      	uxtb	r3, r3
   1542e:	0264      	lsls	r4, r4, #9
   15430:	05db      	lsls	r3, r3, #23
   15432:	0a60      	lsrs	r0, r4, #9
   15434:	07d2      	lsls	r2, r2, #31
   15436:	4318      	orrs	r0, r3
   15438:	4310      	orrs	r0, r2
   1543a:	bd70      	pop	{r4, r5, r6, pc}
   1543c:	2b99      	cmp	r3, #153	; 0x99
   1543e:	dc19      	bgt.n	15474 <__aeabi_i2f+0x70>
   15440:	2299      	movs	r2, #153	; 0x99
   15442:	1ad2      	subs	r2, r2, r3
   15444:	2a00      	cmp	r2, #0
   15446:	dd29      	ble.n	1549c <__aeabi_i2f+0x98>
   15448:	4094      	lsls	r4, r2
   1544a:	0022      	movs	r2, r4
   1544c:	4c14      	ldr	r4, [pc, #80]	; (154a0 <__aeabi_i2f+0x9c>)
   1544e:	4014      	ands	r4, r2
   15450:	0751      	lsls	r1, r2, #29
   15452:	d004      	beq.n	1545e <__aeabi_i2f+0x5a>
   15454:	210f      	movs	r1, #15
   15456:	400a      	ands	r2, r1
   15458:	2a04      	cmp	r2, #4
   1545a:	d000      	beq.n	1545e <__aeabi_i2f+0x5a>
   1545c:	3404      	adds	r4, #4
   1545e:	0162      	lsls	r2, r4, #5
   15460:	d413      	bmi.n	1548a <__aeabi_i2f+0x86>
   15462:	01a4      	lsls	r4, r4, #6
   15464:	0a64      	lsrs	r4, r4, #9
   15466:	b2db      	uxtb	r3, r3
   15468:	002a      	movs	r2, r5
   1546a:	e7e0      	b.n	1542e <__aeabi_i2f+0x2a>
   1546c:	2200      	movs	r2, #0
   1546e:	2300      	movs	r3, #0
   15470:	2400      	movs	r4, #0
   15472:	e7dc      	b.n	1542e <__aeabi_i2f+0x2a>
   15474:	2205      	movs	r2, #5
   15476:	0021      	movs	r1, r4
   15478:	1a12      	subs	r2, r2, r0
   1547a:	40d1      	lsrs	r1, r2
   1547c:	22b9      	movs	r2, #185	; 0xb9
   1547e:	1ad2      	subs	r2, r2, r3
   15480:	4094      	lsls	r4, r2
   15482:	1e62      	subs	r2, r4, #1
   15484:	4194      	sbcs	r4, r2
   15486:	430c      	orrs	r4, r1
   15488:	e7da      	b.n	15440 <__aeabi_i2f+0x3c>
   1548a:	4b05      	ldr	r3, [pc, #20]	; (154a0 <__aeabi_i2f+0x9c>)
   1548c:	002a      	movs	r2, r5
   1548e:	401c      	ands	r4, r3
   15490:	239f      	movs	r3, #159	; 0x9f
   15492:	01a4      	lsls	r4, r4, #6
   15494:	1a1b      	subs	r3, r3, r0
   15496:	0a64      	lsrs	r4, r4, #9
   15498:	b2db      	uxtb	r3, r3
   1549a:	e7c8      	b.n	1542e <__aeabi_i2f+0x2a>
   1549c:	0022      	movs	r2, r4
   1549e:	e7d5      	b.n	1544c <__aeabi_i2f+0x48>
   154a0:	fbffffff 	.word	0xfbffffff

000154a4 <__aeabi_ui2f>:
   154a4:	b510      	push	{r4, lr}
   154a6:	1e04      	subs	r4, r0, #0
   154a8:	d027      	beq.n	154fa <__aeabi_ui2f+0x56>
   154aa:	f001 fea5 	bl	171f8 <__clzsi2>
   154ae:	239e      	movs	r3, #158	; 0x9e
   154b0:	1a1b      	subs	r3, r3, r0
   154b2:	2b96      	cmp	r3, #150	; 0x96
   154b4:	dc0a      	bgt.n	154cc <__aeabi_ui2f+0x28>
   154b6:	2296      	movs	r2, #150	; 0x96
   154b8:	1ad2      	subs	r2, r2, r3
   154ba:	4094      	lsls	r4, r2
   154bc:	0264      	lsls	r4, r4, #9
   154be:	0a64      	lsrs	r4, r4, #9
   154c0:	b2db      	uxtb	r3, r3
   154c2:	0264      	lsls	r4, r4, #9
   154c4:	05db      	lsls	r3, r3, #23
   154c6:	0a60      	lsrs	r0, r4, #9
   154c8:	4318      	orrs	r0, r3
   154ca:	bd10      	pop	{r4, pc}
   154cc:	2b99      	cmp	r3, #153	; 0x99
   154ce:	dc17      	bgt.n	15500 <__aeabi_ui2f+0x5c>
   154d0:	2299      	movs	r2, #153	; 0x99
   154d2:	1ad2      	subs	r2, r2, r3
   154d4:	2a00      	cmp	r2, #0
   154d6:	dd27      	ble.n	15528 <__aeabi_ui2f+0x84>
   154d8:	4094      	lsls	r4, r2
   154da:	0022      	movs	r2, r4
   154dc:	4c13      	ldr	r4, [pc, #76]	; (1552c <__aeabi_ui2f+0x88>)
   154de:	4014      	ands	r4, r2
   154e0:	0751      	lsls	r1, r2, #29
   154e2:	d004      	beq.n	154ee <__aeabi_ui2f+0x4a>
   154e4:	210f      	movs	r1, #15
   154e6:	400a      	ands	r2, r1
   154e8:	2a04      	cmp	r2, #4
   154ea:	d000      	beq.n	154ee <__aeabi_ui2f+0x4a>
   154ec:	3404      	adds	r4, #4
   154ee:	0162      	lsls	r2, r4, #5
   154f0:	d412      	bmi.n	15518 <__aeabi_ui2f+0x74>
   154f2:	01a4      	lsls	r4, r4, #6
   154f4:	0a64      	lsrs	r4, r4, #9
   154f6:	b2db      	uxtb	r3, r3
   154f8:	e7e3      	b.n	154c2 <__aeabi_ui2f+0x1e>
   154fa:	2300      	movs	r3, #0
   154fc:	2400      	movs	r4, #0
   154fe:	e7e0      	b.n	154c2 <__aeabi_ui2f+0x1e>
   15500:	22b9      	movs	r2, #185	; 0xb9
   15502:	0021      	movs	r1, r4
   15504:	1ad2      	subs	r2, r2, r3
   15506:	4091      	lsls	r1, r2
   15508:	000a      	movs	r2, r1
   1550a:	1e51      	subs	r1, r2, #1
   1550c:	418a      	sbcs	r2, r1
   1550e:	2105      	movs	r1, #5
   15510:	1a09      	subs	r1, r1, r0
   15512:	40cc      	lsrs	r4, r1
   15514:	4314      	orrs	r4, r2
   15516:	e7db      	b.n	154d0 <__aeabi_ui2f+0x2c>
   15518:	4b04      	ldr	r3, [pc, #16]	; (1552c <__aeabi_ui2f+0x88>)
   1551a:	401c      	ands	r4, r3
   1551c:	239f      	movs	r3, #159	; 0x9f
   1551e:	01a4      	lsls	r4, r4, #6
   15520:	1a1b      	subs	r3, r3, r0
   15522:	0a64      	lsrs	r4, r4, #9
   15524:	b2db      	uxtb	r3, r3
   15526:	e7cc      	b.n	154c2 <__aeabi_ui2f+0x1e>
   15528:	0022      	movs	r2, r4
   1552a:	e7d7      	b.n	154dc <__aeabi_ui2f+0x38>
   1552c:	fbffffff 	.word	0xfbffffff

00015530 <__aeabi_dadd>:
   15530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15532:	4645      	mov	r5, r8
   15534:	46de      	mov	lr, fp
   15536:	4657      	mov	r7, sl
   15538:	464e      	mov	r6, r9
   1553a:	030c      	lsls	r4, r1, #12
   1553c:	b5e0      	push	{r5, r6, r7, lr}
   1553e:	004e      	lsls	r6, r1, #1
   15540:	0fc9      	lsrs	r1, r1, #31
   15542:	4688      	mov	r8, r1
   15544:	000d      	movs	r5, r1
   15546:	0a61      	lsrs	r1, r4, #9
   15548:	0f44      	lsrs	r4, r0, #29
   1554a:	430c      	orrs	r4, r1
   1554c:	00c7      	lsls	r7, r0, #3
   1554e:	0319      	lsls	r1, r3, #12
   15550:	0058      	lsls	r0, r3, #1
   15552:	0fdb      	lsrs	r3, r3, #31
   15554:	469b      	mov	fp, r3
   15556:	0a4b      	lsrs	r3, r1, #9
   15558:	0f51      	lsrs	r1, r2, #29
   1555a:	430b      	orrs	r3, r1
   1555c:	0d76      	lsrs	r6, r6, #21
   1555e:	0d40      	lsrs	r0, r0, #21
   15560:	0019      	movs	r1, r3
   15562:	00d2      	lsls	r2, r2, #3
   15564:	45d8      	cmp	r8, fp
   15566:	d100      	bne.n	1556a <__aeabi_dadd+0x3a>
   15568:	e0ae      	b.n	156c8 <__aeabi_dadd+0x198>
   1556a:	1a35      	subs	r5, r6, r0
   1556c:	2d00      	cmp	r5, #0
   1556e:	dc00      	bgt.n	15572 <__aeabi_dadd+0x42>
   15570:	e0f6      	b.n	15760 <__aeabi_dadd+0x230>
   15572:	2800      	cmp	r0, #0
   15574:	d10f      	bne.n	15596 <__aeabi_dadd+0x66>
   15576:	4313      	orrs	r3, r2
   15578:	d100      	bne.n	1557c <__aeabi_dadd+0x4c>
   1557a:	e0db      	b.n	15734 <__aeabi_dadd+0x204>
   1557c:	1e6b      	subs	r3, r5, #1
   1557e:	2b00      	cmp	r3, #0
   15580:	d000      	beq.n	15584 <__aeabi_dadd+0x54>
   15582:	e137      	b.n	157f4 <__aeabi_dadd+0x2c4>
   15584:	1aba      	subs	r2, r7, r2
   15586:	4297      	cmp	r7, r2
   15588:	41bf      	sbcs	r7, r7
   1558a:	1a64      	subs	r4, r4, r1
   1558c:	427f      	negs	r7, r7
   1558e:	1be4      	subs	r4, r4, r7
   15590:	2601      	movs	r6, #1
   15592:	0017      	movs	r7, r2
   15594:	e024      	b.n	155e0 <__aeabi_dadd+0xb0>
   15596:	4bc6      	ldr	r3, [pc, #792]	; (158b0 <__aeabi_dadd+0x380>)
   15598:	429e      	cmp	r6, r3
   1559a:	d04d      	beq.n	15638 <__aeabi_dadd+0x108>
   1559c:	2380      	movs	r3, #128	; 0x80
   1559e:	041b      	lsls	r3, r3, #16
   155a0:	4319      	orrs	r1, r3
   155a2:	2d38      	cmp	r5, #56	; 0x38
   155a4:	dd00      	ble.n	155a8 <__aeabi_dadd+0x78>
   155a6:	e107      	b.n	157b8 <__aeabi_dadd+0x288>
   155a8:	2d1f      	cmp	r5, #31
   155aa:	dd00      	ble.n	155ae <__aeabi_dadd+0x7e>
   155ac:	e138      	b.n	15820 <__aeabi_dadd+0x2f0>
   155ae:	2020      	movs	r0, #32
   155b0:	1b43      	subs	r3, r0, r5
   155b2:	469a      	mov	sl, r3
   155b4:	000b      	movs	r3, r1
   155b6:	4650      	mov	r0, sl
   155b8:	4083      	lsls	r3, r0
   155ba:	4699      	mov	r9, r3
   155bc:	0013      	movs	r3, r2
   155be:	4648      	mov	r0, r9
   155c0:	40eb      	lsrs	r3, r5
   155c2:	4318      	orrs	r0, r3
   155c4:	0003      	movs	r3, r0
   155c6:	4650      	mov	r0, sl
   155c8:	4082      	lsls	r2, r0
   155ca:	1e50      	subs	r0, r2, #1
   155cc:	4182      	sbcs	r2, r0
   155ce:	40e9      	lsrs	r1, r5
   155d0:	431a      	orrs	r2, r3
   155d2:	1aba      	subs	r2, r7, r2
   155d4:	1a61      	subs	r1, r4, r1
   155d6:	4297      	cmp	r7, r2
   155d8:	41a4      	sbcs	r4, r4
   155da:	0017      	movs	r7, r2
   155dc:	4264      	negs	r4, r4
   155de:	1b0c      	subs	r4, r1, r4
   155e0:	0223      	lsls	r3, r4, #8
   155e2:	d562      	bpl.n	156aa <__aeabi_dadd+0x17a>
   155e4:	0264      	lsls	r4, r4, #9
   155e6:	0a65      	lsrs	r5, r4, #9
   155e8:	2d00      	cmp	r5, #0
   155ea:	d100      	bne.n	155ee <__aeabi_dadd+0xbe>
   155ec:	e0df      	b.n	157ae <__aeabi_dadd+0x27e>
   155ee:	0028      	movs	r0, r5
   155f0:	f001 fe02 	bl	171f8 <__clzsi2>
   155f4:	0003      	movs	r3, r0
   155f6:	3b08      	subs	r3, #8
   155f8:	2b1f      	cmp	r3, #31
   155fa:	dd00      	ble.n	155fe <__aeabi_dadd+0xce>
   155fc:	e0d2      	b.n	157a4 <__aeabi_dadd+0x274>
   155fe:	2220      	movs	r2, #32
   15600:	003c      	movs	r4, r7
   15602:	1ad2      	subs	r2, r2, r3
   15604:	409d      	lsls	r5, r3
   15606:	40d4      	lsrs	r4, r2
   15608:	409f      	lsls	r7, r3
   1560a:	4325      	orrs	r5, r4
   1560c:	429e      	cmp	r6, r3
   1560e:	dd00      	ble.n	15612 <__aeabi_dadd+0xe2>
   15610:	e0c4      	b.n	1579c <__aeabi_dadd+0x26c>
   15612:	1b9e      	subs	r6, r3, r6
   15614:	1c73      	adds	r3, r6, #1
   15616:	2b1f      	cmp	r3, #31
   15618:	dd00      	ble.n	1561c <__aeabi_dadd+0xec>
   1561a:	e0f1      	b.n	15800 <__aeabi_dadd+0x2d0>
   1561c:	2220      	movs	r2, #32
   1561e:	0038      	movs	r0, r7
   15620:	0029      	movs	r1, r5
   15622:	1ad2      	subs	r2, r2, r3
   15624:	40d8      	lsrs	r0, r3
   15626:	4091      	lsls	r1, r2
   15628:	4097      	lsls	r7, r2
   1562a:	002c      	movs	r4, r5
   1562c:	4301      	orrs	r1, r0
   1562e:	1e78      	subs	r0, r7, #1
   15630:	4187      	sbcs	r7, r0
   15632:	40dc      	lsrs	r4, r3
   15634:	2600      	movs	r6, #0
   15636:	430f      	orrs	r7, r1
   15638:	077b      	lsls	r3, r7, #29
   1563a:	d009      	beq.n	15650 <__aeabi_dadd+0x120>
   1563c:	230f      	movs	r3, #15
   1563e:	403b      	ands	r3, r7
   15640:	2b04      	cmp	r3, #4
   15642:	d005      	beq.n	15650 <__aeabi_dadd+0x120>
   15644:	1d3b      	adds	r3, r7, #4
   15646:	42bb      	cmp	r3, r7
   15648:	41bf      	sbcs	r7, r7
   1564a:	427f      	negs	r7, r7
   1564c:	19e4      	adds	r4, r4, r7
   1564e:	001f      	movs	r7, r3
   15650:	0223      	lsls	r3, r4, #8
   15652:	d52c      	bpl.n	156ae <__aeabi_dadd+0x17e>
   15654:	4b96      	ldr	r3, [pc, #600]	; (158b0 <__aeabi_dadd+0x380>)
   15656:	3601      	adds	r6, #1
   15658:	429e      	cmp	r6, r3
   1565a:	d100      	bne.n	1565e <__aeabi_dadd+0x12e>
   1565c:	e09a      	b.n	15794 <__aeabi_dadd+0x264>
   1565e:	4645      	mov	r5, r8
   15660:	4b94      	ldr	r3, [pc, #592]	; (158b4 <__aeabi_dadd+0x384>)
   15662:	08ff      	lsrs	r7, r7, #3
   15664:	401c      	ands	r4, r3
   15666:	0760      	lsls	r0, r4, #29
   15668:	0576      	lsls	r6, r6, #21
   1566a:	0264      	lsls	r4, r4, #9
   1566c:	4307      	orrs	r7, r0
   1566e:	0b24      	lsrs	r4, r4, #12
   15670:	0d76      	lsrs	r6, r6, #21
   15672:	2100      	movs	r1, #0
   15674:	0324      	lsls	r4, r4, #12
   15676:	0b23      	lsrs	r3, r4, #12
   15678:	0d0c      	lsrs	r4, r1, #20
   1567a:	4a8f      	ldr	r2, [pc, #572]	; (158b8 <__aeabi_dadd+0x388>)
   1567c:	0524      	lsls	r4, r4, #20
   1567e:	431c      	orrs	r4, r3
   15680:	4014      	ands	r4, r2
   15682:	0533      	lsls	r3, r6, #20
   15684:	4323      	orrs	r3, r4
   15686:	005b      	lsls	r3, r3, #1
   15688:	07ed      	lsls	r5, r5, #31
   1568a:	085b      	lsrs	r3, r3, #1
   1568c:	432b      	orrs	r3, r5
   1568e:	0038      	movs	r0, r7
   15690:	0019      	movs	r1, r3
   15692:	bc3c      	pop	{r2, r3, r4, r5}
   15694:	4690      	mov	r8, r2
   15696:	4699      	mov	r9, r3
   15698:	46a2      	mov	sl, r4
   1569a:	46ab      	mov	fp, r5
   1569c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1569e:	4664      	mov	r4, ip
   156a0:	4304      	orrs	r4, r0
   156a2:	d100      	bne.n	156a6 <__aeabi_dadd+0x176>
   156a4:	e211      	b.n	15aca <__aeabi_dadd+0x59a>
   156a6:	0004      	movs	r4, r0
   156a8:	4667      	mov	r7, ip
   156aa:	077b      	lsls	r3, r7, #29
   156ac:	d1c6      	bne.n	1563c <__aeabi_dadd+0x10c>
   156ae:	4645      	mov	r5, r8
   156b0:	0760      	lsls	r0, r4, #29
   156b2:	08ff      	lsrs	r7, r7, #3
   156b4:	4307      	orrs	r7, r0
   156b6:	08e4      	lsrs	r4, r4, #3
   156b8:	4b7d      	ldr	r3, [pc, #500]	; (158b0 <__aeabi_dadd+0x380>)
   156ba:	429e      	cmp	r6, r3
   156bc:	d030      	beq.n	15720 <__aeabi_dadd+0x1f0>
   156be:	0324      	lsls	r4, r4, #12
   156c0:	0576      	lsls	r6, r6, #21
   156c2:	0b24      	lsrs	r4, r4, #12
   156c4:	0d76      	lsrs	r6, r6, #21
   156c6:	e7d4      	b.n	15672 <__aeabi_dadd+0x142>
   156c8:	1a33      	subs	r3, r6, r0
   156ca:	469a      	mov	sl, r3
   156cc:	2b00      	cmp	r3, #0
   156ce:	dd78      	ble.n	157c2 <__aeabi_dadd+0x292>
   156d0:	2800      	cmp	r0, #0
   156d2:	d031      	beq.n	15738 <__aeabi_dadd+0x208>
   156d4:	4876      	ldr	r0, [pc, #472]	; (158b0 <__aeabi_dadd+0x380>)
   156d6:	4286      	cmp	r6, r0
   156d8:	d0ae      	beq.n	15638 <__aeabi_dadd+0x108>
   156da:	2080      	movs	r0, #128	; 0x80
   156dc:	0400      	lsls	r0, r0, #16
   156de:	4301      	orrs	r1, r0
   156e0:	4653      	mov	r3, sl
   156e2:	2b38      	cmp	r3, #56	; 0x38
   156e4:	dc00      	bgt.n	156e8 <__aeabi_dadd+0x1b8>
   156e6:	e0e9      	b.n	158bc <__aeabi_dadd+0x38c>
   156e8:	430a      	orrs	r2, r1
   156ea:	1e51      	subs	r1, r2, #1
   156ec:	418a      	sbcs	r2, r1
   156ee:	2100      	movs	r1, #0
   156f0:	19d2      	adds	r2, r2, r7
   156f2:	42ba      	cmp	r2, r7
   156f4:	41bf      	sbcs	r7, r7
   156f6:	1909      	adds	r1, r1, r4
   156f8:	427c      	negs	r4, r7
   156fa:	0017      	movs	r7, r2
   156fc:	190c      	adds	r4, r1, r4
   156fe:	0223      	lsls	r3, r4, #8
   15700:	d5d3      	bpl.n	156aa <__aeabi_dadd+0x17a>
   15702:	4b6b      	ldr	r3, [pc, #428]	; (158b0 <__aeabi_dadd+0x380>)
   15704:	3601      	adds	r6, #1
   15706:	429e      	cmp	r6, r3
   15708:	d100      	bne.n	1570c <__aeabi_dadd+0x1dc>
   1570a:	e13a      	b.n	15982 <__aeabi_dadd+0x452>
   1570c:	2001      	movs	r0, #1
   1570e:	4b69      	ldr	r3, [pc, #420]	; (158b4 <__aeabi_dadd+0x384>)
   15710:	401c      	ands	r4, r3
   15712:	087b      	lsrs	r3, r7, #1
   15714:	4007      	ands	r7, r0
   15716:	431f      	orrs	r7, r3
   15718:	07e0      	lsls	r0, r4, #31
   1571a:	4307      	orrs	r7, r0
   1571c:	0864      	lsrs	r4, r4, #1
   1571e:	e78b      	b.n	15638 <__aeabi_dadd+0x108>
   15720:	0023      	movs	r3, r4
   15722:	433b      	orrs	r3, r7
   15724:	d100      	bne.n	15728 <__aeabi_dadd+0x1f8>
   15726:	e1cb      	b.n	15ac0 <__aeabi_dadd+0x590>
   15728:	2280      	movs	r2, #128	; 0x80
   1572a:	0312      	lsls	r2, r2, #12
   1572c:	4314      	orrs	r4, r2
   1572e:	0324      	lsls	r4, r4, #12
   15730:	0b24      	lsrs	r4, r4, #12
   15732:	e79e      	b.n	15672 <__aeabi_dadd+0x142>
   15734:	002e      	movs	r6, r5
   15736:	e77f      	b.n	15638 <__aeabi_dadd+0x108>
   15738:	0008      	movs	r0, r1
   1573a:	4310      	orrs	r0, r2
   1573c:	d100      	bne.n	15740 <__aeabi_dadd+0x210>
   1573e:	e0b4      	b.n	158aa <__aeabi_dadd+0x37a>
   15740:	1e58      	subs	r0, r3, #1
   15742:	2800      	cmp	r0, #0
   15744:	d000      	beq.n	15748 <__aeabi_dadd+0x218>
   15746:	e0de      	b.n	15906 <__aeabi_dadd+0x3d6>
   15748:	18ba      	adds	r2, r7, r2
   1574a:	42ba      	cmp	r2, r7
   1574c:	419b      	sbcs	r3, r3
   1574e:	1864      	adds	r4, r4, r1
   15750:	425b      	negs	r3, r3
   15752:	18e4      	adds	r4, r4, r3
   15754:	0017      	movs	r7, r2
   15756:	2601      	movs	r6, #1
   15758:	0223      	lsls	r3, r4, #8
   1575a:	d5a6      	bpl.n	156aa <__aeabi_dadd+0x17a>
   1575c:	2602      	movs	r6, #2
   1575e:	e7d5      	b.n	1570c <__aeabi_dadd+0x1dc>
   15760:	2d00      	cmp	r5, #0
   15762:	d16e      	bne.n	15842 <__aeabi_dadd+0x312>
   15764:	1c70      	adds	r0, r6, #1
   15766:	0540      	lsls	r0, r0, #21
   15768:	0d40      	lsrs	r0, r0, #21
   1576a:	2801      	cmp	r0, #1
   1576c:	dc00      	bgt.n	15770 <__aeabi_dadd+0x240>
   1576e:	e0f9      	b.n	15964 <__aeabi_dadd+0x434>
   15770:	1ab8      	subs	r0, r7, r2
   15772:	4684      	mov	ip, r0
   15774:	4287      	cmp	r7, r0
   15776:	4180      	sbcs	r0, r0
   15778:	1ae5      	subs	r5, r4, r3
   1577a:	4240      	negs	r0, r0
   1577c:	1a2d      	subs	r5, r5, r0
   1577e:	0228      	lsls	r0, r5, #8
   15780:	d400      	bmi.n	15784 <__aeabi_dadd+0x254>
   15782:	e089      	b.n	15898 <__aeabi_dadd+0x368>
   15784:	1bd7      	subs	r7, r2, r7
   15786:	42ba      	cmp	r2, r7
   15788:	4192      	sbcs	r2, r2
   1578a:	1b1c      	subs	r4, r3, r4
   1578c:	4252      	negs	r2, r2
   1578e:	1aa5      	subs	r5, r4, r2
   15790:	46d8      	mov	r8, fp
   15792:	e729      	b.n	155e8 <__aeabi_dadd+0xb8>
   15794:	4645      	mov	r5, r8
   15796:	2400      	movs	r4, #0
   15798:	2700      	movs	r7, #0
   1579a:	e76a      	b.n	15672 <__aeabi_dadd+0x142>
   1579c:	4c45      	ldr	r4, [pc, #276]	; (158b4 <__aeabi_dadd+0x384>)
   1579e:	1af6      	subs	r6, r6, r3
   157a0:	402c      	ands	r4, r5
   157a2:	e749      	b.n	15638 <__aeabi_dadd+0x108>
   157a4:	003d      	movs	r5, r7
   157a6:	3828      	subs	r0, #40	; 0x28
   157a8:	4085      	lsls	r5, r0
   157aa:	2700      	movs	r7, #0
   157ac:	e72e      	b.n	1560c <__aeabi_dadd+0xdc>
   157ae:	0038      	movs	r0, r7
   157b0:	f001 fd22 	bl	171f8 <__clzsi2>
   157b4:	3020      	adds	r0, #32
   157b6:	e71d      	b.n	155f4 <__aeabi_dadd+0xc4>
   157b8:	430a      	orrs	r2, r1
   157ba:	1e51      	subs	r1, r2, #1
   157bc:	418a      	sbcs	r2, r1
   157be:	2100      	movs	r1, #0
   157c0:	e707      	b.n	155d2 <__aeabi_dadd+0xa2>
   157c2:	2b00      	cmp	r3, #0
   157c4:	d000      	beq.n	157c8 <__aeabi_dadd+0x298>
   157c6:	e0f3      	b.n	159b0 <__aeabi_dadd+0x480>
   157c8:	1c70      	adds	r0, r6, #1
   157ca:	0543      	lsls	r3, r0, #21
   157cc:	0d5b      	lsrs	r3, r3, #21
   157ce:	2b01      	cmp	r3, #1
   157d0:	dc00      	bgt.n	157d4 <__aeabi_dadd+0x2a4>
   157d2:	e0ad      	b.n	15930 <__aeabi_dadd+0x400>
   157d4:	4b36      	ldr	r3, [pc, #216]	; (158b0 <__aeabi_dadd+0x380>)
   157d6:	4298      	cmp	r0, r3
   157d8:	d100      	bne.n	157dc <__aeabi_dadd+0x2ac>
   157da:	e0d1      	b.n	15980 <__aeabi_dadd+0x450>
   157dc:	18ba      	adds	r2, r7, r2
   157de:	42ba      	cmp	r2, r7
   157e0:	41bf      	sbcs	r7, r7
   157e2:	1864      	adds	r4, r4, r1
   157e4:	427f      	negs	r7, r7
   157e6:	19e4      	adds	r4, r4, r7
   157e8:	07e7      	lsls	r7, r4, #31
   157ea:	0852      	lsrs	r2, r2, #1
   157ec:	4317      	orrs	r7, r2
   157ee:	0864      	lsrs	r4, r4, #1
   157f0:	0006      	movs	r6, r0
   157f2:	e721      	b.n	15638 <__aeabi_dadd+0x108>
   157f4:	482e      	ldr	r0, [pc, #184]	; (158b0 <__aeabi_dadd+0x380>)
   157f6:	4285      	cmp	r5, r0
   157f8:	d100      	bne.n	157fc <__aeabi_dadd+0x2cc>
   157fa:	e093      	b.n	15924 <__aeabi_dadd+0x3f4>
   157fc:	001d      	movs	r5, r3
   157fe:	e6d0      	b.n	155a2 <__aeabi_dadd+0x72>
   15800:	0029      	movs	r1, r5
   15802:	3e1f      	subs	r6, #31
   15804:	40f1      	lsrs	r1, r6
   15806:	2b20      	cmp	r3, #32
   15808:	d100      	bne.n	1580c <__aeabi_dadd+0x2dc>
   1580a:	e08d      	b.n	15928 <__aeabi_dadd+0x3f8>
   1580c:	2240      	movs	r2, #64	; 0x40
   1580e:	1ad3      	subs	r3, r2, r3
   15810:	409d      	lsls	r5, r3
   15812:	432f      	orrs	r7, r5
   15814:	1e7d      	subs	r5, r7, #1
   15816:	41af      	sbcs	r7, r5
   15818:	2400      	movs	r4, #0
   1581a:	430f      	orrs	r7, r1
   1581c:	2600      	movs	r6, #0
   1581e:	e744      	b.n	156aa <__aeabi_dadd+0x17a>
   15820:	002b      	movs	r3, r5
   15822:	0008      	movs	r0, r1
   15824:	3b20      	subs	r3, #32
   15826:	40d8      	lsrs	r0, r3
   15828:	0003      	movs	r3, r0
   1582a:	2d20      	cmp	r5, #32
   1582c:	d100      	bne.n	15830 <__aeabi_dadd+0x300>
   1582e:	e07d      	b.n	1592c <__aeabi_dadd+0x3fc>
   15830:	2040      	movs	r0, #64	; 0x40
   15832:	1b45      	subs	r5, r0, r5
   15834:	40a9      	lsls	r1, r5
   15836:	430a      	orrs	r2, r1
   15838:	1e51      	subs	r1, r2, #1
   1583a:	418a      	sbcs	r2, r1
   1583c:	2100      	movs	r1, #0
   1583e:	431a      	orrs	r2, r3
   15840:	e6c7      	b.n	155d2 <__aeabi_dadd+0xa2>
   15842:	2e00      	cmp	r6, #0
   15844:	d050      	beq.n	158e8 <__aeabi_dadd+0x3b8>
   15846:	4e1a      	ldr	r6, [pc, #104]	; (158b0 <__aeabi_dadd+0x380>)
   15848:	42b0      	cmp	r0, r6
   1584a:	d057      	beq.n	158fc <__aeabi_dadd+0x3cc>
   1584c:	2680      	movs	r6, #128	; 0x80
   1584e:	426b      	negs	r3, r5
   15850:	4699      	mov	r9, r3
   15852:	0436      	lsls	r6, r6, #16
   15854:	4334      	orrs	r4, r6
   15856:	464b      	mov	r3, r9
   15858:	2b38      	cmp	r3, #56	; 0x38
   1585a:	dd00      	ble.n	1585e <__aeabi_dadd+0x32e>
   1585c:	e0d6      	b.n	15a0c <__aeabi_dadd+0x4dc>
   1585e:	2b1f      	cmp	r3, #31
   15860:	dd00      	ble.n	15864 <__aeabi_dadd+0x334>
   15862:	e135      	b.n	15ad0 <__aeabi_dadd+0x5a0>
   15864:	2620      	movs	r6, #32
   15866:	1af5      	subs	r5, r6, r3
   15868:	0026      	movs	r6, r4
   1586a:	40ae      	lsls	r6, r5
   1586c:	46b2      	mov	sl, r6
   1586e:	003e      	movs	r6, r7
   15870:	40de      	lsrs	r6, r3
   15872:	46ac      	mov	ip, r5
   15874:	0035      	movs	r5, r6
   15876:	4656      	mov	r6, sl
   15878:	432e      	orrs	r6, r5
   1587a:	4665      	mov	r5, ip
   1587c:	40af      	lsls	r7, r5
   1587e:	1e7d      	subs	r5, r7, #1
   15880:	41af      	sbcs	r7, r5
   15882:	40dc      	lsrs	r4, r3
   15884:	4337      	orrs	r7, r6
   15886:	1bd7      	subs	r7, r2, r7
   15888:	42ba      	cmp	r2, r7
   1588a:	4192      	sbcs	r2, r2
   1588c:	1b0c      	subs	r4, r1, r4
   1588e:	4252      	negs	r2, r2
   15890:	1aa4      	subs	r4, r4, r2
   15892:	0006      	movs	r6, r0
   15894:	46d8      	mov	r8, fp
   15896:	e6a3      	b.n	155e0 <__aeabi_dadd+0xb0>
   15898:	4664      	mov	r4, ip
   1589a:	4667      	mov	r7, ip
   1589c:	432c      	orrs	r4, r5
   1589e:	d000      	beq.n	158a2 <__aeabi_dadd+0x372>
   158a0:	e6a2      	b.n	155e8 <__aeabi_dadd+0xb8>
   158a2:	2500      	movs	r5, #0
   158a4:	2600      	movs	r6, #0
   158a6:	2700      	movs	r7, #0
   158a8:	e706      	b.n	156b8 <__aeabi_dadd+0x188>
   158aa:	001e      	movs	r6, r3
   158ac:	e6c4      	b.n	15638 <__aeabi_dadd+0x108>
   158ae:	46c0      	nop			; (mov r8, r8)
   158b0:	000007ff 	.word	0x000007ff
   158b4:	ff7fffff 	.word	0xff7fffff
   158b8:	800fffff 	.word	0x800fffff
   158bc:	2b1f      	cmp	r3, #31
   158be:	dc63      	bgt.n	15988 <__aeabi_dadd+0x458>
   158c0:	2020      	movs	r0, #32
   158c2:	1ac3      	subs	r3, r0, r3
   158c4:	0008      	movs	r0, r1
   158c6:	4098      	lsls	r0, r3
   158c8:	469c      	mov	ip, r3
   158ca:	4683      	mov	fp, r0
   158cc:	4653      	mov	r3, sl
   158ce:	0010      	movs	r0, r2
   158d0:	40d8      	lsrs	r0, r3
   158d2:	0003      	movs	r3, r0
   158d4:	4658      	mov	r0, fp
   158d6:	4318      	orrs	r0, r3
   158d8:	4663      	mov	r3, ip
   158da:	409a      	lsls	r2, r3
   158dc:	1e53      	subs	r3, r2, #1
   158de:	419a      	sbcs	r2, r3
   158e0:	4653      	mov	r3, sl
   158e2:	4302      	orrs	r2, r0
   158e4:	40d9      	lsrs	r1, r3
   158e6:	e703      	b.n	156f0 <__aeabi_dadd+0x1c0>
   158e8:	0026      	movs	r6, r4
   158ea:	433e      	orrs	r6, r7
   158ec:	d006      	beq.n	158fc <__aeabi_dadd+0x3cc>
   158ee:	43eb      	mvns	r3, r5
   158f0:	4699      	mov	r9, r3
   158f2:	2b00      	cmp	r3, #0
   158f4:	d0c7      	beq.n	15886 <__aeabi_dadd+0x356>
   158f6:	4e94      	ldr	r6, [pc, #592]	; (15b48 <__aeabi_dadd+0x618>)
   158f8:	42b0      	cmp	r0, r6
   158fa:	d1ac      	bne.n	15856 <__aeabi_dadd+0x326>
   158fc:	000c      	movs	r4, r1
   158fe:	0017      	movs	r7, r2
   15900:	0006      	movs	r6, r0
   15902:	46d8      	mov	r8, fp
   15904:	e698      	b.n	15638 <__aeabi_dadd+0x108>
   15906:	4b90      	ldr	r3, [pc, #576]	; (15b48 <__aeabi_dadd+0x618>)
   15908:	459a      	cmp	sl, r3
   1590a:	d00b      	beq.n	15924 <__aeabi_dadd+0x3f4>
   1590c:	4682      	mov	sl, r0
   1590e:	e6e7      	b.n	156e0 <__aeabi_dadd+0x1b0>
   15910:	2800      	cmp	r0, #0
   15912:	d000      	beq.n	15916 <__aeabi_dadd+0x3e6>
   15914:	e09e      	b.n	15a54 <__aeabi_dadd+0x524>
   15916:	0018      	movs	r0, r3
   15918:	4310      	orrs	r0, r2
   1591a:	d100      	bne.n	1591e <__aeabi_dadd+0x3ee>
   1591c:	e0e9      	b.n	15af2 <__aeabi_dadd+0x5c2>
   1591e:	001c      	movs	r4, r3
   15920:	0017      	movs	r7, r2
   15922:	46d8      	mov	r8, fp
   15924:	4e88      	ldr	r6, [pc, #544]	; (15b48 <__aeabi_dadd+0x618>)
   15926:	e687      	b.n	15638 <__aeabi_dadd+0x108>
   15928:	2500      	movs	r5, #0
   1592a:	e772      	b.n	15812 <__aeabi_dadd+0x2e2>
   1592c:	2100      	movs	r1, #0
   1592e:	e782      	b.n	15836 <__aeabi_dadd+0x306>
   15930:	0023      	movs	r3, r4
   15932:	433b      	orrs	r3, r7
   15934:	2e00      	cmp	r6, #0
   15936:	d000      	beq.n	1593a <__aeabi_dadd+0x40a>
   15938:	e0ab      	b.n	15a92 <__aeabi_dadd+0x562>
   1593a:	2b00      	cmp	r3, #0
   1593c:	d100      	bne.n	15940 <__aeabi_dadd+0x410>
   1593e:	e0e7      	b.n	15b10 <__aeabi_dadd+0x5e0>
   15940:	000b      	movs	r3, r1
   15942:	4313      	orrs	r3, r2
   15944:	d100      	bne.n	15948 <__aeabi_dadd+0x418>
   15946:	e677      	b.n	15638 <__aeabi_dadd+0x108>
   15948:	18ba      	adds	r2, r7, r2
   1594a:	42ba      	cmp	r2, r7
   1594c:	41bf      	sbcs	r7, r7
   1594e:	1864      	adds	r4, r4, r1
   15950:	427f      	negs	r7, r7
   15952:	19e4      	adds	r4, r4, r7
   15954:	0223      	lsls	r3, r4, #8
   15956:	d400      	bmi.n	1595a <__aeabi_dadd+0x42a>
   15958:	e0f2      	b.n	15b40 <__aeabi_dadd+0x610>
   1595a:	4b7c      	ldr	r3, [pc, #496]	; (15b4c <__aeabi_dadd+0x61c>)
   1595c:	0017      	movs	r7, r2
   1595e:	401c      	ands	r4, r3
   15960:	0006      	movs	r6, r0
   15962:	e669      	b.n	15638 <__aeabi_dadd+0x108>
   15964:	0020      	movs	r0, r4
   15966:	4338      	orrs	r0, r7
   15968:	2e00      	cmp	r6, #0
   1596a:	d1d1      	bne.n	15910 <__aeabi_dadd+0x3e0>
   1596c:	2800      	cmp	r0, #0
   1596e:	d15b      	bne.n	15a28 <__aeabi_dadd+0x4f8>
   15970:	001c      	movs	r4, r3
   15972:	4314      	orrs	r4, r2
   15974:	d100      	bne.n	15978 <__aeabi_dadd+0x448>
   15976:	e0a8      	b.n	15aca <__aeabi_dadd+0x59a>
   15978:	001c      	movs	r4, r3
   1597a:	0017      	movs	r7, r2
   1597c:	46d8      	mov	r8, fp
   1597e:	e65b      	b.n	15638 <__aeabi_dadd+0x108>
   15980:	0006      	movs	r6, r0
   15982:	2400      	movs	r4, #0
   15984:	2700      	movs	r7, #0
   15986:	e697      	b.n	156b8 <__aeabi_dadd+0x188>
   15988:	4650      	mov	r0, sl
   1598a:	000b      	movs	r3, r1
   1598c:	3820      	subs	r0, #32
   1598e:	40c3      	lsrs	r3, r0
   15990:	4699      	mov	r9, r3
   15992:	4653      	mov	r3, sl
   15994:	2b20      	cmp	r3, #32
   15996:	d100      	bne.n	1599a <__aeabi_dadd+0x46a>
   15998:	e095      	b.n	15ac6 <__aeabi_dadd+0x596>
   1599a:	2340      	movs	r3, #64	; 0x40
   1599c:	4650      	mov	r0, sl
   1599e:	1a1b      	subs	r3, r3, r0
   159a0:	4099      	lsls	r1, r3
   159a2:	430a      	orrs	r2, r1
   159a4:	1e51      	subs	r1, r2, #1
   159a6:	418a      	sbcs	r2, r1
   159a8:	464b      	mov	r3, r9
   159aa:	2100      	movs	r1, #0
   159ac:	431a      	orrs	r2, r3
   159ae:	e69f      	b.n	156f0 <__aeabi_dadd+0x1c0>
   159b0:	2e00      	cmp	r6, #0
   159b2:	d130      	bne.n	15a16 <__aeabi_dadd+0x4e6>
   159b4:	0026      	movs	r6, r4
   159b6:	433e      	orrs	r6, r7
   159b8:	d067      	beq.n	15a8a <__aeabi_dadd+0x55a>
   159ba:	43db      	mvns	r3, r3
   159bc:	469a      	mov	sl, r3
   159be:	2b00      	cmp	r3, #0
   159c0:	d01c      	beq.n	159fc <__aeabi_dadd+0x4cc>
   159c2:	4e61      	ldr	r6, [pc, #388]	; (15b48 <__aeabi_dadd+0x618>)
   159c4:	42b0      	cmp	r0, r6
   159c6:	d060      	beq.n	15a8a <__aeabi_dadd+0x55a>
   159c8:	4653      	mov	r3, sl
   159ca:	2b38      	cmp	r3, #56	; 0x38
   159cc:	dd00      	ble.n	159d0 <__aeabi_dadd+0x4a0>
   159ce:	e096      	b.n	15afe <__aeabi_dadd+0x5ce>
   159d0:	2b1f      	cmp	r3, #31
   159d2:	dd00      	ble.n	159d6 <__aeabi_dadd+0x4a6>
   159d4:	e09f      	b.n	15b16 <__aeabi_dadd+0x5e6>
   159d6:	2620      	movs	r6, #32
   159d8:	1af3      	subs	r3, r6, r3
   159da:	0026      	movs	r6, r4
   159dc:	409e      	lsls	r6, r3
   159de:	469c      	mov	ip, r3
   159e0:	46b3      	mov	fp, r6
   159e2:	4653      	mov	r3, sl
   159e4:	003e      	movs	r6, r7
   159e6:	40de      	lsrs	r6, r3
   159e8:	0033      	movs	r3, r6
   159ea:	465e      	mov	r6, fp
   159ec:	431e      	orrs	r6, r3
   159ee:	4663      	mov	r3, ip
   159f0:	409f      	lsls	r7, r3
   159f2:	1e7b      	subs	r3, r7, #1
   159f4:	419f      	sbcs	r7, r3
   159f6:	4653      	mov	r3, sl
   159f8:	40dc      	lsrs	r4, r3
   159fa:	4337      	orrs	r7, r6
   159fc:	18bf      	adds	r7, r7, r2
   159fe:	4297      	cmp	r7, r2
   15a00:	4192      	sbcs	r2, r2
   15a02:	1864      	adds	r4, r4, r1
   15a04:	4252      	negs	r2, r2
   15a06:	18a4      	adds	r4, r4, r2
   15a08:	0006      	movs	r6, r0
   15a0a:	e678      	b.n	156fe <__aeabi_dadd+0x1ce>
   15a0c:	4327      	orrs	r7, r4
   15a0e:	1e7c      	subs	r4, r7, #1
   15a10:	41a7      	sbcs	r7, r4
   15a12:	2400      	movs	r4, #0
   15a14:	e737      	b.n	15886 <__aeabi_dadd+0x356>
   15a16:	4e4c      	ldr	r6, [pc, #304]	; (15b48 <__aeabi_dadd+0x618>)
   15a18:	42b0      	cmp	r0, r6
   15a1a:	d036      	beq.n	15a8a <__aeabi_dadd+0x55a>
   15a1c:	2680      	movs	r6, #128	; 0x80
   15a1e:	425b      	negs	r3, r3
   15a20:	0436      	lsls	r6, r6, #16
   15a22:	469a      	mov	sl, r3
   15a24:	4334      	orrs	r4, r6
   15a26:	e7cf      	b.n	159c8 <__aeabi_dadd+0x498>
   15a28:	0018      	movs	r0, r3
   15a2a:	4310      	orrs	r0, r2
   15a2c:	d100      	bne.n	15a30 <__aeabi_dadd+0x500>
   15a2e:	e603      	b.n	15638 <__aeabi_dadd+0x108>
   15a30:	1ab8      	subs	r0, r7, r2
   15a32:	4684      	mov	ip, r0
   15a34:	4567      	cmp	r7, ip
   15a36:	41ad      	sbcs	r5, r5
   15a38:	1ae0      	subs	r0, r4, r3
   15a3a:	426d      	negs	r5, r5
   15a3c:	1b40      	subs	r0, r0, r5
   15a3e:	0205      	lsls	r5, r0, #8
   15a40:	d400      	bmi.n	15a44 <__aeabi_dadd+0x514>
   15a42:	e62c      	b.n	1569e <__aeabi_dadd+0x16e>
   15a44:	1bd7      	subs	r7, r2, r7
   15a46:	42ba      	cmp	r2, r7
   15a48:	4192      	sbcs	r2, r2
   15a4a:	1b1c      	subs	r4, r3, r4
   15a4c:	4252      	negs	r2, r2
   15a4e:	1aa4      	subs	r4, r4, r2
   15a50:	46d8      	mov	r8, fp
   15a52:	e5f1      	b.n	15638 <__aeabi_dadd+0x108>
   15a54:	0018      	movs	r0, r3
   15a56:	4310      	orrs	r0, r2
   15a58:	d100      	bne.n	15a5c <__aeabi_dadd+0x52c>
   15a5a:	e763      	b.n	15924 <__aeabi_dadd+0x3f4>
   15a5c:	08f8      	lsrs	r0, r7, #3
   15a5e:	0767      	lsls	r7, r4, #29
   15a60:	4307      	orrs	r7, r0
   15a62:	2080      	movs	r0, #128	; 0x80
   15a64:	08e4      	lsrs	r4, r4, #3
   15a66:	0300      	lsls	r0, r0, #12
   15a68:	4204      	tst	r4, r0
   15a6a:	d008      	beq.n	15a7e <__aeabi_dadd+0x54e>
   15a6c:	08dd      	lsrs	r5, r3, #3
   15a6e:	4205      	tst	r5, r0
   15a70:	d105      	bne.n	15a7e <__aeabi_dadd+0x54e>
   15a72:	08d2      	lsrs	r2, r2, #3
   15a74:	0759      	lsls	r1, r3, #29
   15a76:	4311      	orrs	r1, r2
   15a78:	000f      	movs	r7, r1
   15a7a:	002c      	movs	r4, r5
   15a7c:	46d8      	mov	r8, fp
   15a7e:	0f7b      	lsrs	r3, r7, #29
   15a80:	00e4      	lsls	r4, r4, #3
   15a82:	431c      	orrs	r4, r3
   15a84:	00ff      	lsls	r7, r7, #3
   15a86:	4e30      	ldr	r6, [pc, #192]	; (15b48 <__aeabi_dadd+0x618>)
   15a88:	e5d6      	b.n	15638 <__aeabi_dadd+0x108>
   15a8a:	000c      	movs	r4, r1
   15a8c:	0017      	movs	r7, r2
   15a8e:	0006      	movs	r6, r0
   15a90:	e5d2      	b.n	15638 <__aeabi_dadd+0x108>
   15a92:	2b00      	cmp	r3, #0
   15a94:	d038      	beq.n	15b08 <__aeabi_dadd+0x5d8>
   15a96:	000b      	movs	r3, r1
   15a98:	4313      	orrs	r3, r2
   15a9a:	d100      	bne.n	15a9e <__aeabi_dadd+0x56e>
   15a9c:	e742      	b.n	15924 <__aeabi_dadd+0x3f4>
   15a9e:	08f8      	lsrs	r0, r7, #3
   15aa0:	0767      	lsls	r7, r4, #29
   15aa2:	4307      	orrs	r7, r0
   15aa4:	2080      	movs	r0, #128	; 0x80
   15aa6:	08e4      	lsrs	r4, r4, #3
   15aa8:	0300      	lsls	r0, r0, #12
   15aaa:	4204      	tst	r4, r0
   15aac:	d0e7      	beq.n	15a7e <__aeabi_dadd+0x54e>
   15aae:	08cb      	lsrs	r3, r1, #3
   15ab0:	4203      	tst	r3, r0
   15ab2:	d1e4      	bne.n	15a7e <__aeabi_dadd+0x54e>
   15ab4:	08d2      	lsrs	r2, r2, #3
   15ab6:	0749      	lsls	r1, r1, #29
   15ab8:	4311      	orrs	r1, r2
   15aba:	000f      	movs	r7, r1
   15abc:	001c      	movs	r4, r3
   15abe:	e7de      	b.n	15a7e <__aeabi_dadd+0x54e>
   15ac0:	2700      	movs	r7, #0
   15ac2:	2400      	movs	r4, #0
   15ac4:	e5d5      	b.n	15672 <__aeabi_dadd+0x142>
   15ac6:	2100      	movs	r1, #0
   15ac8:	e76b      	b.n	159a2 <__aeabi_dadd+0x472>
   15aca:	2500      	movs	r5, #0
   15acc:	2700      	movs	r7, #0
   15ace:	e5f3      	b.n	156b8 <__aeabi_dadd+0x188>
   15ad0:	464e      	mov	r6, r9
   15ad2:	0025      	movs	r5, r4
   15ad4:	3e20      	subs	r6, #32
   15ad6:	40f5      	lsrs	r5, r6
   15ad8:	464b      	mov	r3, r9
   15ada:	002e      	movs	r6, r5
   15adc:	2b20      	cmp	r3, #32
   15ade:	d02d      	beq.n	15b3c <__aeabi_dadd+0x60c>
   15ae0:	2540      	movs	r5, #64	; 0x40
   15ae2:	1aed      	subs	r5, r5, r3
   15ae4:	40ac      	lsls	r4, r5
   15ae6:	4327      	orrs	r7, r4
   15ae8:	1e7c      	subs	r4, r7, #1
   15aea:	41a7      	sbcs	r7, r4
   15aec:	2400      	movs	r4, #0
   15aee:	4337      	orrs	r7, r6
   15af0:	e6c9      	b.n	15886 <__aeabi_dadd+0x356>
   15af2:	2480      	movs	r4, #128	; 0x80
   15af4:	2500      	movs	r5, #0
   15af6:	0324      	lsls	r4, r4, #12
   15af8:	4e13      	ldr	r6, [pc, #76]	; (15b48 <__aeabi_dadd+0x618>)
   15afa:	2700      	movs	r7, #0
   15afc:	e5dc      	b.n	156b8 <__aeabi_dadd+0x188>
   15afe:	4327      	orrs	r7, r4
   15b00:	1e7c      	subs	r4, r7, #1
   15b02:	41a7      	sbcs	r7, r4
   15b04:	2400      	movs	r4, #0
   15b06:	e779      	b.n	159fc <__aeabi_dadd+0x4cc>
   15b08:	000c      	movs	r4, r1
   15b0a:	0017      	movs	r7, r2
   15b0c:	4e0e      	ldr	r6, [pc, #56]	; (15b48 <__aeabi_dadd+0x618>)
   15b0e:	e593      	b.n	15638 <__aeabi_dadd+0x108>
   15b10:	000c      	movs	r4, r1
   15b12:	0017      	movs	r7, r2
   15b14:	e590      	b.n	15638 <__aeabi_dadd+0x108>
   15b16:	4656      	mov	r6, sl
   15b18:	0023      	movs	r3, r4
   15b1a:	3e20      	subs	r6, #32
   15b1c:	40f3      	lsrs	r3, r6
   15b1e:	4699      	mov	r9, r3
   15b20:	4653      	mov	r3, sl
   15b22:	2b20      	cmp	r3, #32
   15b24:	d00e      	beq.n	15b44 <__aeabi_dadd+0x614>
   15b26:	2340      	movs	r3, #64	; 0x40
   15b28:	4656      	mov	r6, sl
   15b2a:	1b9b      	subs	r3, r3, r6
   15b2c:	409c      	lsls	r4, r3
   15b2e:	4327      	orrs	r7, r4
   15b30:	1e7c      	subs	r4, r7, #1
   15b32:	41a7      	sbcs	r7, r4
   15b34:	464b      	mov	r3, r9
   15b36:	2400      	movs	r4, #0
   15b38:	431f      	orrs	r7, r3
   15b3a:	e75f      	b.n	159fc <__aeabi_dadd+0x4cc>
   15b3c:	2400      	movs	r4, #0
   15b3e:	e7d2      	b.n	15ae6 <__aeabi_dadd+0x5b6>
   15b40:	0017      	movs	r7, r2
   15b42:	e5b2      	b.n	156aa <__aeabi_dadd+0x17a>
   15b44:	2400      	movs	r4, #0
   15b46:	e7f2      	b.n	15b2e <__aeabi_dadd+0x5fe>
   15b48:	000007ff 	.word	0x000007ff
   15b4c:	ff7fffff 	.word	0xff7fffff

00015b50 <__aeabi_ddiv>:
   15b50:	b5f0      	push	{r4, r5, r6, r7, lr}
   15b52:	4657      	mov	r7, sl
   15b54:	4645      	mov	r5, r8
   15b56:	46de      	mov	lr, fp
   15b58:	464e      	mov	r6, r9
   15b5a:	b5e0      	push	{r5, r6, r7, lr}
   15b5c:	004c      	lsls	r4, r1, #1
   15b5e:	030e      	lsls	r6, r1, #12
   15b60:	b087      	sub	sp, #28
   15b62:	4683      	mov	fp, r0
   15b64:	4692      	mov	sl, r2
   15b66:	001d      	movs	r5, r3
   15b68:	4680      	mov	r8, r0
   15b6a:	0b36      	lsrs	r6, r6, #12
   15b6c:	0d64      	lsrs	r4, r4, #21
   15b6e:	0fcf      	lsrs	r7, r1, #31
   15b70:	2c00      	cmp	r4, #0
   15b72:	d04f      	beq.n	15c14 <__aeabi_ddiv+0xc4>
   15b74:	4b6f      	ldr	r3, [pc, #444]	; (15d34 <__aeabi_ddiv+0x1e4>)
   15b76:	429c      	cmp	r4, r3
   15b78:	d035      	beq.n	15be6 <__aeabi_ddiv+0x96>
   15b7a:	2380      	movs	r3, #128	; 0x80
   15b7c:	0f42      	lsrs	r2, r0, #29
   15b7e:	041b      	lsls	r3, r3, #16
   15b80:	00f6      	lsls	r6, r6, #3
   15b82:	4313      	orrs	r3, r2
   15b84:	4333      	orrs	r3, r6
   15b86:	4699      	mov	r9, r3
   15b88:	00c3      	lsls	r3, r0, #3
   15b8a:	4698      	mov	r8, r3
   15b8c:	4b6a      	ldr	r3, [pc, #424]	; (15d38 <__aeabi_ddiv+0x1e8>)
   15b8e:	2600      	movs	r6, #0
   15b90:	469c      	mov	ip, r3
   15b92:	2300      	movs	r3, #0
   15b94:	4464      	add	r4, ip
   15b96:	9303      	str	r3, [sp, #12]
   15b98:	032b      	lsls	r3, r5, #12
   15b9a:	0b1b      	lsrs	r3, r3, #12
   15b9c:	469b      	mov	fp, r3
   15b9e:	006b      	lsls	r3, r5, #1
   15ba0:	0fed      	lsrs	r5, r5, #31
   15ba2:	4650      	mov	r0, sl
   15ba4:	0d5b      	lsrs	r3, r3, #21
   15ba6:	9501      	str	r5, [sp, #4]
   15ba8:	d05e      	beq.n	15c68 <__aeabi_ddiv+0x118>
   15baa:	4a62      	ldr	r2, [pc, #392]	; (15d34 <__aeabi_ddiv+0x1e4>)
   15bac:	4293      	cmp	r3, r2
   15bae:	d053      	beq.n	15c58 <__aeabi_ddiv+0x108>
   15bb0:	465a      	mov	r2, fp
   15bb2:	00d1      	lsls	r1, r2, #3
   15bb4:	2280      	movs	r2, #128	; 0x80
   15bb6:	0f40      	lsrs	r0, r0, #29
   15bb8:	0412      	lsls	r2, r2, #16
   15bba:	4302      	orrs	r2, r0
   15bbc:	430a      	orrs	r2, r1
   15bbe:	4693      	mov	fp, r2
   15bc0:	4652      	mov	r2, sl
   15bc2:	00d1      	lsls	r1, r2, #3
   15bc4:	4a5c      	ldr	r2, [pc, #368]	; (15d38 <__aeabi_ddiv+0x1e8>)
   15bc6:	4694      	mov	ip, r2
   15bc8:	2200      	movs	r2, #0
   15bca:	4463      	add	r3, ip
   15bcc:	0038      	movs	r0, r7
   15bce:	4068      	eors	r0, r5
   15bd0:	4684      	mov	ip, r0
   15bd2:	9002      	str	r0, [sp, #8]
   15bd4:	1ae4      	subs	r4, r4, r3
   15bd6:	4316      	orrs	r6, r2
   15bd8:	2e0f      	cmp	r6, #15
   15bda:	d900      	bls.n	15bde <__aeabi_ddiv+0x8e>
   15bdc:	e0b4      	b.n	15d48 <__aeabi_ddiv+0x1f8>
   15bde:	4b57      	ldr	r3, [pc, #348]	; (15d3c <__aeabi_ddiv+0x1ec>)
   15be0:	00b6      	lsls	r6, r6, #2
   15be2:	599b      	ldr	r3, [r3, r6]
   15be4:	469f      	mov	pc, r3
   15be6:	0003      	movs	r3, r0
   15be8:	4333      	orrs	r3, r6
   15bea:	4699      	mov	r9, r3
   15bec:	d16c      	bne.n	15cc8 <__aeabi_ddiv+0x178>
   15bee:	2300      	movs	r3, #0
   15bf0:	4698      	mov	r8, r3
   15bf2:	3302      	adds	r3, #2
   15bf4:	2608      	movs	r6, #8
   15bf6:	9303      	str	r3, [sp, #12]
   15bf8:	e7ce      	b.n	15b98 <__aeabi_ddiv+0x48>
   15bfa:	46cb      	mov	fp, r9
   15bfc:	4641      	mov	r1, r8
   15bfe:	9a03      	ldr	r2, [sp, #12]
   15c00:	9701      	str	r7, [sp, #4]
   15c02:	2a02      	cmp	r2, #2
   15c04:	d165      	bne.n	15cd2 <__aeabi_ddiv+0x182>
   15c06:	9b01      	ldr	r3, [sp, #4]
   15c08:	4c4a      	ldr	r4, [pc, #296]	; (15d34 <__aeabi_ddiv+0x1e4>)
   15c0a:	469c      	mov	ip, r3
   15c0c:	2300      	movs	r3, #0
   15c0e:	2200      	movs	r2, #0
   15c10:	4698      	mov	r8, r3
   15c12:	e06b      	b.n	15cec <__aeabi_ddiv+0x19c>
   15c14:	0003      	movs	r3, r0
   15c16:	4333      	orrs	r3, r6
   15c18:	4699      	mov	r9, r3
   15c1a:	d04e      	beq.n	15cba <__aeabi_ddiv+0x16a>
   15c1c:	2e00      	cmp	r6, #0
   15c1e:	d100      	bne.n	15c22 <__aeabi_ddiv+0xd2>
   15c20:	e1bc      	b.n	15f9c <__aeabi_ddiv+0x44c>
   15c22:	0030      	movs	r0, r6
   15c24:	f001 fae8 	bl	171f8 <__clzsi2>
   15c28:	0003      	movs	r3, r0
   15c2a:	3b0b      	subs	r3, #11
   15c2c:	2b1c      	cmp	r3, #28
   15c2e:	dd00      	ble.n	15c32 <__aeabi_ddiv+0xe2>
   15c30:	e1ac      	b.n	15f8c <__aeabi_ddiv+0x43c>
   15c32:	221d      	movs	r2, #29
   15c34:	1ad3      	subs	r3, r2, r3
   15c36:	465a      	mov	r2, fp
   15c38:	0001      	movs	r1, r0
   15c3a:	40da      	lsrs	r2, r3
   15c3c:	3908      	subs	r1, #8
   15c3e:	408e      	lsls	r6, r1
   15c40:	0013      	movs	r3, r2
   15c42:	4333      	orrs	r3, r6
   15c44:	4699      	mov	r9, r3
   15c46:	465b      	mov	r3, fp
   15c48:	408b      	lsls	r3, r1
   15c4a:	4698      	mov	r8, r3
   15c4c:	2300      	movs	r3, #0
   15c4e:	4c3c      	ldr	r4, [pc, #240]	; (15d40 <__aeabi_ddiv+0x1f0>)
   15c50:	2600      	movs	r6, #0
   15c52:	1a24      	subs	r4, r4, r0
   15c54:	9303      	str	r3, [sp, #12]
   15c56:	e79f      	b.n	15b98 <__aeabi_ddiv+0x48>
   15c58:	4651      	mov	r1, sl
   15c5a:	465a      	mov	r2, fp
   15c5c:	4311      	orrs	r1, r2
   15c5e:	d129      	bne.n	15cb4 <__aeabi_ddiv+0x164>
   15c60:	2200      	movs	r2, #0
   15c62:	4693      	mov	fp, r2
   15c64:	3202      	adds	r2, #2
   15c66:	e7b1      	b.n	15bcc <__aeabi_ddiv+0x7c>
   15c68:	4659      	mov	r1, fp
   15c6a:	4301      	orrs	r1, r0
   15c6c:	d01e      	beq.n	15cac <__aeabi_ddiv+0x15c>
   15c6e:	465b      	mov	r3, fp
   15c70:	2b00      	cmp	r3, #0
   15c72:	d100      	bne.n	15c76 <__aeabi_ddiv+0x126>
   15c74:	e19e      	b.n	15fb4 <__aeabi_ddiv+0x464>
   15c76:	4658      	mov	r0, fp
   15c78:	f001 fabe 	bl	171f8 <__clzsi2>
   15c7c:	0003      	movs	r3, r0
   15c7e:	3b0b      	subs	r3, #11
   15c80:	2b1c      	cmp	r3, #28
   15c82:	dd00      	ble.n	15c86 <__aeabi_ddiv+0x136>
   15c84:	e18f      	b.n	15fa6 <__aeabi_ddiv+0x456>
   15c86:	0002      	movs	r2, r0
   15c88:	4659      	mov	r1, fp
   15c8a:	3a08      	subs	r2, #8
   15c8c:	4091      	lsls	r1, r2
   15c8e:	468b      	mov	fp, r1
   15c90:	211d      	movs	r1, #29
   15c92:	1acb      	subs	r3, r1, r3
   15c94:	4651      	mov	r1, sl
   15c96:	40d9      	lsrs	r1, r3
   15c98:	000b      	movs	r3, r1
   15c9a:	4659      	mov	r1, fp
   15c9c:	430b      	orrs	r3, r1
   15c9e:	4651      	mov	r1, sl
   15ca0:	469b      	mov	fp, r3
   15ca2:	4091      	lsls	r1, r2
   15ca4:	4b26      	ldr	r3, [pc, #152]	; (15d40 <__aeabi_ddiv+0x1f0>)
   15ca6:	2200      	movs	r2, #0
   15ca8:	1a1b      	subs	r3, r3, r0
   15caa:	e78f      	b.n	15bcc <__aeabi_ddiv+0x7c>
   15cac:	2300      	movs	r3, #0
   15cae:	2201      	movs	r2, #1
   15cb0:	469b      	mov	fp, r3
   15cb2:	e78b      	b.n	15bcc <__aeabi_ddiv+0x7c>
   15cb4:	4651      	mov	r1, sl
   15cb6:	2203      	movs	r2, #3
   15cb8:	e788      	b.n	15bcc <__aeabi_ddiv+0x7c>
   15cba:	2300      	movs	r3, #0
   15cbc:	4698      	mov	r8, r3
   15cbe:	3301      	adds	r3, #1
   15cc0:	2604      	movs	r6, #4
   15cc2:	2400      	movs	r4, #0
   15cc4:	9303      	str	r3, [sp, #12]
   15cc6:	e767      	b.n	15b98 <__aeabi_ddiv+0x48>
   15cc8:	2303      	movs	r3, #3
   15cca:	46b1      	mov	r9, r6
   15ccc:	9303      	str	r3, [sp, #12]
   15cce:	260c      	movs	r6, #12
   15cd0:	e762      	b.n	15b98 <__aeabi_ddiv+0x48>
   15cd2:	2a03      	cmp	r2, #3
   15cd4:	d100      	bne.n	15cd8 <__aeabi_ddiv+0x188>
   15cd6:	e25c      	b.n	16192 <__aeabi_ddiv+0x642>
   15cd8:	9b01      	ldr	r3, [sp, #4]
   15cda:	2a01      	cmp	r2, #1
   15cdc:	d000      	beq.n	15ce0 <__aeabi_ddiv+0x190>
   15cde:	e1e4      	b.n	160aa <__aeabi_ddiv+0x55a>
   15ce0:	4013      	ands	r3, r2
   15ce2:	469c      	mov	ip, r3
   15ce4:	2300      	movs	r3, #0
   15ce6:	2400      	movs	r4, #0
   15ce8:	2200      	movs	r2, #0
   15cea:	4698      	mov	r8, r3
   15cec:	2100      	movs	r1, #0
   15cee:	0312      	lsls	r2, r2, #12
   15cf0:	0b13      	lsrs	r3, r2, #12
   15cf2:	0d0a      	lsrs	r2, r1, #20
   15cf4:	0512      	lsls	r2, r2, #20
   15cf6:	431a      	orrs	r2, r3
   15cf8:	0523      	lsls	r3, r4, #20
   15cfa:	4c12      	ldr	r4, [pc, #72]	; (15d44 <__aeabi_ddiv+0x1f4>)
   15cfc:	4640      	mov	r0, r8
   15cfe:	4022      	ands	r2, r4
   15d00:	4313      	orrs	r3, r2
   15d02:	4662      	mov	r2, ip
   15d04:	005b      	lsls	r3, r3, #1
   15d06:	07d2      	lsls	r2, r2, #31
   15d08:	085b      	lsrs	r3, r3, #1
   15d0a:	4313      	orrs	r3, r2
   15d0c:	0019      	movs	r1, r3
   15d0e:	b007      	add	sp, #28
   15d10:	bc3c      	pop	{r2, r3, r4, r5}
   15d12:	4690      	mov	r8, r2
   15d14:	4699      	mov	r9, r3
   15d16:	46a2      	mov	sl, r4
   15d18:	46ab      	mov	fp, r5
   15d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15d1c:	2300      	movs	r3, #0
   15d1e:	2280      	movs	r2, #128	; 0x80
   15d20:	469c      	mov	ip, r3
   15d22:	0312      	lsls	r2, r2, #12
   15d24:	4698      	mov	r8, r3
   15d26:	4c03      	ldr	r4, [pc, #12]	; (15d34 <__aeabi_ddiv+0x1e4>)
   15d28:	e7e0      	b.n	15cec <__aeabi_ddiv+0x19c>
   15d2a:	2300      	movs	r3, #0
   15d2c:	4c01      	ldr	r4, [pc, #4]	; (15d34 <__aeabi_ddiv+0x1e4>)
   15d2e:	2200      	movs	r2, #0
   15d30:	4698      	mov	r8, r3
   15d32:	e7db      	b.n	15cec <__aeabi_ddiv+0x19c>
   15d34:	000007ff 	.word	0x000007ff
   15d38:	fffffc01 	.word	0xfffffc01
   15d3c:	00017c64 	.word	0x00017c64
   15d40:	fffffc0d 	.word	0xfffffc0d
   15d44:	800fffff 	.word	0x800fffff
   15d48:	45d9      	cmp	r9, fp
   15d4a:	d900      	bls.n	15d4e <__aeabi_ddiv+0x1fe>
   15d4c:	e139      	b.n	15fc2 <__aeabi_ddiv+0x472>
   15d4e:	d100      	bne.n	15d52 <__aeabi_ddiv+0x202>
   15d50:	e134      	b.n	15fbc <__aeabi_ddiv+0x46c>
   15d52:	2300      	movs	r3, #0
   15d54:	4646      	mov	r6, r8
   15d56:	464d      	mov	r5, r9
   15d58:	469a      	mov	sl, r3
   15d5a:	3c01      	subs	r4, #1
   15d5c:	465b      	mov	r3, fp
   15d5e:	0e0a      	lsrs	r2, r1, #24
   15d60:	021b      	lsls	r3, r3, #8
   15d62:	431a      	orrs	r2, r3
   15d64:	020b      	lsls	r3, r1, #8
   15d66:	0c17      	lsrs	r7, r2, #16
   15d68:	9303      	str	r3, [sp, #12]
   15d6a:	0413      	lsls	r3, r2, #16
   15d6c:	0c1b      	lsrs	r3, r3, #16
   15d6e:	0039      	movs	r1, r7
   15d70:	0028      	movs	r0, r5
   15d72:	4690      	mov	r8, r2
   15d74:	9301      	str	r3, [sp, #4]
   15d76:	f7fe fa99 	bl	142ac <__udivsi3>
   15d7a:	0002      	movs	r2, r0
   15d7c:	9b01      	ldr	r3, [sp, #4]
   15d7e:	4683      	mov	fp, r0
   15d80:	435a      	muls	r2, r3
   15d82:	0028      	movs	r0, r5
   15d84:	0039      	movs	r1, r7
   15d86:	4691      	mov	r9, r2
   15d88:	f7fe fb16 	bl	143b8 <__aeabi_uidivmod>
   15d8c:	0c35      	lsrs	r5, r6, #16
   15d8e:	0409      	lsls	r1, r1, #16
   15d90:	430d      	orrs	r5, r1
   15d92:	45a9      	cmp	r9, r5
   15d94:	d90d      	bls.n	15db2 <__aeabi_ddiv+0x262>
   15d96:	465b      	mov	r3, fp
   15d98:	4445      	add	r5, r8
   15d9a:	3b01      	subs	r3, #1
   15d9c:	45a8      	cmp	r8, r5
   15d9e:	d900      	bls.n	15da2 <__aeabi_ddiv+0x252>
   15da0:	e13a      	b.n	16018 <__aeabi_ddiv+0x4c8>
   15da2:	45a9      	cmp	r9, r5
   15da4:	d800      	bhi.n	15da8 <__aeabi_ddiv+0x258>
   15da6:	e137      	b.n	16018 <__aeabi_ddiv+0x4c8>
   15da8:	2302      	movs	r3, #2
   15daa:	425b      	negs	r3, r3
   15dac:	469c      	mov	ip, r3
   15dae:	4445      	add	r5, r8
   15db0:	44e3      	add	fp, ip
   15db2:	464b      	mov	r3, r9
   15db4:	1aeb      	subs	r3, r5, r3
   15db6:	0039      	movs	r1, r7
   15db8:	0018      	movs	r0, r3
   15dba:	9304      	str	r3, [sp, #16]
   15dbc:	f7fe fa76 	bl	142ac <__udivsi3>
   15dc0:	9b01      	ldr	r3, [sp, #4]
   15dc2:	0005      	movs	r5, r0
   15dc4:	4343      	muls	r3, r0
   15dc6:	0039      	movs	r1, r7
   15dc8:	9804      	ldr	r0, [sp, #16]
   15dca:	4699      	mov	r9, r3
   15dcc:	f7fe faf4 	bl	143b8 <__aeabi_uidivmod>
   15dd0:	0433      	lsls	r3, r6, #16
   15dd2:	0409      	lsls	r1, r1, #16
   15dd4:	0c1b      	lsrs	r3, r3, #16
   15dd6:	430b      	orrs	r3, r1
   15dd8:	4599      	cmp	r9, r3
   15dda:	d909      	bls.n	15df0 <__aeabi_ddiv+0x2a0>
   15ddc:	4443      	add	r3, r8
   15dde:	1e6a      	subs	r2, r5, #1
   15de0:	4598      	cmp	r8, r3
   15de2:	d900      	bls.n	15de6 <__aeabi_ddiv+0x296>
   15de4:	e11a      	b.n	1601c <__aeabi_ddiv+0x4cc>
   15de6:	4599      	cmp	r9, r3
   15de8:	d800      	bhi.n	15dec <__aeabi_ddiv+0x29c>
   15dea:	e117      	b.n	1601c <__aeabi_ddiv+0x4cc>
   15dec:	3d02      	subs	r5, #2
   15dee:	4443      	add	r3, r8
   15df0:	464a      	mov	r2, r9
   15df2:	1a9b      	subs	r3, r3, r2
   15df4:	465a      	mov	r2, fp
   15df6:	0412      	lsls	r2, r2, #16
   15df8:	432a      	orrs	r2, r5
   15dfa:	9903      	ldr	r1, [sp, #12]
   15dfc:	4693      	mov	fp, r2
   15dfe:	0c10      	lsrs	r0, r2, #16
   15e00:	0c0a      	lsrs	r2, r1, #16
   15e02:	4691      	mov	r9, r2
   15e04:	0409      	lsls	r1, r1, #16
   15e06:	465a      	mov	r2, fp
   15e08:	0c09      	lsrs	r1, r1, #16
   15e0a:	464e      	mov	r6, r9
   15e0c:	000d      	movs	r5, r1
   15e0e:	0412      	lsls	r2, r2, #16
   15e10:	0c12      	lsrs	r2, r2, #16
   15e12:	4345      	muls	r5, r0
   15e14:	9105      	str	r1, [sp, #20]
   15e16:	4351      	muls	r1, r2
   15e18:	4372      	muls	r2, r6
   15e1a:	4370      	muls	r0, r6
   15e1c:	1952      	adds	r2, r2, r5
   15e1e:	0c0e      	lsrs	r6, r1, #16
   15e20:	18b2      	adds	r2, r6, r2
   15e22:	4295      	cmp	r5, r2
   15e24:	d903      	bls.n	15e2e <__aeabi_ddiv+0x2de>
   15e26:	2580      	movs	r5, #128	; 0x80
   15e28:	026d      	lsls	r5, r5, #9
   15e2a:	46ac      	mov	ip, r5
   15e2c:	4460      	add	r0, ip
   15e2e:	0c15      	lsrs	r5, r2, #16
   15e30:	0409      	lsls	r1, r1, #16
   15e32:	0412      	lsls	r2, r2, #16
   15e34:	0c09      	lsrs	r1, r1, #16
   15e36:	1828      	adds	r0, r5, r0
   15e38:	1852      	adds	r2, r2, r1
   15e3a:	4283      	cmp	r3, r0
   15e3c:	d200      	bcs.n	15e40 <__aeabi_ddiv+0x2f0>
   15e3e:	e0ce      	b.n	15fde <__aeabi_ddiv+0x48e>
   15e40:	d100      	bne.n	15e44 <__aeabi_ddiv+0x2f4>
   15e42:	e0c8      	b.n	15fd6 <__aeabi_ddiv+0x486>
   15e44:	1a1d      	subs	r5, r3, r0
   15e46:	4653      	mov	r3, sl
   15e48:	1a9e      	subs	r6, r3, r2
   15e4a:	45b2      	cmp	sl, r6
   15e4c:	4192      	sbcs	r2, r2
   15e4e:	4252      	negs	r2, r2
   15e50:	1aab      	subs	r3, r5, r2
   15e52:	469a      	mov	sl, r3
   15e54:	4598      	cmp	r8, r3
   15e56:	d100      	bne.n	15e5a <__aeabi_ddiv+0x30a>
   15e58:	e117      	b.n	1608a <__aeabi_ddiv+0x53a>
   15e5a:	0039      	movs	r1, r7
   15e5c:	0018      	movs	r0, r3
   15e5e:	f7fe fa25 	bl	142ac <__udivsi3>
   15e62:	9b01      	ldr	r3, [sp, #4]
   15e64:	0005      	movs	r5, r0
   15e66:	4343      	muls	r3, r0
   15e68:	0039      	movs	r1, r7
   15e6a:	4650      	mov	r0, sl
   15e6c:	9304      	str	r3, [sp, #16]
   15e6e:	f7fe faa3 	bl	143b8 <__aeabi_uidivmod>
   15e72:	9804      	ldr	r0, [sp, #16]
   15e74:	040b      	lsls	r3, r1, #16
   15e76:	0c31      	lsrs	r1, r6, #16
   15e78:	4319      	orrs	r1, r3
   15e7a:	4288      	cmp	r0, r1
   15e7c:	d909      	bls.n	15e92 <__aeabi_ddiv+0x342>
   15e7e:	4441      	add	r1, r8
   15e80:	1e6b      	subs	r3, r5, #1
   15e82:	4588      	cmp	r8, r1
   15e84:	d900      	bls.n	15e88 <__aeabi_ddiv+0x338>
   15e86:	e107      	b.n	16098 <__aeabi_ddiv+0x548>
   15e88:	4288      	cmp	r0, r1
   15e8a:	d800      	bhi.n	15e8e <__aeabi_ddiv+0x33e>
   15e8c:	e104      	b.n	16098 <__aeabi_ddiv+0x548>
   15e8e:	3d02      	subs	r5, #2
   15e90:	4441      	add	r1, r8
   15e92:	9b04      	ldr	r3, [sp, #16]
   15e94:	1acb      	subs	r3, r1, r3
   15e96:	0018      	movs	r0, r3
   15e98:	0039      	movs	r1, r7
   15e9a:	9304      	str	r3, [sp, #16]
   15e9c:	f7fe fa06 	bl	142ac <__udivsi3>
   15ea0:	9b01      	ldr	r3, [sp, #4]
   15ea2:	4682      	mov	sl, r0
   15ea4:	4343      	muls	r3, r0
   15ea6:	0039      	movs	r1, r7
   15ea8:	9804      	ldr	r0, [sp, #16]
   15eaa:	9301      	str	r3, [sp, #4]
   15eac:	f7fe fa84 	bl	143b8 <__aeabi_uidivmod>
   15eb0:	9801      	ldr	r0, [sp, #4]
   15eb2:	040b      	lsls	r3, r1, #16
   15eb4:	0431      	lsls	r1, r6, #16
   15eb6:	0c09      	lsrs	r1, r1, #16
   15eb8:	4319      	orrs	r1, r3
   15eba:	4288      	cmp	r0, r1
   15ebc:	d90d      	bls.n	15eda <__aeabi_ddiv+0x38a>
   15ebe:	4653      	mov	r3, sl
   15ec0:	4441      	add	r1, r8
   15ec2:	3b01      	subs	r3, #1
   15ec4:	4588      	cmp	r8, r1
   15ec6:	d900      	bls.n	15eca <__aeabi_ddiv+0x37a>
   15ec8:	e0e8      	b.n	1609c <__aeabi_ddiv+0x54c>
   15eca:	4288      	cmp	r0, r1
   15ecc:	d800      	bhi.n	15ed0 <__aeabi_ddiv+0x380>
   15ece:	e0e5      	b.n	1609c <__aeabi_ddiv+0x54c>
   15ed0:	2302      	movs	r3, #2
   15ed2:	425b      	negs	r3, r3
   15ed4:	469c      	mov	ip, r3
   15ed6:	4441      	add	r1, r8
   15ed8:	44e2      	add	sl, ip
   15eda:	9b01      	ldr	r3, [sp, #4]
   15edc:	042d      	lsls	r5, r5, #16
   15ede:	1ace      	subs	r6, r1, r3
   15ee0:	4651      	mov	r1, sl
   15ee2:	4329      	orrs	r1, r5
   15ee4:	9d05      	ldr	r5, [sp, #20]
   15ee6:	464f      	mov	r7, r9
   15ee8:	002a      	movs	r2, r5
   15eea:	040b      	lsls	r3, r1, #16
   15eec:	0c08      	lsrs	r0, r1, #16
   15eee:	0c1b      	lsrs	r3, r3, #16
   15ef0:	435a      	muls	r2, r3
   15ef2:	4345      	muls	r5, r0
   15ef4:	437b      	muls	r3, r7
   15ef6:	4378      	muls	r0, r7
   15ef8:	195b      	adds	r3, r3, r5
   15efa:	0c17      	lsrs	r7, r2, #16
   15efc:	18fb      	adds	r3, r7, r3
   15efe:	429d      	cmp	r5, r3
   15f00:	d903      	bls.n	15f0a <__aeabi_ddiv+0x3ba>
   15f02:	2580      	movs	r5, #128	; 0x80
   15f04:	026d      	lsls	r5, r5, #9
   15f06:	46ac      	mov	ip, r5
   15f08:	4460      	add	r0, ip
   15f0a:	0c1d      	lsrs	r5, r3, #16
   15f0c:	0412      	lsls	r2, r2, #16
   15f0e:	041b      	lsls	r3, r3, #16
   15f10:	0c12      	lsrs	r2, r2, #16
   15f12:	1828      	adds	r0, r5, r0
   15f14:	189b      	adds	r3, r3, r2
   15f16:	4286      	cmp	r6, r0
   15f18:	d200      	bcs.n	15f1c <__aeabi_ddiv+0x3cc>
   15f1a:	e093      	b.n	16044 <__aeabi_ddiv+0x4f4>
   15f1c:	d100      	bne.n	15f20 <__aeabi_ddiv+0x3d0>
   15f1e:	e08e      	b.n	1603e <__aeabi_ddiv+0x4ee>
   15f20:	2301      	movs	r3, #1
   15f22:	4319      	orrs	r1, r3
   15f24:	4ba0      	ldr	r3, [pc, #640]	; (161a8 <__aeabi_ddiv+0x658>)
   15f26:	18e3      	adds	r3, r4, r3
   15f28:	2b00      	cmp	r3, #0
   15f2a:	dc00      	bgt.n	15f2e <__aeabi_ddiv+0x3de>
   15f2c:	e099      	b.n	16062 <__aeabi_ddiv+0x512>
   15f2e:	074a      	lsls	r2, r1, #29
   15f30:	d000      	beq.n	15f34 <__aeabi_ddiv+0x3e4>
   15f32:	e09e      	b.n	16072 <__aeabi_ddiv+0x522>
   15f34:	465a      	mov	r2, fp
   15f36:	01d2      	lsls	r2, r2, #7
   15f38:	d506      	bpl.n	15f48 <__aeabi_ddiv+0x3f8>
   15f3a:	465a      	mov	r2, fp
   15f3c:	4b9b      	ldr	r3, [pc, #620]	; (161ac <__aeabi_ddiv+0x65c>)
   15f3e:	401a      	ands	r2, r3
   15f40:	2380      	movs	r3, #128	; 0x80
   15f42:	4693      	mov	fp, r2
   15f44:	00db      	lsls	r3, r3, #3
   15f46:	18e3      	adds	r3, r4, r3
   15f48:	4a99      	ldr	r2, [pc, #612]	; (161b0 <__aeabi_ddiv+0x660>)
   15f4a:	4293      	cmp	r3, r2
   15f4c:	dd68      	ble.n	16020 <__aeabi_ddiv+0x4d0>
   15f4e:	2301      	movs	r3, #1
   15f50:	9a02      	ldr	r2, [sp, #8]
   15f52:	4c98      	ldr	r4, [pc, #608]	; (161b4 <__aeabi_ddiv+0x664>)
   15f54:	401a      	ands	r2, r3
   15f56:	2300      	movs	r3, #0
   15f58:	4694      	mov	ip, r2
   15f5a:	4698      	mov	r8, r3
   15f5c:	2200      	movs	r2, #0
   15f5e:	e6c5      	b.n	15cec <__aeabi_ddiv+0x19c>
   15f60:	2280      	movs	r2, #128	; 0x80
   15f62:	464b      	mov	r3, r9
   15f64:	0312      	lsls	r2, r2, #12
   15f66:	4213      	tst	r3, r2
   15f68:	d00a      	beq.n	15f80 <__aeabi_ddiv+0x430>
   15f6a:	465b      	mov	r3, fp
   15f6c:	4213      	tst	r3, r2
   15f6e:	d106      	bne.n	15f7e <__aeabi_ddiv+0x42e>
   15f70:	431a      	orrs	r2, r3
   15f72:	0312      	lsls	r2, r2, #12
   15f74:	0b12      	lsrs	r2, r2, #12
   15f76:	46ac      	mov	ip, r5
   15f78:	4688      	mov	r8, r1
   15f7a:	4c8e      	ldr	r4, [pc, #568]	; (161b4 <__aeabi_ddiv+0x664>)
   15f7c:	e6b6      	b.n	15cec <__aeabi_ddiv+0x19c>
   15f7e:	464b      	mov	r3, r9
   15f80:	431a      	orrs	r2, r3
   15f82:	0312      	lsls	r2, r2, #12
   15f84:	0b12      	lsrs	r2, r2, #12
   15f86:	46bc      	mov	ip, r7
   15f88:	4c8a      	ldr	r4, [pc, #552]	; (161b4 <__aeabi_ddiv+0x664>)
   15f8a:	e6af      	b.n	15cec <__aeabi_ddiv+0x19c>
   15f8c:	0003      	movs	r3, r0
   15f8e:	465a      	mov	r2, fp
   15f90:	3b28      	subs	r3, #40	; 0x28
   15f92:	409a      	lsls	r2, r3
   15f94:	2300      	movs	r3, #0
   15f96:	4691      	mov	r9, r2
   15f98:	4698      	mov	r8, r3
   15f9a:	e657      	b.n	15c4c <__aeabi_ddiv+0xfc>
   15f9c:	4658      	mov	r0, fp
   15f9e:	f001 f92b 	bl	171f8 <__clzsi2>
   15fa2:	3020      	adds	r0, #32
   15fa4:	e640      	b.n	15c28 <__aeabi_ddiv+0xd8>
   15fa6:	0003      	movs	r3, r0
   15fa8:	4652      	mov	r2, sl
   15faa:	3b28      	subs	r3, #40	; 0x28
   15fac:	409a      	lsls	r2, r3
   15fae:	2100      	movs	r1, #0
   15fb0:	4693      	mov	fp, r2
   15fb2:	e677      	b.n	15ca4 <__aeabi_ddiv+0x154>
   15fb4:	f001 f920 	bl	171f8 <__clzsi2>
   15fb8:	3020      	adds	r0, #32
   15fba:	e65f      	b.n	15c7c <__aeabi_ddiv+0x12c>
   15fbc:	4588      	cmp	r8, r1
   15fbe:	d200      	bcs.n	15fc2 <__aeabi_ddiv+0x472>
   15fc0:	e6c7      	b.n	15d52 <__aeabi_ddiv+0x202>
   15fc2:	464b      	mov	r3, r9
   15fc4:	07de      	lsls	r6, r3, #31
   15fc6:	085d      	lsrs	r5, r3, #1
   15fc8:	4643      	mov	r3, r8
   15fca:	085b      	lsrs	r3, r3, #1
   15fcc:	431e      	orrs	r6, r3
   15fce:	4643      	mov	r3, r8
   15fd0:	07db      	lsls	r3, r3, #31
   15fd2:	469a      	mov	sl, r3
   15fd4:	e6c2      	b.n	15d5c <__aeabi_ddiv+0x20c>
   15fd6:	2500      	movs	r5, #0
   15fd8:	4592      	cmp	sl, r2
   15fda:	d300      	bcc.n	15fde <__aeabi_ddiv+0x48e>
   15fdc:	e733      	b.n	15e46 <__aeabi_ddiv+0x2f6>
   15fde:	9e03      	ldr	r6, [sp, #12]
   15fe0:	4659      	mov	r1, fp
   15fe2:	46b4      	mov	ip, r6
   15fe4:	44e2      	add	sl, ip
   15fe6:	45b2      	cmp	sl, r6
   15fe8:	41ad      	sbcs	r5, r5
   15fea:	426d      	negs	r5, r5
   15fec:	4445      	add	r5, r8
   15fee:	18eb      	adds	r3, r5, r3
   15ff0:	3901      	subs	r1, #1
   15ff2:	4598      	cmp	r8, r3
   15ff4:	d207      	bcs.n	16006 <__aeabi_ddiv+0x4b6>
   15ff6:	4298      	cmp	r0, r3
   15ff8:	d900      	bls.n	15ffc <__aeabi_ddiv+0x4ac>
   15ffa:	e07f      	b.n	160fc <__aeabi_ddiv+0x5ac>
   15ffc:	d100      	bne.n	16000 <__aeabi_ddiv+0x4b0>
   15ffe:	e0bc      	b.n	1617a <__aeabi_ddiv+0x62a>
   16000:	1a1d      	subs	r5, r3, r0
   16002:	468b      	mov	fp, r1
   16004:	e71f      	b.n	15e46 <__aeabi_ddiv+0x2f6>
   16006:	4598      	cmp	r8, r3
   16008:	d1fa      	bne.n	16000 <__aeabi_ddiv+0x4b0>
   1600a:	9d03      	ldr	r5, [sp, #12]
   1600c:	4555      	cmp	r5, sl
   1600e:	d9f2      	bls.n	15ff6 <__aeabi_ddiv+0x4a6>
   16010:	4643      	mov	r3, r8
   16012:	468b      	mov	fp, r1
   16014:	1a1d      	subs	r5, r3, r0
   16016:	e716      	b.n	15e46 <__aeabi_ddiv+0x2f6>
   16018:	469b      	mov	fp, r3
   1601a:	e6ca      	b.n	15db2 <__aeabi_ddiv+0x262>
   1601c:	0015      	movs	r5, r2
   1601e:	e6e7      	b.n	15df0 <__aeabi_ddiv+0x2a0>
   16020:	465a      	mov	r2, fp
   16022:	08c9      	lsrs	r1, r1, #3
   16024:	0752      	lsls	r2, r2, #29
   16026:	430a      	orrs	r2, r1
   16028:	055b      	lsls	r3, r3, #21
   1602a:	4690      	mov	r8, r2
   1602c:	0d5c      	lsrs	r4, r3, #21
   1602e:	465a      	mov	r2, fp
   16030:	2301      	movs	r3, #1
   16032:	9902      	ldr	r1, [sp, #8]
   16034:	0252      	lsls	r2, r2, #9
   16036:	4019      	ands	r1, r3
   16038:	0b12      	lsrs	r2, r2, #12
   1603a:	468c      	mov	ip, r1
   1603c:	e656      	b.n	15cec <__aeabi_ddiv+0x19c>
   1603e:	2b00      	cmp	r3, #0
   16040:	d100      	bne.n	16044 <__aeabi_ddiv+0x4f4>
   16042:	e76f      	b.n	15f24 <__aeabi_ddiv+0x3d4>
   16044:	4446      	add	r6, r8
   16046:	1e4a      	subs	r2, r1, #1
   16048:	45b0      	cmp	r8, r6
   1604a:	d929      	bls.n	160a0 <__aeabi_ddiv+0x550>
   1604c:	0011      	movs	r1, r2
   1604e:	4286      	cmp	r6, r0
   16050:	d000      	beq.n	16054 <__aeabi_ddiv+0x504>
   16052:	e765      	b.n	15f20 <__aeabi_ddiv+0x3d0>
   16054:	9a03      	ldr	r2, [sp, #12]
   16056:	4293      	cmp	r3, r2
   16058:	d000      	beq.n	1605c <__aeabi_ddiv+0x50c>
   1605a:	e761      	b.n	15f20 <__aeabi_ddiv+0x3d0>
   1605c:	e762      	b.n	15f24 <__aeabi_ddiv+0x3d4>
   1605e:	2101      	movs	r1, #1
   16060:	4249      	negs	r1, r1
   16062:	2001      	movs	r0, #1
   16064:	1ac2      	subs	r2, r0, r3
   16066:	2a38      	cmp	r2, #56	; 0x38
   16068:	dd21      	ble.n	160ae <__aeabi_ddiv+0x55e>
   1606a:	9b02      	ldr	r3, [sp, #8]
   1606c:	4003      	ands	r3, r0
   1606e:	469c      	mov	ip, r3
   16070:	e638      	b.n	15ce4 <__aeabi_ddiv+0x194>
   16072:	220f      	movs	r2, #15
   16074:	400a      	ands	r2, r1
   16076:	2a04      	cmp	r2, #4
   16078:	d100      	bne.n	1607c <__aeabi_ddiv+0x52c>
   1607a:	e75b      	b.n	15f34 <__aeabi_ddiv+0x3e4>
   1607c:	000a      	movs	r2, r1
   1607e:	1d11      	adds	r1, r2, #4
   16080:	4291      	cmp	r1, r2
   16082:	4192      	sbcs	r2, r2
   16084:	4252      	negs	r2, r2
   16086:	4493      	add	fp, r2
   16088:	e754      	b.n	15f34 <__aeabi_ddiv+0x3e4>
   1608a:	4b47      	ldr	r3, [pc, #284]	; (161a8 <__aeabi_ddiv+0x658>)
   1608c:	18e3      	adds	r3, r4, r3
   1608e:	2b00      	cmp	r3, #0
   16090:	dde5      	ble.n	1605e <__aeabi_ddiv+0x50e>
   16092:	2201      	movs	r2, #1
   16094:	4252      	negs	r2, r2
   16096:	e7f2      	b.n	1607e <__aeabi_ddiv+0x52e>
   16098:	001d      	movs	r5, r3
   1609a:	e6fa      	b.n	15e92 <__aeabi_ddiv+0x342>
   1609c:	469a      	mov	sl, r3
   1609e:	e71c      	b.n	15eda <__aeabi_ddiv+0x38a>
   160a0:	42b0      	cmp	r0, r6
   160a2:	d839      	bhi.n	16118 <__aeabi_ddiv+0x5c8>
   160a4:	d06e      	beq.n	16184 <__aeabi_ddiv+0x634>
   160a6:	0011      	movs	r1, r2
   160a8:	e73a      	b.n	15f20 <__aeabi_ddiv+0x3d0>
   160aa:	9302      	str	r3, [sp, #8]
   160ac:	e73a      	b.n	15f24 <__aeabi_ddiv+0x3d4>
   160ae:	2a1f      	cmp	r2, #31
   160b0:	dc3c      	bgt.n	1612c <__aeabi_ddiv+0x5dc>
   160b2:	2320      	movs	r3, #32
   160b4:	1a9b      	subs	r3, r3, r2
   160b6:	000c      	movs	r4, r1
   160b8:	4658      	mov	r0, fp
   160ba:	4099      	lsls	r1, r3
   160bc:	4098      	lsls	r0, r3
   160be:	1e4b      	subs	r3, r1, #1
   160c0:	4199      	sbcs	r1, r3
   160c2:	465b      	mov	r3, fp
   160c4:	40d4      	lsrs	r4, r2
   160c6:	40d3      	lsrs	r3, r2
   160c8:	4320      	orrs	r0, r4
   160ca:	4308      	orrs	r0, r1
   160cc:	001a      	movs	r2, r3
   160ce:	0743      	lsls	r3, r0, #29
   160d0:	d009      	beq.n	160e6 <__aeabi_ddiv+0x596>
   160d2:	230f      	movs	r3, #15
   160d4:	4003      	ands	r3, r0
   160d6:	2b04      	cmp	r3, #4
   160d8:	d005      	beq.n	160e6 <__aeabi_ddiv+0x596>
   160da:	0001      	movs	r1, r0
   160dc:	1d08      	adds	r0, r1, #4
   160de:	4288      	cmp	r0, r1
   160e0:	419b      	sbcs	r3, r3
   160e2:	425b      	negs	r3, r3
   160e4:	18d2      	adds	r2, r2, r3
   160e6:	0213      	lsls	r3, r2, #8
   160e8:	d53a      	bpl.n	16160 <__aeabi_ddiv+0x610>
   160ea:	2301      	movs	r3, #1
   160ec:	9a02      	ldr	r2, [sp, #8]
   160ee:	2401      	movs	r4, #1
   160f0:	401a      	ands	r2, r3
   160f2:	2300      	movs	r3, #0
   160f4:	4694      	mov	ip, r2
   160f6:	4698      	mov	r8, r3
   160f8:	2200      	movs	r2, #0
   160fa:	e5f7      	b.n	15cec <__aeabi_ddiv+0x19c>
   160fc:	2102      	movs	r1, #2
   160fe:	4249      	negs	r1, r1
   16100:	468c      	mov	ip, r1
   16102:	9d03      	ldr	r5, [sp, #12]
   16104:	44e3      	add	fp, ip
   16106:	46ac      	mov	ip, r5
   16108:	44e2      	add	sl, ip
   1610a:	45aa      	cmp	sl, r5
   1610c:	41ad      	sbcs	r5, r5
   1610e:	426d      	negs	r5, r5
   16110:	4445      	add	r5, r8
   16112:	18ed      	adds	r5, r5, r3
   16114:	1a2d      	subs	r5, r5, r0
   16116:	e696      	b.n	15e46 <__aeabi_ddiv+0x2f6>
   16118:	1e8a      	subs	r2, r1, #2
   1611a:	9903      	ldr	r1, [sp, #12]
   1611c:	004d      	lsls	r5, r1, #1
   1611e:	428d      	cmp	r5, r1
   16120:	4189      	sbcs	r1, r1
   16122:	4249      	negs	r1, r1
   16124:	4441      	add	r1, r8
   16126:	1876      	adds	r6, r6, r1
   16128:	9503      	str	r5, [sp, #12]
   1612a:	e78f      	b.n	1604c <__aeabi_ddiv+0x4fc>
   1612c:	201f      	movs	r0, #31
   1612e:	4240      	negs	r0, r0
   16130:	1ac3      	subs	r3, r0, r3
   16132:	4658      	mov	r0, fp
   16134:	40d8      	lsrs	r0, r3
   16136:	0003      	movs	r3, r0
   16138:	2a20      	cmp	r2, #32
   1613a:	d028      	beq.n	1618e <__aeabi_ddiv+0x63e>
   1613c:	2040      	movs	r0, #64	; 0x40
   1613e:	465d      	mov	r5, fp
   16140:	1a82      	subs	r2, r0, r2
   16142:	4095      	lsls	r5, r2
   16144:	4329      	orrs	r1, r5
   16146:	1e4a      	subs	r2, r1, #1
   16148:	4191      	sbcs	r1, r2
   1614a:	4319      	orrs	r1, r3
   1614c:	2307      	movs	r3, #7
   1614e:	2200      	movs	r2, #0
   16150:	400b      	ands	r3, r1
   16152:	d009      	beq.n	16168 <__aeabi_ddiv+0x618>
   16154:	230f      	movs	r3, #15
   16156:	2200      	movs	r2, #0
   16158:	400b      	ands	r3, r1
   1615a:	0008      	movs	r0, r1
   1615c:	2b04      	cmp	r3, #4
   1615e:	d1bd      	bne.n	160dc <__aeabi_ddiv+0x58c>
   16160:	0001      	movs	r1, r0
   16162:	0753      	lsls	r3, r2, #29
   16164:	0252      	lsls	r2, r2, #9
   16166:	0b12      	lsrs	r2, r2, #12
   16168:	08c9      	lsrs	r1, r1, #3
   1616a:	4319      	orrs	r1, r3
   1616c:	2301      	movs	r3, #1
   1616e:	4688      	mov	r8, r1
   16170:	9902      	ldr	r1, [sp, #8]
   16172:	2400      	movs	r4, #0
   16174:	4019      	ands	r1, r3
   16176:	468c      	mov	ip, r1
   16178:	e5b8      	b.n	15cec <__aeabi_ddiv+0x19c>
   1617a:	4552      	cmp	r2, sl
   1617c:	d8be      	bhi.n	160fc <__aeabi_ddiv+0x5ac>
   1617e:	468b      	mov	fp, r1
   16180:	2500      	movs	r5, #0
   16182:	e660      	b.n	15e46 <__aeabi_ddiv+0x2f6>
   16184:	9d03      	ldr	r5, [sp, #12]
   16186:	429d      	cmp	r5, r3
   16188:	d3c6      	bcc.n	16118 <__aeabi_ddiv+0x5c8>
   1618a:	0011      	movs	r1, r2
   1618c:	e762      	b.n	16054 <__aeabi_ddiv+0x504>
   1618e:	2500      	movs	r5, #0
   16190:	e7d8      	b.n	16144 <__aeabi_ddiv+0x5f4>
   16192:	2280      	movs	r2, #128	; 0x80
   16194:	465b      	mov	r3, fp
   16196:	0312      	lsls	r2, r2, #12
   16198:	431a      	orrs	r2, r3
   1619a:	9b01      	ldr	r3, [sp, #4]
   1619c:	0312      	lsls	r2, r2, #12
   1619e:	0b12      	lsrs	r2, r2, #12
   161a0:	469c      	mov	ip, r3
   161a2:	4688      	mov	r8, r1
   161a4:	4c03      	ldr	r4, [pc, #12]	; (161b4 <__aeabi_ddiv+0x664>)
   161a6:	e5a1      	b.n	15cec <__aeabi_ddiv+0x19c>
   161a8:	000003ff 	.word	0x000003ff
   161ac:	feffffff 	.word	0xfeffffff
   161b0:	000007fe 	.word	0x000007fe
   161b4:	000007ff 	.word	0x000007ff

000161b8 <__eqdf2>:
   161b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   161ba:	464f      	mov	r7, r9
   161bc:	4646      	mov	r6, r8
   161be:	46d6      	mov	lr, sl
   161c0:	005c      	lsls	r4, r3, #1
   161c2:	b5c0      	push	{r6, r7, lr}
   161c4:	031f      	lsls	r7, r3, #12
   161c6:	0fdb      	lsrs	r3, r3, #31
   161c8:	469a      	mov	sl, r3
   161ca:	4b17      	ldr	r3, [pc, #92]	; (16228 <__eqdf2+0x70>)
   161cc:	030e      	lsls	r6, r1, #12
   161ce:	004d      	lsls	r5, r1, #1
   161d0:	4684      	mov	ip, r0
   161d2:	4680      	mov	r8, r0
   161d4:	0b36      	lsrs	r6, r6, #12
   161d6:	0d6d      	lsrs	r5, r5, #21
   161d8:	0fc9      	lsrs	r1, r1, #31
   161da:	4691      	mov	r9, r2
   161dc:	0b3f      	lsrs	r7, r7, #12
   161de:	0d64      	lsrs	r4, r4, #21
   161e0:	2001      	movs	r0, #1
   161e2:	429d      	cmp	r5, r3
   161e4:	d008      	beq.n	161f8 <__eqdf2+0x40>
   161e6:	429c      	cmp	r4, r3
   161e8:	d001      	beq.n	161ee <__eqdf2+0x36>
   161ea:	42a5      	cmp	r5, r4
   161ec:	d00b      	beq.n	16206 <__eqdf2+0x4e>
   161ee:	bc1c      	pop	{r2, r3, r4}
   161f0:	4690      	mov	r8, r2
   161f2:	4699      	mov	r9, r3
   161f4:	46a2      	mov	sl, r4
   161f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   161f8:	4663      	mov	r3, ip
   161fa:	4333      	orrs	r3, r6
   161fc:	d1f7      	bne.n	161ee <__eqdf2+0x36>
   161fe:	42ac      	cmp	r4, r5
   16200:	d1f5      	bne.n	161ee <__eqdf2+0x36>
   16202:	433a      	orrs	r2, r7
   16204:	d1f3      	bne.n	161ee <__eqdf2+0x36>
   16206:	2001      	movs	r0, #1
   16208:	42be      	cmp	r6, r7
   1620a:	d1f0      	bne.n	161ee <__eqdf2+0x36>
   1620c:	45c8      	cmp	r8, r9
   1620e:	d1ee      	bne.n	161ee <__eqdf2+0x36>
   16210:	4551      	cmp	r1, sl
   16212:	d007      	beq.n	16224 <__eqdf2+0x6c>
   16214:	2d00      	cmp	r5, #0
   16216:	d1ea      	bne.n	161ee <__eqdf2+0x36>
   16218:	4663      	mov	r3, ip
   1621a:	431e      	orrs	r6, r3
   1621c:	0030      	movs	r0, r6
   1621e:	1e46      	subs	r6, r0, #1
   16220:	41b0      	sbcs	r0, r6
   16222:	e7e4      	b.n	161ee <__eqdf2+0x36>
   16224:	2000      	movs	r0, #0
   16226:	e7e2      	b.n	161ee <__eqdf2+0x36>
   16228:	000007ff 	.word	0x000007ff

0001622c <__gedf2>:
   1622c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1622e:	4645      	mov	r5, r8
   16230:	46de      	mov	lr, fp
   16232:	4657      	mov	r7, sl
   16234:	464e      	mov	r6, r9
   16236:	b5e0      	push	{r5, r6, r7, lr}
   16238:	031f      	lsls	r7, r3, #12
   1623a:	0b3d      	lsrs	r5, r7, #12
   1623c:	4f2c      	ldr	r7, [pc, #176]	; (162f0 <__gedf2+0xc4>)
   1623e:	030e      	lsls	r6, r1, #12
   16240:	004c      	lsls	r4, r1, #1
   16242:	46ab      	mov	fp, r5
   16244:	005d      	lsls	r5, r3, #1
   16246:	4684      	mov	ip, r0
   16248:	0b36      	lsrs	r6, r6, #12
   1624a:	0d64      	lsrs	r4, r4, #21
   1624c:	0fc9      	lsrs	r1, r1, #31
   1624e:	4690      	mov	r8, r2
   16250:	0d6d      	lsrs	r5, r5, #21
   16252:	0fdb      	lsrs	r3, r3, #31
   16254:	42bc      	cmp	r4, r7
   16256:	d02a      	beq.n	162ae <__gedf2+0x82>
   16258:	4f25      	ldr	r7, [pc, #148]	; (162f0 <__gedf2+0xc4>)
   1625a:	42bd      	cmp	r5, r7
   1625c:	d02d      	beq.n	162ba <__gedf2+0x8e>
   1625e:	2c00      	cmp	r4, #0
   16260:	d10f      	bne.n	16282 <__gedf2+0x56>
   16262:	4330      	orrs	r0, r6
   16264:	0007      	movs	r7, r0
   16266:	4681      	mov	r9, r0
   16268:	4278      	negs	r0, r7
   1626a:	4178      	adcs	r0, r7
   1626c:	b2c0      	uxtb	r0, r0
   1626e:	2d00      	cmp	r5, #0
   16270:	d117      	bne.n	162a2 <__gedf2+0x76>
   16272:	465f      	mov	r7, fp
   16274:	433a      	orrs	r2, r7
   16276:	d114      	bne.n	162a2 <__gedf2+0x76>
   16278:	464b      	mov	r3, r9
   1627a:	2000      	movs	r0, #0
   1627c:	2b00      	cmp	r3, #0
   1627e:	d00a      	beq.n	16296 <__gedf2+0x6a>
   16280:	e006      	b.n	16290 <__gedf2+0x64>
   16282:	2d00      	cmp	r5, #0
   16284:	d102      	bne.n	1628c <__gedf2+0x60>
   16286:	4658      	mov	r0, fp
   16288:	4302      	orrs	r2, r0
   1628a:	d001      	beq.n	16290 <__gedf2+0x64>
   1628c:	4299      	cmp	r1, r3
   1628e:	d018      	beq.n	162c2 <__gedf2+0x96>
   16290:	4248      	negs	r0, r1
   16292:	2101      	movs	r1, #1
   16294:	4308      	orrs	r0, r1
   16296:	bc3c      	pop	{r2, r3, r4, r5}
   16298:	4690      	mov	r8, r2
   1629a:	4699      	mov	r9, r3
   1629c:	46a2      	mov	sl, r4
   1629e:	46ab      	mov	fp, r5
   162a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   162a2:	2800      	cmp	r0, #0
   162a4:	d0f2      	beq.n	1628c <__gedf2+0x60>
   162a6:	2001      	movs	r0, #1
   162a8:	3b01      	subs	r3, #1
   162aa:	4318      	orrs	r0, r3
   162ac:	e7f3      	b.n	16296 <__gedf2+0x6a>
   162ae:	0037      	movs	r7, r6
   162b0:	4307      	orrs	r7, r0
   162b2:	d0d1      	beq.n	16258 <__gedf2+0x2c>
   162b4:	2002      	movs	r0, #2
   162b6:	4240      	negs	r0, r0
   162b8:	e7ed      	b.n	16296 <__gedf2+0x6a>
   162ba:	465f      	mov	r7, fp
   162bc:	4317      	orrs	r7, r2
   162be:	d0ce      	beq.n	1625e <__gedf2+0x32>
   162c0:	e7f8      	b.n	162b4 <__gedf2+0x88>
   162c2:	42ac      	cmp	r4, r5
   162c4:	dce4      	bgt.n	16290 <__gedf2+0x64>
   162c6:	da03      	bge.n	162d0 <__gedf2+0xa4>
   162c8:	1e48      	subs	r0, r1, #1
   162ca:	2101      	movs	r1, #1
   162cc:	4308      	orrs	r0, r1
   162ce:	e7e2      	b.n	16296 <__gedf2+0x6a>
   162d0:	455e      	cmp	r6, fp
   162d2:	d8dd      	bhi.n	16290 <__gedf2+0x64>
   162d4:	d006      	beq.n	162e4 <__gedf2+0xb8>
   162d6:	2000      	movs	r0, #0
   162d8:	455e      	cmp	r6, fp
   162da:	d2dc      	bcs.n	16296 <__gedf2+0x6a>
   162dc:	2301      	movs	r3, #1
   162de:	1e48      	subs	r0, r1, #1
   162e0:	4318      	orrs	r0, r3
   162e2:	e7d8      	b.n	16296 <__gedf2+0x6a>
   162e4:	45c4      	cmp	ip, r8
   162e6:	d8d3      	bhi.n	16290 <__gedf2+0x64>
   162e8:	2000      	movs	r0, #0
   162ea:	45c4      	cmp	ip, r8
   162ec:	d3f6      	bcc.n	162dc <__gedf2+0xb0>
   162ee:	e7d2      	b.n	16296 <__gedf2+0x6a>
   162f0:	000007ff 	.word	0x000007ff

000162f4 <__ledf2>:
   162f4:	b5f0      	push	{r4, r5, r6, r7, lr}
   162f6:	464e      	mov	r6, r9
   162f8:	4645      	mov	r5, r8
   162fa:	46de      	mov	lr, fp
   162fc:	4657      	mov	r7, sl
   162fe:	005c      	lsls	r4, r3, #1
   16300:	b5e0      	push	{r5, r6, r7, lr}
   16302:	031f      	lsls	r7, r3, #12
   16304:	0fdb      	lsrs	r3, r3, #31
   16306:	4699      	mov	r9, r3
   16308:	4b2a      	ldr	r3, [pc, #168]	; (163b4 <__ledf2+0xc0>)
   1630a:	030e      	lsls	r6, r1, #12
   1630c:	004d      	lsls	r5, r1, #1
   1630e:	0fc9      	lsrs	r1, r1, #31
   16310:	4684      	mov	ip, r0
   16312:	0b36      	lsrs	r6, r6, #12
   16314:	0d6d      	lsrs	r5, r5, #21
   16316:	468b      	mov	fp, r1
   16318:	4690      	mov	r8, r2
   1631a:	0b3f      	lsrs	r7, r7, #12
   1631c:	0d64      	lsrs	r4, r4, #21
   1631e:	429d      	cmp	r5, r3
   16320:	d020      	beq.n	16364 <__ledf2+0x70>
   16322:	4b24      	ldr	r3, [pc, #144]	; (163b4 <__ledf2+0xc0>)
   16324:	429c      	cmp	r4, r3
   16326:	d022      	beq.n	1636e <__ledf2+0x7a>
   16328:	2d00      	cmp	r5, #0
   1632a:	d112      	bne.n	16352 <__ledf2+0x5e>
   1632c:	4330      	orrs	r0, r6
   1632e:	4243      	negs	r3, r0
   16330:	4143      	adcs	r3, r0
   16332:	b2db      	uxtb	r3, r3
   16334:	2c00      	cmp	r4, #0
   16336:	d01f      	beq.n	16378 <__ledf2+0x84>
   16338:	2b00      	cmp	r3, #0
   1633a:	d00c      	beq.n	16356 <__ledf2+0x62>
   1633c:	464b      	mov	r3, r9
   1633e:	2001      	movs	r0, #1
   16340:	3b01      	subs	r3, #1
   16342:	4303      	orrs	r3, r0
   16344:	0018      	movs	r0, r3
   16346:	bc3c      	pop	{r2, r3, r4, r5}
   16348:	4690      	mov	r8, r2
   1634a:	4699      	mov	r9, r3
   1634c:	46a2      	mov	sl, r4
   1634e:	46ab      	mov	fp, r5
   16350:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16352:	2c00      	cmp	r4, #0
   16354:	d016      	beq.n	16384 <__ledf2+0x90>
   16356:	45cb      	cmp	fp, r9
   16358:	d017      	beq.n	1638a <__ledf2+0x96>
   1635a:	465b      	mov	r3, fp
   1635c:	4259      	negs	r1, r3
   1635e:	2301      	movs	r3, #1
   16360:	430b      	orrs	r3, r1
   16362:	e7ef      	b.n	16344 <__ledf2+0x50>
   16364:	0031      	movs	r1, r6
   16366:	2302      	movs	r3, #2
   16368:	4301      	orrs	r1, r0
   1636a:	d1eb      	bne.n	16344 <__ledf2+0x50>
   1636c:	e7d9      	b.n	16322 <__ledf2+0x2e>
   1636e:	0039      	movs	r1, r7
   16370:	2302      	movs	r3, #2
   16372:	4311      	orrs	r1, r2
   16374:	d1e6      	bne.n	16344 <__ledf2+0x50>
   16376:	e7d7      	b.n	16328 <__ledf2+0x34>
   16378:	433a      	orrs	r2, r7
   1637a:	d1dd      	bne.n	16338 <__ledf2+0x44>
   1637c:	2300      	movs	r3, #0
   1637e:	2800      	cmp	r0, #0
   16380:	d0e0      	beq.n	16344 <__ledf2+0x50>
   16382:	e7ea      	b.n	1635a <__ledf2+0x66>
   16384:	433a      	orrs	r2, r7
   16386:	d1e6      	bne.n	16356 <__ledf2+0x62>
   16388:	e7e7      	b.n	1635a <__ledf2+0x66>
   1638a:	42a5      	cmp	r5, r4
   1638c:	dce5      	bgt.n	1635a <__ledf2+0x66>
   1638e:	db05      	blt.n	1639c <__ledf2+0xa8>
   16390:	42be      	cmp	r6, r7
   16392:	d8e2      	bhi.n	1635a <__ledf2+0x66>
   16394:	d007      	beq.n	163a6 <__ledf2+0xb2>
   16396:	2300      	movs	r3, #0
   16398:	42be      	cmp	r6, r7
   1639a:	d2d3      	bcs.n	16344 <__ledf2+0x50>
   1639c:	4659      	mov	r1, fp
   1639e:	2301      	movs	r3, #1
   163a0:	3901      	subs	r1, #1
   163a2:	430b      	orrs	r3, r1
   163a4:	e7ce      	b.n	16344 <__ledf2+0x50>
   163a6:	45c4      	cmp	ip, r8
   163a8:	d8d7      	bhi.n	1635a <__ledf2+0x66>
   163aa:	2300      	movs	r3, #0
   163ac:	45c4      	cmp	ip, r8
   163ae:	d3f5      	bcc.n	1639c <__ledf2+0xa8>
   163b0:	e7c8      	b.n	16344 <__ledf2+0x50>
   163b2:	46c0      	nop			; (mov r8, r8)
   163b4:	000007ff 	.word	0x000007ff

000163b8 <__aeabi_dmul>:
   163b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   163ba:	4657      	mov	r7, sl
   163bc:	4645      	mov	r5, r8
   163be:	46de      	mov	lr, fp
   163c0:	464e      	mov	r6, r9
   163c2:	b5e0      	push	{r5, r6, r7, lr}
   163c4:	030c      	lsls	r4, r1, #12
   163c6:	4698      	mov	r8, r3
   163c8:	004e      	lsls	r6, r1, #1
   163ca:	0b23      	lsrs	r3, r4, #12
   163cc:	b087      	sub	sp, #28
   163ce:	0007      	movs	r7, r0
   163d0:	4692      	mov	sl, r2
   163d2:	469b      	mov	fp, r3
   163d4:	0d76      	lsrs	r6, r6, #21
   163d6:	0fcd      	lsrs	r5, r1, #31
   163d8:	2e00      	cmp	r6, #0
   163da:	d06b      	beq.n	164b4 <__aeabi_dmul+0xfc>
   163dc:	4b6d      	ldr	r3, [pc, #436]	; (16594 <__aeabi_dmul+0x1dc>)
   163de:	429e      	cmp	r6, r3
   163e0:	d035      	beq.n	1644e <__aeabi_dmul+0x96>
   163e2:	2480      	movs	r4, #128	; 0x80
   163e4:	465b      	mov	r3, fp
   163e6:	0f42      	lsrs	r2, r0, #29
   163e8:	0424      	lsls	r4, r4, #16
   163ea:	00db      	lsls	r3, r3, #3
   163ec:	4314      	orrs	r4, r2
   163ee:	431c      	orrs	r4, r3
   163f0:	00c3      	lsls	r3, r0, #3
   163f2:	4699      	mov	r9, r3
   163f4:	4b68      	ldr	r3, [pc, #416]	; (16598 <__aeabi_dmul+0x1e0>)
   163f6:	46a3      	mov	fp, r4
   163f8:	469c      	mov	ip, r3
   163fa:	2300      	movs	r3, #0
   163fc:	2700      	movs	r7, #0
   163fe:	4466      	add	r6, ip
   16400:	9302      	str	r3, [sp, #8]
   16402:	4643      	mov	r3, r8
   16404:	031c      	lsls	r4, r3, #12
   16406:	005a      	lsls	r2, r3, #1
   16408:	0fdb      	lsrs	r3, r3, #31
   1640a:	4650      	mov	r0, sl
   1640c:	0b24      	lsrs	r4, r4, #12
   1640e:	0d52      	lsrs	r2, r2, #21
   16410:	4698      	mov	r8, r3
   16412:	d100      	bne.n	16416 <__aeabi_dmul+0x5e>
   16414:	e076      	b.n	16504 <__aeabi_dmul+0x14c>
   16416:	4b5f      	ldr	r3, [pc, #380]	; (16594 <__aeabi_dmul+0x1dc>)
   16418:	429a      	cmp	r2, r3
   1641a:	d06d      	beq.n	164f8 <__aeabi_dmul+0x140>
   1641c:	2380      	movs	r3, #128	; 0x80
   1641e:	0f41      	lsrs	r1, r0, #29
   16420:	041b      	lsls	r3, r3, #16
   16422:	430b      	orrs	r3, r1
   16424:	495c      	ldr	r1, [pc, #368]	; (16598 <__aeabi_dmul+0x1e0>)
   16426:	00e4      	lsls	r4, r4, #3
   16428:	468c      	mov	ip, r1
   1642a:	431c      	orrs	r4, r3
   1642c:	00c3      	lsls	r3, r0, #3
   1642e:	2000      	movs	r0, #0
   16430:	4462      	add	r2, ip
   16432:	4641      	mov	r1, r8
   16434:	18b6      	adds	r6, r6, r2
   16436:	4069      	eors	r1, r5
   16438:	1c72      	adds	r2, r6, #1
   1643a:	9101      	str	r1, [sp, #4]
   1643c:	4694      	mov	ip, r2
   1643e:	4307      	orrs	r7, r0
   16440:	2f0f      	cmp	r7, #15
   16442:	d900      	bls.n	16446 <__aeabi_dmul+0x8e>
   16444:	e0b0      	b.n	165a8 <__aeabi_dmul+0x1f0>
   16446:	4a55      	ldr	r2, [pc, #340]	; (1659c <__aeabi_dmul+0x1e4>)
   16448:	00bf      	lsls	r7, r7, #2
   1644a:	59d2      	ldr	r2, [r2, r7]
   1644c:	4697      	mov	pc, r2
   1644e:	465b      	mov	r3, fp
   16450:	4303      	orrs	r3, r0
   16452:	4699      	mov	r9, r3
   16454:	d000      	beq.n	16458 <__aeabi_dmul+0xa0>
   16456:	e087      	b.n	16568 <__aeabi_dmul+0x1b0>
   16458:	2300      	movs	r3, #0
   1645a:	469b      	mov	fp, r3
   1645c:	3302      	adds	r3, #2
   1645e:	2708      	movs	r7, #8
   16460:	9302      	str	r3, [sp, #8]
   16462:	e7ce      	b.n	16402 <__aeabi_dmul+0x4a>
   16464:	4642      	mov	r2, r8
   16466:	9201      	str	r2, [sp, #4]
   16468:	2802      	cmp	r0, #2
   1646a:	d067      	beq.n	1653c <__aeabi_dmul+0x184>
   1646c:	2803      	cmp	r0, #3
   1646e:	d100      	bne.n	16472 <__aeabi_dmul+0xba>
   16470:	e20e      	b.n	16890 <__aeabi_dmul+0x4d8>
   16472:	2801      	cmp	r0, #1
   16474:	d000      	beq.n	16478 <__aeabi_dmul+0xc0>
   16476:	e162      	b.n	1673e <__aeabi_dmul+0x386>
   16478:	2300      	movs	r3, #0
   1647a:	2400      	movs	r4, #0
   1647c:	2200      	movs	r2, #0
   1647e:	4699      	mov	r9, r3
   16480:	9901      	ldr	r1, [sp, #4]
   16482:	4001      	ands	r1, r0
   16484:	b2cd      	uxtb	r5, r1
   16486:	2100      	movs	r1, #0
   16488:	0312      	lsls	r2, r2, #12
   1648a:	0d0b      	lsrs	r3, r1, #20
   1648c:	0b12      	lsrs	r2, r2, #12
   1648e:	051b      	lsls	r3, r3, #20
   16490:	4313      	orrs	r3, r2
   16492:	4a43      	ldr	r2, [pc, #268]	; (165a0 <__aeabi_dmul+0x1e8>)
   16494:	0524      	lsls	r4, r4, #20
   16496:	4013      	ands	r3, r2
   16498:	431c      	orrs	r4, r3
   1649a:	0064      	lsls	r4, r4, #1
   1649c:	07ed      	lsls	r5, r5, #31
   1649e:	0864      	lsrs	r4, r4, #1
   164a0:	432c      	orrs	r4, r5
   164a2:	4648      	mov	r0, r9
   164a4:	0021      	movs	r1, r4
   164a6:	b007      	add	sp, #28
   164a8:	bc3c      	pop	{r2, r3, r4, r5}
   164aa:	4690      	mov	r8, r2
   164ac:	4699      	mov	r9, r3
   164ae:	46a2      	mov	sl, r4
   164b0:	46ab      	mov	fp, r5
   164b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   164b4:	4303      	orrs	r3, r0
   164b6:	4699      	mov	r9, r3
   164b8:	d04f      	beq.n	1655a <__aeabi_dmul+0x1a2>
   164ba:	465b      	mov	r3, fp
   164bc:	2b00      	cmp	r3, #0
   164be:	d100      	bne.n	164c2 <__aeabi_dmul+0x10a>
   164c0:	e189      	b.n	167d6 <__aeabi_dmul+0x41e>
   164c2:	4658      	mov	r0, fp
   164c4:	f000 fe98 	bl	171f8 <__clzsi2>
   164c8:	0003      	movs	r3, r0
   164ca:	3b0b      	subs	r3, #11
   164cc:	2b1c      	cmp	r3, #28
   164ce:	dd00      	ble.n	164d2 <__aeabi_dmul+0x11a>
   164d0:	e17a      	b.n	167c8 <__aeabi_dmul+0x410>
   164d2:	221d      	movs	r2, #29
   164d4:	1ad3      	subs	r3, r2, r3
   164d6:	003a      	movs	r2, r7
   164d8:	0001      	movs	r1, r0
   164da:	465c      	mov	r4, fp
   164dc:	40da      	lsrs	r2, r3
   164de:	3908      	subs	r1, #8
   164e0:	408c      	lsls	r4, r1
   164e2:	0013      	movs	r3, r2
   164e4:	408f      	lsls	r7, r1
   164e6:	4323      	orrs	r3, r4
   164e8:	469b      	mov	fp, r3
   164ea:	46b9      	mov	r9, r7
   164ec:	2300      	movs	r3, #0
   164ee:	4e2d      	ldr	r6, [pc, #180]	; (165a4 <__aeabi_dmul+0x1ec>)
   164f0:	2700      	movs	r7, #0
   164f2:	1a36      	subs	r6, r6, r0
   164f4:	9302      	str	r3, [sp, #8]
   164f6:	e784      	b.n	16402 <__aeabi_dmul+0x4a>
   164f8:	4653      	mov	r3, sl
   164fa:	4323      	orrs	r3, r4
   164fc:	d12a      	bne.n	16554 <__aeabi_dmul+0x19c>
   164fe:	2400      	movs	r4, #0
   16500:	2002      	movs	r0, #2
   16502:	e796      	b.n	16432 <__aeabi_dmul+0x7a>
   16504:	4653      	mov	r3, sl
   16506:	4323      	orrs	r3, r4
   16508:	d020      	beq.n	1654c <__aeabi_dmul+0x194>
   1650a:	2c00      	cmp	r4, #0
   1650c:	d100      	bne.n	16510 <__aeabi_dmul+0x158>
   1650e:	e157      	b.n	167c0 <__aeabi_dmul+0x408>
   16510:	0020      	movs	r0, r4
   16512:	f000 fe71 	bl	171f8 <__clzsi2>
   16516:	0003      	movs	r3, r0
   16518:	3b0b      	subs	r3, #11
   1651a:	2b1c      	cmp	r3, #28
   1651c:	dd00      	ble.n	16520 <__aeabi_dmul+0x168>
   1651e:	e149      	b.n	167b4 <__aeabi_dmul+0x3fc>
   16520:	211d      	movs	r1, #29
   16522:	1acb      	subs	r3, r1, r3
   16524:	4651      	mov	r1, sl
   16526:	0002      	movs	r2, r0
   16528:	40d9      	lsrs	r1, r3
   1652a:	4653      	mov	r3, sl
   1652c:	3a08      	subs	r2, #8
   1652e:	4094      	lsls	r4, r2
   16530:	4093      	lsls	r3, r2
   16532:	430c      	orrs	r4, r1
   16534:	4a1b      	ldr	r2, [pc, #108]	; (165a4 <__aeabi_dmul+0x1ec>)
   16536:	1a12      	subs	r2, r2, r0
   16538:	2000      	movs	r0, #0
   1653a:	e77a      	b.n	16432 <__aeabi_dmul+0x7a>
   1653c:	2501      	movs	r5, #1
   1653e:	9b01      	ldr	r3, [sp, #4]
   16540:	4c14      	ldr	r4, [pc, #80]	; (16594 <__aeabi_dmul+0x1dc>)
   16542:	401d      	ands	r5, r3
   16544:	2300      	movs	r3, #0
   16546:	2200      	movs	r2, #0
   16548:	4699      	mov	r9, r3
   1654a:	e79c      	b.n	16486 <__aeabi_dmul+0xce>
   1654c:	2400      	movs	r4, #0
   1654e:	2200      	movs	r2, #0
   16550:	2001      	movs	r0, #1
   16552:	e76e      	b.n	16432 <__aeabi_dmul+0x7a>
   16554:	4653      	mov	r3, sl
   16556:	2003      	movs	r0, #3
   16558:	e76b      	b.n	16432 <__aeabi_dmul+0x7a>
   1655a:	2300      	movs	r3, #0
   1655c:	469b      	mov	fp, r3
   1655e:	3301      	adds	r3, #1
   16560:	2704      	movs	r7, #4
   16562:	2600      	movs	r6, #0
   16564:	9302      	str	r3, [sp, #8]
   16566:	e74c      	b.n	16402 <__aeabi_dmul+0x4a>
   16568:	2303      	movs	r3, #3
   1656a:	4681      	mov	r9, r0
   1656c:	270c      	movs	r7, #12
   1656e:	9302      	str	r3, [sp, #8]
   16570:	e747      	b.n	16402 <__aeabi_dmul+0x4a>
   16572:	2280      	movs	r2, #128	; 0x80
   16574:	2300      	movs	r3, #0
   16576:	2500      	movs	r5, #0
   16578:	0312      	lsls	r2, r2, #12
   1657a:	4699      	mov	r9, r3
   1657c:	4c05      	ldr	r4, [pc, #20]	; (16594 <__aeabi_dmul+0x1dc>)
   1657e:	e782      	b.n	16486 <__aeabi_dmul+0xce>
   16580:	465c      	mov	r4, fp
   16582:	464b      	mov	r3, r9
   16584:	9802      	ldr	r0, [sp, #8]
   16586:	e76f      	b.n	16468 <__aeabi_dmul+0xb0>
   16588:	465c      	mov	r4, fp
   1658a:	464b      	mov	r3, r9
   1658c:	9501      	str	r5, [sp, #4]
   1658e:	9802      	ldr	r0, [sp, #8]
   16590:	e76a      	b.n	16468 <__aeabi_dmul+0xb0>
   16592:	46c0      	nop			; (mov r8, r8)
   16594:	000007ff 	.word	0x000007ff
   16598:	fffffc01 	.word	0xfffffc01
   1659c:	00017ca4 	.word	0x00017ca4
   165a0:	800fffff 	.word	0x800fffff
   165a4:	fffffc0d 	.word	0xfffffc0d
   165a8:	464a      	mov	r2, r9
   165aa:	4649      	mov	r1, r9
   165ac:	0c17      	lsrs	r7, r2, #16
   165ae:	0c1a      	lsrs	r2, r3, #16
   165b0:	041b      	lsls	r3, r3, #16
   165b2:	0c1b      	lsrs	r3, r3, #16
   165b4:	0408      	lsls	r0, r1, #16
   165b6:	0019      	movs	r1, r3
   165b8:	0c00      	lsrs	r0, r0, #16
   165ba:	4341      	muls	r1, r0
   165bc:	0015      	movs	r5, r2
   165be:	4688      	mov	r8, r1
   165c0:	0019      	movs	r1, r3
   165c2:	437d      	muls	r5, r7
   165c4:	4379      	muls	r1, r7
   165c6:	9503      	str	r5, [sp, #12]
   165c8:	4689      	mov	r9, r1
   165ca:	0029      	movs	r1, r5
   165cc:	0015      	movs	r5, r2
   165ce:	4345      	muls	r5, r0
   165d0:	444d      	add	r5, r9
   165d2:	9502      	str	r5, [sp, #8]
   165d4:	4645      	mov	r5, r8
   165d6:	0c2d      	lsrs	r5, r5, #16
   165d8:	46aa      	mov	sl, r5
   165da:	9d02      	ldr	r5, [sp, #8]
   165dc:	4455      	add	r5, sl
   165de:	45a9      	cmp	r9, r5
   165e0:	d906      	bls.n	165f0 <__aeabi_dmul+0x238>
   165e2:	468a      	mov	sl, r1
   165e4:	2180      	movs	r1, #128	; 0x80
   165e6:	0249      	lsls	r1, r1, #9
   165e8:	4689      	mov	r9, r1
   165ea:	44ca      	add	sl, r9
   165ec:	4651      	mov	r1, sl
   165ee:	9103      	str	r1, [sp, #12]
   165f0:	0c29      	lsrs	r1, r5, #16
   165f2:	9104      	str	r1, [sp, #16]
   165f4:	4641      	mov	r1, r8
   165f6:	0409      	lsls	r1, r1, #16
   165f8:	042d      	lsls	r5, r5, #16
   165fa:	0c09      	lsrs	r1, r1, #16
   165fc:	4688      	mov	r8, r1
   165fe:	0029      	movs	r1, r5
   16600:	0c25      	lsrs	r5, r4, #16
   16602:	0424      	lsls	r4, r4, #16
   16604:	4441      	add	r1, r8
   16606:	0c24      	lsrs	r4, r4, #16
   16608:	9105      	str	r1, [sp, #20]
   1660a:	0021      	movs	r1, r4
   1660c:	4341      	muls	r1, r0
   1660e:	4688      	mov	r8, r1
   16610:	0021      	movs	r1, r4
   16612:	4379      	muls	r1, r7
   16614:	468a      	mov	sl, r1
   16616:	4368      	muls	r0, r5
   16618:	4641      	mov	r1, r8
   1661a:	4450      	add	r0, sl
   1661c:	4681      	mov	r9, r0
   1661e:	0c08      	lsrs	r0, r1, #16
   16620:	4448      	add	r0, r9
   16622:	436f      	muls	r7, r5
   16624:	4582      	cmp	sl, r0
   16626:	d903      	bls.n	16630 <__aeabi_dmul+0x278>
   16628:	2180      	movs	r1, #128	; 0x80
   1662a:	0249      	lsls	r1, r1, #9
   1662c:	4689      	mov	r9, r1
   1662e:	444f      	add	r7, r9
   16630:	0c01      	lsrs	r1, r0, #16
   16632:	4689      	mov	r9, r1
   16634:	0039      	movs	r1, r7
   16636:	4449      	add	r1, r9
   16638:	9102      	str	r1, [sp, #8]
   1663a:	4641      	mov	r1, r8
   1663c:	040f      	lsls	r7, r1, #16
   1663e:	9904      	ldr	r1, [sp, #16]
   16640:	0c3f      	lsrs	r7, r7, #16
   16642:	4688      	mov	r8, r1
   16644:	0400      	lsls	r0, r0, #16
   16646:	19c0      	adds	r0, r0, r7
   16648:	4480      	add	r8, r0
   1664a:	4641      	mov	r1, r8
   1664c:	9104      	str	r1, [sp, #16]
   1664e:	4659      	mov	r1, fp
   16650:	0c0f      	lsrs	r7, r1, #16
   16652:	0409      	lsls	r1, r1, #16
   16654:	0c09      	lsrs	r1, r1, #16
   16656:	4688      	mov	r8, r1
   16658:	4359      	muls	r1, r3
   1665a:	468a      	mov	sl, r1
   1665c:	0039      	movs	r1, r7
   1665e:	4351      	muls	r1, r2
   16660:	4689      	mov	r9, r1
   16662:	4641      	mov	r1, r8
   16664:	434a      	muls	r2, r1
   16666:	4651      	mov	r1, sl
   16668:	0c09      	lsrs	r1, r1, #16
   1666a:	468b      	mov	fp, r1
   1666c:	437b      	muls	r3, r7
   1666e:	18d2      	adds	r2, r2, r3
   16670:	445a      	add	r2, fp
   16672:	4293      	cmp	r3, r2
   16674:	d903      	bls.n	1667e <__aeabi_dmul+0x2c6>
   16676:	2380      	movs	r3, #128	; 0x80
   16678:	025b      	lsls	r3, r3, #9
   1667a:	469b      	mov	fp, r3
   1667c:	44d9      	add	r9, fp
   1667e:	4651      	mov	r1, sl
   16680:	0409      	lsls	r1, r1, #16
   16682:	0c09      	lsrs	r1, r1, #16
   16684:	468a      	mov	sl, r1
   16686:	4641      	mov	r1, r8
   16688:	4361      	muls	r1, r4
   1668a:	437c      	muls	r4, r7
   1668c:	0c13      	lsrs	r3, r2, #16
   1668e:	0412      	lsls	r2, r2, #16
   16690:	444b      	add	r3, r9
   16692:	4452      	add	r2, sl
   16694:	46a1      	mov	r9, r4
   16696:	468a      	mov	sl, r1
   16698:	003c      	movs	r4, r7
   1669a:	4641      	mov	r1, r8
   1669c:	436c      	muls	r4, r5
   1669e:	434d      	muls	r5, r1
   166a0:	4651      	mov	r1, sl
   166a2:	444d      	add	r5, r9
   166a4:	0c0f      	lsrs	r7, r1, #16
   166a6:	197d      	adds	r5, r7, r5
   166a8:	45a9      	cmp	r9, r5
   166aa:	d903      	bls.n	166b4 <__aeabi_dmul+0x2fc>
   166ac:	2180      	movs	r1, #128	; 0x80
   166ae:	0249      	lsls	r1, r1, #9
   166b0:	4688      	mov	r8, r1
   166b2:	4444      	add	r4, r8
   166b4:	9f04      	ldr	r7, [sp, #16]
   166b6:	9903      	ldr	r1, [sp, #12]
   166b8:	46b8      	mov	r8, r7
   166ba:	4441      	add	r1, r8
   166bc:	468b      	mov	fp, r1
   166be:	4583      	cmp	fp, r0
   166c0:	4180      	sbcs	r0, r0
   166c2:	4241      	negs	r1, r0
   166c4:	4688      	mov	r8, r1
   166c6:	4651      	mov	r1, sl
   166c8:	0408      	lsls	r0, r1, #16
   166ca:	042f      	lsls	r7, r5, #16
   166cc:	0c00      	lsrs	r0, r0, #16
   166ce:	183f      	adds	r7, r7, r0
   166d0:	4658      	mov	r0, fp
   166d2:	9902      	ldr	r1, [sp, #8]
   166d4:	1810      	adds	r0, r2, r0
   166d6:	4689      	mov	r9, r1
   166d8:	4290      	cmp	r0, r2
   166da:	4192      	sbcs	r2, r2
   166dc:	444f      	add	r7, r9
   166de:	46ba      	mov	sl, r7
   166e0:	4252      	negs	r2, r2
   166e2:	4699      	mov	r9, r3
   166e4:	4693      	mov	fp, r2
   166e6:	44c2      	add	sl, r8
   166e8:	44d1      	add	r9, sl
   166ea:	44cb      	add	fp, r9
   166ec:	428f      	cmp	r7, r1
   166ee:	41bf      	sbcs	r7, r7
   166f0:	45c2      	cmp	sl, r8
   166f2:	4189      	sbcs	r1, r1
   166f4:	4599      	cmp	r9, r3
   166f6:	419b      	sbcs	r3, r3
   166f8:	4593      	cmp	fp, r2
   166fa:	4192      	sbcs	r2, r2
   166fc:	427f      	negs	r7, r7
   166fe:	4249      	negs	r1, r1
   16700:	0c2d      	lsrs	r5, r5, #16
   16702:	4252      	negs	r2, r2
   16704:	430f      	orrs	r7, r1
   16706:	425b      	negs	r3, r3
   16708:	4313      	orrs	r3, r2
   1670a:	197f      	adds	r7, r7, r5
   1670c:	18ff      	adds	r7, r7, r3
   1670e:	465b      	mov	r3, fp
   16710:	193c      	adds	r4, r7, r4
   16712:	0ddb      	lsrs	r3, r3, #23
   16714:	9a05      	ldr	r2, [sp, #20]
   16716:	0264      	lsls	r4, r4, #9
   16718:	431c      	orrs	r4, r3
   1671a:	0243      	lsls	r3, r0, #9
   1671c:	4313      	orrs	r3, r2
   1671e:	1e5d      	subs	r5, r3, #1
   16720:	41ab      	sbcs	r3, r5
   16722:	465a      	mov	r2, fp
   16724:	0dc0      	lsrs	r0, r0, #23
   16726:	4303      	orrs	r3, r0
   16728:	0252      	lsls	r2, r2, #9
   1672a:	4313      	orrs	r3, r2
   1672c:	01e2      	lsls	r2, r4, #7
   1672e:	d556      	bpl.n	167de <__aeabi_dmul+0x426>
   16730:	2001      	movs	r0, #1
   16732:	085a      	lsrs	r2, r3, #1
   16734:	4003      	ands	r3, r0
   16736:	4313      	orrs	r3, r2
   16738:	07e2      	lsls	r2, r4, #31
   1673a:	4313      	orrs	r3, r2
   1673c:	0864      	lsrs	r4, r4, #1
   1673e:	485a      	ldr	r0, [pc, #360]	; (168a8 <__aeabi_dmul+0x4f0>)
   16740:	4460      	add	r0, ip
   16742:	2800      	cmp	r0, #0
   16744:	dd4d      	ble.n	167e2 <__aeabi_dmul+0x42a>
   16746:	075a      	lsls	r2, r3, #29
   16748:	d009      	beq.n	1675e <__aeabi_dmul+0x3a6>
   1674a:	220f      	movs	r2, #15
   1674c:	401a      	ands	r2, r3
   1674e:	2a04      	cmp	r2, #4
   16750:	d005      	beq.n	1675e <__aeabi_dmul+0x3a6>
   16752:	1d1a      	adds	r2, r3, #4
   16754:	429a      	cmp	r2, r3
   16756:	419b      	sbcs	r3, r3
   16758:	425b      	negs	r3, r3
   1675a:	18e4      	adds	r4, r4, r3
   1675c:	0013      	movs	r3, r2
   1675e:	01e2      	lsls	r2, r4, #7
   16760:	d504      	bpl.n	1676c <__aeabi_dmul+0x3b4>
   16762:	2080      	movs	r0, #128	; 0x80
   16764:	4a51      	ldr	r2, [pc, #324]	; (168ac <__aeabi_dmul+0x4f4>)
   16766:	00c0      	lsls	r0, r0, #3
   16768:	4014      	ands	r4, r2
   1676a:	4460      	add	r0, ip
   1676c:	4a50      	ldr	r2, [pc, #320]	; (168b0 <__aeabi_dmul+0x4f8>)
   1676e:	4290      	cmp	r0, r2
   16770:	dd00      	ble.n	16774 <__aeabi_dmul+0x3bc>
   16772:	e6e3      	b.n	1653c <__aeabi_dmul+0x184>
   16774:	2501      	movs	r5, #1
   16776:	08db      	lsrs	r3, r3, #3
   16778:	0762      	lsls	r2, r4, #29
   1677a:	431a      	orrs	r2, r3
   1677c:	0264      	lsls	r4, r4, #9
   1677e:	9b01      	ldr	r3, [sp, #4]
   16780:	4691      	mov	r9, r2
   16782:	0b22      	lsrs	r2, r4, #12
   16784:	0544      	lsls	r4, r0, #21
   16786:	0d64      	lsrs	r4, r4, #21
   16788:	401d      	ands	r5, r3
   1678a:	e67c      	b.n	16486 <__aeabi_dmul+0xce>
   1678c:	2280      	movs	r2, #128	; 0x80
   1678e:	4659      	mov	r1, fp
   16790:	0312      	lsls	r2, r2, #12
   16792:	4211      	tst	r1, r2
   16794:	d008      	beq.n	167a8 <__aeabi_dmul+0x3f0>
   16796:	4214      	tst	r4, r2
   16798:	d106      	bne.n	167a8 <__aeabi_dmul+0x3f0>
   1679a:	4322      	orrs	r2, r4
   1679c:	0312      	lsls	r2, r2, #12
   1679e:	0b12      	lsrs	r2, r2, #12
   167a0:	4645      	mov	r5, r8
   167a2:	4699      	mov	r9, r3
   167a4:	4c43      	ldr	r4, [pc, #268]	; (168b4 <__aeabi_dmul+0x4fc>)
   167a6:	e66e      	b.n	16486 <__aeabi_dmul+0xce>
   167a8:	465b      	mov	r3, fp
   167aa:	431a      	orrs	r2, r3
   167ac:	0312      	lsls	r2, r2, #12
   167ae:	0b12      	lsrs	r2, r2, #12
   167b0:	4c40      	ldr	r4, [pc, #256]	; (168b4 <__aeabi_dmul+0x4fc>)
   167b2:	e668      	b.n	16486 <__aeabi_dmul+0xce>
   167b4:	0003      	movs	r3, r0
   167b6:	4654      	mov	r4, sl
   167b8:	3b28      	subs	r3, #40	; 0x28
   167ba:	409c      	lsls	r4, r3
   167bc:	2300      	movs	r3, #0
   167be:	e6b9      	b.n	16534 <__aeabi_dmul+0x17c>
   167c0:	f000 fd1a 	bl	171f8 <__clzsi2>
   167c4:	3020      	adds	r0, #32
   167c6:	e6a6      	b.n	16516 <__aeabi_dmul+0x15e>
   167c8:	0003      	movs	r3, r0
   167ca:	3b28      	subs	r3, #40	; 0x28
   167cc:	409f      	lsls	r7, r3
   167ce:	2300      	movs	r3, #0
   167d0:	46bb      	mov	fp, r7
   167d2:	4699      	mov	r9, r3
   167d4:	e68a      	b.n	164ec <__aeabi_dmul+0x134>
   167d6:	f000 fd0f 	bl	171f8 <__clzsi2>
   167da:	3020      	adds	r0, #32
   167dc:	e674      	b.n	164c8 <__aeabi_dmul+0x110>
   167de:	46b4      	mov	ip, r6
   167e0:	e7ad      	b.n	1673e <__aeabi_dmul+0x386>
   167e2:	2501      	movs	r5, #1
   167e4:	1a2a      	subs	r2, r5, r0
   167e6:	2a38      	cmp	r2, #56	; 0x38
   167e8:	dd06      	ble.n	167f8 <__aeabi_dmul+0x440>
   167ea:	9b01      	ldr	r3, [sp, #4]
   167ec:	2400      	movs	r4, #0
   167ee:	401d      	ands	r5, r3
   167f0:	2300      	movs	r3, #0
   167f2:	2200      	movs	r2, #0
   167f4:	4699      	mov	r9, r3
   167f6:	e646      	b.n	16486 <__aeabi_dmul+0xce>
   167f8:	2a1f      	cmp	r2, #31
   167fa:	dc21      	bgt.n	16840 <__aeabi_dmul+0x488>
   167fc:	2520      	movs	r5, #32
   167fe:	0020      	movs	r0, r4
   16800:	1aad      	subs	r5, r5, r2
   16802:	001e      	movs	r6, r3
   16804:	40ab      	lsls	r3, r5
   16806:	40a8      	lsls	r0, r5
   16808:	40d6      	lsrs	r6, r2
   1680a:	1e5d      	subs	r5, r3, #1
   1680c:	41ab      	sbcs	r3, r5
   1680e:	4330      	orrs	r0, r6
   16810:	4318      	orrs	r0, r3
   16812:	40d4      	lsrs	r4, r2
   16814:	0743      	lsls	r3, r0, #29
   16816:	d009      	beq.n	1682c <__aeabi_dmul+0x474>
   16818:	230f      	movs	r3, #15
   1681a:	4003      	ands	r3, r0
   1681c:	2b04      	cmp	r3, #4
   1681e:	d005      	beq.n	1682c <__aeabi_dmul+0x474>
   16820:	0003      	movs	r3, r0
   16822:	1d18      	adds	r0, r3, #4
   16824:	4298      	cmp	r0, r3
   16826:	419b      	sbcs	r3, r3
   16828:	425b      	negs	r3, r3
   1682a:	18e4      	adds	r4, r4, r3
   1682c:	0223      	lsls	r3, r4, #8
   1682e:	d521      	bpl.n	16874 <__aeabi_dmul+0x4bc>
   16830:	2501      	movs	r5, #1
   16832:	9b01      	ldr	r3, [sp, #4]
   16834:	2401      	movs	r4, #1
   16836:	401d      	ands	r5, r3
   16838:	2300      	movs	r3, #0
   1683a:	2200      	movs	r2, #0
   1683c:	4699      	mov	r9, r3
   1683e:	e622      	b.n	16486 <__aeabi_dmul+0xce>
   16840:	251f      	movs	r5, #31
   16842:	0021      	movs	r1, r4
   16844:	426d      	negs	r5, r5
   16846:	1a28      	subs	r0, r5, r0
   16848:	40c1      	lsrs	r1, r0
   1684a:	0008      	movs	r0, r1
   1684c:	2a20      	cmp	r2, #32
   1684e:	d01d      	beq.n	1688c <__aeabi_dmul+0x4d4>
   16850:	355f      	adds	r5, #95	; 0x5f
   16852:	1aaa      	subs	r2, r5, r2
   16854:	4094      	lsls	r4, r2
   16856:	4323      	orrs	r3, r4
   16858:	1e5c      	subs	r4, r3, #1
   1685a:	41a3      	sbcs	r3, r4
   1685c:	2507      	movs	r5, #7
   1685e:	4303      	orrs	r3, r0
   16860:	401d      	ands	r5, r3
   16862:	2200      	movs	r2, #0
   16864:	2d00      	cmp	r5, #0
   16866:	d009      	beq.n	1687c <__aeabi_dmul+0x4c4>
   16868:	220f      	movs	r2, #15
   1686a:	2400      	movs	r4, #0
   1686c:	401a      	ands	r2, r3
   1686e:	0018      	movs	r0, r3
   16870:	2a04      	cmp	r2, #4
   16872:	d1d6      	bne.n	16822 <__aeabi_dmul+0x46a>
   16874:	0003      	movs	r3, r0
   16876:	0765      	lsls	r5, r4, #29
   16878:	0264      	lsls	r4, r4, #9
   1687a:	0b22      	lsrs	r2, r4, #12
   1687c:	08db      	lsrs	r3, r3, #3
   1687e:	432b      	orrs	r3, r5
   16880:	2501      	movs	r5, #1
   16882:	4699      	mov	r9, r3
   16884:	9b01      	ldr	r3, [sp, #4]
   16886:	2400      	movs	r4, #0
   16888:	401d      	ands	r5, r3
   1688a:	e5fc      	b.n	16486 <__aeabi_dmul+0xce>
   1688c:	2400      	movs	r4, #0
   1688e:	e7e2      	b.n	16856 <__aeabi_dmul+0x49e>
   16890:	2280      	movs	r2, #128	; 0x80
   16892:	2501      	movs	r5, #1
   16894:	0312      	lsls	r2, r2, #12
   16896:	4322      	orrs	r2, r4
   16898:	9901      	ldr	r1, [sp, #4]
   1689a:	0312      	lsls	r2, r2, #12
   1689c:	0b12      	lsrs	r2, r2, #12
   1689e:	400d      	ands	r5, r1
   168a0:	4699      	mov	r9, r3
   168a2:	4c04      	ldr	r4, [pc, #16]	; (168b4 <__aeabi_dmul+0x4fc>)
   168a4:	e5ef      	b.n	16486 <__aeabi_dmul+0xce>
   168a6:	46c0      	nop			; (mov r8, r8)
   168a8:	000003ff 	.word	0x000003ff
   168ac:	feffffff 	.word	0xfeffffff
   168b0:	000007fe 	.word	0x000007fe
   168b4:	000007ff 	.word	0x000007ff

000168b8 <__aeabi_dsub>:
   168b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   168ba:	4646      	mov	r6, r8
   168bc:	46d6      	mov	lr, sl
   168be:	464f      	mov	r7, r9
   168c0:	030c      	lsls	r4, r1, #12
   168c2:	b5c0      	push	{r6, r7, lr}
   168c4:	0fcd      	lsrs	r5, r1, #31
   168c6:	004e      	lsls	r6, r1, #1
   168c8:	0a61      	lsrs	r1, r4, #9
   168ca:	0f44      	lsrs	r4, r0, #29
   168cc:	430c      	orrs	r4, r1
   168ce:	00c1      	lsls	r1, r0, #3
   168d0:	0058      	lsls	r0, r3, #1
   168d2:	0d40      	lsrs	r0, r0, #21
   168d4:	4684      	mov	ip, r0
   168d6:	468a      	mov	sl, r1
   168d8:	000f      	movs	r7, r1
   168da:	0319      	lsls	r1, r3, #12
   168dc:	0f50      	lsrs	r0, r2, #29
   168de:	0a49      	lsrs	r1, r1, #9
   168e0:	4301      	orrs	r1, r0
   168e2:	48c6      	ldr	r0, [pc, #792]	; (16bfc <__aeabi_dsub+0x344>)
   168e4:	0d76      	lsrs	r6, r6, #21
   168e6:	46a8      	mov	r8, r5
   168e8:	0fdb      	lsrs	r3, r3, #31
   168ea:	00d2      	lsls	r2, r2, #3
   168ec:	4584      	cmp	ip, r0
   168ee:	d100      	bne.n	168f2 <__aeabi_dsub+0x3a>
   168f0:	e0d8      	b.n	16aa4 <__aeabi_dsub+0x1ec>
   168f2:	2001      	movs	r0, #1
   168f4:	4043      	eors	r3, r0
   168f6:	42ab      	cmp	r3, r5
   168f8:	d100      	bne.n	168fc <__aeabi_dsub+0x44>
   168fa:	e0a6      	b.n	16a4a <__aeabi_dsub+0x192>
   168fc:	4660      	mov	r0, ip
   168fe:	1a35      	subs	r5, r6, r0
   16900:	2d00      	cmp	r5, #0
   16902:	dc00      	bgt.n	16906 <__aeabi_dsub+0x4e>
   16904:	e105      	b.n	16b12 <__aeabi_dsub+0x25a>
   16906:	2800      	cmp	r0, #0
   16908:	d110      	bne.n	1692c <__aeabi_dsub+0x74>
   1690a:	000b      	movs	r3, r1
   1690c:	4313      	orrs	r3, r2
   1690e:	d100      	bne.n	16912 <__aeabi_dsub+0x5a>
   16910:	e0d7      	b.n	16ac2 <__aeabi_dsub+0x20a>
   16912:	1e6b      	subs	r3, r5, #1
   16914:	2b00      	cmp	r3, #0
   16916:	d000      	beq.n	1691a <__aeabi_dsub+0x62>
   16918:	e14b      	b.n	16bb2 <__aeabi_dsub+0x2fa>
   1691a:	4653      	mov	r3, sl
   1691c:	1a9f      	subs	r7, r3, r2
   1691e:	45ba      	cmp	sl, r7
   16920:	4180      	sbcs	r0, r0
   16922:	1a64      	subs	r4, r4, r1
   16924:	4240      	negs	r0, r0
   16926:	1a24      	subs	r4, r4, r0
   16928:	2601      	movs	r6, #1
   1692a:	e01e      	b.n	1696a <__aeabi_dsub+0xb2>
   1692c:	4bb3      	ldr	r3, [pc, #716]	; (16bfc <__aeabi_dsub+0x344>)
   1692e:	429e      	cmp	r6, r3
   16930:	d048      	beq.n	169c4 <__aeabi_dsub+0x10c>
   16932:	2380      	movs	r3, #128	; 0x80
   16934:	041b      	lsls	r3, r3, #16
   16936:	4319      	orrs	r1, r3
   16938:	2d38      	cmp	r5, #56	; 0x38
   1693a:	dd00      	ble.n	1693e <__aeabi_dsub+0x86>
   1693c:	e119      	b.n	16b72 <__aeabi_dsub+0x2ba>
   1693e:	2d1f      	cmp	r5, #31
   16940:	dd00      	ble.n	16944 <__aeabi_dsub+0x8c>
   16942:	e14c      	b.n	16bde <__aeabi_dsub+0x326>
   16944:	2320      	movs	r3, #32
   16946:	000f      	movs	r7, r1
   16948:	1b5b      	subs	r3, r3, r5
   1694a:	0010      	movs	r0, r2
   1694c:	409a      	lsls	r2, r3
   1694e:	409f      	lsls	r7, r3
   16950:	40e8      	lsrs	r0, r5
   16952:	1e53      	subs	r3, r2, #1
   16954:	419a      	sbcs	r2, r3
   16956:	40e9      	lsrs	r1, r5
   16958:	4307      	orrs	r7, r0
   1695a:	4317      	orrs	r7, r2
   1695c:	4653      	mov	r3, sl
   1695e:	1bdf      	subs	r7, r3, r7
   16960:	1a61      	subs	r1, r4, r1
   16962:	45ba      	cmp	sl, r7
   16964:	41a4      	sbcs	r4, r4
   16966:	4264      	negs	r4, r4
   16968:	1b0c      	subs	r4, r1, r4
   1696a:	0223      	lsls	r3, r4, #8
   1696c:	d400      	bmi.n	16970 <__aeabi_dsub+0xb8>
   1696e:	e0c5      	b.n	16afc <__aeabi_dsub+0x244>
   16970:	0264      	lsls	r4, r4, #9
   16972:	0a65      	lsrs	r5, r4, #9
   16974:	2d00      	cmp	r5, #0
   16976:	d100      	bne.n	1697a <__aeabi_dsub+0xc2>
   16978:	e0f6      	b.n	16b68 <__aeabi_dsub+0x2b0>
   1697a:	0028      	movs	r0, r5
   1697c:	f000 fc3c 	bl	171f8 <__clzsi2>
   16980:	0003      	movs	r3, r0
   16982:	3b08      	subs	r3, #8
   16984:	2b1f      	cmp	r3, #31
   16986:	dd00      	ble.n	1698a <__aeabi_dsub+0xd2>
   16988:	e0e9      	b.n	16b5e <__aeabi_dsub+0x2a6>
   1698a:	2220      	movs	r2, #32
   1698c:	003c      	movs	r4, r7
   1698e:	1ad2      	subs	r2, r2, r3
   16990:	409d      	lsls	r5, r3
   16992:	40d4      	lsrs	r4, r2
   16994:	409f      	lsls	r7, r3
   16996:	4325      	orrs	r5, r4
   16998:	429e      	cmp	r6, r3
   1699a:	dd00      	ble.n	1699e <__aeabi_dsub+0xe6>
   1699c:	e0db      	b.n	16b56 <__aeabi_dsub+0x29e>
   1699e:	1b9e      	subs	r6, r3, r6
   169a0:	1c73      	adds	r3, r6, #1
   169a2:	2b1f      	cmp	r3, #31
   169a4:	dd00      	ble.n	169a8 <__aeabi_dsub+0xf0>
   169a6:	e10a      	b.n	16bbe <__aeabi_dsub+0x306>
   169a8:	2220      	movs	r2, #32
   169aa:	0038      	movs	r0, r7
   169ac:	1ad2      	subs	r2, r2, r3
   169ae:	0029      	movs	r1, r5
   169b0:	4097      	lsls	r7, r2
   169b2:	002c      	movs	r4, r5
   169b4:	4091      	lsls	r1, r2
   169b6:	40d8      	lsrs	r0, r3
   169b8:	1e7a      	subs	r2, r7, #1
   169ba:	4197      	sbcs	r7, r2
   169bc:	40dc      	lsrs	r4, r3
   169be:	2600      	movs	r6, #0
   169c0:	4301      	orrs	r1, r0
   169c2:	430f      	orrs	r7, r1
   169c4:	077b      	lsls	r3, r7, #29
   169c6:	d009      	beq.n	169dc <__aeabi_dsub+0x124>
   169c8:	230f      	movs	r3, #15
   169ca:	403b      	ands	r3, r7
   169cc:	2b04      	cmp	r3, #4
   169ce:	d005      	beq.n	169dc <__aeabi_dsub+0x124>
   169d0:	1d3b      	adds	r3, r7, #4
   169d2:	42bb      	cmp	r3, r7
   169d4:	41bf      	sbcs	r7, r7
   169d6:	427f      	negs	r7, r7
   169d8:	19e4      	adds	r4, r4, r7
   169da:	001f      	movs	r7, r3
   169dc:	0223      	lsls	r3, r4, #8
   169de:	d525      	bpl.n	16a2c <__aeabi_dsub+0x174>
   169e0:	4b86      	ldr	r3, [pc, #536]	; (16bfc <__aeabi_dsub+0x344>)
   169e2:	3601      	adds	r6, #1
   169e4:	429e      	cmp	r6, r3
   169e6:	d100      	bne.n	169ea <__aeabi_dsub+0x132>
   169e8:	e0af      	b.n	16b4a <__aeabi_dsub+0x292>
   169ea:	4b85      	ldr	r3, [pc, #532]	; (16c00 <__aeabi_dsub+0x348>)
   169ec:	2501      	movs	r5, #1
   169ee:	401c      	ands	r4, r3
   169f0:	4643      	mov	r3, r8
   169f2:	0762      	lsls	r2, r4, #29
   169f4:	08ff      	lsrs	r7, r7, #3
   169f6:	0264      	lsls	r4, r4, #9
   169f8:	0576      	lsls	r6, r6, #21
   169fa:	4317      	orrs	r7, r2
   169fc:	0b24      	lsrs	r4, r4, #12
   169fe:	0d76      	lsrs	r6, r6, #21
   16a00:	401d      	ands	r5, r3
   16a02:	2100      	movs	r1, #0
   16a04:	0324      	lsls	r4, r4, #12
   16a06:	0b23      	lsrs	r3, r4, #12
   16a08:	0d0c      	lsrs	r4, r1, #20
   16a0a:	4a7e      	ldr	r2, [pc, #504]	; (16c04 <__aeabi_dsub+0x34c>)
   16a0c:	0524      	lsls	r4, r4, #20
   16a0e:	431c      	orrs	r4, r3
   16a10:	4014      	ands	r4, r2
   16a12:	0533      	lsls	r3, r6, #20
   16a14:	4323      	orrs	r3, r4
   16a16:	005b      	lsls	r3, r3, #1
   16a18:	07ed      	lsls	r5, r5, #31
   16a1a:	085b      	lsrs	r3, r3, #1
   16a1c:	432b      	orrs	r3, r5
   16a1e:	0038      	movs	r0, r7
   16a20:	0019      	movs	r1, r3
   16a22:	bc1c      	pop	{r2, r3, r4}
   16a24:	4690      	mov	r8, r2
   16a26:	4699      	mov	r9, r3
   16a28:	46a2      	mov	sl, r4
   16a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16a2c:	2501      	movs	r5, #1
   16a2e:	4643      	mov	r3, r8
   16a30:	0762      	lsls	r2, r4, #29
   16a32:	08ff      	lsrs	r7, r7, #3
   16a34:	4317      	orrs	r7, r2
   16a36:	08e4      	lsrs	r4, r4, #3
   16a38:	401d      	ands	r5, r3
   16a3a:	4b70      	ldr	r3, [pc, #448]	; (16bfc <__aeabi_dsub+0x344>)
   16a3c:	429e      	cmp	r6, r3
   16a3e:	d036      	beq.n	16aae <__aeabi_dsub+0x1f6>
   16a40:	0324      	lsls	r4, r4, #12
   16a42:	0576      	lsls	r6, r6, #21
   16a44:	0b24      	lsrs	r4, r4, #12
   16a46:	0d76      	lsrs	r6, r6, #21
   16a48:	e7db      	b.n	16a02 <__aeabi_dsub+0x14a>
   16a4a:	4663      	mov	r3, ip
   16a4c:	1af3      	subs	r3, r6, r3
   16a4e:	2b00      	cmp	r3, #0
   16a50:	dc00      	bgt.n	16a54 <__aeabi_dsub+0x19c>
   16a52:	e094      	b.n	16b7e <__aeabi_dsub+0x2c6>
   16a54:	4660      	mov	r0, ip
   16a56:	2800      	cmp	r0, #0
   16a58:	d035      	beq.n	16ac6 <__aeabi_dsub+0x20e>
   16a5a:	4868      	ldr	r0, [pc, #416]	; (16bfc <__aeabi_dsub+0x344>)
   16a5c:	4286      	cmp	r6, r0
   16a5e:	d0b1      	beq.n	169c4 <__aeabi_dsub+0x10c>
   16a60:	2780      	movs	r7, #128	; 0x80
   16a62:	043f      	lsls	r7, r7, #16
   16a64:	4339      	orrs	r1, r7
   16a66:	2b38      	cmp	r3, #56	; 0x38
   16a68:	dc00      	bgt.n	16a6c <__aeabi_dsub+0x1b4>
   16a6a:	e0fd      	b.n	16c68 <__aeabi_dsub+0x3b0>
   16a6c:	430a      	orrs	r2, r1
   16a6e:	0017      	movs	r7, r2
   16a70:	2100      	movs	r1, #0
   16a72:	1e7a      	subs	r2, r7, #1
   16a74:	4197      	sbcs	r7, r2
   16a76:	4457      	add	r7, sl
   16a78:	4557      	cmp	r7, sl
   16a7a:	4180      	sbcs	r0, r0
   16a7c:	1909      	adds	r1, r1, r4
   16a7e:	4244      	negs	r4, r0
   16a80:	190c      	adds	r4, r1, r4
   16a82:	0223      	lsls	r3, r4, #8
   16a84:	d53a      	bpl.n	16afc <__aeabi_dsub+0x244>
   16a86:	4b5d      	ldr	r3, [pc, #372]	; (16bfc <__aeabi_dsub+0x344>)
   16a88:	3601      	adds	r6, #1
   16a8a:	429e      	cmp	r6, r3
   16a8c:	d100      	bne.n	16a90 <__aeabi_dsub+0x1d8>
   16a8e:	e14b      	b.n	16d28 <__aeabi_dsub+0x470>
   16a90:	2201      	movs	r2, #1
   16a92:	4b5b      	ldr	r3, [pc, #364]	; (16c00 <__aeabi_dsub+0x348>)
   16a94:	401c      	ands	r4, r3
   16a96:	087b      	lsrs	r3, r7, #1
   16a98:	4017      	ands	r7, r2
   16a9a:	431f      	orrs	r7, r3
   16a9c:	07e2      	lsls	r2, r4, #31
   16a9e:	4317      	orrs	r7, r2
   16aa0:	0864      	lsrs	r4, r4, #1
   16aa2:	e78f      	b.n	169c4 <__aeabi_dsub+0x10c>
   16aa4:	0008      	movs	r0, r1
   16aa6:	4310      	orrs	r0, r2
   16aa8:	d000      	beq.n	16aac <__aeabi_dsub+0x1f4>
   16aaa:	e724      	b.n	168f6 <__aeabi_dsub+0x3e>
   16aac:	e721      	b.n	168f2 <__aeabi_dsub+0x3a>
   16aae:	0023      	movs	r3, r4
   16ab0:	433b      	orrs	r3, r7
   16ab2:	d100      	bne.n	16ab6 <__aeabi_dsub+0x1fe>
   16ab4:	e1b9      	b.n	16e2a <__aeabi_dsub+0x572>
   16ab6:	2280      	movs	r2, #128	; 0x80
   16ab8:	0312      	lsls	r2, r2, #12
   16aba:	4314      	orrs	r4, r2
   16abc:	0324      	lsls	r4, r4, #12
   16abe:	0b24      	lsrs	r4, r4, #12
   16ac0:	e79f      	b.n	16a02 <__aeabi_dsub+0x14a>
   16ac2:	002e      	movs	r6, r5
   16ac4:	e77e      	b.n	169c4 <__aeabi_dsub+0x10c>
   16ac6:	0008      	movs	r0, r1
   16ac8:	4310      	orrs	r0, r2
   16aca:	d100      	bne.n	16ace <__aeabi_dsub+0x216>
   16acc:	e0ca      	b.n	16c64 <__aeabi_dsub+0x3ac>
   16ace:	1e58      	subs	r0, r3, #1
   16ad0:	4684      	mov	ip, r0
   16ad2:	2800      	cmp	r0, #0
   16ad4:	d000      	beq.n	16ad8 <__aeabi_dsub+0x220>
   16ad6:	e0e7      	b.n	16ca8 <__aeabi_dsub+0x3f0>
   16ad8:	4452      	add	r2, sl
   16ada:	4552      	cmp	r2, sl
   16adc:	4180      	sbcs	r0, r0
   16ade:	1864      	adds	r4, r4, r1
   16ae0:	4240      	negs	r0, r0
   16ae2:	1824      	adds	r4, r4, r0
   16ae4:	0017      	movs	r7, r2
   16ae6:	2601      	movs	r6, #1
   16ae8:	0223      	lsls	r3, r4, #8
   16aea:	d507      	bpl.n	16afc <__aeabi_dsub+0x244>
   16aec:	2602      	movs	r6, #2
   16aee:	e7cf      	b.n	16a90 <__aeabi_dsub+0x1d8>
   16af0:	4664      	mov	r4, ip
   16af2:	432c      	orrs	r4, r5
   16af4:	d100      	bne.n	16af8 <__aeabi_dsub+0x240>
   16af6:	e1b3      	b.n	16e60 <__aeabi_dsub+0x5a8>
   16af8:	002c      	movs	r4, r5
   16afa:	4667      	mov	r7, ip
   16afc:	077b      	lsls	r3, r7, #29
   16afe:	d000      	beq.n	16b02 <__aeabi_dsub+0x24a>
   16b00:	e762      	b.n	169c8 <__aeabi_dsub+0x110>
   16b02:	0763      	lsls	r3, r4, #29
   16b04:	08ff      	lsrs	r7, r7, #3
   16b06:	431f      	orrs	r7, r3
   16b08:	2501      	movs	r5, #1
   16b0a:	4643      	mov	r3, r8
   16b0c:	08e4      	lsrs	r4, r4, #3
   16b0e:	401d      	ands	r5, r3
   16b10:	e793      	b.n	16a3a <__aeabi_dsub+0x182>
   16b12:	2d00      	cmp	r5, #0
   16b14:	d178      	bne.n	16c08 <__aeabi_dsub+0x350>
   16b16:	1c75      	adds	r5, r6, #1
   16b18:	056d      	lsls	r5, r5, #21
   16b1a:	0d6d      	lsrs	r5, r5, #21
   16b1c:	2d01      	cmp	r5, #1
   16b1e:	dc00      	bgt.n	16b22 <__aeabi_dsub+0x26a>
   16b20:	e0f2      	b.n	16d08 <__aeabi_dsub+0x450>
   16b22:	4650      	mov	r0, sl
   16b24:	1a80      	subs	r0, r0, r2
   16b26:	4582      	cmp	sl, r0
   16b28:	41bf      	sbcs	r7, r7
   16b2a:	1a65      	subs	r5, r4, r1
   16b2c:	427f      	negs	r7, r7
   16b2e:	1bed      	subs	r5, r5, r7
   16b30:	4684      	mov	ip, r0
   16b32:	0228      	lsls	r0, r5, #8
   16b34:	d400      	bmi.n	16b38 <__aeabi_dsub+0x280>
   16b36:	e08c      	b.n	16c52 <__aeabi_dsub+0x39a>
   16b38:	4650      	mov	r0, sl
   16b3a:	1a17      	subs	r7, r2, r0
   16b3c:	42ba      	cmp	r2, r7
   16b3e:	4192      	sbcs	r2, r2
   16b40:	1b0c      	subs	r4, r1, r4
   16b42:	4255      	negs	r5, r2
   16b44:	1b65      	subs	r5, r4, r5
   16b46:	4698      	mov	r8, r3
   16b48:	e714      	b.n	16974 <__aeabi_dsub+0xbc>
   16b4a:	2501      	movs	r5, #1
   16b4c:	4643      	mov	r3, r8
   16b4e:	2400      	movs	r4, #0
   16b50:	401d      	ands	r5, r3
   16b52:	2700      	movs	r7, #0
   16b54:	e755      	b.n	16a02 <__aeabi_dsub+0x14a>
   16b56:	4c2a      	ldr	r4, [pc, #168]	; (16c00 <__aeabi_dsub+0x348>)
   16b58:	1af6      	subs	r6, r6, r3
   16b5a:	402c      	ands	r4, r5
   16b5c:	e732      	b.n	169c4 <__aeabi_dsub+0x10c>
   16b5e:	003d      	movs	r5, r7
   16b60:	3828      	subs	r0, #40	; 0x28
   16b62:	4085      	lsls	r5, r0
   16b64:	2700      	movs	r7, #0
   16b66:	e717      	b.n	16998 <__aeabi_dsub+0xe0>
   16b68:	0038      	movs	r0, r7
   16b6a:	f000 fb45 	bl	171f8 <__clzsi2>
   16b6e:	3020      	adds	r0, #32
   16b70:	e706      	b.n	16980 <__aeabi_dsub+0xc8>
   16b72:	430a      	orrs	r2, r1
   16b74:	0017      	movs	r7, r2
   16b76:	2100      	movs	r1, #0
   16b78:	1e7a      	subs	r2, r7, #1
   16b7a:	4197      	sbcs	r7, r2
   16b7c:	e6ee      	b.n	1695c <__aeabi_dsub+0xa4>
   16b7e:	2b00      	cmp	r3, #0
   16b80:	d000      	beq.n	16b84 <__aeabi_dsub+0x2cc>
   16b82:	e0e5      	b.n	16d50 <__aeabi_dsub+0x498>
   16b84:	1c73      	adds	r3, r6, #1
   16b86:	469c      	mov	ip, r3
   16b88:	055b      	lsls	r3, r3, #21
   16b8a:	0d5b      	lsrs	r3, r3, #21
   16b8c:	2b01      	cmp	r3, #1
   16b8e:	dc00      	bgt.n	16b92 <__aeabi_dsub+0x2da>
   16b90:	e09f      	b.n	16cd2 <__aeabi_dsub+0x41a>
   16b92:	4b1a      	ldr	r3, [pc, #104]	; (16bfc <__aeabi_dsub+0x344>)
   16b94:	459c      	cmp	ip, r3
   16b96:	d100      	bne.n	16b9a <__aeabi_dsub+0x2e2>
   16b98:	e0c5      	b.n	16d26 <__aeabi_dsub+0x46e>
   16b9a:	4452      	add	r2, sl
   16b9c:	4552      	cmp	r2, sl
   16b9e:	4180      	sbcs	r0, r0
   16ba0:	1864      	adds	r4, r4, r1
   16ba2:	4240      	negs	r0, r0
   16ba4:	1824      	adds	r4, r4, r0
   16ba6:	07e7      	lsls	r7, r4, #31
   16ba8:	0852      	lsrs	r2, r2, #1
   16baa:	4317      	orrs	r7, r2
   16bac:	0864      	lsrs	r4, r4, #1
   16bae:	4666      	mov	r6, ip
   16bb0:	e708      	b.n	169c4 <__aeabi_dsub+0x10c>
   16bb2:	4812      	ldr	r0, [pc, #72]	; (16bfc <__aeabi_dsub+0x344>)
   16bb4:	4285      	cmp	r5, r0
   16bb6:	d100      	bne.n	16bba <__aeabi_dsub+0x302>
   16bb8:	e085      	b.n	16cc6 <__aeabi_dsub+0x40e>
   16bba:	001d      	movs	r5, r3
   16bbc:	e6bc      	b.n	16938 <__aeabi_dsub+0x80>
   16bbe:	0029      	movs	r1, r5
   16bc0:	3e1f      	subs	r6, #31
   16bc2:	40f1      	lsrs	r1, r6
   16bc4:	2b20      	cmp	r3, #32
   16bc6:	d100      	bne.n	16bca <__aeabi_dsub+0x312>
   16bc8:	e07f      	b.n	16cca <__aeabi_dsub+0x412>
   16bca:	2240      	movs	r2, #64	; 0x40
   16bcc:	1ad3      	subs	r3, r2, r3
   16bce:	409d      	lsls	r5, r3
   16bd0:	432f      	orrs	r7, r5
   16bd2:	1e7d      	subs	r5, r7, #1
   16bd4:	41af      	sbcs	r7, r5
   16bd6:	2400      	movs	r4, #0
   16bd8:	430f      	orrs	r7, r1
   16bda:	2600      	movs	r6, #0
   16bdc:	e78e      	b.n	16afc <__aeabi_dsub+0x244>
   16bde:	002b      	movs	r3, r5
   16be0:	000f      	movs	r7, r1
   16be2:	3b20      	subs	r3, #32
   16be4:	40df      	lsrs	r7, r3
   16be6:	2d20      	cmp	r5, #32
   16be8:	d071      	beq.n	16cce <__aeabi_dsub+0x416>
   16bea:	2340      	movs	r3, #64	; 0x40
   16bec:	1b5d      	subs	r5, r3, r5
   16bee:	40a9      	lsls	r1, r5
   16bf0:	430a      	orrs	r2, r1
   16bf2:	1e51      	subs	r1, r2, #1
   16bf4:	418a      	sbcs	r2, r1
   16bf6:	2100      	movs	r1, #0
   16bf8:	4317      	orrs	r7, r2
   16bfa:	e6af      	b.n	1695c <__aeabi_dsub+0xa4>
   16bfc:	000007ff 	.word	0x000007ff
   16c00:	ff7fffff 	.word	0xff7fffff
   16c04:	800fffff 	.word	0x800fffff
   16c08:	2e00      	cmp	r6, #0
   16c0a:	d03e      	beq.n	16c8a <__aeabi_dsub+0x3d2>
   16c0c:	4eb3      	ldr	r6, [pc, #716]	; (16edc <__aeabi_dsub+0x624>)
   16c0e:	45b4      	cmp	ip, r6
   16c10:	d045      	beq.n	16c9e <__aeabi_dsub+0x3e6>
   16c12:	2680      	movs	r6, #128	; 0x80
   16c14:	0436      	lsls	r6, r6, #16
   16c16:	426d      	negs	r5, r5
   16c18:	4334      	orrs	r4, r6
   16c1a:	2d38      	cmp	r5, #56	; 0x38
   16c1c:	dd00      	ble.n	16c20 <__aeabi_dsub+0x368>
   16c1e:	e0a8      	b.n	16d72 <__aeabi_dsub+0x4ba>
   16c20:	2d1f      	cmp	r5, #31
   16c22:	dd00      	ble.n	16c26 <__aeabi_dsub+0x36e>
   16c24:	e11f      	b.n	16e66 <__aeabi_dsub+0x5ae>
   16c26:	2620      	movs	r6, #32
   16c28:	0027      	movs	r7, r4
   16c2a:	4650      	mov	r0, sl
   16c2c:	1b76      	subs	r6, r6, r5
   16c2e:	40b7      	lsls	r7, r6
   16c30:	40e8      	lsrs	r0, r5
   16c32:	4307      	orrs	r7, r0
   16c34:	4650      	mov	r0, sl
   16c36:	40b0      	lsls	r0, r6
   16c38:	1e46      	subs	r6, r0, #1
   16c3a:	41b0      	sbcs	r0, r6
   16c3c:	40ec      	lsrs	r4, r5
   16c3e:	4338      	orrs	r0, r7
   16c40:	1a17      	subs	r7, r2, r0
   16c42:	42ba      	cmp	r2, r7
   16c44:	4192      	sbcs	r2, r2
   16c46:	1b0c      	subs	r4, r1, r4
   16c48:	4252      	negs	r2, r2
   16c4a:	1aa4      	subs	r4, r4, r2
   16c4c:	4666      	mov	r6, ip
   16c4e:	4698      	mov	r8, r3
   16c50:	e68b      	b.n	1696a <__aeabi_dsub+0xb2>
   16c52:	4664      	mov	r4, ip
   16c54:	4667      	mov	r7, ip
   16c56:	432c      	orrs	r4, r5
   16c58:	d000      	beq.n	16c5c <__aeabi_dsub+0x3a4>
   16c5a:	e68b      	b.n	16974 <__aeabi_dsub+0xbc>
   16c5c:	2500      	movs	r5, #0
   16c5e:	2600      	movs	r6, #0
   16c60:	2700      	movs	r7, #0
   16c62:	e6ea      	b.n	16a3a <__aeabi_dsub+0x182>
   16c64:	001e      	movs	r6, r3
   16c66:	e6ad      	b.n	169c4 <__aeabi_dsub+0x10c>
   16c68:	2b1f      	cmp	r3, #31
   16c6a:	dc60      	bgt.n	16d2e <__aeabi_dsub+0x476>
   16c6c:	2720      	movs	r7, #32
   16c6e:	1af8      	subs	r0, r7, r3
   16c70:	000f      	movs	r7, r1
   16c72:	4684      	mov	ip, r0
   16c74:	4087      	lsls	r7, r0
   16c76:	0010      	movs	r0, r2
   16c78:	40d8      	lsrs	r0, r3
   16c7a:	4307      	orrs	r7, r0
   16c7c:	4660      	mov	r0, ip
   16c7e:	4082      	lsls	r2, r0
   16c80:	1e50      	subs	r0, r2, #1
   16c82:	4182      	sbcs	r2, r0
   16c84:	40d9      	lsrs	r1, r3
   16c86:	4317      	orrs	r7, r2
   16c88:	e6f5      	b.n	16a76 <__aeabi_dsub+0x1be>
   16c8a:	0026      	movs	r6, r4
   16c8c:	4650      	mov	r0, sl
   16c8e:	4306      	orrs	r6, r0
   16c90:	d005      	beq.n	16c9e <__aeabi_dsub+0x3e6>
   16c92:	43ed      	mvns	r5, r5
   16c94:	2d00      	cmp	r5, #0
   16c96:	d0d3      	beq.n	16c40 <__aeabi_dsub+0x388>
   16c98:	4e90      	ldr	r6, [pc, #576]	; (16edc <__aeabi_dsub+0x624>)
   16c9a:	45b4      	cmp	ip, r6
   16c9c:	d1bd      	bne.n	16c1a <__aeabi_dsub+0x362>
   16c9e:	000c      	movs	r4, r1
   16ca0:	0017      	movs	r7, r2
   16ca2:	4666      	mov	r6, ip
   16ca4:	4698      	mov	r8, r3
   16ca6:	e68d      	b.n	169c4 <__aeabi_dsub+0x10c>
   16ca8:	488c      	ldr	r0, [pc, #560]	; (16edc <__aeabi_dsub+0x624>)
   16caa:	4283      	cmp	r3, r0
   16cac:	d00b      	beq.n	16cc6 <__aeabi_dsub+0x40e>
   16cae:	4663      	mov	r3, ip
   16cb0:	e6d9      	b.n	16a66 <__aeabi_dsub+0x1ae>
   16cb2:	2d00      	cmp	r5, #0
   16cb4:	d000      	beq.n	16cb8 <__aeabi_dsub+0x400>
   16cb6:	e096      	b.n	16de6 <__aeabi_dsub+0x52e>
   16cb8:	0008      	movs	r0, r1
   16cba:	4310      	orrs	r0, r2
   16cbc:	d100      	bne.n	16cc0 <__aeabi_dsub+0x408>
   16cbe:	e0e2      	b.n	16e86 <__aeabi_dsub+0x5ce>
   16cc0:	000c      	movs	r4, r1
   16cc2:	0017      	movs	r7, r2
   16cc4:	4698      	mov	r8, r3
   16cc6:	4e85      	ldr	r6, [pc, #532]	; (16edc <__aeabi_dsub+0x624>)
   16cc8:	e67c      	b.n	169c4 <__aeabi_dsub+0x10c>
   16cca:	2500      	movs	r5, #0
   16ccc:	e780      	b.n	16bd0 <__aeabi_dsub+0x318>
   16cce:	2100      	movs	r1, #0
   16cd0:	e78e      	b.n	16bf0 <__aeabi_dsub+0x338>
   16cd2:	0023      	movs	r3, r4
   16cd4:	4650      	mov	r0, sl
   16cd6:	4303      	orrs	r3, r0
   16cd8:	2e00      	cmp	r6, #0
   16cda:	d000      	beq.n	16cde <__aeabi_dsub+0x426>
   16cdc:	e0a8      	b.n	16e30 <__aeabi_dsub+0x578>
   16cde:	2b00      	cmp	r3, #0
   16ce0:	d100      	bne.n	16ce4 <__aeabi_dsub+0x42c>
   16ce2:	e0de      	b.n	16ea2 <__aeabi_dsub+0x5ea>
   16ce4:	000b      	movs	r3, r1
   16ce6:	4313      	orrs	r3, r2
   16ce8:	d100      	bne.n	16cec <__aeabi_dsub+0x434>
   16cea:	e66b      	b.n	169c4 <__aeabi_dsub+0x10c>
   16cec:	4452      	add	r2, sl
   16cee:	4552      	cmp	r2, sl
   16cf0:	4180      	sbcs	r0, r0
   16cf2:	1864      	adds	r4, r4, r1
   16cf4:	4240      	negs	r0, r0
   16cf6:	1824      	adds	r4, r4, r0
   16cf8:	0017      	movs	r7, r2
   16cfa:	0223      	lsls	r3, r4, #8
   16cfc:	d400      	bmi.n	16d00 <__aeabi_dsub+0x448>
   16cfe:	e6fd      	b.n	16afc <__aeabi_dsub+0x244>
   16d00:	4b77      	ldr	r3, [pc, #476]	; (16ee0 <__aeabi_dsub+0x628>)
   16d02:	4666      	mov	r6, ip
   16d04:	401c      	ands	r4, r3
   16d06:	e65d      	b.n	169c4 <__aeabi_dsub+0x10c>
   16d08:	0025      	movs	r5, r4
   16d0a:	4650      	mov	r0, sl
   16d0c:	4305      	orrs	r5, r0
   16d0e:	2e00      	cmp	r6, #0
   16d10:	d1cf      	bne.n	16cb2 <__aeabi_dsub+0x3fa>
   16d12:	2d00      	cmp	r5, #0
   16d14:	d14f      	bne.n	16db6 <__aeabi_dsub+0x4fe>
   16d16:	000c      	movs	r4, r1
   16d18:	4314      	orrs	r4, r2
   16d1a:	d100      	bne.n	16d1e <__aeabi_dsub+0x466>
   16d1c:	e0a0      	b.n	16e60 <__aeabi_dsub+0x5a8>
   16d1e:	000c      	movs	r4, r1
   16d20:	0017      	movs	r7, r2
   16d22:	4698      	mov	r8, r3
   16d24:	e64e      	b.n	169c4 <__aeabi_dsub+0x10c>
   16d26:	4666      	mov	r6, ip
   16d28:	2400      	movs	r4, #0
   16d2a:	2700      	movs	r7, #0
   16d2c:	e685      	b.n	16a3a <__aeabi_dsub+0x182>
   16d2e:	001f      	movs	r7, r3
   16d30:	0008      	movs	r0, r1
   16d32:	3f20      	subs	r7, #32
   16d34:	40f8      	lsrs	r0, r7
   16d36:	0007      	movs	r7, r0
   16d38:	2b20      	cmp	r3, #32
   16d3a:	d100      	bne.n	16d3e <__aeabi_dsub+0x486>
   16d3c:	e08e      	b.n	16e5c <__aeabi_dsub+0x5a4>
   16d3e:	2040      	movs	r0, #64	; 0x40
   16d40:	1ac3      	subs	r3, r0, r3
   16d42:	4099      	lsls	r1, r3
   16d44:	430a      	orrs	r2, r1
   16d46:	1e51      	subs	r1, r2, #1
   16d48:	418a      	sbcs	r2, r1
   16d4a:	2100      	movs	r1, #0
   16d4c:	4317      	orrs	r7, r2
   16d4e:	e692      	b.n	16a76 <__aeabi_dsub+0x1be>
   16d50:	2e00      	cmp	r6, #0
   16d52:	d114      	bne.n	16d7e <__aeabi_dsub+0x4c6>
   16d54:	0026      	movs	r6, r4
   16d56:	4650      	mov	r0, sl
   16d58:	4306      	orrs	r6, r0
   16d5a:	d062      	beq.n	16e22 <__aeabi_dsub+0x56a>
   16d5c:	43db      	mvns	r3, r3
   16d5e:	2b00      	cmp	r3, #0
   16d60:	d15c      	bne.n	16e1c <__aeabi_dsub+0x564>
   16d62:	1887      	adds	r7, r0, r2
   16d64:	4297      	cmp	r7, r2
   16d66:	4192      	sbcs	r2, r2
   16d68:	1864      	adds	r4, r4, r1
   16d6a:	4252      	negs	r2, r2
   16d6c:	18a4      	adds	r4, r4, r2
   16d6e:	4666      	mov	r6, ip
   16d70:	e687      	b.n	16a82 <__aeabi_dsub+0x1ca>
   16d72:	4650      	mov	r0, sl
   16d74:	4320      	orrs	r0, r4
   16d76:	1e44      	subs	r4, r0, #1
   16d78:	41a0      	sbcs	r0, r4
   16d7a:	2400      	movs	r4, #0
   16d7c:	e760      	b.n	16c40 <__aeabi_dsub+0x388>
   16d7e:	4e57      	ldr	r6, [pc, #348]	; (16edc <__aeabi_dsub+0x624>)
   16d80:	45b4      	cmp	ip, r6
   16d82:	d04e      	beq.n	16e22 <__aeabi_dsub+0x56a>
   16d84:	2680      	movs	r6, #128	; 0x80
   16d86:	0436      	lsls	r6, r6, #16
   16d88:	425b      	negs	r3, r3
   16d8a:	4334      	orrs	r4, r6
   16d8c:	2b38      	cmp	r3, #56	; 0x38
   16d8e:	dd00      	ble.n	16d92 <__aeabi_dsub+0x4da>
   16d90:	e07f      	b.n	16e92 <__aeabi_dsub+0x5da>
   16d92:	2b1f      	cmp	r3, #31
   16d94:	dd00      	ble.n	16d98 <__aeabi_dsub+0x4e0>
   16d96:	e08b      	b.n	16eb0 <__aeabi_dsub+0x5f8>
   16d98:	2620      	movs	r6, #32
   16d9a:	0027      	movs	r7, r4
   16d9c:	4650      	mov	r0, sl
   16d9e:	1af6      	subs	r6, r6, r3
   16da0:	40b7      	lsls	r7, r6
   16da2:	40d8      	lsrs	r0, r3
   16da4:	4307      	orrs	r7, r0
   16da6:	4650      	mov	r0, sl
   16da8:	40b0      	lsls	r0, r6
   16daa:	1e46      	subs	r6, r0, #1
   16dac:	41b0      	sbcs	r0, r6
   16dae:	4307      	orrs	r7, r0
   16db0:	40dc      	lsrs	r4, r3
   16db2:	18bf      	adds	r7, r7, r2
   16db4:	e7d6      	b.n	16d64 <__aeabi_dsub+0x4ac>
   16db6:	000d      	movs	r5, r1
   16db8:	4315      	orrs	r5, r2
   16dba:	d100      	bne.n	16dbe <__aeabi_dsub+0x506>
   16dbc:	e602      	b.n	169c4 <__aeabi_dsub+0x10c>
   16dbe:	4650      	mov	r0, sl
   16dc0:	1a80      	subs	r0, r0, r2
   16dc2:	4582      	cmp	sl, r0
   16dc4:	41bf      	sbcs	r7, r7
   16dc6:	1a65      	subs	r5, r4, r1
   16dc8:	427f      	negs	r7, r7
   16dca:	1bed      	subs	r5, r5, r7
   16dcc:	4684      	mov	ip, r0
   16dce:	0228      	lsls	r0, r5, #8
   16dd0:	d400      	bmi.n	16dd4 <__aeabi_dsub+0x51c>
   16dd2:	e68d      	b.n	16af0 <__aeabi_dsub+0x238>
   16dd4:	4650      	mov	r0, sl
   16dd6:	1a17      	subs	r7, r2, r0
   16dd8:	42ba      	cmp	r2, r7
   16dda:	4192      	sbcs	r2, r2
   16ddc:	1b0c      	subs	r4, r1, r4
   16dde:	4252      	negs	r2, r2
   16de0:	1aa4      	subs	r4, r4, r2
   16de2:	4698      	mov	r8, r3
   16de4:	e5ee      	b.n	169c4 <__aeabi_dsub+0x10c>
   16de6:	000d      	movs	r5, r1
   16de8:	4315      	orrs	r5, r2
   16dea:	d100      	bne.n	16dee <__aeabi_dsub+0x536>
   16dec:	e76b      	b.n	16cc6 <__aeabi_dsub+0x40e>
   16dee:	4650      	mov	r0, sl
   16df0:	0767      	lsls	r7, r4, #29
   16df2:	08c0      	lsrs	r0, r0, #3
   16df4:	4307      	orrs	r7, r0
   16df6:	2080      	movs	r0, #128	; 0x80
   16df8:	08e4      	lsrs	r4, r4, #3
   16dfa:	0300      	lsls	r0, r0, #12
   16dfc:	4204      	tst	r4, r0
   16dfe:	d007      	beq.n	16e10 <__aeabi_dsub+0x558>
   16e00:	08cd      	lsrs	r5, r1, #3
   16e02:	4205      	tst	r5, r0
   16e04:	d104      	bne.n	16e10 <__aeabi_dsub+0x558>
   16e06:	002c      	movs	r4, r5
   16e08:	4698      	mov	r8, r3
   16e0a:	08d7      	lsrs	r7, r2, #3
   16e0c:	0749      	lsls	r1, r1, #29
   16e0e:	430f      	orrs	r7, r1
   16e10:	0f7b      	lsrs	r3, r7, #29
   16e12:	00e4      	lsls	r4, r4, #3
   16e14:	431c      	orrs	r4, r3
   16e16:	00ff      	lsls	r7, r7, #3
   16e18:	4e30      	ldr	r6, [pc, #192]	; (16edc <__aeabi_dsub+0x624>)
   16e1a:	e5d3      	b.n	169c4 <__aeabi_dsub+0x10c>
   16e1c:	4e2f      	ldr	r6, [pc, #188]	; (16edc <__aeabi_dsub+0x624>)
   16e1e:	45b4      	cmp	ip, r6
   16e20:	d1b4      	bne.n	16d8c <__aeabi_dsub+0x4d4>
   16e22:	000c      	movs	r4, r1
   16e24:	0017      	movs	r7, r2
   16e26:	4666      	mov	r6, ip
   16e28:	e5cc      	b.n	169c4 <__aeabi_dsub+0x10c>
   16e2a:	2700      	movs	r7, #0
   16e2c:	2400      	movs	r4, #0
   16e2e:	e5e8      	b.n	16a02 <__aeabi_dsub+0x14a>
   16e30:	2b00      	cmp	r3, #0
   16e32:	d039      	beq.n	16ea8 <__aeabi_dsub+0x5f0>
   16e34:	000b      	movs	r3, r1
   16e36:	4313      	orrs	r3, r2
   16e38:	d100      	bne.n	16e3c <__aeabi_dsub+0x584>
   16e3a:	e744      	b.n	16cc6 <__aeabi_dsub+0x40e>
   16e3c:	08c0      	lsrs	r0, r0, #3
   16e3e:	0767      	lsls	r7, r4, #29
   16e40:	4307      	orrs	r7, r0
   16e42:	2080      	movs	r0, #128	; 0x80
   16e44:	08e4      	lsrs	r4, r4, #3
   16e46:	0300      	lsls	r0, r0, #12
   16e48:	4204      	tst	r4, r0
   16e4a:	d0e1      	beq.n	16e10 <__aeabi_dsub+0x558>
   16e4c:	08cb      	lsrs	r3, r1, #3
   16e4e:	4203      	tst	r3, r0
   16e50:	d1de      	bne.n	16e10 <__aeabi_dsub+0x558>
   16e52:	08d7      	lsrs	r7, r2, #3
   16e54:	0749      	lsls	r1, r1, #29
   16e56:	430f      	orrs	r7, r1
   16e58:	001c      	movs	r4, r3
   16e5a:	e7d9      	b.n	16e10 <__aeabi_dsub+0x558>
   16e5c:	2100      	movs	r1, #0
   16e5e:	e771      	b.n	16d44 <__aeabi_dsub+0x48c>
   16e60:	2500      	movs	r5, #0
   16e62:	2700      	movs	r7, #0
   16e64:	e5e9      	b.n	16a3a <__aeabi_dsub+0x182>
   16e66:	002e      	movs	r6, r5
   16e68:	0027      	movs	r7, r4
   16e6a:	3e20      	subs	r6, #32
   16e6c:	40f7      	lsrs	r7, r6
   16e6e:	2d20      	cmp	r5, #32
   16e70:	d02f      	beq.n	16ed2 <__aeabi_dsub+0x61a>
   16e72:	2640      	movs	r6, #64	; 0x40
   16e74:	1b75      	subs	r5, r6, r5
   16e76:	40ac      	lsls	r4, r5
   16e78:	4650      	mov	r0, sl
   16e7a:	4320      	orrs	r0, r4
   16e7c:	1e44      	subs	r4, r0, #1
   16e7e:	41a0      	sbcs	r0, r4
   16e80:	2400      	movs	r4, #0
   16e82:	4338      	orrs	r0, r7
   16e84:	e6dc      	b.n	16c40 <__aeabi_dsub+0x388>
   16e86:	2480      	movs	r4, #128	; 0x80
   16e88:	2500      	movs	r5, #0
   16e8a:	0324      	lsls	r4, r4, #12
   16e8c:	4e13      	ldr	r6, [pc, #76]	; (16edc <__aeabi_dsub+0x624>)
   16e8e:	2700      	movs	r7, #0
   16e90:	e5d3      	b.n	16a3a <__aeabi_dsub+0x182>
   16e92:	4650      	mov	r0, sl
   16e94:	4320      	orrs	r0, r4
   16e96:	0007      	movs	r7, r0
   16e98:	1e78      	subs	r0, r7, #1
   16e9a:	4187      	sbcs	r7, r0
   16e9c:	2400      	movs	r4, #0
   16e9e:	18bf      	adds	r7, r7, r2
   16ea0:	e760      	b.n	16d64 <__aeabi_dsub+0x4ac>
   16ea2:	000c      	movs	r4, r1
   16ea4:	0017      	movs	r7, r2
   16ea6:	e58d      	b.n	169c4 <__aeabi_dsub+0x10c>
   16ea8:	000c      	movs	r4, r1
   16eaa:	0017      	movs	r7, r2
   16eac:	4e0b      	ldr	r6, [pc, #44]	; (16edc <__aeabi_dsub+0x624>)
   16eae:	e589      	b.n	169c4 <__aeabi_dsub+0x10c>
   16eb0:	001e      	movs	r6, r3
   16eb2:	0027      	movs	r7, r4
   16eb4:	3e20      	subs	r6, #32
   16eb6:	40f7      	lsrs	r7, r6
   16eb8:	2b20      	cmp	r3, #32
   16eba:	d00c      	beq.n	16ed6 <__aeabi_dsub+0x61e>
   16ebc:	2640      	movs	r6, #64	; 0x40
   16ebe:	1af3      	subs	r3, r6, r3
   16ec0:	409c      	lsls	r4, r3
   16ec2:	4650      	mov	r0, sl
   16ec4:	4320      	orrs	r0, r4
   16ec6:	1e44      	subs	r4, r0, #1
   16ec8:	41a0      	sbcs	r0, r4
   16eca:	4307      	orrs	r7, r0
   16ecc:	2400      	movs	r4, #0
   16ece:	18bf      	adds	r7, r7, r2
   16ed0:	e748      	b.n	16d64 <__aeabi_dsub+0x4ac>
   16ed2:	2400      	movs	r4, #0
   16ed4:	e7d0      	b.n	16e78 <__aeabi_dsub+0x5c0>
   16ed6:	2400      	movs	r4, #0
   16ed8:	e7f3      	b.n	16ec2 <__aeabi_dsub+0x60a>
   16eda:	46c0      	nop			; (mov r8, r8)
   16edc:	000007ff 	.word	0x000007ff
   16ee0:	ff7fffff 	.word	0xff7fffff

00016ee4 <__aeabi_d2iz>:
   16ee4:	b530      	push	{r4, r5, lr}
   16ee6:	4d13      	ldr	r5, [pc, #76]	; (16f34 <__aeabi_d2iz+0x50>)
   16ee8:	030a      	lsls	r2, r1, #12
   16eea:	004b      	lsls	r3, r1, #1
   16eec:	0b12      	lsrs	r2, r2, #12
   16eee:	0d5b      	lsrs	r3, r3, #21
   16ef0:	0fc9      	lsrs	r1, r1, #31
   16ef2:	2400      	movs	r4, #0
   16ef4:	42ab      	cmp	r3, r5
   16ef6:	dd10      	ble.n	16f1a <__aeabi_d2iz+0x36>
   16ef8:	4c0f      	ldr	r4, [pc, #60]	; (16f38 <__aeabi_d2iz+0x54>)
   16efa:	42a3      	cmp	r3, r4
   16efc:	dc0f      	bgt.n	16f1e <__aeabi_d2iz+0x3a>
   16efe:	2480      	movs	r4, #128	; 0x80
   16f00:	4d0e      	ldr	r5, [pc, #56]	; (16f3c <__aeabi_d2iz+0x58>)
   16f02:	0364      	lsls	r4, r4, #13
   16f04:	4322      	orrs	r2, r4
   16f06:	1aed      	subs	r5, r5, r3
   16f08:	2d1f      	cmp	r5, #31
   16f0a:	dd0b      	ble.n	16f24 <__aeabi_d2iz+0x40>
   16f0c:	480c      	ldr	r0, [pc, #48]	; (16f40 <__aeabi_d2iz+0x5c>)
   16f0e:	1ac3      	subs	r3, r0, r3
   16f10:	40da      	lsrs	r2, r3
   16f12:	4254      	negs	r4, r2
   16f14:	2900      	cmp	r1, #0
   16f16:	d100      	bne.n	16f1a <__aeabi_d2iz+0x36>
   16f18:	0014      	movs	r4, r2
   16f1a:	0020      	movs	r0, r4
   16f1c:	bd30      	pop	{r4, r5, pc}
   16f1e:	4b09      	ldr	r3, [pc, #36]	; (16f44 <__aeabi_d2iz+0x60>)
   16f20:	18cc      	adds	r4, r1, r3
   16f22:	e7fa      	b.n	16f1a <__aeabi_d2iz+0x36>
   16f24:	4c08      	ldr	r4, [pc, #32]	; (16f48 <__aeabi_d2iz+0x64>)
   16f26:	40e8      	lsrs	r0, r5
   16f28:	46a4      	mov	ip, r4
   16f2a:	4463      	add	r3, ip
   16f2c:	409a      	lsls	r2, r3
   16f2e:	4302      	orrs	r2, r0
   16f30:	e7ef      	b.n	16f12 <__aeabi_d2iz+0x2e>
   16f32:	46c0      	nop			; (mov r8, r8)
   16f34:	000003fe 	.word	0x000003fe
   16f38:	0000041d 	.word	0x0000041d
   16f3c:	00000433 	.word	0x00000433
   16f40:	00000413 	.word	0x00000413
   16f44:	7fffffff 	.word	0x7fffffff
   16f48:	fffffbed 	.word	0xfffffbed

00016f4c <__aeabi_i2d>:
   16f4c:	b570      	push	{r4, r5, r6, lr}
   16f4e:	2800      	cmp	r0, #0
   16f50:	d030      	beq.n	16fb4 <__aeabi_i2d+0x68>
   16f52:	17c3      	asrs	r3, r0, #31
   16f54:	18c4      	adds	r4, r0, r3
   16f56:	405c      	eors	r4, r3
   16f58:	0fc5      	lsrs	r5, r0, #31
   16f5a:	0020      	movs	r0, r4
   16f5c:	f000 f94c 	bl	171f8 <__clzsi2>
   16f60:	4b17      	ldr	r3, [pc, #92]	; (16fc0 <__aeabi_i2d+0x74>)
   16f62:	4a18      	ldr	r2, [pc, #96]	; (16fc4 <__aeabi_i2d+0x78>)
   16f64:	1a1b      	subs	r3, r3, r0
   16f66:	1ad2      	subs	r2, r2, r3
   16f68:	2a1f      	cmp	r2, #31
   16f6a:	dd18      	ble.n	16f9e <__aeabi_i2d+0x52>
   16f6c:	4a16      	ldr	r2, [pc, #88]	; (16fc8 <__aeabi_i2d+0x7c>)
   16f6e:	1ad2      	subs	r2, r2, r3
   16f70:	4094      	lsls	r4, r2
   16f72:	2200      	movs	r2, #0
   16f74:	0324      	lsls	r4, r4, #12
   16f76:	055b      	lsls	r3, r3, #21
   16f78:	0b24      	lsrs	r4, r4, #12
   16f7a:	0d5b      	lsrs	r3, r3, #21
   16f7c:	2100      	movs	r1, #0
   16f7e:	0010      	movs	r0, r2
   16f80:	0324      	lsls	r4, r4, #12
   16f82:	0d0a      	lsrs	r2, r1, #20
   16f84:	0b24      	lsrs	r4, r4, #12
   16f86:	0512      	lsls	r2, r2, #20
   16f88:	4322      	orrs	r2, r4
   16f8a:	4c10      	ldr	r4, [pc, #64]	; (16fcc <__aeabi_i2d+0x80>)
   16f8c:	051b      	lsls	r3, r3, #20
   16f8e:	4022      	ands	r2, r4
   16f90:	4313      	orrs	r3, r2
   16f92:	005b      	lsls	r3, r3, #1
   16f94:	07ed      	lsls	r5, r5, #31
   16f96:	085b      	lsrs	r3, r3, #1
   16f98:	432b      	orrs	r3, r5
   16f9a:	0019      	movs	r1, r3
   16f9c:	bd70      	pop	{r4, r5, r6, pc}
   16f9e:	0021      	movs	r1, r4
   16fa0:	4091      	lsls	r1, r2
   16fa2:	000a      	movs	r2, r1
   16fa4:	210b      	movs	r1, #11
   16fa6:	1a08      	subs	r0, r1, r0
   16fa8:	40c4      	lsrs	r4, r0
   16faa:	055b      	lsls	r3, r3, #21
   16fac:	0324      	lsls	r4, r4, #12
   16fae:	0b24      	lsrs	r4, r4, #12
   16fb0:	0d5b      	lsrs	r3, r3, #21
   16fb2:	e7e3      	b.n	16f7c <__aeabi_i2d+0x30>
   16fb4:	2500      	movs	r5, #0
   16fb6:	2300      	movs	r3, #0
   16fb8:	2400      	movs	r4, #0
   16fba:	2200      	movs	r2, #0
   16fbc:	e7de      	b.n	16f7c <__aeabi_i2d+0x30>
   16fbe:	46c0      	nop			; (mov r8, r8)
   16fc0:	0000041e 	.word	0x0000041e
   16fc4:	00000433 	.word	0x00000433
   16fc8:	00000413 	.word	0x00000413
   16fcc:	800fffff 	.word	0x800fffff

00016fd0 <__aeabi_ui2d>:
   16fd0:	b510      	push	{r4, lr}
   16fd2:	1e04      	subs	r4, r0, #0
   16fd4:	d028      	beq.n	17028 <__aeabi_ui2d+0x58>
   16fd6:	f000 f90f 	bl	171f8 <__clzsi2>
   16fda:	4b15      	ldr	r3, [pc, #84]	; (17030 <__aeabi_ui2d+0x60>)
   16fdc:	4a15      	ldr	r2, [pc, #84]	; (17034 <__aeabi_ui2d+0x64>)
   16fde:	1a1b      	subs	r3, r3, r0
   16fe0:	1ad2      	subs	r2, r2, r3
   16fe2:	2a1f      	cmp	r2, #31
   16fe4:	dd15      	ble.n	17012 <__aeabi_ui2d+0x42>
   16fe6:	4a14      	ldr	r2, [pc, #80]	; (17038 <__aeabi_ui2d+0x68>)
   16fe8:	1ad2      	subs	r2, r2, r3
   16fea:	4094      	lsls	r4, r2
   16fec:	2200      	movs	r2, #0
   16fee:	0324      	lsls	r4, r4, #12
   16ff0:	055b      	lsls	r3, r3, #21
   16ff2:	0b24      	lsrs	r4, r4, #12
   16ff4:	0d5b      	lsrs	r3, r3, #21
   16ff6:	2100      	movs	r1, #0
   16ff8:	0010      	movs	r0, r2
   16ffa:	0324      	lsls	r4, r4, #12
   16ffc:	0d0a      	lsrs	r2, r1, #20
   16ffe:	0b24      	lsrs	r4, r4, #12
   17000:	0512      	lsls	r2, r2, #20
   17002:	4322      	orrs	r2, r4
   17004:	4c0d      	ldr	r4, [pc, #52]	; (1703c <__aeabi_ui2d+0x6c>)
   17006:	051b      	lsls	r3, r3, #20
   17008:	4022      	ands	r2, r4
   1700a:	4313      	orrs	r3, r2
   1700c:	005b      	lsls	r3, r3, #1
   1700e:	0859      	lsrs	r1, r3, #1
   17010:	bd10      	pop	{r4, pc}
   17012:	0021      	movs	r1, r4
   17014:	4091      	lsls	r1, r2
   17016:	000a      	movs	r2, r1
   17018:	210b      	movs	r1, #11
   1701a:	1a08      	subs	r0, r1, r0
   1701c:	40c4      	lsrs	r4, r0
   1701e:	055b      	lsls	r3, r3, #21
   17020:	0324      	lsls	r4, r4, #12
   17022:	0b24      	lsrs	r4, r4, #12
   17024:	0d5b      	lsrs	r3, r3, #21
   17026:	e7e6      	b.n	16ff6 <__aeabi_ui2d+0x26>
   17028:	2300      	movs	r3, #0
   1702a:	2400      	movs	r4, #0
   1702c:	2200      	movs	r2, #0
   1702e:	e7e2      	b.n	16ff6 <__aeabi_ui2d+0x26>
   17030:	0000041e 	.word	0x0000041e
   17034:	00000433 	.word	0x00000433
   17038:	00000413 	.word	0x00000413
   1703c:	800fffff 	.word	0x800fffff

00017040 <__aeabi_f2d>:
   17040:	0041      	lsls	r1, r0, #1
   17042:	0e09      	lsrs	r1, r1, #24
   17044:	1c4b      	adds	r3, r1, #1
   17046:	b570      	push	{r4, r5, r6, lr}
   17048:	b2db      	uxtb	r3, r3
   1704a:	0246      	lsls	r6, r0, #9
   1704c:	0a75      	lsrs	r5, r6, #9
   1704e:	0fc4      	lsrs	r4, r0, #31
   17050:	2b01      	cmp	r3, #1
   17052:	dd14      	ble.n	1707e <__aeabi_f2d+0x3e>
   17054:	23e0      	movs	r3, #224	; 0xe0
   17056:	009b      	lsls	r3, r3, #2
   17058:	076d      	lsls	r5, r5, #29
   1705a:	0b36      	lsrs	r6, r6, #12
   1705c:	18cb      	adds	r3, r1, r3
   1705e:	2100      	movs	r1, #0
   17060:	0d0a      	lsrs	r2, r1, #20
   17062:	0028      	movs	r0, r5
   17064:	0512      	lsls	r2, r2, #20
   17066:	4d1c      	ldr	r5, [pc, #112]	; (170d8 <__aeabi_f2d+0x98>)
   17068:	4332      	orrs	r2, r6
   1706a:	055b      	lsls	r3, r3, #21
   1706c:	402a      	ands	r2, r5
   1706e:	085b      	lsrs	r3, r3, #1
   17070:	4313      	orrs	r3, r2
   17072:	005b      	lsls	r3, r3, #1
   17074:	07e4      	lsls	r4, r4, #31
   17076:	085b      	lsrs	r3, r3, #1
   17078:	4323      	orrs	r3, r4
   1707a:	0019      	movs	r1, r3
   1707c:	bd70      	pop	{r4, r5, r6, pc}
   1707e:	2900      	cmp	r1, #0
   17080:	d114      	bne.n	170ac <__aeabi_f2d+0x6c>
   17082:	2d00      	cmp	r5, #0
   17084:	d01e      	beq.n	170c4 <__aeabi_f2d+0x84>
   17086:	0028      	movs	r0, r5
   17088:	f000 f8b6 	bl	171f8 <__clzsi2>
   1708c:	280a      	cmp	r0, #10
   1708e:	dc1c      	bgt.n	170ca <__aeabi_f2d+0x8a>
   17090:	230b      	movs	r3, #11
   17092:	002a      	movs	r2, r5
   17094:	1a1b      	subs	r3, r3, r0
   17096:	40da      	lsrs	r2, r3
   17098:	0003      	movs	r3, r0
   1709a:	3315      	adds	r3, #21
   1709c:	409d      	lsls	r5, r3
   1709e:	4b0f      	ldr	r3, [pc, #60]	; (170dc <__aeabi_f2d+0x9c>)
   170a0:	0312      	lsls	r2, r2, #12
   170a2:	1a1b      	subs	r3, r3, r0
   170a4:	055b      	lsls	r3, r3, #21
   170a6:	0b16      	lsrs	r6, r2, #12
   170a8:	0d5b      	lsrs	r3, r3, #21
   170aa:	e7d8      	b.n	1705e <__aeabi_f2d+0x1e>
   170ac:	2d00      	cmp	r5, #0
   170ae:	d006      	beq.n	170be <__aeabi_f2d+0x7e>
   170b0:	0b32      	lsrs	r2, r6, #12
   170b2:	2680      	movs	r6, #128	; 0x80
   170b4:	0336      	lsls	r6, r6, #12
   170b6:	076d      	lsls	r5, r5, #29
   170b8:	4316      	orrs	r6, r2
   170ba:	4b09      	ldr	r3, [pc, #36]	; (170e0 <__aeabi_f2d+0xa0>)
   170bc:	e7cf      	b.n	1705e <__aeabi_f2d+0x1e>
   170be:	4b08      	ldr	r3, [pc, #32]	; (170e0 <__aeabi_f2d+0xa0>)
   170c0:	2600      	movs	r6, #0
   170c2:	e7cc      	b.n	1705e <__aeabi_f2d+0x1e>
   170c4:	2300      	movs	r3, #0
   170c6:	2600      	movs	r6, #0
   170c8:	e7c9      	b.n	1705e <__aeabi_f2d+0x1e>
   170ca:	0003      	movs	r3, r0
   170cc:	002a      	movs	r2, r5
   170ce:	3b0b      	subs	r3, #11
   170d0:	409a      	lsls	r2, r3
   170d2:	2500      	movs	r5, #0
   170d4:	e7e3      	b.n	1709e <__aeabi_f2d+0x5e>
   170d6:	46c0      	nop			; (mov r8, r8)
   170d8:	800fffff 	.word	0x800fffff
   170dc:	00000389 	.word	0x00000389
   170e0:	000007ff 	.word	0x000007ff

000170e4 <__aeabi_d2f>:
   170e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   170e6:	004c      	lsls	r4, r1, #1
   170e8:	0d64      	lsrs	r4, r4, #21
   170ea:	030b      	lsls	r3, r1, #12
   170ec:	1c62      	adds	r2, r4, #1
   170ee:	0f45      	lsrs	r5, r0, #29
   170f0:	0a5b      	lsrs	r3, r3, #9
   170f2:	0552      	lsls	r2, r2, #21
   170f4:	432b      	orrs	r3, r5
   170f6:	0fc9      	lsrs	r1, r1, #31
   170f8:	00c5      	lsls	r5, r0, #3
   170fa:	0d52      	lsrs	r2, r2, #21
   170fc:	2a01      	cmp	r2, #1
   170fe:	dd28      	ble.n	17152 <__aeabi_d2f+0x6e>
   17100:	4a3a      	ldr	r2, [pc, #232]	; (171ec <__aeabi_d2f+0x108>)
   17102:	18a6      	adds	r6, r4, r2
   17104:	2efe      	cmp	r6, #254	; 0xfe
   17106:	dc1b      	bgt.n	17140 <__aeabi_d2f+0x5c>
   17108:	2e00      	cmp	r6, #0
   1710a:	dd3e      	ble.n	1718a <__aeabi_d2f+0xa6>
   1710c:	0180      	lsls	r0, r0, #6
   1710e:	0002      	movs	r2, r0
   17110:	1e50      	subs	r0, r2, #1
   17112:	4182      	sbcs	r2, r0
   17114:	0f6d      	lsrs	r5, r5, #29
   17116:	432a      	orrs	r2, r5
   17118:	00db      	lsls	r3, r3, #3
   1711a:	4313      	orrs	r3, r2
   1711c:	075a      	lsls	r2, r3, #29
   1711e:	d004      	beq.n	1712a <__aeabi_d2f+0x46>
   17120:	220f      	movs	r2, #15
   17122:	401a      	ands	r2, r3
   17124:	2a04      	cmp	r2, #4
   17126:	d000      	beq.n	1712a <__aeabi_d2f+0x46>
   17128:	3304      	adds	r3, #4
   1712a:	2280      	movs	r2, #128	; 0x80
   1712c:	04d2      	lsls	r2, r2, #19
   1712e:	401a      	ands	r2, r3
   17130:	d05a      	beq.n	171e8 <__aeabi_d2f+0x104>
   17132:	3601      	adds	r6, #1
   17134:	2eff      	cmp	r6, #255	; 0xff
   17136:	d003      	beq.n	17140 <__aeabi_d2f+0x5c>
   17138:	019b      	lsls	r3, r3, #6
   1713a:	0a5b      	lsrs	r3, r3, #9
   1713c:	b2f4      	uxtb	r4, r6
   1713e:	e001      	b.n	17144 <__aeabi_d2f+0x60>
   17140:	24ff      	movs	r4, #255	; 0xff
   17142:	2300      	movs	r3, #0
   17144:	0258      	lsls	r0, r3, #9
   17146:	05e4      	lsls	r4, r4, #23
   17148:	0a40      	lsrs	r0, r0, #9
   1714a:	07c9      	lsls	r1, r1, #31
   1714c:	4320      	orrs	r0, r4
   1714e:	4308      	orrs	r0, r1
   17150:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17152:	2c00      	cmp	r4, #0
   17154:	d007      	beq.n	17166 <__aeabi_d2f+0x82>
   17156:	431d      	orrs	r5, r3
   17158:	d0f2      	beq.n	17140 <__aeabi_d2f+0x5c>
   1715a:	2080      	movs	r0, #128	; 0x80
   1715c:	00db      	lsls	r3, r3, #3
   1715e:	0480      	lsls	r0, r0, #18
   17160:	4303      	orrs	r3, r0
   17162:	26ff      	movs	r6, #255	; 0xff
   17164:	e7da      	b.n	1711c <__aeabi_d2f+0x38>
   17166:	432b      	orrs	r3, r5
   17168:	d003      	beq.n	17172 <__aeabi_d2f+0x8e>
   1716a:	2305      	movs	r3, #5
   1716c:	08db      	lsrs	r3, r3, #3
   1716e:	2cff      	cmp	r4, #255	; 0xff
   17170:	d003      	beq.n	1717a <__aeabi_d2f+0x96>
   17172:	025b      	lsls	r3, r3, #9
   17174:	0a5b      	lsrs	r3, r3, #9
   17176:	b2e4      	uxtb	r4, r4
   17178:	e7e4      	b.n	17144 <__aeabi_d2f+0x60>
   1717a:	2b00      	cmp	r3, #0
   1717c:	d032      	beq.n	171e4 <__aeabi_d2f+0x100>
   1717e:	2080      	movs	r0, #128	; 0x80
   17180:	03c0      	lsls	r0, r0, #15
   17182:	4303      	orrs	r3, r0
   17184:	025b      	lsls	r3, r3, #9
   17186:	0a5b      	lsrs	r3, r3, #9
   17188:	e7dc      	b.n	17144 <__aeabi_d2f+0x60>
   1718a:	0032      	movs	r2, r6
   1718c:	3217      	adds	r2, #23
   1718e:	db14      	blt.n	171ba <__aeabi_d2f+0xd6>
   17190:	2280      	movs	r2, #128	; 0x80
   17192:	271e      	movs	r7, #30
   17194:	0412      	lsls	r2, r2, #16
   17196:	4313      	orrs	r3, r2
   17198:	1bbf      	subs	r7, r7, r6
   1719a:	2f1f      	cmp	r7, #31
   1719c:	dc0f      	bgt.n	171be <__aeabi_d2f+0xda>
   1719e:	4a14      	ldr	r2, [pc, #80]	; (171f0 <__aeabi_d2f+0x10c>)
   171a0:	4694      	mov	ip, r2
   171a2:	4464      	add	r4, ip
   171a4:	002a      	movs	r2, r5
   171a6:	40a5      	lsls	r5, r4
   171a8:	002e      	movs	r6, r5
   171aa:	40a3      	lsls	r3, r4
   171ac:	1e75      	subs	r5, r6, #1
   171ae:	41ae      	sbcs	r6, r5
   171b0:	40fa      	lsrs	r2, r7
   171b2:	4333      	orrs	r3, r6
   171b4:	4313      	orrs	r3, r2
   171b6:	2600      	movs	r6, #0
   171b8:	e7b0      	b.n	1711c <__aeabi_d2f+0x38>
   171ba:	2400      	movs	r4, #0
   171bc:	e7d5      	b.n	1716a <__aeabi_d2f+0x86>
   171be:	2202      	movs	r2, #2
   171c0:	4252      	negs	r2, r2
   171c2:	1b96      	subs	r6, r2, r6
   171c4:	001a      	movs	r2, r3
   171c6:	40f2      	lsrs	r2, r6
   171c8:	2f20      	cmp	r7, #32
   171ca:	d009      	beq.n	171e0 <__aeabi_d2f+0xfc>
   171cc:	4809      	ldr	r0, [pc, #36]	; (171f4 <__aeabi_d2f+0x110>)
   171ce:	4684      	mov	ip, r0
   171d0:	4464      	add	r4, ip
   171d2:	40a3      	lsls	r3, r4
   171d4:	432b      	orrs	r3, r5
   171d6:	1e5d      	subs	r5, r3, #1
   171d8:	41ab      	sbcs	r3, r5
   171da:	2600      	movs	r6, #0
   171dc:	4313      	orrs	r3, r2
   171de:	e79d      	b.n	1711c <__aeabi_d2f+0x38>
   171e0:	2300      	movs	r3, #0
   171e2:	e7f7      	b.n	171d4 <__aeabi_d2f+0xf0>
   171e4:	2300      	movs	r3, #0
   171e6:	e7ad      	b.n	17144 <__aeabi_d2f+0x60>
   171e8:	0034      	movs	r4, r6
   171ea:	e7bf      	b.n	1716c <__aeabi_d2f+0x88>
   171ec:	fffffc80 	.word	0xfffffc80
   171f0:	fffffc82 	.word	0xfffffc82
   171f4:	fffffca2 	.word	0xfffffca2

000171f8 <__clzsi2>:
   171f8:	211c      	movs	r1, #28
   171fa:	2301      	movs	r3, #1
   171fc:	041b      	lsls	r3, r3, #16
   171fe:	4298      	cmp	r0, r3
   17200:	d301      	bcc.n	17206 <__clzsi2+0xe>
   17202:	0c00      	lsrs	r0, r0, #16
   17204:	3910      	subs	r1, #16
   17206:	0a1b      	lsrs	r3, r3, #8
   17208:	4298      	cmp	r0, r3
   1720a:	d301      	bcc.n	17210 <__clzsi2+0x18>
   1720c:	0a00      	lsrs	r0, r0, #8
   1720e:	3908      	subs	r1, #8
   17210:	091b      	lsrs	r3, r3, #4
   17212:	4298      	cmp	r0, r3
   17214:	d301      	bcc.n	1721a <__clzsi2+0x22>
   17216:	0900      	lsrs	r0, r0, #4
   17218:	3904      	subs	r1, #4
   1721a:	a202      	add	r2, pc, #8	; (adr r2, 17224 <__clzsi2+0x2c>)
   1721c:	5c10      	ldrb	r0, [r2, r0]
   1721e:	1840      	adds	r0, r0, r1
   17220:	4770      	bx	lr
   17222:	46c0      	nop			; (mov r8, r8)
   17224:	02020304 	.word	0x02020304
   17228:	01010101 	.word	0x01010101
	...

00017234 <__errno>:
   17234:	4b01      	ldr	r3, [pc, #4]	; (1723c <__errno+0x8>)
   17236:	6818      	ldr	r0, [r3, #0]
   17238:	4770      	bx	lr
   1723a:	46c0      	nop			; (mov r8, r8)
   1723c:	200000e8 	.word	0x200000e8

00017240 <__libc_init_array>:
   17240:	b570      	push	{r4, r5, r6, lr}
   17242:	2600      	movs	r6, #0
   17244:	4d0c      	ldr	r5, [pc, #48]	; (17278 <__libc_init_array+0x38>)
   17246:	4c0d      	ldr	r4, [pc, #52]	; (1727c <__libc_init_array+0x3c>)
   17248:	1b64      	subs	r4, r4, r5
   1724a:	10a4      	asrs	r4, r4, #2
   1724c:	42a6      	cmp	r6, r4
   1724e:	d109      	bne.n	17264 <__libc_init_array+0x24>
   17250:	2600      	movs	r6, #0
   17252:	f000 fd77 	bl	17d44 <_init>
   17256:	4d0a      	ldr	r5, [pc, #40]	; (17280 <__libc_init_array+0x40>)
   17258:	4c0a      	ldr	r4, [pc, #40]	; (17284 <__libc_init_array+0x44>)
   1725a:	1b64      	subs	r4, r4, r5
   1725c:	10a4      	asrs	r4, r4, #2
   1725e:	42a6      	cmp	r6, r4
   17260:	d105      	bne.n	1726e <__libc_init_array+0x2e>
   17262:	bd70      	pop	{r4, r5, r6, pc}
   17264:	00b3      	lsls	r3, r6, #2
   17266:	58eb      	ldr	r3, [r5, r3]
   17268:	4798      	blx	r3
   1726a:	3601      	adds	r6, #1
   1726c:	e7ee      	b.n	1724c <__libc_init_array+0xc>
   1726e:	00b3      	lsls	r3, r6, #2
   17270:	58eb      	ldr	r3, [r5, r3]
   17272:	4798      	blx	r3
   17274:	3601      	adds	r6, #1
   17276:	e7f2      	b.n	1725e <__libc_init_array+0x1e>
   17278:	00017d50 	.word	0x00017d50
   1727c:	00017d50 	.word	0x00017d50
   17280:	00017d50 	.word	0x00017d50
   17284:	00017d54 	.word	0x00017d54

00017288 <memcpy>:
   17288:	2300      	movs	r3, #0
   1728a:	b510      	push	{r4, lr}
   1728c:	429a      	cmp	r2, r3
   1728e:	d100      	bne.n	17292 <memcpy+0xa>
   17290:	bd10      	pop	{r4, pc}
   17292:	5ccc      	ldrb	r4, [r1, r3]
   17294:	54c4      	strb	r4, [r0, r3]
   17296:	3301      	adds	r3, #1
   17298:	e7f8      	b.n	1728c <memcpy+0x4>

0001729a <memset>:
   1729a:	0003      	movs	r3, r0
   1729c:	1882      	adds	r2, r0, r2
   1729e:	4293      	cmp	r3, r2
   172a0:	d100      	bne.n	172a4 <memset+0xa>
   172a2:	4770      	bx	lr
   172a4:	7019      	strb	r1, [r3, #0]
   172a6:	3301      	adds	r3, #1
   172a8:	e7f9      	b.n	1729e <memset+0x4>
   172aa:	0000      	movs	r0, r0
   172ac:	00000002 	.word	0x00000002
   172b0:	00000003 	.word	0x00000003
   172b4:	00000028 	.word	0x00000028
   172b8:	00000029 	.word	0x00000029
   172bc:	00000004 	.word	0x00000004
   172c0:	00000005 	.word	0x00000005
   172c4:	00000006 	.word	0x00000006
   172c8:	00000007 	.word	0x00000007
   172cc:	0000ffff 	.word	0x0000ffff
   172d0:	0000ffff 	.word	0x0000ffff
   172d4:	00000022 	.word	0x00000022
   172d8:	00000023 	.word	0x00000023
   172dc:	0000ffff 	.word	0x0000ffff
   172e0:	0000ffff 	.word	0x0000ffff
   172e4:	0000ffff 	.word	0x0000ffff
   172e8:	0000ffff 	.word	0x0000ffff
   172ec:	00000008 	.word	0x00000008
   172f0:	00000009 	.word	0x00000009
   172f4:	0000000a 	.word	0x0000000a
   172f8:	0000000b 	.word	0x0000000b
   172fc:	000024da 	.word	0x000024da
   17300:	000024e0 	.word	0x000024e0
   17304:	000024e0 	.word	0x000024e0
   17308:	000024e0 	.word	0x000024e0
   1730c:	000024e0 	.word	0x000024e0
   17310:	000024e0 	.word	0x000024e0
   17314:	000024e0 	.word	0x000024e0
   17318:	000024e0 	.word	0x000024e0
   1731c:	000024e0 	.word	0x000024e0
   17320:	000024e0 	.word	0x000024e0
   17324:	000024e0 	.word	0x000024e0
   17328:	000024e0 	.word	0x000024e0
   1732c:	000024e0 	.word	0x000024e0
   17330:	000024e0 	.word	0x000024e0
   17334:	000024e0 	.word	0x000024e0
   17338:	000024e0 	.word	0x000024e0
   1733c:	000024b8 	.word	0x000024b8
   17340:	000024e0 	.word	0x000024e0
   17344:	000024e0 	.word	0x000024e0
   17348:	000024e0 	.word	0x000024e0
   1734c:	000024e0 	.word	0x000024e0
   17350:	000024e0 	.word	0x000024e0
   17354:	000024e0 	.word	0x000024e0
   17358:	000024e0 	.word	0x000024e0
   1735c:	000024e0 	.word	0x000024e0
   17360:	000024e0 	.word	0x000024e0
   17364:	000024e0 	.word	0x000024e0
   17368:	000024e0 	.word	0x000024e0
   1736c:	000024e0 	.word	0x000024e0
   17370:	000024e0 	.word	0x000024e0
   17374:	000024e0 	.word	0x000024e0
   17378:	000024e0 	.word	0x000024e0
   1737c:	000024d4 	.word	0x000024d4
   17380:	000024e0 	.word	0x000024e0
   17384:	000024e0 	.word	0x000024e0
   17388:	000024e0 	.word	0x000024e0
   1738c:	000024e0 	.word	0x000024e0
   17390:	000024e0 	.word	0x000024e0
   17394:	000024e0 	.word	0x000024e0
   17398:	000024e0 	.word	0x000024e0
   1739c:	000024e0 	.word	0x000024e0
   173a0:	000024e0 	.word	0x000024e0
   173a4:	000024e0 	.word	0x000024e0
   173a8:	000024e0 	.word	0x000024e0
   173ac:	000024e0 	.word	0x000024e0
   173b0:	000024e0 	.word	0x000024e0
   173b4:	000024e0 	.word	0x000024e0
   173b8:	000024e0 	.word	0x000024e0
   173bc:	000024ce 	.word	0x000024ce
   173c0:	00002476 	.word	0x00002476
   173c4:	0000248c 	.word	0x0000248c
   173c8:	000024a2 	.word	0x000024a2
   173cc:	0000245c 	.word	0x0000245c
   173d0:	00002c64 	.word	0x00002c64
   173d4:	00002c64 	.word	0x00002c64
   173d8:	00002c58 	.word	0x00002c58
   173dc:	00002c64 	.word	0x00002c64
   173e0:	00002c58 	.word	0x00002c58
   173e4:	00002c32 	.word	0x00002c32
   173e8:	00002c32 	.word	0x00002c32
   173ec:	00002c64 	.word	0x00002c64
   173f0:	00002c64 	.word	0x00002c64
   173f4:	00002c64 	.word	0x00002c64
   173f8:	00002c64 	.word	0x00002c64
   173fc:	00002c64 	.word	0x00002c64
   17400:	00002c64 	.word	0x00002c64
   17404:	00002c64 	.word	0x00002c64
   17408:	00002c64 	.word	0x00002c64
   1740c:	00002c64 	.word	0x00002c64
   17410:	00002c64 	.word	0x00002c64
   17414:	00002c64 	.word	0x00002c64
   17418:	00002c64 	.word	0x00002c64
   1741c:	00002c64 	.word	0x00002c64
   17420:	00002c64 	.word	0x00002c64
   17424:	00002c64 	.word	0x00002c64
   17428:	00002c64 	.word	0x00002c64
   1742c:	00002c64 	.word	0x00002c64
   17430:	00002c64 	.word	0x00002c64
   17434:	00002c64 	.word	0x00002c64
   17438:	00002c64 	.word	0x00002c64
   1743c:	00002c64 	.word	0x00002c64
   17440:	00002c64 	.word	0x00002c64
   17444:	00002c64 	.word	0x00002c64
   17448:	00002c64 	.word	0x00002c64
   1744c:	00002c64 	.word	0x00002c64
   17450:	00002c64 	.word	0x00002c64
   17454:	00002c64 	.word	0x00002c64
   17458:	00002c64 	.word	0x00002c64
   1745c:	00002c64 	.word	0x00002c64
   17460:	00002c64 	.word	0x00002c64
   17464:	00002c64 	.word	0x00002c64
   17468:	00002c64 	.word	0x00002c64
   1746c:	00002c64 	.word	0x00002c64
   17470:	00002c64 	.word	0x00002c64
   17474:	00002c64 	.word	0x00002c64
   17478:	00002c64 	.word	0x00002c64
   1747c:	00002c64 	.word	0x00002c64
   17480:	00002c64 	.word	0x00002c64
   17484:	00002c64 	.word	0x00002c64
   17488:	00002c64 	.word	0x00002c64
   1748c:	00002c64 	.word	0x00002c64
   17490:	00002c64 	.word	0x00002c64
   17494:	00002c64 	.word	0x00002c64
   17498:	00002c64 	.word	0x00002c64
   1749c:	00002c64 	.word	0x00002c64
   174a0:	00002c64 	.word	0x00002c64
   174a4:	00002c64 	.word	0x00002c64
   174a8:	00002c64 	.word	0x00002c64
   174ac:	00002c64 	.word	0x00002c64
   174b0:	00002c64 	.word	0x00002c64
   174b4:	00002c64 	.word	0x00002c64
   174b8:	00002c64 	.word	0x00002c64
   174bc:	00002c64 	.word	0x00002c64
   174c0:	00002c64 	.word	0x00002c64
   174c4:	00002c64 	.word	0x00002c64
   174c8:	00002c64 	.word	0x00002c64
   174cc:	00002c64 	.word	0x00002c64
   174d0:	00002c58 	.word	0x00002c58
   174d4:	00002c58 	.word	0x00002c58
   174d8:	00002c6e 	.word	0x00002c6e
   174dc:	00002c6e 	.word	0x00002c6e
   174e0:	00002c6e 	.word	0x00002c6e
   174e4:	00002c6e 	.word	0x00002c6e

000174e8 <_tcc_intflag>:
   174e8:	00000001 00000002 00000004 00000008     ................
   174f8:	00001000 00002000 00004000 00008000     ..... ...@......
   17508:	00010000 00020000 00040000 00080000     ................

00017518 <tcc_modules>:
   17518:	42002000 42002400 42002800              . .B.$.B.(.B

00017524 <_tcc_gclk_ids>:
   17524:	001b1a1a                                ....

00017528 <_tcc_apbcmasks>:
   17528:	00000100 00000200 00000400              ............

00017534 <_tcc_maxs>:
   17534:	00ffffff 00ffffff 0000ffff              ............

00017540 <_tcc_cc_nums>:
   17540:	00020204                                ....

00017544 <_tcc_ow_nums>:
   17544:	00020408 42002c00 42003000 42003400     .....,.B.0.B.4.B
   17554:	001c1c1b 10000800 00002000 42000800     ......... .....B
   17564:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   17574:	42001c00 0c0b0a09 00000e0d 00007402     ...B.........t..
   17584:	0000747a 0000747a 00007420 0000741a     zt..zt.. t...t..
   17594:	00007426 00007408 0000742c 00007460     &t...t..,t..`t..
   175a4:	00007620 00007670 00007670 0000766c      v..pv..pv..lv..
   175b4:	00007612 00007632 00007602 00007644     .v..2v...v..Dv..
   175c4:	00007656 41744545 50524f4d 456d752e     Vv..EEtAMORP.umE

000175d4 <crc16_tab>:
   175d4:	10210000 30632042 50a54084 70e760c6     ..!.B c0.@.P.`.p
   175e4:	91298108 b16ba14a d1adc18c f1efe1ce     ..).J.k.........
   175f4:	02101231 22523273 429452b5 62d672f7     1...s2R".R.B.r.b
   17604:	83189339 a35ab37b c39cd3bd e3def3ff     9...{.Z.........
   17614:	34432462 14010420 74c764e6 548544a4     b$C4 ....d.t.D.T
   17624:	b54ba56a 95098528 f5cfe5ee d58dc5ac     j.K.(...........
   17634:	26723653 06301611 66f676d7 46b45695     S6r&..0..v.f.V.F
   17644:	a77ab75b 87389719 e7fef7df c7bcd79d     [.z...8.........
   17654:	58e548c4 78a76886 18610840 38232802     .H.X.h.x@.a..(#8
   17664:	d9edc9cc f9afe98e 99698948 b92ba90a     ........H.i...+.
   17674:	4ad45af5 6a967ab7 0a501a71 2a123a33     .Z.J.z.jq.P.3:.*
   17684:	cbdcdbfd eb9efbbf 8b589b79 ab1abb3b     ........y.X.;...
   17694:	7c876ca6 5cc54ce4 3c032c22 1c410c60     .l.|.L.\",.<`.A.
   176a4:	fd8fedae ddcdcdec bd0bad2a 9d498d68     ........*...h.I.
   176b4:	6eb67e97 4ef45ed5 2e323e13 0e701e51     .~.n.^.N.>2.Q.p.
   176c4:	efbeff9f cffcdfdd af3abf1b 8f789f59     ..........:.Y.x.
   176d4:	81a99188 a1ebb1ca c12dd10c e16ff14e     ..........-.N.o.
   176e4:	00a11080 20e330c2 40255004 60677046     .....0. .P%@Fpg`
   176f4:	939883b9 b3daa3fb d31cc33d f35ee37f     ........=.....^.
   17704:	129002b1 32d222f3 52144235 72566277     .....".25B.RwbVr
   17714:	a5cbb5ea 858995a8 e54ff56e c50dd52c     ........n.O.,...
   17724:	24c334e2 048114a0 64477466 44055424     .4.$....ftGd$T.D
   17734:	b7faa7db 97b88799 f77ee75f d73cc71d     ........_.~...<.
   17744:	36f226d3 16b00691 76766657 56344615     .&.6....Wfvv.F4V
   17754:	c96dd94c e92ff90e 89e999c8 a9abb98a     L.m.../.........
   17764:	48655844 68277806 08e118c0 28a33882     DXeH.x'h.....8.(
   17774:	db5ccb7d fb1eeb3f 9bd88bf9 bb9aabbb     }.\.?...........
   17784:	5a544a75 7a166a37 1ad00af1 3a922ab3     uJTZ7j.z.....*.:
   17794:	ed0ffd2e cd4ddd6c ad8bbdaa 8dc99de8     ....l.M.........
   177a4:	6c077c26 4c455c64 2c833ca2 0cc11ce0     &|.ld\EL.<.,....
   177b4:	ff3eef1f df7ccf5d bfbaaf9b 9ff88fd9     ..>.].|.........
   177c4:	7e366e17 5e744e55 3eb22e93 1ef00ed1     .n6~UNt^...>....
   177d4:	0000d910 0000d910 0000d986 0000d986     ................
   177e4:	0000d9a8 0000da40 0000d9c0 0000d9c0     ....@...........
   177f4:	0000d9d0 0000d9fc 0000da08 0000da14     ................
   17804:	0000da2a 07020100 0a090701 00000001     *...............
   17814:	000000ff 00000303 00000002 00ff00ff     ................
   17824:	0000ff00 00000003 00000000 3f400000     ..............@?
   17834:	00000000 3f000000 3f000000 00000000     .......?...?....
   17844:	3f000000 3f000000 3f000000 00000000     ...?...?...?....
   17854:	3e800000 3f000000 3f000000 3f000000     ...>...?...?...?
   17864:	3f000000 3f000000 3f000000 3f000000     ...?...?...?...?
   17874:	422b5441 34445541 00000000 00002580     AT+BAUD4.....%..
   17884:	00004b00 00009600 0000e100 0001c200     .K..............
   17894:	4e2b5441 54454d41 61546c65 00006c69     AT+NAMETelTail..
   178a4:	502b5441 3345574f 00000000 522b5441     AT+POWE3....AT+R
   178b4:	54455345 00000000 00000030 0000fc9c     ESET....0.......
   178c4:	0000fc9c 0000f156 0000f2b6 0000f346     ....V.......F...
   178d4:	0000f678 0000fc9c 0000fc9c 0000fc9c     x...............
   178e4:	0000f7c0 0000f972 0000fc9c 0000fa64     ....r.......d...
   178f4:	0000f286 0000f29c 0000f1b4 0000f19a     ................
   17904:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17914:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17924:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17934:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17944:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17954:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17964:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17974:	0000fc96 0000fc96 0000fc96 0000f184     ................
   17984:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17994:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   179a4:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   179b4:	0000fc96 0000fc96 0000fc96 0000f16e     ............n...
   179c4:	0000fc96 0000fc96 0000fc96 0000f20a     ................
   179d4:	0000f1e8 0000f1ca 0000fc96 0000fc96     ................
   179e4:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   179f4:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17a04:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17a14:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17a24:	0000fc96 0000fc96 0000fc96 0000fc96     ................
   17a34:	0000f270 0000f25a 0000f244 0000fc96     p...Z...D.......
   17a44:	0000f22e 0000f60e 0000f63e 0000fc9a     ........>.......
   17a54:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17a64:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17a74:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17a84:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17a94:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17aa4:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17ab4:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17ac4:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17ad4:	0000f570 0000f4f0 0000fc9a 0000f3de     p...............
   17ae4:	0000fc9a 0000f35e 0000fc9a 0000fc9a     ....^...........
   17af4:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17b04:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17b14:	0000fc9a 0000fc9a 0000fc9a 0000fc9a     ................
   17b24:	0000fc9a 0000fc9a 0000fc9a 0000f5f0     ................
   17b34:	0001232a 0001233a 00012372 000123aa     *#..:#..r#...#..
   17b44:	000123d0 00012408 00012440 00012478     .#...$..@$..x$..
   17b54:	000124f0 00012502 00012542 00012582     .$...%..B%...%..
   17b64:	00012668 000126a4 000126f0 00012730     h&...&...&..0'..
   17b74:	00012770 00012838 00012864 000129ec     p'..8(..d(...)..
   17b84:	00012abe 00012d14 00012f64 00013152     .*...-..d/..R1..
   17b94:	000132c4 00013404 0001358a 00013784     .2...4...5...7..
   17ba4:	00014bf8 00014bc8 00014bda 00014b1c     .K...K...K...K..
   17bb4:	00014bda 00014bbe 00014bda 00014b1c     .K...K...K...K..
   17bc4:	00014bc8 00014bc8 00014bbe 00014b1c     .K...K...K...K..
   17bd4:	00014b24 00014b24 00014b24 00014be0     $K..$K..$K...K..
   17be4:	00014bc8 00014bc8 00014b9c 00014c80     .K...K...K...L..
   17bf4:	00014b9c 00014bbe 00014b9c 00014c80     .K...K...K...L..
   17c04:	00014bc8 00014bc8 00014bbe 00014c80     .K...K...K...L..
   17c14:	00014b24 00014b24 00014b24 00014c8a     $K..$K..$K...L..
   17c24:	00014f78 00014ec8 00014ec8 00014ec6     xO...N...N...N..
   17c34:	00014f6a 00014f6a 00014f60 00014ec6     jO..jO..`O...N..
   17c44:	00014f6a 00014f60 00014f6a 00014ec6     jO..`O..jO...N..
   17c54:	00014f70 00014f70 00014f70 00015000     pO..pO..pO...P..
   17c64:	00015d48 00015d2a 00015ce4 00015c02     H]..*]...\...\..
   17c74:	00015ce4 00015d1c 00015ce4 00015c02     .\...]...\...\..
   17c84:	00015d2a 00015d2a 00015d1c 00015c02     *]..*]...]...\..
   17c94:	00015bfa 00015bfa 00015bfa 00015f60     .[...[...[..`_..
   17ca4:	000165a8 00016468 00016468 00016464     .e..hd..hd..dd..
   17cb4:	00016580 00016580 00016572 00016464     .e...e..re..dd..
   17cc4:	00016580 00016572 00016580 00016464     .e..re...e..dd..
   17cd4:	00016588 00016588 00016588 0001678c     .e...e...e...g..

00017ce4 <__sf_fake_stderr>:
	...

00017d04 <__sf_fake_stdin>:
	...

00017d24 <__sf_fake_stdout>:
	...

00017d44 <_init>:
   17d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17d46:	46c0      	nop			; (mov r8, r8)
   17d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
   17d4a:	bc08      	pop	{r3}
   17d4c:	469e      	mov	lr, r3
   17d4e:	4770      	bx	lr

00017d50 <__init_array_start>:
   17d50:	000020dd 	.word	0x000020dd

00017d54 <_fini>:
   17d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17d56:	46c0      	nop			; (mov r8, r8)
   17d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
   17d5a:	bc08      	pop	{r3}
   17d5c:	469e      	mov	lr, r3
   17d5e:	4770      	bx	lr

00017d60 <__fini_array_start>:
   17d60:	000020b5 	.word	0x000020b5
