i clk
m 0 0
u 5 5
p {p:clk}{t:I21.CK}
e ckid0_0 {t:I21.CK} FD1S3AX
c ckid0_0 {p:clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
