/******************************************************************************
*  Generated by PSoC Designer 5.2.2401
******************************************************************************/
#include <m8c.h>
// MISO address and mask defines
#pragma	ioport	MISO_Data_ADDR:	0x0
BYTE			MISO_Data_ADDR;
#pragma	ioport	MISO_DriveMode_0_ADDR:	0x100
BYTE			MISO_DriveMode_0_ADDR;
#pragma	ioport	MISO_DriveMode_1_ADDR:	0x101
BYTE			MISO_DriveMode_1_ADDR;
#pragma	ioport	MISO_DriveMode_2_ADDR:	0x3
BYTE			MISO_DriveMode_2_ADDR;
#pragma	ioport	MISO_GlobalSelect_ADDR:	0x2
BYTE			MISO_GlobalSelect_ADDR;
#pragma	ioport	MISO_IntCtrl_0_ADDR:	0x102
BYTE			MISO_IntCtrl_0_ADDR;
#pragma	ioport	MISO_IntCtrl_1_ADDR:	0x103
BYTE			MISO_IntCtrl_1_ADDR;
#pragma	ioport	MISO_IntEn_ADDR:	0x1
BYTE			MISO_IntEn_ADDR;
#define MISO_MASK 0x1
// MISO Shadow defines
//   MISO_DataShadow define
extern BYTE Port_0_Data_SHADE;
#define MISO_DataShadow (*(unsigned char*)&Port_0_Data_SHADE)
// Chipselect address and mask defines
#pragma	ioport	Chipselect_Data_ADDR:	0x0
BYTE			Chipselect_Data_ADDR;
#pragma	ioport	Chipselect_DriveMode_0_ADDR:	0x100
BYTE			Chipselect_DriveMode_0_ADDR;
#pragma	ioport	Chipselect_DriveMode_1_ADDR:	0x101
BYTE			Chipselect_DriveMode_1_ADDR;
#pragma	ioport	Chipselect_DriveMode_2_ADDR:	0x3
BYTE			Chipselect_DriveMode_2_ADDR;
#pragma	ioport	Chipselect_GlobalSelect_ADDR:	0x2
BYTE			Chipselect_GlobalSelect_ADDR;
#pragma	ioport	Chipselect_IntCtrl_0_ADDR:	0x102
BYTE			Chipselect_IntCtrl_0_ADDR;
#pragma	ioport	Chipselect_IntCtrl_1_ADDR:	0x103
BYTE			Chipselect_IntCtrl_1_ADDR;
#pragma	ioport	Chipselect_IntEn_ADDR:	0x1
BYTE			Chipselect_IntEn_ADDR;
#define Chipselect_MASK 0x2
// Chipselect Shadow defines
//   Chipselect_DataShadow define
extern BYTE Port_0_Data_SHADE;
#define Chipselect_DataShadow (*(unsigned char*)&Port_0_Data_SHADE)
// UART_Tx address and mask defines
#pragma	ioport	UART_Tx_Data_ADDR:	0x0
BYTE			UART_Tx_Data_ADDR;
#pragma	ioport	UART_Tx_DriveMode_0_ADDR:	0x100
BYTE			UART_Tx_DriveMode_0_ADDR;
#pragma	ioport	UART_Tx_DriveMode_1_ADDR:	0x101
BYTE			UART_Tx_DriveMode_1_ADDR;
#pragma	ioport	UART_Tx_DriveMode_2_ADDR:	0x3
BYTE			UART_Tx_DriveMode_2_ADDR;
#pragma	ioport	UART_Tx_GlobalSelect_ADDR:	0x2
BYTE			UART_Tx_GlobalSelect_ADDR;
#pragma	ioport	UART_Tx_IntCtrl_0_ADDR:	0x102
BYTE			UART_Tx_IntCtrl_0_ADDR;
#pragma	ioport	UART_Tx_IntCtrl_1_ADDR:	0x103
BYTE			UART_Tx_IntCtrl_1_ADDR;
#pragma	ioport	UART_Tx_IntEn_ADDR:	0x1
BYTE			UART_Tx_IntEn_ADDR;
#define UART_Tx_MASK 0x80
// UART_Tx Shadow defines
//   UART_Tx_DataShadow define
extern BYTE Port_0_Data_SHADE;
#define UART_Tx_DataShadow (*(unsigned char*)&Port_0_Data_SHADE)
// MOSI address and mask defines
#pragma	ioport	MOSI_Data_ADDR:	0x8
BYTE			MOSI_Data_ADDR;
#pragma	ioport	MOSI_DriveMode_0_ADDR:	0x108
BYTE			MOSI_DriveMode_0_ADDR;
#pragma	ioport	MOSI_DriveMode_1_ADDR:	0x109
BYTE			MOSI_DriveMode_1_ADDR;
#pragma	ioport	MOSI_DriveMode_2_ADDR:	0xb
BYTE			MOSI_DriveMode_2_ADDR;
#pragma	ioport	MOSI_GlobalSelect_ADDR:	0xa
BYTE			MOSI_GlobalSelect_ADDR;
#pragma	ioport	MOSI_IntCtrl_0_ADDR:	0x10a
BYTE			MOSI_IntCtrl_0_ADDR;
#pragma	ioport	MOSI_IntCtrl_1_ADDR:	0x10b
BYTE			MOSI_IntCtrl_1_ADDR;
#pragma	ioport	MOSI_IntEn_ADDR:	0x9
BYTE			MOSI_IntEn_ADDR;
#define MOSI_MASK 0x1
// SCK address and mask defines
#pragma	ioport	SCK_Data_ADDR:	0x8
BYTE			SCK_Data_ADDR;
#pragma	ioport	SCK_DriveMode_0_ADDR:	0x108
BYTE			SCK_DriveMode_0_ADDR;
#pragma	ioport	SCK_DriveMode_1_ADDR:	0x109
BYTE			SCK_DriveMode_1_ADDR;
#pragma	ioport	SCK_DriveMode_2_ADDR:	0xb
BYTE			SCK_DriveMode_2_ADDR;
#pragma	ioport	SCK_GlobalSelect_ADDR:	0xa
BYTE			SCK_GlobalSelect_ADDR;
#pragma	ioport	SCK_IntCtrl_0_ADDR:	0x10a
BYTE			SCK_IntCtrl_0_ADDR;
#pragma	ioport	SCK_IntCtrl_1_ADDR:	0x10b
BYTE			SCK_IntCtrl_1_ADDR;
#pragma	ioport	SCK_IntEn_ADDR:	0x9
BYTE			SCK_IntEn_ADDR;
#define SCK_MASK 0x2
