// Seed: 1000544903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge "") id_13 = 1;
  assign id_13 = id_8 ? 1 : id_2++;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input wand id_7,
    input tri id_8,
    input wor id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11,
      id_13,
      id_11,
      id_12,
      id_12,
      id_11,
      id_13,
      id_11,
      id_11,
      id_13
  );
endmodule
