/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [22:0] _02_;
  reg [6:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_4z[5] ? celloutsig_1_6z[1] : celloutsig_1_4z[4];
  assign celloutsig_1_10z = celloutsig_1_9z ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_0_2z = in_data[69] ? celloutsig_0_1z[6] : in_data[93];
  assign celloutsig_1_0z = ~(in_data[141] | in_data[176]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_0_8z = ~(in_data[35] | _01_);
  assign celloutsig_0_0z = in_data[40:33] + in_data[24:17];
  assign celloutsig_0_3z = celloutsig_0_0z[5:3] + { celloutsig_0_0z[4:3], celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[133:129], celloutsig_1_0z, celloutsig_1_2z } + in_data[117:111];
  assign celloutsig_0_5z = { celloutsig_0_1z[10:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } + { in_data[61:44], celloutsig_0_3z };
  reg [10:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 11'h000;
    else _14_ <= { celloutsig_0_1z[14:5], celloutsig_0_2z };
  assign { _02_[16:13], _01_, _02_[11:10], _00_, _02_[8:6] } = _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { in_data[147:144], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_6z = { celloutsig_1_4z[5:3], celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[125:123], celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_4z[6:3] % { 1'h1, celloutsig_1_4z[4:2] };
  assign celloutsig_1_13z = { celloutsig_1_4z[5:3], celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, in_data[107:98] };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z } % { 1'h1, in_data[155:154], celloutsig_1_12z, in_data[96] };
  assign celloutsig_0_1z = in_data[35:20] % { 1'h1, in_data[44:38], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, celloutsig_0_3z };
  assign celloutsig_1_16z = _03_[3:0] !== { celloutsig_1_6z[4:3], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_17z = { _03_[6:2], celloutsig_1_1z } !== celloutsig_1_13z[9:4];
  assign celloutsig_0_14z = { celloutsig_0_0z[4:3], celloutsig_0_2z, celloutsig_0_6z } !== { _02_[15:13], _01_ };
  assign celloutsig_0_48z = | { celloutsig_0_0z[6:5], celloutsig_0_26z };
  assign celloutsig_1_5z = | { celloutsig_1_4z[3:2], celloutsig_1_0z };
  assign celloutsig_0_15z = | { _02_[14:13], _01_, _02_[11:10], _00_, _02_[8], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_49z = celloutsig_0_48z & celloutsig_0_14z;
  assign celloutsig_0_6z = celloutsig_0_0z[6] & celloutsig_0_5z[2];
  assign celloutsig_1_1z = | in_data[127:114];
  assign celloutsig_1_2z = | in_data[167:155];
  assign celloutsig_1_3z = ^ { in_data[103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = ^ in_data[169:165];
  assign celloutsig_0_9z = ^ celloutsig_0_5z[16:14];
  assign { _02_[22:17], _02_[12], _02_[9] } = { in_data[47:43], celloutsig_0_9z, _01_, _00_ };
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
