Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue May 15 16:25:09 2018
| Host         : d01-0209 running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 180
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 56         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 2          |
| TIMING-7  | Warning  | No common node between related clocks              | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 19         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
| TIMING-35 | Warning  | No common node in paths with the same clock        | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 65         |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                  | 32         |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X103Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X108Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X106Y65 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X107Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X105Y65 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4] in site SLICE_X140Y205 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_rx_reset_all/data_sync_reg_gsr is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4] in site SLICE_X141Y204 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4] in site SLICE_X141Y198 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_tx_reset_all/data_sync_reg_gsr is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDPE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4] in site SLICE_X143Y191 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell jesd204_phy_0_i/inst/jesd204_phy_block_i/sync_tx_reset_data/data_sync_reg_gsr is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDPE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X100Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDPE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X105Y53 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDPE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X107Y53 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDPE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X102Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X41Y175 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X42Y176 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X41Y177 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X40Y175 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X45Y174 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X46Y175 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X44Y175 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X39Y181 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X39Y180 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X39Y182 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X47Y179 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X47Y180 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X50Y165 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X50Y166 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X48Y165 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#29 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X49Y165 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#30 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X100Y62 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#31 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X103Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#32 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X119Y59 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#33 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X121Y60 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#34 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X124Y65 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#35 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X130Y60 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#36 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X108Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#37 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X106Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#38 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X107Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#39 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X105Y54 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#40 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X107Y54 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#41 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X102Y68 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#42 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X105Y66 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#43 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to in site SLICE_X45Y57 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#44 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to in site SLICE_X27Y65 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#45 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X91Y152 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#46 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X92Y152 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#47 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X94Y153 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#48 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X97Y152 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#49 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X96Y150 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#50 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X93Y154 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#51 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X93Y152 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#52 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X96Y152 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#53 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X93Y150 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#54 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X97Y150 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#55 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X95Y153 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#56 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X95Y150 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1 is defined downstream of clock clk_pll_i and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks core_clk_p and jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks core_clk_p] -to [get_clocks jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK and core_clk_p are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK] -to [get_clocks core_clk_p]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks core_clk_p and jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks core_clk_p] -to [get_clocks jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK and core_clk_p are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK] -to [get_clocks core_clk_p]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on fpga_jesd_sysref_n relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on fpga_jesd_sysref_p relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on jd_trig relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on push_buttons_5bits_tri_i[0] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on push_buttons_5bits_tri_i[1] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on push_buttons_5bits_tri_i[2] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on push_buttons_5bits_tri_i[3] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on push_buttons_5bits_tri_i[4] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_diff_clock_clk_p
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on fpga_jesd_sync_n relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on fpga_jesd_sync_p relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[0] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[1] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[2] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[3] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[4] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[5] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[6] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led_8bits_tri_o[7] relative to clock(s) jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1 is created on an inappropriate internal pin mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-35#1 Warning
No common node in paths with the same clock  
The clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK has paths without a common node. First path found between jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][512]/D. Please review clock constraints
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '317' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 80)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '318' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 81)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '319' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 82)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '304' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 63)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '311' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 74)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '312' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 75)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '313' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 76)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '314' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 77)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '301' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 60)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '315' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 78)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '303' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 62)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '302' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 61)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '316' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 79)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '309' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '310' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 73)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '306' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 69)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '308' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 71)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '305' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 68)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '307' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 70)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '295' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 41)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '294' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '42' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc (Line: 536)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '70' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0.xdc (Line: 93)
Related violations: <none>

XDCB-5#24 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '115' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_1ed2_eth_buf_0.xdc (Line: 74)
Related violations: <none>

XDCB-5#25 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '69' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0.xdc (Line: 92)
Related violations: <none>

XDCB-5#26 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */reset_sync*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '71' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0.xdc (Line: 94)
Related violations: <none>

XDCB-5#27 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '294' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#28 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '295' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/u_ila_0_CV.0/out/ila.xdc (Line: 41)
Related violations: <none>

XDCB-5#29 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '100' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_quad_spi_1_0/mb_subsystem_axi_quad_spi_1_0.xdc (Line: 49)
Related violations: <none>

XDCB-5#30 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '97' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_quad_spi_0_1/mb_subsystem_axi_quad_spi_0_1.xdc (Line: 49)
Related violations: <none>

XDCB-5#31 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '96' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_quad_spi_0_1/mb_subsystem_axi_quad_spi_0_1.xdc (Line: 48)
Related violations: <none>

XDCB-5#32 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '99' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_quad_spi_1_0/mb_subsystem_axi_quad_spi_1_0.xdc (Line: 48)
Related violations: <none>

XDCB-5#33 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt0_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '3' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 74)
Related violations: <none>

XDCB-5#34 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt0_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 75)
Related violations: <none>

XDCB-5#35 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt0_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 73)
Related violations: <none>

XDCB-5#36 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt0_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '1' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 72)
Related violations: <none>

XDCB-5#37 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt1_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 86)
Related violations: <none>

XDCB-5#38 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt1_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 87)
Related violations: <none>

XDCB-5#39 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt1_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 85)
Related violations: <none>

XDCB-5#40 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt1_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '5' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 84)
Related violations: <none>

XDCB-5#41 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt2_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 98)
Related violations: <none>

XDCB-5#42 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt2_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '12' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 99)
Related violations: <none>

XDCB-5#43 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt2_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 97)
Related violations: <none>

XDCB-5#44 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt2_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 96)
Related violations: <none>

XDCB-5#45 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt3_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '15' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 110)
Related violations: <none>

XDCB-5#46 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt3_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '16' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 111)
Related violations: <none>

XDCB-5#47 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt3_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '14' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 109)
Related violations: <none>

XDCB-5#48 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt3_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '13' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 108)
Related violations: <none>

XDCB-5#49 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt4_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '19' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 122)
Related violations: <none>

XDCB-5#50 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt4_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '20' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 123)
Related violations: <none>

XDCB-5#51 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt4_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '18' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 121)
Related violations: <none>

XDCB-5#52 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt4_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '17' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 120)
Related violations: <none>

XDCB-5#53 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt5_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '23' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 134)
Related violations: <none>

XDCB-5#54 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt5_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '24' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 135)
Related violations: <none>

XDCB-5#55 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt5_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '22' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 133)
Related violations: <none>

XDCB-5#56 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt5_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 132)
Related violations: <none>

XDCB-5#57 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt6_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '27' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 146)
Related violations: <none>

XDCB-5#58 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt6_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '28' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 147)
Related violations: <none>

XDCB-5#59 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt6_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '26' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 145)
Related violations: <none>

XDCB-5#60 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt6_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '25' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 144)
Related violations: <none>

XDCB-5#61 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt7_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '31' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 158)
Related violations: <none>

XDCB-5#62 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt7_jesd204_phy_0_gt_i*gtxe2_i*RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '32' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 159)
Related violations: <none>

XDCB-5#63 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt7_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '30' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 157)
Related violations: <none>

XDCB-5#64 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt7_jesd204_phy_0_gt_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '29' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.xdc (Line: 156)
Related violations: <none>

XDCB-5#65 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK"}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '266' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Digitizer_ladeni/Digitizer.runs/impl_2/.Xil/Vivado-16200-d01-0209/dbg_hub_CV.0/out/xsdbm.xdc (Line: 5)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#17 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#18 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#19 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#20 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#21 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#22 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#23 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#24 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#25 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#26 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#27 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#28 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#29 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#30 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#31 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#32 Advisory
connects_SERDES_RST_driver_not_FF  
mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


