// Seed: 54278400
module module_0 (
    input  tri   id_0,
    output logic id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    input  tri   id_5
);
  parameter id_7 = 1;
  assign module_1.id_5 = 0;
  always @(negedge id_0) begin : LABEL_0
    id_1 <= id_5 ==? id_0;
  end
  wire [1 : 1] id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wire id_2,
    output tri0 id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    output logic id_9,
    output wire id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_4,
      id_5,
      id_1,
      id_5
  );
  initial begin : LABEL_0
    id_9 <= id_7 == id_12;
  end
endmodule
