#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_00000263758aa650 .scope module, "data_mem_tb" "data_mem_tb" 2 3;
 .timescale -9 -12;
v00000263758abd10_0 .var "address", 31 0;
v00000263758abdb0_0 .var "clk", 0 0;
v00000263758abe50_0 .var "dmem_we", 0 0;
v00000263758abef0_0 .net "read_data", 31 0, L_00000263758e5160;  1 drivers
v00000263758f3950_0 .var "write_data", 31 0;
S_00000263758a6a00 .scope module, "DM" "dmem" 2 11, 3 1 0, S_00000263758aa650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000263758e5160 .functor BUFZ 32, L_00000263758f3810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000263758a6b90 .array "RAM", 63 0, 31 0;
v00000263758a6c30_0 .net *"_ivl_0", 31 0, L_00000263758f3810;  1 drivers
v00000263758ad3f0_0 .net *"_ivl_3", 29 0, L_00000263758f3c70;  1 drivers
v00000263758a6cd0_0 .net "a", 31 0, v00000263758abd10_0;  1 drivers
v00000263758a6d70_0 .net "clk", 0 0, v00000263758abdb0_0;  1 drivers
v00000263758a6e10_0 .net "rd", 31 0, L_00000263758e5160;  alias, 1 drivers
v00000263758aba40_0 .net "wd", 31 0, v00000263758f3950_0;  1 drivers
v00000263758abae0_0 .net "we", 0 0, v00000263758abe50_0;  1 drivers
E_00000263758f91d0 .event posedge, v00000263758a6d70_0;
L_00000263758f3810 .array/port v00000263758a6b90, L_00000263758f3c70;
L_00000263758f3c70 .part v00000263758abd10_0, 2, 30;
S_00000263758abb80 .scope task, "init" "init" 2 19, 2 19 0, S_00000263758aa650;
 .timescale -9 -12;
TD_data_mem_tb.init ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263758abdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263758abe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000263758abd10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000263758f3950_0, 0, 32;
    %end;
    .scope S_00000263758a6a00;
T_1 ;
    %wait E_00000263758f91d0;
    %load/vec4 v00000263758abae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000263758aba40_0;
    %load/vec4 v00000263758a6cd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000263758a6b90, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000263758aa650;
T_2 ;
    %vpi_call 2 31 "$dumpfile", "data_mem_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000263758aa650 {0 0 0};
    %fork TD_data_mem_tb.init, S_00000263758abb80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000263758abd10_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000263758f3950_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263758abe50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263758abe50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "Test Case 2 - Read Data: %h (Expected: DEADBEEF)", v00000263758abef0_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000263758abd10_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v00000263758f3950_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263758abe50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263758abe50_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000263758abd10_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "Test Case 4 - Read Data: %h (Expected: CAFEBABE)", v00000263758abef0_0 {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000263758aa650;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263758abdb0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000263758abdb0_0;
    %inv;
    %store/vec4 v00000263758abdb0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "data_mem_tb.v";
    "./../data_mem.v";
